set __coll_1 [get_pins {weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[31] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[30] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[29] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[28] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[27] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[26] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[25] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[24] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[23] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[22] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[21] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[20] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[19] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[18] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[17] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[16] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[15] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[14] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[13] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[12] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[11] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[10] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[9] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[8] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[7] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[6] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[5] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[4] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[3] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[2] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[1] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[0] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[9] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[8] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[7] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[6] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[5] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[4] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[3] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[2] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[1] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[0] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/wmask0[3] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/wmask0[2] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/wmask0[1] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/wmask0[0] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/csb0 weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/web0 weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[9] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[8] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[7] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[6] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[5] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[4] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[3] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[2] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[1] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[0] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/csb1 weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[31] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[30] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[29] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[28] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[27] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[26] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[25] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[24] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[23] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[22] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[21] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[20] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[19] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[18] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[17] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[16] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[15] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[14] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[13] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[12] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[11] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[10] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[9] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[8] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[7] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[6] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[5] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[4] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[3] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[2] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[1] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[0] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[9]}]
append_to_collection __coll_1 [get_pins {weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[8] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[7] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[6] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[5] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[4] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[3] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[2] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[1] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[0] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/wmask0[3] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/wmask0[2] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/wmask0[1] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/wmask0[0] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/csb0 weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/web0 weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[9] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[8] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[7] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[6] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[5] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[4] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[3] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[2] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[1] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[0] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/csb1 weight_double_buffer_inst/ram/genblk1_radr_r_reg_10_/D weight_double_buffer_inst/active_write_bank_r_reg/D weight_wadr_gen_inst/clk_gate_config_block_max_reg/latch/GATE weight_wadr_gen_inst/clk_gate_config_block_max_reg/latch/SCE weight_wadr_gen_inst/clk_gate_config_block_max_reg/latch/M0 weight_wadr_gen_inst/clk_gate_adr_r_reg/latch/GATE weight_wadr_gen_inst/clk_gate_adr_r_reg/latch/SCE weight_wadr_gen_inst/clk_gate_adr_r_reg/latch/M0 weight_wadr_gen_inst/config_block_max_reg_9_/D weight_wadr_gen_inst/config_block_max_reg_8_/D weight_wadr_gen_inst/config_block_max_reg_7_/D weight_wadr_gen_inst/config_block_max_reg_6_/D weight_wadr_gen_inst/config_block_max_reg_5_/D weight_wadr_gen_inst/config_block_max_reg_4_/D weight_wadr_gen_inst/config_block_max_reg_3_/D weight_wadr_gen_inst/config_block_max_reg_2_/D weight_wadr_gen_inst/config_block_max_reg_1_/D weight_wadr_gen_inst/config_block_max_reg_0_/D weight_wadr_gen_inst/adr_r_reg_0_/D weight_wadr_gen_inst/adr_r_reg_1_/D weight_wadr_gen_inst/adr_r_reg_2_/D weight_wadr_gen_inst/adr_r_reg_3_/D weight_wadr_gen_inst/adr_r_reg_4_/D weight_wadr_gen_inst/adr_r_reg_5_/D weight_wadr_gen_inst/adr_r_reg_6_/D weight_wadr_gen_inst/adr_r_reg_7_/D weight_wadr_gen_inst/adr_r_reg_8_/D weight_wadr_gen_inst/adr_r_reg_9_/D weight_radr_gen_inst/clk_gate_config_block_max_reg/latch/GATE weight_radr_gen_inst/clk_gate_config_block_max_reg/latch/SCE weight_radr_gen_inst/clk_gate_config_block_max_reg/latch/M0 weight_radr_gen_inst/config_block_max_reg_9_/D weight_radr_gen_inst/config_block_max_reg_8_/D weight_radr_gen_inst/config_block_max_reg_7_/D weight_radr_gen_inst/config_block_max_reg_6_/D weight_radr_gen_inst/config_block_max_reg_5_/D weight_radr_gen_inst/config_block_max_reg_4_/D weight_radr_gen_inst/config_block_max_reg_3_/D weight_radr_gen_inst/config_block_max_reg_2_/D weight_radr_gen_inst/config_block_max_reg_1_/D weight_radr_gen_inst/config_block_max_reg_0_/D weight_radr_gen_inst/adr_r_reg_0_/D weight_radr_gen_inst/adr_r_reg_1_/D weight_radr_gen_inst/adr_r_reg_2_/D weight_radr_gen_inst/adr_r_reg_3_/D weight_radr_gen_inst/adr_r_reg_4_/D weight_radr_gen_inst/adr_r_reg_5_/D weight_radr_gen_inst/adr_r_reg_6_/D weight_radr_gen_inst/adr_r_reg_7_/D weight_radr_gen_inst/adr_r_reg_8_/D weight_radr_gen_inst/adr_r_reg_9_/D ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[31] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[30] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[29] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[28] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[27] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[26] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[25] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[24] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[23] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[22] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[21] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[20] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[19] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[18] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[17] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[16] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[15] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[14] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[13] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[12] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[11] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[10] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[9] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[8] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[7] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[6] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[5] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[4] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[3] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[2] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[1] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[0] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[9] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[8] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[7] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[6] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[5] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[4] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[3]}]
append_to_collection __coll_1 [get_pins {ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[2] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[1] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[0] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/wmask0[3] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/wmask0[2] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/wmask0[1] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/wmask0[0] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/csb0 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/web0 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[9] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[8] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[7] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[6] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[5] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[4] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[3] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[2] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[1] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[0] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/csb1 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[31] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[30] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[29] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[28] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[27] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[26] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[25] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[24] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[23] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[22] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[21] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[20] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[19] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[18] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[17] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[16] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[15] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[14] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[13] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[12] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[11] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[10] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[9] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[8] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[7] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[6] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[5] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[4] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[3] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[2] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[1] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[0] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[9] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[8] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[7] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[6] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[5] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[4] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[3] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[2] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[1] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[0] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/wmask0[3] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/wmask0[2] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/wmask0[1] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/wmask0[0] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/csb0 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/web0 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[9] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[8] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[7] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[6] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[5] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[4] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[3] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[2] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[1] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[0] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/csb1 ifmap_double_buffer_inst/ram/genblk1_radr_r_reg_10_/D ifmap_double_buffer_inst/active_write_bank_r_reg/D ifmap_wadr_gen_inst/clk_gate_config_block_max_reg/latch/GATE ifmap_wadr_gen_inst/clk_gate_config_block_max_reg/latch/SCE ifmap_wadr_gen_inst/clk_gate_config_block_max_reg/latch/M0 ifmap_wadr_gen_inst/clk_gate_adr_r_reg/latch/GATE ifmap_wadr_gen_inst/clk_gate_adr_r_reg/latch/SCE ifmap_wadr_gen_inst/clk_gate_adr_r_reg/latch/M0 ifmap_wadr_gen_inst/config_block_max_reg_9_/D ifmap_wadr_gen_inst/config_block_max_reg_8_/D ifmap_wadr_gen_inst/config_block_max_reg_7_/D ifmap_wadr_gen_inst/config_block_max_reg_6_/D ifmap_wadr_gen_inst/config_block_max_reg_5_/D ifmap_wadr_gen_inst/config_block_max_reg_4_/D ifmap_wadr_gen_inst/config_block_max_reg_3_/D ifmap_wadr_gen_inst/config_block_max_reg_2_/D ifmap_wadr_gen_inst/config_block_max_reg_1_/D ifmap_wadr_gen_inst/config_block_max_reg_0_/D ifmap_wadr_gen_inst/adr_r_reg_0_/D ifmap_wadr_gen_inst/adr_r_reg_1_/D ifmap_wadr_gen_inst/adr_r_reg_2_/D ifmap_wadr_gen_inst/adr_r_reg_3_/D ifmap_wadr_gen_inst/adr_r_reg_4_/D ifmap_wadr_gen_inst/adr_r_reg_5_/D ifmap_wadr_gen_inst/adr_r_reg_6_/D}]
append_to_collection __coll_1 [get_pins {ifmap_wadr_gen_inst/adr_r_reg_7_/D ifmap_wadr_gen_inst/adr_r_reg_8_/D ifmap_wadr_gen_inst/adr_r_reg_9_/D ifmap_radr_gen_inst/clk_gate_oy0_reg/latch/GATE ifmap_radr_gen_inst/clk_gate_oy0_reg/latch/SCE ifmap_radr_gen_inst/clk_gate_oy0_reg/latch/M0 ifmap_radr_gen_inst/config_IX0_reg_9_/D ifmap_radr_gen_inst/config_IX0_reg_8_/D ifmap_radr_gen_inst/config_IX0_reg_7_/D ifmap_radr_gen_inst/config_IX0_reg_6_/D ifmap_radr_gen_inst/config_IX0_reg_5_/D ifmap_radr_gen_inst/config_IX0_reg_4_/D ifmap_radr_gen_inst/config_IX0_reg_3_/D ifmap_radr_gen_inst/config_IX0_reg_2_/D ifmap_radr_gen_inst/config_IX0_reg_1_/D ifmap_radr_gen_inst/config_IX0_reg_0_/D ifmap_radr_gen_inst/config_IY0_reg_9_/D ifmap_radr_gen_inst/config_IY0_reg_8_/D ifmap_radr_gen_inst/config_IY0_reg_7_/D ifmap_radr_gen_inst/config_IY0_reg_6_/D ifmap_radr_gen_inst/config_IY0_reg_5_/D ifmap_radr_gen_inst/config_IY0_reg_4_/D ifmap_radr_gen_inst/config_IY0_reg_3_/D ifmap_radr_gen_inst/config_IY0_reg_2_/D ifmap_radr_gen_inst/config_IY0_reg_1_/D ifmap_radr_gen_inst/config_IY0_reg_0_/D ifmap_radr_gen_inst/config_IC1_reg_9_/D ifmap_radr_gen_inst/config_IC1_reg_8_/D ifmap_radr_gen_inst/config_IC1_reg_7_/D ifmap_radr_gen_inst/config_IC1_reg_6_/D ifmap_radr_gen_inst/config_IC1_reg_5_/D ifmap_radr_gen_inst/config_IC1_reg_4_/D ifmap_radr_gen_inst/config_IC1_reg_3_/D ifmap_radr_gen_inst/config_IC1_reg_2_/D ifmap_radr_gen_inst/config_IC1_reg_1_/D ifmap_radr_gen_inst/config_IC1_reg_0_/D ifmap_radr_gen_inst/config_OX0_reg_9_/D ifmap_radr_gen_inst/config_OX0_reg_8_/D ifmap_radr_gen_inst/config_OX0_reg_7_/D ifmap_radr_gen_inst/config_OX0_reg_6_/D ifmap_radr_gen_inst/config_OX0_reg_5_/D ifmap_radr_gen_inst/config_OX0_reg_4_/D ifmap_radr_gen_inst/config_OX0_reg_3_/D ifmap_radr_gen_inst/config_OX0_reg_2_/D ifmap_radr_gen_inst/config_OX0_reg_1_/D ifmap_radr_gen_inst/config_OX0_reg_0_/D ifmap_radr_gen_inst/config_OY0_reg_9_/D ifmap_radr_gen_inst/config_OY0_reg_8_/D ifmap_radr_gen_inst/config_OY0_reg_7_/D ifmap_radr_gen_inst/config_OY0_reg_6_/D ifmap_radr_gen_inst/config_OY0_reg_5_/D ifmap_radr_gen_inst/config_OY0_reg_4_/D ifmap_radr_gen_inst/config_OY0_reg_3_/D ifmap_radr_gen_inst/config_OY0_reg_2_/D ifmap_radr_gen_inst/config_OY0_reg_1_/D ifmap_radr_gen_inst/config_OY0_reg_0_/D ifmap_radr_gen_inst/config_FX_reg_9_/D ifmap_radr_gen_inst/config_FX_reg_8_/D ifmap_radr_gen_inst/config_FX_reg_7_/D ifmap_radr_gen_inst/config_FX_reg_6_/D ifmap_radr_gen_inst/config_FX_reg_5_/D ifmap_radr_gen_inst/config_FX_reg_4_/D ifmap_radr_gen_inst/config_FX_reg_3_/D ifmap_radr_gen_inst/config_FX_reg_2_/D ifmap_radr_gen_inst/config_FX_reg_1_/D ifmap_radr_gen_inst/config_FX_reg_0_/D ifmap_radr_gen_inst/config_FY_reg_9_/D ifmap_radr_gen_inst/config_FY_reg_8_/D ifmap_radr_gen_inst/config_FY_reg_7_/D ifmap_radr_gen_inst/config_FY_reg_6_/D ifmap_radr_gen_inst/config_FY_reg_5_/D ifmap_radr_gen_inst/config_FY_reg_4_/D ifmap_radr_gen_inst/config_FY_reg_3_/D ifmap_radr_gen_inst/config_FY_reg_2_/D ifmap_radr_gen_inst/config_FY_reg_1_/D ifmap_radr_gen_inst/config_FY_reg_0_/D ifmap_radr_gen_inst/config_STRIDE_reg_9_/D ifmap_radr_gen_inst/config_STRIDE_reg_8_/D ifmap_radr_gen_inst/config_STRIDE_reg_7_/D ifmap_radr_gen_inst/config_STRIDE_reg_6_/D ifmap_radr_gen_inst/config_STRIDE_reg_5_/D ifmap_radr_gen_inst/config_STRIDE_reg_4_/D ifmap_radr_gen_inst/config_STRIDE_reg_3_/D ifmap_radr_gen_inst/config_STRIDE_reg_2_/D ifmap_radr_gen_inst/config_STRIDE_reg_1_/D ifmap_radr_gen_inst/config_STRIDE_reg_0_/D ifmap_radr_gen_inst/fy_reg_9_/D ifmap_radr_gen_inst/fy_reg_8_/D ifmap_radr_gen_inst/fy_reg_7_/D ifmap_radr_gen_inst/fy_reg_6_/D ifmap_radr_gen_inst/fy_reg_5_/D ifmap_radr_gen_inst/fy_reg_4_/D ifmap_radr_gen_inst/fy_reg_3_/D ifmap_radr_gen_inst/fy_reg_2_/D ifmap_radr_gen_inst/fy_reg_1_/D ifmap_radr_gen_inst/fy_reg_0_/D ifmap_radr_gen_inst/ic1_reg_9_/D ifmap_radr_gen_inst/ic1_reg_8_/D ifmap_radr_gen_inst/ic1_reg_7_/D ifmap_radr_gen_inst/ic1_reg_6_/D ifmap_radr_gen_inst/ic1_reg_5_/D ifmap_radr_gen_inst/ic1_reg_4_/D ifmap_radr_gen_inst/ic1_reg_3_/D ifmap_radr_gen_inst/ic1_reg_2_/D ifmap_radr_gen_inst/ic1_reg_1_/D ifmap_radr_gen_inst/ic1_reg_0_/D ifmap_radr_gen_inst/ox0_reg_9_/D ifmap_radr_gen_inst/ox0_reg_8_/D ifmap_radr_gen_inst/ox0_reg_7_/D ifmap_radr_gen_inst/ox0_reg_6_/D ifmap_radr_gen_inst/ox0_reg_5_/D ifmap_radr_gen_inst/ox0_reg_4_/D ifmap_radr_gen_inst/ox0_reg_3_/D ifmap_radr_gen_inst/ox0_reg_2_/D ifmap_radr_gen_inst/ox0_reg_1_/D ifmap_radr_gen_inst/ox0_reg_0_/D ifmap_radr_gen_inst/oy0_reg_9_/D ifmap_radr_gen_inst/oy0_reg_8_/D ifmap_radr_gen_inst/oy0_reg_7_/D ifmap_radr_gen_inst/oy0_reg_6_/D ifmap_radr_gen_inst/oy0_reg_5_/D ifmap_radr_gen_inst/oy0_reg_4_/D ifmap_radr_gen_inst/oy0_reg_3_/D ifmap_radr_gen_inst/oy0_reg_2_/D ifmap_radr_gen_inst/oy0_reg_1_/D ifmap_radr_gen_inst/oy0_reg_0_/D ifmap_radr_gen_inst/fx_reg_9_/D ifmap_radr_gen_inst/fx_reg_8_/D ifmap_radr_gen_inst/fx_reg_7_/D ifmap_radr_gen_inst/fx_reg_6_/D ifmap_radr_gen_inst/fx_reg_5_/D ifmap_radr_gen_inst/fx_reg_4_/D ifmap_radr_gen_inst/fx_reg_3_/D ifmap_radr_gen_inst/fx_reg_2_/D ifmap_radr_gen_inst/fx_reg_1_/D ifmap_radr_gen_inst/fx_reg_0_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch/GATE systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch/SCE systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch/M0 systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_7_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_6_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_5_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_4_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_3_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_2_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_1_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_0_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch/GATE systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch/SCE systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch/M0 systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_7_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_6_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_5_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_4_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_3_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_2_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_1_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_0_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch/GATE systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch/SCE systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch/M0 systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_7_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_6_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_5_/D}]
append_to_collection __coll_1 [get_pins {systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_4_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_3_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_2_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_1_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_0_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch/GATE systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch/SCE systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch/M0 systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_7_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_6_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_5_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_4_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_3_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_2_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_1_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_0_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch/GATE systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch/SCE systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch/M0 systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_7_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_6_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_5_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_4_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_3_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_2_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_1_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_0_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_7_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_6_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_5_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_4_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_3_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_2_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_1_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_5_/D}]
append_to_collection __coll_1 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_reg_1__col_reg_0__genblk1_skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_reg_1__col_reg_1__genblk1_skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_reg_1__col_reg_2__genblk1_skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_reg_1__col_reg_3__genblk1_skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_reg_2__col_reg_0__genblk1_skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_reg_2__col_reg_1__genblk1_skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_reg_2__col_reg_2__genblk1_skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_reg_2__col_reg_3__genblk1_skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_reg_3__col_reg_0__genblk1_skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_reg_3__col_reg_1__genblk1_skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_reg_3__col_reg_2__genblk1_skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_reg_3__col_reg_3__genblk1_skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_16_/D}]
append_to_collection __coll_1 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_4_/D}]
append_to_collection __coll_1 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_4_/D}]
append_to_collection __coll_1 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_24_/D}]
append_to_collection __coll_1 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_4_/D}]
append_to_collection __coll_1 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_12_/D}]
append_to_collection __coll_1 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_0_/D}]
append_to_collection __coll_1 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_0_/D}]
append_to_collection __coll_1 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_4_/D}]
append_to_collection __coll_1 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_8_/D}]
append_to_collection __coll_1 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_31_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_30_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_29_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_28_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_27_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_26_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_25_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_24_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_23_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_22_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_21_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_20_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_19_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_18_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_17_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_16_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_15_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_14_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_13_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_12_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_11_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_10_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_9_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_8_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_7_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_6_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_5_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_4_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_3_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_2_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_1_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_0_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_31_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_30_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_29_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_28_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_27_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_26_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_25_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_24_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_23_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_22_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_21_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_20_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_19_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_18_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_17_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_16_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_15_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_14_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_13_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_12_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_11_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_10_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_9_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_8_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_7_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_6_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_5_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_4_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_3_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_2_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_1_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_0_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_31_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_30_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_29_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_28_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_27_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_26_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_25_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_24_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_23_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_22_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_21_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_20_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_19_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_18_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_17_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_16_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_15_/D}]
append_to_collection __coll_1 [get_pins {systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_14_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_13_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_12_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_11_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_10_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_9_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_8_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_7_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_6_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_5_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_4_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_3_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_2_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_1_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_0_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_31_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_30_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_29_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_28_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_27_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_26_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_25_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_24_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_23_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_22_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_21_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_20_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_19_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_18_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_17_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_16_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_15_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_14_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_13_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_12_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_11_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_10_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_9_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_8_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_7_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_6_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_5_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_4_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_3_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_2_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_1_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_0_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_31_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_30_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_29_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_28_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_27_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_26_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_25_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_24_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_23_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_22_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_21_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_20_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_19_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_18_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_17_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_16_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_15_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_14_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_13_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_12_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_11_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_10_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_9_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_8_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_7_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_6_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_5_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_4_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_3_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_2_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_1_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_0_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_31_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_30_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_29_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_28_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_27_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_26_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_25_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_24_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_23_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_22_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_21_/D}]
append_to_collection __coll_1 [get_pins {systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_20_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_19_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_18_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_17_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_16_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_15_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_14_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_13_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_12_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_11_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_10_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_9_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_8_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_7_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_6_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_5_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_4_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_3_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_2_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_1_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_0_/D ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[31] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[30] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[29] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[28] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[27] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[26] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[25] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[24] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[23] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[22] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[21] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[20] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[19] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[18] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[17] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[16] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[15] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[14] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[13] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[12] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[11] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[10] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[9] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[8] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[7] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[6] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[5] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[4] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr0[7] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr0[6] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr0[5] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr0[4] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/wmask0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/wmask0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/wmask0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/wmask0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/csb0 ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/web0 ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr1[7] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr1[6] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr1[5] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr1[4] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr1[3] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr1[2] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr1[1] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr1[0] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/csb1 ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[31] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[30] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[29] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[28] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[27] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[26] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[25] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[24] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[23] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[22] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[21] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[20] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[19] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[18] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[17] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[16] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[15] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[14] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[13] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[12] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[11] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[10] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[9] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[8] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[7] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[6] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[5] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[4] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr0[7] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr0[6] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr0[5] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr0[4] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/wmask0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/wmask0[2]}]
append_to_collection __coll_1 [get_pins {ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/wmask0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/wmask0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/csb0 ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/web0 ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr1[7] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr1[6] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr1[5] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr1[4] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr1[3] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr1[2] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr1[1] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr1[0] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/csb1 ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[31] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[30] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[29] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[28] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[27] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[26] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[25] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[24] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[23] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[22] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[21] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[20] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[19] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[18] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[17] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[16] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[15] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[14] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[13] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[12] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[11] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[10] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[9] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[8] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[7] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[6] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[5] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[4] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr0[7] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr0[6] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr0[5] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr0[4] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/wmask0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/wmask0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/wmask0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/wmask0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/csb0 ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/web0 ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr1[7] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr1[6] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr1[5] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr1[4] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr1[3] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr1[2] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr1[1] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr1[0] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/csb1 ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[31] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[30] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[29] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[28] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[27] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[26] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[25] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[24] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[23] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[22] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[21] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[20] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[19] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[18] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[17] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[16] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[15] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[14] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[13] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[12] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[11] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[10] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[9] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[8] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[7] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[6] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[5] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[4] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr0[7] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr0[6] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr0[5] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr0[4] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/wmask0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/wmask0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/wmask0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/wmask0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/csb0 ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/web0 ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr1[7] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr1[6] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr1[5] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr1[4] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr1[3] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr1[2] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr1[1] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr1[0] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/csb1 ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[31] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[30] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[29]}]
append_to_collection __coll_1 [get_pins {ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[28] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[27] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[26] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[25] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[24] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[23] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[22] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[21] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[20] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[19] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[18] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[17] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[16] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[15] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[14] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[13] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[12] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[11] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[10] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[9] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[8] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[7] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[6] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[5] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[4] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr0[7] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr0[6] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr0[5] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr0[4] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/wmask0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/wmask0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/wmask0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/wmask0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/csb0 ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/web0 ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr1[7] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr1[6] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr1[5] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr1[4] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr1[3] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr1[2] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr1[1] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr1[0] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/csb1 ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[31] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[30] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[29] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[28] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[27] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[26] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[25] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[24] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[23] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[22] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[21] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[20] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[19] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[18] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[17] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[16] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[15] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[14] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[13] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[12] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[11] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[10] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[9] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[8] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[7] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[6] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[5] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[4] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr0[7] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr0[6] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr0[5] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr0[4] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/wmask0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/wmask0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/wmask0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/wmask0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/csb0 ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/web0 ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr1[7] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr1[6] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr1[5] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr1[4] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr1[3] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr1[2] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr1[1] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr1[0] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/csb1 ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[31] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[30] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[29] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[28] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[27] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[26] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[25] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[24] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[23] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[22] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[21] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[20] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[19] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[18] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[17] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[16] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[15] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[14] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[13]}]
append_to_collection __coll_1 [get_pins {ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[12] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[11] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[10] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[9] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[8] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[7] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[6] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[5] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[4] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr0[7] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr0[6] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr0[5] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr0[4] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/wmask0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/wmask0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/wmask0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/wmask0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/csb0 ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/web0 ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr1[7] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr1[6] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr1[5] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr1[4] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr1[3] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr1[2] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr1[1] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr1[0] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/csb1 ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[31] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[30] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[29] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[28] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[27] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[26] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[25] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[24] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[23] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[22] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[21] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[20] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[19] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[18] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[17] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[16] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[15] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[14] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[13] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[12] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[11] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[10] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[9] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[8] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[7] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[6] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[5] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[4] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr0[7] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr0[6] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr0[5] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr0[4] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/wmask0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/wmask0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/wmask0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/wmask0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/csb0 ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/web0 ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr1[7] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr1[6] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr1[5] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr1[4] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr1[3] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr1[2] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr1[1] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr1[0] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/csb1 ofmap_buffer_inst/active_write_bank_r_reg/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_31_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_30_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_29_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_28_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_27_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_26_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_25_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_24_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_23_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_22_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_21_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_20_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_19_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_18_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_17_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_16_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_15_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_14_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_13_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_12_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_11_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_10_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_9_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_8_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_7_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_6_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_5_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_4_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_3_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_2_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_1_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_0_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_31_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_30_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_29_/D}]
append_to_collection __coll_1 [get_pins {ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_28_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_27_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_26_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_25_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_24_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_23_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_22_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_21_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_20_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_19_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_18_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_17_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_16_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_15_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_14_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_13_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_12_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_11_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_10_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_9_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_8_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_7_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_6_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_5_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_4_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_3_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_2_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_1_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_0_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_31_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_30_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_29_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_28_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_27_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_26_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_25_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_24_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_23_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_22_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_21_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_20_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_19_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_18_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_17_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_16_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_15_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_14_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_13_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_12_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_11_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_10_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_9_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_8_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_7_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_6_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_5_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_4_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_3_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_2_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_1_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_0_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_31_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_30_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_29_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_28_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_27_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_26_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_25_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_24_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_23_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_22_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_21_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_20_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_19_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_18_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_17_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_16_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_15_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_14_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_13_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_12_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_11_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_10_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_9_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_8_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_7_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_6_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_5_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_4_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_3_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_2_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_1_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_0_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_31_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_30_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_29_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_28_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_27_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_26_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_25_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_24_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_23_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_22_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_21_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_20_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_19_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_18_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_17_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_16_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_15_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_14_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_13_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_12_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_11_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_10_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_9_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_8_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_7_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_6_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_5_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_4_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_3_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_2_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_1_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_0_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_31_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_30_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_29_/D}]
append_to_collection __coll_1 [get_pins {ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_28_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_27_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_26_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_25_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_24_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_23_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_22_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_21_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_20_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_19_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_18_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_17_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_16_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_15_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_14_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_13_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_12_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_11_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_10_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_9_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_8_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_7_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_6_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_5_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_4_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_3_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_2_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_1_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_0_/D ofmap_wadr_gen_inst/clk_gate_config_block_max_reg/latch/GATE ofmap_wadr_gen_inst/clk_gate_config_block_max_reg/latch/SCE ofmap_wadr_gen_inst/clk_gate_config_block_max_reg/latch/M0 ofmap_wadr_gen_inst/clk_gate_adr_r_reg/latch/GATE ofmap_wadr_gen_inst/clk_gate_adr_r_reg/latch/SCE ofmap_wadr_gen_inst/clk_gate_adr_r_reg/latch/M0 ofmap_wadr_gen_inst/config_block_max_reg_7_/D ofmap_wadr_gen_inst/config_block_max_reg_6_/D ofmap_wadr_gen_inst/config_block_max_reg_5_/D ofmap_wadr_gen_inst/config_block_max_reg_4_/D ofmap_wadr_gen_inst/config_block_max_reg_3_/D ofmap_wadr_gen_inst/config_block_max_reg_2_/D ofmap_wadr_gen_inst/config_block_max_reg_1_/D ofmap_wadr_gen_inst/config_block_max_reg_0_/D ofmap_wadr_gen_inst/adr_r_reg_0_/D ofmap_wadr_gen_inst/adr_r_reg_1_/D ofmap_wadr_gen_inst/adr_r_reg_2_/D ofmap_wadr_gen_inst/adr_r_reg_3_/D ofmap_wadr_gen_inst/adr_r_reg_4_/D ofmap_wadr_gen_inst/adr_r_reg_5_/D ofmap_wadr_gen_inst/adr_r_reg_6_/D ofmap_wadr_gen_inst/adr_r_reg_7_/D ofmap_radr_gen_inst/clk_gate_config_block_max_reg/latch/GATE ofmap_radr_gen_inst/clk_gate_config_block_max_reg/latch/SCE ofmap_radr_gen_inst/clk_gate_config_block_max_reg/latch/M0 ofmap_radr_gen_inst/clk_gate_adr_r_reg/latch/GATE ofmap_radr_gen_inst/clk_gate_adr_r_reg/latch/SCE ofmap_radr_gen_inst/clk_gate_adr_r_reg/latch/M0 ofmap_radr_gen_inst/config_block_max_reg_7_/D ofmap_radr_gen_inst/config_block_max_reg_6_/D ofmap_radr_gen_inst/config_block_max_reg_5_/D ofmap_radr_gen_inst/config_block_max_reg_4_/D ofmap_radr_gen_inst/config_block_max_reg_3_/D ofmap_radr_gen_inst/config_block_max_reg_2_/D ofmap_radr_gen_inst/config_block_max_reg_1_/D ofmap_radr_gen_inst/config_block_max_reg_0_/D ofmap_radr_gen_inst/adr_r_reg_0_/D ofmap_radr_gen_inst/adr_r_reg_1_/D ofmap_radr_gen_inst/adr_r_reg_2_/D ofmap_radr_gen_inst/adr_r_reg_3_/D ofmap_radr_gen_inst/adr_r_reg_4_/D ofmap_radr_gen_inst/adr_r_reg_5_/D ofmap_radr_gen_inst/adr_r_reg_6_/D ofmap_radr_gen_inst/adr_r_reg_7_/D ofmap_wb_radr_gen_inst/clk_gate_config_block_max_reg/latch/GATE ofmap_wb_radr_gen_inst/clk_gate_config_block_max_reg/latch/SCE ofmap_wb_radr_gen_inst/clk_gate_config_block_max_reg/latch/M0 ofmap_wb_radr_gen_inst/clk_gate_adr_r_reg/latch/GATE ofmap_wb_radr_gen_inst/clk_gate_adr_r_reg/latch/SCE ofmap_wb_radr_gen_inst/clk_gate_adr_r_reg/latch/M0 ofmap_wb_radr_gen_inst/config_block_max_reg_7_/D ofmap_wb_radr_gen_inst/config_block_max_reg_6_/D ofmap_wb_radr_gen_inst/config_block_max_reg_5_/D ofmap_wb_radr_gen_inst/config_block_max_reg_4_/D ofmap_wb_radr_gen_inst/config_block_max_reg_3_/D ofmap_wb_radr_gen_inst/config_block_max_reg_2_/D ofmap_wb_radr_gen_inst/config_block_max_reg_1_/D ofmap_wb_radr_gen_inst/config_block_max_reg_0_/D ofmap_wb_radr_gen_inst/adr_r_reg_0_/D ofmap_wb_radr_gen_inst/adr_r_reg_1_/D ofmap_wb_radr_gen_inst/adr_r_reg_2_/D ofmap_wb_radr_gen_inst/adr_r_reg_3_/D ofmap_wb_radr_gen_inst/adr_r_reg_4_/D ofmap_wb_radr_gen_inst/adr_r_reg_5_/D ofmap_wb_radr_gen_inst/adr_r_reg_6_/D ofmap_wb_radr_gen_inst/adr_r_reg_7_/D ifmap_aggregator_inst/count_r_reg_0_/D ifmap_aggregator_inst/receiver_enq_reg/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__15_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__14_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__13_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__12_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__11_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__10_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__9_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__8_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__7_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__6_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__5_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__4_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__3_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__2_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__1_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__0_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__15_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__14_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__13_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__12_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__11_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__10_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__9_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__8_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__7_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__6_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__5_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__4_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__3_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__2_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__1_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__0_/D ifmap_weight_fifo_inst/fifo_inst/not_ring_full_reg/D ifmap_weight_fifo_inst/fifo_inst/tail_reg_0_/D ifmap_weight_fifo_inst/fifo_inst/ring_empty_reg/D ifmap_weight_fifo_inst/fifo_inst/hasodata_reg/D ifmap_weight_fifo_inst/fifo_inst/head_reg_0_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__16_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__15_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__14_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__13_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__12_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__11_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__10_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__9_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__8_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__7_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__6_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__5_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__4_/D}]
append_to_collection __coll_1 [get_pins {ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__3_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__2_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__1_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__0_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__16_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_16_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__15_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_15_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__14_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_14_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__13_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_13_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__12_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_12_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__11_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_11_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__10_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_10_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__9_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_9_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__8_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_8_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__7_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_7_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__6_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_6_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__5_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_5_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__4_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_4_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__3_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_3_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__2_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_2_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__1_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_1_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__0_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_0_/D weight_aggregator_inst/count_r_reg_0_/D weight_aggregator_inst/receiver_enq_reg/D weight_aggregator_inst/receiver_data_unpacked_reg_1__15_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__14_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__13_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__12_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__11_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__10_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__9_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__8_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__7_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__6_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__5_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__4_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__3_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__2_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__1_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__0_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__15_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__14_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__13_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__12_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__11_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__10_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__9_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__8_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__7_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__6_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__5_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__4_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__3_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__2_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__1_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__0_/D ofmap_fifo_inst/fifo_inst/not_ring_full_reg/D ofmap_fifo_inst/fifo_inst/tail_reg_0_/D ofmap_fifo_inst/fifo_inst/ring_empty_reg/D ofmap_fifo_inst/fifo_inst/hasodata_reg/D ofmap_fifo_inst/fifo_inst/head_reg_0_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__31_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__30_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__29_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__28_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__27_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__26_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__25_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__24_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__23_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__22_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__21_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__20_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__19_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__18_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__17_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__16_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__15_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__14_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__13_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__12_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__11_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__10_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__9_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__8_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__7_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__6_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__5_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__4_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__3_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__2_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__1_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__0_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__31_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_31_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__30_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_30_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__29_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_29_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__28_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_28_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__27_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_27_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__26_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_26_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__25_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_25_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__24_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_24_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__23_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_23_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__22_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_22_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__21_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_21_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__20_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_20_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__19_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_19_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__18_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_18_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__17_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_17_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__16_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_16_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__15_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_15_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__14_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_14_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__13_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_13_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__12_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_12_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__11_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_11_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__10_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_10_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__9_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_9_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__8_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_8_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__7_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_7_/D}]
append_to_collection __coll_1 [get_pins {ofmap_fifo_inst/fifo_inst/arr_reg_1__6_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_6_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__5_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_5_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__4_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_4_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__3_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_3_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__2_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_2_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__1_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_1_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__0_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_0_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/not_ring_full_reg/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/tail_reg_0_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/ring_empty_reg/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/hasodata_reg/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/head_reg_0_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__31_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__30_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__29_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__28_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__27_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__26_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__25_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__24_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__23_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__22_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__21_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__20_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__19_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__18_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__17_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__16_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__15_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__14_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__13_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__12_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__11_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__10_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__9_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__8_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__7_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__6_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__5_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__4_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__3_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__2_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__1_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__0_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__31_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_31_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__30_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_30_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__29_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_29_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__28_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_28_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__27_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_27_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__26_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_26_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__25_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_25_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__24_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_24_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__23_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_23_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__22_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_22_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__21_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_21_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__20_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_20_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__19_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_19_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__18_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_18_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__17_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_17_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__16_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_16_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__15_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_15_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__14_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_14_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__13_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_13_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__12_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_12_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__11_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_11_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__10_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_10_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__9_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_9_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__8_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_8_/D}]
append_to_collection __coll_1 [get_pins {ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__7_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_7_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__6_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_6_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__5_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_5_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__4_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_4_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__3_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_3_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__2_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_2_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__1_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_1_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__0_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_0_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/not_ring_full_reg/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/tail_reg_0_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/ring_empty_reg/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/hasodata_reg/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/head_reg_0_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__31_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__30_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__29_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__28_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__27_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__26_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__25_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__24_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__23_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__22_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__21_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__20_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__19_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__18_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__17_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__16_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__15_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__14_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__13_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__12_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__11_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__10_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__9_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__8_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__7_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__6_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__5_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__4_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__3_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__2_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__1_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__0_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__31_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_31_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__30_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_30_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__29_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_29_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__28_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_28_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__27_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_27_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__26_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_26_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__25_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_25_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__24_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_24_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__23_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_23_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__22_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_22_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__21_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_21_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__20_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_20_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__19_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_19_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__18_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_18_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__17_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_17_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__16_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_16_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__15_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_15_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__14_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_14_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__13_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_13_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__12_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_12_/D}]
append_to_collection __coll_1 [get_pins {ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__11_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_11_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__10_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_10_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__9_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_9_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__8_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_8_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__7_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_7_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__6_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_6_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__5_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_5_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__4_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_4_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__3_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_3_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__2_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_2_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__1_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_1_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__0_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_0_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/not_ring_full_reg/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/tail_reg_0_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/ring_empty_reg/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/hasodata_reg/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/head_reg_0_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__31_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__30_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__29_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__28_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__27_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__26_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__25_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__24_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__23_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__22_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__21_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__20_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__19_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__18_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__17_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__16_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__15_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__14_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__13_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__12_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__11_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__10_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__9_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__8_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__7_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__6_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__5_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__4_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__3_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__2_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__1_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__0_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__31_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_31_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__30_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_30_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__29_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_29_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__28_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_28_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__27_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_27_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__26_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_26_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__25_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_25_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__24_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_24_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__23_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_23_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__22_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_22_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__21_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_21_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__20_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_20_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__19_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_19_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__18_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_18_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__17_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_17_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__16_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_16_/D}]
append_to_collection __coll_1 [get_pins {ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__15_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_15_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__14_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_14_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__13_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_13_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__12_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_12_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__11_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_11_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__10_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_10_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__9_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_9_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__8_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_8_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__7_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_7_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__6_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_6_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__5_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_5_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__4_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_4_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__3_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_3_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__2_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_2_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__1_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_1_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__0_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_0_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/not_ring_full_reg/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/tail_reg_0_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/ring_empty_reg/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/hasodata_reg/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/head_reg_0_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__31_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__30_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__29_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__28_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__27_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__26_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__25_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__24_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__23_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__22_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__21_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__20_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__19_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__18_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__17_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__16_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__15_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__14_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__13_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__12_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__11_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__10_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__9_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__8_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__7_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__6_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__5_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__4_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__3_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__2_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__1_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__0_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__31_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_31_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__30_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_30_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__29_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_29_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__28_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_28_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__27_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_27_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__26_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_26_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__25_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_25_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__24_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_24_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__23_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_23_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__22_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_22_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__21_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_21_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__20_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_20_/D}]
append_to_collection __coll_1 [get_pins {ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__19_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_19_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__18_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_18_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__17_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_17_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__16_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_16_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__15_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_15_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__14_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_14_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__13_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_13_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__12_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_12_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__11_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_11_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__10_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_10_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__9_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_9_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__8_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_8_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__7_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_7_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__6_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_6_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__5_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_5_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__4_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_4_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__3_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_3_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__2_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_2_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__1_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_1_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__0_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_0_/D ofmap_deaggregator_inst/select_r_reg_0_/D ofmap_deaggregator_inst/select_r_reg_1_/D ofmap_deaggregator_inst/sender_deq_r_reg/D ofmap_deaggregator_inst/fifo_elements_r_reg_1_/D ofmap_deaggregator_inst/fifo_elements_r_reg_0_/D params_fifo_inst/fifo_inst/not_ring_full_reg/D params_fifo_inst/fifo_inst/tail_reg_0_/D params_fifo_inst/fifo_inst/ring_empty_reg/D params_fifo_inst/fifo_inst/hasodata_reg/D params_fifo_inst/fifo_inst/head_reg_0_/D params_fifo_inst/fifo_inst/arr_reg_0__15_/D params_fifo_inst/fifo_inst/arr_reg_0__14_/D params_fifo_inst/fifo_inst/arr_reg_0__13_/D params_fifo_inst/fifo_inst/arr_reg_0__12_/D params_fifo_inst/fifo_inst/arr_reg_0__11_/D params_fifo_inst/fifo_inst/arr_reg_0__10_/D params_fifo_inst/fifo_inst/arr_reg_0__9_/D params_fifo_inst/fifo_inst/arr_reg_0__8_/D params_fifo_inst/fifo_inst/arr_reg_0__7_/D params_fifo_inst/fifo_inst/arr_reg_0__6_/D params_fifo_inst/fifo_inst/arr_reg_0__5_/D params_fifo_inst/fifo_inst/arr_reg_0__4_/D params_fifo_inst/fifo_inst/arr_reg_0__3_/D params_fifo_inst/fifo_inst/arr_reg_0__2_/D params_fifo_inst/fifo_inst/arr_reg_0__1_/D params_fifo_inst/fifo_inst/arr_reg_0__0_/D params_fifo_inst/fifo_inst/arr_reg_1__15_/D params_fifo_inst/fifo_inst/D_OUT_reg_15_/D params_fifo_inst/fifo_inst/arr_reg_1__14_/D params_fifo_inst/fifo_inst/D_OUT_reg_14_/D params_fifo_inst/fifo_inst/arr_reg_1__13_/D params_fifo_inst/fifo_inst/D_OUT_reg_13_/D params_fifo_inst/fifo_inst/arr_reg_1__12_/D params_fifo_inst/fifo_inst/D_OUT_reg_12_/D params_fifo_inst/fifo_inst/arr_reg_1__11_/D params_fifo_inst/fifo_inst/D_OUT_reg_11_/D params_fifo_inst/fifo_inst/arr_reg_1__10_/D params_fifo_inst/fifo_inst/D_OUT_reg_10_/D params_fifo_inst/fifo_inst/arr_reg_1__9_/D params_fifo_inst/fifo_inst/D_OUT_reg_9_/D params_fifo_inst/fifo_inst/arr_reg_1__8_/D params_fifo_inst/fifo_inst/D_OUT_reg_8_/D params_fifo_inst/fifo_inst/arr_reg_1__7_/D params_fifo_inst/fifo_inst/D_OUT_reg_7_/D params_fifo_inst/fifo_inst/arr_reg_1__6_/D params_fifo_inst/fifo_inst/D_OUT_reg_6_/D params_fifo_inst/fifo_inst/arr_reg_1__5_/D params_fifo_inst/fifo_inst/D_OUT_reg_5_/D params_fifo_inst/fifo_inst/arr_reg_1__4_/D params_fifo_inst/fifo_inst/D_OUT_reg_4_/D params_fifo_inst/fifo_inst/arr_reg_1__3_/D params_fifo_inst/fifo_inst/D_OUT_reg_3_/D params_fifo_inst/fifo_inst/arr_reg_1__2_/D params_fifo_inst/fifo_inst/D_OUT_reg_2_/D params_fifo_inst/fifo_inst/arr_reg_1__1_/D params_fifo_inst/fifo_inst/D_OUT_reg_1_/D params_fifo_inst/fifo_inst/arr_reg_1__0_/D params_fifo_inst/fifo_inst/D_OUT_reg_0_/D conv_controller_inst/clk_gate_config_r_reg_33_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_33_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_33_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_32_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_32_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_32_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_31_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_31_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_31_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_30_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_30_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_30_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_29_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_29_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_29_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_28_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_28_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_28_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_27_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_27_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_27_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_26_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_26_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_26_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_25_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_25_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_25_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_24_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_24_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_24_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_23_/latch/GATE}]
append_to_collection __coll_1 [get_pins {conv_controller_inst/clk_gate_config_r_reg_23_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_23_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_22_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_22_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_22_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_20_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_20_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_20_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_18_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_18_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_18_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_16_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_16_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_16_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_14_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_14_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_14_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_12_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_12_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_12_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_10_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_10_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_10_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_8_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_8_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_8_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_6_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_6_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_6_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_4_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_4_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_4_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_2_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_2_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_2_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_0_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_0_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_0_/latch/M0 conv_controller_inst/clk_gate_ofmap_wbadr_r_reg/latch/GATE conv_controller_inst/clk_gate_ofmap_wbadr_r_reg/latch/SCE conv_controller_inst/clk_gate_ofmap_wbadr_r_reg/latch/M0 conv_controller_inst/ofmap_skew_en_reg/D conv_controller_inst/oc1_r_reg_31_/D conv_controller_inst/oc1_r_reg_30_/D conv_controller_inst/oc1_r_reg_29_/D conv_controller_inst/oc1_r_reg_28_/D conv_controller_inst/oc1_r_reg_27_/D conv_controller_inst/oc1_r_reg_26_/D conv_controller_inst/oc1_r_reg_25_/D conv_controller_inst/oc1_r_reg_24_/D conv_controller_inst/oc1_r_reg_23_/D conv_controller_inst/oc1_r_reg_22_/D conv_controller_inst/oc1_r_reg_21_/D conv_controller_inst/oc1_r_reg_20_/D conv_controller_inst/oc1_r_reg_19_/D conv_controller_inst/oc1_r_reg_18_/D conv_controller_inst/oc1_r_reg_17_/D conv_controller_inst/oc1_r_reg_16_/D conv_controller_inst/oc1_r_reg_15_/D conv_controller_inst/oc1_r_reg_14_/D conv_controller_inst/oc1_r_reg_13_/D conv_controller_inst/oc1_r_reg_12_/D conv_controller_inst/oc1_r_reg_11_/D conv_controller_inst/oc1_r_reg_10_/D conv_controller_inst/oc1_r_reg_9_/D conv_controller_inst/oc1_r_reg_8_/D conv_controller_inst/oc1_r_reg_7_/D conv_controller_inst/oc1_r_reg_6_/D conv_controller_inst/oc1_r_reg_5_/D conv_controller_inst/oc1_r_reg_4_/D conv_controller_inst/oc1_r_reg_3_/D conv_controller_inst/oc1_r_reg_2_/D conv_controller_inst/oc1_r_reg_1_/D conv_controller_inst/oc1_r_reg_0_/D conv_controller_inst/state_r_reg_1_/D conv_controller_inst/state_r_reg_0_/D conv_controller_inst/config_r_reg_33__7_/D conv_controller_inst/config_r_reg_33__6_/D conv_controller_inst/config_r_reg_33__5_/D conv_controller_inst/config_r_reg_33__4_/D conv_controller_inst/config_r_reg_33__3_/D conv_controller_inst/config_r_reg_33__2_/D conv_controller_inst/config_r_reg_33__1_/D conv_controller_inst/config_r_reg_33__0_/D conv_controller_inst/config_r_reg_32__7_/D conv_controller_inst/config_r_reg_32__6_/D conv_controller_inst/config_r_reg_32__5_/D conv_controller_inst/config_r_reg_32__4_/D conv_controller_inst/config_r_reg_32__3_/D conv_controller_inst/config_r_reg_32__2_/D conv_controller_inst/config_r_reg_32__1_/D conv_controller_inst/config_r_reg_32__0_/D conv_controller_inst/config_r_reg_31__7_/D conv_controller_inst/config_r_reg_31__6_/D conv_controller_inst/config_r_reg_31__5_/D conv_controller_inst/config_r_reg_31__4_/D conv_controller_inst/config_r_reg_31__3_/D conv_controller_inst/config_r_reg_31__2_/D conv_controller_inst/config_r_reg_31__1_/D conv_controller_inst/config_r_reg_31__0_/D conv_controller_inst/config_r_reg_30__7_/D conv_controller_inst/config_r_reg_30__6_/D conv_controller_inst/config_r_reg_30__5_/D conv_controller_inst/config_r_reg_30__4_/D conv_controller_inst/config_r_reg_30__3_/D conv_controller_inst/config_r_reg_30__2_/D conv_controller_inst/config_r_reg_30__1_/D conv_controller_inst/config_r_reg_30__0_/D conv_controller_inst/config_r_reg_29__7_/D conv_controller_inst/config_r_reg_29__6_/D conv_controller_inst/config_r_reg_29__5_/D conv_controller_inst/config_r_reg_29__4_/D conv_controller_inst/config_r_reg_29__3_/D conv_controller_inst/config_r_reg_29__2_/D conv_controller_inst/config_r_reg_29__1_/D conv_controller_inst/config_r_reg_29__0_/D conv_controller_inst/config_r_reg_28__7_/D conv_controller_inst/config_r_reg_28__6_/D conv_controller_inst/config_r_reg_28__5_/D conv_controller_inst/config_r_reg_28__4_/D conv_controller_inst/config_r_reg_28__3_/D conv_controller_inst/config_r_reg_28__2_/D conv_controller_inst/config_r_reg_28__1_/D conv_controller_inst/config_r_reg_28__0_/D conv_controller_inst/config_r_reg_27__7_/D conv_controller_inst/config_r_reg_27__6_/D conv_controller_inst/config_r_reg_27__5_/D conv_controller_inst/config_r_reg_27__4_/D conv_controller_inst/config_r_reg_27__3_/D conv_controller_inst/config_r_reg_27__2_/D conv_controller_inst/config_r_reg_27__1_/D conv_controller_inst/config_r_reg_27__0_/D conv_controller_inst/config_r_reg_26__7_/D conv_controller_inst/config_r_reg_26__6_/D conv_controller_inst/config_r_reg_26__5_/D conv_controller_inst/config_r_reg_26__4_/D conv_controller_inst/config_r_reg_26__3_/D conv_controller_inst/config_r_reg_26__2_/D conv_controller_inst/config_r_reg_26__1_/D conv_controller_inst/config_r_reg_26__0_/D conv_controller_inst/config_r_reg_25__7_/D conv_controller_inst/config_r_reg_25__6_/D conv_controller_inst/config_r_reg_25__5_/D conv_controller_inst/config_r_reg_25__4_/D conv_controller_inst/config_r_reg_25__3_/D conv_controller_inst/config_r_reg_25__2_/D conv_controller_inst/config_r_reg_25__1_/D conv_controller_inst/config_r_reg_25__0_/D conv_controller_inst/config_r_reg_24__7_/D conv_controller_inst/config_r_reg_24__6_/D conv_controller_inst/config_r_reg_24__5_/D conv_controller_inst/config_r_reg_24__4_/D conv_controller_inst/config_r_reg_24__3_/D conv_controller_inst/config_r_reg_24__2_/D conv_controller_inst/config_r_reg_24__1_/D conv_controller_inst/config_r_reg_24__0_/D conv_controller_inst/config_r_reg_23__7_/D conv_controller_inst/config_r_reg_23__6_/D conv_controller_inst/config_r_reg_23__5_/D conv_controller_inst/config_r_reg_23__4_/D conv_controller_inst/config_r_reg_23__3_/D conv_controller_inst/config_r_reg_23__2_/D conv_controller_inst/config_r_reg_23__1_/D conv_controller_inst/config_r_reg_23__0_/D conv_controller_inst/config_r_reg_22__7_/D conv_controller_inst/config_r_reg_22__6_/D conv_controller_inst/config_r_reg_22__5_/D}]
append_to_collection __coll_1 [get_pins {conv_controller_inst/config_r_reg_22__4_/D conv_controller_inst/config_r_reg_22__3_/D conv_controller_inst/config_r_reg_22__2_/D conv_controller_inst/config_r_reg_22__1_/D conv_controller_inst/config_r_reg_22__0_/D conv_controller_inst/config_r_reg_21__1_/D conv_controller_inst/config_r_reg_21__0_/D conv_controller_inst/config_r_reg_20__7_/D conv_controller_inst/config_r_reg_20__6_/D conv_controller_inst/config_r_reg_20__5_/D conv_controller_inst/config_r_reg_20__4_/D conv_controller_inst/config_r_reg_20__3_/D conv_controller_inst/config_r_reg_20__2_/D conv_controller_inst/config_r_reg_20__1_/D conv_controller_inst/config_r_reg_20__0_/D conv_controller_inst/config_r_reg_19__1_/D conv_controller_inst/config_r_reg_19__0_/D conv_controller_inst/config_r_reg_18__7_/D conv_controller_inst/config_r_reg_18__6_/D conv_controller_inst/config_r_reg_18__5_/D conv_controller_inst/config_r_reg_18__4_/D conv_controller_inst/config_r_reg_18__3_/D conv_controller_inst/config_r_reg_18__2_/D conv_controller_inst/config_r_reg_18__1_/D conv_controller_inst/config_r_reg_18__0_/D conv_controller_inst/config_r_reg_17__1_/D conv_controller_inst/config_r_reg_17__0_/D conv_controller_inst/config_r_reg_16__7_/D conv_controller_inst/config_r_reg_16__6_/D conv_controller_inst/config_r_reg_16__5_/D conv_controller_inst/config_r_reg_16__4_/D conv_controller_inst/config_r_reg_16__3_/D conv_controller_inst/config_r_reg_16__2_/D conv_controller_inst/config_r_reg_16__1_/D conv_controller_inst/config_r_reg_16__0_/D conv_controller_inst/config_r_reg_15__1_/D conv_controller_inst/config_r_reg_15__0_/D conv_controller_inst/config_r_reg_14__7_/D conv_controller_inst/config_r_reg_14__6_/D conv_controller_inst/config_r_reg_14__5_/D conv_controller_inst/config_r_reg_14__4_/D conv_controller_inst/config_r_reg_14__3_/D conv_controller_inst/config_r_reg_14__2_/D conv_controller_inst/config_r_reg_14__1_/D conv_controller_inst/config_r_reg_14__0_/D conv_controller_inst/config_r_reg_13__1_/D conv_controller_inst/config_r_reg_13__0_/D conv_controller_inst/config_r_reg_12__7_/D conv_controller_inst/config_r_reg_12__6_/D conv_controller_inst/config_r_reg_12__5_/D conv_controller_inst/config_r_reg_12__4_/D conv_controller_inst/config_r_reg_12__3_/D conv_controller_inst/config_r_reg_12__2_/D conv_controller_inst/config_r_reg_12__1_/D conv_controller_inst/config_r_reg_12__0_/D conv_controller_inst/config_r_reg_11__1_/D conv_controller_inst/config_r_reg_11__0_/D conv_controller_inst/config_r_reg_10__7_/D conv_controller_inst/config_r_reg_10__6_/D conv_controller_inst/config_r_reg_10__5_/D conv_controller_inst/config_r_reg_10__4_/D conv_controller_inst/config_r_reg_10__3_/D conv_controller_inst/config_r_reg_10__2_/D conv_controller_inst/config_r_reg_10__1_/D conv_controller_inst/config_r_reg_10__0_/D conv_controller_inst/config_r_reg_9__1_/D conv_controller_inst/config_r_reg_9__0_/D conv_controller_inst/config_r_reg_8__7_/D conv_controller_inst/config_r_reg_8__6_/D conv_controller_inst/config_r_reg_8__5_/D conv_controller_inst/config_r_reg_8__4_/D conv_controller_inst/config_r_reg_8__3_/D conv_controller_inst/config_r_reg_8__2_/D conv_controller_inst/config_r_reg_8__1_/D conv_controller_inst/config_r_reg_8__0_/D conv_controller_inst/config_r_reg_7__1_/D conv_controller_inst/config_r_reg_7__0_/D conv_controller_inst/config_r_reg_6__7_/D conv_controller_inst/config_r_reg_6__6_/D conv_controller_inst/config_r_reg_6__5_/D conv_controller_inst/config_r_reg_6__4_/D conv_controller_inst/config_r_reg_6__3_/D conv_controller_inst/config_r_reg_6__2_/D conv_controller_inst/config_r_reg_6__1_/D conv_controller_inst/config_r_reg_6__0_/D conv_controller_inst/config_r_reg_4__7_/D conv_controller_inst/config_r_reg_4__6_/D conv_controller_inst/config_r_reg_4__5_/D conv_controller_inst/config_r_reg_4__4_/D conv_controller_inst/config_r_reg_4__3_/D conv_controller_inst/config_r_reg_4__2_/D conv_controller_inst/config_r_reg_4__1_/D conv_controller_inst/config_r_reg_4__0_/D conv_controller_inst/config_r_reg_3__1_/D conv_controller_inst/config_r_reg_3__0_/D conv_controller_inst/config_r_reg_2__7_/D conv_controller_inst/config_r_reg_2__6_/D conv_controller_inst/config_r_reg_2__5_/D conv_controller_inst/config_r_reg_2__4_/D conv_controller_inst/config_r_reg_2__3_/D conv_controller_inst/config_r_reg_2__2_/D conv_controller_inst/config_r_reg_2__1_/D conv_controller_inst/config_r_reg_2__0_/D conv_controller_inst/config_r_reg_1__1_/D conv_controller_inst/config_r_reg_1__0_/D conv_controller_inst/config_r_reg_0__7_/D conv_controller_inst/config_r_reg_0__6_/D conv_controller_inst/config_r_reg_0__5_/D conv_controller_inst/config_r_reg_0__4_/D conv_controller_inst/config_r_reg_0__3_/D conv_controller_inst/config_r_reg_0__2_/D conv_controller_inst/config_r_reg_0__1_/D conv_controller_inst/config_r_reg_0__0_/D conv_controller_inst/config_en_reg/D conv_controller_inst/ifmap_wadr_r_reg_10_/D conv_controller_inst/ifmap_wadr_r_reg_9_/D conv_controller_inst/ifmap_wadr_r_reg_8_/D conv_controller_inst/ifmap_wadr_r_reg_7_/D conv_controller_inst/ifmap_wadr_r_reg_6_/D conv_controller_inst/ifmap_wadr_r_reg_5_/D conv_controller_inst/ifmap_wadr_r_reg_4_/D conv_controller_inst/ifmap_wadr_r_reg_3_/D conv_controller_inst/ifmap_wadr_r_reg_2_/D conv_controller_inst/ifmap_wadr_r_reg_1_/D conv_controller_inst/ifmap_wadr_r_reg_0_/D conv_controller_inst/weight_wadr_r_reg_10_/D conv_controller_inst/weight_wadr_r_reg_9_/D conv_controller_inst/weight_wadr_r_reg_8_/D conv_controller_inst/weight_wadr_r_reg_7_/D conv_controller_inst/weight_wadr_r_reg_6_/D conv_controller_inst/weight_wadr_r_reg_5_/D conv_controller_inst/weight_wadr_r_reg_4_/D conv_controller_inst/weight_wadr_r_reg_3_/D conv_controller_inst/weight_wadr_r_reg_2_/D conv_controller_inst/weight_wadr_r_reg_1_/D conv_controller_inst/weight_wadr_r_reg_0_/D conv_controller_inst/weight_switch_banks_reg/D conv_controller_inst/ifmap_switch_banks_reg/D conv_controller_inst/ofmap_switch_banks_reg/D conv_controller_inst/ofmap_db_empty_n_reg/D conv_controller_inst/ofmap_wbadr_r_reg_8_/D conv_controller_inst/ofmap_wbadr_r_reg_7_/D conv_controller_inst/ofmap_wbadr_r_reg_6_/D conv_controller_inst/ofmap_wbadr_r_reg_5_/D conv_controller_inst/ofmap_wbadr_r_reg_4_/D conv_controller_inst/ofmap_wbadr_r_reg_3_/D conv_controller_inst/ofmap_wbadr_r_reg_2_/D conv_controller_inst/ofmap_wbadr_r_reg_1_/D conv_controller_inst/ofmap_wbadr_r_reg_0_/D conv_controller_inst/loop_counter_r_reg_31_/D conv_controller_inst/loop_counter_r_reg_30_/D conv_controller_inst/loop_counter_r_reg_29_/D conv_controller_inst/loop_counter_r_reg_28_/D conv_controller_inst/loop_counter_r_reg_27_/D conv_controller_inst/loop_counter_r_reg_26_/D conv_controller_inst/loop_counter_r_reg_25_/D conv_controller_inst/loop_counter_r_reg_24_/D conv_controller_inst/loop_counter_r_reg_23_/D conv_controller_inst/loop_counter_r_reg_22_/D conv_controller_inst/loop_counter_r_reg_21_/D conv_controller_inst/loop_counter_r_reg_20_/D conv_controller_inst/loop_counter_r_reg_19_/D conv_controller_inst/loop_counter_r_reg_18_/D conv_controller_inst/loop_counter_r_reg_17_/D conv_controller_inst/loop_counter_r_reg_16_/D conv_controller_inst/loop_counter_r_reg_15_/D conv_controller_inst/loop_counter_r_reg_14_/D conv_controller_inst/loop_counter_r_reg_13_/D conv_controller_inst/loop_counter_r_reg_12_/D conv_controller_inst/loop_counter_r_reg_11_/D conv_controller_inst/loop_counter_r_reg_10_/D conv_controller_inst/loop_counter_r_reg_9_/D conv_controller_inst/loop_counter_r_reg_8_/D conv_controller_inst/loop_counter_r_reg_7_/D}]
append_to_collection __coll_1 [get_pins {conv_controller_inst/loop_counter_r_reg_6_/D conv_controller_inst/loop_counter_r_reg_5_/D conv_controller_inst/loop_counter_r_reg_4_/D conv_controller_inst/loop_counter_r_reg_3_/D conv_controller_inst/loop_counter_r_reg_2_/D conv_controller_inst/loop_counter_r_reg_1_/D conv_controller_inst/loop_counter_r_reg_0_/D conv_controller_inst/ic1_fy_fx_r_reg_31_/D conv_controller_inst/ic1_fy_fx_r_reg_30_/D conv_controller_inst/ic1_fy_fx_r_reg_29_/D conv_controller_inst/ic1_fy_fx_r_reg_28_/D conv_controller_inst/ic1_fy_fx_r_reg_27_/D conv_controller_inst/ic1_fy_fx_r_reg_26_/D conv_controller_inst/ic1_fy_fx_r_reg_25_/D conv_controller_inst/ic1_fy_fx_r_reg_24_/D conv_controller_inst/ic1_fy_fx_r_reg_23_/D conv_controller_inst/ic1_fy_fx_r_reg_22_/D conv_controller_inst/ic1_fy_fx_r_reg_21_/D conv_controller_inst/ic1_fy_fx_r_reg_20_/D conv_controller_inst/ic1_fy_fx_r_reg_19_/D conv_controller_inst/ic1_fy_fx_r_reg_18_/D conv_controller_inst/ic1_fy_fx_r_reg_17_/D conv_controller_inst/ic1_fy_fx_r_reg_16_/D conv_controller_inst/ic1_fy_fx_r_reg_15_/D conv_controller_inst/ic1_fy_fx_r_reg_14_/D conv_controller_inst/ic1_fy_fx_r_reg_13_/D conv_controller_inst/ic1_fy_fx_r_reg_12_/D conv_controller_inst/ic1_fy_fx_r_reg_11_/D conv_controller_inst/ic1_fy_fx_r_reg_10_/D conv_controller_inst/ic1_fy_fx_r_reg_9_/D conv_controller_inst/ic1_fy_fx_r_reg_8_/D conv_controller_inst/ic1_fy_fx_r_reg_7_/D conv_controller_inst/ic1_fy_fx_r_reg_6_/D conv_controller_inst/ic1_fy_fx_r_reg_4_/D conv_controller_inst/ic1_fy_fx_r_reg_2_/D conv_controller_inst/ic1_fy_fx_r_reg_0_/D conv_controller_inst/weight_ren_reg/D conv_controller_inst/systolic_array_weight_wen_reg_3_/D conv_controller_inst/systolic_array_weight_wen_reg_2_/D conv_controller_inst/systolic_array_weight_wen_reg_1_/D conv_controller_inst/systolic_array_weight_wen_reg_0_/D conv_controller_inst/systolic_array_weight_en_reg/D conv_controller_inst/ifmap_ren_reg/D conv_controller_inst/systolic_array_en_reg/D conv_controller_inst/ofmap_wen_reg/D conv_controller_inst/ofmap_initialize_reg/D conv_controller_inst/ofmap_ren_reg/D conv_controller_inst/ic1_fy_fx_r_reg_3_/D conv_controller_inst/ic1_fy_fx_r_reg_1_/D conv_controller_inst/ic1_fy_fx_r_reg_5_/D conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone/GATE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone/SCE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_1/GATE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_1/SCE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_2/GATE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_2/SCE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_3/GATE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_3/SCE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_4/GATE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_4/SCE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_5/GATE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_5/SCE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_6/GATE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_6/SCE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_7/GATE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_7/SCE conv_controller_inst/clk_gate_ifmap_wadr_r_reg/latch_clone/GATE conv_controller_inst/clk_gate_ifmap_wadr_r_reg/latch_clone/SCE conv_controller_inst/clk_gate_ifmap_wadr_r_reg/latch_clone_1/GATE conv_controller_inst/clk_gate_ifmap_wadr_r_reg/latch_clone_1/SCE conv_controller_inst/clk_gate_ifmap_wadr_r_reg/latch_clone_2/GATE conv_controller_inst/clk_gate_ifmap_wadr_r_reg/latch_clone_2/SCE conv_controller_inst/clk_gate_oc1_r_reg/latch_clone/GATE conv_controller_inst/clk_gate_oc1_r_reg/latch_clone/SCE conv_controller_inst/clk_gate_oc1_r_reg/latch_clone_1/GATE conv_controller_inst/clk_gate_oc1_r_reg/latch_clone_1/SCE conv_controller_inst/clk_gate_oc1_r_reg/latch_clone_2/GATE conv_controller_inst/clk_gate_oc1_r_reg/latch_clone_2/SCE conv_controller_inst/clk_gate_oc1_r_reg/latch_clone_3/GATE conv_controller_inst/clk_gate_oc1_r_reg/latch_clone_3/SCE conv_controller_inst/clk_gate_ofmap_skew_en_reg/latch_clone/GATE conv_controller_inst/clk_gate_ofmap_skew_en_reg/latch_clone/SCE conv_controller_inst/clk_gate_ofmap_skew_en_reg/latch_clone_1/GATE conv_controller_inst/clk_gate_ofmap_skew_en_reg/latch_clone_1/SCE params_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/GATE params_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/SCE params_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/GATE params_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/SCE params_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/GATE params_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/SCE params_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/GATE params_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/SCE params_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/GATE params_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/SCE params_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/GATE params_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/SCE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/GATE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/SCE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/GATE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/SCE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/GATE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/SCE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/GATE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/SCE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_4/GATE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_4/SCE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/GATE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/SCE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/GATE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/SCE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/GATE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/SCE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/GATE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/SCE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/GATE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/SCE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/GATE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/SCE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/GATE}]
append_to_collection __coll_1 [get_pins {ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/SCE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/GATE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/SCE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/SCE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/SCE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/SCE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/SCE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_4/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_4/SCE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/SCE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/SCE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/SCE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/SCE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_4/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_4/SCE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/SCE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/SCE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/SCE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/SCE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/GATE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/SCE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/GATE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/SCE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/GATE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/SCE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/GATE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/SCE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_4/GATE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_4/SCE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/GATE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/SCE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/GATE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/SCE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/GATE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/SCE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/GATE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/SCE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/GATE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/SCE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/GATE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/SCE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/GATE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/SCE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/GATE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/SCE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/GATE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/SCE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/GATE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/SCE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/GATE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/SCE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/GATE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/SCE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/GATE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/SCE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/GATE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/SCE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/GATE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/SCE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/GATE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/SCE}]
append_to_collection __coll_1 [get_pins {ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_4/GATE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_4/SCE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/GATE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/SCE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/GATE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/SCE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/GATE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/SCE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/GATE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/SCE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/GATE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/SCE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/GATE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/SCE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/GATE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/SCE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/GATE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/SCE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/GATE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/SCE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/GATE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/SCE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/GATE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/SCE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/GATE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/SCE ofmap_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/GATE ofmap_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/SCE ofmap_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/GATE ofmap_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/SCE ofmap_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/GATE ofmap_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/SCE ofmap_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/GATE ofmap_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/SCE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone/GATE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone/SCE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_1/GATE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_1/SCE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_2/GATE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_2/SCE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone/GATE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone/SCE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_1/GATE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_1/SCE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_2/GATE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_2/SCE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_3/GATE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_3/SCE ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/GATE ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/SCE ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/GATE ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/SCE ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/GATE ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/SCE ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/GATE ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/SCE ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/GATE ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/SCE ifmap_weight_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/GATE ifmap_weight_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/SCE ifmap_weight_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/GATE ifmap_weight_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/SCE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone/GATE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone/SCE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_1/GATE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_1/SCE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_2/GATE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_2/SCE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_3/GATE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_3/SCE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone/GATE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone/SCE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_1/GATE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_1/SCE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_2/GATE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_2/SCE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_3/GATE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_3/SCE ofmap_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone/GATE ofmap_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone/SCE ofmap_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_1/GATE ofmap_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_1/SCE ofmap_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_2/GATE ofmap_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_2/SCE ofmap_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_3/GATE ofmap_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_3/SCE ofmap_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone/GATE ofmap_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone/SCE ofmap_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_1/GATE ofmap_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_1/SCE ofmap_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_2/GATE ofmap_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_2/SCE ofmap_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_3/GATE ofmap_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_3/SCE ofmap_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone/GATE ofmap_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone/SCE ofmap_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_1/GATE ofmap_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_1/SCE}]
append_to_collection __coll_1 [get_pins {ofmap_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_2/GATE ofmap_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_2/SCE ofmap_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_3/GATE ofmap_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_3/SCE ofmap_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone/GATE ofmap_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone/SCE ofmap_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_1/GATE ofmap_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_1/SCE ofmap_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_2/GATE ofmap_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_2/SCE ofmap_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_3/GATE ofmap_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_3/SCE ofmap_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone/GATE ofmap_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone/SCE ofmap_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_1/GATE ofmap_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_1/SCE ofmap_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_2/GATE ofmap_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_2/SCE ofmap_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_3/GATE ofmap_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_3/SCE ofmap_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone/GATE ofmap_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone/SCE ofmap_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_1/GATE ofmap_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_1/SCE ofmap_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_2/GATE ofmap_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_2/SCE ofmap_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_3/GATE ofmap_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_3/SCE}]
append_to_collection __coll_1 [get_pins {systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_5/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_5/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_5/GATE}]
append_to_collection __coll_1 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_5/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE}]
append_to_collection __coll_1 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone/GATE systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone/SCE systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_1/SCE ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone/GATE ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone/SCE ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone_1/GATE ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone_1/SCE ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone_2/GATE ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone_2/SCE ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone_3/GATE ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone_3/SCE ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone_4/GATE ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone_4/SCE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone/GATE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone/SCE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_1/GATE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_1/SCE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_2/GATE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_2/SCE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_3/GATE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_3/SCE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_4/GATE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_4/SCE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_5/GATE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_5/SCE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_6/GATE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_6/SCE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_7/GATE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_7/SCE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_8/GATE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_8/SCE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_9/GATE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_9/SCE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_10/GATE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_10/SCE weight_radr_gen_inst/clk_gate_adr_r_reg/latch_clone/GATE weight_radr_gen_inst/clk_gate_adr_r_reg/latch_clone/SCE weight_radr_gen_inst/clk_gate_adr_r_reg/latch_clone_1/GATE weight_radr_gen_inst/clk_gate_adr_r_reg/latch_clone_1/SCE}]
group_path -name In2Reg -from [get_ports {rst_n ifmap_weight_data[16] ifmap_weight_data[15] ifmap_weight_data[14] ifmap_weight_data[13] ifmap_weight_data[12] ifmap_weight_data[11] ifmap_weight_data[10] ifmap_weight_data[9] ifmap_weight_data[8] ifmap_weight_data[7] ifmap_weight_data[6] ifmap_weight_data[5] ifmap_weight_data[4] ifmap_weight_data[3] ifmap_weight_data[2] ifmap_weight_data[1] ifmap_weight_data[0] ifmap_weight_vld ofmap_rdy config_data[15] config_data[14] config_data[13] config_data[12] config_data[11] config_data[10] config_data[9] config_data[8] config_data[7] config_data[6] config_data[5] config_data[4] config_data[3] config_data[2] config_data[1] config_data[0] config_vld}]  -to $__coll_1  
group_path -name In2Out -from [get_ports {rst_n ifmap_weight_data[16] ifmap_weight_data[15] ifmap_weight_data[14] ifmap_weight_data[13] ifmap_weight_data[12] ifmap_weight_data[11] ifmap_weight_data[10] ifmap_weight_data[9] ifmap_weight_data[8] ifmap_weight_data[7] ifmap_weight_data[6] ifmap_weight_data[5] ifmap_weight_data[4] ifmap_weight_data[3] ifmap_weight_data[2] ifmap_weight_data[1] ifmap_weight_data[0] ifmap_weight_vld ofmap_rdy config_data[15] config_data[14] config_data[13] config_data[12] config_data[11] config_data[10] config_data[9] config_data[8] config_data[7] config_data[6] config_data[5] config_data[4] config_data[3] config_data[2] config_data[1] config_data[0] config_vld}]  -to [get_ports {ifmap_weight_rdy ofmap_data[31] ofmap_data[30] ofmap_data[29] ofmap_data[28] ofmap_data[27] ofmap_data[26] ofmap_data[25] ofmap_data[24] ofmap_data[23] ofmap_data[22] ofmap_data[21] ofmap_data[20] ofmap_data[19] ofmap_data[18] ofmap_data[17] ofmap_data[16] ofmap_data[15] ofmap_data[14] ofmap_data[13] ofmap_data[12] ofmap_data[11] ofmap_data[10] ofmap_data[9] ofmap_data[8] ofmap_data[7] ofmap_data[6] ofmap_data[5] ofmap_data[4] ofmap_data[3] ofmap_data[2] ofmap_data[1] ofmap_data[0] ofmap_vld config_rdy}] 
set __coll_4 [get_pins {weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/clk0 weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/clk1 weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/clk0 weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/clk1 weight_double_buffer_inst/ram/genblk1_radr_r_reg_10_/CLK weight_double_buffer_inst/active_write_bank_r_reg/CLK weight_wadr_gen_inst/clk_gate_config_block_max_reg/latch/CLK weight_wadr_gen_inst/clk_gate_adr_r_reg/latch/CLK weight_wadr_gen_inst/config_block_max_reg_9_/CLK weight_wadr_gen_inst/config_block_max_reg_8_/CLK weight_wadr_gen_inst/config_block_max_reg_7_/CLK weight_wadr_gen_inst/config_block_max_reg_6_/CLK weight_wadr_gen_inst/config_block_max_reg_5_/CLK weight_wadr_gen_inst/config_block_max_reg_4_/CLK weight_wadr_gen_inst/config_block_max_reg_3_/CLK weight_wadr_gen_inst/config_block_max_reg_2_/CLK weight_wadr_gen_inst/config_block_max_reg_1_/CLK weight_wadr_gen_inst/config_block_max_reg_0_/CLK weight_wadr_gen_inst/adr_r_reg_0_/CLK weight_wadr_gen_inst/adr_r_reg_1_/CLK weight_wadr_gen_inst/adr_r_reg_2_/CLK weight_wadr_gen_inst/adr_r_reg_3_/CLK weight_wadr_gen_inst/adr_r_reg_4_/CLK weight_wadr_gen_inst/adr_r_reg_5_/CLK weight_wadr_gen_inst/adr_r_reg_6_/CLK weight_wadr_gen_inst/adr_r_reg_7_/CLK weight_wadr_gen_inst/adr_r_reg_8_/CLK weight_wadr_gen_inst/adr_r_reg_9_/CLK weight_radr_gen_inst/clk_gate_config_block_max_reg/latch/CLK weight_radr_gen_inst/config_block_max_reg_9_/CLK weight_radr_gen_inst/config_block_max_reg_8_/CLK weight_radr_gen_inst/config_block_max_reg_7_/CLK weight_radr_gen_inst/config_block_max_reg_6_/CLK weight_radr_gen_inst/config_block_max_reg_5_/CLK weight_radr_gen_inst/config_block_max_reg_4_/CLK weight_radr_gen_inst/config_block_max_reg_3_/CLK weight_radr_gen_inst/config_block_max_reg_2_/CLK weight_radr_gen_inst/config_block_max_reg_1_/CLK weight_radr_gen_inst/config_block_max_reg_0_/CLK weight_radr_gen_inst/adr_r_reg_0_/CLK weight_radr_gen_inst/adr_r_reg_1_/CLK weight_radr_gen_inst/adr_r_reg_2_/CLK weight_radr_gen_inst/adr_r_reg_3_/CLK weight_radr_gen_inst/adr_r_reg_4_/CLK weight_radr_gen_inst/adr_r_reg_5_/CLK weight_radr_gen_inst/adr_r_reg_6_/CLK weight_radr_gen_inst/adr_r_reg_7_/CLK weight_radr_gen_inst/adr_r_reg_8_/CLK weight_radr_gen_inst/adr_r_reg_9_/CLK ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/clk0 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/clk1 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/clk0 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/clk1 ifmap_double_buffer_inst/ram/genblk1_radr_r_reg_10_/CLK ifmap_double_buffer_inst/active_write_bank_r_reg/CLK ifmap_wadr_gen_inst/clk_gate_config_block_max_reg/latch/CLK ifmap_wadr_gen_inst/clk_gate_adr_r_reg/latch/CLK ifmap_wadr_gen_inst/config_block_max_reg_9_/CLK ifmap_wadr_gen_inst/config_block_max_reg_8_/CLK ifmap_wadr_gen_inst/config_block_max_reg_7_/CLK ifmap_wadr_gen_inst/config_block_max_reg_6_/CLK ifmap_wadr_gen_inst/config_block_max_reg_5_/CLK ifmap_wadr_gen_inst/config_block_max_reg_4_/CLK ifmap_wadr_gen_inst/config_block_max_reg_3_/CLK ifmap_wadr_gen_inst/config_block_max_reg_2_/CLK ifmap_wadr_gen_inst/config_block_max_reg_1_/CLK ifmap_wadr_gen_inst/config_block_max_reg_0_/CLK ifmap_wadr_gen_inst/adr_r_reg_0_/CLK ifmap_wadr_gen_inst/adr_r_reg_1_/CLK ifmap_wadr_gen_inst/adr_r_reg_2_/CLK ifmap_wadr_gen_inst/adr_r_reg_3_/CLK ifmap_wadr_gen_inst/adr_r_reg_4_/CLK ifmap_wadr_gen_inst/adr_r_reg_5_/CLK ifmap_wadr_gen_inst/adr_r_reg_6_/CLK ifmap_wadr_gen_inst/adr_r_reg_7_/CLK ifmap_wadr_gen_inst/adr_r_reg_8_/CLK ifmap_wadr_gen_inst/adr_r_reg_9_/CLK ifmap_radr_gen_inst/clk_gate_oy0_reg/latch/CLK ifmap_radr_gen_inst/config_IX0_reg_9_/CLK ifmap_radr_gen_inst/config_IX0_reg_8_/CLK ifmap_radr_gen_inst/config_IX0_reg_7_/CLK ifmap_radr_gen_inst/config_IX0_reg_6_/CLK ifmap_radr_gen_inst/config_IX0_reg_5_/CLK ifmap_radr_gen_inst/config_IX0_reg_4_/CLK ifmap_radr_gen_inst/config_IX0_reg_3_/CLK ifmap_radr_gen_inst/config_IX0_reg_2_/CLK ifmap_radr_gen_inst/config_IX0_reg_1_/CLK ifmap_radr_gen_inst/config_IX0_reg_0_/CLK ifmap_radr_gen_inst/config_IY0_reg_9_/CLK ifmap_radr_gen_inst/config_IY0_reg_8_/CLK ifmap_radr_gen_inst/config_IY0_reg_7_/CLK ifmap_radr_gen_inst/config_IY0_reg_6_/CLK ifmap_radr_gen_inst/config_IY0_reg_5_/CLK ifmap_radr_gen_inst/config_IY0_reg_4_/CLK ifmap_radr_gen_inst/config_IY0_reg_3_/CLK ifmap_radr_gen_inst/config_IY0_reg_2_/CLK ifmap_radr_gen_inst/config_IY0_reg_1_/CLK ifmap_radr_gen_inst/config_IY0_reg_0_/CLK ifmap_radr_gen_inst/config_IC1_reg_9_/CLK ifmap_radr_gen_inst/config_IC1_reg_8_/CLK ifmap_radr_gen_inst/config_IC1_reg_7_/CLK ifmap_radr_gen_inst/config_IC1_reg_6_/CLK ifmap_radr_gen_inst/config_IC1_reg_5_/CLK ifmap_radr_gen_inst/config_IC1_reg_4_/CLK ifmap_radr_gen_inst/config_IC1_reg_3_/CLK ifmap_radr_gen_inst/config_IC1_reg_2_/CLK ifmap_radr_gen_inst/config_IC1_reg_1_/CLK ifmap_radr_gen_inst/config_IC1_reg_0_/CLK ifmap_radr_gen_inst/config_OX0_reg_9_/CLK ifmap_radr_gen_inst/config_OX0_reg_8_/CLK ifmap_radr_gen_inst/config_OX0_reg_7_/CLK ifmap_radr_gen_inst/config_OX0_reg_6_/CLK ifmap_radr_gen_inst/config_OX0_reg_5_/CLK ifmap_radr_gen_inst/config_OX0_reg_4_/CLK ifmap_radr_gen_inst/config_OX0_reg_3_/CLK ifmap_radr_gen_inst/config_OX0_reg_2_/CLK ifmap_radr_gen_inst/config_OX0_reg_1_/CLK ifmap_radr_gen_inst/config_OX0_reg_0_/CLK ifmap_radr_gen_inst/config_OY0_reg_9_/CLK ifmap_radr_gen_inst/config_OY0_reg_8_/CLK ifmap_radr_gen_inst/config_OY0_reg_7_/CLK ifmap_radr_gen_inst/config_OY0_reg_6_/CLK ifmap_radr_gen_inst/config_OY0_reg_5_/CLK ifmap_radr_gen_inst/config_OY0_reg_4_/CLK ifmap_radr_gen_inst/config_OY0_reg_3_/CLK ifmap_radr_gen_inst/config_OY0_reg_2_/CLK ifmap_radr_gen_inst/config_OY0_reg_1_/CLK ifmap_radr_gen_inst/config_OY0_reg_0_/CLK ifmap_radr_gen_inst/config_FX_reg_9_/CLK ifmap_radr_gen_inst/config_FX_reg_8_/CLK ifmap_radr_gen_inst/config_FX_reg_7_/CLK ifmap_radr_gen_inst/config_FX_reg_6_/CLK ifmap_radr_gen_inst/config_FX_reg_5_/CLK ifmap_radr_gen_inst/config_FX_reg_4_/CLK ifmap_radr_gen_inst/config_FX_reg_3_/CLK ifmap_radr_gen_inst/config_FX_reg_2_/CLK ifmap_radr_gen_inst/config_FX_reg_1_/CLK ifmap_radr_gen_inst/config_FX_reg_0_/CLK ifmap_radr_gen_inst/config_FY_reg_9_/CLK ifmap_radr_gen_inst/config_FY_reg_8_/CLK ifmap_radr_gen_inst/config_FY_reg_7_/CLK ifmap_radr_gen_inst/config_FY_reg_6_/CLK ifmap_radr_gen_inst/config_FY_reg_5_/CLK ifmap_radr_gen_inst/config_FY_reg_4_/CLK ifmap_radr_gen_inst/config_FY_reg_3_/CLK ifmap_radr_gen_inst/config_FY_reg_2_/CLK ifmap_radr_gen_inst/config_FY_reg_1_/CLK ifmap_radr_gen_inst/config_FY_reg_0_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_9_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_8_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_7_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_6_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_5_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_4_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_3_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_2_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_1_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_0_/CLK ifmap_radr_gen_inst/fy_reg_9_/CLK ifmap_radr_gen_inst/fy_reg_8_/CLK ifmap_radr_gen_inst/fy_reg_7_/CLK ifmap_radr_gen_inst/fy_reg_6_/CLK ifmap_radr_gen_inst/fy_reg_5_/CLK ifmap_radr_gen_inst/fy_reg_4_/CLK ifmap_radr_gen_inst/fy_reg_3_/CLK ifmap_radr_gen_inst/fy_reg_2_/CLK ifmap_radr_gen_inst/fy_reg_1_/CLK ifmap_radr_gen_inst/fy_reg_0_/CLK ifmap_radr_gen_inst/ic1_reg_9_/CLK}]
append_to_collection __coll_4 [get_pins {ifmap_radr_gen_inst/ic1_reg_8_/CLK ifmap_radr_gen_inst/ic1_reg_7_/CLK ifmap_radr_gen_inst/ic1_reg_6_/CLK ifmap_radr_gen_inst/ic1_reg_5_/CLK ifmap_radr_gen_inst/ic1_reg_4_/CLK ifmap_radr_gen_inst/ic1_reg_3_/CLK ifmap_radr_gen_inst/ic1_reg_2_/CLK ifmap_radr_gen_inst/ic1_reg_1_/CLK ifmap_radr_gen_inst/ic1_reg_0_/CLK ifmap_radr_gen_inst/ox0_reg_9_/CLK ifmap_radr_gen_inst/ox0_reg_8_/CLK ifmap_radr_gen_inst/ox0_reg_7_/CLK ifmap_radr_gen_inst/ox0_reg_6_/CLK ifmap_radr_gen_inst/ox0_reg_5_/CLK ifmap_radr_gen_inst/ox0_reg_4_/CLK ifmap_radr_gen_inst/ox0_reg_3_/CLK ifmap_radr_gen_inst/ox0_reg_2_/CLK ifmap_radr_gen_inst/ox0_reg_1_/CLK ifmap_radr_gen_inst/ox0_reg_0_/CLK ifmap_radr_gen_inst/oy0_reg_9_/CLK ifmap_radr_gen_inst/oy0_reg_8_/CLK ifmap_radr_gen_inst/oy0_reg_7_/CLK ifmap_radr_gen_inst/oy0_reg_6_/CLK ifmap_radr_gen_inst/oy0_reg_5_/CLK ifmap_radr_gen_inst/oy0_reg_4_/CLK ifmap_radr_gen_inst/oy0_reg_3_/CLK ifmap_radr_gen_inst/oy0_reg_2_/CLK ifmap_radr_gen_inst/oy0_reg_1_/CLK ifmap_radr_gen_inst/oy0_reg_0_/CLK ifmap_radr_gen_inst/fx_reg_9_/CLK ifmap_radr_gen_inst/fx_reg_8_/CLK ifmap_radr_gen_inst/fx_reg_7_/CLK ifmap_radr_gen_inst/fx_reg_6_/CLK ifmap_radr_gen_inst/fx_reg_5_/CLK ifmap_radr_gen_inst/fx_reg_4_/CLK ifmap_radr_gen_inst/fx_reg_3_/CLK ifmap_radr_gen_inst/fx_reg_2_/CLK ifmap_radr_gen_inst/fx_reg_1_/CLK ifmap_radr_gen_inst/fx_reg_0_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_4_/CLK}]
append_to_collection __coll_4 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_1__col_reg_0__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_1__col_reg_1__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_1__col_reg_2__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_1__col_reg_3__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_2__col_reg_0__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_2__col_reg_1__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_2__col_reg_2__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_2__col_reg_3__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_3__col_reg_0__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_3__col_reg_1__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_3__col_reg_2__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_3__col_reg_3__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_30_/CLK}]
append_to_collection __coll_4 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_7_/CLK}]
append_to_collection __coll_4 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_15_/CLK}]
append_to_collection __coll_4 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_0_/CLK}]
append_to_collection __coll_4 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_0_/CLK}]
append_to_collection __coll_4 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_17_/CLK}]
append_to_collection __coll_4 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_2_/CLK}]
append_to_collection __coll_4 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_2_/CLK}]
append_to_collection __coll_4 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_3_/CLK}]
append_to_collection __coll_4 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_4_/CLK}]
append_to_collection __coll_4 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_31_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_30_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_29_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_28_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_27_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_26_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_25_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_24_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_23_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_22_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_21_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_20_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_19_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_18_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_17_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_16_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_15_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_14_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_13_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_12_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_11_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_10_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_9_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_8_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_31_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_30_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_29_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_28_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_27_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_26_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_25_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_24_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_23_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_22_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_21_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_20_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_19_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_18_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_17_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_16_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_15_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_14_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_13_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_12_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_11_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_10_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_9_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_8_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_31_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_30_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_29_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_28_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_27_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_26_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_25_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_24_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_23_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_22_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_21_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_20_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_19_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_18_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_17_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_16_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_15_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_14_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_13_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_12_/CLK}]
append_to_collection __coll_4 [get_pins {systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_11_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_10_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_9_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_8_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_31_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_30_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_29_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_28_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_27_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_26_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_25_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_24_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_23_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_22_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_21_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_20_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_19_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_18_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_17_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_16_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_15_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_14_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_13_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_12_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_11_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_10_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_9_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_8_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_31_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_30_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_29_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_28_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_27_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_26_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_25_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_24_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_23_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_22_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_21_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_20_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_19_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_18_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_17_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_16_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_15_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_14_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_13_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_12_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_11_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_10_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_9_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_8_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_31_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_30_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_29_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_28_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_27_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_26_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_25_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_24_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_23_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_22_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_21_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_20_/CLK}]
append_to_collection __coll_4 [get_pins {systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_19_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_18_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_17_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_16_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_15_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_14_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_13_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_12_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_11_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_10_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_9_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_8_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_0_/CLK ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/clk0 ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/clk1 ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/clk0 ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/clk1 ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/clk0 ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/clk1 ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/clk0 ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/clk1 ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/clk0 ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/clk1 ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/clk0 ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/clk1 ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/clk0 ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/clk1 ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/clk0 ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/clk1 ofmap_buffer_inst/active_write_bank_r_reg/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_31_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_30_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_29_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_28_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_27_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_26_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_25_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_24_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_23_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_22_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_21_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_20_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_19_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_18_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_17_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_16_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_15_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_14_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_13_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_12_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_11_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_10_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_9_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_8_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_7_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_6_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_5_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_4_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_3_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_2_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_1_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_0_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_31_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_30_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_29_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_28_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_27_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_26_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_25_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_24_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_23_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_22_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_21_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_20_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_19_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_18_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_17_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_16_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_15_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_14_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_13_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_12_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_11_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_10_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_9_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_8_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_7_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_6_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_5_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_4_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_3_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_2_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_1_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_0_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_31_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_30_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_29_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_28_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_27_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_26_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_25_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_24_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_23_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_22_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_21_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_20_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_19_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_18_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_17_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_16_/CLK}]
append_to_collection __coll_4 [get_pins {ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_15_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_14_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_13_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_12_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_11_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_10_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_9_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_8_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_7_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_6_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_5_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_4_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_3_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_2_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_1_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_0_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_31_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_30_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_29_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_28_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_27_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_26_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_25_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_24_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_23_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_22_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_21_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_20_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_19_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_18_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_17_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_16_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_15_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_14_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_13_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_12_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_11_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_10_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_9_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_8_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_7_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_6_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_5_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_4_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_3_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_2_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_1_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_0_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_31_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_30_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_29_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_28_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_27_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_26_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_25_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_24_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_23_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_22_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_21_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_20_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_19_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_18_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_17_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_16_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_15_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_14_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_13_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_12_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_11_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_10_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_9_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_8_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_7_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_6_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_5_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_4_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_3_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_2_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_1_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_0_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_31_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_30_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_29_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_28_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_27_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_26_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_25_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_24_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_23_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_22_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_21_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_20_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_19_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_18_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_17_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_16_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_15_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_14_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_13_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_12_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_11_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_10_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_9_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_8_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_7_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_6_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_5_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_4_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_3_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_2_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_1_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_0_/CLK ofmap_wadr_gen_inst/clk_gate_config_block_max_reg/latch/CLK ofmap_wadr_gen_inst/clk_gate_adr_r_reg/latch/CLK ofmap_wadr_gen_inst/config_block_max_reg_7_/CLK ofmap_wadr_gen_inst/config_block_max_reg_6_/CLK ofmap_wadr_gen_inst/config_block_max_reg_5_/CLK ofmap_wadr_gen_inst/config_block_max_reg_4_/CLK ofmap_wadr_gen_inst/config_block_max_reg_3_/CLK ofmap_wadr_gen_inst/config_block_max_reg_2_/CLK ofmap_wadr_gen_inst/config_block_max_reg_1_/CLK ofmap_wadr_gen_inst/config_block_max_reg_0_/CLK ofmap_wadr_gen_inst/adr_r_reg_0_/CLK ofmap_wadr_gen_inst/adr_r_reg_1_/CLK ofmap_wadr_gen_inst/adr_r_reg_2_/CLK ofmap_wadr_gen_inst/adr_r_reg_3_/CLK ofmap_wadr_gen_inst/adr_r_reg_4_/CLK ofmap_wadr_gen_inst/adr_r_reg_5_/CLK}]
append_to_collection __coll_4 [get_pins {ofmap_wadr_gen_inst/adr_r_reg_6_/CLK ofmap_wadr_gen_inst/adr_r_reg_7_/CLK ofmap_radr_gen_inst/clk_gate_config_block_max_reg/latch/CLK ofmap_radr_gen_inst/clk_gate_adr_r_reg/latch/CLK ofmap_radr_gen_inst/config_block_max_reg_7_/CLK ofmap_radr_gen_inst/config_block_max_reg_6_/CLK ofmap_radr_gen_inst/config_block_max_reg_5_/CLK ofmap_radr_gen_inst/config_block_max_reg_4_/CLK ofmap_radr_gen_inst/config_block_max_reg_3_/CLK ofmap_radr_gen_inst/config_block_max_reg_2_/CLK ofmap_radr_gen_inst/config_block_max_reg_1_/CLK ofmap_radr_gen_inst/config_block_max_reg_0_/CLK ofmap_radr_gen_inst/adr_r_reg_0_/CLK ofmap_radr_gen_inst/adr_r_reg_1_/CLK ofmap_radr_gen_inst/adr_r_reg_2_/CLK ofmap_radr_gen_inst/adr_r_reg_3_/CLK ofmap_radr_gen_inst/adr_r_reg_4_/CLK ofmap_radr_gen_inst/adr_r_reg_5_/CLK ofmap_radr_gen_inst/adr_r_reg_6_/CLK ofmap_radr_gen_inst/adr_r_reg_7_/CLK ofmap_wb_radr_gen_inst/clk_gate_config_block_max_reg/latch/CLK ofmap_wb_radr_gen_inst/clk_gate_adr_r_reg/latch/CLK ofmap_wb_radr_gen_inst/config_block_max_reg_7_/CLK ofmap_wb_radr_gen_inst/config_block_max_reg_6_/CLK ofmap_wb_radr_gen_inst/config_block_max_reg_5_/CLK ofmap_wb_radr_gen_inst/config_block_max_reg_4_/CLK ofmap_wb_radr_gen_inst/config_block_max_reg_3_/CLK ofmap_wb_radr_gen_inst/config_block_max_reg_2_/CLK ofmap_wb_radr_gen_inst/config_block_max_reg_1_/CLK ofmap_wb_radr_gen_inst/config_block_max_reg_0_/CLK ofmap_wb_radr_gen_inst/adr_r_reg_0_/CLK ofmap_wb_radr_gen_inst/adr_r_reg_1_/CLK ofmap_wb_radr_gen_inst/adr_r_reg_2_/CLK ofmap_wb_radr_gen_inst/adr_r_reg_3_/CLK ofmap_wb_radr_gen_inst/adr_r_reg_4_/CLK ofmap_wb_radr_gen_inst/adr_r_reg_5_/CLK ofmap_wb_radr_gen_inst/adr_r_reg_6_/CLK ofmap_wb_radr_gen_inst/adr_r_reg_7_/CLK ifmap_aggregator_inst/count_r_reg_0_/CLK ifmap_aggregator_inst/receiver_enq_reg/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__15_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__14_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__13_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__12_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__11_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__10_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__9_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__8_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__7_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__6_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__5_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__4_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__3_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__2_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__1_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__0_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__15_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__14_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__13_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__12_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__11_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__10_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__9_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__8_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__7_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__6_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__5_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__4_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__3_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__2_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__1_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__0_/CLK ifmap_weight_fifo_inst/fifo_inst/not_ring_full_reg/CLK ifmap_weight_fifo_inst/fifo_inst/tail_reg_0_/CLK ifmap_weight_fifo_inst/fifo_inst/ring_empty_reg/CLK ifmap_weight_fifo_inst/fifo_inst/hasodata_reg/CLK ifmap_weight_fifo_inst/fifo_inst/head_reg_0_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__16_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__15_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__14_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__13_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__12_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__11_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__10_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__9_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__8_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__7_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__6_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__5_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__4_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__3_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__2_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__1_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__0_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__16_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_16_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__15_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_15_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__14_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_14_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__13_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_13_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__12_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_12_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__11_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_11_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__10_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_10_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__9_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_9_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__8_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_8_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__7_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_7_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__6_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_6_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__5_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_5_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__4_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_4_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__3_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_3_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__2_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_2_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__1_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_1_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__0_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_0_/CLK weight_aggregator_inst/count_r_reg_0_/CLK weight_aggregator_inst/receiver_enq_reg/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__15_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__14_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__13_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__12_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__11_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__10_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__9_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__8_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__7_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__6_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__5_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__4_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__3_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__2_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__1_/CLK}]
append_to_collection __coll_4 [get_pins {weight_aggregator_inst/receiver_data_unpacked_reg_1__0_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__15_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__14_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__13_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__12_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__11_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__10_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__9_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__8_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__7_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__6_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__5_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__4_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__3_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__2_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__1_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__0_/CLK ofmap_fifo_inst/fifo_inst/not_ring_full_reg/CLK ofmap_fifo_inst/fifo_inst/tail_reg_0_/CLK ofmap_fifo_inst/fifo_inst/ring_empty_reg/CLK ofmap_fifo_inst/fifo_inst/hasodata_reg/CLK ofmap_fifo_inst/fifo_inst/head_reg_0_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__31_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__30_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__29_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__28_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__27_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__26_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__25_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__24_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__23_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__22_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__21_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__20_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__19_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__18_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__17_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__16_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__15_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__14_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__13_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__12_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__11_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__10_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__9_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__8_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__7_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__6_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__5_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__4_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__3_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__2_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__1_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__0_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__31_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_31_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__30_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_30_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__29_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_29_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__28_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_28_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__27_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_27_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__26_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_26_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__25_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_25_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__24_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_24_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__23_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_23_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__22_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_22_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__21_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_21_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__20_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_20_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__19_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_19_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__18_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_18_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__17_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_17_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__16_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_16_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__15_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_15_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__14_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_14_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__13_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_13_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__12_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_12_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__11_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_11_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__10_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_10_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__9_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_9_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__8_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_8_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__7_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_7_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__6_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_6_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__5_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_5_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__4_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_4_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__3_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_3_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__2_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_2_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__1_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_1_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__0_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/not_ring_full_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/tail_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/ring_empty_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/hasodata_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/head_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__31_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__30_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__29_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__28_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__27_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__26_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__25_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__24_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__23_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__22_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__21_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__20_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__19_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__18_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__17_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__16_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__15_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__14_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__13_/CLK}]
append_to_collection __coll_4 [get_pins {ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__12_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__11_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__10_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__9_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__8_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__7_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__6_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__5_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__4_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__3_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__2_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__1_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__0_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__31_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_31_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__30_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_30_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__29_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_29_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__28_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_28_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__27_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_27_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__26_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_26_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__25_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_25_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__24_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_24_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__23_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_23_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__22_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_22_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__21_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_21_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__20_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_20_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__19_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_19_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__18_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_18_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__17_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_17_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__16_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_16_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__15_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_15_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__14_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_14_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__13_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_13_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__12_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_12_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__11_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_11_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__10_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_10_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__9_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_9_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__8_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_8_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__7_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_7_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__6_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_6_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__5_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_5_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__4_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_4_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__3_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_3_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__2_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_2_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__1_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_1_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__0_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/not_ring_full_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/tail_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/ring_empty_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/hasodata_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/head_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__31_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__30_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__29_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__28_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__27_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__26_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__25_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__24_/CLK}]
append_to_collection __coll_4 [get_pins {ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__23_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__22_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__21_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__20_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__19_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__18_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__17_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__16_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__15_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__14_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__13_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__12_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__11_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__10_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__9_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__8_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__7_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__6_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__5_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__4_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__3_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__2_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__1_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__0_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__31_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_31_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__30_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_30_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__29_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_29_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__28_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_28_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__27_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_27_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__26_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_26_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__25_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_25_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__24_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_24_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__23_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_23_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__22_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_22_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__21_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_21_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__20_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_20_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__19_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_19_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__18_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_18_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__17_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_17_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__16_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_16_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__15_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_15_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__14_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_14_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__13_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_13_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__12_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_12_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__11_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_11_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__10_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_10_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__9_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_9_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__8_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_8_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__7_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_7_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__6_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_6_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__5_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_5_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__4_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_4_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__3_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_3_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__2_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_2_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__1_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_1_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__0_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/not_ring_full_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/tail_reg_0_/CLK}]
append_to_collection __coll_4 [get_pins {ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/ring_empty_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/hasodata_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/head_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__31_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__30_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__29_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__28_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__27_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__26_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__25_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__24_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__23_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__22_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__21_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__20_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__19_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__18_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__17_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__16_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__15_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__14_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__13_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__12_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__11_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__10_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__9_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__8_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__7_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__6_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__5_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__4_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__3_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__2_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__1_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__0_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__31_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_31_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__30_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_30_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__29_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_29_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__28_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_28_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__27_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_27_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__26_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_26_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__25_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_25_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__24_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_24_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__23_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_23_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__22_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_22_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__21_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_21_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__20_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_20_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__19_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_19_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__18_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_18_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__17_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_17_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__16_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_16_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__15_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_15_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__14_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_14_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__13_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_13_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__12_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_12_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__11_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_11_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__10_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_10_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__9_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_9_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__8_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_8_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__7_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_7_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__6_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_6_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__5_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_5_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__4_/CLK}]
append_to_collection __coll_4 [get_pins {ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_4_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__3_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_3_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__2_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_2_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__1_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_1_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__0_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/not_ring_full_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/tail_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/ring_empty_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/hasodata_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/head_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__31_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__30_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__29_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__28_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__27_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__26_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__25_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__24_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__23_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__22_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__21_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__20_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__19_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__18_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__17_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__16_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__15_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__14_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__13_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__12_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__11_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__10_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__9_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__8_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__7_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__6_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__5_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__4_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__3_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__2_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__1_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__0_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__31_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_31_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__30_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_30_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__29_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_29_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__28_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_28_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__27_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_27_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__26_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_26_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__25_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_25_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__24_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_24_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__23_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_23_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__22_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_22_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__21_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_21_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__20_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_20_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__19_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_19_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__18_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_18_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__17_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_17_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__16_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_16_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__15_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_15_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__14_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_14_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__13_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_13_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__12_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_12_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__11_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_11_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__10_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_10_/CLK}]
append_to_collection __coll_4 [get_pins {ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__9_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_9_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__8_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_8_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__7_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_7_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__6_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_6_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__5_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_5_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__4_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_4_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__3_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_3_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__2_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_2_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__1_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_1_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__0_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_0_/CLK ofmap_deaggregator_inst/select_r_reg_0_/CLK ofmap_deaggregator_inst/select_r_reg_1_/CLK ofmap_deaggregator_inst/sender_deq_r_reg/CLK ofmap_deaggregator_inst/fifo_elements_r_reg_1_/CLK ofmap_deaggregator_inst/fifo_elements_r_reg_0_/CLK params_fifo_inst/fifo_inst/not_ring_full_reg/CLK params_fifo_inst/fifo_inst/tail_reg_0_/CLK params_fifo_inst/fifo_inst/ring_empty_reg/CLK params_fifo_inst/fifo_inst/hasodata_reg/CLK params_fifo_inst/fifo_inst/head_reg_0_/CLK params_fifo_inst/fifo_inst/arr_reg_0__15_/CLK params_fifo_inst/fifo_inst/arr_reg_0__14_/CLK params_fifo_inst/fifo_inst/arr_reg_0__13_/CLK params_fifo_inst/fifo_inst/arr_reg_0__12_/CLK params_fifo_inst/fifo_inst/arr_reg_0__11_/CLK params_fifo_inst/fifo_inst/arr_reg_0__10_/CLK params_fifo_inst/fifo_inst/arr_reg_0__9_/CLK params_fifo_inst/fifo_inst/arr_reg_0__8_/CLK params_fifo_inst/fifo_inst/arr_reg_0__7_/CLK params_fifo_inst/fifo_inst/arr_reg_0__6_/CLK params_fifo_inst/fifo_inst/arr_reg_0__5_/CLK params_fifo_inst/fifo_inst/arr_reg_0__4_/CLK params_fifo_inst/fifo_inst/arr_reg_0__3_/CLK params_fifo_inst/fifo_inst/arr_reg_0__2_/CLK params_fifo_inst/fifo_inst/arr_reg_0__1_/CLK params_fifo_inst/fifo_inst/arr_reg_0__0_/CLK params_fifo_inst/fifo_inst/arr_reg_1__15_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_15_/CLK params_fifo_inst/fifo_inst/arr_reg_1__14_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_14_/CLK params_fifo_inst/fifo_inst/arr_reg_1__13_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_13_/CLK params_fifo_inst/fifo_inst/arr_reg_1__12_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_12_/CLK params_fifo_inst/fifo_inst/arr_reg_1__11_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_11_/CLK params_fifo_inst/fifo_inst/arr_reg_1__10_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_10_/CLK params_fifo_inst/fifo_inst/arr_reg_1__9_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_9_/CLK params_fifo_inst/fifo_inst/arr_reg_1__8_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_8_/CLK params_fifo_inst/fifo_inst/arr_reg_1__7_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_7_/CLK params_fifo_inst/fifo_inst/arr_reg_1__6_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_6_/CLK params_fifo_inst/fifo_inst/arr_reg_1__5_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_5_/CLK params_fifo_inst/fifo_inst/arr_reg_1__4_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_4_/CLK params_fifo_inst/fifo_inst/arr_reg_1__3_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_3_/CLK params_fifo_inst/fifo_inst/arr_reg_1__2_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_2_/CLK params_fifo_inst/fifo_inst/arr_reg_1__1_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_1_/CLK params_fifo_inst/fifo_inst/arr_reg_1__0_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_0_/CLK conv_controller_inst/clk_gate_config_r_reg_33_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_32_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_31_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_30_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_29_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_28_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_27_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_26_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_25_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_24_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_23_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_22_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_20_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_18_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_16_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_14_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_12_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_10_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_8_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_6_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_4_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_2_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_0_/latch/CLK conv_controller_inst/clk_gate_ofmap_wbadr_r_reg/latch/CLK conv_controller_inst/ofmap_skew_en_reg/CLK conv_controller_inst/oc1_r_reg_31_/CLK conv_controller_inst/oc1_r_reg_30_/CLK conv_controller_inst/oc1_r_reg_29_/CLK conv_controller_inst/oc1_r_reg_28_/CLK conv_controller_inst/oc1_r_reg_27_/CLK conv_controller_inst/oc1_r_reg_26_/CLK conv_controller_inst/oc1_r_reg_25_/CLK conv_controller_inst/oc1_r_reg_24_/CLK conv_controller_inst/oc1_r_reg_23_/CLK conv_controller_inst/oc1_r_reg_22_/CLK conv_controller_inst/oc1_r_reg_21_/CLK conv_controller_inst/oc1_r_reg_20_/CLK conv_controller_inst/oc1_r_reg_19_/CLK conv_controller_inst/oc1_r_reg_18_/CLK conv_controller_inst/oc1_r_reg_17_/CLK conv_controller_inst/oc1_r_reg_16_/CLK conv_controller_inst/oc1_r_reg_15_/CLK conv_controller_inst/oc1_r_reg_14_/CLK conv_controller_inst/oc1_r_reg_13_/CLK conv_controller_inst/oc1_r_reg_12_/CLK conv_controller_inst/oc1_r_reg_11_/CLK conv_controller_inst/oc1_r_reg_10_/CLK conv_controller_inst/oc1_r_reg_9_/CLK conv_controller_inst/oc1_r_reg_8_/CLK conv_controller_inst/oc1_r_reg_7_/CLK conv_controller_inst/oc1_r_reg_6_/CLK conv_controller_inst/oc1_r_reg_5_/CLK conv_controller_inst/oc1_r_reg_4_/CLK conv_controller_inst/oc1_r_reg_3_/CLK conv_controller_inst/oc1_r_reg_2_/CLK conv_controller_inst/oc1_r_reg_1_/CLK conv_controller_inst/oc1_r_reg_0_/CLK conv_controller_inst/state_r_reg_1_/CLK conv_controller_inst/state_r_reg_0_/CLK conv_controller_inst/config_r_reg_33__7_/CLK conv_controller_inst/config_r_reg_33__6_/CLK conv_controller_inst/config_r_reg_33__5_/CLK conv_controller_inst/config_r_reg_33__4_/CLK conv_controller_inst/config_r_reg_33__3_/CLK conv_controller_inst/config_r_reg_33__2_/CLK conv_controller_inst/config_r_reg_33__1_/CLK conv_controller_inst/config_r_reg_33__0_/CLK conv_controller_inst/config_r_reg_32__7_/CLK conv_controller_inst/config_r_reg_32__6_/CLK conv_controller_inst/config_r_reg_32__5_/CLK}]
append_to_collection __coll_4 [get_pins {conv_controller_inst/config_r_reg_32__4_/CLK conv_controller_inst/config_r_reg_32__3_/CLK conv_controller_inst/config_r_reg_32__2_/CLK conv_controller_inst/config_r_reg_32__1_/CLK conv_controller_inst/config_r_reg_32__0_/CLK conv_controller_inst/config_r_reg_31__7_/CLK conv_controller_inst/config_r_reg_31__6_/CLK conv_controller_inst/config_r_reg_31__5_/CLK conv_controller_inst/config_r_reg_31__4_/CLK conv_controller_inst/config_r_reg_31__3_/CLK conv_controller_inst/config_r_reg_31__2_/CLK conv_controller_inst/config_r_reg_31__1_/CLK conv_controller_inst/config_r_reg_31__0_/CLK conv_controller_inst/config_r_reg_30__7_/CLK conv_controller_inst/config_r_reg_30__6_/CLK conv_controller_inst/config_r_reg_30__5_/CLK conv_controller_inst/config_r_reg_30__4_/CLK conv_controller_inst/config_r_reg_30__3_/CLK conv_controller_inst/config_r_reg_30__2_/CLK conv_controller_inst/config_r_reg_30__1_/CLK conv_controller_inst/config_r_reg_30__0_/CLK conv_controller_inst/config_r_reg_29__7_/CLK conv_controller_inst/config_r_reg_29__6_/CLK conv_controller_inst/config_r_reg_29__5_/CLK conv_controller_inst/config_r_reg_29__4_/CLK conv_controller_inst/config_r_reg_29__3_/CLK conv_controller_inst/config_r_reg_29__2_/CLK conv_controller_inst/config_r_reg_29__1_/CLK conv_controller_inst/config_r_reg_29__0_/CLK conv_controller_inst/config_r_reg_28__7_/CLK conv_controller_inst/config_r_reg_28__6_/CLK conv_controller_inst/config_r_reg_28__5_/CLK conv_controller_inst/config_r_reg_28__4_/CLK conv_controller_inst/config_r_reg_28__3_/CLK conv_controller_inst/config_r_reg_28__2_/CLK conv_controller_inst/config_r_reg_28__1_/CLK conv_controller_inst/config_r_reg_28__0_/CLK conv_controller_inst/config_r_reg_27__7_/CLK conv_controller_inst/config_r_reg_27__6_/CLK conv_controller_inst/config_r_reg_27__5_/CLK conv_controller_inst/config_r_reg_27__4_/CLK conv_controller_inst/config_r_reg_27__3_/CLK conv_controller_inst/config_r_reg_27__2_/CLK conv_controller_inst/config_r_reg_27__1_/CLK conv_controller_inst/config_r_reg_27__0_/CLK conv_controller_inst/config_r_reg_26__7_/CLK conv_controller_inst/config_r_reg_26__6_/CLK conv_controller_inst/config_r_reg_26__5_/CLK conv_controller_inst/config_r_reg_26__4_/CLK conv_controller_inst/config_r_reg_26__3_/CLK conv_controller_inst/config_r_reg_26__2_/CLK conv_controller_inst/config_r_reg_26__1_/CLK conv_controller_inst/config_r_reg_26__0_/CLK conv_controller_inst/config_r_reg_25__7_/CLK conv_controller_inst/config_r_reg_25__6_/CLK conv_controller_inst/config_r_reg_25__5_/CLK conv_controller_inst/config_r_reg_25__4_/CLK conv_controller_inst/config_r_reg_25__3_/CLK conv_controller_inst/config_r_reg_25__2_/CLK conv_controller_inst/config_r_reg_25__1_/CLK conv_controller_inst/config_r_reg_25__0_/CLK conv_controller_inst/config_r_reg_24__7_/CLK conv_controller_inst/config_r_reg_24__6_/CLK conv_controller_inst/config_r_reg_24__5_/CLK conv_controller_inst/config_r_reg_24__4_/CLK conv_controller_inst/config_r_reg_24__3_/CLK conv_controller_inst/config_r_reg_24__2_/CLK conv_controller_inst/config_r_reg_24__1_/CLK conv_controller_inst/config_r_reg_24__0_/CLK conv_controller_inst/config_r_reg_23__7_/CLK conv_controller_inst/config_r_reg_23__6_/CLK conv_controller_inst/config_r_reg_23__5_/CLK conv_controller_inst/config_r_reg_23__4_/CLK conv_controller_inst/config_r_reg_23__3_/CLK conv_controller_inst/config_r_reg_23__2_/CLK conv_controller_inst/config_r_reg_23__1_/CLK conv_controller_inst/config_r_reg_23__0_/CLK conv_controller_inst/config_r_reg_22__7_/CLK conv_controller_inst/config_r_reg_22__6_/CLK conv_controller_inst/config_r_reg_22__5_/CLK conv_controller_inst/config_r_reg_22__4_/CLK conv_controller_inst/config_r_reg_22__3_/CLK conv_controller_inst/config_r_reg_22__2_/CLK conv_controller_inst/config_r_reg_22__1_/CLK conv_controller_inst/config_r_reg_22__0_/CLK conv_controller_inst/config_r_reg_21__1_/CLK conv_controller_inst/config_r_reg_21__0_/CLK conv_controller_inst/config_r_reg_20__7_/CLK conv_controller_inst/config_r_reg_20__6_/CLK conv_controller_inst/config_r_reg_20__5_/CLK conv_controller_inst/config_r_reg_20__4_/CLK conv_controller_inst/config_r_reg_20__3_/CLK conv_controller_inst/config_r_reg_20__2_/CLK conv_controller_inst/config_r_reg_20__1_/CLK conv_controller_inst/config_r_reg_20__0_/CLK conv_controller_inst/config_r_reg_19__1_/CLK conv_controller_inst/config_r_reg_19__0_/CLK conv_controller_inst/config_r_reg_18__7_/CLK conv_controller_inst/config_r_reg_18__6_/CLK conv_controller_inst/config_r_reg_18__5_/CLK conv_controller_inst/config_r_reg_18__4_/CLK conv_controller_inst/config_r_reg_18__3_/CLK conv_controller_inst/config_r_reg_18__2_/CLK conv_controller_inst/config_r_reg_18__1_/CLK conv_controller_inst/config_r_reg_18__0_/CLK conv_controller_inst/config_r_reg_17__1_/CLK conv_controller_inst/config_r_reg_17__0_/CLK conv_controller_inst/config_r_reg_16__7_/CLK conv_controller_inst/config_r_reg_16__6_/CLK conv_controller_inst/config_r_reg_16__5_/CLK conv_controller_inst/config_r_reg_16__4_/CLK conv_controller_inst/config_r_reg_16__3_/CLK conv_controller_inst/config_r_reg_16__2_/CLK conv_controller_inst/config_r_reg_16__1_/CLK conv_controller_inst/config_r_reg_16__0_/CLK conv_controller_inst/config_r_reg_15__1_/CLK conv_controller_inst/config_r_reg_15__0_/CLK conv_controller_inst/config_r_reg_14__7_/CLK conv_controller_inst/config_r_reg_14__6_/CLK conv_controller_inst/config_r_reg_14__5_/CLK conv_controller_inst/config_r_reg_14__4_/CLK conv_controller_inst/config_r_reg_14__3_/CLK conv_controller_inst/config_r_reg_14__2_/CLK conv_controller_inst/config_r_reg_14__1_/CLK conv_controller_inst/config_r_reg_14__0_/CLK conv_controller_inst/config_r_reg_13__1_/CLK conv_controller_inst/config_r_reg_13__0_/CLK conv_controller_inst/config_r_reg_12__7_/CLK conv_controller_inst/config_r_reg_12__6_/CLK conv_controller_inst/config_r_reg_12__5_/CLK conv_controller_inst/config_r_reg_12__4_/CLK conv_controller_inst/config_r_reg_12__3_/CLK conv_controller_inst/config_r_reg_12__2_/CLK conv_controller_inst/config_r_reg_12__1_/CLK conv_controller_inst/config_r_reg_12__0_/CLK conv_controller_inst/config_r_reg_11__1_/CLK conv_controller_inst/config_r_reg_11__0_/CLK conv_controller_inst/config_r_reg_10__7_/CLK conv_controller_inst/config_r_reg_10__6_/CLK conv_controller_inst/config_r_reg_10__5_/CLK conv_controller_inst/config_r_reg_10__4_/CLK conv_controller_inst/config_r_reg_10__3_/CLK conv_controller_inst/config_r_reg_10__2_/CLK conv_controller_inst/config_r_reg_10__1_/CLK conv_controller_inst/config_r_reg_10__0_/CLK conv_controller_inst/config_r_reg_9__1_/CLK conv_controller_inst/config_r_reg_9__0_/CLK conv_controller_inst/config_r_reg_8__7_/CLK conv_controller_inst/config_r_reg_8__6_/CLK conv_controller_inst/config_r_reg_8__5_/CLK conv_controller_inst/config_r_reg_8__4_/CLK conv_controller_inst/config_r_reg_8__3_/CLK conv_controller_inst/config_r_reg_8__2_/CLK conv_controller_inst/config_r_reg_8__1_/CLK conv_controller_inst/config_r_reg_8__0_/CLK conv_controller_inst/config_r_reg_7__1_/CLK conv_controller_inst/config_r_reg_7__0_/CLK conv_controller_inst/config_r_reg_6__7_/CLK conv_controller_inst/config_r_reg_6__6_/CLK conv_controller_inst/config_r_reg_6__5_/CLK conv_controller_inst/config_r_reg_6__4_/CLK conv_controller_inst/config_r_reg_6__3_/CLK conv_controller_inst/config_r_reg_6__2_/CLK conv_controller_inst/config_r_reg_6__1_/CLK conv_controller_inst/config_r_reg_6__0_/CLK conv_controller_inst/config_r_reg_4__7_/CLK conv_controller_inst/config_r_reg_4__6_/CLK}]
append_to_collection __coll_4 [get_pins {conv_controller_inst/config_r_reg_4__5_/CLK conv_controller_inst/config_r_reg_4__4_/CLK conv_controller_inst/config_r_reg_4__3_/CLK conv_controller_inst/config_r_reg_4__2_/CLK conv_controller_inst/config_r_reg_4__1_/CLK conv_controller_inst/config_r_reg_4__0_/CLK conv_controller_inst/config_r_reg_3__1_/CLK conv_controller_inst/config_r_reg_3__0_/CLK conv_controller_inst/config_r_reg_2__7_/CLK conv_controller_inst/config_r_reg_2__6_/CLK conv_controller_inst/config_r_reg_2__5_/CLK conv_controller_inst/config_r_reg_2__4_/CLK conv_controller_inst/config_r_reg_2__3_/CLK conv_controller_inst/config_r_reg_2__2_/CLK conv_controller_inst/config_r_reg_2__1_/CLK conv_controller_inst/config_r_reg_2__0_/CLK conv_controller_inst/config_r_reg_1__1_/CLK conv_controller_inst/config_r_reg_1__0_/CLK conv_controller_inst/config_r_reg_0__7_/CLK conv_controller_inst/config_r_reg_0__6_/CLK conv_controller_inst/config_r_reg_0__5_/CLK conv_controller_inst/config_r_reg_0__4_/CLK conv_controller_inst/config_r_reg_0__3_/CLK conv_controller_inst/config_r_reg_0__2_/CLK conv_controller_inst/config_r_reg_0__1_/CLK conv_controller_inst/config_r_reg_0__0_/CLK conv_controller_inst/config_en_reg/CLK conv_controller_inst/ifmap_wadr_r_reg_10_/CLK conv_controller_inst/ifmap_wadr_r_reg_9_/CLK conv_controller_inst/ifmap_wadr_r_reg_8_/CLK conv_controller_inst/ifmap_wadr_r_reg_7_/CLK conv_controller_inst/ifmap_wadr_r_reg_6_/CLK conv_controller_inst/ifmap_wadr_r_reg_5_/CLK conv_controller_inst/ifmap_wadr_r_reg_4_/CLK conv_controller_inst/ifmap_wadr_r_reg_3_/CLK conv_controller_inst/ifmap_wadr_r_reg_2_/CLK conv_controller_inst/ifmap_wadr_r_reg_1_/CLK conv_controller_inst/ifmap_wadr_r_reg_0_/CLK conv_controller_inst/weight_wadr_r_reg_10_/CLK conv_controller_inst/weight_wadr_r_reg_9_/CLK conv_controller_inst/weight_wadr_r_reg_8_/CLK conv_controller_inst/weight_wadr_r_reg_7_/CLK conv_controller_inst/weight_wadr_r_reg_6_/CLK conv_controller_inst/weight_wadr_r_reg_5_/CLK conv_controller_inst/weight_wadr_r_reg_4_/CLK conv_controller_inst/weight_wadr_r_reg_3_/CLK conv_controller_inst/weight_wadr_r_reg_2_/CLK conv_controller_inst/weight_wadr_r_reg_1_/CLK conv_controller_inst/weight_wadr_r_reg_0_/CLK conv_controller_inst/weight_switch_banks_reg/CLK conv_controller_inst/ifmap_switch_banks_reg/CLK conv_controller_inst/ofmap_switch_banks_reg/CLK conv_controller_inst/ofmap_db_empty_n_reg/CLK conv_controller_inst/ofmap_wbadr_r_reg_8_/CLK conv_controller_inst/ofmap_wbadr_r_reg_7_/CLK conv_controller_inst/ofmap_wbadr_r_reg_6_/CLK conv_controller_inst/ofmap_wbadr_r_reg_5_/CLK conv_controller_inst/ofmap_wbadr_r_reg_4_/CLK conv_controller_inst/ofmap_wbadr_r_reg_3_/CLK conv_controller_inst/ofmap_wbadr_r_reg_2_/CLK conv_controller_inst/ofmap_wbadr_r_reg_1_/CLK conv_controller_inst/ofmap_wbadr_r_reg_0_/CLK conv_controller_inst/loop_counter_r_reg_31_/CLK conv_controller_inst/loop_counter_r_reg_30_/CLK conv_controller_inst/loop_counter_r_reg_29_/CLK conv_controller_inst/loop_counter_r_reg_28_/CLK conv_controller_inst/loop_counter_r_reg_27_/CLK conv_controller_inst/loop_counter_r_reg_26_/CLK conv_controller_inst/loop_counter_r_reg_25_/CLK conv_controller_inst/loop_counter_r_reg_24_/CLK conv_controller_inst/loop_counter_r_reg_23_/CLK conv_controller_inst/loop_counter_r_reg_22_/CLK conv_controller_inst/loop_counter_r_reg_21_/CLK conv_controller_inst/loop_counter_r_reg_20_/CLK conv_controller_inst/loop_counter_r_reg_19_/CLK conv_controller_inst/loop_counter_r_reg_18_/CLK conv_controller_inst/loop_counter_r_reg_17_/CLK conv_controller_inst/loop_counter_r_reg_16_/CLK conv_controller_inst/loop_counter_r_reg_15_/CLK conv_controller_inst/loop_counter_r_reg_14_/CLK conv_controller_inst/loop_counter_r_reg_13_/CLK conv_controller_inst/loop_counter_r_reg_12_/CLK conv_controller_inst/loop_counter_r_reg_11_/CLK conv_controller_inst/loop_counter_r_reg_10_/CLK conv_controller_inst/loop_counter_r_reg_9_/CLK conv_controller_inst/loop_counter_r_reg_8_/CLK conv_controller_inst/loop_counter_r_reg_7_/CLK conv_controller_inst/loop_counter_r_reg_6_/CLK conv_controller_inst/loop_counter_r_reg_5_/CLK conv_controller_inst/loop_counter_r_reg_4_/CLK conv_controller_inst/loop_counter_r_reg_3_/CLK conv_controller_inst/loop_counter_r_reg_2_/CLK conv_controller_inst/loop_counter_r_reg_1_/CLK conv_controller_inst/loop_counter_r_reg_0_/CLK conv_controller_inst/ic1_fy_fx_r_reg_31_/CLK conv_controller_inst/ic1_fy_fx_r_reg_30_/CLK conv_controller_inst/ic1_fy_fx_r_reg_29_/CLK conv_controller_inst/ic1_fy_fx_r_reg_28_/CLK conv_controller_inst/ic1_fy_fx_r_reg_27_/CLK conv_controller_inst/ic1_fy_fx_r_reg_26_/CLK conv_controller_inst/ic1_fy_fx_r_reg_25_/CLK conv_controller_inst/ic1_fy_fx_r_reg_24_/CLK conv_controller_inst/ic1_fy_fx_r_reg_23_/CLK conv_controller_inst/ic1_fy_fx_r_reg_22_/CLK conv_controller_inst/ic1_fy_fx_r_reg_21_/CLK conv_controller_inst/ic1_fy_fx_r_reg_20_/CLK conv_controller_inst/ic1_fy_fx_r_reg_19_/CLK conv_controller_inst/ic1_fy_fx_r_reg_18_/CLK conv_controller_inst/ic1_fy_fx_r_reg_17_/CLK conv_controller_inst/ic1_fy_fx_r_reg_16_/CLK conv_controller_inst/ic1_fy_fx_r_reg_15_/CLK conv_controller_inst/ic1_fy_fx_r_reg_14_/CLK conv_controller_inst/ic1_fy_fx_r_reg_13_/CLK conv_controller_inst/ic1_fy_fx_r_reg_12_/CLK conv_controller_inst/ic1_fy_fx_r_reg_11_/CLK conv_controller_inst/ic1_fy_fx_r_reg_10_/CLK conv_controller_inst/ic1_fy_fx_r_reg_9_/CLK conv_controller_inst/ic1_fy_fx_r_reg_8_/CLK conv_controller_inst/ic1_fy_fx_r_reg_7_/CLK conv_controller_inst/ic1_fy_fx_r_reg_6_/CLK conv_controller_inst/ic1_fy_fx_r_reg_4_/CLK conv_controller_inst/ic1_fy_fx_r_reg_2_/CLK conv_controller_inst/ic1_fy_fx_r_reg_0_/CLK conv_controller_inst/weight_ren_reg/CLK conv_controller_inst/systolic_array_weight_wen_reg_3_/CLK conv_controller_inst/systolic_array_weight_wen_reg_2_/CLK conv_controller_inst/systolic_array_weight_wen_reg_1_/CLK conv_controller_inst/systolic_array_weight_wen_reg_0_/CLK conv_controller_inst/systolic_array_weight_en_reg/CLK conv_controller_inst/ifmap_ren_reg/CLK conv_controller_inst/systolic_array_en_reg/CLK conv_controller_inst/ofmap_wen_reg/CLK conv_controller_inst/ofmap_initialize_reg/CLK conv_controller_inst/ofmap_ren_reg/CLK conv_controller_inst/ic1_fy_fx_r_reg_3_/CLK conv_controller_inst/ic1_fy_fx_r_reg_1_/CLK conv_controller_inst/ic1_fy_fx_r_reg_5_/CLK conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone/CLK conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_1/CLK conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_2/CLK conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_3/CLK conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_4/CLK conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_5/CLK conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_6/CLK conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_7/CLK conv_controller_inst/clk_gate_ifmap_wadr_r_reg/latch_clone/CLK conv_controller_inst/clk_gate_ifmap_wadr_r_reg/latch_clone_1/CLK conv_controller_inst/clk_gate_ifmap_wadr_r_reg/latch_clone_2/CLK conv_controller_inst/clk_gate_oc1_r_reg/latch_clone/CLK conv_controller_inst/clk_gate_oc1_r_reg/latch_clone_1/CLK conv_controller_inst/clk_gate_oc1_r_reg/latch_clone_2/CLK conv_controller_inst/clk_gate_oc1_r_reg/latch_clone_3/CLK conv_controller_inst/clk_gate_ofmap_skew_en_reg/latch_clone/CLK conv_controller_inst/clk_gate_ofmap_skew_en_reg/latch_clone_1/CLK params_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/CLK params_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/CLK}]
append_to_collection __coll_4 [get_pins {params_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/CLK params_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/CLK params_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/CLK params_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_4/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_4/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_4/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_4/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_4/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/CLK ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/CLK ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/CLK ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/CLK ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/CLK ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/CLK ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/CLK ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/CLK ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/CLK ofmap_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/CLK ofmap_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/CLK ofmap_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/CLK ofmap_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/CLK weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone/CLK weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_1/CLK weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_2/CLK weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone/CLK weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_1/CLK weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_2/CLK weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_3/CLK ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/CLK ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/CLK ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/CLK ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/CLK ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/CLK ifmap_weight_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/CLK ifmap_weight_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/CLK ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone/CLK}]
append_to_collection __coll_4 [get_pins {ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_1/CLK ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_2/CLK ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_3/CLK ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone/CLK ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_1/CLK ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_2/CLK ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_3/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_1/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_2/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_3/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_1/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_2/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_3/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_1/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_2/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_3/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_1/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_2/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_3/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_1/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_2/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_3/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_1/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_2/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_4/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_4/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/CLK}]
append_to_collection __coll_4 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_5/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_5/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_1/CLK ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone/CLK ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone_1/CLK ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone_2/CLK ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone_3/CLK ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone_4/CLK ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone/CLK ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_1/CLK ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_2/CLK ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_3/CLK ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_4/CLK ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_5/CLK ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_6/CLK ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_7/CLK ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_8/CLK ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_9/CLK ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_10/CLK}]
append_to_collection __coll_4 [get_pins {weight_radr_gen_inst/clk_gate_adr_r_reg/latch_clone/CLK weight_radr_gen_inst/clk_gate_adr_r_reg/latch_clone_1/CLK}]
group_path -name Reg2Out -from $__coll_4   -to [get_ports {ifmap_weight_rdy ofmap_data[31] ofmap_data[30] ofmap_data[29] ofmap_data[28] ofmap_data[27] ofmap_data[26] ofmap_data[25] ofmap_data[24] ofmap_data[23] ofmap_data[22] ofmap_data[21] ofmap_data[20] ofmap_data[19] ofmap_data[18] ofmap_data[17] ofmap_data[16] ofmap_data[15] ofmap_data[14] ofmap_data[13] ofmap_data[12] ofmap_data[11] ofmap_data[10] ofmap_data[9] ofmap_data[8] ofmap_data[7] ofmap_data[6] ofmap_data[5] ofmap_data[4] ofmap_data[3] ofmap_data[2] ofmap_data[1] ofmap_data[0] ofmap_vld config_rdy}] 
set __coll_6 [get_pins {weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/clk0 weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/clk1 weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/clk0 weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/clk1 weight_double_buffer_inst/ram/genblk1_radr_r_reg_10_/CLK weight_double_buffer_inst/active_write_bank_r_reg/CLK weight_wadr_gen_inst/config_block_max_reg_9_/CLK weight_wadr_gen_inst/config_block_max_reg_8_/CLK weight_wadr_gen_inst/config_block_max_reg_7_/CLK weight_wadr_gen_inst/config_block_max_reg_6_/CLK weight_wadr_gen_inst/config_block_max_reg_5_/CLK weight_wadr_gen_inst/config_block_max_reg_4_/CLK weight_wadr_gen_inst/config_block_max_reg_3_/CLK weight_wadr_gen_inst/config_block_max_reg_2_/CLK weight_wadr_gen_inst/config_block_max_reg_1_/CLK weight_wadr_gen_inst/config_block_max_reg_0_/CLK weight_wadr_gen_inst/adr_r_reg_0_/CLK weight_wadr_gen_inst/adr_r_reg_1_/CLK weight_wadr_gen_inst/adr_r_reg_2_/CLK weight_wadr_gen_inst/adr_r_reg_3_/CLK weight_wadr_gen_inst/adr_r_reg_4_/CLK weight_wadr_gen_inst/adr_r_reg_5_/CLK weight_wadr_gen_inst/adr_r_reg_6_/CLK weight_wadr_gen_inst/adr_r_reg_7_/CLK weight_wadr_gen_inst/adr_r_reg_8_/CLK weight_wadr_gen_inst/adr_r_reg_9_/CLK weight_radr_gen_inst/config_block_max_reg_9_/CLK weight_radr_gen_inst/config_block_max_reg_8_/CLK weight_radr_gen_inst/config_block_max_reg_7_/CLK weight_radr_gen_inst/config_block_max_reg_6_/CLK weight_radr_gen_inst/config_block_max_reg_5_/CLK weight_radr_gen_inst/config_block_max_reg_4_/CLK weight_radr_gen_inst/config_block_max_reg_3_/CLK weight_radr_gen_inst/config_block_max_reg_2_/CLK weight_radr_gen_inst/config_block_max_reg_1_/CLK weight_radr_gen_inst/config_block_max_reg_0_/CLK weight_radr_gen_inst/adr_r_reg_0_/CLK weight_radr_gen_inst/adr_r_reg_1_/CLK weight_radr_gen_inst/adr_r_reg_2_/CLK weight_radr_gen_inst/adr_r_reg_3_/CLK weight_radr_gen_inst/adr_r_reg_4_/CLK weight_radr_gen_inst/adr_r_reg_5_/CLK weight_radr_gen_inst/adr_r_reg_6_/CLK weight_radr_gen_inst/adr_r_reg_7_/CLK weight_radr_gen_inst/adr_r_reg_8_/CLK weight_radr_gen_inst/adr_r_reg_9_/CLK ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/clk0 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/clk1 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/clk0 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/clk1 ifmap_double_buffer_inst/ram/genblk1_radr_r_reg_10_/CLK ifmap_double_buffer_inst/active_write_bank_r_reg/CLK ifmap_wadr_gen_inst/config_block_max_reg_9_/CLK ifmap_wadr_gen_inst/config_block_max_reg_8_/CLK ifmap_wadr_gen_inst/config_block_max_reg_7_/CLK ifmap_wadr_gen_inst/config_block_max_reg_6_/CLK ifmap_wadr_gen_inst/config_block_max_reg_5_/CLK ifmap_wadr_gen_inst/config_block_max_reg_4_/CLK ifmap_wadr_gen_inst/config_block_max_reg_3_/CLK ifmap_wadr_gen_inst/config_block_max_reg_2_/CLK ifmap_wadr_gen_inst/config_block_max_reg_1_/CLK ifmap_wadr_gen_inst/config_block_max_reg_0_/CLK ifmap_wadr_gen_inst/adr_r_reg_0_/CLK ifmap_wadr_gen_inst/adr_r_reg_1_/CLK ifmap_wadr_gen_inst/adr_r_reg_2_/CLK ifmap_wadr_gen_inst/adr_r_reg_3_/CLK ifmap_wadr_gen_inst/adr_r_reg_4_/CLK ifmap_wadr_gen_inst/adr_r_reg_5_/CLK ifmap_wadr_gen_inst/adr_r_reg_6_/CLK ifmap_wadr_gen_inst/adr_r_reg_7_/CLK ifmap_wadr_gen_inst/adr_r_reg_8_/CLK ifmap_wadr_gen_inst/adr_r_reg_9_/CLK ifmap_radr_gen_inst/config_IX0_reg_9_/CLK ifmap_radr_gen_inst/config_IX0_reg_8_/CLK ifmap_radr_gen_inst/config_IX0_reg_7_/CLK ifmap_radr_gen_inst/config_IX0_reg_6_/CLK ifmap_radr_gen_inst/config_IX0_reg_5_/CLK ifmap_radr_gen_inst/config_IX0_reg_4_/CLK ifmap_radr_gen_inst/config_IX0_reg_3_/CLK ifmap_radr_gen_inst/config_IX0_reg_2_/CLK ifmap_radr_gen_inst/config_IX0_reg_1_/CLK ifmap_radr_gen_inst/config_IX0_reg_0_/CLK ifmap_radr_gen_inst/config_IY0_reg_9_/CLK ifmap_radr_gen_inst/config_IY0_reg_8_/CLK ifmap_radr_gen_inst/config_IY0_reg_7_/CLK ifmap_radr_gen_inst/config_IY0_reg_6_/CLK ifmap_radr_gen_inst/config_IY0_reg_5_/CLK ifmap_radr_gen_inst/config_IY0_reg_4_/CLK ifmap_radr_gen_inst/config_IY0_reg_3_/CLK ifmap_radr_gen_inst/config_IY0_reg_2_/CLK ifmap_radr_gen_inst/config_IY0_reg_1_/CLK ifmap_radr_gen_inst/config_IY0_reg_0_/CLK ifmap_radr_gen_inst/config_IC1_reg_9_/CLK ifmap_radr_gen_inst/config_IC1_reg_8_/CLK ifmap_radr_gen_inst/config_IC1_reg_7_/CLK ifmap_radr_gen_inst/config_IC1_reg_6_/CLK ifmap_radr_gen_inst/config_IC1_reg_5_/CLK ifmap_radr_gen_inst/config_IC1_reg_4_/CLK ifmap_radr_gen_inst/config_IC1_reg_3_/CLK ifmap_radr_gen_inst/config_IC1_reg_2_/CLK ifmap_radr_gen_inst/config_IC1_reg_1_/CLK ifmap_radr_gen_inst/config_IC1_reg_0_/CLK ifmap_radr_gen_inst/config_OX0_reg_9_/CLK ifmap_radr_gen_inst/config_OX0_reg_8_/CLK ifmap_radr_gen_inst/config_OX0_reg_7_/CLK ifmap_radr_gen_inst/config_OX0_reg_6_/CLK ifmap_radr_gen_inst/config_OX0_reg_5_/CLK ifmap_radr_gen_inst/config_OX0_reg_4_/CLK ifmap_radr_gen_inst/config_OX0_reg_3_/CLK ifmap_radr_gen_inst/config_OX0_reg_2_/CLK ifmap_radr_gen_inst/config_OX0_reg_1_/CLK ifmap_radr_gen_inst/config_OX0_reg_0_/CLK ifmap_radr_gen_inst/config_OY0_reg_9_/CLK ifmap_radr_gen_inst/config_OY0_reg_8_/CLK ifmap_radr_gen_inst/config_OY0_reg_7_/CLK ifmap_radr_gen_inst/config_OY0_reg_6_/CLK ifmap_radr_gen_inst/config_OY0_reg_5_/CLK ifmap_radr_gen_inst/config_OY0_reg_4_/CLK ifmap_radr_gen_inst/config_OY0_reg_3_/CLK ifmap_radr_gen_inst/config_OY0_reg_2_/CLK ifmap_radr_gen_inst/config_OY0_reg_1_/CLK ifmap_radr_gen_inst/config_OY0_reg_0_/CLK ifmap_radr_gen_inst/config_FX_reg_9_/CLK ifmap_radr_gen_inst/config_FX_reg_8_/CLK ifmap_radr_gen_inst/config_FX_reg_7_/CLK ifmap_radr_gen_inst/config_FX_reg_6_/CLK ifmap_radr_gen_inst/config_FX_reg_5_/CLK ifmap_radr_gen_inst/config_FX_reg_4_/CLK ifmap_radr_gen_inst/config_FX_reg_3_/CLK ifmap_radr_gen_inst/config_FX_reg_2_/CLK ifmap_radr_gen_inst/config_FX_reg_1_/CLK ifmap_radr_gen_inst/config_FX_reg_0_/CLK ifmap_radr_gen_inst/config_FY_reg_9_/CLK ifmap_radr_gen_inst/config_FY_reg_8_/CLK ifmap_radr_gen_inst/config_FY_reg_7_/CLK ifmap_radr_gen_inst/config_FY_reg_6_/CLK ifmap_radr_gen_inst/config_FY_reg_5_/CLK ifmap_radr_gen_inst/config_FY_reg_4_/CLK ifmap_radr_gen_inst/config_FY_reg_3_/CLK ifmap_radr_gen_inst/config_FY_reg_2_/CLK ifmap_radr_gen_inst/config_FY_reg_1_/CLK ifmap_radr_gen_inst/config_FY_reg_0_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_9_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_8_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_7_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_6_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_5_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_4_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_3_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_2_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_1_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_0_/CLK ifmap_radr_gen_inst/fy_reg_9_/CLK ifmap_radr_gen_inst/fy_reg_8_/CLK ifmap_radr_gen_inst/fy_reg_7_/CLK ifmap_radr_gen_inst/fy_reg_6_/CLK ifmap_radr_gen_inst/fy_reg_5_/CLK ifmap_radr_gen_inst/fy_reg_4_/CLK ifmap_radr_gen_inst/fy_reg_3_/CLK ifmap_radr_gen_inst/fy_reg_2_/CLK ifmap_radr_gen_inst/fy_reg_1_/CLK ifmap_radr_gen_inst/fy_reg_0_/CLK ifmap_radr_gen_inst/ic1_reg_9_/CLK ifmap_radr_gen_inst/ic1_reg_8_/CLK ifmap_radr_gen_inst/ic1_reg_7_/CLK ifmap_radr_gen_inst/ic1_reg_6_/CLK ifmap_radr_gen_inst/ic1_reg_5_/CLK ifmap_radr_gen_inst/ic1_reg_4_/CLK ifmap_radr_gen_inst/ic1_reg_3_/CLK ifmap_radr_gen_inst/ic1_reg_2_/CLK ifmap_radr_gen_inst/ic1_reg_1_/CLK ifmap_radr_gen_inst/ic1_reg_0_/CLK ifmap_radr_gen_inst/ox0_reg_9_/CLK}]
append_to_collection __coll_6 [get_pins {ifmap_radr_gen_inst/ox0_reg_8_/CLK ifmap_radr_gen_inst/ox0_reg_7_/CLK ifmap_radr_gen_inst/ox0_reg_6_/CLK ifmap_radr_gen_inst/ox0_reg_5_/CLK ifmap_radr_gen_inst/ox0_reg_4_/CLK ifmap_radr_gen_inst/ox0_reg_3_/CLK ifmap_radr_gen_inst/ox0_reg_2_/CLK ifmap_radr_gen_inst/ox0_reg_1_/CLK ifmap_radr_gen_inst/ox0_reg_0_/CLK ifmap_radr_gen_inst/oy0_reg_9_/CLK ifmap_radr_gen_inst/oy0_reg_8_/CLK ifmap_radr_gen_inst/oy0_reg_7_/CLK ifmap_radr_gen_inst/oy0_reg_6_/CLK ifmap_radr_gen_inst/oy0_reg_5_/CLK ifmap_radr_gen_inst/oy0_reg_4_/CLK ifmap_radr_gen_inst/oy0_reg_3_/CLK ifmap_radr_gen_inst/oy0_reg_2_/CLK ifmap_radr_gen_inst/oy0_reg_1_/CLK ifmap_radr_gen_inst/oy0_reg_0_/CLK ifmap_radr_gen_inst/fx_reg_9_/CLK ifmap_radr_gen_inst/fx_reg_8_/CLK ifmap_radr_gen_inst/fx_reg_7_/CLK ifmap_radr_gen_inst/fx_reg_6_/CLK ifmap_radr_gen_inst/fx_reg_5_/CLK ifmap_radr_gen_inst/fx_reg_4_/CLK ifmap_radr_gen_inst/fx_reg_3_/CLK ifmap_radr_gen_inst/fx_reg_2_/CLK ifmap_radr_gen_inst/fx_reg_1_/CLK ifmap_radr_gen_inst/fx_reg_0_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_2_/CLK}]
append_to_collection __coll_6 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_1__col_reg_0__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_1__col_reg_1__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_1__col_reg_2__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_1__col_reg_3__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_2__col_reg_0__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_2__col_reg_1__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_2__col_reg_2__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_2__col_reg_3__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_3__col_reg_0__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_3__col_reg_1__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_3__col_reg_2__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_3__col_reg_3__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_12_/CLK}]
append_to_collection __coll_6 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_27_/CLK}]
append_to_collection __coll_6 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_2_/CLK}]
append_to_collection __coll_6 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_9_/CLK}]
append_to_collection __coll_6 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_24_/CLK}]
append_to_collection __coll_6 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_7_/CLK}]
append_to_collection __coll_6 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_6_/CLK}]
append_to_collection __coll_6 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_13_/CLK}]
append_to_collection __coll_6 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_12_/CLK}]
append_to_collection __coll_6 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_31_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_30_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_29_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_28_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_27_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_26_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_25_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_24_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_23_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_22_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_21_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_20_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_19_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_18_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_17_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_16_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_15_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_14_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_13_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_12_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_11_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_10_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_9_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_8_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_0_/CLK}]
append_to_collection __coll_6 [get_pins {systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_31_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_30_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_29_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_28_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_27_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_26_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_25_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_24_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_23_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_22_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_21_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_20_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_19_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_18_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_17_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_16_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_15_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_14_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_13_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_12_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_11_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_10_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_9_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_8_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_31_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_30_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_29_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_28_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_27_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_26_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_25_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_24_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_23_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_22_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_21_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_20_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_19_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_18_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_17_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_16_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_15_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_14_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_13_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_12_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_11_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_10_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_9_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_8_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_31_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_30_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_29_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_28_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_27_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_26_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_25_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_24_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_23_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_22_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_21_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_20_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_19_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_18_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_17_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_16_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_15_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_14_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_13_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_12_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_11_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_10_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_9_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_8_/CLK}]
append_to_collection __coll_6 [get_pins {systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_31_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_30_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_29_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_28_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_27_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_26_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_25_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_24_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_23_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_22_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_21_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_20_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_19_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_18_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_17_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_16_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_15_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_14_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_13_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_12_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_11_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_10_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_9_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_8_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_31_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_30_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_29_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_28_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_27_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_26_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_25_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_24_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_23_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_22_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_21_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_20_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_19_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_18_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_17_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_16_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_15_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_14_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_13_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_12_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_11_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_10_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_9_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_8_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_0_/CLK ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/clk0 ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/clk1 ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/clk0 ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/clk1 ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/clk0 ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/clk1 ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/clk0 ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/clk1 ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/clk0 ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/clk1 ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/clk0 ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/clk1 ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/clk0 ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/clk1 ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/clk0 ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/clk1 ofmap_buffer_inst/active_write_bank_r_reg/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_31_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_30_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_29_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_28_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_27_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_26_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_25_/CLK}]
append_to_collection __coll_6 [get_pins {ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_24_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_23_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_22_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_21_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_20_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_19_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_18_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_17_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_16_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_15_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_14_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_13_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_12_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_11_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_10_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_9_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_8_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_7_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_6_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_5_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_4_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_3_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_2_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_1_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_0_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_31_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_30_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_29_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_28_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_27_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_26_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_25_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_24_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_23_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_22_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_21_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_20_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_19_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_18_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_17_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_16_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_15_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_14_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_13_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_12_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_11_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_10_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_9_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_8_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_7_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_6_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_5_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_4_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_3_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_2_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_1_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_0_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_31_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_30_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_29_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_28_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_27_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_26_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_25_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_24_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_23_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_22_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_21_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_20_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_19_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_18_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_17_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_16_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_15_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_14_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_13_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_12_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_11_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_10_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_9_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_8_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_7_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_6_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_5_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_4_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_3_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_2_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_1_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_0_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_31_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_30_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_29_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_28_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_27_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_26_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_25_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_24_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_23_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_22_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_21_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_20_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_19_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_18_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_17_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_16_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_15_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_14_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_13_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_12_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_11_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_10_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_9_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_8_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_7_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_6_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_5_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_4_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_3_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_2_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_1_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_0_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_31_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_30_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_29_/CLK}]
append_to_collection __coll_6 [get_pins {ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_28_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_27_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_26_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_25_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_24_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_23_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_22_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_21_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_20_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_19_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_18_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_17_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_16_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_15_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_14_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_13_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_12_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_11_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_10_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_9_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_8_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_7_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_6_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_5_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_4_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_3_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_2_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_1_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_0_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_31_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_30_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_29_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_28_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_27_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_26_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_25_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_24_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_23_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_22_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_21_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_20_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_19_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_18_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_17_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_16_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_15_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_14_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_13_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_12_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_11_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_10_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_9_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_8_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_7_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_6_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_5_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_4_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_3_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_2_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_1_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_0_/CLK ofmap_wadr_gen_inst/config_block_max_reg_7_/CLK ofmap_wadr_gen_inst/config_block_max_reg_6_/CLK ofmap_wadr_gen_inst/config_block_max_reg_5_/CLK ofmap_wadr_gen_inst/config_block_max_reg_4_/CLK ofmap_wadr_gen_inst/config_block_max_reg_3_/CLK ofmap_wadr_gen_inst/config_block_max_reg_2_/CLK ofmap_wadr_gen_inst/config_block_max_reg_1_/CLK ofmap_wadr_gen_inst/config_block_max_reg_0_/CLK ofmap_wadr_gen_inst/adr_r_reg_0_/CLK ofmap_wadr_gen_inst/adr_r_reg_1_/CLK ofmap_wadr_gen_inst/adr_r_reg_2_/CLK ofmap_wadr_gen_inst/adr_r_reg_3_/CLK ofmap_wadr_gen_inst/adr_r_reg_4_/CLK ofmap_wadr_gen_inst/adr_r_reg_5_/CLK ofmap_wadr_gen_inst/adr_r_reg_6_/CLK ofmap_wadr_gen_inst/adr_r_reg_7_/CLK ofmap_radr_gen_inst/config_block_max_reg_7_/CLK ofmap_radr_gen_inst/config_block_max_reg_6_/CLK ofmap_radr_gen_inst/config_block_max_reg_5_/CLK ofmap_radr_gen_inst/config_block_max_reg_4_/CLK ofmap_radr_gen_inst/config_block_max_reg_3_/CLK ofmap_radr_gen_inst/config_block_max_reg_2_/CLK ofmap_radr_gen_inst/config_block_max_reg_1_/CLK ofmap_radr_gen_inst/config_block_max_reg_0_/CLK ofmap_radr_gen_inst/adr_r_reg_0_/CLK ofmap_radr_gen_inst/adr_r_reg_1_/CLK ofmap_radr_gen_inst/adr_r_reg_2_/CLK ofmap_radr_gen_inst/adr_r_reg_3_/CLK ofmap_radr_gen_inst/adr_r_reg_4_/CLK ofmap_radr_gen_inst/adr_r_reg_5_/CLK ofmap_radr_gen_inst/adr_r_reg_6_/CLK ofmap_radr_gen_inst/adr_r_reg_7_/CLK ofmap_wb_radr_gen_inst/config_block_max_reg_7_/CLK ofmap_wb_radr_gen_inst/config_block_max_reg_6_/CLK ofmap_wb_radr_gen_inst/config_block_max_reg_5_/CLK ofmap_wb_radr_gen_inst/config_block_max_reg_4_/CLK ofmap_wb_radr_gen_inst/config_block_max_reg_3_/CLK ofmap_wb_radr_gen_inst/config_block_max_reg_2_/CLK ofmap_wb_radr_gen_inst/config_block_max_reg_1_/CLK ofmap_wb_radr_gen_inst/config_block_max_reg_0_/CLK ofmap_wb_radr_gen_inst/adr_r_reg_0_/CLK ofmap_wb_radr_gen_inst/adr_r_reg_1_/CLK ofmap_wb_radr_gen_inst/adr_r_reg_2_/CLK ofmap_wb_radr_gen_inst/adr_r_reg_3_/CLK ofmap_wb_radr_gen_inst/adr_r_reg_4_/CLK ofmap_wb_radr_gen_inst/adr_r_reg_5_/CLK ofmap_wb_radr_gen_inst/adr_r_reg_6_/CLK ofmap_wb_radr_gen_inst/adr_r_reg_7_/CLK ifmap_aggregator_inst/count_r_reg_0_/CLK ifmap_aggregator_inst/receiver_enq_reg/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__15_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__14_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__13_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__12_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__11_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__10_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__9_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__8_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__7_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__6_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__5_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__4_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__3_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__2_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__1_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__0_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__15_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__14_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__13_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__12_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__11_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__10_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__9_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__8_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__7_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__6_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__5_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__4_/CLK}]
append_to_collection __coll_6 [get_pins {ifmap_aggregator_inst/receiver_data_unpacked_reg_0__3_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__2_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__1_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__0_/CLK ifmap_weight_fifo_inst/fifo_inst/not_ring_full_reg/CLK ifmap_weight_fifo_inst/fifo_inst/tail_reg_0_/CLK ifmap_weight_fifo_inst/fifo_inst/ring_empty_reg/CLK ifmap_weight_fifo_inst/fifo_inst/hasodata_reg/CLK ifmap_weight_fifo_inst/fifo_inst/head_reg_0_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__16_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__15_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__14_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__13_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__12_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__11_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__10_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__9_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__8_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__7_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__6_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__5_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__4_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__3_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__2_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__1_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__0_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__16_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_16_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__15_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_15_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__14_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_14_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__13_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_13_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__12_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_12_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__11_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_11_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__10_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_10_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__9_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_9_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__8_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_8_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__7_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_7_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__6_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_6_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__5_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_5_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__4_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_4_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__3_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_3_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__2_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_2_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__1_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_1_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__0_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_0_/CLK weight_aggregator_inst/count_r_reg_0_/CLK weight_aggregator_inst/receiver_enq_reg/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__15_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__14_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__13_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__12_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__11_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__10_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__9_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__8_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__7_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__6_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__5_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__4_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__3_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__2_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__1_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__0_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__15_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__14_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__13_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__12_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__11_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__10_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__9_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__8_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__7_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__6_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__5_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__4_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__3_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__2_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__1_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__0_/CLK ofmap_fifo_inst/fifo_inst/not_ring_full_reg/CLK ofmap_fifo_inst/fifo_inst/tail_reg_0_/CLK ofmap_fifo_inst/fifo_inst/ring_empty_reg/CLK ofmap_fifo_inst/fifo_inst/hasodata_reg/CLK ofmap_fifo_inst/fifo_inst/head_reg_0_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__31_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__30_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__29_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__28_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__27_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__26_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__25_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__24_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__23_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__22_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__21_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__20_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__19_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__18_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__17_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__16_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__15_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__14_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__13_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__12_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__11_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__10_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__9_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__8_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__7_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__6_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__5_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__4_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__3_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__2_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__1_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__0_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__31_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_31_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__30_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_30_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__29_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_29_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__28_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_28_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__27_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_27_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__26_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_26_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__25_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_25_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__24_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_24_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__23_/CLK}]
append_to_collection __coll_6 [get_pins {ofmap_fifo_inst/fifo_inst/D_OUT_reg_23_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__22_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_22_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__21_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_21_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__20_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_20_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__19_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_19_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__18_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_18_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__17_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_17_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__16_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_16_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__15_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_15_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__14_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_14_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__13_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_13_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__12_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_12_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__11_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_11_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__10_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_10_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__9_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_9_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__8_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_8_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__7_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_7_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__6_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_6_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__5_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_5_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__4_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_4_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__3_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_3_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__2_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_2_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__1_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_1_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__0_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/not_ring_full_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/tail_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/ring_empty_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/hasodata_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/head_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__31_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__30_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__29_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__28_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__27_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__26_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__25_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__24_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__23_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__22_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__21_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__20_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__19_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__18_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__17_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__16_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__15_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__14_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__13_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__12_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__11_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__10_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__9_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__8_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__7_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__6_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__5_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__4_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__3_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__2_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__1_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__0_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__31_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_31_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__30_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_30_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__29_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_29_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__28_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_28_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__27_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_27_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__26_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_26_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__25_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_25_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__24_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_24_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__23_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_23_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__22_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_22_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__21_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_21_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__20_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_20_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__19_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_19_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__18_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_18_/CLK}]
append_to_collection __coll_6 [get_pins {ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__17_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_17_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__16_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_16_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__15_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_15_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__14_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_14_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__13_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_13_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__12_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_12_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__11_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_11_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__10_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_10_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__9_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_9_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__8_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_8_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__7_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_7_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__6_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_6_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__5_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_5_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__4_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_4_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__3_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_3_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__2_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_2_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__1_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_1_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__0_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/not_ring_full_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/tail_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/ring_empty_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/hasodata_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/head_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__31_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__30_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__29_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__28_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__27_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__26_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__25_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__24_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__23_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__22_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__21_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__20_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__19_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__18_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__17_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__16_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__15_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__14_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__13_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__12_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__11_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__10_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__9_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__8_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__7_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__6_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__5_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__4_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__3_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__2_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__1_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__0_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__31_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_31_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__30_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_30_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__29_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_29_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__28_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_28_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__27_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_27_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__26_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_26_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__25_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_25_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__24_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_24_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__23_/CLK}]
append_to_collection __coll_6 [get_pins {ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_23_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__22_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_22_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__21_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_21_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__20_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_20_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__19_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_19_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__18_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_18_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__17_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_17_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__16_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_16_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__15_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_15_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__14_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_14_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__13_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_13_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__12_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_12_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__11_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_11_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__10_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_10_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__9_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_9_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__8_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_8_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__7_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_7_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__6_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_6_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__5_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_5_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__4_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_4_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__3_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_3_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__2_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_2_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__1_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_1_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__0_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/not_ring_full_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/tail_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/ring_empty_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/hasodata_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/head_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__31_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__30_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__29_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__28_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__27_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__26_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__25_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__24_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__23_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__22_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__21_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__20_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__19_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__18_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__17_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__16_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__15_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__14_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__13_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__12_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__11_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__10_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__9_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__8_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__7_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__6_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__5_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__4_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__3_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__2_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__1_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__0_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__31_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_31_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__30_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_30_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__29_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_29_/CLK}]
append_to_collection __coll_6 [get_pins {ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__28_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_28_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__27_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_27_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__26_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_26_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__25_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_25_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__24_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_24_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__23_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_23_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__22_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_22_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__21_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_21_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__20_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_20_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__19_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_19_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__18_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_18_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__17_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_17_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__16_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_16_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__15_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_15_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__14_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_14_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__13_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_13_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__12_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_12_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__11_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_11_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__10_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_10_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__9_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_9_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__8_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_8_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__7_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_7_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__6_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_6_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__5_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_5_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__4_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_4_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__3_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_3_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__2_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_2_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__1_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_1_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__0_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/not_ring_full_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/tail_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/ring_empty_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/hasodata_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/head_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__31_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__30_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__29_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__28_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__27_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__26_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__25_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__24_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__23_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__22_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__21_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__20_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__19_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__18_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__17_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__16_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__15_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__14_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__13_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__12_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__11_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__10_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__9_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__8_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__7_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__6_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__5_/CLK}]
append_to_collection __coll_6 [get_pins {ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__4_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__3_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__2_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__1_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__0_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__31_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_31_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__30_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_30_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__29_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_29_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__28_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_28_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__27_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_27_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__26_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_26_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__25_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_25_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__24_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_24_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__23_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_23_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__22_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_22_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__21_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_21_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__20_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_20_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__19_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_19_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__18_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_18_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__17_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_17_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__16_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_16_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__15_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_15_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__14_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_14_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__13_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_13_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__12_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_12_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__11_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_11_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__10_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_10_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__9_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_9_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__8_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_8_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__7_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_7_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__6_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_6_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__5_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_5_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__4_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_4_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__3_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_3_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__2_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_2_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__1_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_1_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__0_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_0_/CLK ofmap_deaggregator_inst/select_r_reg_0_/CLK ofmap_deaggregator_inst/select_r_reg_1_/CLK ofmap_deaggregator_inst/sender_deq_r_reg/CLK ofmap_deaggregator_inst/fifo_elements_r_reg_1_/CLK ofmap_deaggregator_inst/fifo_elements_r_reg_0_/CLK params_fifo_inst/fifo_inst/not_ring_full_reg/CLK params_fifo_inst/fifo_inst/tail_reg_0_/CLK params_fifo_inst/fifo_inst/ring_empty_reg/CLK params_fifo_inst/fifo_inst/hasodata_reg/CLK params_fifo_inst/fifo_inst/head_reg_0_/CLK params_fifo_inst/fifo_inst/arr_reg_0__15_/CLK params_fifo_inst/fifo_inst/arr_reg_0__14_/CLK params_fifo_inst/fifo_inst/arr_reg_0__13_/CLK params_fifo_inst/fifo_inst/arr_reg_0__12_/CLK params_fifo_inst/fifo_inst/arr_reg_0__11_/CLK params_fifo_inst/fifo_inst/arr_reg_0__10_/CLK params_fifo_inst/fifo_inst/arr_reg_0__9_/CLK params_fifo_inst/fifo_inst/arr_reg_0__8_/CLK params_fifo_inst/fifo_inst/arr_reg_0__7_/CLK params_fifo_inst/fifo_inst/arr_reg_0__6_/CLK params_fifo_inst/fifo_inst/arr_reg_0__5_/CLK params_fifo_inst/fifo_inst/arr_reg_0__4_/CLK params_fifo_inst/fifo_inst/arr_reg_0__3_/CLK params_fifo_inst/fifo_inst/arr_reg_0__2_/CLK params_fifo_inst/fifo_inst/arr_reg_0__1_/CLK params_fifo_inst/fifo_inst/arr_reg_0__0_/CLK params_fifo_inst/fifo_inst/arr_reg_1__15_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_15_/CLK params_fifo_inst/fifo_inst/arr_reg_1__14_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_14_/CLK params_fifo_inst/fifo_inst/arr_reg_1__13_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_13_/CLK params_fifo_inst/fifo_inst/arr_reg_1__12_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_12_/CLK params_fifo_inst/fifo_inst/arr_reg_1__11_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_11_/CLK params_fifo_inst/fifo_inst/arr_reg_1__10_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_10_/CLK params_fifo_inst/fifo_inst/arr_reg_1__9_/CLK}]
append_to_collection __coll_6 [get_pins {params_fifo_inst/fifo_inst/D_OUT_reg_9_/CLK params_fifo_inst/fifo_inst/arr_reg_1__8_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_8_/CLK params_fifo_inst/fifo_inst/arr_reg_1__7_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_7_/CLK params_fifo_inst/fifo_inst/arr_reg_1__6_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_6_/CLK params_fifo_inst/fifo_inst/arr_reg_1__5_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_5_/CLK params_fifo_inst/fifo_inst/arr_reg_1__4_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_4_/CLK params_fifo_inst/fifo_inst/arr_reg_1__3_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_3_/CLK params_fifo_inst/fifo_inst/arr_reg_1__2_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_2_/CLK params_fifo_inst/fifo_inst/arr_reg_1__1_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_1_/CLK params_fifo_inst/fifo_inst/arr_reg_1__0_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_0_/CLK conv_controller_inst/ofmap_skew_en_reg/CLK conv_controller_inst/oc1_r_reg_31_/CLK conv_controller_inst/oc1_r_reg_30_/CLK conv_controller_inst/oc1_r_reg_29_/CLK conv_controller_inst/oc1_r_reg_28_/CLK conv_controller_inst/oc1_r_reg_27_/CLK conv_controller_inst/oc1_r_reg_26_/CLK conv_controller_inst/oc1_r_reg_25_/CLK conv_controller_inst/oc1_r_reg_24_/CLK conv_controller_inst/oc1_r_reg_23_/CLK conv_controller_inst/oc1_r_reg_22_/CLK conv_controller_inst/oc1_r_reg_21_/CLK conv_controller_inst/oc1_r_reg_20_/CLK conv_controller_inst/oc1_r_reg_19_/CLK conv_controller_inst/oc1_r_reg_18_/CLK conv_controller_inst/oc1_r_reg_17_/CLK conv_controller_inst/oc1_r_reg_16_/CLK conv_controller_inst/oc1_r_reg_15_/CLK conv_controller_inst/oc1_r_reg_14_/CLK conv_controller_inst/oc1_r_reg_13_/CLK conv_controller_inst/oc1_r_reg_12_/CLK conv_controller_inst/oc1_r_reg_11_/CLK conv_controller_inst/oc1_r_reg_10_/CLK conv_controller_inst/oc1_r_reg_9_/CLK conv_controller_inst/oc1_r_reg_8_/CLK conv_controller_inst/oc1_r_reg_7_/CLK conv_controller_inst/oc1_r_reg_6_/CLK conv_controller_inst/oc1_r_reg_5_/CLK conv_controller_inst/oc1_r_reg_4_/CLK conv_controller_inst/oc1_r_reg_3_/CLK conv_controller_inst/oc1_r_reg_2_/CLK conv_controller_inst/oc1_r_reg_1_/CLK conv_controller_inst/oc1_r_reg_0_/CLK conv_controller_inst/state_r_reg_1_/CLK conv_controller_inst/state_r_reg_0_/CLK conv_controller_inst/config_r_reg_33__7_/CLK conv_controller_inst/config_r_reg_33__6_/CLK conv_controller_inst/config_r_reg_33__5_/CLK conv_controller_inst/config_r_reg_33__4_/CLK conv_controller_inst/config_r_reg_33__3_/CLK conv_controller_inst/config_r_reg_33__2_/CLK conv_controller_inst/config_r_reg_33__1_/CLK conv_controller_inst/config_r_reg_33__0_/CLK conv_controller_inst/config_r_reg_32__7_/CLK conv_controller_inst/config_r_reg_32__6_/CLK conv_controller_inst/config_r_reg_32__5_/CLK conv_controller_inst/config_r_reg_32__4_/CLK conv_controller_inst/config_r_reg_32__3_/CLK conv_controller_inst/config_r_reg_32__2_/CLK conv_controller_inst/config_r_reg_32__1_/CLK conv_controller_inst/config_r_reg_32__0_/CLK conv_controller_inst/config_r_reg_31__7_/CLK conv_controller_inst/config_r_reg_31__6_/CLK conv_controller_inst/config_r_reg_31__5_/CLK conv_controller_inst/config_r_reg_31__4_/CLK conv_controller_inst/config_r_reg_31__3_/CLK conv_controller_inst/config_r_reg_31__2_/CLK conv_controller_inst/config_r_reg_31__1_/CLK conv_controller_inst/config_r_reg_31__0_/CLK conv_controller_inst/config_r_reg_30__7_/CLK conv_controller_inst/config_r_reg_30__6_/CLK conv_controller_inst/config_r_reg_30__5_/CLK conv_controller_inst/config_r_reg_30__4_/CLK conv_controller_inst/config_r_reg_30__3_/CLK conv_controller_inst/config_r_reg_30__2_/CLK conv_controller_inst/config_r_reg_30__1_/CLK conv_controller_inst/config_r_reg_30__0_/CLK conv_controller_inst/config_r_reg_29__7_/CLK conv_controller_inst/config_r_reg_29__6_/CLK conv_controller_inst/config_r_reg_29__5_/CLK conv_controller_inst/config_r_reg_29__4_/CLK conv_controller_inst/config_r_reg_29__3_/CLK conv_controller_inst/config_r_reg_29__2_/CLK conv_controller_inst/config_r_reg_29__1_/CLK conv_controller_inst/config_r_reg_29__0_/CLK conv_controller_inst/config_r_reg_28__7_/CLK conv_controller_inst/config_r_reg_28__6_/CLK conv_controller_inst/config_r_reg_28__5_/CLK conv_controller_inst/config_r_reg_28__4_/CLK conv_controller_inst/config_r_reg_28__3_/CLK conv_controller_inst/config_r_reg_28__2_/CLK conv_controller_inst/config_r_reg_28__1_/CLK conv_controller_inst/config_r_reg_28__0_/CLK conv_controller_inst/config_r_reg_27__7_/CLK conv_controller_inst/config_r_reg_27__6_/CLK conv_controller_inst/config_r_reg_27__5_/CLK conv_controller_inst/config_r_reg_27__4_/CLK conv_controller_inst/config_r_reg_27__3_/CLK conv_controller_inst/config_r_reg_27__2_/CLK conv_controller_inst/config_r_reg_27__1_/CLK conv_controller_inst/config_r_reg_27__0_/CLK conv_controller_inst/config_r_reg_26__7_/CLK conv_controller_inst/config_r_reg_26__6_/CLK conv_controller_inst/config_r_reg_26__5_/CLK conv_controller_inst/config_r_reg_26__4_/CLK conv_controller_inst/config_r_reg_26__3_/CLK conv_controller_inst/config_r_reg_26__2_/CLK conv_controller_inst/config_r_reg_26__1_/CLK conv_controller_inst/config_r_reg_26__0_/CLK conv_controller_inst/config_r_reg_25__7_/CLK conv_controller_inst/config_r_reg_25__6_/CLK conv_controller_inst/config_r_reg_25__5_/CLK conv_controller_inst/config_r_reg_25__4_/CLK conv_controller_inst/config_r_reg_25__3_/CLK conv_controller_inst/config_r_reg_25__2_/CLK conv_controller_inst/config_r_reg_25__1_/CLK conv_controller_inst/config_r_reg_25__0_/CLK conv_controller_inst/config_r_reg_24__7_/CLK conv_controller_inst/config_r_reg_24__6_/CLK conv_controller_inst/config_r_reg_24__5_/CLK conv_controller_inst/config_r_reg_24__4_/CLK conv_controller_inst/config_r_reg_24__3_/CLK conv_controller_inst/config_r_reg_24__2_/CLK conv_controller_inst/config_r_reg_24__1_/CLK conv_controller_inst/config_r_reg_24__0_/CLK conv_controller_inst/config_r_reg_23__7_/CLK conv_controller_inst/config_r_reg_23__6_/CLK conv_controller_inst/config_r_reg_23__5_/CLK conv_controller_inst/config_r_reg_23__4_/CLK conv_controller_inst/config_r_reg_23__3_/CLK conv_controller_inst/config_r_reg_23__2_/CLK conv_controller_inst/config_r_reg_23__1_/CLK conv_controller_inst/config_r_reg_23__0_/CLK conv_controller_inst/config_r_reg_22__7_/CLK conv_controller_inst/config_r_reg_22__6_/CLK conv_controller_inst/config_r_reg_22__5_/CLK conv_controller_inst/config_r_reg_22__4_/CLK conv_controller_inst/config_r_reg_22__3_/CLK conv_controller_inst/config_r_reg_22__2_/CLK conv_controller_inst/config_r_reg_22__1_/CLK conv_controller_inst/config_r_reg_22__0_/CLK conv_controller_inst/config_r_reg_21__1_/CLK conv_controller_inst/config_r_reg_21__0_/CLK conv_controller_inst/config_r_reg_20__7_/CLK conv_controller_inst/config_r_reg_20__6_/CLK conv_controller_inst/config_r_reg_20__5_/CLK conv_controller_inst/config_r_reg_20__4_/CLK conv_controller_inst/config_r_reg_20__3_/CLK conv_controller_inst/config_r_reg_20__2_/CLK conv_controller_inst/config_r_reg_20__1_/CLK conv_controller_inst/config_r_reg_20__0_/CLK conv_controller_inst/config_r_reg_19__1_/CLK conv_controller_inst/config_r_reg_19__0_/CLK conv_controller_inst/config_r_reg_18__7_/CLK conv_controller_inst/config_r_reg_18__6_/CLK conv_controller_inst/config_r_reg_18__5_/CLK conv_controller_inst/config_r_reg_18__4_/CLK conv_controller_inst/config_r_reg_18__3_/CLK conv_controller_inst/config_r_reg_18__2_/CLK conv_controller_inst/config_r_reg_18__1_/CLK conv_controller_inst/config_r_reg_18__0_/CLK conv_controller_inst/config_r_reg_17__1_/CLK conv_controller_inst/config_r_reg_17__0_/CLK}]
append_to_collection __coll_6 [get_pins {conv_controller_inst/config_r_reg_16__7_/CLK conv_controller_inst/config_r_reg_16__6_/CLK conv_controller_inst/config_r_reg_16__5_/CLK conv_controller_inst/config_r_reg_16__4_/CLK conv_controller_inst/config_r_reg_16__3_/CLK conv_controller_inst/config_r_reg_16__2_/CLK conv_controller_inst/config_r_reg_16__1_/CLK conv_controller_inst/config_r_reg_16__0_/CLK conv_controller_inst/config_r_reg_15__1_/CLK conv_controller_inst/config_r_reg_15__0_/CLK conv_controller_inst/config_r_reg_14__7_/CLK conv_controller_inst/config_r_reg_14__6_/CLK conv_controller_inst/config_r_reg_14__5_/CLK conv_controller_inst/config_r_reg_14__4_/CLK conv_controller_inst/config_r_reg_14__3_/CLK conv_controller_inst/config_r_reg_14__2_/CLK conv_controller_inst/config_r_reg_14__1_/CLK conv_controller_inst/config_r_reg_14__0_/CLK conv_controller_inst/config_r_reg_13__1_/CLK conv_controller_inst/config_r_reg_13__0_/CLK conv_controller_inst/config_r_reg_12__7_/CLK conv_controller_inst/config_r_reg_12__6_/CLK conv_controller_inst/config_r_reg_12__5_/CLK conv_controller_inst/config_r_reg_12__4_/CLK conv_controller_inst/config_r_reg_12__3_/CLK conv_controller_inst/config_r_reg_12__2_/CLK conv_controller_inst/config_r_reg_12__1_/CLK conv_controller_inst/config_r_reg_12__0_/CLK conv_controller_inst/config_r_reg_11__1_/CLK conv_controller_inst/config_r_reg_11__0_/CLK conv_controller_inst/config_r_reg_10__7_/CLK conv_controller_inst/config_r_reg_10__6_/CLK conv_controller_inst/config_r_reg_10__5_/CLK conv_controller_inst/config_r_reg_10__4_/CLK conv_controller_inst/config_r_reg_10__3_/CLK conv_controller_inst/config_r_reg_10__2_/CLK conv_controller_inst/config_r_reg_10__1_/CLK conv_controller_inst/config_r_reg_10__0_/CLK conv_controller_inst/config_r_reg_9__1_/CLK conv_controller_inst/config_r_reg_9__0_/CLK conv_controller_inst/config_r_reg_8__7_/CLK conv_controller_inst/config_r_reg_8__6_/CLK conv_controller_inst/config_r_reg_8__5_/CLK conv_controller_inst/config_r_reg_8__4_/CLK conv_controller_inst/config_r_reg_8__3_/CLK conv_controller_inst/config_r_reg_8__2_/CLK conv_controller_inst/config_r_reg_8__1_/CLK conv_controller_inst/config_r_reg_8__0_/CLK conv_controller_inst/config_r_reg_7__1_/CLK conv_controller_inst/config_r_reg_7__0_/CLK conv_controller_inst/config_r_reg_6__7_/CLK conv_controller_inst/config_r_reg_6__6_/CLK conv_controller_inst/config_r_reg_6__5_/CLK conv_controller_inst/config_r_reg_6__4_/CLK conv_controller_inst/config_r_reg_6__3_/CLK conv_controller_inst/config_r_reg_6__2_/CLK conv_controller_inst/config_r_reg_6__1_/CLK conv_controller_inst/config_r_reg_6__0_/CLK conv_controller_inst/config_r_reg_4__7_/CLK conv_controller_inst/config_r_reg_4__6_/CLK conv_controller_inst/config_r_reg_4__5_/CLK conv_controller_inst/config_r_reg_4__4_/CLK conv_controller_inst/config_r_reg_4__3_/CLK conv_controller_inst/config_r_reg_4__2_/CLK conv_controller_inst/config_r_reg_4__1_/CLK conv_controller_inst/config_r_reg_4__0_/CLK conv_controller_inst/config_r_reg_3__1_/CLK conv_controller_inst/config_r_reg_3__0_/CLK conv_controller_inst/config_r_reg_2__7_/CLK conv_controller_inst/config_r_reg_2__6_/CLK conv_controller_inst/config_r_reg_2__5_/CLK conv_controller_inst/config_r_reg_2__4_/CLK conv_controller_inst/config_r_reg_2__3_/CLK conv_controller_inst/config_r_reg_2__2_/CLK conv_controller_inst/config_r_reg_2__1_/CLK conv_controller_inst/config_r_reg_2__0_/CLK conv_controller_inst/config_r_reg_1__1_/CLK conv_controller_inst/config_r_reg_1__0_/CLK conv_controller_inst/config_r_reg_0__7_/CLK conv_controller_inst/config_r_reg_0__6_/CLK conv_controller_inst/config_r_reg_0__5_/CLK conv_controller_inst/config_r_reg_0__4_/CLK conv_controller_inst/config_r_reg_0__3_/CLK conv_controller_inst/config_r_reg_0__2_/CLK conv_controller_inst/config_r_reg_0__1_/CLK conv_controller_inst/config_r_reg_0__0_/CLK conv_controller_inst/config_en_reg/CLK conv_controller_inst/ifmap_wadr_r_reg_10_/CLK conv_controller_inst/ifmap_wadr_r_reg_9_/CLK conv_controller_inst/ifmap_wadr_r_reg_8_/CLK conv_controller_inst/ifmap_wadr_r_reg_7_/CLK conv_controller_inst/ifmap_wadr_r_reg_6_/CLK conv_controller_inst/ifmap_wadr_r_reg_5_/CLK conv_controller_inst/ifmap_wadr_r_reg_4_/CLK conv_controller_inst/ifmap_wadr_r_reg_3_/CLK conv_controller_inst/ifmap_wadr_r_reg_2_/CLK conv_controller_inst/ifmap_wadr_r_reg_1_/CLK conv_controller_inst/ifmap_wadr_r_reg_0_/CLK conv_controller_inst/weight_wadr_r_reg_10_/CLK conv_controller_inst/weight_wadr_r_reg_9_/CLK conv_controller_inst/weight_wadr_r_reg_8_/CLK conv_controller_inst/weight_wadr_r_reg_7_/CLK conv_controller_inst/weight_wadr_r_reg_6_/CLK conv_controller_inst/weight_wadr_r_reg_5_/CLK conv_controller_inst/weight_wadr_r_reg_4_/CLK conv_controller_inst/weight_wadr_r_reg_3_/CLK conv_controller_inst/weight_wadr_r_reg_2_/CLK conv_controller_inst/weight_wadr_r_reg_1_/CLK conv_controller_inst/weight_wadr_r_reg_0_/CLK conv_controller_inst/weight_switch_banks_reg/CLK conv_controller_inst/ifmap_switch_banks_reg/CLK conv_controller_inst/ofmap_switch_banks_reg/CLK conv_controller_inst/ofmap_db_empty_n_reg/CLK conv_controller_inst/ofmap_wbadr_r_reg_8_/CLK conv_controller_inst/ofmap_wbadr_r_reg_7_/CLK conv_controller_inst/ofmap_wbadr_r_reg_6_/CLK conv_controller_inst/ofmap_wbadr_r_reg_5_/CLK conv_controller_inst/ofmap_wbadr_r_reg_4_/CLK conv_controller_inst/ofmap_wbadr_r_reg_3_/CLK conv_controller_inst/ofmap_wbadr_r_reg_2_/CLK conv_controller_inst/ofmap_wbadr_r_reg_1_/CLK conv_controller_inst/ofmap_wbadr_r_reg_0_/CLK conv_controller_inst/loop_counter_r_reg_31_/CLK conv_controller_inst/loop_counter_r_reg_30_/CLK conv_controller_inst/loop_counter_r_reg_29_/CLK conv_controller_inst/loop_counter_r_reg_28_/CLK conv_controller_inst/loop_counter_r_reg_27_/CLK conv_controller_inst/loop_counter_r_reg_26_/CLK conv_controller_inst/loop_counter_r_reg_25_/CLK conv_controller_inst/loop_counter_r_reg_24_/CLK conv_controller_inst/loop_counter_r_reg_23_/CLK conv_controller_inst/loop_counter_r_reg_22_/CLK conv_controller_inst/loop_counter_r_reg_21_/CLK conv_controller_inst/loop_counter_r_reg_20_/CLK conv_controller_inst/loop_counter_r_reg_19_/CLK conv_controller_inst/loop_counter_r_reg_18_/CLK conv_controller_inst/loop_counter_r_reg_17_/CLK conv_controller_inst/loop_counter_r_reg_16_/CLK conv_controller_inst/loop_counter_r_reg_15_/CLK conv_controller_inst/loop_counter_r_reg_14_/CLK conv_controller_inst/loop_counter_r_reg_13_/CLK conv_controller_inst/loop_counter_r_reg_12_/CLK conv_controller_inst/loop_counter_r_reg_11_/CLK conv_controller_inst/loop_counter_r_reg_10_/CLK conv_controller_inst/loop_counter_r_reg_9_/CLK conv_controller_inst/loop_counter_r_reg_8_/CLK conv_controller_inst/loop_counter_r_reg_7_/CLK conv_controller_inst/loop_counter_r_reg_6_/CLK conv_controller_inst/loop_counter_r_reg_5_/CLK conv_controller_inst/loop_counter_r_reg_4_/CLK conv_controller_inst/loop_counter_r_reg_3_/CLK conv_controller_inst/loop_counter_r_reg_2_/CLK conv_controller_inst/loop_counter_r_reg_1_/CLK conv_controller_inst/loop_counter_r_reg_0_/CLK conv_controller_inst/ic1_fy_fx_r_reg_31_/CLK conv_controller_inst/ic1_fy_fx_r_reg_30_/CLK conv_controller_inst/ic1_fy_fx_r_reg_29_/CLK conv_controller_inst/ic1_fy_fx_r_reg_28_/CLK conv_controller_inst/ic1_fy_fx_r_reg_27_/CLK conv_controller_inst/ic1_fy_fx_r_reg_26_/CLK conv_controller_inst/ic1_fy_fx_r_reg_25_/CLK conv_controller_inst/ic1_fy_fx_r_reg_24_/CLK conv_controller_inst/ic1_fy_fx_r_reg_23_/CLK conv_controller_inst/ic1_fy_fx_r_reg_22_/CLK conv_controller_inst/ic1_fy_fx_r_reg_21_/CLK conv_controller_inst/ic1_fy_fx_r_reg_20_/CLK}]
append_to_collection __coll_6 [get_pins {conv_controller_inst/ic1_fy_fx_r_reg_19_/CLK conv_controller_inst/ic1_fy_fx_r_reg_18_/CLK conv_controller_inst/ic1_fy_fx_r_reg_17_/CLK conv_controller_inst/ic1_fy_fx_r_reg_16_/CLK conv_controller_inst/ic1_fy_fx_r_reg_15_/CLK conv_controller_inst/ic1_fy_fx_r_reg_14_/CLK conv_controller_inst/ic1_fy_fx_r_reg_13_/CLK conv_controller_inst/ic1_fy_fx_r_reg_12_/CLK conv_controller_inst/ic1_fy_fx_r_reg_11_/CLK conv_controller_inst/ic1_fy_fx_r_reg_10_/CLK conv_controller_inst/ic1_fy_fx_r_reg_9_/CLK conv_controller_inst/ic1_fy_fx_r_reg_8_/CLK conv_controller_inst/ic1_fy_fx_r_reg_7_/CLK conv_controller_inst/ic1_fy_fx_r_reg_6_/CLK conv_controller_inst/ic1_fy_fx_r_reg_4_/CLK conv_controller_inst/ic1_fy_fx_r_reg_2_/CLK conv_controller_inst/ic1_fy_fx_r_reg_0_/CLK conv_controller_inst/weight_ren_reg/CLK conv_controller_inst/systolic_array_weight_wen_reg_3_/CLK conv_controller_inst/systolic_array_weight_wen_reg_2_/CLK conv_controller_inst/systolic_array_weight_wen_reg_1_/CLK conv_controller_inst/systolic_array_weight_wen_reg_0_/CLK conv_controller_inst/systolic_array_weight_en_reg/CLK conv_controller_inst/ifmap_ren_reg/CLK conv_controller_inst/systolic_array_en_reg/CLK conv_controller_inst/ofmap_wen_reg/CLK conv_controller_inst/ofmap_initialize_reg/CLK conv_controller_inst/ofmap_ren_reg/CLK conv_controller_inst/ic1_fy_fx_r_reg_3_/CLK conv_controller_inst/ic1_fy_fx_r_reg_1_/CLK conv_controller_inst/ic1_fy_fx_r_reg_5_/CLK}]
set __coll_7 [get_pins {weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[31] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[30] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[29] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[28] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[27] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[26] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[25] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[24] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[23] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[22] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[21] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[20] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[19] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[18] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[17] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[16] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[15] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[14] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[13] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[12] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[11] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[10] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[9] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[8] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[7] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[6] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[5] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[4] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[3] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[2] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[1] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[0] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[9] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[8] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[7] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[6] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[5] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[4] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[3] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[2] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[1] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[0] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/wmask0[3] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/wmask0[2] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/wmask0[1] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/wmask0[0] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/csb0 weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/web0 weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[9] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[8] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[7] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[6] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[5] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[4] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[3] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[2] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[1] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[0] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/csb1 weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[31] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[30] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[29] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[28] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[27] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[26] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[25] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[24] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[23] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[22] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[21] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[20] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[19] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[18] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[17] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[16] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[15] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[14] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[13] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[12] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[11] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[10] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[9] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[8] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[7] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[6] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[5] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[4] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[3] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[2] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[1] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[0] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[9]}]
append_to_collection __coll_7 [get_pins {weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[8] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[7] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[6] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[5] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[4] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[3] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[2] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[1] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[0] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/wmask0[3] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/wmask0[2] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/wmask0[1] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/wmask0[0] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/csb0 weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/web0 weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[9] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[8] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[7] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[6] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[5] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[4] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[3] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[2] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[1] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[0] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/csb1 weight_double_buffer_inst/ram/genblk1_radr_r_reg_10_/D weight_double_buffer_inst/active_write_bank_r_reg/D weight_wadr_gen_inst/config_block_max_reg_9_/D weight_wadr_gen_inst/config_block_max_reg_8_/D weight_wadr_gen_inst/config_block_max_reg_7_/D weight_wadr_gen_inst/config_block_max_reg_6_/D weight_wadr_gen_inst/config_block_max_reg_5_/D weight_wadr_gen_inst/config_block_max_reg_4_/D weight_wadr_gen_inst/config_block_max_reg_3_/D weight_wadr_gen_inst/config_block_max_reg_2_/D weight_wadr_gen_inst/config_block_max_reg_1_/D weight_wadr_gen_inst/config_block_max_reg_0_/D weight_wadr_gen_inst/adr_r_reg_0_/D weight_wadr_gen_inst/adr_r_reg_1_/D weight_wadr_gen_inst/adr_r_reg_2_/D weight_wadr_gen_inst/adr_r_reg_3_/D weight_wadr_gen_inst/adr_r_reg_4_/D weight_wadr_gen_inst/adr_r_reg_5_/D weight_wadr_gen_inst/adr_r_reg_6_/D weight_wadr_gen_inst/adr_r_reg_7_/D weight_wadr_gen_inst/adr_r_reg_8_/D weight_wadr_gen_inst/adr_r_reg_9_/D weight_radr_gen_inst/config_block_max_reg_9_/D weight_radr_gen_inst/config_block_max_reg_8_/D weight_radr_gen_inst/config_block_max_reg_7_/D weight_radr_gen_inst/config_block_max_reg_6_/D weight_radr_gen_inst/config_block_max_reg_5_/D weight_radr_gen_inst/config_block_max_reg_4_/D weight_radr_gen_inst/config_block_max_reg_3_/D weight_radr_gen_inst/config_block_max_reg_2_/D weight_radr_gen_inst/config_block_max_reg_1_/D weight_radr_gen_inst/config_block_max_reg_0_/D weight_radr_gen_inst/adr_r_reg_0_/D weight_radr_gen_inst/adr_r_reg_1_/D weight_radr_gen_inst/adr_r_reg_2_/D weight_radr_gen_inst/adr_r_reg_3_/D weight_radr_gen_inst/adr_r_reg_4_/D weight_radr_gen_inst/adr_r_reg_5_/D weight_radr_gen_inst/adr_r_reg_6_/D weight_radr_gen_inst/adr_r_reg_7_/D weight_radr_gen_inst/adr_r_reg_8_/D weight_radr_gen_inst/adr_r_reg_9_/D ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[31] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[30] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[29] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[28] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[27] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[26] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[25] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[24] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[23] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[22] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[21] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[20] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[19] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[18] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[17] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[16] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[15] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[14] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[13] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[12] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[11] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[10] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[9] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[8] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[7] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[6] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[5] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[4] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[3] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[2] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[1] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[0] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[9] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[8] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[7] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[6] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[5] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[4] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[3] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[2] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[1] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[0] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/wmask0[3] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/wmask0[2] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/wmask0[1]}]
append_to_collection __coll_7 [get_pins {ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/wmask0[0] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/csb0 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/web0 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[9] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[8] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[7] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[6] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[5] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[4] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[3] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[2] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[1] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[0] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/csb1 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[31] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[30] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[29] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[28] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[27] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[26] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[25] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[24] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[23] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[22] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[21] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[20] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[19] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[18] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[17] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[16] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[15] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[14] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[13] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[12] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[11] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[10] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[9] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[8] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[7] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[6] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[5] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[4] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[3] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[2] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[1] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[0] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[9] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[8] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[7] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[6] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[5] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[4] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[3] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[2] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[1] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[0] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/wmask0[3] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/wmask0[2] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/wmask0[1] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/wmask0[0] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/csb0 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/web0 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[9] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[8] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[7] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[6] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[5] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[4] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[3] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[2] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[1] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[0] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/csb1 ifmap_double_buffer_inst/ram/genblk1_radr_r_reg_10_/D ifmap_double_buffer_inst/active_write_bank_r_reg/D ifmap_wadr_gen_inst/config_block_max_reg_9_/D ifmap_wadr_gen_inst/config_block_max_reg_8_/D ifmap_wadr_gen_inst/config_block_max_reg_7_/D ifmap_wadr_gen_inst/config_block_max_reg_6_/D ifmap_wadr_gen_inst/config_block_max_reg_5_/D ifmap_wadr_gen_inst/config_block_max_reg_4_/D ifmap_wadr_gen_inst/config_block_max_reg_3_/D ifmap_wadr_gen_inst/config_block_max_reg_2_/D ifmap_wadr_gen_inst/config_block_max_reg_1_/D ifmap_wadr_gen_inst/config_block_max_reg_0_/D ifmap_wadr_gen_inst/adr_r_reg_0_/D ifmap_wadr_gen_inst/adr_r_reg_1_/D ifmap_wadr_gen_inst/adr_r_reg_2_/D ifmap_wadr_gen_inst/adr_r_reg_3_/D ifmap_wadr_gen_inst/adr_r_reg_4_/D ifmap_wadr_gen_inst/adr_r_reg_5_/D ifmap_wadr_gen_inst/adr_r_reg_6_/D ifmap_wadr_gen_inst/adr_r_reg_7_/D ifmap_wadr_gen_inst/adr_r_reg_8_/D ifmap_wadr_gen_inst/adr_r_reg_9_/D ifmap_radr_gen_inst/config_IX0_reg_9_/D ifmap_radr_gen_inst/config_IX0_reg_8_/D ifmap_radr_gen_inst/config_IX0_reg_7_/D ifmap_radr_gen_inst/config_IX0_reg_6_/D ifmap_radr_gen_inst/config_IX0_reg_5_/D ifmap_radr_gen_inst/config_IX0_reg_4_/D ifmap_radr_gen_inst/config_IX0_reg_3_/D ifmap_radr_gen_inst/config_IX0_reg_2_/D ifmap_radr_gen_inst/config_IX0_reg_1_/D ifmap_radr_gen_inst/config_IX0_reg_0_/D ifmap_radr_gen_inst/config_IY0_reg_9_/D ifmap_radr_gen_inst/config_IY0_reg_8_/D ifmap_radr_gen_inst/config_IY0_reg_7_/D ifmap_radr_gen_inst/config_IY0_reg_6_/D ifmap_radr_gen_inst/config_IY0_reg_5_/D ifmap_radr_gen_inst/config_IY0_reg_4_/D ifmap_radr_gen_inst/config_IY0_reg_3_/D ifmap_radr_gen_inst/config_IY0_reg_2_/D}]
append_to_collection __coll_7 [get_pins {ifmap_radr_gen_inst/config_IY0_reg_1_/D ifmap_radr_gen_inst/config_IY0_reg_0_/D ifmap_radr_gen_inst/config_IC1_reg_9_/D ifmap_radr_gen_inst/config_IC1_reg_8_/D ifmap_radr_gen_inst/config_IC1_reg_7_/D ifmap_radr_gen_inst/config_IC1_reg_6_/D ifmap_radr_gen_inst/config_IC1_reg_5_/D ifmap_radr_gen_inst/config_IC1_reg_4_/D ifmap_radr_gen_inst/config_IC1_reg_3_/D ifmap_radr_gen_inst/config_IC1_reg_2_/D ifmap_radr_gen_inst/config_IC1_reg_1_/D ifmap_radr_gen_inst/config_IC1_reg_0_/D ifmap_radr_gen_inst/config_OX0_reg_9_/D ifmap_radr_gen_inst/config_OX0_reg_8_/D ifmap_radr_gen_inst/config_OX0_reg_7_/D ifmap_radr_gen_inst/config_OX0_reg_6_/D ifmap_radr_gen_inst/config_OX0_reg_5_/D ifmap_radr_gen_inst/config_OX0_reg_4_/D ifmap_radr_gen_inst/config_OX0_reg_3_/D ifmap_radr_gen_inst/config_OX0_reg_2_/D ifmap_radr_gen_inst/config_OX0_reg_1_/D ifmap_radr_gen_inst/config_OX0_reg_0_/D ifmap_radr_gen_inst/config_OY0_reg_9_/D ifmap_radr_gen_inst/config_OY0_reg_8_/D ifmap_radr_gen_inst/config_OY0_reg_7_/D ifmap_radr_gen_inst/config_OY0_reg_6_/D ifmap_radr_gen_inst/config_OY0_reg_5_/D ifmap_radr_gen_inst/config_OY0_reg_4_/D ifmap_radr_gen_inst/config_OY0_reg_3_/D ifmap_radr_gen_inst/config_OY0_reg_2_/D ifmap_radr_gen_inst/config_OY0_reg_1_/D ifmap_radr_gen_inst/config_OY0_reg_0_/D ifmap_radr_gen_inst/config_FX_reg_9_/D ifmap_radr_gen_inst/config_FX_reg_8_/D ifmap_radr_gen_inst/config_FX_reg_7_/D ifmap_radr_gen_inst/config_FX_reg_6_/D ifmap_radr_gen_inst/config_FX_reg_5_/D ifmap_radr_gen_inst/config_FX_reg_4_/D ifmap_radr_gen_inst/config_FX_reg_3_/D ifmap_radr_gen_inst/config_FX_reg_2_/D ifmap_radr_gen_inst/config_FX_reg_1_/D ifmap_radr_gen_inst/config_FX_reg_0_/D ifmap_radr_gen_inst/config_FY_reg_9_/D ifmap_radr_gen_inst/config_FY_reg_8_/D ifmap_radr_gen_inst/config_FY_reg_7_/D ifmap_radr_gen_inst/config_FY_reg_6_/D ifmap_radr_gen_inst/config_FY_reg_5_/D ifmap_radr_gen_inst/config_FY_reg_4_/D ifmap_radr_gen_inst/config_FY_reg_3_/D ifmap_radr_gen_inst/config_FY_reg_2_/D ifmap_radr_gen_inst/config_FY_reg_1_/D ifmap_radr_gen_inst/config_FY_reg_0_/D ifmap_radr_gen_inst/config_STRIDE_reg_9_/D ifmap_radr_gen_inst/config_STRIDE_reg_8_/D ifmap_radr_gen_inst/config_STRIDE_reg_7_/D ifmap_radr_gen_inst/config_STRIDE_reg_6_/D ifmap_radr_gen_inst/config_STRIDE_reg_5_/D ifmap_radr_gen_inst/config_STRIDE_reg_4_/D ifmap_radr_gen_inst/config_STRIDE_reg_3_/D ifmap_radr_gen_inst/config_STRIDE_reg_2_/D ifmap_radr_gen_inst/config_STRIDE_reg_1_/D ifmap_radr_gen_inst/config_STRIDE_reg_0_/D ifmap_radr_gen_inst/fy_reg_9_/D ifmap_radr_gen_inst/fy_reg_8_/D ifmap_radr_gen_inst/fy_reg_7_/D ifmap_radr_gen_inst/fy_reg_6_/D ifmap_radr_gen_inst/fy_reg_5_/D ifmap_radr_gen_inst/fy_reg_4_/D ifmap_radr_gen_inst/fy_reg_3_/D ifmap_radr_gen_inst/fy_reg_2_/D ifmap_radr_gen_inst/fy_reg_1_/D ifmap_radr_gen_inst/fy_reg_0_/D ifmap_radr_gen_inst/ic1_reg_9_/D ifmap_radr_gen_inst/ic1_reg_8_/D ifmap_radr_gen_inst/ic1_reg_7_/D ifmap_radr_gen_inst/ic1_reg_6_/D ifmap_radr_gen_inst/ic1_reg_5_/D ifmap_radr_gen_inst/ic1_reg_4_/D ifmap_radr_gen_inst/ic1_reg_3_/D ifmap_radr_gen_inst/ic1_reg_2_/D ifmap_radr_gen_inst/ic1_reg_1_/D ifmap_radr_gen_inst/ic1_reg_0_/D ifmap_radr_gen_inst/ox0_reg_9_/D ifmap_radr_gen_inst/ox0_reg_8_/D ifmap_radr_gen_inst/ox0_reg_7_/D ifmap_radr_gen_inst/ox0_reg_6_/D ifmap_radr_gen_inst/ox0_reg_5_/D ifmap_radr_gen_inst/ox0_reg_4_/D ifmap_radr_gen_inst/ox0_reg_3_/D ifmap_radr_gen_inst/ox0_reg_2_/D ifmap_radr_gen_inst/ox0_reg_1_/D ifmap_radr_gen_inst/ox0_reg_0_/D ifmap_radr_gen_inst/oy0_reg_9_/D ifmap_radr_gen_inst/oy0_reg_8_/D ifmap_radr_gen_inst/oy0_reg_7_/D ifmap_radr_gen_inst/oy0_reg_6_/D ifmap_radr_gen_inst/oy0_reg_5_/D ifmap_radr_gen_inst/oy0_reg_4_/D ifmap_radr_gen_inst/oy0_reg_3_/D ifmap_radr_gen_inst/oy0_reg_2_/D ifmap_radr_gen_inst/oy0_reg_1_/D ifmap_radr_gen_inst/oy0_reg_0_/D ifmap_radr_gen_inst/fx_reg_9_/D ifmap_radr_gen_inst/fx_reg_8_/D ifmap_radr_gen_inst/fx_reg_7_/D ifmap_radr_gen_inst/fx_reg_6_/D ifmap_radr_gen_inst/fx_reg_5_/D ifmap_radr_gen_inst/fx_reg_4_/D ifmap_radr_gen_inst/fx_reg_3_/D ifmap_radr_gen_inst/fx_reg_2_/D ifmap_radr_gen_inst/fx_reg_1_/D ifmap_radr_gen_inst/fx_reg_0_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_7_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_6_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_5_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_4_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_3_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_2_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_1_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_0_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_7_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_6_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_5_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_4_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_3_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_2_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_1_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_0_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_7_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_6_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_5_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_4_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_3_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_2_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_1_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_0_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_7_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_6_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_5_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_4_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_3_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_2_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_1_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_0_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_7_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_6_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_5_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_4_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_3_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_2_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_1_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_0_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_7_/D}]
append_to_collection __coll_7 [get_pins {systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_6_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_5_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_4_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_3_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_2_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_1_/D systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_reg_1__col_reg_0__genblk1_skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_reg_1__col_reg_1__genblk1_skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_reg_1__col_reg_2__genblk1_skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_reg_1__col_reg_3__genblk1_skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_reg_2__col_reg_0__genblk1_skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_reg_2__col_reg_1__genblk1_skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_reg_2__col_reg_2__genblk1_skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_reg_2__col_reg_3__genblk1_skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_reg_3__col_reg_0__genblk1_skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_reg_3__col_reg_1__genblk1_skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_reg_3__col_reg_2__genblk1_skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_reg_3__col_reg_3__genblk1_skew_r/r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_4_/D}]
append_to_collection __coll_7 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_9_/D}]
append_to_collection __coll_7 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_22_/D}]
append_to_collection __coll_7 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_3_/D}]
append_to_collection __coll_7 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_0_/D}]
append_to_collection __coll_7 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_13_/D}]
append_to_collection __coll_7 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_26_/D}]
append_to_collection __coll_7 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_31_/D}]
append_to_collection __coll_7 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_28_/D}]
append_to_collection __coll_7 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_0_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_31_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_30_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_29_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_28_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_27_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_26_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_25_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_24_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_23_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_22_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_21_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_20_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_19_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_18_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_17_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_16_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_15_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_14_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_13_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_12_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_11_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_10_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_9_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_8_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_7_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_6_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_5_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_4_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_3_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_2_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_1_/D systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_0_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_31_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_30_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_29_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_28_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_27_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_26_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_25_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_24_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_23_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_22_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_21_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_20_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_19_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_18_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_17_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_16_/D}]
append_to_collection __coll_7 [get_pins {systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_15_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_14_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_13_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_12_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_11_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_10_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_9_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_8_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_7_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_6_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_5_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_4_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_3_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_2_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_1_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_0_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_31_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_30_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_29_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_28_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_27_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_26_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_25_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_24_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_23_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_22_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_21_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_20_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_19_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_18_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_17_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_16_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_15_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_14_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_13_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_12_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_11_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_10_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_9_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_8_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_7_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_6_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_5_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_4_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_3_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_2_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_1_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_0_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_31_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_30_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_29_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_28_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_27_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_26_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_25_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_24_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_23_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_22_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_21_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_20_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_19_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_18_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_17_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_16_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_15_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_14_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_13_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_12_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_11_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_10_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_9_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_8_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_7_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_6_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_5_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_4_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_3_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_2_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_1_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_0_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_31_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_30_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_29_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_28_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_27_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_26_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_25_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_24_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_23_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_22_/D}]
append_to_collection __coll_7 [get_pins {systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_21_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_20_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_19_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_18_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_17_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_16_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_15_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_14_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_13_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_12_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_11_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_10_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_9_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_8_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_7_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_6_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_5_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_4_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_3_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_2_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_1_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_0_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_31_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_30_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_29_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_28_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_27_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_26_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_25_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_24_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_23_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_22_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_21_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_20_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_19_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_18_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_17_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_16_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_15_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_14_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_13_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_12_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_11_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_10_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_9_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_8_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_7_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_6_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_5_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_4_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_3_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_2_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_1_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_0_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_31_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_30_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_29_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_28_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_27_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_26_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_25_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_24_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_23_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_22_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_21_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_20_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_19_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_18_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_17_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_16_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_15_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_14_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_13_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_12_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_11_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_10_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_9_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_8_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_7_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_6_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_5_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_4_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_3_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_2_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_1_/D systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_0_/D ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[31] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[30] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[29] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[28] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[27]}]
append_to_collection __coll_7 [get_pins {ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[26] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[25] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[24] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[23] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[22] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[21] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[20] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[19] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[18] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[17] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[16] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[15] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[14] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[13] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[12] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[11] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[10] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[9] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[8] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[7] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[6] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[5] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[4] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr0[7] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr0[6] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr0[5] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr0[4] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/wmask0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/wmask0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/wmask0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/wmask0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/csb0 ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/web0 ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr1[7] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr1[6] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr1[5] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr1[4] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr1[3] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr1[2] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr1[1] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr1[0] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/csb1 ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[31] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[30] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[29] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[28] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[27] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[26] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[25] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[24] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[23] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[22] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[21] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[20] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[19] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[18] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[17] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[16] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[15] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[14] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[13] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[12] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[11] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[10] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[9] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[8] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[7] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[6] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[5] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[4] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr0[7] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr0[6] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr0[5] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr0[4] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/wmask0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/wmask0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/wmask0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/wmask0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/csb0 ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/web0 ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr1[7] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr1[6] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr1[5] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr1[4] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr1[3] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr1[2] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr1[1] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr1[0] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/csb1 ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[31] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[30] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[29] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[28] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[27] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[26] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[25] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[24] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[23] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[22] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[21] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[20] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[19] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[18] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[17] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[16] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[15] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[14] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[13] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[12] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[11]}]
append_to_collection __coll_7 [get_pins {ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[10] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[9] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[8] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[7] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[6] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[5] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[4] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr0[7] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr0[6] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr0[5] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr0[4] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/wmask0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/wmask0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/wmask0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/wmask0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/csb0 ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/web0 ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr1[7] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr1[6] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr1[5] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr1[4] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr1[3] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr1[2] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr1[1] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr1[0] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/csb1 ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[31] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[30] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[29] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[28] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[27] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[26] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[25] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[24] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[23] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[22] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[21] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[20] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[19] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[18] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[17] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[16] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[15] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[14] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[13] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[12] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[11] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[10] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[9] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[8] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[7] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[6] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[5] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[4] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr0[7] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr0[6] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr0[5] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr0[4] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/wmask0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/wmask0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/wmask0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/wmask0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/csb0 ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/web0 ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr1[7] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr1[6] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr1[5] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr1[4] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr1[3] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr1[2] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr1[1] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr1[0] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/csb1 ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[31] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[30] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[29] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[28] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[27] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[26] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[25] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[24] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[23] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[22] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[21] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[20] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[19] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[18] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[17] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[16] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[15] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[14] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[13] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[12] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[11] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[10] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[9] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[8] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[7] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[6] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[5] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[4] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr0[7] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr0[6] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr0[5] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr0[4] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr0[3]}]
append_to_collection __coll_7 [get_pins {ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/wmask0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/wmask0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/wmask0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/wmask0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/csb0 ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/web0 ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr1[7] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr1[6] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr1[5] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr1[4] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr1[3] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr1[2] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr1[1] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr1[0] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/csb1 ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[31] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[30] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[29] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[28] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[27] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[26] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[25] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[24] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[23] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[22] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[21] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[20] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[19] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[18] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[17] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[16] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[15] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[14] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[13] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[12] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[11] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[10] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[9] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[8] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[7] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[6] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[5] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[4] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr0[7] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr0[6] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr0[5] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr0[4] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/wmask0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/wmask0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/wmask0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/wmask0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/csb0 ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/web0 ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr1[7] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr1[6] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr1[5] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr1[4] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr1[3] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr1[2] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr1[1] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr1[0] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/csb1 ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[31] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[30] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[29] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[28] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[27] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[26] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[25] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[24] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[23] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[22] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[21] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[20] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[19] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[18] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[17] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[16] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[15] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[14] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[13] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[12] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[11] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[10] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[9] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[8] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[7] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[6] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[5] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[4] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr0[7] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr0[6] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr0[5] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr0[4] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/wmask0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/wmask0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/wmask0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/wmask0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/csb0 ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/web0 ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr1[7] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr1[6] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr1[5] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr1[4] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr1[3] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr1[2] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr1[1]}]
append_to_collection __coll_7 [get_pins {ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr1[0] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/csb1 ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[31] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[30] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[29] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[28] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[27] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[26] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[25] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[24] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[23] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[22] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[21] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[20] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[19] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[18] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[17] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[16] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[15] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[14] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[13] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[12] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[11] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[10] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[9] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[8] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[7] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[6] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[5] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[4] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr0[7] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr0[6] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr0[5] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr0[4] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/wmask0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/wmask0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/wmask0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/wmask0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/csb0 ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/web0 ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr1[7] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr1[6] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr1[5] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr1[4] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr1[3] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr1[2] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr1[1] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr1[0] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/csb1 ofmap_buffer_inst/active_write_bank_r_reg/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_31_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_30_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_29_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_28_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_27_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_26_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_25_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_24_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_23_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_22_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_21_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_20_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_19_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_18_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_17_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_16_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_15_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_14_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_13_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_12_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_11_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_10_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_9_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_8_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_7_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_6_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_5_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_4_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_3_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_2_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_1_/D ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_0_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_31_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_30_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_29_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_28_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_27_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_26_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_25_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_24_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_23_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_22_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_21_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_20_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_19_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_18_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_17_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_16_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_15_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_14_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_13_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_12_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_11_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_10_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_9_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_8_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_7_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_6_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_5_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_4_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_3_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_2_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_1_/D ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_0_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_31_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_30_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_29_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_28_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_27_/D}]
append_to_collection __coll_7 [get_pins {ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_26_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_25_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_24_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_23_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_22_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_21_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_20_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_19_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_18_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_17_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_16_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_15_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_14_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_13_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_12_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_11_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_10_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_9_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_8_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_7_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_6_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_5_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_4_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_3_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_2_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_1_/D ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_0_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_31_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_30_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_29_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_28_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_27_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_26_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_25_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_24_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_23_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_22_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_21_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_20_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_19_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_18_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_17_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_16_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_15_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_14_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_13_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_12_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_11_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_10_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_9_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_8_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_7_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_6_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_5_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_4_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_3_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_2_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_1_/D ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_0_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_31_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_30_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_29_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_28_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_27_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_26_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_25_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_24_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_23_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_22_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_21_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_20_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_19_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_18_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_17_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_16_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_15_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_14_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_13_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_12_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_11_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_10_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_9_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_8_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_7_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_6_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_5_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_4_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_3_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_2_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_1_/D ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_0_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_31_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_30_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_29_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_28_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_27_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_26_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_25_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_24_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_23_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_22_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_21_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_20_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_19_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_18_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_17_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_16_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_15_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_14_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_13_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_12_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_11_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_10_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_9_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_8_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_7_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_6_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_5_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_4_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_3_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_2_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_1_/D ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_0_/D ofmap_wadr_gen_inst/config_block_max_reg_7_/D ofmap_wadr_gen_inst/config_block_max_reg_6_/D ofmap_wadr_gen_inst/config_block_max_reg_5_/D ofmap_wadr_gen_inst/config_block_max_reg_4_/D ofmap_wadr_gen_inst/config_block_max_reg_3_/D ofmap_wadr_gen_inst/config_block_max_reg_2_/D}]
append_to_collection __coll_7 [get_pins {ofmap_wadr_gen_inst/config_block_max_reg_1_/D ofmap_wadr_gen_inst/config_block_max_reg_0_/D ofmap_wadr_gen_inst/adr_r_reg_0_/D ofmap_wadr_gen_inst/adr_r_reg_1_/D ofmap_wadr_gen_inst/adr_r_reg_2_/D ofmap_wadr_gen_inst/adr_r_reg_3_/D ofmap_wadr_gen_inst/adr_r_reg_4_/D ofmap_wadr_gen_inst/adr_r_reg_5_/D ofmap_wadr_gen_inst/adr_r_reg_6_/D ofmap_wadr_gen_inst/adr_r_reg_7_/D ofmap_radr_gen_inst/config_block_max_reg_7_/D ofmap_radr_gen_inst/config_block_max_reg_6_/D ofmap_radr_gen_inst/config_block_max_reg_5_/D ofmap_radr_gen_inst/config_block_max_reg_4_/D ofmap_radr_gen_inst/config_block_max_reg_3_/D ofmap_radr_gen_inst/config_block_max_reg_2_/D ofmap_radr_gen_inst/config_block_max_reg_1_/D ofmap_radr_gen_inst/config_block_max_reg_0_/D ofmap_radr_gen_inst/adr_r_reg_0_/D ofmap_radr_gen_inst/adr_r_reg_1_/D ofmap_radr_gen_inst/adr_r_reg_2_/D ofmap_radr_gen_inst/adr_r_reg_3_/D ofmap_radr_gen_inst/adr_r_reg_4_/D ofmap_radr_gen_inst/adr_r_reg_5_/D ofmap_radr_gen_inst/adr_r_reg_6_/D ofmap_radr_gen_inst/adr_r_reg_7_/D ofmap_wb_radr_gen_inst/config_block_max_reg_7_/D ofmap_wb_radr_gen_inst/config_block_max_reg_6_/D ofmap_wb_radr_gen_inst/config_block_max_reg_5_/D ofmap_wb_radr_gen_inst/config_block_max_reg_4_/D ofmap_wb_radr_gen_inst/config_block_max_reg_3_/D ofmap_wb_radr_gen_inst/config_block_max_reg_2_/D ofmap_wb_radr_gen_inst/config_block_max_reg_1_/D ofmap_wb_radr_gen_inst/config_block_max_reg_0_/D ofmap_wb_radr_gen_inst/adr_r_reg_0_/D ofmap_wb_radr_gen_inst/adr_r_reg_1_/D ofmap_wb_radr_gen_inst/adr_r_reg_2_/D ofmap_wb_radr_gen_inst/adr_r_reg_3_/D ofmap_wb_radr_gen_inst/adr_r_reg_4_/D ofmap_wb_radr_gen_inst/adr_r_reg_5_/D ofmap_wb_radr_gen_inst/adr_r_reg_6_/D ofmap_wb_radr_gen_inst/adr_r_reg_7_/D ifmap_aggregator_inst/count_r_reg_0_/D ifmap_aggregator_inst/receiver_enq_reg/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__15_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__14_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__13_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__12_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__11_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__10_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__9_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__8_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__7_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__6_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__5_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__4_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__3_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__2_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__1_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_1__0_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__15_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__14_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__13_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__12_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__11_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__10_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__9_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__8_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__7_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__6_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__5_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__4_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__3_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__2_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__1_/D ifmap_aggregator_inst/receiver_data_unpacked_reg_0__0_/D ifmap_weight_fifo_inst/fifo_inst/not_ring_full_reg/D ifmap_weight_fifo_inst/fifo_inst/tail_reg_0_/D ifmap_weight_fifo_inst/fifo_inst/ring_empty_reg/D ifmap_weight_fifo_inst/fifo_inst/hasodata_reg/D ifmap_weight_fifo_inst/fifo_inst/head_reg_0_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__16_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__15_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__14_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__13_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__12_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__11_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__10_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__9_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__8_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__7_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__6_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__5_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__4_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__3_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__2_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__1_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__0_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__16_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_16_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__15_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_15_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__14_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_14_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__13_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_13_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__12_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_12_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__11_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_11_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__10_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_10_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__9_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_9_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__8_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_8_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__7_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_7_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__6_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_6_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__5_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_5_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__4_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_4_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__3_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_3_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__2_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_2_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__1_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_1_/D ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__0_/D ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_0_/D weight_aggregator_inst/count_r_reg_0_/D weight_aggregator_inst/receiver_enq_reg/D weight_aggregator_inst/receiver_data_unpacked_reg_1__15_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__14_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__13_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__12_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__11_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__10_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__9_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__8_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__7_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__6_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__5_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__4_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__3_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__2_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__1_/D weight_aggregator_inst/receiver_data_unpacked_reg_1__0_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__15_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__14_/D}]
append_to_collection __coll_7 [get_pins {weight_aggregator_inst/receiver_data_unpacked_reg_0__13_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__12_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__11_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__10_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__9_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__8_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__7_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__6_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__5_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__4_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__3_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__2_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__1_/D weight_aggregator_inst/receiver_data_unpacked_reg_0__0_/D ofmap_fifo_inst/fifo_inst/not_ring_full_reg/D ofmap_fifo_inst/fifo_inst/tail_reg_0_/D ofmap_fifo_inst/fifo_inst/ring_empty_reg/D ofmap_fifo_inst/fifo_inst/hasodata_reg/D ofmap_fifo_inst/fifo_inst/head_reg_0_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__31_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__30_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__29_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__28_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__27_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__26_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__25_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__24_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__23_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__22_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__21_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__20_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__19_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__18_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__17_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__16_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__15_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__14_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__13_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__12_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__11_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__10_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__9_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__8_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__7_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__6_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__5_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__4_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__3_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__2_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__1_/D ofmap_fifo_inst/fifo_inst/arr_reg_0__0_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__31_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_31_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__30_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_30_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__29_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_29_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__28_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_28_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__27_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_27_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__26_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_26_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__25_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_25_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__24_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_24_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__23_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_23_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__22_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_22_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__21_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_21_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__20_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_20_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__19_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_19_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__18_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_18_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__17_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_17_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__16_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_16_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__15_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_15_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__14_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_14_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__13_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_13_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__12_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_12_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__11_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_11_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__10_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_10_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__9_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_9_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__8_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_8_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__7_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_7_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__6_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_6_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__5_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_5_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__4_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_4_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__3_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_3_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__2_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_2_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__1_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_1_/D ofmap_fifo_inst/fifo_inst/arr_reg_1__0_/D ofmap_fifo_inst/fifo_inst/D_OUT_reg_0_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/not_ring_full_reg/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/tail_reg_0_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/ring_empty_reg/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/hasodata_reg/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/head_reg_0_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__31_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__30_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__29_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__28_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__27_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__26_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__25_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__24_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__23_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__22_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__21_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__20_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__19_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__18_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__17_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__16_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__15_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__14_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__13_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__12_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__11_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__10_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__9_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__8_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__7_/D}]
append_to_collection __coll_7 [get_pins {ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__6_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__5_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__4_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__3_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__2_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__1_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__0_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__31_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_31_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__30_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_30_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__29_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_29_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__28_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_28_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__27_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_27_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__26_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_26_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__25_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_25_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__24_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_24_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__23_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_23_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__22_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_22_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__21_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_21_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__20_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_20_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__19_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_19_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__18_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_18_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__17_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_17_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__16_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_16_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__15_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_15_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__14_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_14_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__13_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_13_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__12_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_12_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__11_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_11_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__10_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_10_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__9_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_9_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__8_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_8_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__7_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_7_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__6_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_6_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__5_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_5_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__4_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_4_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__3_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_3_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__2_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_2_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__1_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_1_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__0_/D ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_0_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/not_ring_full_reg/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/tail_reg_0_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/ring_empty_reg/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/hasodata_reg/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/head_reg_0_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__31_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__30_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__29_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__28_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__27_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__26_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__25_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__24_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__23_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__22_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__21_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__20_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__19_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__18_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__17_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__16_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__15_/D}]
append_to_collection __coll_7 [get_pins {ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__14_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__13_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__12_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__11_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__10_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__9_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__8_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__7_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__6_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__5_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__4_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__3_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__2_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__1_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__0_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__31_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_31_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__30_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_30_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__29_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_29_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__28_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_28_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__27_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_27_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__26_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_26_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__25_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_25_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__24_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_24_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__23_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_23_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__22_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_22_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__21_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_21_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__20_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_20_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__19_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_19_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__18_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_18_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__17_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_17_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__16_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_16_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__15_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_15_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__14_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_14_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__13_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_13_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__12_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_12_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__11_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_11_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__10_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_10_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__9_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_9_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__8_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_8_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__7_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_7_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__6_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_6_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__5_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_5_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__4_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_4_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__3_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_3_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__2_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_2_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__1_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_1_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__0_/D ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_0_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/not_ring_full_reg/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/tail_reg_0_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/ring_empty_reg/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/hasodata_reg/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/head_reg_0_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__31_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__30_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__29_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__28_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__27_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__26_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__25_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__24_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__23_/D}]
append_to_collection __coll_7 [get_pins {ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__22_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__21_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__20_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__19_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__18_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__17_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__16_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__15_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__14_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__13_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__12_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__11_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__10_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__9_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__8_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__7_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__6_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__5_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__4_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__3_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__2_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__1_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__0_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__31_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_31_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__30_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_30_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__29_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_29_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__28_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_28_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__27_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_27_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__26_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_26_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__25_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_25_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__24_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_24_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__23_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_23_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__22_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_22_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__21_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_21_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__20_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_20_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__19_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_19_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__18_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_18_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__17_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_17_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__16_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_16_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__15_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_15_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__14_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_14_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__13_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_13_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__12_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_12_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__11_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_11_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__10_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_10_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__9_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_9_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__8_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_8_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__7_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_7_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__6_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_6_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__5_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_5_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__4_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_4_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__3_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_3_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__2_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_2_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__1_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_1_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__0_/D ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_0_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/not_ring_full_reg/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/tail_reg_0_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/ring_empty_reg/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/hasodata_reg/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/head_reg_0_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__31_/D}]
append_to_collection __coll_7 [get_pins {ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__30_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__29_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__28_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__27_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__26_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__25_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__24_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__23_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__22_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__21_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__20_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__19_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__18_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__17_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__16_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__15_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__14_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__13_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__12_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__11_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__10_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__9_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__8_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__7_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__6_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__5_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__4_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__3_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__2_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__1_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__0_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__31_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_31_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__30_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_30_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__29_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_29_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__28_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_28_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__27_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_27_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__26_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_26_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__25_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_25_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__24_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_24_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__23_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_23_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__22_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_22_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__21_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_21_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__20_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_20_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__19_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_19_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__18_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_18_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__17_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_17_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__16_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_16_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__15_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_15_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__14_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_14_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__13_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_13_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__12_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_12_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__11_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_11_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__10_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_10_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__9_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_9_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__8_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_8_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__7_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_7_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__6_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_6_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__5_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_5_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__4_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_4_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__3_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_3_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__2_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_2_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__1_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_1_/D}]
append_to_collection __coll_7 [get_pins {ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__0_/D ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_0_/D ofmap_deaggregator_inst/select_r_reg_0_/D ofmap_deaggregator_inst/select_r_reg_1_/D ofmap_deaggregator_inst/sender_deq_r_reg/D ofmap_deaggregator_inst/fifo_elements_r_reg_1_/D ofmap_deaggregator_inst/fifo_elements_r_reg_0_/D params_fifo_inst/fifo_inst/not_ring_full_reg/D params_fifo_inst/fifo_inst/tail_reg_0_/D params_fifo_inst/fifo_inst/ring_empty_reg/D params_fifo_inst/fifo_inst/hasodata_reg/D params_fifo_inst/fifo_inst/head_reg_0_/D params_fifo_inst/fifo_inst/arr_reg_0__15_/D params_fifo_inst/fifo_inst/arr_reg_0__14_/D params_fifo_inst/fifo_inst/arr_reg_0__13_/D params_fifo_inst/fifo_inst/arr_reg_0__12_/D params_fifo_inst/fifo_inst/arr_reg_0__11_/D params_fifo_inst/fifo_inst/arr_reg_0__10_/D params_fifo_inst/fifo_inst/arr_reg_0__9_/D params_fifo_inst/fifo_inst/arr_reg_0__8_/D params_fifo_inst/fifo_inst/arr_reg_0__7_/D params_fifo_inst/fifo_inst/arr_reg_0__6_/D params_fifo_inst/fifo_inst/arr_reg_0__5_/D params_fifo_inst/fifo_inst/arr_reg_0__4_/D params_fifo_inst/fifo_inst/arr_reg_0__3_/D params_fifo_inst/fifo_inst/arr_reg_0__2_/D params_fifo_inst/fifo_inst/arr_reg_0__1_/D params_fifo_inst/fifo_inst/arr_reg_0__0_/D params_fifo_inst/fifo_inst/arr_reg_1__15_/D params_fifo_inst/fifo_inst/D_OUT_reg_15_/D params_fifo_inst/fifo_inst/arr_reg_1__14_/D params_fifo_inst/fifo_inst/D_OUT_reg_14_/D params_fifo_inst/fifo_inst/arr_reg_1__13_/D params_fifo_inst/fifo_inst/D_OUT_reg_13_/D params_fifo_inst/fifo_inst/arr_reg_1__12_/D params_fifo_inst/fifo_inst/D_OUT_reg_12_/D params_fifo_inst/fifo_inst/arr_reg_1__11_/D params_fifo_inst/fifo_inst/D_OUT_reg_11_/D params_fifo_inst/fifo_inst/arr_reg_1__10_/D params_fifo_inst/fifo_inst/D_OUT_reg_10_/D params_fifo_inst/fifo_inst/arr_reg_1__9_/D params_fifo_inst/fifo_inst/D_OUT_reg_9_/D params_fifo_inst/fifo_inst/arr_reg_1__8_/D params_fifo_inst/fifo_inst/D_OUT_reg_8_/D params_fifo_inst/fifo_inst/arr_reg_1__7_/D params_fifo_inst/fifo_inst/D_OUT_reg_7_/D params_fifo_inst/fifo_inst/arr_reg_1__6_/D params_fifo_inst/fifo_inst/D_OUT_reg_6_/D params_fifo_inst/fifo_inst/arr_reg_1__5_/D params_fifo_inst/fifo_inst/D_OUT_reg_5_/D params_fifo_inst/fifo_inst/arr_reg_1__4_/D params_fifo_inst/fifo_inst/D_OUT_reg_4_/D params_fifo_inst/fifo_inst/arr_reg_1__3_/D params_fifo_inst/fifo_inst/D_OUT_reg_3_/D params_fifo_inst/fifo_inst/arr_reg_1__2_/D params_fifo_inst/fifo_inst/D_OUT_reg_2_/D params_fifo_inst/fifo_inst/arr_reg_1__1_/D params_fifo_inst/fifo_inst/D_OUT_reg_1_/D params_fifo_inst/fifo_inst/arr_reg_1__0_/D params_fifo_inst/fifo_inst/D_OUT_reg_0_/D conv_controller_inst/ofmap_skew_en_reg/D conv_controller_inst/oc1_r_reg_31_/D conv_controller_inst/oc1_r_reg_30_/D conv_controller_inst/oc1_r_reg_29_/D conv_controller_inst/oc1_r_reg_28_/D conv_controller_inst/oc1_r_reg_27_/D conv_controller_inst/oc1_r_reg_26_/D conv_controller_inst/oc1_r_reg_25_/D conv_controller_inst/oc1_r_reg_24_/D conv_controller_inst/oc1_r_reg_23_/D conv_controller_inst/oc1_r_reg_22_/D conv_controller_inst/oc1_r_reg_21_/D conv_controller_inst/oc1_r_reg_20_/D conv_controller_inst/oc1_r_reg_19_/D conv_controller_inst/oc1_r_reg_18_/D conv_controller_inst/oc1_r_reg_17_/D conv_controller_inst/oc1_r_reg_16_/D conv_controller_inst/oc1_r_reg_15_/D conv_controller_inst/oc1_r_reg_14_/D conv_controller_inst/oc1_r_reg_13_/D conv_controller_inst/oc1_r_reg_12_/D conv_controller_inst/oc1_r_reg_11_/D conv_controller_inst/oc1_r_reg_10_/D conv_controller_inst/oc1_r_reg_9_/D conv_controller_inst/oc1_r_reg_8_/D conv_controller_inst/oc1_r_reg_7_/D conv_controller_inst/oc1_r_reg_6_/D conv_controller_inst/oc1_r_reg_5_/D conv_controller_inst/oc1_r_reg_4_/D conv_controller_inst/oc1_r_reg_3_/D conv_controller_inst/oc1_r_reg_2_/D conv_controller_inst/oc1_r_reg_1_/D conv_controller_inst/oc1_r_reg_0_/D conv_controller_inst/state_r_reg_1_/D conv_controller_inst/state_r_reg_0_/D conv_controller_inst/config_r_reg_33__7_/D conv_controller_inst/config_r_reg_33__6_/D conv_controller_inst/config_r_reg_33__5_/D conv_controller_inst/config_r_reg_33__4_/D conv_controller_inst/config_r_reg_33__3_/D conv_controller_inst/config_r_reg_33__2_/D conv_controller_inst/config_r_reg_33__1_/D conv_controller_inst/config_r_reg_33__0_/D conv_controller_inst/config_r_reg_32__7_/D conv_controller_inst/config_r_reg_32__6_/D conv_controller_inst/config_r_reg_32__5_/D conv_controller_inst/config_r_reg_32__4_/D conv_controller_inst/config_r_reg_32__3_/D conv_controller_inst/config_r_reg_32__2_/D conv_controller_inst/config_r_reg_32__1_/D conv_controller_inst/config_r_reg_32__0_/D conv_controller_inst/config_r_reg_31__7_/D conv_controller_inst/config_r_reg_31__6_/D conv_controller_inst/config_r_reg_31__5_/D conv_controller_inst/config_r_reg_31__4_/D conv_controller_inst/config_r_reg_31__3_/D conv_controller_inst/config_r_reg_31__2_/D conv_controller_inst/config_r_reg_31__1_/D conv_controller_inst/config_r_reg_31__0_/D conv_controller_inst/config_r_reg_30__7_/D conv_controller_inst/config_r_reg_30__6_/D conv_controller_inst/config_r_reg_30__5_/D conv_controller_inst/config_r_reg_30__4_/D conv_controller_inst/config_r_reg_30__3_/D conv_controller_inst/config_r_reg_30__2_/D conv_controller_inst/config_r_reg_30__1_/D conv_controller_inst/config_r_reg_30__0_/D conv_controller_inst/config_r_reg_29__7_/D conv_controller_inst/config_r_reg_29__6_/D conv_controller_inst/config_r_reg_29__5_/D conv_controller_inst/config_r_reg_29__4_/D conv_controller_inst/config_r_reg_29__3_/D conv_controller_inst/config_r_reg_29__2_/D conv_controller_inst/config_r_reg_29__1_/D conv_controller_inst/config_r_reg_29__0_/D conv_controller_inst/config_r_reg_28__7_/D conv_controller_inst/config_r_reg_28__6_/D conv_controller_inst/config_r_reg_28__5_/D conv_controller_inst/config_r_reg_28__4_/D conv_controller_inst/config_r_reg_28__3_/D conv_controller_inst/config_r_reg_28__2_/D conv_controller_inst/config_r_reg_28__1_/D conv_controller_inst/config_r_reg_28__0_/D conv_controller_inst/config_r_reg_27__7_/D conv_controller_inst/config_r_reg_27__6_/D conv_controller_inst/config_r_reg_27__5_/D conv_controller_inst/config_r_reg_27__4_/D conv_controller_inst/config_r_reg_27__3_/D conv_controller_inst/config_r_reg_27__2_/D conv_controller_inst/config_r_reg_27__1_/D conv_controller_inst/config_r_reg_27__0_/D conv_controller_inst/config_r_reg_26__7_/D conv_controller_inst/config_r_reg_26__6_/D conv_controller_inst/config_r_reg_26__5_/D conv_controller_inst/config_r_reg_26__4_/D conv_controller_inst/config_r_reg_26__3_/D conv_controller_inst/config_r_reg_26__2_/D conv_controller_inst/config_r_reg_26__1_/D conv_controller_inst/config_r_reg_26__0_/D conv_controller_inst/config_r_reg_25__7_/D conv_controller_inst/config_r_reg_25__6_/D conv_controller_inst/config_r_reg_25__5_/D conv_controller_inst/config_r_reg_25__4_/D conv_controller_inst/config_r_reg_25__3_/D conv_controller_inst/config_r_reg_25__2_/D conv_controller_inst/config_r_reg_25__1_/D conv_controller_inst/config_r_reg_25__0_/D conv_controller_inst/config_r_reg_24__7_/D conv_controller_inst/config_r_reg_24__6_/D conv_controller_inst/config_r_reg_24__5_/D conv_controller_inst/config_r_reg_24__4_/D conv_controller_inst/config_r_reg_24__3_/D conv_controller_inst/config_r_reg_24__2_/D conv_controller_inst/config_r_reg_24__1_/D conv_controller_inst/config_r_reg_24__0_/D conv_controller_inst/config_r_reg_23__7_/D conv_controller_inst/config_r_reg_23__6_/D conv_controller_inst/config_r_reg_23__5_/D}]
append_to_collection __coll_7 [get_pins {conv_controller_inst/config_r_reg_23__4_/D conv_controller_inst/config_r_reg_23__3_/D conv_controller_inst/config_r_reg_23__2_/D conv_controller_inst/config_r_reg_23__1_/D conv_controller_inst/config_r_reg_23__0_/D conv_controller_inst/config_r_reg_22__7_/D conv_controller_inst/config_r_reg_22__6_/D conv_controller_inst/config_r_reg_22__5_/D conv_controller_inst/config_r_reg_22__4_/D conv_controller_inst/config_r_reg_22__3_/D conv_controller_inst/config_r_reg_22__2_/D conv_controller_inst/config_r_reg_22__1_/D conv_controller_inst/config_r_reg_22__0_/D conv_controller_inst/config_r_reg_21__1_/D conv_controller_inst/config_r_reg_21__0_/D conv_controller_inst/config_r_reg_20__7_/D conv_controller_inst/config_r_reg_20__6_/D conv_controller_inst/config_r_reg_20__5_/D conv_controller_inst/config_r_reg_20__4_/D conv_controller_inst/config_r_reg_20__3_/D conv_controller_inst/config_r_reg_20__2_/D conv_controller_inst/config_r_reg_20__1_/D conv_controller_inst/config_r_reg_20__0_/D conv_controller_inst/config_r_reg_19__1_/D conv_controller_inst/config_r_reg_19__0_/D conv_controller_inst/config_r_reg_18__7_/D conv_controller_inst/config_r_reg_18__6_/D conv_controller_inst/config_r_reg_18__5_/D conv_controller_inst/config_r_reg_18__4_/D conv_controller_inst/config_r_reg_18__3_/D conv_controller_inst/config_r_reg_18__2_/D conv_controller_inst/config_r_reg_18__1_/D conv_controller_inst/config_r_reg_18__0_/D conv_controller_inst/config_r_reg_17__1_/D conv_controller_inst/config_r_reg_17__0_/D conv_controller_inst/config_r_reg_16__7_/D conv_controller_inst/config_r_reg_16__6_/D conv_controller_inst/config_r_reg_16__5_/D conv_controller_inst/config_r_reg_16__4_/D conv_controller_inst/config_r_reg_16__3_/D conv_controller_inst/config_r_reg_16__2_/D conv_controller_inst/config_r_reg_16__1_/D conv_controller_inst/config_r_reg_16__0_/D conv_controller_inst/config_r_reg_15__1_/D conv_controller_inst/config_r_reg_15__0_/D conv_controller_inst/config_r_reg_14__7_/D conv_controller_inst/config_r_reg_14__6_/D conv_controller_inst/config_r_reg_14__5_/D conv_controller_inst/config_r_reg_14__4_/D conv_controller_inst/config_r_reg_14__3_/D conv_controller_inst/config_r_reg_14__2_/D conv_controller_inst/config_r_reg_14__1_/D conv_controller_inst/config_r_reg_14__0_/D conv_controller_inst/config_r_reg_13__1_/D conv_controller_inst/config_r_reg_13__0_/D conv_controller_inst/config_r_reg_12__7_/D conv_controller_inst/config_r_reg_12__6_/D conv_controller_inst/config_r_reg_12__5_/D conv_controller_inst/config_r_reg_12__4_/D conv_controller_inst/config_r_reg_12__3_/D conv_controller_inst/config_r_reg_12__2_/D conv_controller_inst/config_r_reg_12__1_/D conv_controller_inst/config_r_reg_12__0_/D conv_controller_inst/config_r_reg_11__1_/D conv_controller_inst/config_r_reg_11__0_/D conv_controller_inst/config_r_reg_10__7_/D conv_controller_inst/config_r_reg_10__6_/D conv_controller_inst/config_r_reg_10__5_/D conv_controller_inst/config_r_reg_10__4_/D conv_controller_inst/config_r_reg_10__3_/D conv_controller_inst/config_r_reg_10__2_/D conv_controller_inst/config_r_reg_10__1_/D conv_controller_inst/config_r_reg_10__0_/D conv_controller_inst/config_r_reg_9__1_/D conv_controller_inst/config_r_reg_9__0_/D conv_controller_inst/config_r_reg_8__7_/D conv_controller_inst/config_r_reg_8__6_/D conv_controller_inst/config_r_reg_8__5_/D conv_controller_inst/config_r_reg_8__4_/D conv_controller_inst/config_r_reg_8__3_/D conv_controller_inst/config_r_reg_8__2_/D conv_controller_inst/config_r_reg_8__1_/D conv_controller_inst/config_r_reg_8__0_/D conv_controller_inst/config_r_reg_7__1_/D conv_controller_inst/config_r_reg_7__0_/D conv_controller_inst/config_r_reg_6__7_/D conv_controller_inst/config_r_reg_6__6_/D conv_controller_inst/config_r_reg_6__5_/D conv_controller_inst/config_r_reg_6__4_/D conv_controller_inst/config_r_reg_6__3_/D conv_controller_inst/config_r_reg_6__2_/D conv_controller_inst/config_r_reg_6__1_/D conv_controller_inst/config_r_reg_6__0_/D conv_controller_inst/config_r_reg_4__7_/D conv_controller_inst/config_r_reg_4__6_/D conv_controller_inst/config_r_reg_4__5_/D conv_controller_inst/config_r_reg_4__4_/D conv_controller_inst/config_r_reg_4__3_/D conv_controller_inst/config_r_reg_4__2_/D conv_controller_inst/config_r_reg_4__1_/D conv_controller_inst/config_r_reg_4__0_/D conv_controller_inst/config_r_reg_3__1_/D conv_controller_inst/config_r_reg_3__0_/D conv_controller_inst/config_r_reg_2__7_/D conv_controller_inst/config_r_reg_2__6_/D conv_controller_inst/config_r_reg_2__5_/D conv_controller_inst/config_r_reg_2__4_/D conv_controller_inst/config_r_reg_2__3_/D conv_controller_inst/config_r_reg_2__2_/D conv_controller_inst/config_r_reg_2__1_/D conv_controller_inst/config_r_reg_2__0_/D conv_controller_inst/config_r_reg_1__1_/D conv_controller_inst/config_r_reg_1__0_/D conv_controller_inst/config_r_reg_0__7_/D conv_controller_inst/config_r_reg_0__6_/D conv_controller_inst/config_r_reg_0__5_/D conv_controller_inst/config_r_reg_0__4_/D conv_controller_inst/config_r_reg_0__3_/D conv_controller_inst/config_r_reg_0__2_/D conv_controller_inst/config_r_reg_0__1_/D conv_controller_inst/config_r_reg_0__0_/D conv_controller_inst/config_en_reg/D conv_controller_inst/ifmap_wadr_r_reg_10_/D conv_controller_inst/ifmap_wadr_r_reg_9_/D conv_controller_inst/ifmap_wadr_r_reg_8_/D conv_controller_inst/ifmap_wadr_r_reg_7_/D conv_controller_inst/ifmap_wadr_r_reg_6_/D conv_controller_inst/ifmap_wadr_r_reg_5_/D conv_controller_inst/ifmap_wadr_r_reg_4_/D conv_controller_inst/ifmap_wadr_r_reg_3_/D conv_controller_inst/ifmap_wadr_r_reg_2_/D conv_controller_inst/ifmap_wadr_r_reg_1_/D conv_controller_inst/ifmap_wadr_r_reg_0_/D conv_controller_inst/weight_wadr_r_reg_10_/D conv_controller_inst/weight_wadr_r_reg_9_/D conv_controller_inst/weight_wadr_r_reg_8_/D conv_controller_inst/weight_wadr_r_reg_7_/D conv_controller_inst/weight_wadr_r_reg_6_/D conv_controller_inst/weight_wadr_r_reg_5_/D conv_controller_inst/weight_wadr_r_reg_4_/D conv_controller_inst/weight_wadr_r_reg_3_/D conv_controller_inst/weight_wadr_r_reg_2_/D conv_controller_inst/weight_wadr_r_reg_1_/D conv_controller_inst/weight_wadr_r_reg_0_/D conv_controller_inst/weight_switch_banks_reg/D conv_controller_inst/ifmap_switch_banks_reg/D conv_controller_inst/ofmap_switch_banks_reg/D conv_controller_inst/ofmap_db_empty_n_reg/D conv_controller_inst/ofmap_wbadr_r_reg_8_/D conv_controller_inst/ofmap_wbadr_r_reg_7_/D conv_controller_inst/ofmap_wbadr_r_reg_6_/D conv_controller_inst/ofmap_wbadr_r_reg_5_/D conv_controller_inst/ofmap_wbadr_r_reg_4_/D conv_controller_inst/ofmap_wbadr_r_reg_3_/D conv_controller_inst/ofmap_wbadr_r_reg_2_/D conv_controller_inst/ofmap_wbadr_r_reg_1_/D conv_controller_inst/ofmap_wbadr_r_reg_0_/D conv_controller_inst/loop_counter_r_reg_31_/D conv_controller_inst/loop_counter_r_reg_30_/D conv_controller_inst/loop_counter_r_reg_29_/D conv_controller_inst/loop_counter_r_reg_28_/D conv_controller_inst/loop_counter_r_reg_27_/D conv_controller_inst/loop_counter_r_reg_26_/D conv_controller_inst/loop_counter_r_reg_25_/D conv_controller_inst/loop_counter_r_reg_24_/D conv_controller_inst/loop_counter_r_reg_23_/D conv_controller_inst/loop_counter_r_reg_22_/D conv_controller_inst/loop_counter_r_reg_21_/D conv_controller_inst/loop_counter_r_reg_20_/D conv_controller_inst/loop_counter_r_reg_19_/D conv_controller_inst/loop_counter_r_reg_18_/D conv_controller_inst/loop_counter_r_reg_17_/D conv_controller_inst/loop_counter_r_reg_16_/D conv_controller_inst/loop_counter_r_reg_15_/D}]
append_to_collection __coll_7 [get_pins {conv_controller_inst/loop_counter_r_reg_14_/D conv_controller_inst/loop_counter_r_reg_13_/D conv_controller_inst/loop_counter_r_reg_12_/D conv_controller_inst/loop_counter_r_reg_11_/D conv_controller_inst/loop_counter_r_reg_10_/D conv_controller_inst/loop_counter_r_reg_9_/D conv_controller_inst/loop_counter_r_reg_8_/D conv_controller_inst/loop_counter_r_reg_7_/D conv_controller_inst/loop_counter_r_reg_6_/D conv_controller_inst/loop_counter_r_reg_5_/D conv_controller_inst/loop_counter_r_reg_4_/D conv_controller_inst/loop_counter_r_reg_3_/D conv_controller_inst/loop_counter_r_reg_2_/D conv_controller_inst/loop_counter_r_reg_1_/D conv_controller_inst/loop_counter_r_reg_0_/D conv_controller_inst/ic1_fy_fx_r_reg_31_/D conv_controller_inst/ic1_fy_fx_r_reg_30_/D conv_controller_inst/ic1_fy_fx_r_reg_29_/D conv_controller_inst/ic1_fy_fx_r_reg_28_/D conv_controller_inst/ic1_fy_fx_r_reg_27_/D conv_controller_inst/ic1_fy_fx_r_reg_26_/D conv_controller_inst/ic1_fy_fx_r_reg_25_/D conv_controller_inst/ic1_fy_fx_r_reg_24_/D conv_controller_inst/ic1_fy_fx_r_reg_23_/D conv_controller_inst/ic1_fy_fx_r_reg_22_/D conv_controller_inst/ic1_fy_fx_r_reg_21_/D conv_controller_inst/ic1_fy_fx_r_reg_20_/D conv_controller_inst/ic1_fy_fx_r_reg_19_/D conv_controller_inst/ic1_fy_fx_r_reg_18_/D conv_controller_inst/ic1_fy_fx_r_reg_17_/D conv_controller_inst/ic1_fy_fx_r_reg_16_/D conv_controller_inst/ic1_fy_fx_r_reg_15_/D conv_controller_inst/ic1_fy_fx_r_reg_14_/D conv_controller_inst/ic1_fy_fx_r_reg_13_/D conv_controller_inst/ic1_fy_fx_r_reg_12_/D conv_controller_inst/ic1_fy_fx_r_reg_11_/D conv_controller_inst/ic1_fy_fx_r_reg_10_/D conv_controller_inst/ic1_fy_fx_r_reg_9_/D conv_controller_inst/ic1_fy_fx_r_reg_8_/D conv_controller_inst/ic1_fy_fx_r_reg_7_/D conv_controller_inst/ic1_fy_fx_r_reg_6_/D conv_controller_inst/ic1_fy_fx_r_reg_4_/D conv_controller_inst/ic1_fy_fx_r_reg_2_/D conv_controller_inst/ic1_fy_fx_r_reg_0_/D conv_controller_inst/weight_ren_reg/D conv_controller_inst/systolic_array_weight_wen_reg_3_/D conv_controller_inst/systolic_array_weight_wen_reg_2_/D conv_controller_inst/systolic_array_weight_wen_reg_1_/D conv_controller_inst/systolic_array_weight_wen_reg_0_/D conv_controller_inst/systolic_array_weight_en_reg/D conv_controller_inst/ifmap_ren_reg/D conv_controller_inst/systolic_array_en_reg/D conv_controller_inst/ofmap_wen_reg/D conv_controller_inst/ofmap_initialize_reg/D conv_controller_inst/ofmap_ren_reg/D conv_controller_inst/ic1_fy_fx_r_reg_3_/D conv_controller_inst/ic1_fy_fx_r_reg_1_/D conv_controller_inst/ic1_fy_fx_r_reg_5_/D}]
group_path -name Reg2Reg -from $__coll_6   -to $__coll_7  
set __coll_8 [get_pins {weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/clk0 weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/clk1 weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/clk0 weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/clk1 weight_double_buffer_inst/ram/genblk1_radr_r_reg_10_/CLK weight_double_buffer_inst/active_write_bank_r_reg/CLK weight_wadr_gen_inst/clk_gate_config_block_max_reg/latch/CLK weight_wadr_gen_inst/clk_gate_adr_r_reg/latch/CLK weight_wadr_gen_inst/config_block_max_reg_9_/CLK weight_wadr_gen_inst/config_block_max_reg_8_/CLK weight_wadr_gen_inst/config_block_max_reg_7_/CLK weight_wadr_gen_inst/config_block_max_reg_6_/CLK weight_wadr_gen_inst/config_block_max_reg_5_/CLK weight_wadr_gen_inst/config_block_max_reg_4_/CLK weight_wadr_gen_inst/config_block_max_reg_3_/CLK weight_wadr_gen_inst/config_block_max_reg_2_/CLK weight_wadr_gen_inst/config_block_max_reg_1_/CLK weight_wadr_gen_inst/config_block_max_reg_0_/CLK weight_wadr_gen_inst/adr_r_reg_0_/CLK weight_wadr_gen_inst/adr_r_reg_1_/CLK weight_wadr_gen_inst/adr_r_reg_2_/CLK weight_wadr_gen_inst/adr_r_reg_3_/CLK weight_wadr_gen_inst/adr_r_reg_4_/CLK weight_wadr_gen_inst/adr_r_reg_5_/CLK weight_wadr_gen_inst/adr_r_reg_6_/CLK weight_wadr_gen_inst/adr_r_reg_7_/CLK weight_wadr_gen_inst/adr_r_reg_8_/CLK weight_wadr_gen_inst/adr_r_reg_9_/CLK weight_radr_gen_inst/clk_gate_config_block_max_reg/latch/CLK weight_radr_gen_inst/config_block_max_reg_9_/CLK weight_radr_gen_inst/config_block_max_reg_8_/CLK weight_radr_gen_inst/config_block_max_reg_7_/CLK weight_radr_gen_inst/config_block_max_reg_6_/CLK weight_radr_gen_inst/config_block_max_reg_5_/CLK weight_radr_gen_inst/config_block_max_reg_4_/CLK weight_radr_gen_inst/config_block_max_reg_3_/CLK weight_radr_gen_inst/config_block_max_reg_2_/CLK weight_radr_gen_inst/config_block_max_reg_1_/CLK weight_radr_gen_inst/config_block_max_reg_0_/CLK weight_radr_gen_inst/adr_r_reg_0_/CLK weight_radr_gen_inst/adr_r_reg_1_/CLK weight_radr_gen_inst/adr_r_reg_2_/CLK weight_radr_gen_inst/adr_r_reg_3_/CLK weight_radr_gen_inst/adr_r_reg_4_/CLK weight_radr_gen_inst/adr_r_reg_5_/CLK weight_radr_gen_inst/adr_r_reg_6_/CLK weight_radr_gen_inst/adr_r_reg_7_/CLK weight_radr_gen_inst/adr_r_reg_8_/CLK weight_radr_gen_inst/adr_r_reg_9_/CLK ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/clk0 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/clk1 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/clk0 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/clk1 ifmap_double_buffer_inst/ram/genblk1_radr_r_reg_10_/CLK ifmap_double_buffer_inst/active_write_bank_r_reg/CLK ifmap_wadr_gen_inst/clk_gate_config_block_max_reg/latch/CLK ifmap_wadr_gen_inst/clk_gate_adr_r_reg/latch/CLK ifmap_wadr_gen_inst/config_block_max_reg_9_/CLK ifmap_wadr_gen_inst/config_block_max_reg_8_/CLK ifmap_wadr_gen_inst/config_block_max_reg_7_/CLK ifmap_wadr_gen_inst/config_block_max_reg_6_/CLK ifmap_wadr_gen_inst/config_block_max_reg_5_/CLK ifmap_wadr_gen_inst/config_block_max_reg_4_/CLK ifmap_wadr_gen_inst/config_block_max_reg_3_/CLK ifmap_wadr_gen_inst/config_block_max_reg_2_/CLK ifmap_wadr_gen_inst/config_block_max_reg_1_/CLK ifmap_wadr_gen_inst/config_block_max_reg_0_/CLK ifmap_wadr_gen_inst/adr_r_reg_0_/CLK ifmap_wadr_gen_inst/adr_r_reg_1_/CLK ifmap_wadr_gen_inst/adr_r_reg_2_/CLK ifmap_wadr_gen_inst/adr_r_reg_3_/CLK ifmap_wadr_gen_inst/adr_r_reg_4_/CLK ifmap_wadr_gen_inst/adr_r_reg_5_/CLK ifmap_wadr_gen_inst/adr_r_reg_6_/CLK ifmap_wadr_gen_inst/adr_r_reg_7_/CLK ifmap_wadr_gen_inst/adr_r_reg_8_/CLK ifmap_wadr_gen_inst/adr_r_reg_9_/CLK ifmap_radr_gen_inst/clk_gate_oy0_reg/latch/CLK ifmap_radr_gen_inst/config_IX0_reg_9_/CLK ifmap_radr_gen_inst/config_IX0_reg_8_/CLK ifmap_radr_gen_inst/config_IX0_reg_7_/CLK ifmap_radr_gen_inst/config_IX0_reg_6_/CLK ifmap_radr_gen_inst/config_IX0_reg_5_/CLK ifmap_radr_gen_inst/config_IX0_reg_4_/CLK ifmap_radr_gen_inst/config_IX0_reg_3_/CLK ifmap_radr_gen_inst/config_IX0_reg_2_/CLK ifmap_radr_gen_inst/config_IX0_reg_1_/CLK ifmap_radr_gen_inst/config_IX0_reg_0_/CLK ifmap_radr_gen_inst/config_IY0_reg_9_/CLK ifmap_radr_gen_inst/config_IY0_reg_8_/CLK ifmap_radr_gen_inst/config_IY0_reg_7_/CLK ifmap_radr_gen_inst/config_IY0_reg_6_/CLK ifmap_radr_gen_inst/config_IY0_reg_5_/CLK ifmap_radr_gen_inst/config_IY0_reg_4_/CLK ifmap_radr_gen_inst/config_IY0_reg_3_/CLK ifmap_radr_gen_inst/config_IY0_reg_2_/CLK ifmap_radr_gen_inst/config_IY0_reg_1_/CLK ifmap_radr_gen_inst/config_IY0_reg_0_/CLK ifmap_radr_gen_inst/config_IC1_reg_9_/CLK ifmap_radr_gen_inst/config_IC1_reg_8_/CLK ifmap_radr_gen_inst/config_IC1_reg_7_/CLK ifmap_radr_gen_inst/config_IC1_reg_6_/CLK ifmap_radr_gen_inst/config_IC1_reg_5_/CLK ifmap_radr_gen_inst/config_IC1_reg_4_/CLK ifmap_radr_gen_inst/config_IC1_reg_3_/CLK ifmap_radr_gen_inst/config_IC1_reg_2_/CLK ifmap_radr_gen_inst/config_IC1_reg_1_/CLK ifmap_radr_gen_inst/config_IC1_reg_0_/CLK ifmap_radr_gen_inst/config_OX0_reg_9_/CLK ifmap_radr_gen_inst/config_OX0_reg_8_/CLK ifmap_radr_gen_inst/config_OX0_reg_7_/CLK ifmap_radr_gen_inst/config_OX0_reg_6_/CLK ifmap_radr_gen_inst/config_OX0_reg_5_/CLK ifmap_radr_gen_inst/config_OX0_reg_4_/CLK ifmap_radr_gen_inst/config_OX0_reg_3_/CLK ifmap_radr_gen_inst/config_OX0_reg_2_/CLK ifmap_radr_gen_inst/config_OX0_reg_1_/CLK ifmap_radr_gen_inst/config_OX0_reg_0_/CLK ifmap_radr_gen_inst/config_OY0_reg_9_/CLK ifmap_radr_gen_inst/config_OY0_reg_8_/CLK ifmap_radr_gen_inst/config_OY0_reg_7_/CLK ifmap_radr_gen_inst/config_OY0_reg_6_/CLK ifmap_radr_gen_inst/config_OY0_reg_5_/CLK ifmap_radr_gen_inst/config_OY0_reg_4_/CLK ifmap_radr_gen_inst/config_OY0_reg_3_/CLK ifmap_radr_gen_inst/config_OY0_reg_2_/CLK ifmap_radr_gen_inst/config_OY0_reg_1_/CLK ifmap_radr_gen_inst/config_OY0_reg_0_/CLK ifmap_radr_gen_inst/config_FX_reg_9_/CLK ifmap_radr_gen_inst/config_FX_reg_8_/CLK ifmap_radr_gen_inst/config_FX_reg_7_/CLK ifmap_radr_gen_inst/config_FX_reg_6_/CLK ifmap_radr_gen_inst/config_FX_reg_5_/CLK ifmap_radr_gen_inst/config_FX_reg_4_/CLK ifmap_radr_gen_inst/config_FX_reg_3_/CLK ifmap_radr_gen_inst/config_FX_reg_2_/CLK ifmap_radr_gen_inst/config_FX_reg_1_/CLK ifmap_radr_gen_inst/config_FX_reg_0_/CLK ifmap_radr_gen_inst/config_FY_reg_9_/CLK ifmap_radr_gen_inst/config_FY_reg_8_/CLK ifmap_radr_gen_inst/config_FY_reg_7_/CLK ifmap_radr_gen_inst/config_FY_reg_6_/CLK ifmap_radr_gen_inst/config_FY_reg_5_/CLK ifmap_radr_gen_inst/config_FY_reg_4_/CLK ifmap_radr_gen_inst/config_FY_reg_3_/CLK ifmap_radr_gen_inst/config_FY_reg_2_/CLK ifmap_radr_gen_inst/config_FY_reg_1_/CLK ifmap_radr_gen_inst/config_FY_reg_0_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_9_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_8_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_7_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_6_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_5_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_4_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_3_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_2_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_1_/CLK ifmap_radr_gen_inst/config_STRIDE_reg_0_/CLK ifmap_radr_gen_inst/fy_reg_9_/CLK ifmap_radr_gen_inst/fy_reg_8_/CLK ifmap_radr_gen_inst/fy_reg_7_/CLK ifmap_radr_gen_inst/fy_reg_6_/CLK ifmap_radr_gen_inst/fy_reg_5_/CLK ifmap_radr_gen_inst/fy_reg_4_/CLK ifmap_radr_gen_inst/fy_reg_3_/CLK ifmap_radr_gen_inst/fy_reg_2_/CLK ifmap_radr_gen_inst/fy_reg_1_/CLK ifmap_radr_gen_inst/fy_reg_0_/CLK ifmap_radr_gen_inst/ic1_reg_9_/CLK}]
append_to_collection __coll_8 [get_pins {ifmap_radr_gen_inst/ic1_reg_8_/CLK ifmap_radr_gen_inst/ic1_reg_7_/CLK ifmap_radr_gen_inst/ic1_reg_6_/CLK ifmap_radr_gen_inst/ic1_reg_5_/CLK ifmap_radr_gen_inst/ic1_reg_4_/CLK ifmap_radr_gen_inst/ic1_reg_3_/CLK ifmap_radr_gen_inst/ic1_reg_2_/CLK ifmap_radr_gen_inst/ic1_reg_1_/CLK ifmap_radr_gen_inst/ic1_reg_0_/CLK ifmap_radr_gen_inst/ox0_reg_9_/CLK ifmap_radr_gen_inst/ox0_reg_8_/CLK ifmap_radr_gen_inst/ox0_reg_7_/CLK ifmap_radr_gen_inst/ox0_reg_6_/CLK ifmap_radr_gen_inst/ox0_reg_5_/CLK ifmap_radr_gen_inst/ox0_reg_4_/CLK ifmap_radr_gen_inst/ox0_reg_3_/CLK ifmap_radr_gen_inst/ox0_reg_2_/CLK ifmap_radr_gen_inst/ox0_reg_1_/CLK ifmap_radr_gen_inst/ox0_reg_0_/CLK ifmap_radr_gen_inst/oy0_reg_9_/CLK ifmap_radr_gen_inst/oy0_reg_8_/CLK ifmap_radr_gen_inst/oy0_reg_7_/CLK ifmap_radr_gen_inst/oy0_reg_6_/CLK ifmap_radr_gen_inst/oy0_reg_5_/CLK ifmap_radr_gen_inst/oy0_reg_4_/CLK ifmap_radr_gen_inst/oy0_reg_3_/CLK ifmap_radr_gen_inst/oy0_reg_2_/CLK ifmap_radr_gen_inst/oy0_reg_1_/CLK ifmap_radr_gen_inst/oy0_reg_0_/CLK ifmap_radr_gen_inst/fx_reg_9_/CLK ifmap_radr_gen_inst/fx_reg_8_/CLK ifmap_radr_gen_inst/fx_reg_7_/CLK ifmap_radr_gen_inst/fx_reg_6_/CLK ifmap_radr_gen_inst/fx_reg_5_/CLK ifmap_radr_gen_inst/fx_reg_4_/CLK ifmap_radr_gen_inst/fx_reg_3_/CLK ifmap_radr_gen_inst/fx_reg_2_/CLK ifmap_radr_gen_inst/fx_reg_1_/CLK ifmap_radr_gen_inst/fx_reg_0_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_4_/CLK}]
append_to_collection __coll_8 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_1__col_reg_0__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_1__col_reg_1__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_1__col_reg_2__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_1__col_reg_3__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_2__col_reg_0__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_2__col_reg_1__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_2__col_reg_2__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_2__col_reg_3__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_3__col_reg_0__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_3__col_reg_1__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_3__col_reg_2__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_reg_3__col_reg_3__genblk1_skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_30_/CLK}]
append_to_collection __coll_8 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_7_/CLK}]
append_to_collection __coll_8 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_15_/CLK}]
append_to_collection __coll_8 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ifmap_r_reg_0_/CLK}]
append_to_collection __coll_8 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/ofmap_r_reg_0_/CLK}]
append_to_collection __coll_8 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_17_/CLK}]
append_to_collection __coll_8 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_2_/CLK}]
append_to_collection __coll_8 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ifmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_2_/CLK}]
append_to_collection __coll_8 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_3_/CLK}]
append_to_collection __coll_8 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_weight_r_reg/latch/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_4_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/weight_r_reg_0_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_31_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_30_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_29_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_28_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_27_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_26_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_25_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_24_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_23_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_22_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_21_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_20_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_19_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_18_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_17_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_16_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_15_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_14_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_13_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_12_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_11_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_10_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_9_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_8_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_7_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_6_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_5_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_4_/CLK}]
append_to_collection __coll_8 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_3_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_2_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_1_/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/ofmap_r_reg_0_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_31_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_30_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_29_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_28_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_27_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_26_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_25_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_24_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_23_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_22_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_21_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_20_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_19_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_18_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_17_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_16_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_15_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_14_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_13_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_12_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_11_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_10_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_9_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_8_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_31_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_30_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_29_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_28_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_27_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_26_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_25_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_24_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_23_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_22_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_21_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_20_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_19_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_18_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_17_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_16_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_15_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_14_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_13_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_12_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_11_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_10_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_9_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_8_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_31_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_30_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_29_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_28_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_27_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_26_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_25_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_24_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_23_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_22_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_21_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_20_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_19_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_18_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_17_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_16_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_15_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_14_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_13_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_12_/CLK}]
append_to_collection __coll_8 [get_pins {systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_11_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_10_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_9_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_8_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_31_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_30_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_29_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_28_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_27_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_26_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_25_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_24_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_23_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_22_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_21_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_20_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_19_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_18_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_17_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_16_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_15_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_14_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_13_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_12_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_11_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_10_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_9_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_8_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_31_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_30_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_29_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_28_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_27_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_26_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_25_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_24_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_23_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_22_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_21_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_20_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_19_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_18_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_17_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_16_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_15_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_14_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_13_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_12_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_11_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_10_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_9_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_8_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/r_reg_0_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_31_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_30_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_29_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_28_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_27_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_26_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_25_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_24_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_23_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_22_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_21_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_20_/CLK}]
append_to_collection __coll_8 [get_pins {systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_19_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_18_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_17_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_16_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_15_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_14_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_13_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_12_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_11_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_10_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_9_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_8_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_7_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_6_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_5_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_4_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_3_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_2_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_1_/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/r_reg_0_/CLK ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/clk0 ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/clk1 ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/clk0 ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/clk1 ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/clk0 ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/clk1 ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/clk0 ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/clk1 ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/clk0 ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/clk1 ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/clk0 ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/clk1 ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/clk0 ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/clk1 ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/clk0 ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/clk1 ofmap_buffer_inst/active_write_bank_r_reg/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_31_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_30_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_29_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_28_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_27_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_26_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_25_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_24_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_23_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_22_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_21_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_20_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_19_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_18_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_17_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_16_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_15_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_14_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_13_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_12_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_11_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_10_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_9_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_8_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_7_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_6_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_5_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_4_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_3_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_2_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_1_/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/r_reg_0_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_31_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_30_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_29_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_28_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_27_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_26_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_25_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_24_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_23_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_22_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_21_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_20_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_19_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_18_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_17_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_16_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_15_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_14_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_13_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_12_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_11_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_10_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_9_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_8_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_7_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_6_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_5_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_4_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_3_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_2_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_1_/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/r_reg_0_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_31_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_30_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_29_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_28_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_27_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_26_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_25_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_24_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_23_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_22_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_21_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_20_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_19_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_18_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_17_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_16_/CLK}]
append_to_collection __coll_8 [get_pins {ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_15_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_14_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_13_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_12_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_11_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_10_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_9_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_8_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_7_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_6_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_5_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_4_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_3_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_2_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_1_/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/r_reg_0_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_31_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_30_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_29_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_28_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_27_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_26_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_25_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_24_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_23_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_22_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_21_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_20_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_19_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_18_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_17_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_16_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_15_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_14_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_13_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_12_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_11_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_10_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_9_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_8_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_7_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_6_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_5_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_4_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_3_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_2_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_1_/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/r_reg_0_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_31_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_30_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_29_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_28_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_27_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_26_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_25_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_24_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_23_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_22_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_21_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_20_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_19_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_18_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_17_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_16_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_15_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_14_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_13_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_12_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_11_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_10_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_9_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_8_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_7_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_6_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_5_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_4_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_3_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_2_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_1_/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/r_reg_0_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_31_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_30_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_29_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_28_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_27_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_26_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_25_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_24_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_23_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_22_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_21_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_20_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_19_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_18_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_17_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_16_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_15_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_14_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_13_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_12_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_11_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_10_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_9_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_8_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_7_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_6_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_5_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_4_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_3_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_2_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_1_/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/r_reg_0_/CLK ofmap_wadr_gen_inst/clk_gate_config_block_max_reg/latch/CLK ofmap_wadr_gen_inst/clk_gate_adr_r_reg/latch/CLK ofmap_wadr_gen_inst/config_block_max_reg_7_/CLK ofmap_wadr_gen_inst/config_block_max_reg_6_/CLK ofmap_wadr_gen_inst/config_block_max_reg_5_/CLK ofmap_wadr_gen_inst/config_block_max_reg_4_/CLK ofmap_wadr_gen_inst/config_block_max_reg_3_/CLK ofmap_wadr_gen_inst/config_block_max_reg_2_/CLK ofmap_wadr_gen_inst/config_block_max_reg_1_/CLK ofmap_wadr_gen_inst/config_block_max_reg_0_/CLK ofmap_wadr_gen_inst/adr_r_reg_0_/CLK ofmap_wadr_gen_inst/adr_r_reg_1_/CLK ofmap_wadr_gen_inst/adr_r_reg_2_/CLK ofmap_wadr_gen_inst/adr_r_reg_3_/CLK ofmap_wadr_gen_inst/adr_r_reg_4_/CLK ofmap_wadr_gen_inst/adr_r_reg_5_/CLK}]
append_to_collection __coll_8 [get_pins {ofmap_wadr_gen_inst/adr_r_reg_6_/CLK ofmap_wadr_gen_inst/adr_r_reg_7_/CLK ofmap_radr_gen_inst/clk_gate_config_block_max_reg/latch/CLK ofmap_radr_gen_inst/clk_gate_adr_r_reg/latch/CLK ofmap_radr_gen_inst/config_block_max_reg_7_/CLK ofmap_radr_gen_inst/config_block_max_reg_6_/CLK ofmap_radr_gen_inst/config_block_max_reg_5_/CLK ofmap_radr_gen_inst/config_block_max_reg_4_/CLK ofmap_radr_gen_inst/config_block_max_reg_3_/CLK ofmap_radr_gen_inst/config_block_max_reg_2_/CLK ofmap_radr_gen_inst/config_block_max_reg_1_/CLK ofmap_radr_gen_inst/config_block_max_reg_0_/CLK ofmap_radr_gen_inst/adr_r_reg_0_/CLK ofmap_radr_gen_inst/adr_r_reg_1_/CLK ofmap_radr_gen_inst/adr_r_reg_2_/CLK ofmap_radr_gen_inst/adr_r_reg_3_/CLK ofmap_radr_gen_inst/adr_r_reg_4_/CLK ofmap_radr_gen_inst/adr_r_reg_5_/CLK ofmap_radr_gen_inst/adr_r_reg_6_/CLK ofmap_radr_gen_inst/adr_r_reg_7_/CLK ofmap_wb_radr_gen_inst/clk_gate_config_block_max_reg/latch/CLK ofmap_wb_radr_gen_inst/clk_gate_adr_r_reg/latch/CLK ofmap_wb_radr_gen_inst/config_block_max_reg_7_/CLK ofmap_wb_radr_gen_inst/config_block_max_reg_6_/CLK ofmap_wb_radr_gen_inst/config_block_max_reg_5_/CLK ofmap_wb_radr_gen_inst/config_block_max_reg_4_/CLK ofmap_wb_radr_gen_inst/config_block_max_reg_3_/CLK ofmap_wb_radr_gen_inst/config_block_max_reg_2_/CLK ofmap_wb_radr_gen_inst/config_block_max_reg_1_/CLK ofmap_wb_radr_gen_inst/config_block_max_reg_0_/CLK ofmap_wb_radr_gen_inst/adr_r_reg_0_/CLK ofmap_wb_radr_gen_inst/adr_r_reg_1_/CLK ofmap_wb_radr_gen_inst/adr_r_reg_2_/CLK ofmap_wb_radr_gen_inst/adr_r_reg_3_/CLK ofmap_wb_radr_gen_inst/adr_r_reg_4_/CLK ofmap_wb_radr_gen_inst/adr_r_reg_5_/CLK ofmap_wb_radr_gen_inst/adr_r_reg_6_/CLK ofmap_wb_radr_gen_inst/adr_r_reg_7_/CLK ifmap_aggregator_inst/count_r_reg_0_/CLK ifmap_aggregator_inst/receiver_enq_reg/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__15_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__14_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__13_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__12_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__11_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__10_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__9_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__8_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__7_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__6_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__5_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__4_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__3_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__2_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__1_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_1__0_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__15_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__14_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__13_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__12_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__11_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__10_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__9_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__8_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__7_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__6_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__5_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__4_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__3_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__2_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__1_/CLK ifmap_aggregator_inst/receiver_data_unpacked_reg_0__0_/CLK ifmap_weight_fifo_inst/fifo_inst/not_ring_full_reg/CLK ifmap_weight_fifo_inst/fifo_inst/tail_reg_0_/CLK ifmap_weight_fifo_inst/fifo_inst/ring_empty_reg/CLK ifmap_weight_fifo_inst/fifo_inst/hasodata_reg/CLK ifmap_weight_fifo_inst/fifo_inst/head_reg_0_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__16_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__15_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__14_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__13_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__12_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__11_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__10_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__9_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__8_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__7_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__6_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__5_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__4_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__3_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__2_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__1_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_0__0_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__16_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_16_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__15_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_15_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__14_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_14_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__13_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_13_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__12_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_12_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__11_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_11_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__10_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_10_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__9_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_9_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__8_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_8_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__7_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_7_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__6_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_6_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__5_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_5_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__4_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_4_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__3_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_3_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__2_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_2_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__1_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_1_/CLK ifmap_weight_fifo_inst/fifo_inst/arr_reg_1__0_/CLK ifmap_weight_fifo_inst/fifo_inst/D_OUT_reg_0_/CLK weight_aggregator_inst/count_r_reg_0_/CLK weight_aggregator_inst/receiver_enq_reg/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__15_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__14_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__13_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__12_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__11_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__10_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__9_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__8_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__7_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__6_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__5_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__4_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__3_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__2_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_1__1_/CLK}]
append_to_collection __coll_8 [get_pins {weight_aggregator_inst/receiver_data_unpacked_reg_1__0_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__15_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__14_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__13_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__12_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__11_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__10_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__9_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__8_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__7_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__6_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__5_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__4_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__3_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__2_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__1_/CLK weight_aggregator_inst/receiver_data_unpacked_reg_0__0_/CLK ofmap_fifo_inst/fifo_inst/not_ring_full_reg/CLK ofmap_fifo_inst/fifo_inst/tail_reg_0_/CLK ofmap_fifo_inst/fifo_inst/ring_empty_reg/CLK ofmap_fifo_inst/fifo_inst/hasodata_reg/CLK ofmap_fifo_inst/fifo_inst/head_reg_0_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__31_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__30_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__29_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__28_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__27_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__26_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__25_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__24_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__23_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__22_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__21_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__20_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__19_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__18_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__17_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__16_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__15_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__14_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__13_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__12_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__11_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__10_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__9_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__8_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__7_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__6_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__5_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__4_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__3_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__2_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__1_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_0__0_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__31_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_31_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__30_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_30_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__29_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_29_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__28_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_28_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__27_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_27_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__26_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_26_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__25_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_25_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__24_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_24_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__23_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_23_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__22_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_22_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__21_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_21_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__20_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_20_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__19_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_19_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__18_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_18_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__17_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_17_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__16_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_16_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__15_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_15_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__14_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_14_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__13_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_13_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__12_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_12_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__11_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_11_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__10_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_10_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__9_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_9_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__8_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_8_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__7_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_7_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__6_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_6_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__5_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_5_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__4_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_4_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__3_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_3_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__2_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_2_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__1_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_1_/CLK ofmap_fifo_inst/fifo_inst/arr_reg_1__0_/CLK ofmap_fifo_inst/fifo_inst/D_OUT_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/not_ring_full_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/tail_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/ring_empty_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/hasodata_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/head_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__31_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__30_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__29_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__28_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__27_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__26_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__25_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__24_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__23_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__22_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__21_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__20_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__19_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__18_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__17_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__16_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__15_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__14_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__13_/CLK}]
append_to_collection __coll_8 [get_pins {ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__12_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__11_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__10_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__9_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__8_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__7_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__6_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__5_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__4_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__3_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__2_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__1_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_0__0_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__31_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_31_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__30_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_30_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__29_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_29_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__28_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_28_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__27_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_27_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__26_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_26_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__25_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_25_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__24_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_24_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__23_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_23_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__22_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_22_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__21_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_21_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__20_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_20_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__19_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_19_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__18_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_18_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__17_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_17_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__16_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_16_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__15_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_15_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__14_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_14_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__13_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_13_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__12_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_12_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__11_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_11_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__10_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_10_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__9_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_9_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__8_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_8_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__7_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_7_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__6_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_6_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__5_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_5_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__4_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_4_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__3_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_3_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__2_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_2_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__1_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_1_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/arr_reg_1__0_/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/D_OUT_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/not_ring_full_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/tail_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/ring_empty_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/hasodata_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/head_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__31_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__30_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__29_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__28_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__27_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__26_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__25_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__24_/CLK}]
append_to_collection __coll_8 [get_pins {ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__23_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__22_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__21_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__20_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__19_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__18_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__17_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__16_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__15_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__14_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__13_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__12_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__11_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__10_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__9_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__8_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__7_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__6_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__5_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__4_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__3_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__2_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__1_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_0__0_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__31_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_31_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__30_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_30_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__29_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_29_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__28_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_28_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__27_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_27_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__26_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_26_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__25_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_25_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__24_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_24_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__23_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_23_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__22_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_22_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__21_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_21_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__20_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_20_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__19_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_19_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__18_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_18_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__17_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_17_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__16_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_16_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__15_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_15_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__14_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_14_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__13_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_13_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__12_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_12_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__11_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_11_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__10_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_10_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__9_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_9_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__8_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_8_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__7_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_7_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__6_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_6_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__5_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_5_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__4_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_4_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__3_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_3_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__2_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_2_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__1_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_1_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/arr_reg_1__0_/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/D_OUT_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/not_ring_full_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/tail_reg_0_/CLK}]
append_to_collection __coll_8 [get_pins {ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/ring_empty_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/hasodata_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/head_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__31_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__30_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__29_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__28_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__27_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__26_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__25_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__24_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__23_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__22_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__21_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__20_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__19_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__18_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__17_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__16_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__15_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__14_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__13_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__12_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__11_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__10_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__9_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__8_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__7_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__6_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__5_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__4_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__3_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__2_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__1_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_0__0_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__31_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_31_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__30_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_30_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__29_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_29_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__28_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_28_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__27_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_27_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__26_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_26_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__25_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_25_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__24_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_24_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__23_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_23_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__22_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_22_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__21_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_21_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__20_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_20_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__19_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_19_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__18_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_18_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__17_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_17_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__16_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_16_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__15_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_15_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__14_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_14_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__13_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_13_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__12_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_12_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__11_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_11_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__10_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_10_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__9_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_9_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__8_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_8_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__7_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_7_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__6_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_6_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__5_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_5_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__4_/CLK}]
append_to_collection __coll_8 [get_pins {ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_4_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__3_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_3_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__2_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_2_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__1_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_1_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/arr_reg_1__0_/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/D_OUT_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/not_ring_full_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/tail_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/ring_empty_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/hasodata_reg/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/head_reg_0_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__31_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__30_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__29_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__28_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__27_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__26_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__25_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__24_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__23_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__22_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__21_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__20_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__19_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__18_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__17_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__16_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__15_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__14_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__13_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__12_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__11_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__10_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__9_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__8_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__7_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__6_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__5_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__4_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__3_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__2_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__1_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_0__0_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__31_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_31_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__30_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_30_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__29_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_29_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__28_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_28_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__27_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_27_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__26_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_26_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__25_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_25_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__24_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_24_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__23_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_23_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__22_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_22_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__21_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_21_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__20_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_20_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__19_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_19_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__18_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_18_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__17_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_17_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__16_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_16_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__15_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_15_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__14_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_14_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__13_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_13_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__12_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_12_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__11_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_11_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__10_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_10_/CLK}]
append_to_collection __coll_8 [get_pins {ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__9_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_9_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__8_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_8_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__7_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_7_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__6_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_6_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__5_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_5_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__4_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_4_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__3_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_3_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__2_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_2_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__1_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_1_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/arr_reg_1__0_/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/D_OUT_reg_0_/CLK ofmap_deaggregator_inst/select_r_reg_0_/CLK ofmap_deaggregator_inst/select_r_reg_1_/CLK ofmap_deaggregator_inst/sender_deq_r_reg/CLK ofmap_deaggregator_inst/fifo_elements_r_reg_1_/CLK ofmap_deaggregator_inst/fifo_elements_r_reg_0_/CLK params_fifo_inst/fifo_inst/not_ring_full_reg/CLK params_fifo_inst/fifo_inst/tail_reg_0_/CLK params_fifo_inst/fifo_inst/ring_empty_reg/CLK params_fifo_inst/fifo_inst/hasodata_reg/CLK params_fifo_inst/fifo_inst/head_reg_0_/CLK params_fifo_inst/fifo_inst/arr_reg_0__15_/CLK params_fifo_inst/fifo_inst/arr_reg_0__14_/CLK params_fifo_inst/fifo_inst/arr_reg_0__13_/CLK params_fifo_inst/fifo_inst/arr_reg_0__12_/CLK params_fifo_inst/fifo_inst/arr_reg_0__11_/CLK params_fifo_inst/fifo_inst/arr_reg_0__10_/CLK params_fifo_inst/fifo_inst/arr_reg_0__9_/CLK params_fifo_inst/fifo_inst/arr_reg_0__8_/CLK params_fifo_inst/fifo_inst/arr_reg_0__7_/CLK params_fifo_inst/fifo_inst/arr_reg_0__6_/CLK params_fifo_inst/fifo_inst/arr_reg_0__5_/CLK params_fifo_inst/fifo_inst/arr_reg_0__4_/CLK params_fifo_inst/fifo_inst/arr_reg_0__3_/CLK params_fifo_inst/fifo_inst/arr_reg_0__2_/CLK params_fifo_inst/fifo_inst/arr_reg_0__1_/CLK params_fifo_inst/fifo_inst/arr_reg_0__0_/CLK params_fifo_inst/fifo_inst/arr_reg_1__15_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_15_/CLK params_fifo_inst/fifo_inst/arr_reg_1__14_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_14_/CLK params_fifo_inst/fifo_inst/arr_reg_1__13_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_13_/CLK params_fifo_inst/fifo_inst/arr_reg_1__12_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_12_/CLK params_fifo_inst/fifo_inst/arr_reg_1__11_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_11_/CLK params_fifo_inst/fifo_inst/arr_reg_1__10_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_10_/CLK params_fifo_inst/fifo_inst/arr_reg_1__9_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_9_/CLK params_fifo_inst/fifo_inst/arr_reg_1__8_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_8_/CLK params_fifo_inst/fifo_inst/arr_reg_1__7_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_7_/CLK params_fifo_inst/fifo_inst/arr_reg_1__6_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_6_/CLK params_fifo_inst/fifo_inst/arr_reg_1__5_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_5_/CLK params_fifo_inst/fifo_inst/arr_reg_1__4_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_4_/CLK params_fifo_inst/fifo_inst/arr_reg_1__3_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_3_/CLK params_fifo_inst/fifo_inst/arr_reg_1__2_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_2_/CLK params_fifo_inst/fifo_inst/arr_reg_1__1_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_1_/CLK params_fifo_inst/fifo_inst/arr_reg_1__0_/CLK params_fifo_inst/fifo_inst/D_OUT_reg_0_/CLK conv_controller_inst/clk_gate_config_r_reg_33_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_32_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_31_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_30_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_29_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_28_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_27_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_26_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_25_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_24_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_23_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_22_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_20_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_18_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_16_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_14_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_12_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_10_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_8_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_6_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_4_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_2_/latch/CLK conv_controller_inst/clk_gate_config_r_reg_0_/latch/CLK conv_controller_inst/clk_gate_ofmap_wbadr_r_reg/latch/CLK conv_controller_inst/ofmap_skew_en_reg/CLK conv_controller_inst/oc1_r_reg_31_/CLK conv_controller_inst/oc1_r_reg_30_/CLK conv_controller_inst/oc1_r_reg_29_/CLK conv_controller_inst/oc1_r_reg_28_/CLK conv_controller_inst/oc1_r_reg_27_/CLK conv_controller_inst/oc1_r_reg_26_/CLK conv_controller_inst/oc1_r_reg_25_/CLK conv_controller_inst/oc1_r_reg_24_/CLK conv_controller_inst/oc1_r_reg_23_/CLK conv_controller_inst/oc1_r_reg_22_/CLK conv_controller_inst/oc1_r_reg_21_/CLK conv_controller_inst/oc1_r_reg_20_/CLK conv_controller_inst/oc1_r_reg_19_/CLK conv_controller_inst/oc1_r_reg_18_/CLK conv_controller_inst/oc1_r_reg_17_/CLK conv_controller_inst/oc1_r_reg_16_/CLK conv_controller_inst/oc1_r_reg_15_/CLK conv_controller_inst/oc1_r_reg_14_/CLK conv_controller_inst/oc1_r_reg_13_/CLK conv_controller_inst/oc1_r_reg_12_/CLK conv_controller_inst/oc1_r_reg_11_/CLK conv_controller_inst/oc1_r_reg_10_/CLK conv_controller_inst/oc1_r_reg_9_/CLK conv_controller_inst/oc1_r_reg_8_/CLK conv_controller_inst/oc1_r_reg_7_/CLK conv_controller_inst/oc1_r_reg_6_/CLK conv_controller_inst/oc1_r_reg_5_/CLK conv_controller_inst/oc1_r_reg_4_/CLK conv_controller_inst/oc1_r_reg_3_/CLK conv_controller_inst/oc1_r_reg_2_/CLK conv_controller_inst/oc1_r_reg_1_/CLK conv_controller_inst/oc1_r_reg_0_/CLK conv_controller_inst/state_r_reg_1_/CLK conv_controller_inst/state_r_reg_0_/CLK conv_controller_inst/config_r_reg_33__7_/CLK conv_controller_inst/config_r_reg_33__6_/CLK conv_controller_inst/config_r_reg_33__5_/CLK conv_controller_inst/config_r_reg_33__4_/CLK conv_controller_inst/config_r_reg_33__3_/CLK conv_controller_inst/config_r_reg_33__2_/CLK conv_controller_inst/config_r_reg_33__1_/CLK conv_controller_inst/config_r_reg_33__0_/CLK conv_controller_inst/config_r_reg_32__7_/CLK conv_controller_inst/config_r_reg_32__6_/CLK conv_controller_inst/config_r_reg_32__5_/CLK}]
append_to_collection __coll_8 [get_pins {conv_controller_inst/config_r_reg_32__4_/CLK conv_controller_inst/config_r_reg_32__3_/CLK conv_controller_inst/config_r_reg_32__2_/CLK conv_controller_inst/config_r_reg_32__1_/CLK conv_controller_inst/config_r_reg_32__0_/CLK conv_controller_inst/config_r_reg_31__7_/CLK conv_controller_inst/config_r_reg_31__6_/CLK conv_controller_inst/config_r_reg_31__5_/CLK conv_controller_inst/config_r_reg_31__4_/CLK conv_controller_inst/config_r_reg_31__3_/CLK conv_controller_inst/config_r_reg_31__2_/CLK conv_controller_inst/config_r_reg_31__1_/CLK conv_controller_inst/config_r_reg_31__0_/CLK conv_controller_inst/config_r_reg_30__7_/CLK conv_controller_inst/config_r_reg_30__6_/CLK conv_controller_inst/config_r_reg_30__5_/CLK conv_controller_inst/config_r_reg_30__4_/CLK conv_controller_inst/config_r_reg_30__3_/CLK conv_controller_inst/config_r_reg_30__2_/CLK conv_controller_inst/config_r_reg_30__1_/CLK conv_controller_inst/config_r_reg_30__0_/CLK conv_controller_inst/config_r_reg_29__7_/CLK conv_controller_inst/config_r_reg_29__6_/CLK conv_controller_inst/config_r_reg_29__5_/CLK conv_controller_inst/config_r_reg_29__4_/CLK conv_controller_inst/config_r_reg_29__3_/CLK conv_controller_inst/config_r_reg_29__2_/CLK conv_controller_inst/config_r_reg_29__1_/CLK conv_controller_inst/config_r_reg_29__0_/CLK conv_controller_inst/config_r_reg_28__7_/CLK conv_controller_inst/config_r_reg_28__6_/CLK conv_controller_inst/config_r_reg_28__5_/CLK conv_controller_inst/config_r_reg_28__4_/CLK conv_controller_inst/config_r_reg_28__3_/CLK conv_controller_inst/config_r_reg_28__2_/CLK conv_controller_inst/config_r_reg_28__1_/CLK conv_controller_inst/config_r_reg_28__0_/CLK conv_controller_inst/config_r_reg_27__7_/CLK conv_controller_inst/config_r_reg_27__6_/CLK conv_controller_inst/config_r_reg_27__5_/CLK conv_controller_inst/config_r_reg_27__4_/CLK conv_controller_inst/config_r_reg_27__3_/CLK conv_controller_inst/config_r_reg_27__2_/CLK conv_controller_inst/config_r_reg_27__1_/CLK conv_controller_inst/config_r_reg_27__0_/CLK conv_controller_inst/config_r_reg_26__7_/CLK conv_controller_inst/config_r_reg_26__6_/CLK conv_controller_inst/config_r_reg_26__5_/CLK conv_controller_inst/config_r_reg_26__4_/CLK conv_controller_inst/config_r_reg_26__3_/CLK conv_controller_inst/config_r_reg_26__2_/CLK conv_controller_inst/config_r_reg_26__1_/CLK conv_controller_inst/config_r_reg_26__0_/CLK conv_controller_inst/config_r_reg_25__7_/CLK conv_controller_inst/config_r_reg_25__6_/CLK conv_controller_inst/config_r_reg_25__5_/CLK conv_controller_inst/config_r_reg_25__4_/CLK conv_controller_inst/config_r_reg_25__3_/CLK conv_controller_inst/config_r_reg_25__2_/CLK conv_controller_inst/config_r_reg_25__1_/CLK conv_controller_inst/config_r_reg_25__0_/CLK conv_controller_inst/config_r_reg_24__7_/CLK conv_controller_inst/config_r_reg_24__6_/CLK conv_controller_inst/config_r_reg_24__5_/CLK conv_controller_inst/config_r_reg_24__4_/CLK conv_controller_inst/config_r_reg_24__3_/CLK conv_controller_inst/config_r_reg_24__2_/CLK conv_controller_inst/config_r_reg_24__1_/CLK conv_controller_inst/config_r_reg_24__0_/CLK conv_controller_inst/config_r_reg_23__7_/CLK conv_controller_inst/config_r_reg_23__6_/CLK conv_controller_inst/config_r_reg_23__5_/CLK conv_controller_inst/config_r_reg_23__4_/CLK conv_controller_inst/config_r_reg_23__3_/CLK conv_controller_inst/config_r_reg_23__2_/CLK conv_controller_inst/config_r_reg_23__1_/CLK conv_controller_inst/config_r_reg_23__0_/CLK conv_controller_inst/config_r_reg_22__7_/CLK conv_controller_inst/config_r_reg_22__6_/CLK conv_controller_inst/config_r_reg_22__5_/CLK conv_controller_inst/config_r_reg_22__4_/CLK conv_controller_inst/config_r_reg_22__3_/CLK conv_controller_inst/config_r_reg_22__2_/CLK conv_controller_inst/config_r_reg_22__1_/CLK conv_controller_inst/config_r_reg_22__0_/CLK conv_controller_inst/config_r_reg_21__1_/CLK conv_controller_inst/config_r_reg_21__0_/CLK conv_controller_inst/config_r_reg_20__7_/CLK conv_controller_inst/config_r_reg_20__6_/CLK conv_controller_inst/config_r_reg_20__5_/CLK conv_controller_inst/config_r_reg_20__4_/CLK conv_controller_inst/config_r_reg_20__3_/CLK conv_controller_inst/config_r_reg_20__2_/CLK conv_controller_inst/config_r_reg_20__1_/CLK conv_controller_inst/config_r_reg_20__0_/CLK conv_controller_inst/config_r_reg_19__1_/CLK conv_controller_inst/config_r_reg_19__0_/CLK conv_controller_inst/config_r_reg_18__7_/CLK conv_controller_inst/config_r_reg_18__6_/CLK conv_controller_inst/config_r_reg_18__5_/CLK conv_controller_inst/config_r_reg_18__4_/CLK conv_controller_inst/config_r_reg_18__3_/CLK conv_controller_inst/config_r_reg_18__2_/CLK conv_controller_inst/config_r_reg_18__1_/CLK conv_controller_inst/config_r_reg_18__0_/CLK conv_controller_inst/config_r_reg_17__1_/CLK conv_controller_inst/config_r_reg_17__0_/CLK conv_controller_inst/config_r_reg_16__7_/CLK conv_controller_inst/config_r_reg_16__6_/CLK conv_controller_inst/config_r_reg_16__5_/CLK conv_controller_inst/config_r_reg_16__4_/CLK conv_controller_inst/config_r_reg_16__3_/CLK conv_controller_inst/config_r_reg_16__2_/CLK conv_controller_inst/config_r_reg_16__1_/CLK conv_controller_inst/config_r_reg_16__0_/CLK conv_controller_inst/config_r_reg_15__1_/CLK conv_controller_inst/config_r_reg_15__0_/CLK conv_controller_inst/config_r_reg_14__7_/CLK conv_controller_inst/config_r_reg_14__6_/CLK conv_controller_inst/config_r_reg_14__5_/CLK conv_controller_inst/config_r_reg_14__4_/CLK conv_controller_inst/config_r_reg_14__3_/CLK conv_controller_inst/config_r_reg_14__2_/CLK conv_controller_inst/config_r_reg_14__1_/CLK conv_controller_inst/config_r_reg_14__0_/CLK conv_controller_inst/config_r_reg_13__1_/CLK conv_controller_inst/config_r_reg_13__0_/CLK conv_controller_inst/config_r_reg_12__7_/CLK conv_controller_inst/config_r_reg_12__6_/CLK conv_controller_inst/config_r_reg_12__5_/CLK conv_controller_inst/config_r_reg_12__4_/CLK conv_controller_inst/config_r_reg_12__3_/CLK conv_controller_inst/config_r_reg_12__2_/CLK conv_controller_inst/config_r_reg_12__1_/CLK conv_controller_inst/config_r_reg_12__0_/CLK conv_controller_inst/config_r_reg_11__1_/CLK conv_controller_inst/config_r_reg_11__0_/CLK conv_controller_inst/config_r_reg_10__7_/CLK conv_controller_inst/config_r_reg_10__6_/CLK conv_controller_inst/config_r_reg_10__5_/CLK conv_controller_inst/config_r_reg_10__4_/CLK conv_controller_inst/config_r_reg_10__3_/CLK conv_controller_inst/config_r_reg_10__2_/CLK conv_controller_inst/config_r_reg_10__1_/CLK conv_controller_inst/config_r_reg_10__0_/CLK conv_controller_inst/config_r_reg_9__1_/CLK conv_controller_inst/config_r_reg_9__0_/CLK conv_controller_inst/config_r_reg_8__7_/CLK conv_controller_inst/config_r_reg_8__6_/CLK conv_controller_inst/config_r_reg_8__5_/CLK conv_controller_inst/config_r_reg_8__4_/CLK conv_controller_inst/config_r_reg_8__3_/CLK conv_controller_inst/config_r_reg_8__2_/CLK conv_controller_inst/config_r_reg_8__1_/CLK conv_controller_inst/config_r_reg_8__0_/CLK conv_controller_inst/config_r_reg_7__1_/CLK conv_controller_inst/config_r_reg_7__0_/CLK conv_controller_inst/config_r_reg_6__7_/CLK conv_controller_inst/config_r_reg_6__6_/CLK conv_controller_inst/config_r_reg_6__5_/CLK conv_controller_inst/config_r_reg_6__4_/CLK conv_controller_inst/config_r_reg_6__3_/CLK conv_controller_inst/config_r_reg_6__2_/CLK conv_controller_inst/config_r_reg_6__1_/CLK conv_controller_inst/config_r_reg_6__0_/CLK conv_controller_inst/config_r_reg_4__7_/CLK conv_controller_inst/config_r_reg_4__6_/CLK}]
append_to_collection __coll_8 [get_pins {conv_controller_inst/config_r_reg_4__5_/CLK conv_controller_inst/config_r_reg_4__4_/CLK conv_controller_inst/config_r_reg_4__3_/CLK conv_controller_inst/config_r_reg_4__2_/CLK conv_controller_inst/config_r_reg_4__1_/CLK conv_controller_inst/config_r_reg_4__0_/CLK conv_controller_inst/config_r_reg_3__1_/CLK conv_controller_inst/config_r_reg_3__0_/CLK conv_controller_inst/config_r_reg_2__7_/CLK conv_controller_inst/config_r_reg_2__6_/CLK conv_controller_inst/config_r_reg_2__5_/CLK conv_controller_inst/config_r_reg_2__4_/CLK conv_controller_inst/config_r_reg_2__3_/CLK conv_controller_inst/config_r_reg_2__2_/CLK conv_controller_inst/config_r_reg_2__1_/CLK conv_controller_inst/config_r_reg_2__0_/CLK conv_controller_inst/config_r_reg_1__1_/CLK conv_controller_inst/config_r_reg_1__0_/CLK conv_controller_inst/config_r_reg_0__7_/CLK conv_controller_inst/config_r_reg_0__6_/CLK conv_controller_inst/config_r_reg_0__5_/CLK conv_controller_inst/config_r_reg_0__4_/CLK conv_controller_inst/config_r_reg_0__3_/CLK conv_controller_inst/config_r_reg_0__2_/CLK conv_controller_inst/config_r_reg_0__1_/CLK conv_controller_inst/config_r_reg_0__0_/CLK conv_controller_inst/config_en_reg/CLK conv_controller_inst/ifmap_wadr_r_reg_10_/CLK conv_controller_inst/ifmap_wadr_r_reg_9_/CLK conv_controller_inst/ifmap_wadr_r_reg_8_/CLK conv_controller_inst/ifmap_wadr_r_reg_7_/CLK conv_controller_inst/ifmap_wadr_r_reg_6_/CLK conv_controller_inst/ifmap_wadr_r_reg_5_/CLK conv_controller_inst/ifmap_wadr_r_reg_4_/CLK conv_controller_inst/ifmap_wadr_r_reg_3_/CLK conv_controller_inst/ifmap_wadr_r_reg_2_/CLK conv_controller_inst/ifmap_wadr_r_reg_1_/CLK conv_controller_inst/ifmap_wadr_r_reg_0_/CLK conv_controller_inst/weight_wadr_r_reg_10_/CLK conv_controller_inst/weight_wadr_r_reg_9_/CLK conv_controller_inst/weight_wadr_r_reg_8_/CLK conv_controller_inst/weight_wadr_r_reg_7_/CLK conv_controller_inst/weight_wadr_r_reg_6_/CLK conv_controller_inst/weight_wadr_r_reg_5_/CLK conv_controller_inst/weight_wadr_r_reg_4_/CLK conv_controller_inst/weight_wadr_r_reg_3_/CLK conv_controller_inst/weight_wadr_r_reg_2_/CLK conv_controller_inst/weight_wadr_r_reg_1_/CLK conv_controller_inst/weight_wadr_r_reg_0_/CLK conv_controller_inst/weight_switch_banks_reg/CLK conv_controller_inst/ifmap_switch_banks_reg/CLK conv_controller_inst/ofmap_switch_banks_reg/CLK conv_controller_inst/ofmap_db_empty_n_reg/CLK conv_controller_inst/ofmap_wbadr_r_reg_8_/CLK conv_controller_inst/ofmap_wbadr_r_reg_7_/CLK conv_controller_inst/ofmap_wbadr_r_reg_6_/CLK conv_controller_inst/ofmap_wbadr_r_reg_5_/CLK conv_controller_inst/ofmap_wbadr_r_reg_4_/CLK conv_controller_inst/ofmap_wbadr_r_reg_3_/CLK conv_controller_inst/ofmap_wbadr_r_reg_2_/CLK conv_controller_inst/ofmap_wbadr_r_reg_1_/CLK conv_controller_inst/ofmap_wbadr_r_reg_0_/CLK conv_controller_inst/loop_counter_r_reg_31_/CLK conv_controller_inst/loop_counter_r_reg_30_/CLK conv_controller_inst/loop_counter_r_reg_29_/CLK conv_controller_inst/loop_counter_r_reg_28_/CLK conv_controller_inst/loop_counter_r_reg_27_/CLK conv_controller_inst/loop_counter_r_reg_26_/CLK conv_controller_inst/loop_counter_r_reg_25_/CLK conv_controller_inst/loop_counter_r_reg_24_/CLK conv_controller_inst/loop_counter_r_reg_23_/CLK conv_controller_inst/loop_counter_r_reg_22_/CLK conv_controller_inst/loop_counter_r_reg_21_/CLK conv_controller_inst/loop_counter_r_reg_20_/CLK conv_controller_inst/loop_counter_r_reg_19_/CLK conv_controller_inst/loop_counter_r_reg_18_/CLK conv_controller_inst/loop_counter_r_reg_17_/CLK conv_controller_inst/loop_counter_r_reg_16_/CLK conv_controller_inst/loop_counter_r_reg_15_/CLK conv_controller_inst/loop_counter_r_reg_14_/CLK conv_controller_inst/loop_counter_r_reg_13_/CLK conv_controller_inst/loop_counter_r_reg_12_/CLK conv_controller_inst/loop_counter_r_reg_11_/CLK conv_controller_inst/loop_counter_r_reg_10_/CLK conv_controller_inst/loop_counter_r_reg_9_/CLK conv_controller_inst/loop_counter_r_reg_8_/CLK conv_controller_inst/loop_counter_r_reg_7_/CLK conv_controller_inst/loop_counter_r_reg_6_/CLK conv_controller_inst/loop_counter_r_reg_5_/CLK conv_controller_inst/loop_counter_r_reg_4_/CLK conv_controller_inst/loop_counter_r_reg_3_/CLK conv_controller_inst/loop_counter_r_reg_2_/CLK conv_controller_inst/loop_counter_r_reg_1_/CLK conv_controller_inst/loop_counter_r_reg_0_/CLK conv_controller_inst/ic1_fy_fx_r_reg_31_/CLK conv_controller_inst/ic1_fy_fx_r_reg_30_/CLK conv_controller_inst/ic1_fy_fx_r_reg_29_/CLK conv_controller_inst/ic1_fy_fx_r_reg_28_/CLK conv_controller_inst/ic1_fy_fx_r_reg_27_/CLK conv_controller_inst/ic1_fy_fx_r_reg_26_/CLK conv_controller_inst/ic1_fy_fx_r_reg_25_/CLK conv_controller_inst/ic1_fy_fx_r_reg_24_/CLK conv_controller_inst/ic1_fy_fx_r_reg_23_/CLK conv_controller_inst/ic1_fy_fx_r_reg_22_/CLK conv_controller_inst/ic1_fy_fx_r_reg_21_/CLK conv_controller_inst/ic1_fy_fx_r_reg_20_/CLK conv_controller_inst/ic1_fy_fx_r_reg_19_/CLK conv_controller_inst/ic1_fy_fx_r_reg_18_/CLK conv_controller_inst/ic1_fy_fx_r_reg_17_/CLK conv_controller_inst/ic1_fy_fx_r_reg_16_/CLK conv_controller_inst/ic1_fy_fx_r_reg_15_/CLK conv_controller_inst/ic1_fy_fx_r_reg_14_/CLK conv_controller_inst/ic1_fy_fx_r_reg_13_/CLK conv_controller_inst/ic1_fy_fx_r_reg_12_/CLK conv_controller_inst/ic1_fy_fx_r_reg_11_/CLK conv_controller_inst/ic1_fy_fx_r_reg_10_/CLK conv_controller_inst/ic1_fy_fx_r_reg_9_/CLK conv_controller_inst/ic1_fy_fx_r_reg_8_/CLK conv_controller_inst/ic1_fy_fx_r_reg_7_/CLK conv_controller_inst/ic1_fy_fx_r_reg_6_/CLK conv_controller_inst/ic1_fy_fx_r_reg_4_/CLK conv_controller_inst/ic1_fy_fx_r_reg_2_/CLK conv_controller_inst/ic1_fy_fx_r_reg_0_/CLK conv_controller_inst/weight_ren_reg/CLK conv_controller_inst/systolic_array_weight_wen_reg_3_/CLK conv_controller_inst/systolic_array_weight_wen_reg_2_/CLK conv_controller_inst/systolic_array_weight_wen_reg_1_/CLK conv_controller_inst/systolic_array_weight_wen_reg_0_/CLK conv_controller_inst/systolic_array_weight_en_reg/CLK conv_controller_inst/ifmap_ren_reg/CLK conv_controller_inst/systolic_array_en_reg/CLK conv_controller_inst/ofmap_wen_reg/CLK conv_controller_inst/ofmap_initialize_reg/CLK conv_controller_inst/ofmap_ren_reg/CLK conv_controller_inst/ic1_fy_fx_r_reg_3_/CLK conv_controller_inst/ic1_fy_fx_r_reg_1_/CLK conv_controller_inst/ic1_fy_fx_r_reg_5_/CLK conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone/CLK conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_1/CLK conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_2/CLK conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_3/CLK conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_4/CLK conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_5/CLK conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_6/CLK conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_7/CLK conv_controller_inst/clk_gate_ifmap_wadr_r_reg/latch_clone/CLK conv_controller_inst/clk_gate_ifmap_wadr_r_reg/latch_clone_1/CLK conv_controller_inst/clk_gate_ifmap_wadr_r_reg/latch_clone_2/CLK conv_controller_inst/clk_gate_oc1_r_reg/latch_clone/CLK conv_controller_inst/clk_gate_oc1_r_reg/latch_clone_1/CLK conv_controller_inst/clk_gate_oc1_r_reg/latch_clone_2/CLK conv_controller_inst/clk_gate_oc1_r_reg/latch_clone_3/CLK conv_controller_inst/clk_gate_ofmap_skew_en_reg/latch_clone/CLK conv_controller_inst/clk_gate_ofmap_skew_en_reg/latch_clone_1/CLK params_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/CLK params_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/CLK}]
append_to_collection __coll_8 [get_pins {params_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/CLK params_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/CLK params_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/CLK params_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_4/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/CLK ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_4/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_4/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/CLK ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_4/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/CLK ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_4/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/CLK ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/CLK ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/CLK ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/CLK ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/CLK ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/CLK ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/CLK ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/CLK ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/CLK ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/CLK ofmap_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/CLK ofmap_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/CLK ofmap_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/CLK ofmap_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/CLK weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone/CLK weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_1/CLK weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_2/CLK weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone/CLK weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_1/CLK weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_2/CLK weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_3/CLK ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/CLK ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/CLK ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/CLK ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/CLK ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/CLK ifmap_weight_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/CLK ifmap_weight_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/CLK ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone/CLK}]
append_to_collection __coll_8 [get_pins {ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_1/CLK ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_2/CLK ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_3/CLK ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone/CLK ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_1/CLK ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_2/CLK ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_3/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_1/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_2/CLK ofmap_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_3/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_1/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_2/CLK ofmap_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_3/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_1/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_2/CLK ofmap_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_3/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_1/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_2/CLK ofmap_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_3/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_1/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_2/CLK ofmap_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_3/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_1/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_2/CLK ofmap_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_4/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_4/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/CLK}]
append_to_collection __coll_8 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_5/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_5/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/CLK systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone/CLK systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_1/CLK ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone/CLK ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone_1/CLK ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone_2/CLK ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone_3/CLK ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone_4/CLK ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone/CLK ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_1/CLK ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_2/CLK ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_3/CLK ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_4/CLK ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_5/CLK ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_6/CLK ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_7/CLK ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_8/CLK ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_9/CLK ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_10/CLK}]
append_to_collection __coll_8 [get_pins {weight_radr_gen_inst/clk_gate_adr_r_reg/latch_clone/CLK weight_radr_gen_inst/clk_gate_adr_r_reg/latch_clone_1/CLK}]
set __coll_9 [get_pins {weight_wadr_gen_inst/clk_gate_config_block_max_reg/latch/GATE weight_wadr_gen_inst/clk_gate_config_block_max_reg/latch/SCE weight_wadr_gen_inst/clk_gate_config_block_max_reg/latch/M0 weight_wadr_gen_inst/clk_gate_adr_r_reg/latch/GATE weight_wadr_gen_inst/clk_gate_adr_r_reg/latch/SCE weight_wadr_gen_inst/clk_gate_adr_r_reg/latch/M0 weight_radr_gen_inst/clk_gate_config_block_max_reg/latch/GATE weight_radr_gen_inst/clk_gate_config_block_max_reg/latch/SCE weight_radr_gen_inst/clk_gate_config_block_max_reg/latch/M0 ifmap_wadr_gen_inst/clk_gate_config_block_max_reg/latch/GATE ifmap_wadr_gen_inst/clk_gate_config_block_max_reg/latch/SCE ifmap_wadr_gen_inst/clk_gate_config_block_max_reg/latch/M0 ifmap_wadr_gen_inst/clk_gate_adr_r_reg/latch/GATE ifmap_wadr_gen_inst/clk_gate_adr_r_reg/latch/SCE ifmap_wadr_gen_inst/clk_gate_adr_r_reg/latch/M0 ifmap_radr_gen_inst/clk_gate_oy0_reg/latch/GATE ifmap_radr_gen_inst/clk_gate_oy0_reg/latch/SCE ifmap_radr_gen_inst/clk_gate_oy0_reg/latch/M0 systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch/GATE systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch/SCE systolic_array_with_skew_inst/ifmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch/M0 systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch/GATE systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch/SCE systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch/M0 systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch/GATE systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch/SCE systolic_array_with_skew_inst/ifmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch/M0 systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch/GATE systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch/SCE systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch/M0 systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch/GATE systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch/SCE systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/weight_in_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_weight_r_reg/latch/M0}]
append_to_collection __coll_9 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_weight_r_reg/latch/M0 systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_weight_r_reg/latch/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_weight_r_reg/latch/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_weight_r_reg/latch/M0 ofmap_wadr_gen_inst/clk_gate_config_block_max_reg/latch/GATE ofmap_wadr_gen_inst/clk_gate_config_block_max_reg/latch/SCE ofmap_wadr_gen_inst/clk_gate_config_block_max_reg/latch/M0 ofmap_wadr_gen_inst/clk_gate_adr_r_reg/latch/GATE ofmap_wadr_gen_inst/clk_gate_adr_r_reg/latch/SCE ofmap_wadr_gen_inst/clk_gate_adr_r_reg/latch/M0 ofmap_radr_gen_inst/clk_gate_config_block_max_reg/latch/GATE ofmap_radr_gen_inst/clk_gate_config_block_max_reg/latch/SCE ofmap_radr_gen_inst/clk_gate_config_block_max_reg/latch/M0 ofmap_radr_gen_inst/clk_gate_adr_r_reg/latch/GATE ofmap_radr_gen_inst/clk_gate_adr_r_reg/latch/SCE ofmap_radr_gen_inst/clk_gate_adr_r_reg/latch/M0 ofmap_wb_radr_gen_inst/clk_gate_config_block_max_reg/latch/GATE ofmap_wb_radr_gen_inst/clk_gate_config_block_max_reg/latch/SCE ofmap_wb_radr_gen_inst/clk_gate_config_block_max_reg/latch/M0 ofmap_wb_radr_gen_inst/clk_gate_adr_r_reg/latch/GATE ofmap_wb_radr_gen_inst/clk_gate_adr_r_reg/latch/SCE ofmap_wb_radr_gen_inst/clk_gate_adr_r_reg/latch/M0 conv_controller_inst/clk_gate_config_r_reg_33_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_33_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_33_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_32_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_32_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_32_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_31_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_31_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_31_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_30_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_30_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_30_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_29_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_29_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_29_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_28_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_28_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_28_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_27_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_27_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_27_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_26_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_26_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_26_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_25_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_25_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_25_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_24_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_24_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_24_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_23_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_23_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_23_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_22_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_22_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_22_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_20_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_20_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_20_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_18_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_18_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_18_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_16_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_16_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_16_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_14_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_14_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_14_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_12_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_12_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_12_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_10_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_10_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_10_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_8_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_8_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_8_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_6_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_6_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_6_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_4_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_4_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_4_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_2_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_2_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_2_/latch/M0 conv_controller_inst/clk_gate_config_r_reg_0_/latch/GATE conv_controller_inst/clk_gate_config_r_reg_0_/latch/SCE conv_controller_inst/clk_gate_config_r_reg_0_/latch/M0 conv_controller_inst/clk_gate_ofmap_wbadr_r_reg/latch/GATE conv_controller_inst/clk_gate_ofmap_wbadr_r_reg/latch/SCE conv_controller_inst/clk_gate_ofmap_wbadr_r_reg/latch/M0 conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone/GATE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone/SCE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_1/GATE}]
append_to_collection __coll_9 [get_pins {conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_1/SCE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_2/GATE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_2/SCE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_3/GATE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_3/SCE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_4/GATE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_4/SCE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_5/GATE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_5/SCE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_6/GATE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_6/SCE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_7/GATE conv_controller_inst/clk_gate_ofmap_switch_banks_reg/latch_clone_7/SCE conv_controller_inst/clk_gate_ifmap_wadr_r_reg/latch_clone/GATE conv_controller_inst/clk_gate_ifmap_wadr_r_reg/latch_clone/SCE conv_controller_inst/clk_gate_ifmap_wadr_r_reg/latch_clone_1/GATE conv_controller_inst/clk_gate_ifmap_wadr_r_reg/latch_clone_1/SCE conv_controller_inst/clk_gate_ifmap_wadr_r_reg/latch_clone_2/GATE conv_controller_inst/clk_gate_ifmap_wadr_r_reg/latch_clone_2/SCE conv_controller_inst/clk_gate_oc1_r_reg/latch_clone/GATE conv_controller_inst/clk_gate_oc1_r_reg/latch_clone/SCE conv_controller_inst/clk_gate_oc1_r_reg/latch_clone_1/GATE conv_controller_inst/clk_gate_oc1_r_reg/latch_clone_1/SCE conv_controller_inst/clk_gate_oc1_r_reg/latch_clone_2/GATE conv_controller_inst/clk_gate_oc1_r_reg/latch_clone_2/SCE conv_controller_inst/clk_gate_oc1_r_reg/latch_clone_3/GATE conv_controller_inst/clk_gate_oc1_r_reg/latch_clone_3/SCE conv_controller_inst/clk_gate_ofmap_skew_en_reg/latch_clone/GATE conv_controller_inst/clk_gate_ofmap_skew_en_reg/latch_clone/SCE conv_controller_inst/clk_gate_ofmap_skew_en_reg/latch_clone_1/GATE conv_controller_inst/clk_gate_ofmap_skew_en_reg/latch_clone_1/SCE params_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/GATE params_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/SCE params_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/GATE params_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/SCE params_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/GATE params_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/SCE params_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/GATE params_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/SCE params_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/GATE params_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/SCE params_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/GATE params_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/SCE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/GATE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/SCE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/GATE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/SCE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/GATE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/SCE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/GATE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/SCE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_4/GATE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_4/SCE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/GATE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/SCE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/GATE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/SCE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/GATE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/SCE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/GATE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/SCE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/GATE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/SCE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/GATE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/SCE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/GATE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/SCE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/GATE ofmap_deaggregator_inst/instantiate_fifos_3__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/SCE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/SCE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/SCE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/SCE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/SCE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_4/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_4/SCE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/SCE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/SCE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/SCE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/SCE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_4/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_4/SCE}]
append_to_collection __coll_9 [get_pins {ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/SCE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/SCE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/SCE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/GATE ofmap_deaggregator_inst/instantiate_fifos_2__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/SCE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/GATE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/SCE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/GATE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/SCE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/GATE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/SCE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/GATE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/SCE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_4/GATE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_4/SCE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/GATE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/SCE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/GATE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/SCE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/GATE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/SCE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/GATE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/SCE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/GATE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/SCE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/GATE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/SCE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/GATE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/SCE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/GATE ofmap_deaggregator_inst/instantiate_fifos_1__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/SCE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/GATE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/SCE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/GATE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/SCE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/GATE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/SCE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/GATE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/SCE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/GATE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/SCE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/GATE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/SCE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/GATE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/SCE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/GATE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/SCE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_4/GATE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_4/SCE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/GATE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/SCE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/GATE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/SCE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/GATE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/SCE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/GATE ofmap_deaggregator_inst/instantiate_fifos_0__fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/SCE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/GATE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/SCE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/GATE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/SCE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/GATE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/SCE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/GATE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_3/SCE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/GATE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/SCE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/GATE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/SCE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/GATE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_2/SCE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/GATE ofmap_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_3/SCE ofmap_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/GATE ofmap_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/SCE ofmap_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/GATE ofmap_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/SCE ofmap_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/GATE}]
append_to_collection __coll_9 [get_pins {ofmap_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_2/SCE ofmap_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/GATE ofmap_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_3/SCE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone/GATE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone/SCE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_1/GATE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_1/SCE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_2/GATE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_2/SCE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone/GATE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone/SCE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_1/GATE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_1/SCE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_2/GATE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_2/SCE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_3/GATE weight_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_3/SCE ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/GATE ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone/SCE ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/GATE ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_1/SCE ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/GATE ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_1_/latch_clone_2/SCE ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/GATE ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone/SCE ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/GATE ifmap_weight_fifo_inst/fifo_inst/clk_gate_arr_reg_0_/latch_clone_1/SCE ifmap_weight_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/GATE ifmap_weight_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone/SCE ifmap_weight_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/GATE ifmap_weight_fifo_inst/fifo_inst/clk_gate_D_OUT_reg/latch_clone_1/SCE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone/GATE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone/SCE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_1/GATE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_1/SCE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_2/GATE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_2/SCE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_3/GATE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_0_/latch_clone_3/SCE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone/GATE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone/SCE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_1/GATE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_1/SCE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_2/GATE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_2/SCE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_3/GATE ifmap_aggregator_inst/clk_gate_receiver_data_unpacked_reg_1_/latch_clone_3/SCE ofmap_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone/GATE ofmap_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone/SCE ofmap_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_1/GATE ofmap_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_1/SCE ofmap_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_2/GATE ofmap_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_2/SCE ofmap_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_3/GATE ofmap_skew_registers_inst/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_3/SCE ofmap_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone/GATE ofmap_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone/SCE ofmap_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_1/GATE ofmap_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_1/SCE ofmap_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_2/GATE ofmap_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_2/SCE ofmap_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_3/GATE ofmap_skew_registers_inst/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_3/SCE ofmap_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone/GATE ofmap_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone/SCE ofmap_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_1/GATE ofmap_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_1/SCE ofmap_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_2/GATE ofmap_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_2/SCE ofmap_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_3/GATE ofmap_skew_registers_inst/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_3/SCE ofmap_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone/GATE ofmap_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone/SCE ofmap_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_1/GATE ofmap_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_1/SCE ofmap_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_2/GATE ofmap_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_2/SCE ofmap_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_3/GATE ofmap_skew_registers_inst/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_3/SCE ofmap_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone/GATE ofmap_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone/SCE ofmap_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_1/GATE ofmap_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_1/SCE ofmap_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_2/GATE ofmap_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_2/SCE ofmap_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_3/GATE ofmap_skew_registers_inst/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_3/SCE ofmap_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone/GATE ofmap_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone/SCE ofmap_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_1/GATE ofmap_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_1/SCE ofmap_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_2/GATE ofmap_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_2/SCE ofmap_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_3/GATE ofmap_skew_registers_inst/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone/GATE}]
append_to_collection __coll_9 [get_pins {systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_1__skew_r/clk_gate_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_3__col_0__skew_r/clk_gate_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_1__skew_r/clk_gate_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_2__col_0__skew_r/clk_gate_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/ofmap_skew_registers/row_1__col_0__skew_r/clk_gate_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE}]
append_to_collection __coll_9 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_3__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_5/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_5/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_5/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_5/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/systolic_array_inst/row_2__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE}]
append_to_collection __coll_9 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/systolic_array_inst/row_1__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_3__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_2__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_1__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_1/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_2/SCE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_3/SCE}]
append_to_collection __coll_9 [get_pins {systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/GATE systolic_array_with_skew_inst/systolic_array_inst/row_0__col_0__mac_inst/clk_gate_ifmap_r_reg/latch_clone_4/SCE systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone/GATE systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone/SCE systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_1/GATE systolic_array_with_skew_inst/ifmap_skew_registers/row_3__col_2__skew_r/clk_gate_r_reg/latch_clone_1/SCE ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone/GATE ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone/SCE ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone_1/GATE ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone_1/SCE ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone_2/GATE ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone_2/SCE ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone_3/GATE ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone_3/SCE ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone_4/GATE ifmap_radr_gen_inst/clk_gate_fy_reg/latch_clone_4/SCE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone/GATE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone/SCE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_1/GATE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_1/SCE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_2/GATE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_2/SCE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_3/GATE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_3/SCE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_4/GATE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_4/SCE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_5/GATE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_5/SCE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_6/GATE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_6/SCE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_7/GATE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_7/SCE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_8/GATE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_8/SCE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_9/GATE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_9/SCE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_10/GATE ifmap_radr_gen_inst/clk_gate_config_IX0_reg/latch_clone_10/SCE weight_radr_gen_inst/clk_gate_adr_r_reg/latch_clone/GATE weight_radr_gen_inst/clk_gate_adr_r_reg/latch_clone/SCE weight_radr_gen_inst/clk_gate_adr_r_reg/latch_clone_1/GATE weight_radr_gen_inst/clk_gate_adr_r_reg/latch_clone_1/SCE}]
group_path -name Reg2ClkGate -from $__coll_8   -to $__coll_9  
set __coll_10 [get_pins {weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[31] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[30] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[29] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[28] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[27] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[26] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[25] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[24] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[23] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[22] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[21] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[20] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[19] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[18] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[17] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[16] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[15] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[14] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[13] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[12] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[11] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[10] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[9] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[8] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[7] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[6] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[5] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[4] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[3] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[2] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[1] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[0] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[9] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[8] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[7] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[6] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[5] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[4] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[3] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[2] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[1] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[0] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/wmask0[3] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/wmask0[2] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/wmask0[1] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/wmask0[0] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/csb0 weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/web0 weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[9] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[8] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[7] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[6] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[5] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[4] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[3] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[2] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[1] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[0] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/csb1 weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[31] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[30] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[29] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[28] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[27] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[26] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[25] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[24] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[23] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[22] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[21] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[20] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[19] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[18] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[17] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[16] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[15] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[14] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[13] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[12] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[11] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[10] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[9] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[8] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[7] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[6] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[5] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[4] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[3] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[2] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[1] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[0] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[9]}]
append_to_collection __coll_10 [get_pins {weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[8] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[7] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[6] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[5] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[4] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[3] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[2] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[1] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[0] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/wmask0[3] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/wmask0[2] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/wmask0[1] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/wmask0[0] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/csb0 weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/web0 weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[9] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[8] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[7] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[6] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[5] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[4] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[3] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[2] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[1] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[0] weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/csb1 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[31] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[30] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[29] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[28] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[27] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[26] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[25] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[24] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[23] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[22] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[21] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[20] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[19] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[18] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[17] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[16] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[15] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[14] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[13] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[12] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[11] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[10] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[9] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[8] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[7] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[6] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[5] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[4] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[3] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[2] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[1] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/din0[0] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[9] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[8] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[7] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[6] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[5] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[4] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[3] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[2] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[1] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr0[0] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/wmask0[3] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/wmask0[2] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/wmask0[1] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/wmask0[0] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/csb0 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/web0 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[9] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[8] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[7] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[6] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[5] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[4] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[3] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[2] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[1] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/addr1[0] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/csb1 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[31] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[30] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[29] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[28] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[27] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[26] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[25] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[24]}]
append_to_collection __coll_10 [get_pins {ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[23] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[22] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[21] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[20] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[19] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[18] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[17] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[16] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[15] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[14] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[13] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[12] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[11] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[10] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[9] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[8] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[7] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[6] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[5] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[4] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[3] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[2] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[1] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/din0[0] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[9] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[8] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[7] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[6] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[5] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[4] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[3] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[2] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[1] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr0[0] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/wmask0[3] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/wmask0[2] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/wmask0[1] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/wmask0[0] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/csb0 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/web0 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[9] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[8] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[7] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[6] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[5] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[4] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[3] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[2] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[1] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/addr1[0] ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/csb1 ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[31] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[30] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[29] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[28] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[27] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[26] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[25] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[24] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[23] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[22] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[21] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[20] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[19] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[18] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[17] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[16] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[15] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[14] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[13] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[12] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[11] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[10] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[9] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[8] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[7] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[6] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[5] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[4] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/din0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr0[7] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr0[6] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr0[5] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr0[4] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/wmask0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/wmask0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/wmask0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/wmask0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/csb0 ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/web0 ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr1[7] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr1[6] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr1[5] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr1[4] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr1[3] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr1[2] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr1[1] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/addr1[0] ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/csb1 ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[31] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[30]}]
append_to_collection __coll_10 [get_pins {ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[29] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[28] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[27] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[26] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[25] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[24] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[23] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[22] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[21] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[20] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[19] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[18] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[17] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[16] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[15] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[14] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[13] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[12] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[11] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[10] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[9] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[8] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[7] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[6] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[5] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[4] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/din0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr0[7] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr0[6] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr0[5] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr0[4] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/wmask0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/wmask0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/wmask0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/wmask0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/csb0 ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/web0 ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr1[7] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr1[6] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr1[5] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr1[4] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr1[3] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr1[2] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr1[1] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/addr1[0] ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/csb1 ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[31] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[30] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[29] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[28] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[27] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[26] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[25] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[24] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[23] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[22] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[21] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[20] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[19] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[18] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[17] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[16] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[15] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[14] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[13] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[12] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[11] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[10] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[9] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[8] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[7] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[6] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[5] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[4] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/din0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr0[7] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr0[6] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr0[5] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr0[4] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/wmask0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/wmask0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/wmask0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/wmask0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/csb0 ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/web0 ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr1[7] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr1[6] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr1[5] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr1[4] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr1[3] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr1[2] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr1[1] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/addr1[0] ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/csb1 ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[31] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[30] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[29] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[28] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[27] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[26] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[25] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[24] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[23] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[22] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[21] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[20] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[19] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[18] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[17] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[16] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[15] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[14]}]
append_to_collection __coll_10 [get_pins {ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[13] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[12] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[11] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[10] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[9] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[8] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[7] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[6] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[5] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[4] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/din0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr0[7] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr0[6] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr0[5] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr0[4] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/wmask0[3] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/wmask0[2] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/wmask0[1] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/wmask0[0] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/csb0 ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/web0 ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr1[7] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr1[6] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr1[5] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr1[4] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr1[3] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr1[2] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr1[1] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/addr1[0] ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/csb1 ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[31] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[30] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[29] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[28] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[27] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[26] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[25] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[24] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[23] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[22] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[21] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[20] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[19] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[18] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[17] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[16] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[15] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[14] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[13] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[12] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[11] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[10] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[9] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[8] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[7] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[6] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[5] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[4] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/din0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr0[7] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr0[6] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr0[5] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr0[4] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/wmask0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/wmask0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/wmask0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/wmask0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/csb0 ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/web0 ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr1[7] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr1[6] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr1[5] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr1[4] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr1[3] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr1[2] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr1[1] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/addr1[0] ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/csb1 ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[31] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[30] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[29] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[28] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[27] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[26] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[25] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[24] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[23] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[22] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[21] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[20] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[19] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[18] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[17] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[16] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[15] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[14] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[13] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[12] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[11] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[10] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[9] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[8] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[7] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[6] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[5] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[4] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/din0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr0[7] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr0[6]}]
append_to_collection __coll_10 [get_pins {ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr0[5] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr0[4] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/wmask0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/wmask0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/wmask0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/wmask0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/csb0 ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/web0 ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr1[7] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr1[6] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr1[5] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr1[4] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr1[3] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr1[2] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr1[1] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/addr1[0] ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/csb1 ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[31] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[30] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[29] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[28] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[27] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[26] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[25] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[24] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[23] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[22] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[21] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[20] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[19] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[18] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[17] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[16] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[15] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[14] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[13] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[12] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[11] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[10] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[9] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[8] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[7] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[6] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[5] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[4] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/din0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr0[7] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr0[6] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr0[5] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr0[4] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/wmask0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/wmask0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/wmask0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/wmask0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/csb0 ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/web0 ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr1[7] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr1[6] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr1[5] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr1[4] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr1[3] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr1[2] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr1[1] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/addr1[0] ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/csb1 ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[31] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[30] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[29] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[28] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[27] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[26] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[25] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[24] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[23] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[22] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[21] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[20] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[19] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[18] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[17] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[16] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[15] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[14] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[13] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[12] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[11] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[10] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[9] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[8] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[7] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[6] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[5] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[4] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/din0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr0[7] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr0[6] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr0[5] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr0[4] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/wmask0[3] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/wmask0[2] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/wmask0[1] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/wmask0[0] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/csb0 ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/web0 ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr1[7] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr1[6] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr1[5] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr1[4]}]
append_to_collection __coll_10 [get_pins {ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr1[3] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr1[2] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr1[1] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/addr1[0] ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/csb1}]
group_path -name All2Macro -to $__coll_10  
group_path -name Macro2All -from [get_pins {weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/clk0 weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/clk1 weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/clk0 weight_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/clk1 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/clk0 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_0__sram/clk1 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/clk0 ifmap_double_buffer_inst/ram/genblk1_width_macro_0__depth_macro_1__sram/clk1 ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/clk0 ofmap_buffer_inst/ram0/genblk1_width_macro_0__sram/clk1 ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/clk0 ofmap_buffer_inst/ram0/genblk1_width_macro_1__sram/clk1 ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/clk0 ofmap_buffer_inst/ram0/genblk1_width_macro_2__sram/clk1 ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/clk0 ofmap_buffer_inst/ram0/genblk1_width_macro_3__sram/clk1 ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/clk0 ofmap_buffer_inst/ram1/genblk1_width_macro_0__sram/clk1 ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/clk0 ofmap_buffer_inst/ram1/genblk1_width_macro_1__sram/clk1 ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/clk0 ofmap_buffer_inst/ram1/genblk1_width_macro_2__sram/clk1 ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/clk0 ofmap_buffer_inst/ram1/genblk1_width_macro_3__sram/clk1}] 
