;
data
align	8
control_bits dw 0       ;temporary FPU control bits
;
align	8
orig_control_bits dw 0  ;on-entry control bits