#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5644af19ac30 .scope module, "bram_async_tb" "bram_async_tb" 2 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wclk"
    .port_info 1 /INPUT 1 "wen"
    .port_info 2 /OUTPUT 1 "wready"
    .port_info 3 /INPUT 8 "waddr"
    .port_info 4 /INPUT 32 "win"
    .port_info 5 /INPUT 1 "rclk"
    .port_info 6 /INPUT 1 "ren"
    .port_info 7 /INPUT 8 "raddr"
    .port_info 8 /OUTPUT 32 "rout"
    .port_info 9 /OUTPUT 1 "rvalid"
P_0x5644af193d90 .param/l "DIN_WIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
P_0x5644af193dd0 .param/l "INIT_MEM" 0 2 7, +C4<00000000000000000000000000000001>;
P_0x5644af193e10 .param/str "INIT_VALS" 0 2 8, "init.hex";
P_0x5644af193e50 .param/l "N_ADDR" 0 2 6, +C4<00000000000000000000000100000000>;
o0x7f6eee83a048 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5644af1bbe10_0 .net "raddr", 7 0, o0x7f6eee83a048;  0 drivers
o0x7f6eee83a078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5644af1bbef0_0 .net "rclk", 0 0, o0x7f6eee83a078;  0 drivers
o0x7f6eee83a0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5644af1bbfc0_0 .net "ren", 0 0, o0x7f6eee83a0a8;  0 drivers
v0x5644af1bc0c0_0 .net "rout", 31 0, v0x5644af1bb670_0;  1 drivers
o0x7f6eee83a138 .functor BUFZ 1, C4<z>; HiZ drive
v0x5644af1bc190_0 .net "rvalid", 0 0, o0x7f6eee83a138;  0 drivers
o0x7f6eee83a198 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5644af1bc230_0 .net "waddr", 7 0, o0x7f6eee83a198;  0 drivers
o0x7f6eee83a1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5644af1bc300_0 .net "wclk", 0 0, o0x7f6eee83a1c8;  0 drivers
o0x7f6eee83a1f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5644af1bc3d0_0 .net "wen", 0 0, o0x7f6eee83a1f8;  0 drivers
o0x7f6eee83a228 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5644af1bc4a0_0 .net "win", 31 0, o0x7f6eee83a228;  0 drivers
o0x7f6eee83a258 .functor BUFZ 1, C4<z>; HiZ drive
v0x5644af1bc570_0 .net "wready", 0 0, o0x7f6eee83a258;  0 drivers
S_0x5644af19afa0 .scope module, "bram_async_inst" "bram_async" 2 31, 3 4 0, S_0x5644af19ac30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wclk"
    .port_info 1 /INPUT 1 "wen"
    .port_info 2 /OUTPUT 1 "wready"
    .port_info 3 /INPUT 8 "waddr"
    .port_info 4 /INPUT 32 "win"
    .port_info 5 /INPUT 1 "rclk"
    .port_info 6 /INPUT 1 "ren"
    .port_info 7 /INPUT 8 "raddr"
    .port_info 8 /OUTPUT 32 "rout"
    .port_info 9 /OUTPUT 1 "rvalid"
P_0x5644af19b170 .param/l "DIN_WIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_0x5644af19b1b0 .param/l "INIT_MEM" 0 3 7, +C4<00000000000000000000000000000001>;
P_0x5644af19b1f0 .param/str "INIT_VALS" 0 3 8, "init.hex";
P_0x5644af19b230 .param/l "N_ADDR" 0 3 6, +C4<00000000000000000000000100000000>;
v0x5644af152b00 .array "mem", 0 255, 31 0;
v0x5644af19b690_0 .var "r_valid_r", 0 0;
v0x5644af1bb2d0_0 .net "raddr", 7 0, o0x7f6eee83a048;  alias, 0 drivers
v0x5644af1bb3c0_0 .net "rclk", 0 0, o0x7f6eee83a078;  alias, 0 drivers
v0x5644af1bb480_0 .net "ren", 0 0, o0x7f6eee83a0a8;  alias, 0 drivers
v0x5644af1bb590_0 .var "ren_wclk", 2 0;
v0x5644af1bb670_0 .var "rout", 31 0;
v0x5644af1bb750_0 .net "rvalid", 0 0, o0x7f6eee83a138;  alias, 0 drivers
v0x5644af1bb810_0 .var "w_ready_r", 0 0;
v0x5644af1bb8d0_0 .net "waddr", 7 0, o0x7f6eee83a198;  alias, 0 drivers
v0x5644af1bb9b0_0 .net "wclk", 0 0, o0x7f6eee83a1c8;  alias, 0 drivers
v0x5644af1bba70_0 .net "wen", 0 0, o0x7f6eee83a1f8;  alias, 0 drivers
v0x5644af1bbb30_0 .net "win", 31 0, o0x7f6eee83a228;  alias, 0 drivers
v0x5644af1bbc10_0 .net "wready", 0 0, o0x7f6eee83a258;  alias, 0 drivers
E_0x5644af188fc0 .event posedge, v0x5644af1bb3c0_0;
E_0x5644af153d20 .event posedge, v0x5644af1bb9b0_0;
S_0x5644af19b4c0 .scope generate, "genblk1" "genblk1" 3 26, 3 26 0, S_0x5644af19afa0;
 .timescale 0 0;
    .scope S_0x5644af19b4c0;
T_0 ;
    %vpi_call 3 28 "$readmemh", P_0x5644af19b1f0, v0x5644af152b00 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5644af19afa0;
T_1 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5644af1bb590_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_0x5644af19afa0;
T_2 ;
    %wait E_0x5644af153d20;
    %load/vec4 v0x5644af1bb590_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x5644af1bb480_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5644af1bb590_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5644af19afa0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5644af1bb810_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5644af19afa0;
T_4 ;
    %wait E_0x5644af153d20;
    %load/vec4 v0x5644af1bb590_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5644af1bb810_0, 0;
    %load/vec4 v0x5644af1bba70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5644af1bbb30_0;
    %load/vec4 v0x5644af1bb8d0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5644af152b00, 0, 4;
T_4.2 ;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5644af1bb810_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5644af19afa0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5644af19b690_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x5644af19afa0;
T_6 ;
    %wait E_0x5644af188fc0;
    %load/vec4 v0x5644af1bb480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5644af1bb2d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5644af152b00, 4;
    %assign/vec4 v0x5644af1bb670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5644af19b690_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5644af19b690_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5644af19ac30;
T_7 ;
    %vpi_call 2 46 "$dumpfile", "traces.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "bram_async_tb.v";
    "./bram_async.v";
