INFO-FLOW: Workspace C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol opened at Thu Feb 22 13:47:47 +0800 2024
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command     open_solution done; 0.102 sec.
Execute     set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 1.557 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.676 sec.
Execute     add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_config.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_config.h 
INFO: [HLS 200-10] Adding design file 'c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_config.h' to the project
Execute     add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp 
INFO: [HLS 200-10] Adding design file 'c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp' to the project
Execute     add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.h 
INFO: [HLS 200-10] Adding design file 'c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.h' to the project
Execute     add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_zoneplate.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_zoneplate.h 
INFO: [HLS 200-10] Adding design file 'c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_zoneplate.h' to the project
Execute     add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls_video.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file 'c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls_video.h' to the project
Execute     add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls_opencv.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file 'c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls_opencv.h' to the project
Execute     add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file 'c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h' to the project
Execute     add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file 'c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h' to the project
Execute     add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file 'c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h' to the project
Execute     add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file 'c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_fast.h' to the project
Execute     add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file 'c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_haar.h' to the project
Execute     add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file 'c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_harris.h' to the project
Execute     add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file 'c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_histogram.h' to the project
Execute     add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file 'c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_hough.h' to the project
Execute     add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file 'c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgbase.h' to the project
Execute     add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file 'c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgproc.h' to the project
Execute     add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file 'c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_io.h' to the project
Execute     add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file 'c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_mem.h' to the project
Execute     add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file 'c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_stereobm.h' to the project
Execute     add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file 'c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_types.h' to the project
Execute     add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file 'c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_undistort.h' to the project
Execute     create_clock -period 3.333 -name ap_clk 
INFO: [HLS 200-1510] Running: create_clock -period 3.333 -name ap_clk 
Execute       ap_set_clock -name ap_clk -period 3.333 -default=false 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 3.333ns.
Execute     config_schedule -verbose 
INFO: [HLS 200-1510] Running: config_schedule -verbose 
WARNING: [HLS 200-484] The 'config_schedule -verbose' command is deprecated and will be removed in a future release.
Execute     config_rtl -module_prefix design_1_v_tpg_0_0_ 
INFO: [HLS 200-1510] Running: config_rtl -module_prefix design_1_v_tpg_0_0_ 
Execute     config_export -vendor xilinx.com -library ip -version 8.2 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 8.2 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 181.562 MB.
Execute         set_directive_top v_tpg -name=v_tpg 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp as C++
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp -foptimization-record-file=C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/all.directive.json -E -Ic:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -Ic:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.333 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp.clang.out.log 2> C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 2.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/clang.out.log 2> C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/.systemc_flag -fix-errors C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.272 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/all.directive.json -fix-errors C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.742 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 9.891 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp -Ic:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -Ic:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.333 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.clang.out.log 2> C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 29.62 seconds; current allocated memory: 200.367 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc -args  "C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.g.bc -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc > C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -args C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc > C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -args C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc > C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.63 sec.
Execute         run_link_or_opt -opt -out C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -args C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=v_tpg -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=v_tpg -reflow-float-conversion -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc > C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.748 sec.
Execute         run_link_or_opt -out C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -args C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc > C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -args C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=v_tpg 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=v_tpg -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc > C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=v_tpg -mllvm -hls-db-dir -mllvm C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -hls-top-function-prefix=design_1_v_tpg_0_0_ -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=3.333 -x ir C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e 2> C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,769 Compile/Link C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,769 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,801 Unroll/Inline (step 1) C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,801 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,076 Unroll/Inline (step 2) C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,076 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,022 Unroll/Inline (step 3) C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,022 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,659 Unroll/Inline (step 4) C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,659 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,454 Array/Struct (step 1) C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,454 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,411 Array/Struct (step 2) C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,411 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,415 Array/Struct (step 3) C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,415 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,485 Array/Struct (step 4) C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,485 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,514 Array/Struct (step 5) C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,514 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,491 Performance (step 1) C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,491 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,468 Performance (step 2) C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,468 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,504 Performance (step 3) C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,504 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,450 Performance (step 4) C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,450 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,463 HW Transforms (step 1) C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,463 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,453 HW Transforms (step 2) C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,453 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned char)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1070:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1093:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTemporalRamp(unsigned short, unsigned char)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1117:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidRed(unsigned short, unsigned char)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1132:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidGreen(unsigned short, unsigned char)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1153:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidBlue(unsigned short, unsigned char)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1174:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidBlack(unsigned short, unsigned char)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1195:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidWhite(unsigned short, unsigned char)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1217:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternColorBars(unsigned short, unsigned short, unsigned char, int)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1237:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1329:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1371:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1399:13)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1439:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternRainbow(unsigned short, unsigned char)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1275:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1530:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1553:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPRBS(unsigned short, unsigned char)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1825:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1621:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1621:23)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPBlackWhiteVerticalLine(unsigned short)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1720:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1736:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:553:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternMask(hls::Scalar<3, ap_uint<8> >, unsigned char, unsigned char)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1985:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:768:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:769:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:770:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:923:18)
INFO: [HLS 214-377] Adding 'ref.tmp13' into disaggregation list because there's array-partition pragma applied on the struct field (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:803:14)
INFO: [HLS 214-377] Adding 'ref.tmp43' into disaggregation list because there's array-partition pragma applied on the struct field (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721:26)
INFO: [HLS 214-377] Adding 'ref.tmp41' into disaggregation list because there's array-partition pragma applied on the struct field (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:714:26)
INFO: [HLS 214-377] Adding 'ref.tmp39' into disaggregation list because there's array-partition pragma applied on the struct field (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707:23)
INFO: [HLS 214-377] Adding 'ref.tmp37' into disaggregation list because there's array-partition pragma applied on the struct field (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703:14)
INFO: [HLS 214-377] Adding 'ref.tmp35' into disaggregation list because there's array-partition pragma applied on the struct field (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697:14)
INFO: [HLS 214-377] Adding 'ref.tmp33' into disaggregation list because there's array-partition pragma applied on the struct field (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689:26)
INFO: [HLS 214-377] Adding 'ref.tmp31' into disaggregation list because there's array-partition pragma applied on the struct field (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681:26)
INFO: [HLS 214-377] Adding 'ref.tmp29' into disaggregation list because there's array-partition pragma applied on the struct field (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673:14)
INFO: [HLS 214-377] Adding 'ref.tmp27' into disaggregation list because there's array-partition pragma applied on the struct field (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665:14)
INFO: [HLS 214-377] Adding 'ref.tmp25' into disaggregation list because there's array-partition pragma applied on the struct field (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:657:26)
INFO: [HLS 214-377] Adding 'ref.tmp23' into disaggregation list because there's array-partition pragma applied on the struct field (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649:14)
INFO: [HLS 214-377] Adding 'ref.tmp21' into disaggregation list because there's array-partition pragma applied on the struct field (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:641:26)
INFO: [HLS 214-377] Adding 'ref.tmp19' into disaggregation list because there's array-partition pragma applied on the struct field (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:633:26)
INFO: [HLS 214-377] Adding 'ref.tmp17' into disaggregation list because there's array-partition pragma applied on the struct field (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:625:26)
INFO: [HLS 214-377] Adding 'ref.tmp15' into disaggregation list because there's array-partition pragma applied on the struct field (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:617:26)
INFO: [HLS 214-377] Adding 'ref.tmp13' into disaggregation list because there's array-partition pragma applied on the struct field (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:609:26)
INFO: [HLS 214-377] Adding 'ref.tmp11' into disaggregation list because there's array-partition pragma applied on the struct field (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:601:26)
INFO: [HLS 214-377] Adding 'ref.tmp9' into disaggregation list because there's array-partition pragma applied on the struct field (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:593:26)
INFO: [HLS 214-377] Adding 'ref.tmp' into disaggregation list because there's array-partition pragma applied on the struct field (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585:26)
INFO: [HLS 214-377] Adding 'pix' into disaggregation list because there's array-partition pragma applied on the struct field (c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'intpix' into disaggregation list because there's array-partition pragma applied on the struct field (c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'outpix' into disaggregation list because there's array-partition pragma applied on the struct field (c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'tmp' into disaggregation list because there's array-partition pragma applied on the struct field (c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-210] Disaggregating variable 'tmp' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1621:18)
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp43'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp41'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp39'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp37'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp35'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp33'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp31'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp29'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp27'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp25'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp23'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp21'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp19'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp17'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp15'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp13'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp11'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp9'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp'
INFO: [HLS 214-210] Disaggregating variable 'outpix' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:770:18)
INFO: [HLS 214-210] Disaggregating variable 'intpix' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:769:18)
INFO: [HLS 214-210] Disaggregating variable 'outpix' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:768:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:923:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1011_3' is marked as complete unroll implied by the pipeline pragma (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1011:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1013_4' is marked as complete unroll implied by the pipeline pragma (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1013:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1987_1' is marked as complete unroll implied by the pipeline pragma (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1987:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1961_1' is marked as complete unroll implied by the pipeline pragma (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1961:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1930_1' is marked as complete unroll implied by the pipeline pragma (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1761_1' is marked as complete unroll implied by the pipeline pragma (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1761:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1724_1' is marked as complete unroll implied by the pipeline pragma (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1724:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1635_1' is marked as complete unroll implied by the pipeline pragma (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1635:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1833_1' is marked as complete unroll implied by the pipeline pragma (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1833:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1578_1' is marked as complete unroll implied by the pipeline pragma (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1578:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1535_1' is marked as complete unroll implied by the pipeline pragma (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1535:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1277_1' is marked as complete unroll implied by the pipeline pragma (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1277:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1465_1' is marked as complete unroll implied by the pipeline pragma (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1465:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1396_1' is marked as complete unroll implied by the pipeline pragma (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1396:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1349_1' is marked as complete unroll implied by the pipeline pragma (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1349:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1243_1' is marked as complete unroll implied by the pipeline pragma (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1243:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1218_1' is marked as complete unroll implied by the pipeline pragma (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1218:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1196_1' is marked as complete unroll implied by the pipeline pragma (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1196:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1175_1' is marked as complete unroll implied by the pipeline pragma (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1175:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1154_1' is marked as complete unroll implied by the pipeline pragma (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1154:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1133_1' is marked as complete unroll implied by the pipeline pragma (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1133:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1118_1' is marked as complete unroll implied by the pipeline pragma (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1118:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1103_1' is marked as complete unroll implied by the pipeline pragma (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1103:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1075_1' is marked as complete unroll implied by the pipeline pragma (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1075:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1011_3' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1011:23) in function 'MultiPixStream2AXIvideo' completely with a factor of 1 (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:921:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1013_4' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1013:24) in function 'MultiPixStream2AXIvideo' completely with a factor of 3 (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:921:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1987_1' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1987:21) in function 'tpgPatternMask' completely with a factor of 1 (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1984:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1961_1' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1961:21) in function 'tpgPatternCrossHair' completely with a factor of 1 (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1958:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1930_1' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930:21) in function 'tpgPatternBox' completely with a factor of 1 (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1871:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1761_1' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1761:21) in function 'tpgPatternDPColorSquare' completely with a factor of 1 (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1735:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1724_1' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1724:21) in function 'tpgPatternDPBlackWhiteVerticalLine' completely with a factor of 1 (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1719:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1635_1' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1635:21) in function 'tpgPatternDPColorRamp' completely with a factor of 1 (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1619:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1833_1' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1833:21) in function 'tpgPRBS' completely with a factor of 1 (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1824:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1578_1' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1578:21) in function 'tpgPatternCheckerBoard' completely with a factor of 1 (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1552:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1535_1' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1535:21) in function 'tpgPatternVerticalHorizontalRamp' completely with a factor of 1 (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1528:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1277_1' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1277:21) in function 'tpgPatternRainbow' completely with a factor of 1 (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1274:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1465_1' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1465:21) in function 'tpgPatternCrossHatch' completely with a factor of 1 (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1438:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1396_1' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1396:21) in function 'tpgPatternTartanColorBars' completely with a factor of 1 (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1370:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1349_1' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1349:21) in function 'tpgPatternZonePlate' completely with a factor of 1 (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1322:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1243_1' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1243:21) in function 'tpgPatternColorBars' completely with a factor of 1 (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1218_1' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1218:21) in function 'tpgPatternSolidWhite' completely with a factor of 1 (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1215:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1196_1' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1196:21) in function 'tpgPatternSolidBlack' completely with a factor of 1 (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1194:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1175_1' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1175:21) in function 'tpgPatternSolidBlue' completely with a factor of 1 (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1173:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1154_1' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1154:21) in function 'tpgPatternSolidGreen' completely with a factor of 1 (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1152:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1133_1' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1133:21) in function 'tpgPatternSolidRed' completely with a factor of 1 (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1131:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1118_1' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1118:21) in function 'tpgPatternTemporalRamp' completely with a factor of 1 (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1116:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1103_1' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1103:21) in function 'tpgPatternVerticalRamp' completely with a factor of 1 (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1091:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_1' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1075:21) in function 'tpgPatternHorizontalRamp' completely with a factor of 1 (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1068:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternTemporalRamp(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidRed(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidGreen(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidBlue(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidBlack(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidWhite(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternColorBars(unsigned short, unsigned short, unsigned char, int)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternRainbow(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPRBS(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternDPBlackWhiteVerticalLine(unsigned short)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternBox(hls::Scalar<3, ap_uint<8> >, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:762:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternCrossHair(hls::Scalar<3, ap_uint<8> >, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:762:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternMask(hls::Scalar<3, ap_uint<8> >, unsigned char, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:762:0)
INFO: [HLS 214-248] Applying array_partition to 'tmp.i': Complete partitioning on dimension 1. (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1621:18)
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp29': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp43': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp13': Complete partitioning on dimension 1. (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1985:18)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ovrlayYUV' with compact=bit mode in 24-bits (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:325:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bckgndYUV' with compact=bit mode in 24-bits (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:324:22)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721:26)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'tpgSinTableArray_9bit' due to pipeline pragma (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:568:9)
INFO: [HLS 214-248] Applying array_partition to 'tpgSinTableArray_9bit': Cyclic partitioning with factor 5 on dimension 1. (c:/va/zcu104_dp/zcu104_dp.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src\v_tpg_zoneplate.h:2110:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 18.622 seconds; current allocated memory: 201.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 202.191 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top v_tpg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.0.bc -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 210.605 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.1.bc -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.2.prechk.bc -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 214.617 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.1.bc to C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.o.1.bc -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 4096 for loop 'VITIS_LOOP_981_2' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:973:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 4096) < AVE (= 32767)) for loop 'VITIS_LOOP_981_2' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:973:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'VITIS_LOOP_979_1' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:973:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'VITIS_LOOP_979_1' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:973:7) in function 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-102] Partitioning array 'xCount.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount' automatically.
INFO: [XFORM 203-102] Partitioning array 'xBar' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'v_tpgHlsDataFlow' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:334:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'tpgBackground'
	 'tpgForeground'
	 'MultiPixStream2AXIvideo'.
Command           transform done; 0.481 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.o.1.tmp.bc -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:801:8) to (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774:21) in function 'tpgForeground'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1273:39) to (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1311:5) in function 'tpgBackground'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1618:43) to (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:711:5) in function 'tpgBackground'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1260:27) to (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1268:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1415:13) to (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1429:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1596:13) to (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1610:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1799:69) to (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1806:4) in function 'tpgBackground'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1809:69) in function 'tpgBackground'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1008:12) to (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1038:8) in function 'MultiPixStream2AXIvideo'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgForeground' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgBackground' (C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549:14)...3 expression(s) balanced.
Command           transform done; 1.233 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.717 seconds; current allocated memory: 240.895 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.o.2.bc -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 0.48 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 341.734 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.456 sec.
Command       elaborate done; 50.717 sec.
Execute       ap_eval exec zip -j C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'v_tpg' ...
Execute         ap_set_top_model v_tpg 
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<10> >' to 'reg_ap_uint_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
Execute         get_model_list v_tpg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model v_tpg 
Execute         preproc_iomode -model v_tpgHlsDataFlow 
Execute         preproc_iomode -model MultiPixStream2AXIvideo 
Execute         preproc_iomode -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
Execute         preproc_iomode -model tpgForeground 
Execute         preproc_iomode -model tpgForeground_Pipeline_VITIS_LOOP_774_2 
Execute         preproc_iomode -model tpgBackground 
Execute         preproc_iomode -model tpgBackground_Pipeline_VITIS_LOOP_565_2 
Execute         preproc_iomode -model reg<int> 
Execute         preproc_iomode -model reg<ap_uint<10> > 
Execute         preproc_iomode -model entry_proc 
Execute         preproc_iomode -model reg<unsigned short> 
Execute         get_model_list v_tpg -filter all-wo-channel 
INFO-FLOW: Model list for configure: {reg<unsigned short>} entry_proc {reg<ap_uint<10> >} reg<int> tpgBackground_Pipeline_VITIS_LOOP_565_2 tpgBackground tpgForeground_Pipeline_VITIS_LOOP_774_2 tpgForeground MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 MultiPixStream2AXIvideo v_tpgHlsDataFlow v_tpg
INFO-FLOW: Configuring Module : reg<unsigned short> ...
Execute         set_default_model reg<unsigned short> 
Execute         apply_spec_resource_limit reg<unsigned short> 
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : reg<ap_uint<10> > ...
Execute         set_default_model reg<ap_uint<10> > 
Execute         apply_spec_resource_limit reg<ap_uint<10> > 
INFO-FLOW: Configuring Module : reg<int> ...
Execute         set_default_model reg<int> 
Execute         apply_spec_resource_limit reg<int> 
INFO-FLOW: Configuring Module : tpgBackground_Pipeline_VITIS_LOOP_565_2 ...
Execute         set_default_model tpgBackground_Pipeline_VITIS_LOOP_565_2 
Execute         apply_spec_resource_limit tpgBackground_Pipeline_VITIS_LOOP_565_2 
INFO-FLOW: Configuring Module : tpgBackground ...
Execute         set_default_model tpgBackground 
Execute         apply_spec_resource_limit tpgBackground 
INFO-FLOW: Configuring Module : tpgForeground_Pipeline_VITIS_LOOP_774_2 ...
Execute         set_default_model tpgForeground_Pipeline_VITIS_LOOP_774_2 
Execute         apply_spec_resource_limit tpgForeground_Pipeline_VITIS_LOOP_774_2 
INFO-FLOW: Configuring Module : tpgForeground ...
Execute         set_default_model tpgForeground 
Execute         apply_spec_resource_limit tpgForeground 
INFO-FLOW: Configuring Module : MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 ...
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
Execute         apply_spec_resource_limit MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
INFO-FLOW: Configuring Module : MultiPixStream2AXIvideo ...
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         apply_spec_resource_limit MultiPixStream2AXIvideo 
INFO-FLOW: Configuring Module : v_tpgHlsDataFlow ...
Execute         set_default_model v_tpgHlsDataFlow 
Execute         apply_spec_resource_limit v_tpgHlsDataFlow 
INFO-FLOW: Configuring Module : v_tpg ...
Execute         set_default_model v_tpg 
Execute         apply_spec_resource_limit v_tpg 
INFO-FLOW: Model list for preprocess: {reg<unsigned short>} entry_proc {reg<ap_uint<10> >} reg<int> tpgBackground_Pipeline_VITIS_LOOP_565_2 tpgBackground tpgForeground_Pipeline_VITIS_LOOP_774_2 tpgForeground MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 MultiPixStream2AXIvideo v_tpgHlsDataFlow v_tpg
INFO-FLOW: Preprocessing Module: reg<unsigned short> ...
Execute         set_default_model reg<unsigned short> 
Execute         cdfg_preprocess -model reg<unsigned short> 
Execute         rtl_gen_preprocess reg<unsigned short> 
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: reg<ap_uint<10> > ...
Execute         set_default_model reg<ap_uint<10> > 
Execute         cdfg_preprocess -model reg<ap_uint<10> > 
Execute         rtl_gen_preprocess reg<ap_uint<10> > 
INFO-FLOW: Preprocessing Module: reg<int> ...
Execute         set_default_model reg<int> 
Execute         cdfg_preprocess -model reg<int> 
Execute         rtl_gen_preprocess reg<int> 
INFO-FLOW: Preprocessing Module: tpgBackground_Pipeline_VITIS_LOOP_565_2 ...
Execute         set_default_model tpgBackground_Pipeline_VITIS_LOOP_565_2 
Execute         cdfg_preprocess -model tpgBackground_Pipeline_VITIS_LOOP_565_2 
Execute         rtl_gen_preprocess tpgBackground_Pipeline_VITIS_LOOP_565_2 
INFO-FLOW: Preprocessing Module: tpgBackground ...
Execute         set_default_model tpgBackground 
Execute         cdfg_preprocess -model tpgBackground 
Execute         rtl_gen_preprocess tpgBackground 
INFO-FLOW: Preprocessing Module: tpgForeground_Pipeline_VITIS_LOOP_774_2 ...
Execute         set_default_model tpgForeground_Pipeline_VITIS_LOOP_774_2 
Execute         cdfg_preprocess -model tpgForeground_Pipeline_VITIS_LOOP_774_2 
Execute         rtl_gen_preprocess tpgForeground_Pipeline_VITIS_LOOP_774_2 
INFO-FLOW: Preprocessing Module: tpgForeground ...
Execute         set_default_model tpgForeground 
Execute         cdfg_preprocess -model tpgForeground 
Execute         rtl_gen_preprocess tpgForeground 
INFO-FLOW: Preprocessing Module: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 ...
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
Execute         cdfg_preprocess -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
INFO-FLOW: Preprocessing Module: MultiPixStream2AXIvideo ...
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         cdfg_preprocess -model MultiPixStream2AXIvideo 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo 
INFO-FLOW: Preprocessing Module: v_tpgHlsDataFlow ...
Execute         set_default_model v_tpgHlsDataFlow 
Execute         cdfg_preprocess -model v_tpgHlsDataFlow 
Execute         rtl_gen_preprocess v_tpgHlsDataFlow 
INFO-FLOW: Preprocessing Module: v_tpg ...
Execute         set_default_model v_tpg 
Execute         cdfg_preprocess -model v_tpg 
Execute         rtl_gen_preprocess v_tpg 
INFO-FLOW: Model list for synthesis: {reg<unsigned short>} entry_proc {reg<ap_uint<10> >} reg<int> tpgBackground_Pipeline_VITIS_LOOP_565_2 tpgBackground tpgForeground_Pipeline_VITIS_LOOP_774_2 tpgForeground MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 MultiPixStream2AXIvideo v_tpgHlsDataFlow v_tpg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reg<unsigned short> 
Execute         schedule -model reg<unsigned short> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.316 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 346.414 MB.
Execute         syn_report -verbosereport -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.sched.adb -f 
INFO-FLOW: Finish scheduling reg<unsigned short>.
Execute         set_default_model reg<unsigned short> 
Execute         bind -model reg<unsigned short> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 347.465 MB.
Execute         syn_report -verbosereport -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.bind.adb -f 
INFO-FLOW: Finish binding reg<unsigned short>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.307 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 347.805 MB.
Execute         syn_report -verbosereport -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 348.105 MB.
Execute         syn_report -verbosereport -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reg<ap_uint<10> > 
Execute         schedule -model reg<ap_uint<10> > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<10> >'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<ap_uint<10> >'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.426 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.472 seconds; current allocated memory: 348.406 MB.
Execute         syn_report -verbosereport -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.sched.adb -f 
INFO-FLOW: Finish scheduling reg<ap_uint<10> >.
Execute         set_default_model reg<ap_uint<10> > 
Execute         bind -model reg<ap_uint<10> > 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 348.406 MB.
Execute         syn_report -verbosereport -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.bind.adb -f 
INFO-FLOW: Finish binding reg<ap_uint<10> >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reg<int> 
Execute         schedule -model reg<int> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<int>'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.348 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 348.637 MB.
Execute         syn_report -verbosereport -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_int_s.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_int_s.sched.adb -f 
INFO-FLOW: Finish scheduling reg<int>.
Execute         set_default_model reg<int> 
Execute         bind -model reg<int> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 348.641 MB.
Execute         syn_report -verbosereport -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_int_s.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_int_s.bind.adb -f 
INFO-FLOW: Finish binding reg<int>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground_Pipeline_VITIS_LOOP_565_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model tpgBackground_Pipeline_VITIS_LOOP_565_2 
Execute         schedule -model tpgBackground_Pipeline_VITIS_LOOP_565_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1304_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation 8 bit ('b', C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1289->C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
   b  constant 16363
   c  'bitconcatenate' operation 15 bit ('shl_ln1', C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1304->C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
  DSP Expression: add_ln1304_1 = zext_ln1304 + zext_ln1302_2 * 16363
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1304) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation 8 bit ('g', C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1285->C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
   b  constant 65429
   c  constant 32896
  DSP Expression: add_ln1304 = zext_ln1302_1 * 65429 + 32896
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1303_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation 8 bit ('g', C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1285->C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
   b  constant 65451
   c  'add' operation 16 bit ('add_ln1303', C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1303->C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
  DSP Expression: add_ln1303_1 = add_ln1303 + zext_ln1302_1 * 65451
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1303) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation 8 bit ('r', C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1281->C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
   b  constant 32725
   c  constant 32896
  DSP Expression: add_ln1303 = zext_ln1302 * 32725 + 32896
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1302_2) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation 8 bit ('b', C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1289->C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
   b  constant 29
   c  'add' operation 16 bit ('add_ln1302_1', C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302->C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
  DSP Expression: add_ln1302_2 = zext_ln1302_6 + zext_ln1302_3 * 29
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1302_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation 8 bit ('g', C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1285->C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
   b  constant 150
   c  'add' operation 15 bit ('add_ln1302', C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302->C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
  DSP Expression: add_ln1302_1 = zext_ln1302_1 * 150 + zext_ln1302_5
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1302) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation 8 bit ('r', C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1281->C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
   b  constant 77
   c  constant 4224
  DSP Expression: add_ln1302 = zext_ln1302 * 77 + 4224
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1351) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'call' operation 16 bit ('tmp_s', C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1347->C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:657) to 'reg<int>'
   b  wire read operation ('ZplateHorContDelta_val_read') on port 'ZplateHorContDelta_val'
   c  'add' operation 16 bit ('add_ln1351_1', C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1351->C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:657)
  DSP Expression: add_ln1351 = add_ln1351_1 + tmp_s * ZplateHorContDelta_val_read
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant 131071
   b  'load' operation 16 bit ('x', C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565) on local variable 'x', C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1734->C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721
   d  'load' operation 16 bit ('x', C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565) on local variable 'x', C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1734->C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721
  DSP Expression: mul_ln1347 = (zext_ln565_1 + 131071) * zext_ln565_1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_565_2'.
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 9 to 17 with current asap = 9, alap = 17
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 1 to 12 with current asap = 1, alap = 12
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 1 to 12 with current asap = 1, alap = 12
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 12 with current asap = 0, alap = 12
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop 'VITIS_LOOP_565_2'
WARNING: [HLS 200-871] Estimated clock period (3.760 ns) exceeds the target (target clock period: 3.333 ns, clock uncertainty: 0.900 ns, effective delay budget: 2.433 ns).
WARNING: [HLS 200-1016] The critical path in module 'tpgBackground_Pipeline_VITIS_LOOP_565_2' consists of the following:
	'store' operation 0 bit ('x_write_ln1734', C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1734->C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721) of constant 0 on local variable 'x', C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1734->C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721 [169]  (0.427 ns)
	'load' operation 16 bit ('x', C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565) on local variable 'x', C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1734->C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721 [173]  (0.000 ns)
	'add' operation 17 bit of DSP[873] ('add_ln1347', C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1347->C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:657) [872]  (2.337 ns)
	'mul' operation 17 bit of DSP[873] ('mul_ln1347', C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1347->C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:657) [873]  (0.996 ns)

INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.169 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.213 seconds; current allocated memory: 362.809 MB.
Execute         syn_report -verbosereport -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_565_2.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_565_2.sched.adb -f 
INFO-FLOW: Finish scheduling tpgBackground_Pipeline_VITIS_LOOP_565_2.
Execute         set_default_model tpgBackground_Pipeline_VITIS_LOOP_565_2 
Execute         bind -model tpgBackground_Pipeline_VITIS_LOOP_565_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 363.078 MB.
Execute         syn_report -verbosereport -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_565_2.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_565_2.bind.adb -f 
Command         db_write done; 0.111 sec.
INFO-FLOW: Finish binding tpgBackground_Pipeline_VITIS_LOOP_565_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model tpgBackground 
Execute         schedule -model tpgBackground 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.815 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.004 seconds; current allocated memory: 363.086 MB.
Execute         syn_report -verbosereport -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.sched.adb -f 
INFO-FLOW: Finish scheduling tpgBackground.
Execute         set_default_model tpgBackground 
Execute         bind -model tpgBackground 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 363.086 MB.
Execute         syn_report -verbosereport -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.bind.adb -f 
INFO-FLOW: Finish binding tpgBackground.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground_Pipeline_VITIS_LOOP_774_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model tpgForeground_Pipeline_VITIS_LOOP_774_2 
Execute         schedule -model tpgForeground_Pipeline_VITIS_LOOP_774_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_774_2'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_774_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.421 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 363.145 MB.
Execute         syn_report -verbosereport -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground_Pipeline_VITIS_LOOP_774_2.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground_Pipeline_VITIS_LOOP_774_2.sched.adb -f 
INFO-FLOW: Finish scheduling tpgForeground_Pipeline_VITIS_LOOP_774_2.
Execute         set_default_model tpgForeground_Pipeline_VITIS_LOOP_774_2 
Execute         bind -model tpgForeground_Pipeline_VITIS_LOOP_774_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 363.219 MB.
Execute         syn_report -verbosereport -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground_Pipeline_VITIS_LOOP_774_2.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground_Pipeline_VITIS_LOOP_774_2.bind.adb -f 
INFO-FLOW: Finish binding tpgForeground_Pipeline_VITIS_LOOP_774_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model tpgForeground 
Execute         schedule -model tpgForeground 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.401 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.472 seconds; current allocated memory: 363.355 MB.
Execute         syn_report -verbosereport -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground.sched.adb -f 
INFO-FLOW: Finish scheduling tpgForeground.
Execute         set_default_model tpgForeground 
Execute         bind -model tpgForeground 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 363.355 MB.
Execute         syn_report -verbosereport -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground.bind.adb -f 
INFO-FLOW: Finish binding tpgForeground.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
Execute         schedule -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_981_2'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_981_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.656 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.715 seconds; current allocated memory: 363.590 MB.
Execute         syn_report -verbosereport -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.sched.adb -f 
INFO-FLOW: Finish scheduling MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
Execute         bind -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 363.660 MB.
Execute         syn_report -verbosereport -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.bind.adb -f 
INFO-FLOW: Finish binding MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         schedule -model MultiPixStream2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.408 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 364.031 MB.
Execute         syn_report -verbosereport -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling MultiPixStream2AXIvideo.
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         bind -model MultiPixStream2AXIvideo 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 364.098 MB.
Execute         syn_report -verbosereport -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding MultiPixStream2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpgHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_tpgHlsDataFlow 
Execute         schedule -model v_tpgHlsDataFlow 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_MultiPixStream2AXIvideo_U0 (from entry_proc_U0 to MultiPixStream2AXIvideo_U0) to 3 to improve performance and/or avoid deadlocks.
Command         schedule done; 0.462 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 364.168 MB.
Execute         syn_report -verbosereport -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.sched.adb -f 
INFO-FLOW: Finish scheduling v_tpgHlsDataFlow.
Execute         set_default_model v_tpgHlsDataFlow 
Execute         bind -model v_tpgHlsDataFlow 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 364.406 MB.
Execute         syn_report -verbosereport -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.bind.adb -f 
INFO-FLOW: Finish binding v_tpgHlsDataFlow.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_tpg 
Execute         schedule -model v_tpg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.569 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.647 seconds; current allocated memory: 364.766 MB.
Execute         syn_report -verbosereport -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.sched.adb -f 
INFO-FLOW: Finish scheduling v_tpg.
Execute         set_default_model v_tpg 
Execute         bind -model v_tpg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 365.211 MB.
Execute         syn_report -verbosereport -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.bind.adb -f 
INFO-FLOW: Finish binding v_tpg.
Execute         get_model_list v_tpg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess reg<unsigned short> 
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess reg<ap_uint<10> > 
Execute         rtl_gen_preprocess reg<int> 
Execute         rtl_gen_preprocess tpgBackground_Pipeline_VITIS_LOOP_565_2 
Execute         rtl_gen_preprocess tpgBackground 
Execute         rtl_gen_preprocess tpgForeground_Pipeline_VITIS_LOOP_774_2 
Execute         rtl_gen_preprocess tpgForeground 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo 
Execute         rtl_gen_preprocess v_tpgHlsDataFlow 
Execute         rtl_gen_preprocess v_tpg 
INFO-FLOW: Model list for RTL generation: {reg<unsigned short>} entry_proc {reg<ap_uint<10> >} reg<int> tpgBackground_Pipeline_VITIS_LOOP_565_2 tpgBackground tpgForeground_Pipeline_VITIS_LOOP_774_2 tpgForeground MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 MultiPixStream2AXIvideo v_tpgHlsDataFlow v_tpg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model reg<unsigned short> -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 366.465 MB.
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl reg<unsigned short> -style xilinx -f -lang vhdl -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_tpg_0_0_reg_unsigned_short_s 
Execute         gen_rtl reg<unsigned short> -style xilinx -f -lang vlog -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s 
Execute         syn_report -csynth -model reg<unsigned short> -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/reg_unsigned_short_s_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model reg<unsigned short> -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/reg_unsigned_short_s_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model reg<unsigned short> -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model reg<unsigned short> -f -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.adb 
Execute         db_write -model reg<unsigned short> -bindview -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info reg<unsigned short> -p C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 367.816 MB.
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_tpg_0_0_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/verilog/design_1_v_tpg_0_0_entry_proc 
Execute         syn_report -csynth -model entry_proc -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/entry_proc_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model entry_proc -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/entry_proc_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model entry_proc -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model entry_proc -f -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model reg<ap_uint<10> > -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 368.480 MB.
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl reg<ap_uint<10> > -style xilinx -f -lang vhdl -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_tpg_0_0_reg_ap_uint_10_s 
Execute         gen_rtl reg<ap_uint<10> > -style xilinx -f -lang vlog -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/verilog/design_1_v_tpg_0_0_reg_ap_uint_10_s 
Execute         syn_report -csynth -model reg<ap_uint<10> > -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/reg_ap_uint_10_s_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model reg<ap_uint<10> > -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/reg_ap_uint_10_s_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model reg<ap_uint<10> > -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model reg<ap_uint<10> > -f -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.adb 
Execute         db_write -model reg<ap_uint<10> > -bindview -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info reg<ap_uint<10> > -p C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model reg<int> -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_int_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 368.520 MB.
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl reg<int> -style xilinx -f -lang vhdl -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_tpg_0_0_reg_int_s 
Execute         gen_rtl reg<int> -style xilinx -f -lang vlog -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/verilog/design_1_v_tpg_0_0_reg_int_s 
Execute         syn_report -csynth -model reg<int> -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/reg_int_s_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model reg<int> -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/reg_int_s_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model reg<int> -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_int_s.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model reg<int> -f -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_int_s.adb 
Execute         db_write -model reg<int> -bindview -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info reg<int> -p C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_int_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground_Pipeline_VITIS_LOOP_565_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model tpgBackground_Pipeline_VITIS_LOOP_565_2 -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_565_2.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'xBar_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVDelta' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vHatch' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rSerie' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'gSerie' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bSerie' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgBackground_Pipeline_VITIS_LOOP_565_2' pipeline 'VITIS_LOOP_565_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16ns_1s_16ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_5ns_16ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6s_15ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7ns_13ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_15ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8s_16s_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_13ns_23_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_20s_9ns_28_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_9_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_11ns_4ns_3_15_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground_Pipeline_VITIS_LOOP_565_2'.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' using auto ROMs.
Command         create_rtl_model done; 1.333 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.432 seconds; current allocated memory: 377.742 MB.
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl tpgBackground_Pipeline_VITIS_LOOP_565_2 -style xilinx -f -lang vhdl -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 
Execute         gen_rtl tpgBackground_Pipeline_VITIS_LOOP_565_2 -style xilinx -f -lang vlog -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 
Execute         syn_report -csynth -model tpgBackground_Pipeline_VITIS_LOOP_565_2 -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/tpgBackground_Pipeline_VITIS_LOOP_565_2_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model tpgBackground_Pipeline_VITIS_LOOP_565_2 -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/tpgBackground_Pipeline_VITIS_LOOP_565_2_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model tpgBackground_Pipeline_VITIS_LOOP_565_2 -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_565_2.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model tpgBackground_Pipeline_VITIS_LOOP_565_2 -f -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_565_2.adb 
Command         db_write done; 0.144 sec.
Execute         db_write -model tpgBackground_Pipeline_VITIS_LOOP_565_2 -bindview -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info tpgBackground_Pipeline_VITIS_LOOP_565_2 -p C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_565_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model tpgBackground -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'rampStart' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdata' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_5_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground'.
Command         create_rtl_model done; 0.241 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.286 seconds; current allocated memory: 394.254 MB.
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl tpgBackground -style xilinx -f -lang vhdl -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_tpg_0_0_tpgBackground 
Execute         gen_rtl tpgBackground -style xilinx -f -lang vlog -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/verilog/design_1_v_tpg_0_0_tpgBackground 
Execute         syn_report -csynth -model tpgBackground -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/tpgBackground_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model tpgBackground -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/tpgBackground_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model tpgBackground -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model tpgBackground -f -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.adb 
Execute         db_write -model tpgBackground -bindview -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info tpgBackground -p C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground_Pipeline_VITIS_LOOP_774_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model tpgForeground_Pipeline_VITIS_LOOP_774_2 -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground_Pipeline_VITIS_LOOP_774_2.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'vDir' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hDir' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgForeground_Pipeline_VITIS_LOOP_774_2' pipeline 'VITIS_LOOP_774_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground_Pipeline_VITIS_LOOP_774_2'.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 395.219 MB.
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl tpgForeground_Pipeline_VITIS_LOOP_774_2 -style xilinx -f -lang vhdl -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2 
Execute         gen_rtl tpgForeground_Pipeline_VITIS_LOOP_774_2 -style xilinx -f -lang vlog -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/verilog/design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2 
Execute         syn_report -csynth -model tpgForeground_Pipeline_VITIS_LOOP_774_2 -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/tpgForeground_Pipeline_VITIS_LOOP_774_2_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model tpgForeground_Pipeline_VITIS_LOOP_774_2 -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/tpgForeground_Pipeline_VITIS_LOOP_774_2_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model tpgForeground_Pipeline_VITIS_LOOP_774_2 -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground_Pipeline_VITIS_LOOP_774_2.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model tpgForeground_Pipeline_VITIS_LOOP_774_2 -f -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground_Pipeline_VITIS_LOOP_774_2.adb 
Execute         db_write -model tpgForeground_Pipeline_VITIS_LOOP_774_2 -bindview -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info tpgForeground_Pipeline_VITIS_LOOP_774_2 -p C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground_Pipeline_VITIS_LOOP_774_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model tpgForeground -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'boxHCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'boxVCoord' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 398.246 MB.
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl tpgForeground -style xilinx -f -lang vhdl -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_tpg_0_0_tpgForeground 
Execute         gen_rtl tpgForeground -style xilinx -f -lang vlog -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/verilog/design_1_v_tpg_0_0_tpgForeground 
Execute         syn_report -csynth -model tpgForeground -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/tpgForeground_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model tpgForeground -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/tpgForeground_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model tpgForeground -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model tpgForeground -f -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground.adb 
Execute         db_write -model tpgForeground -bindview -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info tpgForeground -p C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 399.398 MB.
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 -style xilinx -f -lang vhdl -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
Execute         gen_rtl MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 -style xilinx -f -lang vlog -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
Execute         syn_report -csynth -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 -f -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.adb 
Execute         db_write -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 -bindview -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 -p C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MultiPixStream2AXIvideo -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'fidStored' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 400.961 MB.
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl MultiPixStream2AXIvideo -style xilinx -f -lang vhdl -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_tpg_0_0_MultiPixStream2AXIvideo 
Execute         gen_rtl MultiPixStream2AXIvideo -style xilinx -f -lang vlog -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvideo 
Execute         syn_report -csynth -model MultiPixStream2AXIvideo -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model MultiPixStream2AXIvideo -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model MultiPixStream2AXIvideo -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model MultiPixStream2AXIvideo -f -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.adb 
Execute         db_write -model MultiPixStream2AXIvideo -bindview -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MultiPixStream2AXIvideo -p C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpgHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_tpgHlsDataFlow -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpgHlsDataFlow'.
INFO: [RTMG 210-285] Implementing FIFO 'field_id_val8_c_U(design_1_v_tpg_0_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fid_in_val9_c_U(design_1_v_tpg_0_0_fifo_w1_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayId_val11_c_U(design_1_v_tpg_0_0_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'maskId_val12_c_U(design_1_v_tpg_0_0_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'crossHairX_val18_c_U(design_1_v_tpg_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'crossHairY_val19_c_U(design_1_v_tpg_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'boxSize_val24_c_U(design_1_v_tpg_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'boxColorR_val25_c_U(design_1_v_tpg_0_0_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'boxColorG_val26_c_U(design_1_v_tpg_0_0_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'boxColorB_val27_c_U(design_1_v_tpg_0_0_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_U(design_1_v_tpg_0_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_val4_c12_U(design_1_v_tpg_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_val7_c13_U(design_1_v_tpg_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'motionSpeed_val14_c_U(design_1_v_tpg_0_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'colorFormat_val17_c14_U(design_1_v_tpg_0_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_U(design_1_v_tpg_0_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_val4_c_U(design_1_v_tpg_0_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_val7_c_U(design_1_v_tpg_0_0_fifo_w13_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'colorFormat_val17_c_U(design_1_v_tpg_0_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tpgForeground_U0_U(design_1_v_tpg_0_0_start_for_tpgForeground_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvideo_U0_U(design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0)' using Shift Registers.
Command         create_rtl_model done; 0.384 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 403.734 MB.
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_tpgHlsDataFlow -style xilinx -f -lang vhdl -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_tpg_0_0_v_tpgHlsDataFlow 
Execute         gen_rtl v_tpgHlsDataFlow -style xilinx -f -lang vlog -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/verilog/design_1_v_tpg_0_0_v_tpgHlsDataFlow 
Execute         syn_report -csynth -model v_tpgHlsDataFlow -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/v_tpgHlsDataFlow_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model v_tpgHlsDataFlow -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/v_tpgHlsDataFlow_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model v_tpgHlsDataFlow -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model v_tpgHlsDataFlow -f -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.adb 
Execute         db_write -model v_tpgHlsDataFlow -bindview -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_tpgHlsDataFlow -p C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_tpg -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/field_id' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpDynamicRange' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpYUVCoef' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bck_motion_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'fid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 's' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'height', 'width', 'bckgndId', 'ovrlayId', 'maskId', 'motionSpeed', 'colorFormat', 'crossHairX', 'crossHairY', 'ZplateHorContStart', 'ZplateHorContDelta', 'ZplateVerContStart', 'ZplateVerContDelta', 'boxSize', 'boxColorR', 'boxColorG', 'boxColorB', 'dpDynamicRange', 'dpYUVCoef', 'field_id', 'bck_motion_en' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpg'.
Command         create_rtl_model done; 0.895 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.043 seconds; current allocated memory: 406.934 MB.
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_tpg -istop -style xilinx -f -lang vhdl -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_tpg_0_0_v_tpg 
Execute         gen_rtl v_tpg -istop -style xilinx -f -lang vlog -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/verilog/design_1_v_tpg_0_0_v_tpg 
Execute         syn_report -csynth -model v_tpg -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/v_tpg_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model v_tpg -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/v_tpg_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model v_tpg -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model v_tpg -f -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.adb 
Execute         db_write -model v_tpg -bindview -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_tpg -p C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg 
Execute         export_constraint_db -f -tool general -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.constraint.tcl 
Execute         syn_report -designview -model v_tpg -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.design.xml 
Execute         syn_report -csynthDesign -model v_tpg -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth.rpt -MHOut C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -wcfg -model v_tpg -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model v_tpg -o C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.protoinst 
Execute         sc_get_clocks v_tpg 
Execute         sc_get_portdomain v_tpg 
INFO-FLOW: Model list for RTL component generation: {reg<unsigned short>} entry_proc {reg<ap_uint<10> >} reg<int> tpgBackground_Pipeline_VITIS_LOOP_565_2 tpgBackground tpgForeground_Pipeline_VITIS_LOOP_774_2 tpgForeground MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 MultiPixStream2AXIvideo v_tpgHlsDataFlow v_tpg
INFO-FLOW: Handling components in module [reg_unsigned_short_s] ... 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [reg_ap_uint_10_s] ... 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.compgen.tcl 
INFO-FLOW: Handling components in module [reg_int_s] ... 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_int_s.compgen.tcl 
INFO-FLOW: Handling components in module [tpgBackground_Pipeline_VITIS_LOOP_565_2] ... 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_565_2.compgen.tcl 
INFO-FLOW: Found component design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1
INFO-FLOW: Found component design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1
INFO-FLOW: Found component design_1_v_tpg_0_0_sparsemux_11_3_9_1_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_sparsemux_11_3_9_1_1
INFO-FLOW: Found component design_1_v_tpg_0_0_mul_20s_9ns_28_2_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_mul_20s_9ns_28_2_1
INFO-FLOW: Found component design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
INFO-FLOW: Found component design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
INFO-FLOW: Found component design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1
INFO-FLOW: Found component design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1
INFO-FLOW: Found component design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1
INFO-FLOW: Found component design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1
INFO-FLOW: Found component design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1
INFO-FLOW: Found component design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tpgBackground] ... 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.compgen.tcl 
INFO-FLOW: Handling components in module [tpgForeground_Pipeline_VITIS_LOOP_774_2] ... 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground_Pipeline_VITIS_LOOP_774_2.compgen.tcl 
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tpgForeground] ... 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground.compgen.tcl 
INFO-FLOW: Handling components in module [MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2] ... 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.compgen.tcl 
INFO-FLOW: Handling components in module [MultiPixStream2AXIvideo] ... 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.compgen.tcl 
INFO-FLOW: Handling components in module [v_tpgHlsDataFlow] ... 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.compgen.tcl 
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w16_d4_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w16_d4_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w1_d4_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w1_d4_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w8_d3_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w8_d3_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w8_d3_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w8_d3_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w16_d3_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w16_d3_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w16_d3_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w16_d3_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w16_d3_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w16_d3_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w8_d3_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w8_d3_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w8_d3_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w8_d3_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w8_d3_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w8_d3_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w24_d16_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w24_d16_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w16_d2_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w16_d2_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w16_d2_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w16_d2_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w8_d2_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w8_d2_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w8_d2_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w8_d2_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w24_d16_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w24_d16_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w12_d2_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w12_d2_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w13_d2_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w13_d2_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w8_d2_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w8_d2_S
INFO-FLOW: Found component design_1_v_tpg_0_0_start_for_tpgForeground_U0.
INFO-FLOW: Append model design_1_v_tpg_0_0_start_for_tpgForeground_U0
INFO-FLOW: Found component design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.
INFO-FLOW: Append model design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
INFO-FLOW: Handling components in module [v_tpg] ... 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.tcl 
INFO-FLOW: Found component design_1_v_tpg_0_0_CTRL_s_axi.
INFO-FLOW: Append model design_1_v_tpg_0_0_CTRL_s_axi
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Append model reg_unsigned_short_s
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model reg_ap_uint_10_s
INFO-FLOW: Append model reg_int_s
INFO-FLOW: Append model tpgBackground_Pipeline_VITIS_LOOP_565_2
INFO-FLOW: Append model tpgBackground
INFO-FLOW: Append model tpgForeground_Pipeline_VITIS_LOOP_774_2
INFO-FLOW: Append model tpgForeground
INFO-FLOW: Append model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2
INFO-FLOW: Append model MultiPixStream2AXIvideo
INFO-FLOW: Append model v_tpgHlsDataFlow
INFO-FLOW: Append model v_tpg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1 design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1 design_1_v_tpg_0_0_sparsemux_11_3_9_1_1 design_1_v_tpg_0_0_mul_20s_9ns_28_2_1 design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1 design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1 design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1 design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1 design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1 design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init design_1_v_tpg_0_0_fifo_w16_d4_S design_1_v_tpg_0_0_fifo_w1_d4_S design_1_v_tpg_0_0_fifo_w8_d3_S design_1_v_tpg_0_0_fifo_w8_d3_S design_1_v_tpg_0_0_fifo_w16_d3_S design_1_v_tpg_0_0_fifo_w16_d3_S design_1_v_tpg_0_0_fifo_w16_d3_S design_1_v_tpg_0_0_fifo_w8_d3_S design_1_v_tpg_0_0_fifo_w8_d3_S design_1_v_tpg_0_0_fifo_w8_d3_S design_1_v_tpg_0_0_fifo_w24_d16_S design_1_v_tpg_0_0_fifo_w16_d2_S design_1_v_tpg_0_0_fifo_w16_d2_S design_1_v_tpg_0_0_fifo_w8_d2_S design_1_v_tpg_0_0_fifo_w8_d2_S design_1_v_tpg_0_0_fifo_w24_d16_S design_1_v_tpg_0_0_fifo_w12_d2_S design_1_v_tpg_0_0_fifo_w13_d2_S design_1_v_tpg_0_0_fifo_w8_d2_S design_1_v_tpg_0_0_start_for_tpgForeground_U0 design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0 design_1_v_tpg_0_0_CTRL_s_axi design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both reg_unsigned_short_s entry_proc reg_ap_uint_10_s reg_int_s tpgBackground_Pipeline_VITIS_LOOP_565_2 tpgBackground tpgForeground_Pipeline_VITIS_LOOP_774_2 tpgForeground MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 MultiPixStream2AXIvideo v_tpgHlsDataFlow v_tpg
INFO-FLOW: Generating C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_sparsemux_11_3_9_1_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_mul_20s_9ns_28_2_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w16_d4_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w1_d4_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w8_d3_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w8_d3_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w16_d3_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w16_d3_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w16_d3_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w8_d3_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w8_d3_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w8_d3_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w24_d16_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w16_d2_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w16_d2_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w8_d2_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w8_d2_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w24_d16_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w12_d2_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w13_d2_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w8_d2_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_start_for_tpgForeground_U0
INFO-FLOW: To file: write model design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
INFO-FLOW: To file: write model design_1_v_tpg_0_0_CTRL_s_axi
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model reg_unsigned_short_s
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model reg_ap_uint_10_s
INFO-FLOW: To file: write model reg_int_s
INFO-FLOW: To file: write model tpgBackground_Pipeline_VITIS_LOOP_565_2
INFO-FLOW: To file: write model tpgBackground
INFO-FLOW: To file: write model tpgForeground_Pipeline_VITIS_LOOP_774_2
INFO-FLOW: To file: write model tpgForeground
INFO-FLOW: To file: write model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2
INFO-FLOW: To file: write model MultiPixStream2AXIvideo
INFO-FLOW: To file: write model v_tpgHlsDataFlow
INFO-FLOW: To file: write model v_tpg
INFO-FLOW: Generating C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.333 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/vhdl' dstVlogDir='C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/vlog' tclDir='C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db' modelList='design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1
design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1
design_1_v_tpg_0_0_sparsemux_11_3_9_1_1
design_1_v_tpg_0_0_mul_20s_9ns_28_2_1
design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1
design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1
design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1
design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1
design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1
design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R
design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_fifo_w16_d4_S
design_1_v_tpg_0_0_fifo_w1_d4_S
design_1_v_tpg_0_0_fifo_w8_d3_S
design_1_v_tpg_0_0_fifo_w8_d3_S
design_1_v_tpg_0_0_fifo_w16_d3_S
design_1_v_tpg_0_0_fifo_w16_d3_S
design_1_v_tpg_0_0_fifo_w16_d3_S
design_1_v_tpg_0_0_fifo_w8_d3_S
design_1_v_tpg_0_0_fifo_w8_d3_S
design_1_v_tpg_0_0_fifo_w8_d3_S
design_1_v_tpg_0_0_fifo_w24_d16_S
design_1_v_tpg_0_0_fifo_w16_d2_S
design_1_v_tpg_0_0_fifo_w16_d2_S
design_1_v_tpg_0_0_fifo_w8_d2_S
design_1_v_tpg_0_0_fifo_w8_d2_S
design_1_v_tpg_0_0_fifo_w24_d16_S
design_1_v_tpg_0_0_fifo_w12_d2_S
design_1_v_tpg_0_0_fifo_w13_d2_S
design_1_v_tpg_0_0_fifo_w8_d2_S
design_1_v_tpg_0_0_start_for_tpgForeground_U0
design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
design_1_v_tpg_0_0_CTRL_s_axi
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
reg_unsigned_short_s
entry_proc
reg_ap_uint_10_s
reg_int_s
tpgBackground_Pipeline_VITIS_LOOP_565_2
tpgBackground
tpgForeground_Pipeline_VITIS_LOOP_774_2
tpgForeground
MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2
MultiPixStream2AXIvideo
v_tpgHlsDataFlow
v_tpg
' expOnly='0'
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.compgen.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.compgen.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_int_s.compgen.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_565_2.compgen.tcl 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Command         ap_source done; 0.593 sec.
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.compgen.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground_Pipeline_VITIS_LOOP_774_2.compgen.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground.compgen.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.compgen.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.compgen.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.compgen.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.tcl 
Execute           source ./design_1_v_tpg_0_0_CTRL.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.932 seconds; current allocated memory: 410.496 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='design_1_v_tpg_0_0_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name reg_unsigned_short_s
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name reg_ap_uint_10_s
INFO-FLOW: No bind nodes found for module_name reg_int_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1
design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1
design_1_v_tpg_0_0_sparsemux_11_3_9_1_1
design_1_v_tpg_0_0_mul_20s_9ns_28_2_1
design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1
design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1
design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1
design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1
design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1
design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R
design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_fifo_w16_d4_S
design_1_v_tpg_0_0_fifo_w1_d4_S
design_1_v_tpg_0_0_fifo_w8_d3_S
design_1_v_tpg_0_0_fifo_w8_d3_S
design_1_v_tpg_0_0_fifo_w16_d3_S
design_1_v_tpg_0_0_fifo_w16_d3_S
design_1_v_tpg_0_0_fifo_w16_d3_S
design_1_v_tpg_0_0_fifo_w8_d3_S
design_1_v_tpg_0_0_fifo_w8_d3_S
design_1_v_tpg_0_0_fifo_w8_d3_S
design_1_v_tpg_0_0_fifo_w24_d16_S
design_1_v_tpg_0_0_fifo_w16_d2_S
design_1_v_tpg_0_0_fifo_w16_d2_S
design_1_v_tpg_0_0_fifo_w8_d2_S
design_1_v_tpg_0_0_fifo_w8_d2_S
design_1_v_tpg_0_0_fifo_w24_d16_S
design_1_v_tpg_0_0_fifo_w12_d2_S
design_1_v_tpg_0_0_fifo_w13_d2_S
design_1_v_tpg_0_0_fifo_w8_d2_S
design_1_v_tpg_0_0_start_for_tpgForeground_U0
design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
design_1_v_tpg_0_0_CTRL_s_axi
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
reg_unsigned_short_s
entry_proc
reg_ap_uint_10_s
reg_int_s
tpgBackground_Pipeline_VITIS_LOOP_565_2
tpgBackground
tpgForeground_Pipeline_VITIS_LOOP_774_2
tpgForeground
MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2
MultiPixStream2AXIvideo
v_tpgHlsDataFlow
v_tpg
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/top-io-be.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.tbgen.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.tbgen.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_int_s.tbgen.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_565_2.tbgen.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.tbgen.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground_Pipeline_VITIS_LOOP_774_2.tbgen.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground.tbgen.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.tbgen.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.tbgen.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.tbgen.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.constraint.tcl 
Execute         sc_get_clocks v_tpg 
Execute         source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME CTRL_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME CTRL DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST v_tpg MODULE2INSTS {v_tpg v_tpg reg_unsigned_short_s grp_reg_unsigned_short_s_fu_622 v_tpgHlsDataFlow grp_v_tpgHlsDataFlow_fu_442 tpgBackground tpgBackground_U0 tpgBackground_Pipeline_VITIS_LOOP_565_2 grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482 reg_ap_uint_10_s grp_reg_ap_uint_10_s_fu_1713 reg_int_s grp_reg_int_s_fu_2208 entry_proc entry_proc_U0 tpgForeground tpgForeground_U0 tpgForeground_Pipeline_VITIS_LOOP_774_2 grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220 MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0 MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171} INST2MODULE {v_tpg v_tpg grp_reg_unsigned_short_s_fu_622 reg_unsigned_short_s grp_v_tpgHlsDataFlow_fu_442 v_tpgHlsDataFlow tpgBackground_U0 tpgBackground grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482 tpgBackground_Pipeline_VITIS_LOOP_565_2 grp_reg_ap_uint_10_s_fu_1713 reg_ap_uint_10_s grp_reg_int_s_fu_2208 reg_int_s entry_proc_U0 entry_proc tpgForeground_U0 tpgForeground grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220 tpgForeground_Pipeline_VITIS_LOOP_774_2 MultiPixStream2AXIvideo_U0 MultiPixStream2AXIvideo grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171 MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2} INSTDATA {v_tpg {DEPTH 1 CHILDREN {grp_reg_unsigned_short_s_fu_622 grp_v_tpgHlsDataFlow_fu_442}} grp_reg_unsigned_short_s_fu_622 {DEPTH 2 CHILDREN {}} grp_v_tpgHlsDataFlow_fu_442 {DEPTH 2 CHILDREN {tpgBackground_U0 entry_proc_U0 tpgForeground_U0 MultiPixStream2AXIvideo_U0}} tpgBackground_U0 {DEPTH 3 CHILDREN grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482} grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482 {DEPTH 4 CHILDREN {grp_reg_ap_uint_10_s_fu_1713 grp_reg_int_s_fu_2208}} grp_reg_ap_uint_10_s_fu_1713 {DEPTH 5 CHILDREN {}} grp_reg_int_s_fu_2208 {DEPTH 5 CHILDREN {}} entry_proc_U0 {DEPTH 3 CHILDREN {}} tpgForeground_U0 {DEPTH 3 CHILDREN grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220} grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220 {DEPTH 4 CHILDREN {}} MultiPixStream2AXIvideo_U0 {DEPTH 3 CHILDREN grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171} grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171 {DEPTH 4 CHILDREN {}}} MODULEDATA {tpgBackground_Pipeline_VITIS_LOOP_565_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln565_fu_1589_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565 VARIABLE add_ln565 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1707_p0 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549 VARIABLE add_ln549 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1701_p0 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549 VARIABLE add_ln549_1 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln573_fu_2278_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:573 VARIABLE add_ln573 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1753_fu_1859_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1753 VARIABLE add_ln1753 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1774_fu_1885_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1774 VARIABLE add_ln1774 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1775_fu_2730_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1775 VARIABLE add_ln1775 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1770_fu_1897_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1770 VARIABLE add_ln1770 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rampVal_2_new_1_out SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1664 VARIABLE add_ln1664 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1575_fu_2762_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1575 VARIABLE add_ln1575 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1570_fu_1937_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1570 VARIABLE add_ln1570 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1592_fu_1958_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1592 VARIABLE sub_ln1592 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1593_fu_2786_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1593 VARIABLE add_ln1593 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1588_fu_1969_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1588 VARIABLE add_ln1588 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1533_fu_3149_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1533 VARIABLE add_ln1533 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1545_fu_3160_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1545 VARIABLE add_ln1545 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_13ns_23_1_1_U27 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1281 VARIABLE mul_ln1281 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1281_fu_2535_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1281 VARIABLE add_ln1281 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_13ns_23_1_1_U28 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1285 VARIABLE mul_ln1285 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1285_fu_2560_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1285 VARIABLE add_ln1285 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_13ns_23_1_1_U29 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1289 VARIABLE mul_ln1289 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1289_fu_2585_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1289 VARIABLE add_ln1289 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_15ns_16_4_1_U40 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302 VARIABLE mul_ln1302 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5ns_16ns_17_4_1_U42 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302 VARIABLE mul_ln1302_1 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_7ns_13ns_15_4_1_U36 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302 VARIABLE mul_ln1302_2 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_7ns_13ns_15_4_1_U36 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302 VARIABLE add_ln1302 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_15ns_16_4_1_U40 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302 VARIABLE add_ln1302_1 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5ns_16ns_17_4_1_U42 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302 VARIABLE add_ln1302_2 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_7s_16s_16_4_1_U37 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1303 VARIABLE mul_ln1303 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8s_16s_16_4_1_U41 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1303 VARIABLE mul_ln1303_1 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_7s_16s_16_4_1_U37 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1303 VARIABLE add_ln1303 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8s_16s_16_4_1_U41 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1303 VARIABLE add_ln1303_1 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1303_2_fu_3199_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1303 VARIABLE add_ln1303_2 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8s_16s_16_4_1_U38 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1304 VARIABLE mul_ln1304 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6s_15ns_16_4_1_U39 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1304 VARIABLE mul_ln1304_1 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8s_16s_16_4_1_U38 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1304 VARIABLE add_ln1304 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6s_15ns_16_4_1_U39 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1304 VARIABLE add_ln1304_1 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1304_3_fu_2980_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1304 VARIABLE add_ln1304_3 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1304_2_fu_2984_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1304 VARIABLE add_ln1304_2 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1449_fu_1725_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1449 VARIABLE add_ln1449 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1461_fu_1999_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1461 VARIABLE add_ln1461 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub35_i_fu_1749_p2 SOURCE {} VARIABLE sub35_i LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1490_fu_2051_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1490 VARIABLE sub_ln1490 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1480_fu_2069_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1480 VARIABLE add_ln1480 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1393_fu_2828_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1393 VARIABLE add_ln1393 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1388_fu_2105_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1388 VARIABLE add_ln1388 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1411_fu_2126_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1411 VARIABLE sub_ln1411 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1412_fu_2856_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1412 VARIABLE add_ln1412 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1407_fu_2137_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1407 VARIABLE add_ln1407 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1341_fu_2227_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1341 VARIABLE add_ln1341 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1343_fu_2239_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1343 VARIABLE add_ln1343 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16ns_1s_16ns_17_4_1_U34 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1347 VARIABLE add_ln1347 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16ns_1s_16ns_17_4_1_U34 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1347 VARIABLE mul_ln1347 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U35 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1347 VARIABLE mul_ln1347_1 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4626_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1351 VARIABLE add_ln1351_1 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U35 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1351 VARIABLE add_ln1351 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_20s_9ns_28_2_1_U33 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1356 VARIABLE mul_ln1356 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1356_fu_3257_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1356 VARIABLE sub_ln1356 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1356_1_fu_3272_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1356 VARIABLE sub_ln1356_1 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1359_fu_4198_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1359 VARIABLE add_ln1359 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1250_fu_2157_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1250 VARIABLE add_ln1250 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1256_fu_2172_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1256 VARIABLE sub_ln1256 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1257_fu_3069_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257 VARIABLE add_ln1257 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1101_fu_3317_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1101 VARIABLE add_ln1101 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1084_fu_4537_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1084 VARIABLE add_ln1084 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME redYuv_U SOURCE {} VARIABLE redYuv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 3 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME grnYuv_U SOURCE {} VARIABLE grnYuv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 3 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME bluYuv_U SOURCE {} VARIABLE bluYuv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 3 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME blkYuv_U SOURCE {} VARIABLE blkYuv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 3 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME whiYuv_U SOURCE {} VARIABLE whiYuv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 3 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgBarSelRgb_r_U SOURCE {} VARIABLE tpgBarSelRgb_r LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {2 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgBarSelYuv_y_U SOURCE {} VARIABLE tpgBarSelYuv_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgBarSelRgb_g_U SOURCE {} VARIABLE tpgBarSelRgb_g LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {2 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgBarSelYuv_u_U SOURCE {} VARIABLE tpgBarSelYuv_u LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgBarSelYuv_v_U SOURCE {} VARIABLE tpgBarSelYuv_v LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgBarSelRgb_b_U SOURCE {} VARIABLE tpgBarSelRgb_b LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {2 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgSinTableArray_U SOURCE {} VARIABLE tpgSinTableArray LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {20 2048 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgTartanBarArray_U SOURCE {} VARIABLE tpgTartanBarArray LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {3 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME whiYuv_1_U SOURCE {} VARIABLE whiYuv_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 3 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME blkYuv_1_U SOURCE {} VARIABLE blkYuv_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 3 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME tpgSinTableArray_9bit_0_U SOURCE {} VARIABLE tpgSinTableArray_9bit_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 410 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME tpgSinTableArray_9bit_1_U SOURCE {} VARIABLE tpgSinTableArray_9bit_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 410 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME tpgSinTableArray_9bit_2_U SOURCE {} VARIABLE tpgSinTableArray_9bit_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 410 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME tpgSinTableArray_9bit_3_U SOURCE {} VARIABLE tpgSinTableArray_9bit_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 410 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME tpgSinTableArray_9bit_4_U SOURCE {} VARIABLE tpgSinTableArray_9bit_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 410 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgCheckerBoardArray_U SOURCE {} VARIABLE tpgCheckerBoardArray LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {2 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelRgb_VESA_r_U SOURCE {} VARIABLE DPtpgBarSelRgb_VESA_r LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {2 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelRgb_VESA_g_U SOURCE {} VARIABLE DPtpgBarSelRgb_VESA_g LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {2 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelRgb_VESA_b_U SOURCE {} VARIABLE DPtpgBarSelRgb_VESA_b LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {2 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarArray_U SOURCE {} VARIABLE DPtpgBarArray LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {3 16 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelRgb_CEA_r_U SOURCE {} VARIABLE DPtpgBarSelRgb_CEA_r LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelRgb_CEA_g_U SOURCE {} VARIABLE DPtpgBarSelRgb_CEA_g LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelRgb_CEA_b_U SOURCE {} VARIABLE DPtpgBarSelRgb_CEA_b LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelYuv_601_y_U SOURCE {} VARIABLE DPtpgBarSelYuv_601_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelYuv_601_v_U SOURCE {} VARIABLE DPtpgBarSelYuv_601_v LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelYuv_601_u_U SOURCE {} VARIABLE DPtpgBarSelYuv_601_u LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelYuv_709_y_U SOURCE {} VARIABLE DPtpgBarSelYuv_709_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelYuv_709_v_U SOURCE {} VARIABLE DPtpgBarSelYuv_709_v LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME DPtpgBarSelYuv_709_u_U SOURCE {} VARIABLE DPtpgBarSelYuv_709_u LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}}} AREA {DSP 13 BRAM 13 URAM 0}} tpgBackground {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i_fu_735_p2 SOURCE {} VARIABLE add_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add2_i_fu_751_p2 SOURCE {} VARIABLE add2_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME barWidthMinSamples_fu_767_p2 SOURCE {} VARIABLE barWidthMinSamples LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add5_i_fu_777_p2 SOURCE {} VARIABLE add5_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_i_i_fu_813_p2 SOURCE {} VARIABLE sub_i_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln563_fu_968_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563 VARIABLE add_ln563 LOOP VITIS_LOOP_563_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln750_fu_985_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750 VARIABLE add_ln750 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 13 BRAM 13 URAM 0}} tpgForeground_Pipeline_VITIS_LOOP_774_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_2_fu_439_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774 VARIABLE x_2 LOOP VITIS_LOOP_774_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1914_fu_512_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1914 VARIABLE sub_ln1914 LOOP VITIS_LOOP_774_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1912_fu_517_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1912 VARIABLE add_ln1912 LOOP VITIS_LOOP_774_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1918_fu_536_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1918 VARIABLE sub_ln1918 LOOP VITIS_LOOP_774_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1916_fu_541_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1916 VARIABLE add_ln1916 LOOP VITIS_LOOP_774_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME boxRight_fu_629_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1926 VARIABLE boxRight LOOP VITIS_LOOP_774_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME boxBottom_fu_634_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1928 VARIABLE boxBottom LOOP VITIS_LOOP_774_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME whiYuv_2_U SOURCE {} VARIABLE whiYuv_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 3 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} tpgForeground {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME hMax_fu_292_p2 SOURCE {} VARIABLE hMax LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME vMax_fu_298_p2 SOURCE {} VARIABLE vMax LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_2_fu_397_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772 VARIABLE y_2 LOOP VITIS_LOOP_772_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_282_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:981 VARIABLE j_2 LOOP VITIS_LOOP_981_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME counter SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1005 VARIABLE add_ln1005 LOOP VITIS_LOOP_981_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MultiPixStream2AXIvideo {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_211_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_245_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979 VARIABLE i_2 LOOP VITIS_LOOP_979_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} v_tpgHlsDataFlow {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME field_id_val8_c_U SOURCE :0 VARIABLE field_id_val8_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fid_in_val9_c_U SOURCE :0 VARIABLE fid_in_val9_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {1 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ovrlayId_val11_c_U SOURCE :0 VARIABLE ovrlayId_val11_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {8 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME maskId_val12_c_U SOURCE :0 VARIABLE maskId_val12_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {8 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME crossHairX_val18_c_U SOURCE :0 VARIABLE crossHairX_val18_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME crossHairY_val19_c_U SOURCE :0 VARIABLE crossHairY_val19_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME boxSize_val24_c_U SOURCE :0 VARIABLE boxSize_val24_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME boxColorR_val25_c_U SOURCE :0 VARIABLE boxColorR_val25_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {8 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME boxColorG_val26_c_U SOURCE :0 VARIABLE boxColorG_val26_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {8 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME boxColorB_val27_c_U SOURCE :0 VARIABLE boxColorB_val27_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {8 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bckgndYUV_U SOURCE :0 VARIABLE bckgndYUV LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME height_val4_c12_U SOURCE :0 VARIABLE height_val4_c12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME width_val7_c13_U SOURCE :0 VARIABLE width_val7_c13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME motionSpeed_val14_c_U SOURCE :0 VARIABLE motionSpeed_val14_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME colorFormat_val17_c14_U SOURCE :0 VARIABLE colorFormat_val17_c14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ovrlayYUV_U SOURCE :0 VARIABLE ovrlayYUV LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME height_val4_c_U SOURCE :0 VARIABLE height_val4_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {12 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME width_val7_c_U SOURCE :0 VARIABLE width_val7_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {13 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME colorFormat_val17_c_U SOURCE :0 VARIABLE colorFormat_val17_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 13 BRAM 13 URAM 0}} v_tpg {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln502_fu_638_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:502 VARIABLE add_ln502 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln507_fu_669_p2 SOURCE C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:507 VARIABLE add_ln507 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 13 BRAM 13 URAM 0}} reg_unsigned_short_s {AREA {DSP 0 BRAM 0 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} reg_ap_uint_10_s {AREA {DSP 0 BRAM 0 URAM 0}} reg_int_s {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.5 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.814 seconds; current allocated memory: 421.738 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_tpg with prefix design_1_v_tpg_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_tpg with prefix design_1_v_tpg_0_0_.
Execute         syn_report -model v_tpg -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 265.96 MHz
Command       autosyn done; 20.319 sec.
Command     csynth_design done; 71.185 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15 seconds. CPU system time: 2 seconds. Elapsed time: 71.185 seconds; current allocated memory: 243.328 MB.
Execute     export_design -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -vendor xilinx.com -library ip -version 8.2
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=v_tpg xml_exists=0
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to design_1_v_tpg_0_0_v_tpg
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=30
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=85 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1
design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1
design_1_v_tpg_0_0_sparsemux_11_3_9_1_1
design_1_v_tpg_0_0_mul_20s_9ns_28_2_1
design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1
design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1
design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1
design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1
design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1
design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R
design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_fifo_w16_d4_S
design_1_v_tpg_0_0_fifo_w1_d4_S
design_1_v_tpg_0_0_fifo_w8_d3_S
design_1_v_tpg_0_0_fifo_w8_d3_S
design_1_v_tpg_0_0_fifo_w16_d3_S
design_1_v_tpg_0_0_fifo_w16_d3_S
design_1_v_tpg_0_0_fifo_w16_d3_S
design_1_v_tpg_0_0_fifo_w8_d3_S
design_1_v_tpg_0_0_fifo_w8_d3_S
design_1_v_tpg_0_0_fifo_w8_d3_S
design_1_v_tpg_0_0_fifo_w24_d16_S
design_1_v_tpg_0_0_fifo_w16_d2_S
design_1_v_tpg_0_0_fifo_w16_d2_S
design_1_v_tpg_0_0_fifo_w8_d2_S
design_1_v_tpg_0_0_fifo_w8_d2_S
design_1_v_tpg_0_0_fifo_w24_d16_S
design_1_v_tpg_0_0_fifo_w12_d2_S
design_1_v_tpg_0_0_fifo_w13_d2_S
design_1_v_tpg_0_0_fifo_w8_d2_S
design_1_v_tpg_0_0_start_for_tpgForeground_U0
design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
design_1_v_tpg_0_0_CTRL_s_axi
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
reg_unsigned_short_s
entry_proc
reg_ap_uint_10_s
reg_int_s
tpgBackground_Pipeline_VITIS_LOOP_565_2
tpgBackground
tpgForeground_Pipeline_VITIS_LOOP_774_2
tpgForeground
MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2
MultiPixStream2AXIvideo
v_tpgHlsDataFlow
v_tpg
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/top-io-be.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.tbgen.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.tbgen.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_int_s.tbgen.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_565_2.tbgen.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.tbgen.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground_Pipeline_VITIS_LOOP_774_2.tbgen.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgForeground.tbgen.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.tbgen.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.tbgen.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.tbgen.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.constraint.tcl 
Execute       sc_get_clocks v_tpg 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to design_1_v_tpg_0_0_v_tpg
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 8_2 C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=v_tpg
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.constraint.tcl 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/va/zcu104_dp/zcu104_dp.runs/design_1_v_tpg_0_0_synth_1/prj/sol/impl/ip/pack.bat
Execute       send_msg_by_id INFO @200-802@%s prj/sol/impl/export.zip 
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
Command     export_design done; 16.541 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 16.541 seconds; current allocated memory: 5.656 MB.
Execute     cleanup_all 
