

================================================================
== Vitis HLS Report for 'conv_7x7'
================================================================
* Date:           Wed Mar 22 11:02:43 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.949 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    31649|    31649|  0.316 ms|  0.316 ms|  31649|  31649|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_conv_7x7_Pipeline_CHANNEL_fu_193  |conv_7x7_Pipeline_CHANNEL  |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- KERNEL_HEIGHT  |    31648|    31648|       344|          -|          -|    92|        no|
        | + WIDTH         |      340|      340|        17|          -|          -|    20|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    1|       -|       -|    -|
|Expression       |        -|    -|       0|    3776|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   49|    9202|  107713|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     125|    -|
|Register         |        -|    -|     499|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   50|    9701|  111614|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      280|  220|  106400|   53200|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   22|       9|     209|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+---------------------------+---------+----+------+--------+-----+
    |               Instance               |           Module          | BRAM_18K| DSP|  FF  |   LUT  | URAM|
    +--------------------------------------+---------------------------+---------+----+------+--------+-----+
    |grp_conv_7x7_Pipeline_CHANNEL_fu_193  |conv_7x7_Pipeline_CHANNEL  |        0|  49|  9202|  107673|    0|
    |mux_42_16_1_1_U101                    |mux_42_16_1_1              |        0|   0|     0|      20|    0|
    |mux_42_16_1_1_U102                    |mux_42_16_1_1              |        0|   0|     0|      20|    0|
    +--------------------------------------+---------------------------+---------+----+------+--------+-----+
    |Total                                 |                           |        0|  49|  9202|  107713|    0|
    +--------------------------------------+---------------------------+---------+----+------+--------+-----+

    * DSP: 
    +-----------------------------------+------------------------------+--------------+
    |              Instance             |            Module            |  Expression  |
    +-----------------------------------+------------------------------+--------------+
    |mac_muladd_3ns_5ns_5ns_7_1_1_U103  |mac_muladd_3ns_5ns_5ns_7_1_1  |  i0 * i1 + i2|
    +-----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+------+------------+------------+
    |         Variable Name        | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+------+------------+------------+
    |add_ln31_1_fu_263_p2          |         +|   0|  0|    14|           7|           1|
    |add_ln31_fu_272_p2            |         +|   0|  0|    11|           3|           1|
    |add_ln36_fu_463_p2            |         +|   0|  0|    13|           5|           1|
    |add_ln40_fu_403_p2            |         +|   0|  0|    13|           5|           1|
    |add_ln859_fu_488_p2           |         +|   0|  0|    23|          16|          16|
    |empty_51_fu_433_p2            |         +|   0|  0|    12|          11|           5|
    |empty_52_fu_439_p2            |         +|   0|  0|    12|          11|           6|
    |empty_53_fu_445_p2            |         +|   0|  0|    12|          11|           6|
    |empty_54_fu_451_p2            |         +|   0|  0|    12|          11|           7|
    |empty_55_fu_457_p2            |         +|   0|  0|    12|          11|           7|
    |empty_60_fu_373_p2            |         +|   0|  0|    14|           6|           2|
    |empty_61_fu_379_p2            |         +|   0|  0|    14|           6|           3|
    |empty_62_fu_385_p2            |         +|   0|  0|    14|           6|           3|
    |empty_63_fu_391_p2            |         +|   0|  0|    14|           6|           3|
    |indvars_iv_next327_fu_409_p2  |         +|   0|  0|    14|           6|           2|
    |indvars_iv_next337_fu_367_p2  |         +|   0|  0|    14|           6|           2|
    |sub_ln1319_fu_355_p2          |         -|   0|  0|    14|           6|           6|
    |and_ln71_fu_517_p2            |       and|   0|  0|   320|         320|         320|
    |icmp_ln31_fu_257_p2           |      icmp|   0|  0|    10|           7|           7|
    |icmp_ln36_fu_278_p2           |      icmp|   0|  0|     9|           5|           5|
    |icmp_ln40_fu_397_p2           |      icmp|   0|  0|     9|           5|           5|
    |empty_50_fu_423_p2            |        or|   0|  0|    10|          10|           5|
    |empty_59_fu_361_p2            |        or|   0|  0|     6|           6|           1|
    |or_ln71_fu_533_p2             |        or|   0|  0|   320|         320|         320|
    |select_ln31_1_fu_334_p3       |    select|   0|  0|     6|           1|           1|
    |select_ln31_2_fu_284_p3       |    select|   0|  0|     3|           1|           3|
    |select_ln31_3_fu_306_p3       |    select|   0|  0|    16|           1|          16|
    |select_ln31_fu_314_p3         |    select|   0|  0|     5|           1|           1|
    |shl_ln71_1_fu_527_p2          |       shl|   0|  0|  1255|         320|         320|
    |shl_ln71_fu_505_p2            |       shl|   0|  0|  1255|          16|         320|
    |xor_ln71_fu_511_p2            |       xor|   0|  0|   320|         320|           2|
    +------------------------------+----------+----+---+------+------------+------------+
    |Total                         |          |   0|  0|  3776|        1466|        1398|
    +------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |Y_buf_address0         |  14|          3|    7|         21|
    |ap_NS_fsm              |  48|          9|    1|          9|
    |empty_48_reg_159       |   9|          2|  320|        640|
    |h_fu_102               |   9|          2|    6|         12|
    |indvar_flatten_fu_114  |   9|          2|    7|         14|
    |kernel_fu_110          |   9|          2|    3|          6|
    |oh_fu_106              |   9|          2|    5|         10|
    |ow_reg_170             |   9|          2|    5|         10|
    |w_reg_182              |   9|          2|    6|         12|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 125|         26|  360|        734|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+-----+----+-----+-----------+
    |                        Name                       |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+-----+----+-----+-----------+
    |Y_buf_addr_reg_641                                 |    7|   0|    7|          0|
    |add_ln31_1_reg_609                                 |    7|   0|    7|          0|
    |add_ln40_reg_695                                   |    5|   0|    5|          0|
    |ap_CS_fsm                                          |    8|   0|    8|          0|
    |empty_48_reg_159                                   |  320|   0|  320|          0|
    |empty_50_reg_710                                   |    5|   0|   10|          5|
    |empty_51_reg_715                                   |    6|   0|   11|          5|
    |empty_52_reg_720                                   |    6|   0|   11|          5|
    |empty_53_reg_725                                   |    6|   0|   11|          5|
    |empty_54_reg_730                                   |    6|   0|   11|          5|
    |empty_55_reg_735                                   |    6|   0|   11|          5|
    |empty_59_reg_656                                   |    5|   0|    6|          1|
    |empty_60_reg_667                                   |    6|   0|    6|          0|
    |empty_61_reg_672                                   |    6|   0|    6|          0|
    |empty_62_reg_677                                   |    6|   0|    6|          0|
    |empty_63_reg_682                                   |    6|   0|    6|          0|
    |grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_start_reg  |    1|   0|    1|          0|
    |h_fu_102                                           |    6|   0|    6|          0|
    |icmp_ln36_reg_617                                  |    1|   0|    1|          0|
    |indvar_flatten_fu_114                              |    7|   0|    7|          0|
    |indvars_iv_next327_reg_700                         |    6|   0|    6|          0|
    |indvars_iv_next337_reg_661                         |    6|   0|    6|          0|
    |kernel_fu_110                                      |    3|   0|    3|          0|
    |oh_fu_106                                          |    5|   0|    5|          0|
    |ow_reg_170                                         |    5|   0|    5|          0|
    |select_ln31_1_reg_646                              |    6|   0|    6|          0|
    |select_ln31_2_reg_623                              |    3|   0|    3|          0|
    |select_ln31_3_reg_631                              |   16|   0|   16|          0|
    |select_ln31_reg_636                                |    5|   0|    5|          0|
    |sub_ln1319_reg_651                                 |    6|   0|    6|          0|
    |tmp_16_reg_705                                     |    6|   0|   10|          4|
    |w_reg_182                                          |    6|   0|    6|          0|
    +---------------------------------------------------+-----+----+-----+-----------+
    |Total                                              |  499|   0|  534|         35|
    +---------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|      conv_7x7|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|      conv_7x7|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|      conv_7x7|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|      conv_7x7|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|      conv_7x7|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|      conv_7x7|  return value|
|Y_buf_address0  |  out|    7|   ap_memory|         Y_buf|         array|
|Y_buf_ce0       |  out|    1|   ap_memory|         Y_buf|         array|
|Y_buf_we0       |  out|    1|   ap_memory|         Y_buf|         array|
|Y_buf_d0        |  out|  320|   ap_memory|         Y_buf|         array|
|Y_buf_q0        |   in|  320|   ap_memory|         Y_buf|         array|
|X_buf_address0  |  out|    8|   ap_memory|         X_buf|         array|
|X_buf_ce0       |  out|    1|   ap_memory|         X_buf|         array|
|X_buf_q0        |   in|  736|   ap_memory|         X_buf|         array|
|X_buf_address1  |  out|    8|   ap_memory|         X_buf|         array|
|X_buf_ce1       |  out|    1|   ap_memory|         X_buf|         array|
|X_buf_q1        |   in|  736|   ap_memory|         X_buf|         array|
|X_buf_address2  |  out|    8|   ap_memory|         X_buf|         array|
|X_buf_ce2       |  out|    1|   ap_memory|         X_buf|         array|
|X_buf_q2        |   in|  736|   ap_memory|         X_buf|         array|
|X_buf_address3  |  out|    8|   ap_memory|         X_buf|         array|
|X_buf_ce3       |  out|    1|   ap_memory|         X_buf|         array|
|X_buf_q3        |   in|  736|   ap_memory|         X_buf|         array|
|X_buf_address4  |  out|    8|   ap_memory|         X_buf|         array|
|X_buf_ce4       |  out|    1|   ap_memory|         X_buf|         array|
|X_buf_q4        |   in|  736|   ap_memory|         X_buf|         array|
|X_buf_address5  |  out|    8|   ap_memory|         X_buf|         array|
|X_buf_ce5       |  out|    1|   ap_memory|         X_buf|         array|
|X_buf_q5        |   in|  736|   ap_memory|         X_buf|         array|
|X_buf_address6  |  out|    8|   ap_memory|         X_buf|         array|
|X_buf_ce6       |  out|    1|   ap_memory|         X_buf|         array|
|X_buf_q6        |   in|  736|   ap_memory|         X_buf|         array|
|W_buf_address0  |  out|    7|   ap_memory|         W_buf|         array|
|W_buf_ce0       |  out|    1|   ap_memory|         W_buf|         array|
|W_buf_q0        |   in|  112|   ap_memory|         W_buf|         array|
|W_buf_address1  |  out|    7|   ap_memory|         W_buf|         array|
|W_buf_ce1       |  out|    1|   ap_memory|         W_buf|         array|
|W_buf_q1        |   in|  112|   ap_memory|         W_buf|         array|
|W_buf_address2  |  out|    7|   ap_memory|         W_buf|         array|
|W_buf_ce2       |  out|    1|   ap_memory|         W_buf|         array|
|W_buf_q2        |   in|  112|   ap_memory|         W_buf|         array|
|W_buf_address3  |  out|    7|   ap_memory|         W_buf|         array|
|W_buf_ce3       |  out|    1|   ap_memory|         W_buf|         array|
|W_buf_q3        |   in|  112|   ap_memory|         W_buf|         array|
|W_buf_address4  |  out|    7|   ap_memory|         W_buf|         array|
|W_buf_ce4       |  out|    1|   ap_memory|         W_buf|         array|
|W_buf_q4        |   in|  112|   ap_memory|         W_buf|         array|
|W_buf_address5  |  out|    7|   ap_memory|         W_buf|         array|
|W_buf_ce5       |  out|    1|   ap_memory|         W_buf|         array|
|W_buf_q5        |   in|  112|   ap_memory|         W_buf|         array|
|W_buf_address6  |  out|    7|   ap_memory|         W_buf|         array|
|W_buf_ce6       |  out|    1|   ap_memory|         W_buf|         array|
|W_buf_q6        |   in|  112|   ap_memory|         W_buf|         array|
|p_read          |   in|   16|     ap_none|        p_read|        scalar|
|p_read1         |   in|   16|     ap_none|       p_read1|        scalar|
|p_read2         |   in|   16|     ap_none|       p_read2|        scalar|
|p_read3         |   in|   16|     ap_none|       p_read3|        scalar|
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 2 
6 --> 7 
7 --> 8 
8 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 9 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%oh = alloca i32 1"   --->   Operation 10 'alloca' 'oh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%kernel = alloca i32 1"   --->   Operation 11 'alloca' 'kernel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i112 %W_buf"   --->   Operation 13 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 14 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 15 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 16 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 17 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%val_V_loc = alloca i64 1"   --->   Operation 18 'alloca' 'val_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln31 = store i7 0, i7 %indvar_flatten" [conv_7x7.cpp:31]   --->   Operation 19 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln31 = store i3 0, i3 %kernel" [conv_7x7.cpp:31]   --->   Operation 20 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln31 = store i5 0, i5 %oh" [conv_7x7.cpp:31]   --->   Operation 21 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln31 = store i6 0, i6 %h" [conv_7x7.cpp:31]   --->   Operation 22 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln31 = br void %WIDTH" [conv_7x7.cpp:31]   --->   Operation 23 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.28>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_1 = load i3 %kernel"   --->   Operation 24 'load' 'kernel_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [conv_7x7.cpp:31]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = trunc i3 %kernel_1"   --->   Operation 26 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.82ns)   --->   "%tmp_2 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %p_read_4, i16 %p_read_3, i16 %p_read_2, i16 %p_read_1, i2 %empty"   --->   Operation 27 'mux' 'tmp_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.48ns)   --->   "%icmp_ln31 = icmp_eq  i7 %indvar_flatten_load, i7 92" [conv_7x7.cpp:31]   --->   Operation 28 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.87ns)   --->   "%add_ln31_1 = add i7 %indvar_flatten_load, i7 1" [conv_7x7.cpp:31]   --->   Operation 29 'add' 'add_ln31_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc71, void %for.end73" [conv_7x7.cpp:31]   --->   Operation 30 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%oh_load = load i5 %oh" [conv_7x7.cpp:36]   --->   Operation 31 'load' 'oh_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.65ns)   --->   "%add_ln31 = add i3 %kernel_1, i3 1" [conv_7x7.cpp:31]   --->   Operation 32 'add' 'add_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.36ns)   --->   "%icmp_ln36 = icmp_eq  i5 %oh_load, i5 23" [conv_7x7.cpp:36]   --->   Operation 33 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln31)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.98ns)   --->   "%select_ln31_2 = select i1 %icmp_ln36, i3 %add_ln31, i3 %kernel_1" [conv_7x7.cpp:31]   --->   Operation 34 'select' 'select_ln31_2' <Predicate = (!icmp_ln31)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty_57 = trunc i3 %add_ln31" [conv_7x7.cpp:31]   --->   Operation 35 'trunc' 'empty_57' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.82ns)   --->   "%tmp_91_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %p_read_4, i16 %p_read_3, i16 %p_read_2, i16 %p_read_1, i2 %empty_57" [conv_7x7.cpp:31]   --->   Operation 36 'mux' 'tmp_91_mid1' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns)   --->   "%select_ln31_3 = select i1 %icmp_ln36, i16 %tmp_91_mid1, i16 %tmp_2" [conv_7x7.cpp:31]   --->   Operation 37 'select' 'select_ln31_3' <Predicate = (!icmp_ln31)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln77 = ret" [conv_7x7.cpp:77]   --->   Operation 38 'ret' 'ret_ln77' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.61>
ST_3 : Operation 39 [1/1] (1.21ns)   --->   "%select_ln31 = select i1 %icmp_ln36, i5 0, i5 %oh_load" [conv_7x7.cpp:31]   --->   Operation 39 'select' 'select_ln31' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i3 %select_ln31_2"   --->   Operation 40 'zext' 'zext_ln1319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (3.36ns) (grouped into DSP with root node empty_58)   --->   "%mul_ln1319 = mul i7 %zext_ln1319, i7 23"   --->   Operation 41 'mul' 'mul_ln1319' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%select_ln31_cast = zext i5 %select_ln31" [conv_7x7.cpp:31]   --->   Operation 42 'zext' 'select_ln31_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (root node of the DSP)   --->   "%empty_58 = add i7 %mul_ln1319, i7 %select_ln31_cast"   --->   Operation 43 'add' 'empty_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_cast8 = zext i7 %empty_58"   --->   Operation 44 'zext' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%Y_buf_addr = getelementptr i320 %Y_buf, i64 0, i64 %p_cast8"   --->   Operation 45 'getelementptr' 'Y_buf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (3.25ns)   --->   "%Y_buf_load = load i7 %Y_buf_addr" [conv_7x7.cpp:71]   --->   Operation 46 'load' 'Y_buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 320> <Depth = 92> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%h_load = load i6 %h" [conv_7x7.cpp:31]   --->   Operation 47 'load' 'h_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @KERNEL_HEIGHT_str"   --->   Operation 48 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 92, i64 92, i64 92"   --->   Operation 49 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.18ns)   --->   "%select_ln31_1 = select i1 %icmp_ln36, i6 0, i6 %h_load" [conv_7x7.cpp:31]   --->   Operation 50 'select' 'select_ln31_1' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%select_ln31_2_cast6 = zext i3 %select_ln31_2" [conv_7x7.cpp:31]   --->   Operation 51 'zext' 'select_ln31_2_cast6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln31_2, i2 0"   --->   Operation 52 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1319_7 = zext i5 %tmp_14"   --->   Operation 53 'zext' 'zext_ln1319_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.78ns)   --->   "%sub_ln1319 = sub i6 %zext_ln1319_7, i6 %select_ln31_2_cast6"   --->   Operation 54 'sub' 'sub_ln1319' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [conv_7x7.cpp:36]   --->   Operation 55 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_59 = or i6 %select_ln31_1, i6 1" [conv_7x7.cpp:31]   --->   Operation 56 'or' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.82ns)   --->   "%indvars_iv_next337 = add i6 %select_ln31_1, i6 2" [conv_7x7.cpp:31]   --->   Operation 57 'add' 'indvars_iv_next337' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (1.82ns)   --->   "%empty_60 = add i6 %select_ln31_1, i6 3" [conv_7x7.cpp:31]   --->   Operation 58 'add' 'empty_60' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.82ns)   --->   "%empty_61 = add i6 %select_ln31_1, i6 4" [conv_7x7.cpp:31]   --->   Operation 59 'add' 'empty_61' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.82ns)   --->   "%empty_62 = add i6 %select_ln31_1, i6 5" [conv_7x7.cpp:31]   --->   Operation 60 'add' 'empty_62' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (1.82ns)   --->   "%empty_63 = add i6 %select_ln31_1, i6 6" [conv_7x7.cpp:31]   --->   Operation 61 'add' 'empty_63' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/2] (3.25ns)   --->   "%Y_buf_load = load i7 %Y_buf_addr" [conv_7x7.cpp:71]   --->   Operation 62 'load' 'Y_buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 320> <Depth = 92> <RAM>
ST_4 : Operation 63 [1/1] (1.58ns)   --->   "%br_ln40 = br void %for.body8" [conv_7x7.cpp:40]   --->   Operation 63 'br' 'br_ln40' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 4.61>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_48 = phi i320 %Y_buf_load, void %for.inc71, i320 %or_ln71, void %for.body8.split" [conv_7x7.cpp:71]   --->   Operation 64 'phi' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%ow = phi i5 0, void %for.inc71, i5 %add_ln40, void %for.body8.split" [conv_7x7.cpp:40]   --->   Operation 65 'phi' 'ow' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%w = phi i6 0, void %for.inc71, i6 %indvars_iv_next327, void %for.body8.split"   --->   Operation 66 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.36ns)   --->   "%icmp_ln40 = icmp_eq  i5 %ow, i5 20" [conv_7x7.cpp:40]   --->   Operation 67 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20"   --->   Operation 68 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.78ns)   --->   "%add_ln40 = add i5 %ow, i5 1" [conv_7x7.cpp:40]   --->   Operation 69 'add' 'add_ln40' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.body8.split, void %for.inc67" [conv_7x7.cpp:40]   --->   Operation 70 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.82ns)   --->   "%indvars_iv_next327 = add i6 %w, i6 2"   --->   Operation 71 'add' 'indvars_iv_next327' <Predicate = (!icmp_ln40)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %w, i4 0"   --->   Operation 72 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%empty_50 = or i10 %tmp_16, i10 16"   --->   Operation 73 'or' 'empty_50' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %empty_50"   --->   Operation 74 'zext' 'p_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.73ns)   --->   "%empty_51 = add i11 %p_cast, i11 16"   --->   Operation 75 'add' 'empty_51' <Predicate = (!icmp_ln40)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (1.73ns)   --->   "%empty_52 = add i11 %p_cast, i11 32"   --->   Operation 76 'add' 'empty_52' <Predicate = (!icmp_ln40)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (1.73ns)   --->   "%empty_53 = add i11 %p_cast, i11 48"   --->   Operation 77 'add' 'empty_53' <Predicate = (!icmp_ln40)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (1.73ns)   --->   "%empty_54 = add i11 %p_cast, i11 64"   --->   Operation 78 'add' 'empty_54' <Predicate = (!icmp_ln40)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (1.73ns)   --->   "%empty_55 = add i11 %p_cast, i11 80"   --->   Operation 79 'add' 'empty_55' <Predicate = (!icmp_ln40)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (3.25ns)   --->   "%store_ln71 = store i320 %empty_48, i7 %Y_buf_addr" [conv_7x7.cpp:71]   --->   Operation 80 'store' 'store_ln71' <Predicate = (icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 320> <Depth = 92> <RAM>
ST_5 : Operation 81 [1/1] (1.78ns)   --->   "%add_ln36 = add i5 %select_ln31, i5 1" [conv_7x7.cpp:36]   --->   Operation 81 'add' 'add_ln36' <Predicate = (icmp_ln40)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln36 = store i7 %add_ln31_1, i7 %indvar_flatten" [conv_7x7.cpp:36]   --->   Operation 82 'store' 'store_ln36' <Predicate = (icmp_ln40)> <Delay = 1.58>
ST_5 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln36 = store i3 %select_ln31_2, i3 %kernel" [conv_7x7.cpp:36]   --->   Operation 83 'store' 'store_ln36' <Predicate = (icmp_ln40)> <Delay = 1.58>
ST_5 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln36 = store i5 %add_ln36, i5 %oh" [conv_7x7.cpp:36]   --->   Operation 84 'store' 'store_ln36' <Predicate = (icmp_ln40)> <Delay = 1.58>
ST_5 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln36 = store i6 %indvars_iv_next337, i6 %h" [conv_7x7.cpp:36]   --->   Operation 85 'store' 'store_ln36' <Predicate = (icmp_ln40)> <Delay = 1.58>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln36 = br void %WIDTH" [conv_7x7.cpp:36]   --->   Operation 86 'br' 'br_ln36' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.94>
ST_6 : Operation 87 [2/2] (6.94ns)   --->   "%call_ln31 = call void @conv_7x7_Pipeline_CHANNEL, i6 %select_ln31_1, i736 %X_buf, i6 %empty_59, i6 %indvars_iv_next337, i6 %empty_60, i6 %empty_61, i6 %empty_62, i6 %empty_63, i6 %sub_ln1319, i112 %W_buf, i10 %tmp_16, i10 %empty_50, i11 %empty_51, i11 %empty_52, i11 %empty_53, i11 %empty_54, i11 %empty_55, i16 %val_V_loc" [conv_7x7.cpp:31]   --->   Operation 87 'call' 'call_ln31' <Predicate = true> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln31 = call void @conv_7x7_Pipeline_CHANNEL, i6 %select_ln31_1, i736 %X_buf, i6 %empty_59, i6 %indvars_iv_next337, i6 %empty_60, i6 %empty_61, i6 %empty_62, i6 %empty_63, i6 %sub_ln1319, i112 %W_buf, i10 %tmp_16, i10 %empty_50, i11 %empty_51, i11 %empty_52, i11 %empty_53, i11 %empty_54, i11 %empty_55, i16 %val_V_loc" [conv_7x7.cpp:31]   --->   Operation 88 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 6.09>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [conv_7x7.cpp:40]   --->   Operation 89 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%val_V_loc_load = load i16 %val_V_loc"   --->   Operation 90 'load' 'val_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (2.07ns)   --->   "%add_ln859 = add i16 %val_V_loc_load, i16 %select_ln31_3"   --->   Operation 91 'add' 'add_ln859' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %ow, i4 0" [conv_7x7.cpp:71]   --->   Operation 92 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i9 %shl_ln" [conv_7x7.cpp:71]   --->   Operation 93 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln71)   --->   "%shl_ln71 = shl i320 65535, i320 %zext_ln71" [conv_7x7.cpp:71]   --->   Operation 94 'shl' 'shl_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln71)   --->   "%xor_ln71 = xor i320 %shl_ln71, i320 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575" [conv_7x7.cpp:71]   --->   Operation 95 'xor' 'xor_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln71)   --->   "%and_ln71 = and i320 %empty_48, i320 %xor_ln71" [conv_7x7.cpp:71]   --->   Operation 96 'and' 'and_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln71)   --->   "%zext_ln71_1 = zext i16 %add_ln859" [conv_7x7.cpp:71]   --->   Operation 97 'zext' 'zext_ln71_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln71)   --->   "%shl_ln71_1 = shl i320 %zext_ln71_1, i320 %zext_ln71" [conv_7x7.cpp:71]   --->   Operation 98 'shl' 'shl_ln71_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (4.01ns) (out node of the LUT)   --->   "%or_ln71 = or i320 %and_ln71, i320 %shl_ln71_1" [conv_7x7.cpp:71]   --->   Operation 99 'or' 'or_ln71' <Predicate = true> <Delay = 4.01> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.body8" [conv_7x7.cpp:40]   --->   Operation 100 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Y_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ X_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ W_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                          (alloca                ) [ 011111111]
oh                         (alloca                ) [ 011111111]
kernel                     (alloca                ) [ 011111111]
indvar_flatten             (alloca                ) [ 011111111]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000000]
p_read_1                   (read                  ) [ 001111111]
p_read_2                   (read                  ) [ 001111111]
p_read_3                   (read                  ) [ 001111111]
p_read_4                   (read                  ) [ 001111111]
val_V_loc                  (alloca                ) [ 001111111]
store_ln31                 (store                 ) [ 000000000]
store_ln31                 (store                 ) [ 000000000]
store_ln31                 (store                 ) [ 000000000]
store_ln31                 (store                 ) [ 000000000]
br_ln31                    (br                    ) [ 000000000]
kernel_1                   (load                  ) [ 000000000]
indvar_flatten_load        (load                  ) [ 000000000]
empty                      (trunc                 ) [ 000000000]
tmp_2                      (mux                   ) [ 000000000]
icmp_ln31                  (icmp                  ) [ 001111111]
add_ln31_1                 (add                   ) [ 000111111]
br_ln31                    (br                    ) [ 000000000]
oh_load                    (load                  ) [ 000100000]
add_ln31                   (add                   ) [ 000000000]
icmp_ln36                  (icmp                  ) [ 000110000]
select_ln31_2              (select                ) [ 000111111]
empty_57                   (trunc                 ) [ 000000000]
tmp_91_mid1                (mux                   ) [ 000000000]
select_ln31_3              (select                ) [ 000111111]
ret_ln77                   (ret                   ) [ 000000000]
select_ln31                (select                ) [ 000011111]
zext_ln1319                (zext                  ) [ 000000000]
mul_ln1319                 (mul                   ) [ 000000000]
select_ln31_cast           (zext                  ) [ 000000000]
empty_58                   (add                   ) [ 000000000]
p_cast8                    (zext                  ) [ 000000000]
Y_buf_addr                 (getelementptr         ) [ 000011111]
h_load                     (load                  ) [ 000000000]
specloopname_ln0           (specloopname          ) [ 000000000]
empty_56                   (speclooptripcount     ) [ 000000000]
select_ln31_1              (select                ) [ 000001111]
select_ln31_2_cast6        (zext                  ) [ 000000000]
tmp_14                     (bitconcatenate        ) [ 000000000]
zext_ln1319_7              (zext                  ) [ 000000000]
sub_ln1319                 (sub                   ) [ 000001111]
specloopname_ln36          (specloopname          ) [ 000000000]
empty_59                   (or                    ) [ 000001111]
indvars_iv_next337         (add                   ) [ 000001111]
empty_60                   (add                   ) [ 000001111]
empty_61                   (add                   ) [ 000001111]
empty_62                   (add                   ) [ 000001111]
empty_63                   (add                   ) [ 000001111]
Y_buf_load                 (load                  ) [ 001111111]
br_ln40                    (br                    ) [ 001111111]
empty_48                   (phi                   ) [ 000001111]
ow                         (phi                   ) [ 000001111]
w                          (phi                   ) [ 000001000]
icmp_ln40                  (icmp                  ) [ 001111111]
empty_49                   (speclooptripcount     ) [ 000000000]
add_ln40                   (add                   ) [ 001111111]
br_ln40                    (br                    ) [ 000000000]
indvars_iv_next327         (add                   ) [ 001111111]
tmp_16                     (bitconcatenate        ) [ 000000110]
empty_50                   (or                    ) [ 000000110]
p_cast                     (zext                  ) [ 000000000]
empty_51                   (add                   ) [ 000000110]
empty_52                   (add                   ) [ 000000110]
empty_53                   (add                   ) [ 000000110]
empty_54                   (add                   ) [ 000000110]
empty_55                   (add                   ) [ 000000110]
store_ln71                 (store                 ) [ 000000000]
add_ln36                   (add                   ) [ 000000000]
store_ln36                 (store                 ) [ 000000000]
store_ln36                 (store                 ) [ 000000000]
store_ln36                 (store                 ) [ 000000000]
store_ln36                 (store                 ) [ 000000000]
br_ln36                    (br                    ) [ 000000000]
call_ln31                  (call                  ) [ 000000000]
specloopname_ln40          (specloopname          ) [ 000000000]
val_V_loc_load             (load                  ) [ 000000000]
add_ln859                  (add                   ) [ 000000000]
shl_ln                     (bitconcatenate        ) [ 000000000]
zext_ln71                  (zext                  ) [ 000000000]
shl_ln71                   (shl                   ) [ 000000000]
xor_ln71                   (xor                   ) [ 000000000]
and_ln71                   (and                   ) [ 000000000]
zext_ln71_1                (zext                  ) [ 000000000]
shl_ln71_1                 (shl                   ) [ 000000000]
or_ln71                    (or                    ) [ 001111111]
br_ln40                    (br                    ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Y_buf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_buf"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_buf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_buf"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="W_buf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_buf"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i16.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="KERNEL_HEIGHT_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_7x7_Pipeline_CHANNEL"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="h_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="oh_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="oh/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="kernel_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="val_V_loc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="val_V_loc/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_read_1_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_read_2_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_read_3_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_read_4_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="Y_buf_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="320" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="7" slack="0"/>
<pin id="150" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Y_buf_addr/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="0" index="1" bw="320" slack="0"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="320" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="Y_buf_load/3 store_ln71/5 "/>
</bind>
</comp>

<comp id="159" class="1005" name="empty_48_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="320" slack="3"/>
<pin id="161" dir="1" index="1" bw="320" slack="3"/>
</pin_list>
<bind>
<opset="empty_48 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="empty_48_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="320" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="320" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_48/5 "/>
</bind>
</comp>

<comp id="170" class="1005" name="ow_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="1"/>
<pin id="172" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ow (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="ow_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ow/5 "/>
</bind>
</comp>

<comp id="182" class="1005" name="w_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="1"/>
<pin id="184" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="w_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="6" slack="0"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_conv_7x7_Pipeline_CHANNEL_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="6" slack="2"/>
<pin id="196" dir="0" index="2" bw="736" slack="0"/>
<pin id="197" dir="0" index="3" bw="6" slack="2"/>
<pin id="198" dir="0" index="4" bw="6" slack="2"/>
<pin id="199" dir="0" index="5" bw="6" slack="2"/>
<pin id="200" dir="0" index="6" bw="6" slack="2"/>
<pin id="201" dir="0" index="7" bw="6" slack="2"/>
<pin id="202" dir="0" index="8" bw="6" slack="2"/>
<pin id="203" dir="0" index="9" bw="6" slack="2"/>
<pin id="204" dir="0" index="10" bw="112" slack="0"/>
<pin id="205" dir="0" index="11" bw="10" slack="1"/>
<pin id="206" dir="0" index="12" bw="10" slack="1"/>
<pin id="207" dir="0" index="13" bw="11" slack="1"/>
<pin id="208" dir="0" index="14" bw="11" slack="1"/>
<pin id="209" dir="0" index="15" bw="11" slack="1"/>
<pin id="210" dir="0" index="16" bw="11" slack="1"/>
<pin id="211" dir="0" index="17" bw="11" slack="1"/>
<pin id="212" dir="0" index="18" bw="16" slack="5"/>
<pin id="213" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln31_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="7" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln31_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="3" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln31_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="5" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln31_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="6" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="kernel_1_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="1"/>
<pin id="239" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_1/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="indvar_flatten_load_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="1"/>
<pin id="242" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="empty_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="0"/>
<pin id="249" dir="0" index="1" bw="16" slack="1"/>
<pin id="250" dir="0" index="2" bw="16" slack="1"/>
<pin id="251" dir="0" index="3" bw="16" slack="1"/>
<pin id="252" dir="0" index="4" bw="16" slack="1"/>
<pin id="253" dir="0" index="5" bw="2" slack="0"/>
<pin id="254" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln31_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="0"/>
<pin id="259" dir="0" index="1" bw="7" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln31_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="oh_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="1"/>
<pin id="271" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="oh_load/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln31_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln36_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="0" index="1" bw="5" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="select_ln31_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="3" slack="0"/>
<pin id="287" dir="0" index="2" bw="3" slack="0"/>
<pin id="288" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_2/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="empty_57_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_57/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_91_mid1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="1"/>
<pin id="299" dir="0" index="2" bw="16" slack="1"/>
<pin id="300" dir="0" index="3" bw="16" slack="1"/>
<pin id="301" dir="0" index="4" bw="16" slack="1"/>
<pin id="302" dir="0" index="5" bw="2" slack="0"/>
<pin id="303" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_91_mid1/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="select_ln31_3_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="0"/>
<pin id="309" dir="0" index="2" bw="16" slack="0"/>
<pin id="310" dir="1" index="3" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_3/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln31_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="0" index="1" bw="5" slack="0"/>
<pin id="317" dir="0" index="2" bw="5" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln1319_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="3" slack="1"/>
<pin id="322" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="select_ln31_cast_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln31_cast/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_cast8_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="0"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="h_load_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="6" slack="3"/>
<pin id="333" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_load/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="select_ln31_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="2"/>
<pin id="336" dir="0" index="1" bw="6" slack="0"/>
<pin id="337" dir="0" index="2" bw="6" slack="0"/>
<pin id="338" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_1/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln31_2_cast6_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="3" slack="2"/>
<pin id="343" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln31_2_cast6/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_14_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="0" index="1" bw="3" slack="2"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln1319_7_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_7/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sub_ln1319_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="0"/>
<pin id="357" dir="0" index="1" bw="3" slack="0"/>
<pin id="358" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1319/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="empty_59_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="6" slack="0"/>
<pin id="363" dir="0" index="1" bw="6" slack="0"/>
<pin id="364" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_59/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="indvars_iv_next337_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="0"/>
<pin id="369" dir="0" index="1" bw="3" slack="0"/>
<pin id="370" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next337/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="empty_60_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="6" slack="0"/>
<pin id="375" dir="0" index="1" bw="3" slack="0"/>
<pin id="376" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_60/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="empty_61_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="6" slack="0"/>
<pin id="381" dir="0" index="1" bw="4" slack="0"/>
<pin id="382" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_61/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="empty_62_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="0"/>
<pin id="387" dir="0" index="1" bw="4" slack="0"/>
<pin id="388" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_62/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="empty_63_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="6" slack="0"/>
<pin id="393" dir="0" index="1" bw="4" slack="0"/>
<pin id="394" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_63/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="icmp_ln40_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="0" index="1" bw="5" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln40_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="indvars_iv_next327_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="6" slack="0"/>
<pin id="411" dir="0" index="1" bw="3" slack="0"/>
<pin id="412" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next327/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_16_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="10" slack="0"/>
<pin id="417" dir="0" index="1" bw="6" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="empty_50_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="10" slack="0"/>
<pin id="425" dir="0" index="1" bw="10" slack="0"/>
<pin id="426" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_50/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_cast_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="10" slack="0"/>
<pin id="431" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="empty_51_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="0"/>
<pin id="435" dir="0" index="1" bw="6" slack="0"/>
<pin id="436" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_51/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="empty_52_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="10" slack="0"/>
<pin id="441" dir="0" index="1" bw="7" slack="0"/>
<pin id="442" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_52/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="empty_53_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="10" slack="0"/>
<pin id="447" dir="0" index="1" bw="7" slack="0"/>
<pin id="448" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_53/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="empty_54_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="10" slack="0"/>
<pin id="453" dir="0" index="1" bw="8" slack="0"/>
<pin id="454" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_54/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="empty_55_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="10" slack="0"/>
<pin id="459" dir="0" index="1" bw="8" slack="0"/>
<pin id="460" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_55/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln36_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="5" slack="2"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="store_ln36_store_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="7" slack="3"/>
<pin id="470" dir="0" index="1" bw="7" slack="4"/>
<pin id="471" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="store_ln36_store_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="3" slack="3"/>
<pin id="474" dir="0" index="1" bw="3" slack="4"/>
<pin id="475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln36_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="5" slack="0"/>
<pin id="478" dir="0" index="1" bw="5" slack="4"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln36_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="1"/>
<pin id="483" dir="0" index="1" bw="6" slack="4"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="val_V_loc_load_load_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="7"/>
<pin id="487" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_V_loc_load/8 "/>
</bind>
</comp>

<comp id="488" class="1004" name="add_ln859_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="0"/>
<pin id="490" dir="0" index="1" bw="16" slack="6"/>
<pin id="491" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859/8 "/>
</bind>
</comp>

<comp id="493" class="1004" name="shl_ln_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="9" slack="0"/>
<pin id="495" dir="0" index="1" bw="5" slack="3"/>
<pin id="496" dir="0" index="2" bw="1" slack="0"/>
<pin id="497" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln71_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="9" slack="0"/>
<pin id="503" dir="1" index="1" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="shl_ln71_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="17" slack="0"/>
<pin id="507" dir="0" index="1" bw="9" slack="0"/>
<pin id="508" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln71/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="xor_ln71_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="320" slack="0"/>
<pin id="513" dir="0" index="1" bw="320" slack="0"/>
<pin id="514" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln71/8 "/>
</bind>
</comp>

<comp id="517" class="1004" name="and_ln71_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="320" slack="3"/>
<pin id="519" dir="0" index="1" bw="320" slack="0"/>
<pin id="520" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln71/8 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln71_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="0"/>
<pin id="525" dir="1" index="1" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_1/8 "/>
</bind>
</comp>

<comp id="527" class="1004" name="shl_ln71_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="0"/>
<pin id="529" dir="0" index="1" bw="9" slack="0"/>
<pin id="530" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln71_1/8 "/>
</bind>
</comp>

<comp id="533" class="1004" name="or_ln71_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="320" slack="0"/>
<pin id="535" dir="0" index="1" bw="320" slack="0"/>
<pin id="536" dir="1" index="2" bw="320" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln71/8 "/>
</bind>
</comp>

<comp id="539" class="1007" name="grp_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="3" slack="0"/>
<pin id="541" dir="0" index="1" bw="5" slack="0"/>
<pin id="542" dir="0" index="2" bw="5" slack="0"/>
<pin id="543" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1319/3 empty_58/3 "/>
</bind>
</comp>

<comp id="548" class="1005" name="h_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="6" slack="0"/>
<pin id="550" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="555" class="1005" name="oh_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="oh "/>
</bind>
</comp>

<comp id="562" class="1005" name="kernel_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="3" slack="0"/>
<pin id="564" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kernel "/>
</bind>
</comp>

<comp id="569" class="1005" name="indvar_flatten_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="7" slack="0"/>
<pin id="571" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="576" class="1005" name="p_read_1_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="1"/>
<pin id="578" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="582" class="1005" name="p_read_2_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="1"/>
<pin id="584" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="588" class="1005" name="p_read_3_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="1"/>
<pin id="590" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="594" class="1005" name="p_read_4_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="1"/>
<pin id="596" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="600" class="1005" name="val_V_loc_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="16" slack="5"/>
<pin id="602" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="val_V_loc "/>
</bind>
</comp>

<comp id="609" class="1005" name="add_ln31_1_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="7" slack="3"/>
<pin id="611" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="add_ln31_1 "/>
</bind>
</comp>

<comp id="617" class="1005" name="icmp_ln36_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="1"/>
<pin id="619" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="623" class="1005" name="select_ln31_2_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="3" slack="1"/>
<pin id="625" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31_2 "/>
</bind>
</comp>

<comp id="631" class="1005" name="select_ln31_3_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="6"/>
<pin id="633" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="select_ln31_3 "/>
</bind>
</comp>

<comp id="636" class="1005" name="select_ln31_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="5" slack="2"/>
<pin id="638" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="641" class="1005" name="Y_buf_addr_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="7" slack="1"/>
<pin id="643" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="Y_buf_addr "/>
</bind>
</comp>

<comp id="646" class="1005" name="select_ln31_1_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="6" slack="2"/>
<pin id="648" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="select_ln31_1 "/>
</bind>
</comp>

<comp id="651" class="1005" name="sub_ln1319_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="6" slack="2"/>
<pin id="653" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln1319 "/>
</bind>
</comp>

<comp id="656" class="1005" name="empty_59_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="6" slack="2"/>
<pin id="658" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="empty_59 "/>
</bind>
</comp>

<comp id="661" class="1005" name="indvars_iv_next337_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="6" slack="1"/>
<pin id="663" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next337 "/>
</bind>
</comp>

<comp id="667" class="1005" name="empty_60_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="6" slack="2"/>
<pin id="669" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="empty_60 "/>
</bind>
</comp>

<comp id="672" class="1005" name="empty_61_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="6" slack="2"/>
<pin id="674" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="empty_61 "/>
</bind>
</comp>

<comp id="677" class="1005" name="empty_62_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="6" slack="2"/>
<pin id="679" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="empty_62 "/>
</bind>
</comp>

<comp id="682" class="1005" name="empty_63_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="6" slack="2"/>
<pin id="684" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="empty_63 "/>
</bind>
</comp>

<comp id="687" class="1005" name="Y_buf_load_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="320" slack="1"/>
<pin id="689" dir="1" index="1" bw="320" slack="1"/>
</pin_list>
<bind>
<opset="Y_buf_load "/>
</bind>
</comp>

<comp id="695" class="1005" name="add_ln40_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="5" slack="0"/>
<pin id="697" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="700" class="1005" name="indvars_iv_next327_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="6" slack="0"/>
<pin id="702" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv_next327 "/>
</bind>
</comp>

<comp id="705" class="1005" name="tmp_16_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="10" slack="1"/>
<pin id="707" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="710" class="1005" name="empty_50_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="10" slack="1"/>
<pin id="712" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_50 "/>
</bind>
</comp>

<comp id="715" class="1005" name="empty_51_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="11" slack="1"/>
<pin id="717" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty_51 "/>
</bind>
</comp>

<comp id="720" class="1005" name="empty_52_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="11" slack="1"/>
<pin id="722" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty_52 "/>
</bind>
</comp>

<comp id="725" class="1005" name="empty_53_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="11" slack="1"/>
<pin id="727" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty_53 "/>
</bind>
</comp>

<comp id="730" class="1005" name="empty_54_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="11" slack="1"/>
<pin id="732" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty_54 "/>
</bind>
</comp>

<comp id="735" class="1005" name="empty_55_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="11" slack="1"/>
<pin id="737" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty_55 "/>
</bind>
</comp>

<comp id="740" class="1005" name="or_ln71_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="320" slack="1"/>
<pin id="742" dir="1" index="1" bw="320" slack="1"/>
</pin_list>
<bind>
<opset="or_ln71 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="162" pin="4"/><net_sink comp="153" pin=1"/></net>

<net id="169"><net_src comp="162" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="174" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="214"><net_src comp="92" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="215"><net_src comp="2" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="216"><net_src comp="4" pin="0"/><net_sink comp="193" pin=10"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="246"><net_src comp="237" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="255"><net_src comp="30" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="243" pin="1"/><net_sink comp="247" pin=5"/></net>

<net id="261"><net_src comp="240" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="240" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="34" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="276"><net_src comp="237" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="269" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="38" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="272" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="237" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="295"><net_src comp="272" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="304"><net_src comp="30" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="292" pin="1"/><net_sink comp="296" pin=5"/></net>

<net id="311"><net_src comp="278" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="296" pin="6"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="247" pin="6"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="26" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="314" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="327" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="339"><net_src comp="28" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="340"><net_src comp="331" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="349"><net_src comp="52" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="54" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="354"><net_src comp="344" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="341" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="334" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="58" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="334" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="60" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="334" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="62" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="334" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="64" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="334" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="66" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="334" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="68" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="174" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="70" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="174" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="74" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="186" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="60" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="76" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="186" pin="4"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="78" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="427"><net_src comp="415" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="80" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="429" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="82" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="429" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="84" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="429" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="86" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="429" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="88" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="429" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="90" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="74" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="480"><net_src comp="463" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="492"><net_src comp="485" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="498"><net_src comp="96" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="170" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="78" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="504"><net_src comp="493" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="98" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="501" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="100" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="159" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="511" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="488" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="501" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="517" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="527" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="544"><net_src comp="320" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="40" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="323" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="547"><net_src comp="539" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="551"><net_src comp="102" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="554"><net_src comp="548" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="558"><net_src comp="106" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="561"><net_src comp="555" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="565"><net_src comp="110" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="568"><net_src comp="562" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="572"><net_src comp="114" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="575"><net_src comp="569" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="579"><net_src comp="122" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="247" pin=4"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="296" pin=4"/></net>

<net id="585"><net_src comp="128" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="247" pin=3"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="296" pin=3"/></net>

<net id="591"><net_src comp="134" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="597"><net_src comp="140" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="603"><net_src comp="118" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="193" pin=18"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="612"><net_src comp="263" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="620"><net_src comp="278" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="626"><net_src comp="284" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="629"><net_src comp="623" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="630"><net_src comp="623" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="634"><net_src comp="306" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="639"><net_src comp="314" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="644"><net_src comp="146" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="649"><net_src comp="334" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="654"><net_src comp="355" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="193" pin=9"/></net>

<net id="659"><net_src comp="361" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="193" pin=3"/></net>

<net id="664"><net_src comp="367" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="193" pin=4"/></net>

<net id="670"><net_src comp="373" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="193" pin=5"/></net>

<net id="675"><net_src comp="379" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="193" pin=6"/></net>

<net id="680"><net_src comp="385" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="193" pin=7"/></net>

<net id="685"><net_src comp="391" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="193" pin=8"/></net>

<net id="690"><net_src comp="153" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="698"><net_src comp="403" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="703"><net_src comp="409" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="708"><net_src comp="415" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="193" pin=11"/></net>

<net id="713"><net_src comp="423" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="193" pin=12"/></net>

<net id="718"><net_src comp="433" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="193" pin=13"/></net>

<net id="723"><net_src comp="439" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="193" pin=14"/></net>

<net id="728"><net_src comp="445" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="193" pin=15"/></net>

<net id="733"><net_src comp="451" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="193" pin=16"/></net>

<net id="738"><net_src comp="457" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="193" pin=17"/></net>

<net id="743"><net_src comp="533" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="162" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Y_buf | {5 }
 - Input state : 
	Port: conv_7x7 : Y_buf | {3 4 }
	Port: conv_7x7 : X_buf | {6 7 }
	Port: conv_7x7 : W_buf | {6 7 }
	Port: conv_7x7 : p_read | {1 }
	Port: conv_7x7 : p_read1 | {1 }
	Port: conv_7x7 : p_read2 | {1 }
	Port: conv_7x7 : p_read3 | {1 }
  - Chain level:
	State 1
		store_ln31 : 1
		store_ln31 : 1
		store_ln31 : 1
		store_ln31 : 1
	State 2
		empty : 1
		tmp_2 : 2
		icmp_ln31 : 1
		add_ln31_1 : 1
		br_ln31 : 2
		add_ln31 : 1
		icmp_ln36 : 1
		select_ln31_2 : 2
		empty_57 : 2
		tmp_91_mid1 : 3
		select_ln31_3 : 4
	State 3
		mul_ln1319 : 1
		select_ln31_cast : 1
		empty_58 : 2
		p_cast8 : 3
		Y_buf_addr : 4
		Y_buf_load : 5
	State 4
		select_ln31_1 : 1
		zext_ln1319_7 : 1
		sub_ln1319 : 2
		empty_59 : 2
		indvars_iv_next337 : 2
		empty_60 : 2
		empty_61 : 2
		empty_62 : 2
		empty_63 : 2
	State 5
		icmp_ln40 : 1
		add_ln40 : 1
		br_ln40 : 2
		indvars_iv_next327 : 1
		tmp_16 : 1
		empty_50 : 2
		p_cast : 2
		empty_51 : 3
		empty_52 : 3
		empty_53 : 3
		empty_54 : 3
		empty_55 : 3
		store_ln71 : 1
		store_ln36 : 1
	State 6
	State 7
	State 8
		add_ln859 : 1
		zext_ln71 : 1
		shl_ln71 : 2
		xor_ln71 : 3
		and_ln71 : 3
		zext_ln71_1 : 2
		shl_ln71_1 : 3
		or_ln71 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   call   | grp_conv_7x7_Pipeline_CHANNEL_fu_193 |    49   |  22.232 |   8819  |  107574 |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |            empty_59_fu_361           |    0    |    0    |    0    |    0    |
|    or    |            empty_50_fu_423           |    0    |    0    |    0    |    0    |
|          |            or_ln71_fu_533            |    0    |    0    |    0    |   320   |
|----------|--------------------------------------|---------|---------|---------|---------|
|    xor   |            xor_ln71_fu_511           |    0    |    0    |    0    |   320   |
|----------|--------------------------------------|---------|---------|---------|---------|
|    and   |            and_ln71_fu_517           |    0    |    0    |    0    |   320   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |           add_ln31_1_fu_263          |    0    |    0    |    0    |    14   |
|          |            add_ln31_fu_272           |    0    |    0    |    0    |    11   |
|          |       indvars_iv_next337_fu_367      |    0    |    0    |    0    |    14   |
|          |            empty_60_fu_373           |    0    |    0    |    0    |    14   |
|          |            empty_61_fu_379           |    0    |    0    |    0    |    14   |
|          |            empty_62_fu_385           |    0    |    0    |    0    |    14   |
|          |            empty_63_fu_391           |    0    |    0    |    0    |    14   |
|    add   |            add_ln40_fu_403           |    0    |    0    |    0    |    13   |
|          |       indvars_iv_next327_fu_409      |    0    |    0    |    0    |    14   |
|          |            empty_51_fu_433           |    0    |    0    |    0    |    13   |
|          |            empty_52_fu_439           |    0    |    0    |    0    |    13   |
|          |            empty_53_fu_445           |    0    |    0    |    0    |    13   |
|          |            empty_54_fu_451           |    0    |    0    |    0    |    13   |
|          |            empty_55_fu_457           |    0    |    0    |    0    |    13   |
|          |            add_ln36_fu_463           |    0    |    0    |    0    |    13   |
|          |           add_ln859_fu_488           |    0    |    0    |    0    |    23   |
|----------|--------------------------------------|---------|---------|---------|---------|
|    shl   |            shl_ln71_fu_505           |    0    |    0    |    0    |    39   |
|          |           shl_ln71_1_fu_527          |    0    |    0    |    0    |    35   |
|----------|--------------------------------------|---------|---------|---------|---------|
|    mux   |             tmp_2_fu_247             |    0    |    0    |    0    |    20   |
|          |          tmp_91_mid1_fu_296          |    0    |    0    |    0    |    20   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |         select_ln31_2_fu_284         |    0    |    0    |    0    |    3    |
|  select  |         select_ln31_3_fu_306         |    0    |    0    |    0    |    16   |
|          |          select_ln31_fu_314          |    0    |    0    |    0    |    5    |
|          |         select_ln31_1_fu_334         |    0    |    0    |    0    |    6    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |           icmp_ln31_fu_257           |    0    |    0    |    0    |    10   |
|   icmp   |           icmp_ln36_fu_278           |    0    |    0    |    0    |    9    |
|          |           icmp_ln40_fu_397           |    0    |    0    |    0    |    9    |
|----------|--------------------------------------|---------|---------|---------|---------|
|    sub   |           sub_ln1319_fu_355          |    0    |    0    |    0    |    13   |
|----------|--------------------------------------|---------|---------|---------|---------|
|  muladd  |              grp_fu_539              |    1    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |         p_read_1_read_fu_122         |    0    |    0    |    0    |    0    |
|   read   |         p_read_2_read_fu_128         |    0    |    0    |    0    |    0    |
|          |         p_read_3_read_fu_134         |    0    |    0    |    0    |    0    |
|          |         p_read_4_read_fu_140         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   trunc  |             empty_fu_243             |    0    |    0    |    0    |    0    |
|          |            empty_57_fu_292           |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |          zext_ln1319_fu_320          |    0    |    0    |    0    |    0    |
|          |        select_ln31_cast_fu_323       |    0    |    0    |    0    |    0    |
|          |            p_cast8_fu_327            |    0    |    0    |    0    |    0    |
|   zext   |      select_ln31_2_cast6_fu_341      |    0    |    0    |    0    |    0    |
|          |         zext_ln1319_7_fu_351         |    0    |    0    |    0    |    0    |
|          |             p_cast_fu_429            |    0    |    0    |    0    |    0    |
|          |           zext_ln71_fu_501           |    0    |    0    |    0    |    0    |
|          |          zext_ln71_1_fu_523          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |             tmp_14_fu_344            |    0    |    0    |    0    |    0    |
|bitconcatenate|             tmp_16_fu_415            |    0    |    0    |    0    |    0    |
|          |             shl_ln_fu_493            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   Total  |                                      |    50   |  22.232 |   8819  |  108942 |
|----------|--------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    Y_buf_addr_reg_641    |    7   |
|    Y_buf_load_reg_687    |   320  |
|    add_ln31_1_reg_609    |    7   |
|     add_ln40_reg_695     |    5   |
|     empty_48_reg_159     |   320  |
|     empty_50_reg_710     |   10   |
|     empty_51_reg_715     |   11   |
|     empty_52_reg_720     |   11   |
|     empty_53_reg_725     |   11   |
|     empty_54_reg_730     |   11   |
|     empty_55_reg_735     |   11   |
|     empty_59_reg_656     |    6   |
|     empty_60_reg_667     |    6   |
|     empty_61_reg_672     |    6   |
|     empty_62_reg_677     |    6   |
|     empty_63_reg_682     |    6   |
|         h_reg_548        |    6   |
|     icmp_ln36_reg_617    |    1   |
|  indvar_flatten_reg_569  |    7   |
|indvars_iv_next327_reg_700|    6   |
|indvars_iv_next337_reg_661|    6   |
|      kernel_reg_562      |    3   |
|        oh_reg_555        |    5   |
|      or_ln71_reg_740     |   320  |
|        ow_reg_170        |    5   |
|     p_read_1_reg_576     |   16   |
|     p_read_2_reg_582     |   16   |
|     p_read_3_reg_588     |   16   |
|     p_read_4_reg_594     |   16   |
|   select_ln31_1_reg_646  |    6   |
|   select_ln31_2_reg_623  |    3   |
|   select_ln31_3_reg_631  |   16   |
|    select_ln31_reg_636   |    5   |
|    sub_ln1319_reg_651    |    6   |
|      tmp_16_reg_705      |   10   |
|     val_V_loc_reg_600    |   16   |
|         w_reg_182        |    6   |
+--------------------------+--------+
|           Total          |  1245  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_153 |  p0  |   2  |   7  |   14   ||    9    |
|     ow_reg_170    |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||  3.176  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   50   |   22   |  8819  | 108942 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |  1245  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   50   |   25   |  10064 | 108960 |
+-----------+--------+--------+--------+--------+
