
FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004e88  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00084e88  00084e88  00014e88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000ae0  20070000  00084e90  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000001f4  20070ae0  00085970  00020ae0  2**2
                  ALLOC
  4 .stack        00002004  20070cd4  00085b64  00020ae0  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020ae0  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020b09  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001cfdb  00000000  00000000  00020b62  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000040da  00000000  00000000  0003db3d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00006fd9  00000000  00000000  00041c17  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000e70  00000000  00000000  00048bf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000df8  00000000  00000000  00049a60  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000a441  00000000  00000000  0004a858  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001367d  00000000  00000000  00054c99  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006afa6  00000000  00000000  00068316  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002e80  00000000  00000000  000d32bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	d8 2c 07 20 ad 15 08 00 a9 15 08 00 a9 15 08 00     .,. ............
   80010:	a9 15 08 00 a9 15 08 00 a9 15 08 00 00 00 00 00     ................
	...
   8002c:	b5 0d 08 00 a9 15 08 00 00 00 00 00 ed 0d 08 00     ................
   8003c:	29 0e 08 00 a9 15 08 00 a9 15 08 00 a9 15 08 00     )...............
   8004c:	a9 15 08 00 a9 15 08 00 a9 15 08 00 a9 15 08 00     ................
   8005c:	a9 15 08 00 a9 15 08 00 a9 15 08 00 00 00 00 00     ................
   8006c:	1d 14 08 00 31 14 08 00 45 14 08 00 59 14 08 00     ....1...E...Y...
	...
   80084:	a9 15 08 00 a9 15 08 00 a9 15 08 00 a9 15 08 00     ................
   80094:	a9 15 08 00 a9 15 08 00 a9 15 08 00 a9 15 08 00     ................
   800a4:	00 00 00 00 a9 15 08 00 a9 15 08 00 a9 15 08 00     ................
   800b4:	a9 15 08 00 a9 15 08 00 a9 15 08 00 a9 15 08 00     ................
   800c4:	a9 15 08 00 a9 15 08 00 a9 15 08 00 a9 15 08 00     ................
   800d4:	a9 15 08 00 a9 15 08 00 a9 15 08 00 a9 15 08 00     ................
   800e4:	a9 15 08 00 a9 15 08 00 a9 15 08 00 a9 15 08 00     ................

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070ae0 	.word	0x20070ae0
   80110:	00000000 	.word	0x00000000
   80114:	00084e90 	.word	0x00084e90

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00084e90 	.word	0x00084e90
   80154:	20070ae4 	.word	0x20070ae4
   80158:	00084e90 	.word	0x00084e90
   8015c:	00000000 	.word	0x00000000

00080160 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   80160:	b4f0      	push	{r4, r5, r6, r7}
   80162:	b08c      	sub	sp, #48	; 0x30
   80164:	4607      	mov	r7, r0
   80166:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   80168:	ac01      	add	r4, sp, #4
   8016a:	4d11      	ldr	r5, [pc, #68]	; (801b0 <pwm_clocks_generate+0x50>)
   8016c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   8016e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80170:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   80172:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80174:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   80178:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   8017c:	aa01      	add	r2, sp, #4
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   8017e:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80180:	f852 0b04 	ldr.w	r0, [r2], #4
   80184:	fbb6 f0f0 	udiv	r0, r6, r0
   80188:	fbb0 f0f7 	udiv	r0, r0, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   8018c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
   80190:	d907      	bls.n	801a2 <pwm_clocks_generate+0x42>
			break;
		}
		ul_pre++;
   80192:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   80194:	2b0b      	cmp	r3, #11
   80196:	d1f3      	bne.n	80180 <pwm_clocks_generate+0x20>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
   80198:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   8019c:	b00c      	add	sp, #48	; 0x30
   8019e:	bcf0      	pop	{r4, r5, r6, r7}
   801a0:	4770      	bx	lr
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   801a2:	2b0a      	cmp	r3, #10
		return ul_div | (ul_pre << 8);
   801a4:	bf94      	ite	ls
   801a6:	ea40 2003 	orrls.w	r0, r0, r3, lsl #8
		return PWM_INVALID_ARGUMENT;
   801aa:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
   801ae:	e7f5      	b.n	8019c <pwm_clocks_generate+0x3c>
   801b0:	00084b64 	.word	0x00084b64

000801b4 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   801b4:	b570      	push	{r4, r5, r6, lr}
   801b6:	4606      	mov	r6, r0
   801b8:	460d      	mov	r5, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   801ba:	680c      	ldr	r4, [r1, #0]
   801bc:	b144      	cbz	r4, 801d0 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   801be:	6889      	ldr	r1, [r1, #8]
   801c0:	4620      	mov	r0, r4
   801c2:	4b0c      	ldr	r3, [pc, #48]	; (801f4 <pwm_init+0x40>)
   801c4:	4798      	blx	r3
   801c6:	4604      	mov	r4, r0
		if (result == PWM_INVALID_ARGUMENT) {
   801c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
   801cc:	4298      	cmp	r0, r3
   801ce:	d00c      	beq.n	801ea <pwm_init+0x36>

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   801d0:	6868      	ldr	r0, [r5, #4]
   801d2:	b140      	cbz	r0, 801e6 <pwm_init+0x32>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   801d4:	68a9      	ldr	r1, [r5, #8]
   801d6:	4b07      	ldr	r3, [pc, #28]	; (801f4 <pwm_init+0x40>)
   801d8:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   801da:	f64f 73ff 	movw	r3, #65535	; 0xffff
   801de:	4298      	cmp	r0, r3
   801e0:	d005      	beq.n	801ee <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   801e2:	ea44 4400 	orr.w	r4, r4, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   801e6:	6034      	str	r4, [r6, #0]
#endif
	return 0;
   801e8:	2400      	movs	r4, #0
}
   801ea:	4620      	mov	r0, r4
   801ec:	bd70      	pop	{r4, r5, r6, pc}
			return result;
   801ee:	4604      	mov	r4, r0
   801f0:	e7fb      	b.n	801ea <pwm_init+0x36>
   801f2:	bf00      	nop
   801f4:	00080161 	.word	0x00080161

000801f8 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   801f8:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   801fa:	680a      	ldr	r2, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   801fc:	684b      	ldr	r3, [r1, #4]
   801fe:	f003 030f 	and.w	r3, r3, #15
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
   80202:	8a8c      	ldrh	r4, [r1, #20]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80204:	4323      	orrs	r3, r4
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
   80206:	890c      	ldrh	r4, [r1, #8]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80208:	4323      	orrs	r3, r4
			(p_channel->polarity << 9) |
   8020a:	7a8c      	ldrb	r4, [r1, #10]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   8020c:	ea43 2344 	orr.w	r3, r3, r4, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   80210:	7d8c      	ldrb	r4, [r1, #22]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80212:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   80216:	7dcc      	ldrb	r4, [r1, #23]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80218:	ea43 4344 	orr.w	r3, r3, r4, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   8021c:	7e0c      	ldrb	r4, [r1, #24]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   8021e:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
   80222:	eb00 1442 	add.w	r4, r0, r2, lsl #5
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   80226:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   8022a:	68cb      	ldr	r3, [r1, #12]
   8022c:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   80230:	690b      	ldr	r3, [r1, #16]
   80232:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   80236:	7d8b      	ldrb	r3, [r1, #22]
   80238:	b13b      	cbz	r3, 8024a <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   8023a:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   8023c:	8b4b      	ldrh	r3, [r1, #26]
   8023e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   80242:	eb00 1442 	add.w	r4, r0, r2, lsl #5
   80246:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   8024a:	6c85      	ldr	r5, [r0, #72]	; 0x48
   8024c:	f04f 1301 	mov.w	r3, #65537	; 0x10001
   80250:	4093      	lsls	r3, r2
   80252:	43db      	mvns	r3, r3
   80254:	401d      	ands	r5, r3
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   80256:	7fcc      	ldrb	r4, [r1, #31]
   80258:	fa04 f602 	lsl.w	r6, r4, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   8025c:	7f8c      	ldrb	r4, [r1, #30]
   8025e:	4094      	lsls	r4, r2
   80260:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   80264:	432c      	orrs	r4, r5
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   80266:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   80268:	6c44      	ldr	r4, [r0, #68]	; 0x44
   8026a:	4023      	ands	r3, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   8026c:	f891 4021 	ldrb.w	r4, [r1, #33]	; 0x21
   80270:	fa04 f502 	lsl.w	r5, r4, r2
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   80274:	f891 4020 	ldrb.w	r4, [r1, #32]
   80278:	4094      	lsls	r4, r2
   8027a:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   8027e:	4323      	orrs	r3, r4
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   80280:	6443      	str	r3, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   80282:	2301      	movs	r3, #1
   80284:	4093      	lsls	r3, r2
	if (p_channel->b_sync_ch) {
   80286:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   8028a:	b334      	cbz	r4, 802da <pwm_channel_init+0xe2>
		p_pwm->PWM_SCM |= channel;
   8028c:	6a04      	ldr	r4, [r0, #32]
   8028e:	431c      	orrs	r4, r3
   80290:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   80292:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   80296:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   80298:	6e84      	ldr	r4, [r0, #104]	; 0x68
   8029a:	bf0c      	ite	eq
   8029c:	431c      	orreq	r4, r3
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   8029e:	439c      	bicne	r4, r3
   802a0:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   802a2:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   802a6:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   802a8:	6e84      	ldr	r4, [r0, #104]	; 0x68
   802aa:	bf0c      	ite	eq
   802ac:	ea44 4303 	orreq.w	r3, r4, r3, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   802b0:	ea24 4303 	bicne.w	r3, r4, r3, lsl #16
   802b4:	6683      	str	r3, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   802b6:	2a03      	cmp	r2, #3
   802b8:	d914      	bls.n	802e4 <pwm_channel_init+0xec>
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
   802ba:	3a04      	subs	r2, #4
		ch_num *= 8;
   802bc:	00d2      	lsls	r2, r2, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
   802be:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
   802c0:	23ff      	movs	r3, #255	; 0xff
   802c2:	4093      	lsls	r3, r2
   802c4:	ea24 0403 	bic.w	r4, r4, r3
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   802c8:	f891 3023 	ldrb.w	r3, [r1, #35]	; 0x23
   802cc:	fa03 f202 	lsl.w	r2, r3, r2
   802d0:	4322      	orrs	r2, r4
		p_pwm->PWM_FPE2 = fault_enable_reg;
   802d2:	6702      	str	r2, [r0, #112]	; 0x70
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
   802d4:	2000      	movs	r0, #0
   802d6:	bc70      	pop	{r4, r5, r6}
   802d8:	4770      	bx	lr
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   802da:	6a04      	ldr	r4, [r0, #32]
   802dc:	ea24 0403 	bic.w	r4, r4, r3
   802e0:	6204      	str	r4, [r0, #32]
   802e2:	e7d6      	b.n	80292 <pwm_channel_init+0x9a>
		ch_num *= 8;
   802e4:	00d5      	lsls	r5, r2, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
   802e6:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
		fault_enable_reg &= ~(0xFF << ch_num);
   802e8:	24ff      	movs	r4, #255	; 0xff
   802ea:	40ac      	lsls	r4, r5
   802ec:	ea23 0304 	bic.w	r3, r3, r4
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   802f0:	f891 2023 	ldrb.w	r2, [r1, #35]	; 0x23
   802f4:	40aa      	lsls	r2, r5
   802f6:	431a      	orrs	r2, r3
		p_pwm->PWM_FPE1 = fault_enable_reg;
   802f8:	66c2      	str	r2, [r0, #108]	; 0x6c
   802fa:	e7eb      	b.n	802d4 <pwm_channel_init+0xdc>

000802fc <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   802fc:	2301      	movs	r3, #1
   802fe:	fa03 f101 	lsl.w	r1, r3, r1
   80302:	6041      	str	r1, [r0, #4]
   80304:	4770      	bx	lr

00080306 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   80306:	2301      	movs	r3, #1
   80308:	fa03 f101 	lsl.w	r1, r3, r1
   8030c:	6081      	str	r1, [r0, #8]
   8030e:	4770      	bx	lr

00080310 <twi_set_speed>:
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
   80310:	4b2a      	ldr	r3, [pc, #168]	; (803bc <twi_set_speed+0xac>)
   80312:	4299      	cmp	r1, r3
   80314:	d849      	bhi.n	803aa <twi_set_speed+0x9a>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
   80316:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
   8031a:	4299      	cmp	r1, r3
   8031c:	d92b      	bls.n	80376 <twi_set_speed+0x66>
{
   8031e:	b410      	push	{r4}
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   80320:	4c27      	ldr	r4, [pc, #156]	; (803c0 <twi_set_speed+0xb0>)
   80322:	fba4 3402 	umull	r3, r4, r4, r2
   80326:	0ba4      	lsrs	r4, r4, #14
   80328:	3c04      	subs	r4, #4
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   8032a:	4b26      	ldr	r3, [pc, #152]	; (803c4 <twi_set_speed+0xb4>)
   8032c:	440b      	add	r3, r1
   8032e:	009b      	lsls	r3, r3, #2
   80330:	fbb2 f2f3 	udiv	r2, r2, r3
   80334:	3a04      	subs	r2, #4
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80336:	2cff      	cmp	r4, #255	; 0xff
   80338:	d939      	bls.n	803ae <twi_set_speed+0x9e>
   8033a:	2100      	movs	r1, #0
			/* Increase clock divider */
			ckdiv++;
   8033c:	3101      	adds	r1, #1
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
   8033e:	0864      	lsrs	r4, r4, #1
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80340:	2cff      	cmp	r4, #255	; 0xff
   80342:	d90d      	bls.n	80360 <twi_set_speed+0x50>
   80344:	2907      	cmp	r1, #7
   80346:	d1f9      	bne.n	8033c <twi_set_speed+0x2c>
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
   80348:	0213      	lsls	r3, r2, #8
   8034a:	b29b      	uxth	r3, r3
				TWI_CWGR_CKDIV(ckdiv);		
   8034c:	0409      	lsls	r1, r1, #16
   8034e:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
   80352:	430b      	orrs	r3, r1
   80354:	b2e4      	uxtb	r4, r4
   80356:	4323      	orrs	r3, r4
		p_twi->TWI_CWGR =
   80358:	6103      	str	r3, [r0, #16]
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
   8035a:	2000      	movs	r0, #0
}
   8035c:	bc10      	pop	{r4}
   8035e:	4770      	bx	lr
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80360:	2aff      	cmp	r2, #255	; 0xff
   80362:	d9f1      	bls.n	80348 <twi_set_speed+0x38>
   80364:	2906      	cmp	r1, #6
   80366:	d8ef      	bhi.n	80348 <twi_set_speed+0x38>
			ckdiv++;
   80368:	3101      	adds	r1, #1
			chdiv /= TWI_CLK_DIVIDER;
   8036a:	0852      	lsrs	r2, r2, #1
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   8036c:	2aff      	cmp	r2, #255	; 0xff
   8036e:	d9eb      	bls.n	80348 <twi_set_speed+0x38>
   80370:	2906      	cmp	r1, #6
   80372:	d9f9      	bls.n	80368 <twi_set_speed+0x58>
   80374:	e7e8      	b.n	80348 <twi_set_speed+0x38>
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   80376:	0049      	lsls	r1, r1, #1
   80378:	fbb2 f2f1 	udiv	r2, r2, r1
   8037c:	3a04      	subs	r2, #4
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   8037e:	2aff      	cmp	r2, #255	; 0xff
   80380:	d911      	bls.n	803a6 <twi_set_speed+0x96>
   80382:	2300      	movs	r3, #0
			ckdiv++;
   80384:	3301      	adds	r3, #1
			c_lh_div /= TWI_CLK_DIVIDER;
   80386:	0852      	lsrs	r2, r2, #1
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80388:	2aff      	cmp	r2, #255	; 0xff
   8038a:	d901      	bls.n	80390 <twi_set_speed+0x80>
   8038c:	2b07      	cmp	r3, #7
   8038e:	d1f9      	bne.n	80384 <twi_set_speed+0x74>
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   80390:	0211      	lsls	r1, r2, #8
   80392:	b289      	uxth	r1, r1
				TWI_CWGR_CKDIV(ckdiv);
   80394:	041b      	lsls	r3, r3, #16
   80396:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   8039a:	430b      	orrs	r3, r1
   8039c:	b2d2      	uxtb	r2, r2
   8039e:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
   803a0:	6102      	str	r2, [r0, #16]
	return PASS;
   803a2:	2000      	movs	r0, #0
   803a4:	4770      	bx	lr
	uint32_t ckdiv = 0;
   803a6:	2300      	movs	r3, #0
   803a8:	e7f2      	b.n	80390 <twi_set_speed+0x80>
		return FAIL;
   803aa:	2001      	movs	r0, #1
   803ac:	4770      	bx	lr
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   803ae:	2aff      	cmp	r2, #255	; 0xff
	uint32_t ckdiv = 0;
   803b0:	bf88      	it	hi
   803b2:	2100      	movhi	r1, #0
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   803b4:	d8d8      	bhi.n	80368 <twi_set_speed+0x58>
	uint32_t ckdiv = 0;
   803b6:	2100      	movs	r1, #0
   803b8:	e7c6      	b.n	80348 <twi_set_speed+0x38>
   803ba:	bf00      	nop
   803bc:	00061a80 	.word	0x00061a80
   803c0:	057619f1 	.word	0x057619f1
   803c4:	3ffd1200 	.word	0x3ffd1200

000803c8 <twi_master_init>:
{
   803c8:	b538      	push	{r3, r4, r5, lr}
   803ca:	4604      	mov	r4, r0
   803cc:	460d      	mov	r5, r1
	p_twi->TWI_IDR = ~0UL;
   803ce:	f04f 33ff 	mov.w	r3, #4294967295
   803d2:	6283      	str	r3, [r0, #40]	; 0x28
	p_twi->TWI_SR;
   803d4:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   803d6:	2380      	movs	r3, #128	; 0x80
   803d8:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
   803da:	6b03      	ldr	r3, [r0, #48]	; 0x30
	p_twi->TWI_CR = TWI_CR_MSDIS;
   803dc:	2308      	movs	r3, #8
   803de:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   803e0:	2320      	movs	r3, #32
   803e2:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_MSEN;
   803e4:	2304      	movs	r3, #4
   803e6:	6003      	str	r3, [r0, #0]
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
   803e8:	680a      	ldr	r2, [r1, #0]
   803ea:	6849      	ldr	r1, [r1, #4]
   803ec:	4b05      	ldr	r3, [pc, #20]	; (80404 <twi_master_init+0x3c>)
   803ee:	4798      	blx	r3
   803f0:	2801      	cmp	r0, #1
   803f2:	bf14      	ite	ne
   803f4:	2000      	movne	r0, #0
   803f6:	2001      	moveq	r0, #1
	if (p_opt->smbus == 1) {
   803f8:	7a6b      	ldrb	r3, [r5, #9]
   803fa:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
   803fc:	bf04      	itt	eq
   803fe:	2340      	moveq	r3, #64	; 0x40
   80400:	6023      	streq	r3, [r4, #0]
}
   80402:	bd38      	pop	{r3, r4, r5, pc}
   80404:	00080311 	.word	0x00080311

00080408 <rightEncoderAISR>:
	printf("%i\n",lTickTime);
	
} 
*/
//////////////////////////////ENCODER ISR//////////////////////////////////////////
void rightEncoderAISR(){ //ISR for the right encoder A
   80408:	b538      	push	{r3, r4, r5, lr}
	//Counts pulses on the right wheel encoder	
	if(getSetRDirection()>0){
   8040a:	4b14      	ldr	r3, [pc, #80]	; (8045c <rightEncoderAISR+0x54>)
   8040c:	4798      	blx	r3
   8040e:	2800      	cmp	r0, #0
   80410:	dd12      	ble.n	80438 <rightEncoderAISR+0x30>
		rAPulses++; 
   80412:	4a13      	ldr	r2, [pc, #76]	; (80460 <rightEncoderAISR+0x58>)
   80414:	6813      	ldr	r3, [r2, #0]
   80416:	3301      	adds	r3, #1
   80418:	6013      	str	r3, [r2, #0]
		printf("ERROR: no direction could be fetched from the right motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
	}

	//Compares tick-count since last time it was here to get a measurement of the pulsetime in units of ticks
	//It uses the inbuilt tick counter as reference 
	rAPrevTick = rACurrentTick;
   8041a:	4c12      	ldr	r4, [pc, #72]	; (80464 <rightEncoderAISR+0x5c>)
   8041c:	4d12      	ldr	r5, [pc, #72]	; (80468 <rightEncoderAISR+0x60>)
   8041e:	682b      	ldr	r3, [r5, #0]
   80420:	6023      	str	r3, [r4, #0]
	rACurrentTick = xTaskGetTickCountFromISR();
   80422:	4b12      	ldr	r3, [pc, #72]	; (8046c <rightEncoderAISR+0x64>)
   80424:	4798      	blx	r3
   80426:	6028      	str	r0, [r5, #0]
	rAPulseTime = rACurrentTick-rAPrevTick*msPerTick;
   80428:	4b11      	ldr	r3, [pc, #68]	; (80470 <rightEncoderAISR+0x68>)
   8042a:	781a      	ldrb	r2, [r3, #0]
   8042c:	6823      	ldr	r3, [r4, #0]
   8042e:	fb02 0013 	mls	r0, r2, r3, r0
   80432:	4b10      	ldr	r3, [pc, #64]	; (80474 <rightEncoderAISR+0x6c>)
   80434:	8018      	strh	r0, [r3, #0]
   80436:	bd38      	pop	{r3, r4, r5, pc}
	else if(getSetRDirection()<0){
   80438:	4b08      	ldr	r3, [pc, #32]	; (8045c <rightEncoderAISR+0x54>)
   8043a:	4798      	blx	r3
   8043c:	2800      	cmp	r0, #0
   8043e:	db07      	blt.n	80450 <rightEncoderAISR+0x48>
	}else if(getSetRDirection()==0){
   80440:	4b06      	ldr	r3, [pc, #24]	; (8045c <rightEncoderAISR+0x54>)
   80442:	4798      	blx	r3
   80444:	2800      	cmp	r0, #0
   80446:	d1e8      	bne.n	8041a <rightEncoderAISR+0x12>
		printf("ERROR: no direction could be fetched from the right motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
   80448:	480b      	ldr	r0, [pc, #44]	; (80478 <rightEncoderAISR+0x70>)
   8044a:	4b0c      	ldr	r3, [pc, #48]	; (8047c <rightEncoderAISR+0x74>)
   8044c:	4798      	blx	r3
   8044e:	e7e4      	b.n	8041a <rightEncoderAISR+0x12>
		rAPulses--;
   80450:	4a03      	ldr	r2, [pc, #12]	; (80460 <rightEncoderAISR+0x58>)
   80452:	6813      	ldr	r3, [r2, #0]
   80454:	3b01      	subs	r3, #1
   80456:	6013      	str	r3, [r2, #0]
   80458:	e7df      	b.n	8041a <rightEncoderAISR+0x12>
   8045a:	bf00      	nop
   8045c:	00080a09 	.word	0x00080a09
   80460:	20070c34 	.word	0x20070c34
   80464:	20070c60 	.word	0x20070c60
   80468:	20070c50 	.word	0x20070c50
   8046c:	00080e55 	.word	0x00080e55
   80470:	20070c58 	.word	0x20070c58
   80474:	20070c4c 	.word	0x20070c4c
   80478:	00084c40 	.word	0x00084c40
   8047c:	00081d35 	.word	0x00081d35

00080480 <rightEncoderBISR>:
	//printf("RightPulseTime A: %i ms\n",rAPulseTime);
	
}

void rightEncoderBISR(){ //ISR for the right encoder B
   80480:	b538      	push	{r3, r4, r5, lr}
	//Counts pulses on the right wheel encoder
	if(getSetRDirection()>0){
   80482:	4b14      	ldr	r3, [pc, #80]	; (804d4 <rightEncoderBISR+0x54>)
   80484:	4798      	blx	r3
   80486:	2800      	cmp	r0, #0
   80488:	dd12      	ble.n	804b0 <rightEncoderBISR+0x30>
		rBPulses++;
   8048a:	4a13      	ldr	r2, [pc, #76]	; (804d8 <rightEncoderBISR+0x58>)
   8048c:	6813      	ldr	r3, [r2, #0]
   8048e:	3301      	adds	r3, #1
   80490:	6013      	str	r3, [r2, #0]
			printf("ERROR: no direction could be fetched from the right motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
	}
	
	//Compares tick-count since last time it was here to get a measurement of the pulsetime in units of ticks
	//It uses the inbuilt tick counter as reference
	rBPrevTick = rBCurrentTick;
   80492:	4c12      	ldr	r4, [pc, #72]	; (804dc <rightEncoderBISR+0x5c>)
   80494:	4d12      	ldr	r5, [pc, #72]	; (804e0 <rightEncoderBISR+0x60>)
   80496:	682b      	ldr	r3, [r5, #0]
   80498:	6023      	str	r3, [r4, #0]
	rBCurrentTick = xTaskGetTickCountFromISR();
   8049a:	4b12      	ldr	r3, [pc, #72]	; (804e4 <rightEncoderBISR+0x64>)
   8049c:	4798      	blx	r3
   8049e:	6028      	str	r0, [r5, #0]
	rBPulseTime = rBCurrentTick-rBPrevTick*msPerTick;
   804a0:	4b11      	ldr	r3, [pc, #68]	; (804e8 <rightEncoderBISR+0x68>)
   804a2:	781a      	ldrb	r2, [r3, #0]
   804a4:	6823      	ldr	r3, [r4, #0]
   804a6:	fb02 0013 	mls	r0, r2, r3, r0
   804aa:	4b10      	ldr	r3, [pc, #64]	; (804ec <rightEncoderBISR+0x6c>)
   804ac:	8018      	strh	r0, [r3, #0]
   804ae:	bd38      	pop	{r3, r4, r5, pc}
	else if(getSetRDirection()<0){
   804b0:	4b08      	ldr	r3, [pc, #32]	; (804d4 <rightEncoderBISR+0x54>)
   804b2:	4798      	blx	r3
   804b4:	2800      	cmp	r0, #0
   804b6:	db07      	blt.n	804c8 <rightEncoderBISR+0x48>
	}else if(getSetRDirection()==0){
   804b8:	4b06      	ldr	r3, [pc, #24]	; (804d4 <rightEncoderBISR+0x54>)
   804ba:	4798      	blx	r3
   804bc:	2800      	cmp	r0, #0
   804be:	d1e8      	bne.n	80492 <rightEncoderBISR+0x12>
			printf("ERROR: no direction could be fetched from the right motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
   804c0:	480b      	ldr	r0, [pc, #44]	; (804f0 <rightEncoderBISR+0x70>)
   804c2:	4b0c      	ldr	r3, [pc, #48]	; (804f4 <rightEncoderBISR+0x74>)
   804c4:	4798      	blx	r3
   804c6:	e7e4      	b.n	80492 <rightEncoderBISR+0x12>
		rBPulses--;
   804c8:	4a03      	ldr	r2, [pc, #12]	; (804d8 <rightEncoderBISR+0x58>)
   804ca:	6813      	ldr	r3, [r2, #0]
   804cc:	3b01      	subs	r3, #1
   804ce:	6013      	str	r3, [r2, #0]
   804d0:	e7df      	b.n	80492 <rightEncoderBISR+0x12>
   804d2:	bf00      	nop
   804d4:	00080a09 	.word	0x00080a09
   804d8:	20070c40 	.word	0x20070c40
   804dc:	20070c48 	.word	0x20070c48
   804e0:	20070c68 	.word	0x20070c68
   804e4:	00080e55 	.word	0x00080e55
   804e8:	20070c58 	.word	0x20070c58
   804ec:	20070c3c 	.word	0x20070c3c
   804f0:	00084c40 	.word	0x00084c40
   804f4:	00081d35 	.word	0x00081d35

000804f8 <leftEncoderAISR>:
	//printf("RightPulseTime B: %i ms\n",rBPulseTime);
	
}

void leftEncoderAISR(){ //ISR for the left encoder A
   804f8:	b538      	push	{r3, r4, r5, lr}
	//Counts pulses on the left wheel encoder
	if(getSetLDirection()>0){
   804fa:	4b14      	ldr	r3, [pc, #80]	; (8054c <leftEncoderAISR+0x54>)
   804fc:	4798      	blx	r3
   804fe:	2800      	cmp	r0, #0
   80500:	dd13      	ble.n	8052a <leftEncoderAISR+0x32>
		lAPulses++;
   80502:	4a13      	ldr	r2, [pc, #76]	; (80550 <leftEncoderAISR+0x58>)
   80504:	6813      	ldr	r3, [r2, #0]
   80506:	3301      	adds	r3, #1
   80508:	6013      	str	r3, [r2, #0]
			printf("ERROR: no direction could be fetched from the left motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
	}
	
	//Compares tick-count since last time it was here to get a measurement of the pulsetime in units of ticks
	//It uses the inbuilt tick counter as reference
	lAPrevTick = lACurrentTick;
   8050a:	4c12      	ldr	r4, [pc, #72]	; (80554 <leftEncoderAISR+0x5c>)
   8050c:	4d12      	ldr	r5, [pc, #72]	; (80558 <leftEncoderAISR+0x60>)
   8050e:	682b      	ldr	r3, [r5, #0]
   80510:	6023      	str	r3, [r4, #0]
	lACurrentTick = xTaskGetTickCountFromISR();
   80512:	4b12      	ldr	r3, [pc, #72]	; (8055c <leftEncoderAISR+0x64>)
   80514:	4798      	blx	r3
   80516:	6028      	str	r0, [r5, #0]
	lAPulseTime = (lACurrentTick-lAPrevTick)*msPerTick;
   80518:	6823      	ldr	r3, [r4, #0]
   8051a:	1ac0      	subs	r0, r0, r3
   8051c:	4b10      	ldr	r3, [pc, #64]	; (80560 <leftEncoderAISR+0x68>)
   8051e:	781b      	ldrb	r3, [r3, #0]
   80520:	fb03 f000 	mul.w	r0, r3, r0
   80524:	4b0f      	ldr	r3, [pc, #60]	; (80564 <leftEncoderAISR+0x6c>)
   80526:	8018      	strh	r0, [r3, #0]
   80528:	bd38      	pop	{r3, r4, r5, pc}
	else if(getSetLDirection()<0){
   8052a:	4b08      	ldr	r3, [pc, #32]	; (8054c <leftEncoderAISR+0x54>)
   8052c:	4798      	blx	r3
   8052e:	2800      	cmp	r0, #0
   80530:	db07      	blt.n	80542 <leftEncoderAISR+0x4a>
		}else if(getSetLDirection()==0){
   80532:	4b06      	ldr	r3, [pc, #24]	; (8054c <leftEncoderAISR+0x54>)
   80534:	4798      	blx	r3
   80536:	2800      	cmp	r0, #0
   80538:	d1e7      	bne.n	8050a <leftEncoderAISR+0x12>
			printf("ERROR: no direction could be fetched from the left motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
   8053a:	480b      	ldr	r0, [pc, #44]	; (80568 <leftEncoderAISR+0x70>)
   8053c:	4b0b      	ldr	r3, [pc, #44]	; (8056c <leftEncoderAISR+0x74>)
   8053e:	4798      	blx	r3
   80540:	e7e3      	b.n	8050a <leftEncoderAISR+0x12>
		lAPulses--;
   80542:	4a03      	ldr	r2, [pc, #12]	; (80550 <leftEncoderAISR+0x58>)
   80544:	6813      	ldr	r3, [r2, #0]
   80546:	3b01      	subs	r3, #1
   80548:	6013      	str	r3, [r2, #0]
   8054a:	e7de      	b.n	8050a <leftEncoderAISR+0x12>
   8054c:	000809fd 	.word	0x000809fd
   80550:	20070c54 	.word	0x20070c54
   80554:	20070c44 	.word	0x20070c44
   80558:	20070c70 	.word	0x20070c70
   8055c:	00080e55 	.word	0x00080e55
   80560:	20070c58 	.word	0x20070c58
   80564:	20070c74 	.word	0x20070c74
   80568:	00084bc0 	.word	0x00084bc0
   8056c:	00081d35 	.word	0x00081d35

00080570 <leftEncoderBISR>:
	//printf("LeftPulseTime A: %i ms\n",lAPulseTime);
	
}

void leftEncoderBISR(){ //ISR for the left encoder B
   80570:	b538      	push	{r3, r4, r5, lr}
	//Counts pulses on the left wheel encoder
	if(getSetLDirection()>0){
   80572:	4b14      	ldr	r3, [pc, #80]	; (805c4 <leftEncoderBISR+0x54>)
   80574:	4798      	blx	r3
   80576:	2800      	cmp	r0, #0
   80578:	dd13      	ble.n	805a2 <leftEncoderBISR+0x32>
		lBPulses++;
   8057a:	4a13      	ldr	r2, [pc, #76]	; (805c8 <leftEncoderBISR+0x58>)
   8057c:	6813      	ldr	r3, [r2, #0]
   8057e:	3301      	adds	r3, #1
   80580:	6013      	str	r3, [r2, #0]
		printf("ERROR: no direction could be fetched from the left motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
	}
	
	//Compares tick-count since last time it was here to get a measurement of the pulsetime in units of ticks
	//It uses the inbuilt tick counter as reference
	lBPrevTick = lBCurrentTick;
   80582:	4c12      	ldr	r4, [pc, #72]	; (805cc <leftEncoderBISR+0x5c>)
   80584:	4d12      	ldr	r5, [pc, #72]	; (805d0 <leftEncoderBISR+0x60>)
   80586:	682b      	ldr	r3, [r5, #0]
   80588:	6023      	str	r3, [r4, #0]
	lBCurrentTick = xTaskGetTickCountFromISR();
   8058a:	4b12      	ldr	r3, [pc, #72]	; (805d4 <leftEncoderBISR+0x64>)
   8058c:	4798      	blx	r3
   8058e:	6028      	str	r0, [r5, #0]
	lBPulseTime = (lBCurrentTick-lBPrevTick)*msPerTick;
   80590:	6823      	ldr	r3, [r4, #0]
   80592:	1ac0      	subs	r0, r0, r3
   80594:	4b10      	ldr	r3, [pc, #64]	; (805d8 <leftEncoderBISR+0x68>)
   80596:	781b      	ldrb	r3, [r3, #0]
   80598:	fb03 f000 	mul.w	r0, r3, r0
   8059c:	4b0f      	ldr	r3, [pc, #60]	; (805dc <leftEncoderBISR+0x6c>)
   8059e:	8018      	strh	r0, [r3, #0]
   805a0:	bd38      	pop	{r3, r4, r5, pc}
	else if(getSetLDirection()<0){
   805a2:	4b08      	ldr	r3, [pc, #32]	; (805c4 <leftEncoderBISR+0x54>)
   805a4:	4798      	blx	r3
   805a6:	2800      	cmp	r0, #0
   805a8:	db07      	blt.n	805ba <leftEncoderBISR+0x4a>
	}else if(getSetLDirection()==0){
   805aa:	4b06      	ldr	r3, [pc, #24]	; (805c4 <leftEncoderBISR+0x54>)
   805ac:	4798      	blx	r3
   805ae:	2800      	cmp	r0, #0
   805b0:	d1e7      	bne.n	80582 <leftEncoderBISR+0x12>
		printf("ERROR: no direction could be fetched from the left motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
   805b2:	480b      	ldr	r0, [pc, #44]	; (805e0 <leftEncoderBISR+0x70>)
   805b4:	4b0b      	ldr	r3, [pc, #44]	; (805e4 <leftEncoderBISR+0x74>)
   805b6:	4798      	blx	r3
   805b8:	e7e3      	b.n	80582 <leftEncoderBISR+0x12>
		lBPulses--;
   805ba:	4a03      	ldr	r2, [pc, #12]	; (805c8 <leftEncoderBISR+0x58>)
   805bc:	6813      	ldr	r3, [r2, #0]
   805be:	3b01      	subs	r3, #1
   805c0:	6013      	str	r3, [r2, #0]
   805c2:	e7de      	b.n	80582 <leftEncoderBISR+0x12>
   805c4:	000809fd 	.word	0x000809fd
   805c8:	20070c64 	.word	0x20070c64
   805cc:	20070c38 	.word	0x20070c38
   805d0:	20070c5c 	.word	0x20070c5c
   805d4:	00080e55 	.word	0x00080e55
   805d8:	20070c58 	.word	0x20070c58
   805dc:	20070c6c 	.word	0x20070c6c
   805e0:	00084bc0 	.word	0x00084bc0
   805e4:	00081d35 	.word	0x00081d35

000805e8 <encoder_init>:
void encoder_init(){ //initialise the encoders
   805e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   805ec:	b082      	sub	sp, #8
	lAPrevTick=0; 
   805ee:	2400      	movs	r4, #0
   805f0:	4b39      	ldr	r3, [pc, #228]	; (806d8 <encoder_init+0xf0>)
   805f2:	601c      	str	r4, [r3, #0]
	rAPrevTick=0;
   805f4:	4b39      	ldr	r3, [pc, #228]	; (806dc <encoder_init+0xf4>)
   805f6:	601c      	str	r4, [r3, #0]
	lACurrentTick=0;
   805f8:	4b39      	ldr	r3, [pc, #228]	; (806e0 <encoder_init+0xf8>)
   805fa:	601c      	str	r4, [r3, #0]
	rACurrentTick=0;
   805fc:	4b39      	ldr	r3, [pc, #228]	; (806e4 <encoder_init+0xfc>)
   805fe:	601c      	str	r4, [r3, #0]
	lBPrevTick=0;
   80600:	4b39      	ldr	r3, [pc, #228]	; (806e8 <encoder_init+0x100>)
   80602:	601c      	str	r4, [r3, #0]
	rBPrevTick=0;
   80604:	4b39      	ldr	r3, [pc, #228]	; (806ec <encoder_init+0x104>)
   80606:	601c      	str	r4, [r3, #0]
	lBCurrentTick=0;
   80608:	4b39      	ldr	r3, [pc, #228]	; (806f0 <encoder_init+0x108>)
   8060a:	601c      	str	r4, [r3, #0]
	rBCurrentTick=0;
   8060c:	4b39      	ldr	r3, [pc, #228]	; (806f4 <encoder_init+0x10c>)
   8060e:	601c      	str	r4, [r3, #0]
	lAPulses=0;
   80610:	4b39      	ldr	r3, [pc, #228]	; (806f8 <encoder_init+0x110>)
   80612:	601c      	str	r4, [r3, #0]
	lAPulseTime=0;
   80614:	4b39      	ldr	r3, [pc, #228]	; (806fc <encoder_init+0x114>)
   80616:	801c      	strh	r4, [r3, #0]
	rAPulses=0;
   80618:	4b39      	ldr	r3, [pc, #228]	; (80700 <encoder_init+0x118>)
   8061a:	601c      	str	r4, [r3, #0]
	rAPulseTime=0;
   8061c:	4b39      	ldr	r3, [pc, #228]	; (80704 <encoder_init+0x11c>)
   8061e:	801c      	strh	r4, [r3, #0]
	lBPulses=0;
   80620:	4b39      	ldr	r3, [pc, #228]	; (80708 <encoder_init+0x120>)
   80622:	601c      	str	r4, [r3, #0]
	lBPulseTime=0;
   80624:	4b39      	ldr	r3, [pc, #228]	; (8070c <encoder_init+0x124>)
   80626:	801c      	strh	r4, [r3, #0]
	rBPulses=0;
   80628:	4b39      	ldr	r3, [pc, #228]	; (80710 <encoder_init+0x128>)
   8062a:	601c      	str	r4, [r3, #0]
	rBPulseTime=0;
   8062c:	4b39      	ldr	r3, [pc, #228]	; (80714 <encoder_init+0x12c>)
   8062e:	801c      	strh	r4, [r3, #0]
	msPerTick=1; // Time for a tick is 1 ms on SAM3X8E CPU
   80630:	2201      	movs	r2, #1
   80632:	4b39      	ldr	r3, [pc, #228]	; (80718 <encoder_init+0x130>)
   80634:	701a      	strb	r2, [r3, #0]
	pmc_enable_periph_clk(ID_PIOC);
   80636:	200d      	movs	r0, #13
   80638:	4b38      	ldr	r3, [pc, #224]	; (8071c <encoder_init+0x134>)
   8063a:	4798      	blx	r3
pio_set_input(PIOC,pin7i,NULL);
   8063c:	4d38      	ldr	r5, [pc, #224]	; (80720 <encoder_init+0x138>)
   8063e:	4622      	mov	r2, r4
   80640:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
   80644:	4628      	mov	r0, r5
   80646:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 80740 <encoder_init+0x158>
   8064a:	47c0      	blx	r8
pio_handler_set(PIOC,ID_PIOC,pin7i,PIO_IT_RE_OR_HL,rightEncoderAISR);
   8064c:	4b35      	ldr	r3, [pc, #212]	; (80724 <encoder_init+0x13c>)
   8064e:	9300      	str	r3, [sp, #0]
   80650:	2320      	movs	r3, #32
   80652:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   80656:	210d      	movs	r1, #13
   80658:	4628      	mov	r0, r5
   8065a:	4f33      	ldr	r7, [pc, #204]	; (80728 <encoder_init+0x140>)
   8065c:	47b8      	blx	r7
pio_enable_interrupt(PIOC,pin7i); //digital pin 7
   8065e:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
   80662:	4628      	mov	r0, r5
   80664:	4e31      	ldr	r6, [pc, #196]	; (8072c <encoder_init+0x144>)
   80666:	47b0      	blx	r6
pio_set_input(PIOC,pin5i,NULL);
   80668:	4622      	mov	r2, r4
   8066a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
   8066e:	4628      	mov	r0, r5
   80670:	47c0      	blx	r8
pio_handler_set(PIOC, ID_PIOC,pin5i,PIO_IT_RE_OR_HL, leftEncoderAISR);
   80672:	4b2f      	ldr	r3, [pc, #188]	; (80730 <encoder_init+0x148>)
   80674:	9300      	str	r3, [sp, #0]
   80676:	2320      	movs	r3, #32
   80678:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   8067c:	210d      	movs	r1, #13
   8067e:	4628      	mov	r0, r5
   80680:	47b8      	blx	r7
pio_enable_interrupt(PIOC,pin5i); //digital pin 5 
   80682:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
   80686:	4628      	mov	r0, r5
   80688:	47b0      	blx	r6
pio_set_input(PIOC,pin33,NULL);
   8068a:	4622      	mov	r2, r4
   8068c:	2102      	movs	r1, #2
   8068e:	4628      	mov	r0, r5
   80690:	47c0      	blx	r8
pio_handler_set(PIOC, ID_PIOC,pin33,PIO_IT_RE_OR_HL, rightEncoderBISR);
   80692:	4b28      	ldr	r3, [pc, #160]	; (80734 <encoder_init+0x14c>)
   80694:	9300      	str	r3, [sp, #0]
   80696:	2320      	movs	r3, #32
   80698:	2202      	movs	r2, #2
   8069a:	210d      	movs	r1, #13
   8069c:	4628      	mov	r0, r5
   8069e:	47b8      	blx	r7
pio_enable_interrupt(PIOC,pin33); //digital pin 33 
   806a0:	2102      	movs	r1, #2
   806a2:	4628      	mov	r0, r5
   806a4:	47b0      	blx	r6
pio_set_input(PIOC,pin10i,NULL);
   806a6:	4622      	mov	r2, r4
   806a8:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
   806ac:	4628      	mov	r0, r5
   806ae:	47c0      	blx	r8
pio_handler_set(PIOC,ID_PIOC,pin10i,PIO_IT_RE_OR_HL,leftEncoderBISR);
   806b0:	4b21      	ldr	r3, [pc, #132]	; (80738 <encoder_init+0x150>)
   806b2:	9300      	str	r3, [sp, #0]
   806b4:	2320      	movs	r3, #32
   806b6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   806ba:	210d      	movs	r1, #13
   806bc:	4628      	mov	r0, r5
   806be:	47b8      	blx	r7
pio_enable_interrupt(PIOC,pin10i); //digital pin 10 
   806c0:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
   806c4:	4628      	mov	r0, r5
   806c6:	47b0      	blx	r6

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   806c8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   806cc:	4b1b      	ldr	r3, [pc, #108]	; (8073c <encoder_init+0x154>)
   806ce:	601a      	str	r2, [r3, #0]
}
   806d0:	b002      	add	sp, #8
   806d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   806d6:	bf00      	nop
   806d8:	20070c44 	.word	0x20070c44
   806dc:	20070c60 	.word	0x20070c60
   806e0:	20070c70 	.word	0x20070c70
   806e4:	20070c50 	.word	0x20070c50
   806e8:	20070c38 	.word	0x20070c38
   806ec:	20070c48 	.word	0x20070c48
   806f0:	20070c5c 	.word	0x20070c5c
   806f4:	20070c68 	.word	0x20070c68
   806f8:	20070c54 	.word	0x20070c54
   806fc:	20070c74 	.word	0x20070c74
   80700:	20070c34 	.word	0x20070c34
   80704:	20070c4c 	.word	0x20070c4c
   80708:	20070c64 	.word	0x20070c64
   8070c:	20070c6c 	.word	0x20070c6c
   80710:	20070c40 	.word	0x20070c40
   80714:	20070c3c 	.word	0x20070c3c
   80718:	20070c58 	.word	0x20070c58
   8071c:	00081555 	.word	0x00081555
   80720:	400e1200 	.word	0x400e1200
   80724:	00080409 	.word	0x00080409
   80728:	000813ad 	.word	0x000813ad
   8072c:	000811e5 	.word	0x000811e5
   80730:	000804f9 	.word	0x000804f9
   80734:	00080481 	.word	0x00080481
   80738:	00080571 	.word	0x00080571
   8073c:	e000e100 	.word	0xe000e100
   80740:	0008115f 	.word	0x0008115f

00080744 <getLeftPulses>:
	rBPulses=0;
	lBPulses=0;
	printf("Reseting pulse counters:\n LeftPulses A: #%i\n LeftPulses B: #%i\n RightPulses A: #%i\n RightPulses B: #%i\n",lAPulses,lBPulses,rAPulses,rBPulses);
}
/////////////////////PULSE COUNTER//////////////////////////////////////////
int getLeftPulses(){ //returns the sum of pulses from left encoder A and B since last reset
   80744:	b538      	push	{r3, r4, r5, lr}
	//printf("LeftPulses A: #%i\n",lAPulses);
	return lAPulses;
}
int getLeftBPulses(){ //returns the amount of pulses from left encoder B since last reset
	//printf("LeftPulses B: #%i\n",lBPulses);
	return lBPulses;
   80746:	4d06      	ldr	r5, [pc, #24]	; (80760 <getLeftPulses+0x1c>)
	return lAPulses;
   80748:	4c06      	ldr	r4, [pc, #24]	; (80764 <getLeftPulses+0x20>)
	printf("LeftPulses : ##[%i]##\n",(getLeftAPulses()+getLeftBPulses()));
   8074a:	6829      	ldr	r1, [r5, #0]
   8074c:	6823      	ldr	r3, [r4, #0]
   8074e:	4419      	add	r1, r3
   80750:	4805      	ldr	r0, [pc, #20]	; (80768 <getLeftPulses+0x24>)
   80752:	4b06      	ldr	r3, [pc, #24]	; (8076c <getLeftPulses+0x28>)
   80754:	4798      	blx	r3
	return (getLeftAPulses()+getLeftBPulses());
   80756:	6828      	ldr	r0, [r5, #0]
   80758:	6823      	ldr	r3, [r4, #0]
}
   8075a:	4418      	add	r0, r3
   8075c:	bd38      	pop	{r3, r4, r5, pc}
   8075e:	bf00      	nop
   80760:	20070c64 	.word	0x20070c64
   80764:	20070c54 	.word	0x20070c54
   80768:	00084b90 	.word	0x00084b90
   8076c:	00081d35 	.word	0x00081d35

00080770 <getRightPulses>:
}
int getRightPulses(){ //returns the sum of pulses from right encoder A and B since last reset
   80770:	b538      	push	{r3, r4, r5, lr}
	//printf("RightPulses A: #%i\n",rAPulses);
	return rAPulses;
}
int getRightBPulses(){ //returns the amount of pulses from right encoder B since last reset
	//printf("RightPulses B: #%i\n",rBPulses);
	return rBPulses;
   80772:	4d06      	ldr	r5, [pc, #24]	; (8078c <getRightPulses+0x1c>)
	return rAPulses;
   80774:	4c06      	ldr	r4, [pc, #24]	; (80790 <getRightPulses+0x20>)
	printf("RightPulses : ##[%i]##\n",(getRightAPulses()+getRightBPulses()));
   80776:	6829      	ldr	r1, [r5, #0]
   80778:	6823      	ldr	r3, [r4, #0]
   8077a:	4419      	add	r1, r3
   8077c:	4805      	ldr	r0, [pc, #20]	; (80794 <getRightPulses+0x24>)
   8077e:	4b06      	ldr	r3, [pc, #24]	; (80798 <getRightPulses+0x28>)
   80780:	4798      	blx	r3
	return (getRightAPulses()+getRightBPulses());
   80782:	6828      	ldr	r0, [r5, #0]
   80784:	6823      	ldr	r3, [r4, #0]
}
   80786:	4418      	add	r0, r3
   80788:	bd38      	pop	{r3, r4, r5, pc}
   8078a:	bf00      	nop
   8078c:	20070c40 	.word	0x20070c40
   80790:	20070c34 	.word	0x20070c34
   80794:	00084ba8 	.word	0x00084ba8
   80798:	00081d35 	.word	0x00081d35

0008079c <waitForXPulsesRL>:
	printf("LeftPulseTime B: %i ms\n",lBPulseTime);
	return lBPulseTime;
}

/////////////////////////CONTROL BY PULSE COUNTER///////////////////////////////
int waitForXPulsesRL(int lPulses,int rPulses){//wait for a specified amount of pulses, returns 1 when first of two conditions of X pulses is met
   8079c:	b538      	push	{r3, r4, r5, lr}
   8079e:	460c      	mov	r4, r1
	if(lPulses < 0 && rPulses < 0) {
   807a0:	1e05      	subs	r5, r0, #0
   807a2:	db0c      	blt.n	807be <waitForXPulsesRL+0x22>
		if(getLeftPulses()<lPulses || getRightPulses()<rPulses) {
			printf("RL True\n");
			return 1;
		}
	} else {
		if(getLeftPulses()>lPulses || getRightPulses()>rPulses) {
   807a4:	4b10      	ldr	r3, [pc, #64]	; (807e8 <waitForXPulsesRL+0x4c>)
   807a6:	4798      	blx	r3
   807a8:	4285      	cmp	r5, r0
   807aa:	db17      	blt.n	807dc <waitForXPulsesRL+0x40>
   807ac:	4b0f      	ldr	r3, [pc, #60]	; (807ec <waitForXPulsesRL+0x50>)
   807ae:	4798      	blx	r3
   807b0:	4284      	cmp	r4, r0
   807b2:	db13      	blt.n	807dc <waitForXPulsesRL+0x40>
			printf("RL True\n");
			return 1;
		}
	}
	
	printf("RL False\n");	
   807b4:	480e      	ldr	r0, [pc, #56]	; (807f0 <waitForXPulsesRL+0x54>)
   807b6:	4b0f      	ldr	r3, [pc, #60]	; (807f4 <waitForXPulsesRL+0x58>)
   807b8:	4798      	blx	r3
	return 0;
   807ba:	2000      	movs	r0, #0
}
   807bc:	bd38      	pop	{r3, r4, r5, pc}
	if(lPulses < 0 && rPulses < 0) {
   807be:	2900      	cmp	r1, #0
   807c0:	daf0      	bge.n	807a4 <waitForXPulsesRL+0x8>
		if(getLeftPulses()<lPulses || getRightPulses()<rPulses) {
   807c2:	4b09      	ldr	r3, [pc, #36]	; (807e8 <waitForXPulsesRL+0x4c>)
   807c4:	4798      	blx	r3
   807c6:	4285      	cmp	r5, r0
   807c8:	dc03      	bgt.n	807d2 <waitForXPulsesRL+0x36>
   807ca:	4b08      	ldr	r3, [pc, #32]	; (807ec <waitForXPulsesRL+0x50>)
   807cc:	4798      	blx	r3
   807ce:	4284      	cmp	r4, r0
   807d0:	ddf0      	ble.n	807b4 <waitForXPulsesRL+0x18>
			printf("RL True\n");
   807d2:	4809      	ldr	r0, [pc, #36]	; (807f8 <waitForXPulsesRL+0x5c>)
   807d4:	4b07      	ldr	r3, [pc, #28]	; (807f4 <waitForXPulsesRL+0x58>)
   807d6:	4798      	blx	r3
			return 1;
   807d8:	2001      	movs	r0, #1
   807da:	bd38      	pop	{r3, r4, r5, pc}
			printf("RL True\n");
   807dc:	4806      	ldr	r0, [pc, #24]	; (807f8 <waitForXPulsesRL+0x5c>)
   807de:	4b05      	ldr	r3, [pc, #20]	; (807f4 <waitForXPulsesRL+0x58>)
   807e0:	4798      	blx	r3
			return 1;
   807e2:	2001      	movs	r0, #1
   807e4:	bd38      	pop	{r3, r4, r5, pc}
   807e6:	bf00      	nop
   807e8:	00080745 	.word	0x00080745
   807ec:	00080771 	.word	0x00080771
   807f0:	00084cd0 	.word	0x00084cd0
   807f4:	00081d35 	.word	0x00081d35
   807f8:	00084cc4 	.word	0x00084cc4

000807fc <init_twi>:
/*
*  Setup the Arduino due card as the master on pin 20 and 21 (SDA, SCL) with a fixed transfer rate.
*  The function returns 1 if the master was successfully initialized else 0.
*/
uint8_t init_twi(void)
{
   807fc:	b500      	push	{lr}
   807fe:	b085      	sub	sp, #20
	twi_master_options_t opt;
	opt.speed = TWI_DEF_SPEED;
   80800:	4b09      	ldr	r3, [pc, #36]	; (80828 <init_twi+0x2c>)
   80802:	9302      	str	r3, [sp, #8]
typedef twi_packet_t twi_package_t;

static inline uint32_t twi_master_setup(twi_master_t p_twi,
		twi_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_peripheral_hz();
   80804:	4b09      	ldr	r3, [pc, #36]	; (8082c <init_twi+0x30>)
   80806:	9301      	str	r3, [sp, #4]
	p_opt->smbus      = 0;
   80808:	2300      	movs	r3, #0
   8080a:	f88d 300d 	strb.w	r3, [sp, #13]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   8080e:	2017      	movs	r0, #23
   80810:	4b07      	ldr	r3, [pc, #28]	; (80830 <init_twi+0x34>)
   80812:	4798      	blx	r3
	} else {
		// Do Nothing
	}
#endif

	return (twi_master_init(p_twi, p_opt));
   80814:	a901      	add	r1, sp, #4
   80816:	4807      	ldr	r0, [pc, #28]	; (80834 <init_twi+0x38>)
   80818:	4b07      	ldr	r3, [pc, #28]	; (80838 <init_twi+0x3c>)
   8081a:	4798      	blx	r3
	return twi_master_setup(TWI_PORT, &opt) == TWI_SUCCESS;
}
   8081c:	fab0 f080 	clz	r0, r0
   80820:	0940      	lsrs	r0, r0, #5
   80822:	b005      	add	sp, #20
   80824:	f85d fb04 	ldr.w	pc, [sp], #4
   80828:	000186a0 	.word	0x000186a0
   8082c:	0501bd00 	.word	0x0501bd00
   80830:	00081555 	.word	0x00081555
   80834:	40090000 	.word	0x40090000
   80838:	000803c9 	.word	0x000803c9

0008083c <testDriveR>:
		
	}
	//skickar s mnga pulser som behvs fr att svnga correctionAngle mnga grader.
}

void testDriveR(uint8_t speed, int8_t direction) {
   8083c:	b570      	push	{r4, r5, r6, lr}
   8083e:	b084      	sub	sp, #16
	speed = Abs(speed);
	int motorSpeed = (1500 + 7 * speed * direction);
   80840:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
   80844:	fb01 f400 	mul.w	r4, r1, r0

	//connect peripheral B to pin C3
	pio_configure_pin(PWM_35, PIO_TYPE_PIO_PERIPH_B);
   80848:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8084c:	2043      	movs	r0, #67	; 0x43
   8084e:	4b15      	ldr	r3, [pc, #84]	; (808a4 <testDriveR+0x68>)
   80850:	4798      	blx	r3

	//enable the peripheral clock for the PWM hardware
	pmc_enable_periph_clk(ID_PWM);
   80852:	2024      	movs	r0, #36	; 0x24
   80854:	4b14      	ldr	r3, [pc, #80]	; (808a8 <testDriveR+0x6c>)
   80856:	4798      	blx	r3

	//disable the channel until it is properly configured
	pwm_channel_disable(PWM, PWM_CHANNEL_0);
   80858:	4d14      	ldr	r5, [pc, #80]	; (808ac <testDriveR+0x70>)
   8085a:	2100      	movs	r1, #0
   8085c:	4628      	mov	r0, r5
   8085e:	4b14      	ldr	r3, [pc, #80]	; (808b0 <testDriveR+0x74>)
   80860:	4798      	blx	r3

	//PWM clock configuration
	pwm_clock_t PWMDAC_clock_config =
   80862:	4b14      	ldr	r3, [pc, #80]	; (808b4 <testDriveR+0x78>)
   80864:	9301      	str	r3, [sp, #4]
   80866:	2600      	movs	r6, #0
   80868:	9602      	str	r6, [sp, #8]
   8086a:	4b13      	ldr	r3, [pc, #76]	; (808b8 <testDriveR+0x7c>)
   8086c:	9303      	str	r3, [sp, #12]
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};

	//apply the clock configuration
	pwm_init(PWM, &PWMDAC_clock_config);
   8086e:	a901      	add	r1, sp, #4
   80870:	4628      	mov	r0, r5
   80872:	4b12      	ldr	r3, [pc, #72]	; (808bc <testDriveR+0x80>)
   80874:	4798      	blx	r3

	//sets the wave pulse properties
	pwm_channel_instance.channel = PWM_CHANNEL_0;
   80876:	4912      	ldr	r1, [pc, #72]	; (808c0 <testDriveR+0x84>)
   80878:	600e      	str	r6, [r1, #0]
	pwm_channel_instance.ul_prescaler = PWM_CMR_CPRE_CLKA;
   8087a:	230b      	movs	r3, #11
   8087c:	604b      	str	r3, [r1, #4]
	pwm_channel_instance.polarity = PWM_HIGH;
   8087e:	2301      	movs	r3, #1
   80880:	728b      	strb	r3, [r1, #10]
	pwm_channel_instance.alignment = PWM_ALIGN_LEFT;
   80882:	810e      	strh	r6, [r1, #8]
	pwm_channel_instance.ul_period = 5250 + motorSpeed;
   80884:	f504 53d2 	add.w	r3, r4, #6720	; 0x1a40
   80888:	331e      	adds	r3, #30
   8088a:	610b      	str	r3, [r1, #16]
	int motorSpeed = (1500 + 7 * speed * direction);
   8088c:	f204 54dc 	addw	r4, r4, #1500	; 0x5dc
	pwm_channel_instance.ul_duty = motorSpeed;
   80890:	60cc      	str	r4, [r1, #12]
	//apply the channel configuration
	pwm_channel_init(PWM, &pwm_channel_instance);
   80892:	4628      	mov	r0, r5
   80894:	4b0b      	ldr	r3, [pc, #44]	; (808c4 <testDriveR+0x88>)
   80896:	4798      	blx	r3

	//configuration is complete, so enable the channel
	pwm_channel_enable(PWM, PWM_CHANNEL_0);
   80898:	4631      	mov	r1, r6
   8089a:	4628      	mov	r0, r5
   8089c:	4b0a      	ldr	r3, [pc, #40]	; (808c8 <testDriveR+0x8c>)
   8089e:	4798      	blx	r3
}
   808a0:	b004      	add	sp, #16
   808a2:	bd70      	pop	{r4, r5, r6, pc}
   808a4:	000811f1 	.word	0x000811f1
   808a8:	00081555 	.word	0x00081555
   808ac:	40094000 	.word	0x40094000
   808b0:	00080307 	.word	0x00080307
   808b4:	000f4240 	.word	0x000f4240
   808b8:	0501bd00 	.word	0x0501bd00
   808bc:	000801b5 	.word	0x000801b5
   808c0:	20070c78 	.word	0x20070c78
   808c4:	000801f9 	.word	0x000801f9
   808c8:	000802fd 	.word	0x000802fd

000808cc <testDriveL>:

void testDriveL(uint8_t speed, int8_t direction) {
   808cc:	b5f0      	push	{r4, r5, r6, r7, lr}
   808ce:	b085      	sub	sp, #20
	speed = Abs(speed);
	int motorSpeed = (1500 + 7 * speed * direction);
   808d0:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
   808d4:	fb01 f400 	mul.w	r4, r1, r0

	//connect peripheral B to pin A19
	pio_configure_pin(PWM_42, PIO_TYPE_PIO_PERIPH_B);
   808d8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   808dc:	2013      	movs	r0, #19
   808de:	4b15      	ldr	r3, [pc, #84]	; (80934 <testDriveL+0x68>)
   808e0:	4798      	blx	r3

	//enable the peripheral clock for the PWM hardware
	pmc_enable_periph_clk(ID_PWM);
   808e2:	2024      	movs	r0, #36	; 0x24
   808e4:	4b14      	ldr	r3, [pc, #80]	; (80938 <testDriveL+0x6c>)
   808e6:	4798      	blx	r3

	//disable the channel until it is properly configured
	pwm_channel_disable(PWM, PWM_CHANNEL_1);
   808e8:	4d14      	ldr	r5, [pc, #80]	; (8093c <testDriveL+0x70>)
   808ea:	2101      	movs	r1, #1
   808ec:	4628      	mov	r0, r5
   808ee:	4b14      	ldr	r3, [pc, #80]	; (80940 <testDriveL+0x74>)
   808f0:	4798      	blx	r3

	//PWM clock configuration
	pwm_clock_t PWMDAC_clock_config =
   808f2:	4b14      	ldr	r3, [pc, #80]	; (80944 <testDriveL+0x78>)
   808f4:	9301      	str	r3, [sp, #4]
   808f6:	2700      	movs	r7, #0
   808f8:	9702      	str	r7, [sp, #8]
   808fa:	4b13      	ldr	r3, [pc, #76]	; (80948 <testDriveL+0x7c>)
   808fc:	9303      	str	r3, [sp, #12]
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};

	//apply the clock configuration
	pwm_init(PWM, &PWMDAC_clock_config);
   808fe:	a901      	add	r1, sp, #4
   80900:	4628      	mov	r0, r5
   80902:	4b12      	ldr	r3, [pc, #72]	; (8094c <testDriveL+0x80>)
   80904:	4798      	blx	r3

	//sets the wave pulse properties
	pwm_channel_instance.channel = PWM_CHANNEL_1;
   80906:	4912      	ldr	r1, [pc, #72]	; (80950 <testDriveL+0x84>)
   80908:	2601      	movs	r6, #1
   8090a:	600e      	str	r6, [r1, #0]
	pwm_channel_instance.ul_prescaler = PWM_CMR_CPRE_CLKA;
   8090c:	230b      	movs	r3, #11
   8090e:	604b      	str	r3, [r1, #4]
	pwm_channel_instance.polarity = PWM_HIGH;
   80910:	728e      	strb	r6, [r1, #10]
	pwm_channel_instance.alignment = PWM_ALIGN_LEFT;
   80912:	810f      	strh	r7, [r1, #8]
	pwm_channel_instance.ul_period = 5250 + motorSpeed;
   80914:	f504 53d2 	add.w	r3, r4, #6720	; 0x1a40
   80918:	331e      	adds	r3, #30
   8091a:	610b      	str	r3, [r1, #16]
	int motorSpeed = (1500 + 7 * speed * direction);
   8091c:	f204 54dc 	addw	r4, r4, #1500	; 0x5dc
	pwm_channel_instance.ul_duty = motorSpeed;
   80920:	60cc      	str	r4, [r1, #12]
	//apply the channel configuration
	pwm_channel_init(PWM, &pwm_channel_instance);
   80922:	4628      	mov	r0, r5
   80924:	4b0b      	ldr	r3, [pc, #44]	; (80954 <testDriveL+0x88>)
   80926:	4798      	blx	r3

	//configuration is complete, so enable the channel
	pwm_channel_enable(PWM, PWM_CHANNEL_1);
   80928:	4631      	mov	r1, r6
   8092a:	4628      	mov	r0, r5
   8092c:	4b0a      	ldr	r3, [pc, #40]	; (80958 <testDriveL+0x8c>)
   8092e:	4798      	blx	r3
}
   80930:	b005      	add	sp, #20
   80932:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80934:	000811f1 	.word	0x000811f1
   80938:	00081555 	.word	0x00081555
   8093c:	40094000 	.word	0x40094000
   80940:	00080307 	.word	0x00080307
   80944:	000f4240 	.word	0x000f4240
   80948:	0501bd00 	.word	0x0501bd00
   8094c:	000801b5 	.word	0x000801b5
   80950:	20070c78 	.word	0x20070c78
   80954:	000801f9 	.word	0x000801f9
   80958:	000802fd 	.word	0x000802fd

0008095c <drive>:
 void drive(uint8_t lSpeed, uint8_t rSpeed, int8_t lDirection, int8_t rDirection) { //speed 0-100 in %, direction -1,1, where -1 is backwards and 1 is forward.
   8095c:	b538      	push	{r3, r4, r5, lr}
   8095e:	4605      	mov	r5, r0
   80960:	4608      	mov	r0, r1
   80962:	4614      	mov	r4, r2
	rSpeedLatest = rSpeed;
   80964:	4a08      	ldr	r2, [pc, #32]	; (80988 <drive+0x2c>)
   80966:	7011      	strb	r1, [r2, #0]
	lSpeedLatest = lSpeed;
   80968:	4a08      	ldr	r2, [pc, #32]	; (8098c <drive+0x30>)
   8096a:	7015      	strb	r5, [r2, #0]
	rDirectionLatest = rDirection;
   8096c:	4a08      	ldr	r2, [pc, #32]	; (80990 <drive+0x34>)
   8096e:	7013      	strb	r3, [r2, #0]
	lDirectionLatest = lDirection;
   80970:	4a08      	ldr	r2, [pc, #32]	; (80994 <drive+0x38>)
   80972:	7014      	strb	r4, [r2, #0]
	testDriveR(rSpeed, -1*rDirection); // sets pwm for the right motors 
   80974:	425b      	negs	r3, r3
   80976:	b259      	sxtb	r1, r3
   80978:	4b07      	ldr	r3, [pc, #28]	; (80998 <drive+0x3c>)
   8097a:	4798      	blx	r3
	testDriveL(lSpeed, -1*lDirection); // sets pwm for the left motors
   8097c:	4261      	negs	r1, r4
   8097e:	b249      	sxtb	r1, r1
   80980:	4628      	mov	r0, r5
   80982:	4b06      	ldr	r3, [pc, #24]	; (8099c <drive+0x40>)
   80984:	4798      	blx	r3
   80986:	bd38      	pop	{r3, r4, r5, pc}
   80988:	20070aff 	.word	0x20070aff
   8098c:	20070afd 	.word	0x20070afd
   80990:	20070afe 	.word	0x20070afe
   80994:	20070afc 	.word	0x20070afc
   80998:	0008083d 	.word	0x0008083d
   8099c:	000808cd 	.word	0x000808cd

000809a0 <driveCm>:
void driveCm(int cm) {
   809a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int p = cm / (50/(float)144);
   809a2:	4b10      	ldr	r3, [pc, #64]	; (809e4 <driveCm+0x44>)
   809a4:	4798      	blx	r3
   809a6:	4910      	ldr	r1, [pc, #64]	; (809e8 <driveCm+0x48>)
   809a8:	4b10      	ldr	r3, [pc, #64]	; (809ec <driveCm+0x4c>)
   809aa:	4798      	blx	r3
   809ac:	4b10      	ldr	r3, [pc, #64]	; (809f0 <driveCm+0x50>)
   809ae:	4798      	blx	r3
   809b0:	4604      	mov	r4, r0
	while(!waitForXPulsesRL(p,p)) {
   809b2:	4d10      	ldr	r5, [pc, #64]	; (809f4 <driveCm+0x54>)
			drive(10,10,-1,-1);
   809b4:	f04f 37ff 	mov.w	r7, #4294967295
   809b8:	4e0f      	ldr	r6, [pc, #60]	; (809f8 <driveCm+0x58>)
	while(!waitForXPulsesRL(p,p)) {
   809ba:	e007      	b.n	809cc <driveCm+0x2c>
		if(p > 0) {
   809bc:	2c00      	cmp	r4, #0
			drive(10,10,1,1);
   809be:	bfcc      	ite	gt
   809c0:	2301      	movgt	r3, #1
			drive(10,10,-1,-1);
   809c2:	463b      	movle	r3, r7
   809c4:	461a      	mov	r2, r3
   809c6:	210a      	movs	r1, #10
   809c8:	4608      	mov	r0, r1
   809ca:	47b0      	blx	r6
	while(!waitForXPulsesRL(p,p)) {
   809cc:	4621      	mov	r1, r4
   809ce:	4620      	mov	r0, r4
   809d0:	47a8      	blx	r5
   809d2:	2800      	cmp	r0, #0
   809d4:	d0f2      	beq.n	809bc <driveCm+0x1c>
	drive(0,0,1,1);
   809d6:	2301      	movs	r3, #1
   809d8:	461a      	mov	r2, r3
   809da:	2100      	movs	r1, #0
   809dc:	4608      	mov	r0, r1
   809de:	4c06      	ldr	r4, [pc, #24]	; (809f8 <driveCm+0x58>)
   809e0:	47a0      	blx	r4
   809e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   809e4:	00081951 	.word	0x00081951
   809e8:	3eb1c71c 	.word	0x3eb1c71c
   809ec:	00081b61 	.word	0x00081b61
   809f0:	00081c99 	.word	0x00081c99
   809f4:	0008079d 	.word	0x0008079d
   809f8:	0008095d 	.word	0x0008095d

000809fc <getSetLDirection>:
}
/*Returns the value of latest direction set for the left motor*/
int8_t getSetLDirection(){
	//printf("Set Direction for Left Motor is: %i\n",lDirectionLatest);
	return lDirectionLatest;
}
   809fc:	4b01      	ldr	r3, [pc, #4]	; (80a04 <getSetLDirection+0x8>)
   809fe:	f993 0000 	ldrsb.w	r0, [r3]
   80a02:	4770      	bx	lr
   80a04:	20070afc 	.word	0x20070afc

00080a08 <getSetRDirection>:
/*Returns the value of latest direction set for the right motor*/
int8_t getSetRDirection(){
	//printf("Set Direction for Right Motor is: %i\n",rDirectionLatest);
	return rDirectionLatest;
   80a08:	4b01      	ldr	r3, [pc, #4]	; (80a10 <getSetRDirection+0x8>)
   80a0a:	f993 0000 	ldrsb.w	r0, [r3]
   80a0e:	4770      	bx	lr
   80a10:	20070afe 	.word	0x20070afe

00080a14 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80a14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
   80a18:	b980      	cbnz	r0, 80a3c <_read+0x28>
   80a1a:	460c      	mov	r4, r1
   80a1c:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
   80a1e:	2a00      	cmp	r2, #0
   80a20:	dd0f      	ble.n	80a42 <_read+0x2e>
   80a22:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80a24:	4e08      	ldr	r6, [pc, #32]	; (80a48 <_read+0x34>)
   80a26:	4d09      	ldr	r5, [pc, #36]	; (80a4c <_read+0x38>)
   80a28:	6830      	ldr	r0, [r6, #0]
   80a2a:	4621      	mov	r1, r4
   80a2c:	682b      	ldr	r3, [r5, #0]
   80a2e:	4798      	blx	r3
		ptr++;
   80a30:	3401      	adds	r4, #1
	for (; len > 0; --len) {
   80a32:	42bc      	cmp	r4, r7
   80a34:	d1f8      	bne.n	80a28 <_read+0x14>
		nChars++;
	}
	return nChars;
}
   80a36:	4640      	mov	r0, r8
   80a38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   80a3c:	f04f 38ff 	mov.w	r8, #4294967295
   80a40:	e7f9      	b.n	80a36 <_read+0x22>
	for (; len > 0; --len) {
   80a42:	4680      	mov	r8, r0
   80a44:	e7f7      	b.n	80a36 <_read+0x22>
   80a46:	bf00      	nop
   80a48:	20070ca8 	.word	0x20070ca8
   80a4c:	20070ca0 	.word	0x20070ca0

00080a50 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   80a50:	3801      	subs	r0, #1
   80a52:	2802      	cmp	r0, #2
   80a54:	d815      	bhi.n	80a82 <_write+0x32>
{
   80a56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80a5a:	460e      	mov	r6, r1
   80a5c:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
   80a5e:	b19a      	cbz	r2, 80a88 <_write+0x38>
   80a60:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
   80a62:	f8df 8038 	ldr.w	r8, [pc, #56]	; 80a9c <_write+0x4c>
   80a66:	4f0c      	ldr	r7, [pc, #48]	; (80a98 <_write+0x48>)
   80a68:	f8d8 0000 	ldr.w	r0, [r8]
   80a6c:	f815 1b01 	ldrb.w	r1, [r5], #1
   80a70:	683b      	ldr	r3, [r7, #0]
   80a72:	4798      	blx	r3
   80a74:	2800      	cmp	r0, #0
   80a76:	db0a      	blt.n	80a8e <_write+0x3e>
   80a78:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
   80a7a:	3c01      	subs	r4, #1
   80a7c:	d1f4      	bne.n	80a68 <_write+0x18>
   80a7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   80a82:	f04f 30ff 	mov.w	r0, #4294967295
   80a86:	4770      	bx	lr
	for (; len != 0; --len) {
   80a88:	4610      	mov	r0, r2
   80a8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
   80a8e:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
   80a92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80a96:	bf00      	nop
   80a98:	20070ca4 	.word	0x20070ca4
   80a9c:	20070ca8 	.word	0x20070ca8

00080aa0 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   80aa0:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   80aa2:	23ac      	movs	r3, #172	; 0xac
   80aa4:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   80aa6:	680b      	ldr	r3, [r1, #0]
   80aa8:	684a      	ldr	r2, [r1, #4]
   80aaa:	fbb3 f3f2 	udiv	r3, r3, r2
   80aae:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   80ab0:	1e5c      	subs	r4, r3, #1
   80ab2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   80ab6:	4294      	cmp	r4, r2
   80ab8:	d80b      	bhi.n	80ad2 <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
   80aba:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80abc:	688b      	ldr	r3, [r1, #8]
   80abe:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80ac0:	f240 2302 	movw	r3, #514	; 0x202
   80ac4:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80ac8:	2350      	movs	r3, #80	; 0x50
   80aca:	6003      	str	r3, [r0, #0]

	return 0;
   80acc:	2000      	movs	r0, #0
}
   80ace:	bc10      	pop	{r4}
   80ad0:	4770      	bx	lr
		return 1;
   80ad2:	2001      	movs	r0, #1
   80ad4:	e7fb      	b.n	80ace <uart_init+0x2e>

00080ad6 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   80ad6:	6943      	ldr	r3, [r0, #20]
   80ad8:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   80adc:	bf1a      	itte	ne
   80ade:	61c1      	strne	r1, [r0, #28]
	return 0;
   80ae0:	2000      	movne	r0, #0
		return 1;
   80ae2:	2001      	moveq	r0, #1
}
   80ae4:	4770      	bx	lr

00080ae6 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   80ae6:	6943      	ldr	r3, [r0, #20]
   80ae8:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   80aec:	bf1d      	ittte	ne
   80aee:	6983      	ldrne	r3, [r0, #24]
   80af0:	700b      	strbne	r3, [r1, #0]
	return 0;
   80af2:	2000      	movne	r0, #0
		return 1;
   80af4:	2001      	moveq	r0, #1
}
   80af6:	4770      	bx	lr

00080af8 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   80af8:	6943      	ldr	r3, [r0, #20]
   80afa:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   80afe:	bf1d      	ittte	ne
   80b00:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   80b04:	61c1      	strne	r1, [r0, #28]
	return 0;
   80b06:	2000      	movne	r0, #0
		return 1;
   80b08:	2001      	moveq	r0, #1
}
   80b0a:	4770      	bx	lr

00080b0c <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   80b0c:	6943      	ldr	r3, [r0, #20]
   80b0e:	f013 0f01 	tst.w	r3, #1
   80b12:	d005      	beq.n	80b20 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   80b14:	6983      	ldr	r3, [r0, #24]
   80b16:	f3c3 0308 	ubfx	r3, r3, #0, #9
   80b1a:	600b      	str	r3, [r1, #0]

	return 0;
   80b1c:	2000      	movs	r0, #0
   80b1e:	4770      	bx	lr
		return 1;
   80b20:	2001      	movs	r0, #1
}
   80b22:	4770      	bx	lr

00080b24 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   80b24:	b5f0      	push	{r4, r5, r6, r7, lr}
   80b26:	b083      	sub	sp, #12
   80b28:	4604      	mov	r4, r0
   80b2a:	460d      	mov	r5, r1
	uint32_t val = 0;
   80b2c:	2300      	movs	r3, #0
   80b2e:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80b30:	4b20      	ldr	r3, [pc, #128]	; (80bb4 <usart_serial_getchar+0x90>)
   80b32:	4298      	cmp	r0, r3
   80b34:	d00d      	beq.n	80b52 <usart_serial_getchar+0x2e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80b36:	4b20      	ldr	r3, [pc, #128]	; (80bb8 <usart_serial_getchar+0x94>)
   80b38:	4298      	cmp	r0, r3
   80b3a:	d012      	beq.n	80b62 <usart_serial_getchar+0x3e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80b3c:	4b1f      	ldr	r3, [pc, #124]	; (80bbc <usart_serial_getchar+0x98>)
   80b3e:	4298      	cmp	r0, r3
   80b40:	d019      	beq.n	80b76 <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80b42:	4b1f      	ldr	r3, [pc, #124]	; (80bc0 <usart_serial_getchar+0x9c>)
   80b44:	429c      	cmp	r4, r3
   80b46:	d020      	beq.n	80b8a <usart_serial_getchar+0x66>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80b48:	4b1e      	ldr	r3, [pc, #120]	; (80bc4 <usart_serial_getchar+0xa0>)
   80b4a:	429c      	cmp	r4, r3
   80b4c:	d027      	beq.n	80b9e <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   80b4e:	b003      	add	sp, #12
   80b50:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
   80b52:	461f      	mov	r7, r3
   80b54:	4e1c      	ldr	r6, [pc, #112]	; (80bc8 <usart_serial_getchar+0xa4>)
   80b56:	4629      	mov	r1, r5
   80b58:	4638      	mov	r0, r7
   80b5a:	47b0      	blx	r6
   80b5c:	2800      	cmp	r0, #0
   80b5e:	d1fa      	bne.n	80b56 <usart_serial_getchar+0x32>
   80b60:	e7ef      	b.n	80b42 <usart_serial_getchar+0x1e>
		while (usart_read(p_usart, &val));
   80b62:	461f      	mov	r7, r3
   80b64:	4e19      	ldr	r6, [pc, #100]	; (80bcc <usart_serial_getchar+0xa8>)
   80b66:	a901      	add	r1, sp, #4
   80b68:	4638      	mov	r0, r7
   80b6a:	47b0      	blx	r6
   80b6c:	2800      	cmp	r0, #0
   80b6e:	d1fa      	bne.n	80b66 <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
   80b70:	9b01      	ldr	r3, [sp, #4]
   80b72:	702b      	strb	r3, [r5, #0]
   80b74:	e7e8      	b.n	80b48 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
   80b76:	461e      	mov	r6, r3
   80b78:	4c14      	ldr	r4, [pc, #80]	; (80bcc <usart_serial_getchar+0xa8>)
   80b7a:	a901      	add	r1, sp, #4
   80b7c:	4630      	mov	r0, r6
   80b7e:	47a0      	blx	r4
   80b80:	2800      	cmp	r0, #0
   80b82:	d1fa      	bne.n	80b7a <usart_serial_getchar+0x56>
		*data = (uint8_t)(val & 0xFF);
   80b84:	9b01      	ldr	r3, [sp, #4]
   80b86:	702b      	strb	r3, [r5, #0]
   80b88:	e7e1      	b.n	80b4e <usart_serial_getchar+0x2a>
		while (usart_read(p_usart, &val));
   80b8a:	461e      	mov	r6, r3
   80b8c:	4c0f      	ldr	r4, [pc, #60]	; (80bcc <usart_serial_getchar+0xa8>)
   80b8e:	a901      	add	r1, sp, #4
   80b90:	4630      	mov	r0, r6
   80b92:	47a0      	blx	r4
   80b94:	2800      	cmp	r0, #0
   80b96:	d1fa      	bne.n	80b8e <usart_serial_getchar+0x6a>
		*data = (uint8_t)(val & 0xFF);
   80b98:	9b01      	ldr	r3, [sp, #4]
   80b9a:	702b      	strb	r3, [r5, #0]
   80b9c:	e7d7      	b.n	80b4e <usart_serial_getchar+0x2a>
		while (usart_read(p_usart, &val));
   80b9e:	461e      	mov	r6, r3
   80ba0:	4c0a      	ldr	r4, [pc, #40]	; (80bcc <usart_serial_getchar+0xa8>)
   80ba2:	a901      	add	r1, sp, #4
   80ba4:	4630      	mov	r0, r6
   80ba6:	47a0      	blx	r4
   80ba8:	2800      	cmp	r0, #0
   80baa:	d1fa      	bne.n	80ba2 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
   80bac:	9b01      	ldr	r3, [sp, #4]
   80bae:	702b      	strb	r3, [r5, #0]
}
   80bb0:	e7cd      	b.n	80b4e <usart_serial_getchar+0x2a>
   80bb2:	bf00      	nop
   80bb4:	400e0800 	.word	0x400e0800
   80bb8:	40098000 	.word	0x40098000
   80bbc:	4009c000 	.word	0x4009c000
   80bc0:	400a0000 	.word	0x400a0000
   80bc4:	400a4000 	.word	0x400a4000
   80bc8:	00080ae7 	.word	0x00080ae7
   80bcc:	00080b0d 	.word	0x00080b0d

00080bd0 <usart_serial_putchar>:
{
   80bd0:	b570      	push	{r4, r5, r6, lr}
   80bd2:	460c      	mov	r4, r1
	if (UART == (Uart*)p_usart) {
   80bd4:	4b1e      	ldr	r3, [pc, #120]	; (80c50 <usart_serial_putchar+0x80>)
   80bd6:	4298      	cmp	r0, r3
   80bd8:	d00d      	beq.n	80bf6 <usart_serial_putchar+0x26>
	if (USART0 == p_usart) {
   80bda:	4b1e      	ldr	r3, [pc, #120]	; (80c54 <usart_serial_putchar+0x84>)
   80bdc:	4298      	cmp	r0, r3
   80bde:	d013      	beq.n	80c08 <usart_serial_putchar+0x38>
	if (USART1 == p_usart) {
   80be0:	4b1d      	ldr	r3, [pc, #116]	; (80c58 <usart_serial_putchar+0x88>)
   80be2:	4298      	cmp	r0, r3
   80be4:	d019      	beq.n	80c1a <usart_serial_putchar+0x4a>
	if (USART2 == p_usart) {
   80be6:	4b1d      	ldr	r3, [pc, #116]	; (80c5c <usart_serial_putchar+0x8c>)
   80be8:	4298      	cmp	r0, r3
   80bea:	d01f      	beq.n	80c2c <usart_serial_putchar+0x5c>
	if (USART3 == p_usart) {
   80bec:	4b1c      	ldr	r3, [pc, #112]	; (80c60 <usart_serial_putchar+0x90>)
   80bee:	4298      	cmp	r0, r3
   80bf0:	d025      	beq.n	80c3e <usart_serial_putchar+0x6e>
	return 0;
   80bf2:	2000      	movs	r0, #0
}
   80bf4:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
   80bf6:	461e      	mov	r6, r3
   80bf8:	4d1a      	ldr	r5, [pc, #104]	; (80c64 <usart_serial_putchar+0x94>)
   80bfa:	4621      	mov	r1, r4
   80bfc:	4630      	mov	r0, r6
   80bfe:	47a8      	blx	r5
   80c00:	2800      	cmp	r0, #0
   80c02:	d1fa      	bne.n	80bfa <usart_serial_putchar+0x2a>
		return 1;
   80c04:	2001      	movs	r0, #1
   80c06:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80c08:	461e      	mov	r6, r3
   80c0a:	4d17      	ldr	r5, [pc, #92]	; (80c68 <usart_serial_putchar+0x98>)
   80c0c:	4621      	mov	r1, r4
   80c0e:	4630      	mov	r0, r6
   80c10:	47a8      	blx	r5
   80c12:	2800      	cmp	r0, #0
   80c14:	d1fa      	bne.n	80c0c <usart_serial_putchar+0x3c>
		return 1;
   80c16:	2001      	movs	r0, #1
   80c18:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80c1a:	461e      	mov	r6, r3
   80c1c:	4d12      	ldr	r5, [pc, #72]	; (80c68 <usart_serial_putchar+0x98>)
   80c1e:	4621      	mov	r1, r4
   80c20:	4630      	mov	r0, r6
   80c22:	47a8      	blx	r5
   80c24:	2800      	cmp	r0, #0
   80c26:	d1fa      	bne.n	80c1e <usart_serial_putchar+0x4e>
		return 1;
   80c28:	2001      	movs	r0, #1
   80c2a:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80c2c:	461e      	mov	r6, r3
   80c2e:	4d0e      	ldr	r5, [pc, #56]	; (80c68 <usart_serial_putchar+0x98>)
   80c30:	4621      	mov	r1, r4
   80c32:	4630      	mov	r0, r6
   80c34:	47a8      	blx	r5
   80c36:	2800      	cmp	r0, #0
   80c38:	d1fa      	bne.n	80c30 <usart_serial_putchar+0x60>
		return 1;
   80c3a:	2001      	movs	r0, #1
   80c3c:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80c3e:	461e      	mov	r6, r3
   80c40:	4d09      	ldr	r5, [pc, #36]	; (80c68 <usart_serial_putchar+0x98>)
   80c42:	4621      	mov	r1, r4
   80c44:	4630      	mov	r0, r6
   80c46:	47a8      	blx	r5
   80c48:	2800      	cmp	r0, #0
   80c4a:	d1fa      	bne.n	80c42 <usart_serial_putchar+0x72>
		return 1;
   80c4c:	2001      	movs	r0, #1
   80c4e:	bd70      	pop	{r4, r5, r6, pc}
   80c50:	400e0800 	.word	0x400e0800
   80c54:	40098000 	.word	0x40098000
   80c58:	4009c000 	.word	0x4009c000
   80c5c:	400a0000 	.word	0x400a0000
   80c60:	400a4000 	.word	0x400a4000
   80c64:	00080ad7 	.word	0x00080ad7
   80c68:	00080af9 	.word	0x00080af9

00080c6c <misc_init>:
* Function: misc_init
* -------------------
* initializes system clock & board.
*/
int misc_init (void)
{
   80c6c:	b510      	push	{r4, lr}
	sysclk_init();
   80c6e:	4b17      	ldr	r3, [pc, #92]	; (80ccc <misc_init+0x60>)
   80c70:	4798      	blx	r3
	board_init();
   80c72:	4b17      	ldr	r3, [pc, #92]	; (80cd0 <misc_init+0x64>)
   80c74:	4798      	blx	r3
   80c76:	200b      	movs	r0, #11
   80c78:	4c16      	ldr	r4, [pc, #88]	; (80cd4 <misc_init+0x68>)
   80c7a:	47a0      	blx	r4
   80c7c:	200c      	movs	r0, #12
   80c7e:	47a0      	blx	r4
   80c80:	200d      	movs	r0, #13
   80c82:	47a0      	blx	r4
   80c84:	200e      	movs	r0, #14
   80c86:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80c88:	4b13      	ldr	r3, [pc, #76]	; (80cd8 <misc_init+0x6c>)
   80c8a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   80c8e:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80c90:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80c94:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80c98:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80c9a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80c9e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   80ca2:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80ca4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80ca8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   80cac:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80cae:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80cb2:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
   80cb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80cba:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80cbc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80cc0:	2204      	movs	r2, #4
   80cc2:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80cc4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	//ioport_set_pin_level(pin13, LOW); 
	//ioport_set_pin_level(pin12, LOW);
	/* ------------------------------------------------------------------------- */
	
	return 0;
}
   80cc8:	2000      	movs	r0, #0
   80cca:	bd10      	pop	{r4, pc}
   80ccc:	0008103d 	.word	0x0008103d
   80cd0:	000810a1 	.word	0x000810a1
   80cd4:	00081555 	.word	0x00081555
   80cd8:	400e1000 	.word	0x400e1000

00080cdc <console_init>:
* -------------------
* Enables feedback through the USB-cable back to terminal within Atmel Studio.
* Note that the baudrate, parity and other parameters must be set in conf/conf_uart_serial.h
*/
int console_init(void)
{
   80cdc:	b530      	push	{r4, r5, lr}
   80cde:	b085      	sub	sp, #20
   80ce0:	2008      	movs	r0, #8
   80ce2:	4d15      	ldr	r5, [pc, #84]	; (80d38 <console_init+0x5c>)
   80ce4:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   80ce6:	4c15      	ldr	r4, [pc, #84]	; (80d3c <console_init+0x60>)
   80ce8:	4b15      	ldr	r3, [pc, #84]	; (80d40 <console_init+0x64>)
   80cea:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   80cec:	4a15      	ldr	r2, [pc, #84]	; (80d44 <console_init+0x68>)
   80cee:	4b16      	ldr	r3, [pc, #88]	; (80d48 <console_init+0x6c>)
   80cf0:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   80cf2:	4a16      	ldr	r2, [pc, #88]	; (80d4c <console_init+0x70>)
   80cf4:	4b16      	ldr	r3, [pc, #88]	; (80d50 <console_init+0x74>)
   80cf6:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   80cf8:	4b16      	ldr	r3, [pc, #88]	; (80d54 <console_init+0x78>)
   80cfa:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   80cfc:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   80d00:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   80d02:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80d06:	9303      	str	r3, [sp, #12]
   80d08:	2008      	movs	r0, #8
   80d0a:	47a8      	blx	r5
		uart_init((Uart*)p_usart, &uart_settings);
   80d0c:	a901      	add	r1, sp, #4
   80d0e:	4620      	mov	r0, r4
   80d10:	4b11      	ldr	r3, [pc, #68]	; (80d58 <console_init+0x7c>)
   80d12:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80d14:	4d11      	ldr	r5, [pc, #68]	; (80d5c <console_init+0x80>)
   80d16:	682b      	ldr	r3, [r5, #0]
   80d18:	2100      	movs	r1, #0
   80d1a:	6898      	ldr	r0, [r3, #8]
   80d1c:	4c10      	ldr	r4, [pc, #64]	; (80d60 <console_init+0x84>)
   80d1e:	47a0      	blx	r4
	setbuf(stdin, NULL);
   80d20:	682b      	ldr	r3, [r5, #0]
   80d22:	2100      	movs	r1, #0
   80d24:	6858      	ldr	r0, [r3, #4]
   80d26:	47a0      	blx	r4

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	printf("Console ready\n");
   80d28:	480e      	ldr	r0, [pc, #56]	; (80d64 <console_init+0x88>)
   80d2a:	4c0f      	ldr	r4, [pc, #60]	; (80d68 <console_init+0x8c>)
   80d2c:	47a0      	blx	r4
	printf("=============\n");
   80d2e:	480f      	ldr	r0, [pc, #60]	; (80d6c <console_init+0x90>)
   80d30:	47a0      	blx	r4
	return 0;
}
   80d32:	2000      	movs	r0, #0
   80d34:	b005      	add	sp, #20
   80d36:	bd30      	pop	{r4, r5, pc}
   80d38:	00081555 	.word	0x00081555
   80d3c:	400e0800 	.word	0x400e0800
   80d40:	20070ca8 	.word	0x20070ca8
   80d44:	00080bd1 	.word	0x00080bd1
   80d48:	20070ca4 	.word	0x20070ca4
   80d4c:	00080b25 	.word	0x00080b25
   80d50:	20070ca0 	.word	0x20070ca0
   80d54:	0501bd00 	.word	0x0501bd00
   80d58:	00080aa1 	.word	0x00080aa1
   80d5c:	20070134 	.word	0x20070134
   80d60:	00081ee5 	.word	0x00081ee5
   80d64:	00084cdc 	.word	0x00084cdc
   80d68:	00081d35 	.word	0x00081d35
   80d6c:	00084cec 	.word	0x00084cec

00080d70 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   80d70:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   80d72:	685a      	ldr	r2, [r3, #4]
   80d74:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   80d76:	6842      	ldr	r2, [r0, #4]
   80d78:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80d7a:	685a      	ldr	r2, [r3, #4]
   80d7c:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   80d7e:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   80d80:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80d82:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80d84:	6803      	ldr	r3, [r0, #0]
   80d86:	3301      	adds	r3, #1
   80d88:	6003      	str	r3, [r0, #0]
   80d8a:	4770      	bx	lr

00080d8c <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   80d8c:	6843      	ldr	r3, [r0, #4]
   80d8e:	6882      	ldr	r2, [r0, #8]
   80d90:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   80d92:	6883      	ldr	r3, [r0, #8]
   80d94:	6842      	ldr	r2, [r0, #4]
   80d96:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   80d98:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   80d9a:	685a      	ldr	r2, [r3, #4]
   80d9c:	4290      	cmp	r0, r2
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   80d9e:	bf04      	itt	eq
   80da0:	6882      	ldreq	r2, [r0, #8]
   80da2:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   80da4:	2200      	movs	r2, #0
   80da6:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   80da8:	681a      	ldr	r2, [r3, #0]
   80daa:	3a01      	subs	r2, #1
   80dac:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   80dae:	6818      	ldr	r0, [r3, #0]
}
   80db0:	4770      	bx	lr
	...

00080db4 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   80db4:	4b06      	ldr	r3, [pc, #24]	; (80dd0 <pxCurrentTCBConst2>)
   80db6:	6819      	ldr	r1, [r3, #0]
   80db8:	6808      	ldr	r0, [r1, #0]
   80dba:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80dbe:	f380 8809 	msr	PSP, r0
   80dc2:	f04f 0000 	mov.w	r0, #0
   80dc6:	f380 8811 	msr	BASEPRI, r0
   80dca:	f04e 0e0d 	orr.w	lr, lr, #13
   80dce:	4770      	bx	lr

00080dd0 <pxCurrentTCBConst2>:
   80dd0:	20070b00 	.word	0x20070b00

00080dd4 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   80dd4:	f3ef 8011 	mrs	r0, BASEPRI
   80dd8:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   80ddc:	f381 8811 	msr	BASEPRI, r1
   80de0:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   80de2:	2000      	movs	r0, #0

00080de4 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   80de4:	f380 8811 	msr	BASEPRI, r0
   80de8:	4770      	bx	lr
	...

00080dec <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   80dec:	f3ef 8009 	mrs	r0, PSP
   80df0:	4b0c      	ldr	r3, [pc, #48]	; (80e24 <pxCurrentTCBConst>)
   80df2:	681a      	ldr	r2, [r3, #0]
   80df4:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80df8:	6010      	str	r0, [r2, #0]
   80dfa:	e92d 4008 	stmdb	sp!, {r3, lr}
   80dfe:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   80e02:	f380 8811 	msr	BASEPRI, r0
   80e06:	f000 f8c9 	bl	80f9c <vTaskSwitchContext>
   80e0a:	f04f 0000 	mov.w	r0, #0
   80e0e:	f380 8811 	msr	BASEPRI, r0
   80e12:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   80e16:	6819      	ldr	r1, [r3, #0]
   80e18:	6808      	ldr	r0, [r1, #0]
   80e1a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80e1e:	f380 8809 	msr	PSP, r0
   80e22:	4770      	bx	lr

00080e24 <pxCurrentTCBConst>:
   80e24:	20070b00 	.word	0x20070b00

00080e28 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   80e28:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80e2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80e2e:	4b05      	ldr	r3, [pc, #20]	; (80e44 <SysTick_Handler+0x1c>)
   80e30:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   80e32:	4b05      	ldr	r3, [pc, #20]	; (80e48 <SysTick_Handler+0x20>)
   80e34:	4798      	blx	r3
	{
		vTaskIncrementTick();
   80e36:	4b05      	ldr	r3, [pc, #20]	; (80e4c <SysTick_Handler+0x24>)
   80e38:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   80e3a:	2000      	movs	r0, #0
   80e3c:	4b04      	ldr	r3, [pc, #16]	; (80e50 <SysTick_Handler+0x28>)
   80e3e:	4798      	blx	r3
   80e40:	bd08      	pop	{r3, pc}
   80e42:	bf00      	nop
   80e44:	e000ed04 	.word	0xe000ed04
   80e48:	00080dd5 	.word	0x00080dd5
   80e4c:	00080e75 	.word	0x00080e75
   80e50:	00080de5 	.word	0x00080de5

00080e54 <xTaskGetTickCountFromISR>:
	return xTicks;
}
/*-----------------------------------------------------------*/

portTickType xTaskGetTickCountFromISR( void )
{
   80e54:	b510      	push	{r4, lr}
portTickType xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   80e56:	4b04      	ldr	r3, [pc, #16]	; (80e68 <xTaskGetTickCountFromISR+0x14>)
   80e58:	4798      	blx	r3
	xReturn = xTickCount;
   80e5a:	4b04      	ldr	r3, [pc, #16]	; (80e6c <xTaskGetTickCountFromISR+0x18>)
   80e5c:	681c      	ldr	r4, [r3, #0]
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   80e5e:	4b04      	ldr	r3, [pc, #16]	; (80e70 <xTaskGetTickCountFromISR+0x1c>)
   80e60:	4798      	blx	r3

	return xReturn;
}
   80e62:	4620      	mov	r0, r4
   80e64:	bd10      	pop	{r4, pc}
   80e66:	bf00      	nop
   80e68:	00080dd5 	.word	0x00080dd5
   80e6c:	20070b84 	.word	0x20070b84
   80e70:	00080de5 	.word	0x00080de5

00080e74 <vTaskIncrementTick>:

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   80e74:	4b3d      	ldr	r3, [pc, #244]	; (80f6c <vTaskIncrementTick+0xf8>)
   80e76:	681b      	ldr	r3, [r3, #0]
   80e78:	2b00      	cmp	r3, #0
   80e7a:	d16f      	bne.n	80f5c <vTaskIncrementTick+0xe8>
{
   80e7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	{
		++xTickCount;
   80e80:	4b3b      	ldr	r3, [pc, #236]	; (80f70 <vTaskIncrementTick+0xfc>)
   80e82:	681a      	ldr	r2, [r3, #0]
   80e84:	3201      	adds	r2, #1
   80e86:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   80e88:	681b      	ldr	r3, [r3, #0]
   80e8a:	b9ab      	cbnz	r3, 80eb8 <vTaskIncrementTick+0x44>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   80e8c:	4b39      	ldr	r3, [pc, #228]	; (80f74 <vTaskIncrementTick+0x100>)
   80e8e:	681b      	ldr	r3, [r3, #0]
   80e90:	681b      	ldr	r3, [r3, #0]
   80e92:	2b00      	cmp	r3, #0
   80e94:	d128      	bne.n	80ee8 <vTaskIncrementTick+0x74>

			pxTemp = pxDelayedTaskList;
   80e96:	4b37      	ldr	r3, [pc, #220]	; (80f74 <vTaskIncrementTick+0x100>)
   80e98:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   80e9a:	4a37      	ldr	r2, [pc, #220]	; (80f78 <vTaskIncrementTick+0x104>)
   80e9c:	6810      	ldr	r0, [r2, #0]
   80e9e:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   80ea0:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   80ea2:	4936      	ldr	r1, [pc, #216]	; (80f7c <vTaskIncrementTick+0x108>)
   80ea4:	680a      	ldr	r2, [r1, #0]
   80ea6:	3201      	adds	r2, #1
   80ea8:	600a      	str	r2, [r1, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   80eaa:	681b      	ldr	r3, [r3, #0]
   80eac:	681b      	ldr	r3, [r3, #0]
   80eae:	b9fb      	cbnz	r3, 80ef0 <vTaskIncrementTick+0x7c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   80eb0:	f04f 32ff 	mov.w	r2, #4294967295
   80eb4:	4b32      	ldr	r3, [pc, #200]	; (80f80 <vTaskIncrementTick+0x10c>)
   80eb6:	601a      	str	r2, [r3, #0]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   80eb8:	4b2d      	ldr	r3, [pc, #180]	; (80f70 <vTaskIncrementTick+0xfc>)
   80eba:	681a      	ldr	r2, [r3, #0]
   80ebc:	4b30      	ldr	r3, [pc, #192]	; (80f80 <vTaskIncrementTick+0x10c>)
   80ebe:	681b      	ldr	r3, [r3, #0]
   80ec0:	429a      	cmp	r2, r3
   80ec2:	d350      	bcc.n	80f66 <vTaskIncrementTick+0xf2>
   80ec4:	4b2b      	ldr	r3, [pc, #172]	; (80f74 <vTaskIncrementTick+0x100>)
   80ec6:	681b      	ldr	r3, [r3, #0]
   80ec8:	681b      	ldr	r3, [r3, #0]
   80eca:	b1cb      	cbz	r3, 80f00 <vTaskIncrementTick+0x8c>
   80ecc:	4b29      	ldr	r3, [pc, #164]	; (80f74 <vTaskIncrementTick+0x100>)
   80ece:	681b      	ldr	r3, [r3, #0]
   80ed0:	68db      	ldr	r3, [r3, #12]
   80ed2:	68dc      	ldr	r4, [r3, #12]
   80ed4:	6863      	ldr	r3, [r4, #4]
   80ed6:	4a26      	ldr	r2, [pc, #152]	; (80f70 <vTaskIncrementTick+0xfc>)
   80ed8:	6812      	ldr	r2, [r2, #0]
   80eda:	4293      	cmp	r3, r2
   80edc:	d816      	bhi.n	80f0c <vTaskIncrementTick+0x98>
   80ede:	4e29      	ldr	r6, [pc, #164]	; (80f84 <vTaskIncrementTick+0x110>)
   80ee0:	4f29      	ldr	r7, [pc, #164]	; (80f88 <vTaskIncrementTick+0x114>)
   80ee2:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 80f98 <vTaskIncrementTick+0x124>
   80ee6:	e02f      	b.n	80f48 <vTaskIncrementTick+0xd4>
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   80ee8:	4b28      	ldr	r3, [pc, #160]	; (80f8c <vTaskIncrementTick+0x118>)
   80eea:	4798      	blx	r3
   80eec:	bf00      	nop
   80eee:	e7fd      	b.n	80eec <vTaskIncrementTick+0x78>
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   80ef0:	4b20      	ldr	r3, [pc, #128]	; (80f74 <vTaskIncrementTick+0x100>)
   80ef2:	681b      	ldr	r3, [r3, #0]
   80ef4:	68db      	ldr	r3, [r3, #12]
   80ef6:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   80ef8:	685a      	ldr	r2, [r3, #4]
   80efa:	4b21      	ldr	r3, [pc, #132]	; (80f80 <vTaskIncrementTick+0x10c>)
   80efc:	601a      	str	r2, [r3, #0]
   80efe:	e7db      	b.n	80eb8 <vTaskIncrementTick+0x44>
		prvCheckDelayedTasks();
   80f00:	f04f 32ff 	mov.w	r2, #4294967295
   80f04:	4b1e      	ldr	r3, [pc, #120]	; (80f80 <vTaskIncrementTick+0x10c>)
   80f06:	601a      	str	r2, [r3, #0]
   80f08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80f0c:	4a1c      	ldr	r2, [pc, #112]	; (80f80 <vTaskIncrementTick+0x10c>)
   80f0e:	6013      	str	r3, [r2, #0]
   80f10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80f14:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   80f16:	683b      	ldr	r3, [r7, #0]
   80f18:	4298      	cmp	r0, r3
   80f1a:	bf88      	it	hi
   80f1c:	6038      	strhi	r0, [r7, #0]
   80f1e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   80f22:	4629      	mov	r1, r5
   80f24:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   80f28:	4b19      	ldr	r3, [pc, #100]	; (80f90 <vTaskIncrementTick+0x11c>)
   80f2a:	4798      	blx	r3
   80f2c:	4b11      	ldr	r3, [pc, #68]	; (80f74 <vTaskIncrementTick+0x100>)
   80f2e:	681b      	ldr	r3, [r3, #0]
   80f30:	681b      	ldr	r3, [r3, #0]
   80f32:	2b00      	cmp	r3, #0
   80f34:	d0e4      	beq.n	80f00 <vTaskIncrementTick+0x8c>
   80f36:	4b0f      	ldr	r3, [pc, #60]	; (80f74 <vTaskIncrementTick+0x100>)
   80f38:	681b      	ldr	r3, [r3, #0]
   80f3a:	68db      	ldr	r3, [r3, #12]
   80f3c:	68dc      	ldr	r4, [r3, #12]
   80f3e:	6863      	ldr	r3, [r4, #4]
   80f40:	4a0b      	ldr	r2, [pc, #44]	; (80f70 <vTaskIncrementTick+0xfc>)
   80f42:	6812      	ldr	r2, [r2, #0]
   80f44:	4293      	cmp	r3, r2
   80f46:	d8e1      	bhi.n	80f0c <vTaskIncrementTick+0x98>
   80f48:	1d25      	adds	r5, r4, #4
   80f4a:	4628      	mov	r0, r5
   80f4c:	47b0      	blx	r6
   80f4e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   80f50:	2b00      	cmp	r3, #0
   80f52:	d0df      	beq.n	80f14 <vTaskIncrementTick+0xa0>
   80f54:	f104 0018 	add.w	r0, r4, #24
   80f58:	47b0      	blx	r6
   80f5a:	e7db      	b.n	80f14 <vTaskIncrementTick+0xa0>
	}
	else
	{
		++uxMissedTicks;
   80f5c:	4a0d      	ldr	r2, [pc, #52]	; (80f94 <vTaskIncrementTick+0x120>)
   80f5e:	6813      	ldr	r3, [r2, #0]
   80f60:	3301      	adds	r3, #1
   80f62:	6013      	str	r3, [r2, #0]
		{
			vApplicationTickHook();
		}
	}
	#endif
}
   80f64:	4770      	bx	lr
   80f66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80f6a:	bf00      	nop
   80f6c:	20070b74 	.word	0x20070b74
   80f70:	20070b84 	.word	0x20070b84
   80f74:	20070b04 	.word	0x20070b04
   80f78:	20070b08 	.word	0x20070b08
   80f7c:	20070b80 	.word	0x20070b80
   80f80:	2007012c 	.word	0x2007012c
   80f84:	00080d8d 	.word	0x00080d8d
   80f88:	20070b78 	.word	0x20070b78
   80f8c:	00080dd5 	.word	0x00080dd5
   80f90:	00080d71 	.word	0x00080d71
   80f94:	20070b70 	.word	0x20070b70
   80f98:	20070b0c 	.word	0x20070b0c

00080f9c <vTaskSwitchContext>:
#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   80f9c:	4b21      	ldr	r3, [pc, #132]	; (81024 <vTaskSwitchContext+0x88>)
   80f9e:	681b      	ldr	r3, [r3, #0]
   80fa0:	b9eb      	cbnz	r3, 80fde <vTaskSwitchContext+0x42>
{
   80fa2:	b510      	push	{r4, lr}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   80fa4:	4b20      	ldr	r3, [pc, #128]	; (81028 <vTaskSwitchContext+0x8c>)
   80fa6:	681b      	ldr	r3, [r3, #0]
   80fa8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80fac:	009b      	lsls	r3, r3, #2
   80fae:	4a1f      	ldr	r2, [pc, #124]	; (8102c <vTaskSwitchContext+0x90>)
   80fb0:	58d3      	ldr	r3, [r2, r3]
   80fb2:	b9c3      	cbnz	r3, 80fe6 <vTaskSwitchContext+0x4a>
   80fb4:	4b1c      	ldr	r3, [pc, #112]	; (81028 <vTaskSwitchContext+0x8c>)
   80fb6:	681b      	ldr	r3, [r3, #0]
   80fb8:	b16b      	cbz	r3, 80fd6 <vTaskSwitchContext+0x3a>
   80fba:	4a1b      	ldr	r2, [pc, #108]	; (81028 <vTaskSwitchContext+0x8c>)
   80fbc:	491b      	ldr	r1, [pc, #108]	; (8102c <vTaskSwitchContext+0x90>)
   80fbe:	6813      	ldr	r3, [r2, #0]
   80fc0:	3b01      	subs	r3, #1
   80fc2:	6013      	str	r3, [r2, #0]
   80fc4:	6813      	ldr	r3, [r2, #0]
   80fc6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80fca:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
   80fce:	b953      	cbnz	r3, 80fe6 <vTaskSwitchContext+0x4a>
   80fd0:	6813      	ldr	r3, [r2, #0]
   80fd2:	2b00      	cmp	r3, #0
   80fd4:	d1f3      	bne.n	80fbe <vTaskSwitchContext+0x22>
   80fd6:	4b16      	ldr	r3, [pc, #88]	; (81030 <vTaskSwitchContext+0x94>)
   80fd8:	4798      	blx	r3
   80fda:	bf00      	nop
   80fdc:	e7fd      	b.n	80fda <vTaskSwitchContext+0x3e>
		xMissedYield = pdTRUE;
   80fde:	2201      	movs	r2, #1
   80fe0:	4b14      	ldr	r3, [pc, #80]	; (81034 <vTaskSwitchContext+0x98>)
   80fe2:	601a      	str	r2, [r3, #0]
   80fe4:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
   80fe6:	4b10      	ldr	r3, [pc, #64]	; (81028 <vTaskSwitchContext+0x8c>)
   80fe8:	681b      	ldr	r3, [r3, #0]
   80fea:	4a10      	ldr	r2, [pc, #64]	; (8102c <vTaskSwitchContext+0x90>)
   80fec:	0099      	lsls	r1, r3, #2
   80fee:	18c8      	adds	r0, r1, r3
   80ff0:	eb02 0080 	add.w	r0, r2, r0, lsl #2
   80ff4:	6844      	ldr	r4, [r0, #4]
   80ff6:	6864      	ldr	r4, [r4, #4]
   80ff8:	6044      	str	r4, [r0, #4]
   80ffa:	4419      	add	r1, r3
   80ffc:	4602      	mov	r2, r0
   80ffe:	3208      	adds	r2, #8
   81000:	4294      	cmp	r4, r2
   81002:	d009      	beq.n	81018 <vTaskSwitchContext+0x7c>
   81004:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81008:	4a08      	ldr	r2, [pc, #32]	; (8102c <vTaskSwitchContext+0x90>)
   8100a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   8100e:	685b      	ldr	r3, [r3, #4]
   81010:	68da      	ldr	r2, [r3, #12]
   81012:	4b09      	ldr	r3, [pc, #36]	; (81038 <vTaskSwitchContext+0x9c>)
   81014:	601a      	str	r2, [r3, #0]
   81016:	bd10      	pop	{r4, pc}
   81018:	6860      	ldr	r0, [r4, #4]
   8101a:	4a04      	ldr	r2, [pc, #16]	; (8102c <vTaskSwitchContext+0x90>)
   8101c:	eb02 0281 	add.w	r2, r2, r1, lsl #2
   81020:	6050      	str	r0, [r2, #4]
   81022:	e7ef      	b.n	81004 <vTaskSwitchContext+0x68>
   81024:	20070b74 	.word	0x20070b74
   81028:	20070b78 	.word	0x20070b78
   8102c:	20070b0c 	.word	0x20070b0c
   81030:	00080dd5 	.word	0x00080dd5
   81034:	20070b7c 	.word	0x20070b7c
   81038:	20070b00 	.word	0x20070b00

0008103c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   8103c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   8103e:	480e      	ldr	r0, [pc, #56]	; (81078 <sysclk_init+0x3c>)
   81040:	4b0e      	ldr	r3, [pc, #56]	; (8107c <sysclk_init+0x40>)
   81042:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   81044:	213e      	movs	r1, #62	; 0x3e
   81046:	2000      	movs	r0, #0
   81048:	4b0d      	ldr	r3, [pc, #52]	; (81080 <sysclk_init+0x44>)
   8104a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   8104c:	4c0d      	ldr	r4, [pc, #52]	; (81084 <sysclk_init+0x48>)
   8104e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   81050:	2800      	cmp	r0, #0
   81052:	d0fc      	beq.n	8104e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   81054:	4b0c      	ldr	r3, [pc, #48]	; (81088 <sysclk_init+0x4c>)
   81056:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   81058:	4a0c      	ldr	r2, [pc, #48]	; (8108c <sysclk_init+0x50>)
   8105a:	4b0d      	ldr	r3, [pc, #52]	; (81090 <sysclk_init+0x54>)
   8105c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8105e:	4c0d      	ldr	r4, [pc, #52]	; (81094 <sysclk_init+0x58>)
   81060:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   81062:	2800      	cmp	r0, #0
   81064:	d0fc      	beq.n	81060 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   81066:	2010      	movs	r0, #16
   81068:	4b0b      	ldr	r3, [pc, #44]	; (81098 <sysclk_init+0x5c>)
   8106a:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   8106c:	4b0b      	ldr	r3, [pc, #44]	; (8109c <sysclk_init+0x60>)
   8106e:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   81070:	4801      	ldr	r0, [pc, #4]	; (81078 <sysclk_init+0x3c>)
   81072:	4b02      	ldr	r3, [pc, #8]	; (8107c <sysclk_init+0x40>)
   81074:	4798      	blx	r3
   81076:	bd10      	pop	{r4, pc}
   81078:	0501bd00 	.word	0x0501bd00
   8107c:	200700a5 	.word	0x200700a5
   81080:	000814d1 	.word	0x000814d1
   81084:	00081525 	.word	0x00081525
   81088:	00081535 	.word	0x00081535
   8108c:	200d3f01 	.word	0x200d3f01
   81090:	400e0600 	.word	0x400e0600
   81094:	00081545 	.word	0x00081545
   81098:	0008146d 	.word	0x0008146d
   8109c:	00081645 	.word	0x00081645

000810a0 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   810a0:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   810a2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   810a6:	4b16      	ldr	r3, [pc, #88]	; (81100 <board_init+0x60>)
   810a8:	605a      	str	r2, [r3, #4]
   810aa:	200b      	movs	r0, #11
   810ac:	4c15      	ldr	r4, [pc, #84]	; (81104 <board_init+0x64>)
   810ae:	47a0      	blx	r4
   810b0:	200c      	movs	r0, #12
   810b2:	47a0      	blx	r4
   810b4:	200d      	movs	r0, #13
   810b6:	47a0      	blx	r4
   810b8:	200e      	movs	r0, #14
   810ba:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   810bc:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   810c0:	203b      	movs	r0, #59	; 0x3b
   810c2:	4c11      	ldr	r4, [pc, #68]	; (81108 <board_init+0x68>)
   810c4:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   810c6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   810ca:	2055      	movs	r0, #85	; 0x55
   810cc:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   810ce:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   810d2:	2056      	movs	r0, #86	; 0x56
   810d4:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   810d6:	490d      	ldr	r1, [pc, #52]	; (8110c <board_init+0x6c>)
   810d8:	2068      	movs	r0, #104	; 0x68
   810da:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   810dc:	490c      	ldr	r1, [pc, #48]	; (81110 <board_init+0x70>)
   810de:	205c      	movs	r0, #92	; 0x5c
   810e0:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   810e2:	4a0c      	ldr	r2, [pc, #48]	; (81114 <board_init+0x74>)
   810e4:	f44f 7140 	mov.w	r1, #768	; 0x300
   810e8:	480b      	ldr	r0, [pc, #44]	; (81118 <board_init+0x78>)
   810ea:	4b0c      	ldr	r3, [pc, #48]	; (8111c <board_init+0x7c>)
   810ec:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   810ee:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   810f2:	202b      	movs	r0, #43	; 0x2b
   810f4:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   810f6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   810fa:	202a      	movs	r0, #42	; 0x2a
   810fc:	47a0      	blx	r4
   810fe:	bd10      	pop	{r4, pc}
   81100:	400e1a50 	.word	0x400e1a50
   81104:	00081555 	.word	0x00081555
   81108:	000811f1 	.word	0x000811f1
   8110c:	28000079 	.word	0x28000079
   81110:	28000001 	.word	0x28000001
   81114:	08000001 	.word	0x08000001
   81118:	400e0e00 	.word	0x400e0e00
   8111c:	000812c1 	.word	0x000812c1

00081120 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   81120:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   81122:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   81126:	d016      	beq.n	81156 <pio_set_peripheral+0x36>
   81128:	d80b      	bhi.n	81142 <pio_set_peripheral+0x22>
   8112a:	b149      	cbz	r1, 81140 <pio_set_peripheral+0x20>
   8112c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   81130:	d105      	bne.n	8113e <pio_set_peripheral+0x1e>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   81132:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   81134:	6f01      	ldr	r1, [r0, #112]	; 0x70
   81136:	400b      	ands	r3, r1
   81138:	ea23 0302 	bic.w	r3, r3, r2
   8113c:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   8113e:	6042      	str	r2, [r0, #4]
   81140:	4770      	bx	lr
	switch (ul_type) {
   81142:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   81146:	d0fb      	beq.n	81140 <pio_set_peripheral+0x20>
   81148:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   8114c:	d0f8      	beq.n	81140 <pio_set_peripheral+0x20>
   8114e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   81152:	d1f4      	bne.n	8113e <pio_set_peripheral+0x1e>
   81154:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABSR;
   81156:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   81158:	4313      	orrs	r3, r2
   8115a:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   8115c:	e7ef      	b.n	8113e <pio_set_peripheral+0x1e>

0008115e <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   8115e:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   81160:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   81164:	bf14      	ite	ne
   81166:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   81168:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   8116a:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   8116e:	bf14      	ite	ne
   81170:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
   81172:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
   81174:	f012 0f02 	tst.w	r2, #2
   81178:	d107      	bne.n	8118a <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
   8117a:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   8117e:	bf18      	it	ne
   81180:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
   81184:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   81186:	6001      	str	r1, [r0, #0]
   81188:	4770      	bx	lr
		p_pio->PIO_SCIFSR = ul_mask;
   8118a:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   8118e:	e7f9      	b.n	81184 <pio_set_input+0x26>

00081190 <pio_set_output>:
{
   81190:	b410      	push	{r4}
   81192:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
   81194:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   81196:	b944      	cbnz	r4, 811aa <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
   81198:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
   8119a:	b143      	cbz	r3, 811ae <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
   8119c:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
   8119e:	b942      	cbnz	r2, 811b2 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
   811a0:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
   811a2:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   811a4:	6001      	str	r1, [r0, #0]
}
   811a6:	bc10      	pop	{r4}
   811a8:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
   811aa:	6641      	str	r1, [r0, #100]	; 0x64
   811ac:	e7f5      	b.n	8119a <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
   811ae:	6541      	str	r1, [r0, #84]	; 0x54
   811b0:	e7f5      	b.n	8119e <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
   811b2:	6301      	str	r1, [r0, #48]	; 0x30
   811b4:	e7f5      	b.n	811a2 <pio_set_output+0x12>

000811b6 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
   811b6:	f012 0f10 	tst.w	r2, #16
   811ba:	d010      	beq.n	811de <pio_configure_interrupt+0x28>
		p_pio->PIO_AIMER = ul_mask;
   811bc:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
   811c0:	f012 0f20 	tst.w	r2, #32
			p_pio->PIO_REHLSR = ul_mask;
   811c4:	bf14      	ite	ne
   811c6:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
			p_pio->PIO_FELLSR = ul_mask;
   811ca:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		if (ul_attr & PIO_IT_EDGE) {
   811ce:	f012 0f40 	tst.w	r2, #64	; 0x40
			p_pio->PIO_ESR = ul_mask;
   811d2:	bf14      	ite	ne
   811d4:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
			p_pio->PIO_LSR = ul_mask;
   811d8:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   811dc:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
   811de:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   811e2:	4770      	bx	lr

000811e4 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
   811e4:	6401      	str	r1, [r0, #64]	; 0x40
   811e6:	4770      	bx	lr

000811e8 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   811e8:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   811ea:	4770      	bx	lr

000811ec <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   811ec:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   811ee:	4770      	bx	lr

000811f0 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   811f0:	b570      	push	{r4, r5, r6, lr}
   811f2:	b082      	sub	sp, #8
   811f4:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   811f6:	0943      	lsrs	r3, r0, #5
   811f8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   811fc:	f203 7307 	addw	r3, r3, #1799	; 0x707
   81200:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
   81202:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   81206:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8120a:	d031      	beq.n	81270 <pio_configure_pin+0x80>
   8120c:	d816      	bhi.n	8123c <pio_configure_pin+0x4c>
   8120e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   81212:	d01b      	beq.n	8124c <pio_configure_pin+0x5c>
   81214:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   81218:	d116      	bne.n	81248 <pio_configure_pin+0x58>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   8121a:	f000 001f 	and.w	r0, r0, #31
   8121e:	2601      	movs	r6, #1
   81220:	4086      	lsls	r6, r0
   81222:	4632      	mov	r2, r6
   81224:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   81228:	4620      	mov	r0, r4
   8122a:	4b22      	ldr	r3, [pc, #136]	; (812b4 <pio_configure_pin+0xc4>)
   8122c:	4798      	blx	r3
	if (ul_pull_up_enable) {
   8122e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   81232:	bf14      	ite	ne
   81234:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   81236:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   81238:	2001      	movs	r0, #1
   8123a:	e017      	b.n	8126c <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
   8123c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   81240:	d021      	beq.n	81286 <pio_configure_pin+0x96>
   81242:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   81246:	d01e      	beq.n	81286 <pio_configure_pin+0x96>
		return 0;
   81248:	2000      	movs	r0, #0
   8124a:	e00f      	b.n	8126c <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   8124c:	f000 001f 	and.w	r0, r0, #31
   81250:	2601      	movs	r6, #1
   81252:	4086      	lsls	r6, r0
   81254:	4632      	mov	r2, r6
   81256:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8125a:	4620      	mov	r0, r4
   8125c:	4b15      	ldr	r3, [pc, #84]	; (812b4 <pio_configure_pin+0xc4>)
   8125e:	4798      	blx	r3
	if (ul_pull_up_enable) {
   81260:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   81264:	bf14      	ite	ne
   81266:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   81268:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   8126a:	2001      	movs	r0, #1
}
   8126c:	b002      	add	sp, #8
   8126e:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   81270:	f000 011f 	and.w	r1, r0, #31
   81274:	2601      	movs	r6, #1
   81276:	462a      	mov	r2, r5
   81278:	fa06 f101 	lsl.w	r1, r6, r1
   8127c:	4620      	mov	r0, r4
   8127e:	4b0e      	ldr	r3, [pc, #56]	; (812b8 <pio_configure_pin+0xc8>)
   81280:	4798      	blx	r3
	return 1;
   81282:	4630      	mov	r0, r6
		break;
   81284:	e7f2      	b.n	8126c <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   81286:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   8128a:	f000 011f 	and.w	r1, r0, #31
   8128e:	2601      	movs	r6, #1
   81290:	ea05 0306 	and.w	r3, r5, r6
   81294:	9300      	str	r3, [sp, #0]
   81296:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8129a:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   8129e:	bf14      	ite	ne
   812a0:	2200      	movne	r2, #0
   812a2:	2201      	moveq	r2, #1
   812a4:	fa06 f101 	lsl.w	r1, r6, r1
   812a8:	4620      	mov	r0, r4
   812aa:	4c04      	ldr	r4, [pc, #16]	; (812bc <pio_configure_pin+0xcc>)
   812ac:	47a0      	blx	r4
	return 1;
   812ae:	4630      	mov	r0, r6
		break;
   812b0:	e7dc      	b.n	8126c <pio_configure_pin+0x7c>
   812b2:	bf00      	nop
   812b4:	00081121 	.word	0x00081121
   812b8:	0008115f 	.word	0x0008115f
   812bc:	00081191 	.word	0x00081191

000812c0 <pio_configure_pin_group>:
{
   812c0:	b570      	push	{r4, r5, r6, lr}
   812c2:	b082      	sub	sp, #8
   812c4:	4605      	mov	r5, r0
   812c6:	460e      	mov	r6, r1
   812c8:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
   812ca:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   812ce:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   812d2:	d027      	beq.n	81324 <pio_configure_pin_group+0x64>
   812d4:	d811      	bhi.n	812fa <pio_configure_pin_group+0x3a>
   812d6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   812da:	d016      	beq.n	8130a <pio_configure_pin_group+0x4a>
   812dc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   812e0:	d111      	bne.n	81306 <pio_configure_pin_group+0x46>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   812e2:	460a      	mov	r2, r1
   812e4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   812e8:	4b19      	ldr	r3, [pc, #100]	; (81350 <pio_configure_pin_group+0x90>)
   812ea:	4798      	blx	r3
	if (ul_pull_up_enable) {
   812ec:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   812f0:	bf14      	ite	ne
   812f2:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   812f4:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   812f6:	2001      	movs	r0, #1
   812f8:	e012      	b.n	81320 <pio_configure_pin_group+0x60>
	switch (ul_flags & PIO_TYPE_Msk) {
   812fa:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   812fe:	d015      	beq.n	8132c <pio_configure_pin_group+0x6c>
   81300:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   81304:	d012      	beq.n	8132c <pio_configure_pin_group+0x6c>
		return 0;
   81306:	2000      	movs	r0, #0
   81308:	e00a      	b.n	81320 <pio_configure_pin_group+0x60>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   8130a:	460a      	mov	r2, r1
   8130c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81310:	4b0f      	ldr	r3, [pc, #60]	; (81350 <pio_configure_pin_group+0x90>)
   81312:	4798      	blx	r3
	if (ul_pull_up_enable) {
   81314:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   81318:	bf14      	ite	ne
   8131a:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   8131c:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   8131e:	2001      	movs	r0, #1
}
   81320:	b002      	add	sp, #8
   81322:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, ul_mask, ul_flags);
   81324:	4b0b      	ldr	r3, [pc, #44]	; (81354 <pio_configure_pin_group+0x94>)
   81326:	4798      	blx	r3
	return 1;
   81328:	2001      	movs	r0, #1
		break;
   8132a:	e7f9      	b.n	81320 <pio_configure_pin_group+0x60>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8132c:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
   81330:	f004 0301 	and.w	r3, r4, #1
   81334:	9300      	str	r3, [sp, #0]
   81336:	f3c4 0380 	ubfx	r3, r4, #2, #1
   8133a:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   8133e:	bf14      	ite	ne
   81340:	2200      	movne	r2, #0
   81342:	2201      	moveq	r2, #1
   81344:	4631      	mov	r1, r6
   81346:	4628      	mov	r0, r5
   81348:	4c03      	ldr	r4, [pc, #12]	; (81358 <pio_configure_pin_group+0x98>)
   8134a:	47a0      	blx	r4
	return 1;
   8134c:	2001      	movs	r0, #1
		break;
   8134e:	e7e7      	b.n	81320 <pio_configure_pin_group+0x60>
   81350:	00081121 	.word	0x00081121
   81354:	0008115f 	.word	0x0008115f
   81358:	00081191 	.word	0x00081191

0008135c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   8135c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81360:	4604      	mov	r4, r0
   81362:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   81364:	4b0e      	ldr	r3, [pc, #56]	; (813a0 <pio_handler_process+0x44>)
   81366:	4798      	blx	r3
   81368:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   8136a:	4620      	mov	r0, r4
   8136c:	4b0d      	ldr	r3, [pc, #52]	; (813a4 <pio_handler_process+0x48>)
   8136e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   81370:	4005      	ands	r5, r0
   81372:	d013      	beq.n	8139c <pio_handler_process+0x40>
   81374:	4c0c      	ldr	r4, [pc, #48]	; (813a8 <pio_handler_process+0x4c>)
   81376:	f104 0660 	add.w	r6, r4, #96	; 0x60
   8137a:	e003      	b.n	81384 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   8137c:	42b4      	cmp	r4, r6
   8137e:	d00d      	beq.n	8139c <pio_handler_process+0x40>
   81380:	3410      	adds	r4, #16
		while (status != 0) {
   81382:	b15d      	cbz	r5, 8139c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
   81384:	6820      	ldr	r0, [r4, #0]
   81386:	4540      	cmp	r0, r8
   81388:	d1f8      	bne.n	8137c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   8138a:	6861      	ldr	r1, [r4, #4]
   8138c:	4229      	tst	r1, r5
   8138e:	d0f5      	beq.n	8137c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   81390:	68e3      	ldr	r3, [r4, #12]
   81392:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
   81394:	6863      	ldr	r3, [r4, #4]
   81396:	ea25 0503 	bic.w	r5, r5, r3
   8139a:	e7ef      	b.n	8137c <pio_handler_process+0x20>
   8139c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   813a0:	000811e9 	.word	0x000811e9
   813a4:	000811ed 	.word	0x000811ed
   813a8:	20070b88 	.word	0x20070b88

000813ac <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   813ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   813ae:	4c18      	ldr	r4, [pc, #96]	; (81410 <pio_handler_set+0x64>)
   813b0:	6826      	ldr	r6, [r4, #0]
   813b2:	2e06      	cmp	r6, #6
   813b4:	d829      	bhi.n	8140a <pio_handler_set+0x5e>
   813b6:	f04f 0c00 	mov.w	ip, #0
   813ba:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
   813bc:	4f15      	ldr	r7, [pc, #84]	; (81414 <pio_handler_set+0x68>)
   813be:	e004      	b.n	813ca <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
   813c0:	3401      	adds	r4, #1
   813c2:	b2e4      	uxtb	r4, r4
   813c4:	46a4      	mov	ip, r4
   813c6:	42a6      	cmp	r6, r4
   813c8:	d309      	bcc.n	813de <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
   813ca:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
   813cc:	0125      	lsls	r5, r4, #4
   813ce:	597d      	ldr	r5, [r7, r5]
   813d0:	428d      	cmp	r5, r1
   813d2:	d1f5      	bne.n	813c0 <pio_handler_set+0x14>
   813d4:	eb07 1504 	add.w	r5, r7, r4, lsl #4
   813d8:	686d      	ldr	r5, [r5, #4]
   813da:	4295      	cmp	r5, r2
   813dc:	d1f0      	bne.n	813c0 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
   813de:	4d0d      	ldr	r5, [pc, #52]	; (81414 <pio_handler_set+0x68>)
   813e0:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
   813e4:	eb05 040e 	add.w	r4, r5, lr
   813e8:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
   813ec:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
   813ee:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
   813f0:	9906      	ldr	r1, [sp, #24]
   813f2:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
   813f4:	3601      	adds	r6, #1
   813f6:	4566      	cmp	r6, ip
		gs_ul_nb_sources++;
   813f8:	bf04      	itt	eq
   813fa:	4905      	ldreq	r1, [pc, #20]	; (81410 <pio_handler_set+0x64>)
   813fc:	600e      	streq	r6, [r1, #0]
   813fe:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   81400:	461a      	mov	r2, r3
   81402:	4b05      	ldr	r3, [pc, #20]	; (81418 <pio_handler_set+0x6c>)
   81404:	4798      	blx	r3

	return 0;
   81406:	2000      	movs	r0, #0
   81408:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 1;
   8140a:	2001      	movs	r0, #1
}
   8140c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8140e:	bf00      	nop
   81410:	20070bf8 	.word	0x20070bf8
   81414:	20070b88 	.word	0x20070b88
   81418:	000811b7 	.word	0x000811b7

0008141c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   8141c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   8141e:	210b      	movs	r1, #11
   81420:	4801      	ldr	r0, [pc, #4]	; (81428 <PIOA_Handler+0xc>)
   81422:	4b02      	ldr	r3, [pc, #8]	; (8142c <PIOA_Handler+0x10>)
   81424:	4798      	blx	r3
   81426:	bd08      	pop	{r3, pc}
   81428:	400e0e00 	.word	0x400e0e00
   8142c:	0008135d 	.word	0x0008135d

00081430 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   81430:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   81432:	210c      	movs	r1, #12
   81434:	4801      	ldr	r0, [pc, #4]	; (8143c <PIOB_Handler+0xc>)
   81436:	4b02      	ldr	r3, [pc, #8]	; (81440 <PIOB_Handler+0x10>)
   81438:	4798      	blx	r3
   8143a:	bd08      	pop	{r3, pc}
   8143c:	400e1000 	.word	0x400e1000
   81440:	0008135d 	.word	0x0008135d

00081444 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   81444:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   81446:	210d      	movs	r1, #13
   81448:	4801      	ldr	r0, [pc, #4]	; (81450 <PIOC_Handler+0xc>)
   8144a:	4b02      	ldr	r3, [pc, #8]	; (81454 <PIOC_Handler+0x10>)
   8144c:	4798      	blx	r3
   8144e:	bd08      	pop	{r3, pc}
   81450:	400e1200 	.word	0x400e1200
   81454:	0008135d 	.word	0x0008135d

00081458 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   81458:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   8145a:	210e      	movs	r1, #14
   8145c:	4801      	ldr	r0, [pc, #4]	; (81464 <PIOD_Handler+0xc>)
   8145e:	4b02      	ldr	r3, [pc, #8]	; (81468 <PIOD_Handler+0x10>)
   81460:	4798      	blx	r3
   81462:	bd08      	pop	{r3, pc}
   81464:	400e1400 	.word	0x400e1400
   81468:	0008135d 	.word	0x0008135d

0008146c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   8146c:	4a17      	ldr	r2, [pc, #92]	; (814cc <pmc_switch_mck_to_pllack+0x60>)
   8146e:	6b13      	ldr	r3, [r2, #48]	; 0x30
   81470:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   81474:	4318      	orrs	r0, r3
   81476:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81478:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8147a:	f013 0f08 	tst.w	r3, #8
   8147e:	d10a      	bne.n	81496 <pmc_switch_mck_to_pllack+0x2a>
   81480:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81484:	4911      	ldr	r1, [pc, #68]	; (814cc <pmc_switch_mck_to_pllack+0x60>)
   81486:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   81488:	f012 0f08 	tst.w	r2, #8
   8148c:	d103      	bne.n	81496 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8148e:	3b01      	subs	r3, #1
   81490:	d1f9      	bne.n	81486 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
   81492:	2001      	movs	r0, #1
   81494:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   81496:	4a0d      	ldr	r2, [pc, #52]	; (814cc <pmc_switch_mck_to_pllack+0x60>)
   81498:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8149a:	f023 0303 	bic.w	r3, r3, #3
   8149e:	f043 0302 	orr.w	r3, r3, #2
   814a2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   814a4:	6e93      	ldr	r3, [r2, #104]	; 0x68
   814a6:	f013 0f08 	tst.w	r3, #8
   814aa:	d10a      	bne.n	814c2 <pmc_switch_mck_to_pllack+0x56>
   814ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
   814b0:	4906      	ldr	r1, [pc, #24]	; (814cc <pmc_switch_mck_to_pllack+0x60>)
   814b2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   814b4:	f012 0f08 	tst.w	r2, #8
   814b8:	d105      	bne.n	814c6 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   814ba:	3b01      	subs	r3, #1
   814bc:	d1f9      	bne.n	814b2 <pmc_switch_mck_to_pllack+0x46>
			return 1;
   814be:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   814c0:	4770      	bx	lr
	return 0;
   814c2:	2000      	movs	r0, #0
   814c4:	4770      	bx	lr
   814c6:	2000      	movs	r0, #0
   814c8:	4770      	bx	lr
   814ca:	bf00      	nop
   814cc:	400e0600 	.word	0x400e0600

000814d0 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   814d0:	b9c8      	cbnz	r0, 81506 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   814d2:	4a11      	ldr	r2, [pc, #68]	; (81518 <pmc_switch_mainck_to_xtal+0x48>)
   814d4:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   814d6:	0209      	lsls	r1, r1, #8
   814d8:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   814da:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   814de:	f023 0303 	bic.w	r3, r3, #3
   814e2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   814e6:	f043 0301 	orr.w	r3, r3, #1
   814ea:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   814ec:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   814ee:	6e93      	ldr	r3, [r2, #104]	; 0x68
   814f0:	f013 0f01 	tst.w	r3, #1
   814f4:	d0fb      	beq.n	814ee <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   814f6:	4a08      	ldr	r2, [pc, #32]	; (81518 <pmc_switch_mainck_to_xtal+0x48>)
   814f8:	6a13      	ldr	r3, [r2, #32]
   814fa:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   814fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   81502:	6213      	str	r3, [r2, #32]
   81504:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81506:	4904      	ldr	r1, [pc, #16]	; (81518 <pmc_switch_mainck_to_xtal+0x48>)
   81508:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   8150a:	4a04      	ldr	r2, [pc, #16]	; (8151c <pmc_switch_mainck_to_xtal+0x4c>)
   8150c:	401a      	ands	r2, r3
   8150e:	4b04      	ldr	r3, [pc, #16]	; (81520 <pmc_switch_mainck_to_xtal+0x50>)
   81510:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81512:	620b      	str	r3, [r1, #32]
   81514:	4770      	bx	lr
   81516:	bf00      	nop
   81518:	400e0600 	.word	0x400e0600
   8151c:	fec8fffc 	.word	0xfec8fffc
   81520:	01370002 	.word	0x01370002

00081524 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   81524:	4b02      	ldr	r3, [pc, #8]	; (81530 <pmc_osc_is_ready_mainck+0xc>)
   81526:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   81528:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   8152c:	4770      	bx	lr
   8152e:	bf00      	nop
   81530:	400e0600 	.word	0x400e0600

00081534 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   81534:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   81538:	4b01      	ldr	r3, [pc, #4]	; (81540 <pmc_disable_pllack+0xc>)
   8153a:	629a      	str	r2, [r3, #40]	; 0x28
   8153c:	4770      	bx	lr
   8153e:	bf00      	nop
   81540:	400e0600 	.word	0x400e0600

00081544 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   81544:	4b02      	ldr	r3, [pc, #8]	; (81550 <pmc_is_locked_pllack+0xc>)
   81546:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   81548:	f000 0002 	and.w	r0, r0, #2
   8154c:	4770      	bx	lr
   8154e:	bf00      	nop
   81550:	400e0600 	.word	0x400e0600

00081554 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   81554:	282c      	cmp	r0, #44	; 0x2c
   81556:	d81e      	bhi.n	81596 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   81558:	281f      	cmp	r0, #31
   8155a:	d80c      	bhi.n	81576 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   8155c:	4b11      	ldr	r3, [pc, #68]	; (815a4 <pmc_enable_periph_clk+0x50>)
   8155e:	699a      	ldr	r2, [r3, #24]
   81560:	2301      	movs	r3, #1
   81562:	4083      	lsls	r3, r0
   81564:	4393      	bics	r3, r2
   81566:	d018      	beq.n	8159a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   81568:	2301      	movs	r3, #1
   8156a:	fa03 f000 	lsl.w	r0, r3, r0
   8156e:	4b0d      	ldr	r3, [pc, #52]	; (815a4 <pmc_enable_periph_clk+0x50>)
   81570:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   81572:	2000      	movs	r0, #0
   81574:	4770      	bx	lr
		ul_id -= 32;
   81576:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   81578:	4b0a      	ldr	r3, [pc, #40]	; (815a4 <pmc_enable_periph_clk+0x50>)
   8157a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   8157e:	2301      	movs	r3, #1
   81580:	4083      	lsls	r3, r0
   81582:	4393      	bics	r3, r2
   81584:	d00b      	beq.n	8159e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   81586:	2301      	movs	r3, #1
   81588:	fa03 f000 	lsl.w	r0, r3, r0
   8158c:	4b05      	ldr	r3, [pc, #20]	; (815a4 <pmc_enable_periph_clk+0x50>)
   8158e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
   81592:	2000      	movs	r0, #0
   81594:	4770      	bx	lr
		return 1;
   81596:	2001      	movs	r0, #1
   81598:	4770      	bx	lr
	return 0;
   8159a:	2000      	movs	r0, #0
   8159c:	4770      	bx	lr
   8159e:	2000      	movs	r0, #0
}
   815a0:	4770      	bx	lr
   815a2:	bf00      	nop
   815a4:	400e0600 	.word	0x400e0600

000815a8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   815a8:	e7fe      	b.n	815a8 <Dummy_Handler>
	...

000815ac <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   815ac:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   815ae:	4b1c      	ldr	r3, [pc, #112]	; (81620 <Reset_Handler+0x74>)
   815b0:	4a1c      	ldr	r2, [pc, #112]	; (81624 <Reset_Handler+0x78>)
   815b2:	429a      	cmp	r2, r3
   815b4:	d010      	beq.n	815d8 <Reset_Handler+0x2c>
		for (; pDest < &_erelocate;) {
   815b6:	4b1c      	ldr	r3, [pc, #112]	; (81628 <Reset_Handler+0x7c>)
   815b8:	4a19      	ldr	r2, [pc, #100]	; (81620 <Reset_Handler+0x74>)
   815ba:	429a      	cmp	r2, r3
   815bc:	d20c      	bcs.n	815d8 <Reset_Handler+0x2c>
   815be:	3b01      	subs	r3, #1
   815c0:	1a9b      	subs	r3, r3, r2
   815c2:	f023 0303 	bic.w	r3, r3, #3
   815c6:	3304      	adds	r3, #4
   815c8:	4413      	add	r3, r2
   815ca:	4916      	ldr	r1, [pc, #88]	; (81624 <Reset_Handler+0x78>)
			*pDest++ = *pSrc++;
   815cc:	f851 0b04 	ldr.w	r0, [r1], #4
   815d0:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
   815d4:	429a      	cmp	r2, r3
   815d6:	d1f9      	bne.n	815cc <Reset_Handler+0x20>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   815d8:	4b14      	ldr	r3, [pc, #80]	; (8162c <Reset_Handler+0x80>)
   815da:	4a15      	ldr	r2, [pc, #84]	; (81630 <Reset_Handler+0x84>)
   815dc:	429a      	cmp	r2, r3
   815de:	d20a      	bcs.n	815f6 <Reset_Handler+0x4a>
   815e0:	3b01      	subs	r3, #1
   815e2:	1a9b      	subs	r3, r3, r2
   815e4:	f023 0303 	bic.w	r3, r3, #3
   815e8:	3304      	adds	r3, #4
   815ea:	4413      	add	r3, r2
		*pDest++ = 0;
   815ec:	2100      	movs	r1, #0
   815ee:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
   815f2:	4293      	cmp	r3, r2
   815f4:	d1fb      	bne.n	815ee <Reset_Handler+0x42>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   815f6:	4b0f      	ldr	r3, [pc, #60]	; (81634 <Reset_Handler+0x88>)
   815f8:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   815fc:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   81600:	490d      	ldr	r1, [pc, #52]	; (81638 <Reset_Handler+0x8c>)
   81602:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   81604:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   81608:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   8160c:	d203      	bcs.n	81616 <Reset_Handler+0x6a>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   8160e:	688b      	ldr	r3, [r1, #8]
   81610:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   81614:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   81616:	4b09      	ldr	r3, [pc, #36]	; (8163c <Reset_Handler+0x90>)
   81618:	4798      	blx	r3

	/* Branch to main function */
	main();
   8161a:	4b09      	ldr	r3, [pc, #36]	; (81640 <Reset_Handler+0x94>)
   8161c:	4798      	blx	r3
   8161e:	e7fe      	b.n	8161e <Reset_Handler+0x72>
   81620:	20070000 	.word	0x20070000
   81624:	00084e90 	.word	0x00084e90
   81628:	20070ae0 	.word	0x20070ae0
   8162c:	20070cd4 	.word	0x20070cd4
   81630:	20070ae0 	.word	0x20070ae0
   81634:	00080000 	.word	0x00080000
   81638:	e000ed00 	.word	0xe000ed00
   8163c:	00081ce5 	.word	0x00081ce5
   81640:	000817ad 	.word	0x000817ad

00081644 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   81644:	4b3d      	ldr	r3, [pc, #244]	; (8173c <SystemCoreClockUpdate+0xf8>)
   81646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81648:	f003 0303 	and.w	r3, r3, #3
   8164c:	2b03      	cmp	r3, #3
   8164e:	d80e      	bhi.n	8166e <SystemCoreClockUpdate+0x2a>
   81650:	e8df f003 	tbb	[pc, r3]
   81654:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   81658:	4b39      	ldr	r3, [pc, #228]	; (81740 <SystemCoreClockUpdate+0xfc>)
   8165a:	695b      	ldr	r3, [r3, #20]
   8165c:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   81660:	bf14      	ite	ne
   81662:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   81666:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   8166a:	4b36      	ldr	r3, [pc, #216]	; (81744 <SystemCoreClockUpdate+0x100>)
   8166c:	601a      	str	r2, [r3, #0]
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   8166e:	4b33      	ldr	r3, [pc, #204]	; (8173c <SystemCoreClockUpdate+0xf8>)
   81670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81672:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81676:	2b70      	cmp	r3, #112	; 0x70
   81678:	d057      	beq.n	8172a <SystemCoreClockUpdate+0xe6>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   8167a:	4b30      	ldr	r3, [pc, #192]	; (8173c <SystemCoreClockUpdate+0xf8>)
   8167c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   8167e:	4931      	ldr	r1, [pc, #196]	; (81744 <SystemCoreClockUpdate+0x100>)
   81680:	f3c2 1202 	ubfx	r2, r2, #4, #3
   81684:	680b      	ldr	r3, [r1, #0]
   81686:	40d3      	lsrs	r3, r2
   81688:	600b      	str	r3, [r1, #0]
   8168a:	4770      	bx	lr
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   8168c:	4b2b      	ldr	r3, [pc, #172]	; (8173c <SystemCoreClockUpdate+0xf8>)
   8168e:	6a1b      	ldr	r3, [r3, #32]
   81690:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81694:	d003      	beq.n	8169e <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81696:	4a2c      	ldr	r2, [pc, #176]	; (81748 <SystemCoreClockUpdate+0x104>)
   81698:	4b2a      	ldr	r3, [pc, #168]	; (81744 <SystemCoreClockUpdate+0x100>)
   8169a:	601a      	str	r2, [r3, #0]
   8169c:	e7e7      	b.n	8166e <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8169e:	4a2b      	ldr	r2, [pc, #172]	; (8174c <SystemCoreClockUpdate+0x108>)
   816a0:	4b28      	ldr	r3, [pc, #160]	; (81744 <SystemCoreClockUpdate+0x100>)
   816a2:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   816a4:	4b25      	ldr	r3, [pc, #148]	; (8173c <SystemCoreClockUpdate+0xf8>)
   816a6:	6a1b      	ldr	r3, [r3, #32]
   816a8:	f003 0370 	and.w	r3, r3, #112	; 0x70
   816ac:	2b10      	cmp	r3, #16
   816ae:	d005      	beq.n	816bc <SystemCoreClockUpdate+0x78>
   816b0:	2b20      	cmp	r3, #32
   816b2:	d1dc      	bne.n	8166e <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 3U;
   816b4:	4a24      	ldr	r2, [pc, #144]	; (81748 <SystemCoreClockUpdate+0x104>)
   816b6:	4b23      	ldr	r3, [pc, #140]	; (81744 <SystemCoreClockUpdate+0x100>)
   816b8:	601a      	str	r2, [r3, #0]
				break;
   816ba:	e7d8      	b.n	8166e <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 2U;
   816bc:	4a24      	ldr	r2, [pc, #144]	; (81750 <SystemCoreClockUpdate+0x10c>)
   816be:	4b21      	ldr	r3, [pc, #132]	; (81744 <SystemCoreClockUpdate+0x100>)
   816c0:	601a      	str	r2, [r3, #0]
				break;
   816c2:	e7d4      	b.n	8166e <SystemCoreClockUpdate+0x2a>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   816c4:	4b1d      	ldr	r3, [pc, #116]	; (8173c <SystemCoreClockUpdate+0xf8>)
   816c6:	6a1b      	ldr	r3, [r3, #32]
   816c8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   816cc:	d00c      	beq.n	816e8 <SystemCoreClockUpdate+0xa4>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   816ce:	4a1e      	ldr	r2, [pc, #120]	; (81748 <SystemCoreClockUpdate+0x104>)
   816d0:	4b1c      	ldr	r3, [pc, #112]	; (81744 <SystemCoreClockUpdate+0x100>)
   816d2:	601a      	str	r2, [r3, #0]
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   816d4:	4b19      	ldr	r3, [pc, #100]	; (8173c <SystemCoreClockUpdate+0xf8>)
   816d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   816d8:	f003 0303 	and.w	r3, r3, #3
   816dc:	2b02      	cmp	r3, #2
   816de:	d016      	beq.n	8170e <SystemCoreClockUpdate+0xca>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   816e0:	4a1c      	ldr	r2, [pc, #112]	; (81754 <SystemCoreClockUpdate+0x110>)
   816e2:	4b18      	ldr	r3, [pc, #96]	; (81744 <SystemCoreClockUpdate+0x100>)
   816e4:	601a      	str	r2, [r3, #0]
   816e6:	e7c2      	b.n	8166e <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   816e8:	4a18      	ldr	r2, [pc, #96]	; (8174c <SystemCoreClockUpdate+0x108>)
   816ea:	4b16      	ldr	r3, [pc, #88]	; (81744 <SystemCoreClockUpdate+0x100>)
   816ec:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   816ee:	4b13      	ldr	r3, [pc, #76]	; (8173c <SystemCoreClockUpdate+0xf8>)
   816f0:	6a1b      	ldr	r3, [r3, #32]
   816f2:	f003 0370 	and.w	r3, r3, #112	; 0x70
   816f6:	2b10      	cmp	r3, #16
   816f8:	d005      	beq.n	81706 <SystemCoreClockUpdate+0xc2>
   816fa:	2b20      	cmp	r3, #32
   816fc:	d1ea      	bne.n	816d4 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
   816fe:	4a12      	ldr	r2, [pc, #72]	; (81748 <SystemCoreClockUpdate+0x104>)
   81700:	4b10      	ldr	r3, [pc, #64]	; (81744 <SystemCoreClockUpdate+0x100>)
   81702:	601a      	str	r2, [r3, #0]
				break;
   81704:	e7e6      	b.n	816d4 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
   81706:	4a12      	ldr	r2, [pc, #72]	; (81750 <SystemCoreClockUpdate+0x10c>)
   81708:	4b0e      	ldr	r3, [pc, #56]	; (81744 <SystemCoreClockUpdate+0x100>)
   8170a:	601a      	str	r2, [r3, #0]
				break;
   8170c:	e7e2      	b.n	816d4 <SystemCoreClockUpdate+0x90>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8170e:	4a0b      	ldr	r2, [pc, #44]	; (8173c <SystemCoreClockUpdate+0xf8>)
   81710:	6a91      	ldr	r1, [r2, #40]	; 0x28
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   81712:	6a92      	ldr	r2, [r2, #40]	; 0x28
   81714:	480b      	ldr	r0, [pc, #44]	; (81744 <SystemCoreClockUpdate+0x100>)
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   81716:	f3c1 410a 	ubfx	r1, r1, #16, #11
   8171a:	6803      	ldr	r3, [r0, #0]
   8171c:	fb01 3303 	mla	r3, r1, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   81720:	b2d2      	uxtb	r2, r2
   81722:	fbb3 f3f2 	udiv	r3, r3, r2
   81726:	6003      	str	r3, [r0, #0]
   81728:	e7a1      	b.n	8166e <SystemCoreClockUpdate+0x2a>
		SystemCoreClock /= 3U;
   8172a:	4a06      	ldr	r2, [pc, #24]	; (81744 <SystemCoreClockUpdate+0x100>)
   8172c:	6813      	ldr	r3, [r2, #0]
   8172e:	490a      	ldr	r1, [pc, #40]	; (81758 <SystemCoreClockUpdate+0x114>)
   81730:	fba1 1303 	umull	r1, r3, r1, r3
   81734:	085b      	lsrs	r3, r3, #1
   81736:	6013      	str	r3, [r2, #0]
   81738:	4770      	bx	lr
   8173a:	bf00      	nop
   8173c:	400e0600 	.word	0x400e0600
   81740:	400e1a10 	.word	0x400e1a10
   81744:	20070130 	.word	0x20070130
   81748:	00b71b00 	.word	0x00b71b00
   8174c:	003d0900 	.word	0x003d0900
   81750:	007a1200 	.word	0x007a1200
   81754:	0e4e1c00 	.word	0x0e4e1c00
   81758:	aaaaaaab 	.word	0xaaaaaaab

0008175c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   8175c:	4b0a      	ldr	r3, [pc, #40]	; (81788 <_sbrk+0x2c>)
   8175e:	681b      	ldr	r3, [r3, #0]
   81760:	b153      	cbz	r3, 81778 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
   81762:	4b09      	ldr	r3, [pc, #36]	; (81788 <_sbrk+0x2c>)
   81764:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   81766:	181a      	adds	r2, r3, r0
   81768:	4908      	ldr	r1, [pc, #32]	; (8178c <_sbrk+0x30>)
   8176a:	4291      	cmp	r1, r2
   8176c:	db08      	blt.n	81780 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
   8176e:	4610      	mov	r0, r2
   81770:	4a05      	ldr	r2, [pc, #20]	; (81788 <_sbrk+0x2c>)
   81772:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   81774:	4618      	mov	r0, r3
   81776:	4770      	bx	lr
		heap = (unsigned char *)&_end;
   81778:	4a05      	ldr	r2, [pc, #20]	; (81790 <_sbrk+0x34>)
   8177a:	4b03      	ldr	r3, [pc, #12]	; (81788 <_sbrk+0x2c>)
   8177c:	601a      	str	r2, [r3, #0]
   8177e:	e7f0      	b.n	81762 <_sbrk+0x6>
		return (caddr_t) -1;	
   81780:	f04f 30ff 	mov.w	r0, #4294967295
}
   81784:	4770      	bx	lr
   81786:	bf00      	nop
   81788:	20070bfc 	.word	0x20070bfc
   8178c:	20087ffc 	.word	0x20087ffc
   81790:	20072cd8 	.word	0x20072cd8

00081794 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   81794:	f04f 30ff 	mov.w	r0, #4294967295
   81798:	4770      	bx	lr

0008179a <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   8179a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   8179e:	604b      	str	r3, [r1, #4]

	return 0;
}
   817a0:	2000      	movs	r0, #0
   817a2:	4770      	bx	lr

000817a4 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   817a4:	2001      	movs	r0, #1
   817a6:	4770      	bx	lr

000817a8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   817a8:	2000      	movs	r0, #0
   817aa:	4770      	bx	lr

000817ac <main>:

Next version (1.4) will test if we can implement PWM to control the signal to the motorcontrollers. Clear?[] 

*/
int main (void)
{
   817ac:	b508      	push	{r3, lr}

	misc_init(); //pin 2 out, pin5&7 in
   817ae:	4b06      	ldr	r3, [pc, #24]	; (817c8 <main+0x1c>)
   817b0:	4798      	blx	r3
	console_init();
   817b2:	4b06      	ldr	r3, [pc, #24]	; (817cc <main+0x20>)
   817b4:	4798      	blx	r3
	//interrupt_init();	//	pin 7 and 8 as interrupt pins	
	encoder_init(); //also initialises pin 5 (left encoder) & 7 (right encoder) as interrupt pins
   817b6:	4b06      	ldr	r3, [pc, #24]	; (817d0 <main+0x24>)
   817b8:	4798      	blx	r3
	//rtos_init(); //Starts RTOS scheduler
	//delay_us(3000000);
	//controlCenter(50);
	//delay_init();
	init_twi();
   817ba:	4b06      	ldr	r3, [pc, #24]	; (817d4 <main+0x28>)
   817bc:	4798      	blx	r3
	
	//rotate(180);
	driveCm(3);
   817be:	2003      	movs	r0, #3
   817c0:	4b05      	ldr	r3, [pc, #20]	; (817d8 <main+0x2c>)
   817c2:	4798      	blx	r3
	
   817c4:	2000      	movs	r0, #0
   817c6:	bd08      	pop	{r3, pc}
   817c8:	00080c6d 	.word	0x00080c6d
   817cc:	00080cdd 	.word	0x00080cdd
   817d0:	000805e9 	.word	0x000805e9
   817d4:	000807fd 	.word	0x000807fd
   817d8:	000809a1 	.word	0x000809a1

000817dc <__aeabi_frsub>:
   817dc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   817e0:	e002      	b.n	817e8 <__addsf3>
   817e2:	bf00      	nop

000817e4 <__aeabi_fsub>:
   817e4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

000817e8 <__addsf3>:
   817e8:	0042      	lsls	r2, r0, #1
   817ea:	bf1f      	itttt	ne
   817ec:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   817f0:	ea92 0f03 	teqne	r2, r3
   817f4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   817f8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   817fc:	d06a      	beq.n	818d4 <__addsf3+0xec>
   817fe:	ea4f 6212 	mov.w	r2, r2, lsr #24
   81802:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   81806:	bfc1      	itttt	gt
   81808:	18d2      	addgt	r2, r2, r3
   8180a:	4041      	eorgt	r1, r0
   8180c:	4048      	eorgt	r0, r1
   8180e:	4041      	eorgt	r1, r0
   81810:	bfb8      	it	lt
   81812:	425b      	neglt	r3, r3
   81814:	2b19      	cmp	r3, #25
   81816:	bf88      	it	hi
   81818:	4770      	bxhi	lr
   8181a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   8181e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81822:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   81826:	bf18      	it	ne
   81828:	4240      	negne	r0, r0
   8182a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8182e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   81832:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   81836:	bf18      	it	ne
   81838:	4249      	negne	r1, r1
   8183a:	ea92 0f03 	teq	r2, r3
   8183e:	d03f      	beq.n	818c0 <__addsf3+0xd8>
   81840:	f1a2 0201 	sub.w	r2, r2, #1
   81844:	fa41 fc03 	asr.w	ip, r1, r3
   81848:	eb10 000c 	adds.w	r0, r0, ip
   8184c:	f1c3 0320 	rsb	r3, r3, #32
   81850:	fa01 f103 	lsl.w	r1, r1, r3
   81854:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   81858:	d502      	bpl.n	81860 <__addsf3+0x78>
   8185a:	4249      	negs	r1, r1
   8185c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   81860:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   81864:	d313      	bcc.n	8188e <__addsf3+0xa6>
   81866:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   8186a:	d306      	bcc.n	8187a <__addsf3+0x92>
   8186c:	0840      	lsrs	r0, r0, #1
   8186e:	ea4f 0131 	mov.w	r1, r1, rrx
   81872:	f102 0201 	add.w	r2, r2, #1
   81876:	2afe      	cmp	r2, #254	; 0xfe
   81878:	d251      	bcs.n	8191e <__addsf3+0x136>
   8187a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   8187e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   81882:	bf08      	it	eq
   81884:	f020 0001 	biceq.w	r0, r0, #1
   81888:	ea40 0003 	orr.w	r0, r0, r3
   8188c:	4770      	bx	lr
   8188e:	0049      	lsls	r1, r1, #1
   81890:	eb40 0000 	adc.w	r0, r0, r0
   81894:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   81898:	f1a2 0201 	sub.w	r2, r2, #1
   8189c:	d1ed      	bne.n	8187a <__addsf3+0x92>
   8189e:	fab0 fc80 	clz	ip, r0
   818a2:	f1ac 0c08 	sub.w	ip, ip, #8
   818a6:	ebb2 020c 	subs.w	r2, r2, ip
   818aa:	fa00 f00c 	lsl.w	r0, r0, ip
   818ae:	bfaa      	itet	ge
   818b0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   818b4:	4252      	neglt	r2, r2
   818b6:	4318      	orrge	r0, r3
   818b8:	bfbc      	itt	lt
   818ba:	40d0      	lsrlt	r0, r2
   818bc:	4318      	orrlt	r0, r3
   818be:	4770      	bx	lr
   818c0:	f092 0f00 	teq	r2, #0
   818c4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   818c8:	bf06      	itte	eq
   818ca:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   818ce:	3201      	addeq	r2, #1
   818d0:	3b01      	subne	r3, #1
   818d2:	e7b5      	b.n	81840 <__addsf3+0x58>
   818d4:	ea4f 0341 	mov.w	r3, r1, lsl #1
   818d8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   818dc:	bf18      	it	ne
   818de:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   818e2:	d021      	beq.n	81928 <__addsf3+0x140>
   818e4:	ea92 0f03 	teq	r2, r3
   818e8:	d004      	beq.n	818f4 <__addsf3+0x10c>
   818ea:	f092 0f00 	teq	r2, #0
   818ee:	bf08      	it	eq
   818f0:	4608      	moveq	r0, r1
   818f2:	4770      	bx	lr
   818f4:	ea90 0f01 	teq	r0, r1
   818f8:	bf1c      	itt	ne
   818fa:	2000      	movne	r0, #0
   818fc:	4770      	bxne	lr
   818fe:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   81902:	d104      	bne.n	8190e <__addsf3+0x126>
   81904:	0040      	lsls	r0, r0, #1
   81906:	bf28      	it	cs
   81908:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   8190c:	4770      	bx	lr
   8190e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   81912:	bf3c      	itt	cc
   81914:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   81918:	4770      	bxcc	lr
   8191a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   8191e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   81922:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81926:	4770      	bx	lr
   81928:	ea7f 6222 	mvns.w	r2, r2, asr #24
   8192c:	bf16      	itet	ne
   8192e:	4608      	movne	r0, r1
   81930:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   81934:	4601      	movne	r1, r0
   81936:	0242      	lsls	r2, r0, #9
   81938:	bf06      	itte	eq
   8193a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   8193e:	ea90 0f01 	teqeq	r0, r1
   81942:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   81946:	4770      	bx	lr

00081948 <__aeabi_ui2f>:
   81948:	f04f 0300 	mov.w	r3, #0
   8194c:	e004      	b.n	81958 <__aeabi_i2f+0x8>
   8194e:	bf00      	nop

00081950 <__aeabi_i2f>:
   81950:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   81954:	bf48      	it	mi
   81956:	4240      	negmi	r0, r0
   81958:	ea5f 0c00 	movs.w	ip, r0
   8195c:	bf08      	it	eq
   8195e:	4770      	bxeq	lr
   81960:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   81964:	4601      	mov	r1, r0
   81966:	f04f 0000 	mov.w	r0, #0
   8196a:	e01c      	b.n	819a6 <__aeabi_l2f+0x2a>

0008196c <__aeabi_ul2f>:
   8196c:	ea50 0201 	orrs.w	r2, r0, r1
   81970:	bf08      	it	eq
   81972:	4770      	bxeq	lr
   81974:	f04f 0300 	mov.w	r3, #0
   81978:	e00a      	b.n	81990 <__aeabi_l2f+0x14>
   8197a:	bf00      	nop

0008197c <__aeabi_l2f>:
   8197c:	ea50 0201 	orrs.w	r2, r0, r1
   81980:	bf08      	it	eq
   81982:	4770      	bxeq	lr
   81984:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   81988:	d502      	bpl.n	81990 <__aeabi_l2f+0x14>
   8198a:	4240      	negs	r0, r0
   8198c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81990:	ea5f 0c01 	movs.w	ip, r1
   81994:	bf02      	ittt	eq
   81996:	4684      	moveq	ip, r0
   81998:	4601      	moveq	r1, r0
   8199a:	2000      	moveq	r0, #0
   8199c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   819a0:	bf08      	it	eq
   819a2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   819a6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   819aa:	fabc f28c 	clz	r2, ip
   819ae:	3a08      	subs	r2, #8
   819b0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   819b4:	db10      	blt.n	819d8 <__aeabi_l2f+0x5c>
   819b6:	fa01 fc02 	lsl.w	ip, r1, r2
   819ba:	4463      	add	r3, ip
   819bc:	fa00 fc02 	lsl.w	ip, r0, r2
   819c0:	f1c2 0220 	rsb	r2, r2, #32
   819c4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   819c8:	fa20 f202 	lsr.w	r2, r0, r2
   819cc:	eb43 0002 	adc.w	r0, r3, r2
   819d0:	bf08      	it	eq
   819d2:	f020 0001 	biceq.w	r0, r0, #1
   819d6:	4770      	bx	lr
   819d8:	f102 0220 	add.w	r2, r2, #32
   819dc:	fa01 fc02 	lsl.w	ip, r1, r2
   819e0:	f1c2 0220 	rsb	r2, r2, #32
   819e4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   819e8:	fa21 f202 	lsr.w	r2, r1, r2
   819ec:	eb43 0002 	adc.w	r0, r3, r2
   819f0:	bf08      	it	eq
   819f2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   819f6:	4770      	bx	lr

000819f8 <__aeabi_fmul>:
   819f8:	f04f 0cff 	mov.w	ip, #255	; 0xff
   819fc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   81a00:	bf1e      	ittt	ne
   81a02:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   81a06:	ea92 0f0c 	teqne	r2, ip
   81a0a:	ea93 0f0c 	teqne	r3, ip
   81a0e:	d06f      	beq.n	81af0 <__aeabi_fmul+0xf8>
   81a10:	441a      	add	r2, r3
   81a12:	ea80 0c01 	eor.w	ip, r0, r1
   81a16:	0240      	lsls	r0, r0, #9
   81a18:	bf18      	it	ne
   81a1a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
   81a1e:	d01e      	beq.n	81a5e <__aeabi_fmul+0x66>
   81a20:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   81a24:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
   81a28:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
   81a2c:	fba0 3101 	umull	r3, r1, r0, r1
   81a30:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   81a34:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
   81a38:	bf3e      	ittt	cc
   81a3a:	0049      	lslcc	r1, r1, #1
   81a3c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
   81a40:	005b      	lslcc	r3, r3, #1
   81a42:	ea40 0001 	orr.w	r0, r0, r1
   81a46:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
   81a4a:	2afd      	cmp	r2, #253	; 0xfd
   81a4c:	d81d      	bhi.n	81a8a <__aeabi_fmul+0x92>
   81a4e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   81a52:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   81a56:	bf08      	it	eq
   81a58:	f020 0001 	biceq.w	r0, r0, #1
   81a5c:	4770      	bx	lr
   81a5e:	f090 0f00 	teq	r0, #0
   81a62:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   81a66:	bf08      	it	eq
   81a68:	0249      	lsleq	r1, r1, #9
   81a6a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   81a6e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
   81a72:	3a7f      	subs	r2, #127	; 0x7f
   81a74:	bfc2      	ittt	gt
   81a76:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   81a7a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   81a7e:	4770      	bxgt	lr
   81a80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81a84:	f04f 0300 	mov.w	r3, #0
   81a88:	3a01      	subs	r2, #1
   81a8a:	dc5d      	bgt.n	81b48 <__aeabi_fmul+0x150>
   81a8c:	f112 0f19 	cmn.w	r2, #25
   81a90:	bfdc      	itt	le
   81a92:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
   81a96:	4770      	bxle	lr
   81a98:	f1c2 0200 	rsb	r2, r2, #0
   81a9c:	0041      	lsls	r1, r0, #1
   81a9e:	fa21 f102 	lsr.w	r1, r1, r2
   81aa2:	f1c2 0220 	rsb	r2, r2, #32
   81aa6:	fa00 fc02 	lsl.w	ip, r0, r2
   81aaa:	ea5f 0031 	movs.w	r0, r1, rrx
   81aae:	f140 0000 	adc.w	r0, r0, #0
   81ab2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
   81ab6:	bf08      	it	eq
   81ab8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   81abc:	4770      	bx	lr
   81abe:	f092 0f00 	teq	r2, #0
   81ac2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   81ac6:	bf02      	ittt	eq
   81ac8:	0040      	lsleq	r0, r0, #1
   81aca:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   81ace:	3a01      	subeq	r2, #1
   81ad0:	d0f9      	beq.n	81ac6 <__aeabi_fmul+0xce>
   81ad2:	ea40 000c 	orr.w	r0, r0, ip
   81ad6:	f093 0f00 	teq	r3, #0
   81ada:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   81ade:	bf02      	ittt	eq
   81ae0:	0049      	lsleq	r1, r1, #1
   81ae2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   81ae6:	3b01      	subeq	r3, #1
   81ae8:	d0f9      	beq.n	81ade <__aeabi_fmul+0xe6>
   81aea:	ea41 010c 	orr.w	r1, r1, ip
   81aee:	e78f      	b.n	81a10 <__aeabi_fmul+0x18>
   81af0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   81af4:	ea92 0f0c 	teq	r2, ip
   81af8:	bf18      	it	ne
   81afa:	ea93 0f0c 	teqne	r3, ip
   81afe:	d00a      	beq.n	81b16 <__aeabi_fmul+0x11e>
   81b00:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   81b04:	bf18      	it	ne
   81b06:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   81b0a:	d1d8      	bne.n	81abe <__aeabi_fmul+0xc6>
   81b0c:	ea80 0001 	eor.w	r0, r0, r1
   81b10:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   81b14:	4770      	bx	lr
   81b16:	f090 0f00 	teq	r0, #0
   81b1a:	bf17      	itett	ne
   81b1c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
   81b20:	4608      	moveq	r0, r1
   81b22:	f091 0f00 	teqne	r1, #0
   81b26:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
   81b2a:	d014      	beq.n	81b56 <__aeabi_fmul+0x15e>
   81b2c:	ea92 0f0c 	teq	r2, ip
   81b30:	d101      	bne.n	81b36 <__aeabi_fmul+0x13e>
   81b32:	0242      	lsls	r2, r0, #9
   81b34:	d10f      	bne.n	81b56 <__aeabi_fmul+0x15e>
   81b36:	ea93 0f0c 	teq	r3, ip
   81b3a:	d103      	bne.n	81b44 <__aeabi_fmul+0x14c>
   81b3c:	024b      	lsls	r3, r1, #9
   81b3e:	bf18      	it	ne
   81b40:	4608      	movne	r0, r1
   81b42:	d108      	bne.n	81b56 <__aeabi_fmul+0x15e>
   81b44:	ea80 0001 	eor.w	r0, r0, r1
   81b48:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   81b4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   81b50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81b54:	4770      	bx	lr
   81b56:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   81b5a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
   81b5e:	4770      	bx	lr

00081b60 <__aeabi_fdiv>:
   81b60:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81b64:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   81b68:	bf1e      	ittt	ne
   81b6a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   81b6e:	ea92 0f0c 	teqne	r2, ip
   81b72:	ea93 0f0c 	teqne	r3, ip
   81b76:	d069      	beq.n	81c4c <__aeabi_fdiv+0xec>
   81b78:	eba2 0203 	sub.w	r2, r2, r3
   81b7c:	ea80 0c01 	eor.w	ip, r0, r1
   81b80:	0249      	lsls	r1, r1, #9
   81b82:	ea4f 2040 	mov.w	r0, r0, lsl #9
   81b86:	d037      	beq.n	81bf8 <__aeabi_fdiv+0x98>
   81b88:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   81b8c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
   81b90:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
   81b94:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   81b98:	428b      	cmp	r3, r1
   81b9a:	bf38      	it	cc
   81b9c:	005b      	lslcc	r3, r3, #1
   81b9e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
   81ba2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
   81ba6:	428b      	cmp	r3, r1
   81ba8:	bf24      	itt	cs
   81baa:	1a5b      	subcs	r3, r3, r1
   81bac:	ea40 000c 	orrcs.w	r0, r0, ip
   81bb0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
   81bb4:	bf24      	itt	cs
   81bb6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
   81bba:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   81bbe:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
   81bc2:	bf24      	itt	cs
   81bc4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
   81bc8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   81bcc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   81bd0:	bf24      	itt	cs
   81bd2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
   81bd6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   81bda:	011b      	lsls	r3, r3, #4
   81bdc:	bf18      	it	ne
   81bde:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
   81be2:	d1e0      	bne.n	81ba6 <__aeabi_fdiv+0x46>
   81be4:	2afd      	cmp	r2, #253	; 0xfd
   81be6:	f63f af50 	bhi.w	81a8a <__aeabi_fmul+0x92>
   81bea:	428b      	cmp	r3, r1
   81bec:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   81bf0:	bf08      	it	eq
   81bf2:	f020 0001 	biceq.w	r0, r0, #1
   81bf6:	4770      	bx	lr
   81bf8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   81bfc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   81c00:	327f      	adds	r2, #127	; 0x7f
   81c02:	bfc2      	ittt	gt
   81c04:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   81c08:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   81c0c:	4770      	bxgt	lr
   81c0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81c12:	f04f 0300 	mov.w	r3, #0
   81c16:	3a01      	subs	r2, #1
   81c18:	e737      	b.n	81a8a <__aeabi_fmul+0x92>
   81c1a:	f092 0f00 	teq	r2, #0
   81c1e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   81c22:	bf02      	ittt	eq
   81c24:	0040      	lsleq	r0, r0, #1
   81c26:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   81c2a:	3a01      	subeq	r2, #1
   81c2c:	d0f9      	beq.n	81c22 <__aeabi_fdiv+0xc2>
   81c2e:	ea40 000c 	orr.w	r0, r0, ip
   81c32:	f093 0f00 	teq	r3, #0
   81c36:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   81c3a:	bf02      	ittt	eq
   81c3c:	0049      	lsleq	r1, r1, #1
   81c3e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   81c42:	3b01      	subeq	r3, #1
   81c44:	d0f9      	beq.n	81c3a <__aeabi_fdiv+0xda>
   81c46:	ea41 010c 	orr.w	r1, r1, ip
   81c4a:	e795      	b.n	81b78 <__aeabi_fdiv+0x18>
   81c4c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   81c50:	ea92 0f0c 	teq	r2, ip
   81c54:	d108      	bne.n	81c68 <__aeabi_fdiv+0x108>
   81c56:	0242      	lsls	r2, r0, #9
   81c58:	f47f af7d 	bne.w	81b56 <__aeabi_fmul+0x15e>
   81c5c:	ea93 0f0c 	teq	r3, ip
   81c60:	f47f af70 	bne.w	81b44 <__aeabi_fmul+0x14c>
   81c64:	4608      	mov	r0, r1
   81c66:	e776      	b.n	81b56 <__aeabi_fmul+0x15e>
   81c68:	ea93 0f0c 	teq	r3, ip
   81c6c:	d104      	bne.n	81c78 <__aeabi_fdiv+0x118>
   81c6e:	024b      	lsls	r3, r1, #9
   81c70:	f43f af4c 	beq.w	81b0c <__aeabi_fmul+0x114>
   81c74:	4608      	mov	r0, r1
   81c76:	e76e      	b.n	81b56 <__aeabi_fmul+0x15e>
   81c78:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   81c7c:	bf18      	it	ne
   81c7e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   81c82:	d1ca      	bne.n	81c1a <__aeabi_fdiv+0xba>
   81c84:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
   81c88:	f47f af5c 	bne.w	81b44 <__aeabi_fmul+0x14c>
   81c8c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   81c90:	f47f af3c 	bne.w	81b0c <__aeabi_fmul+0x114>
   81c94:	e75f      	b.n	81b56 <__aeabi_fmul+0x15e>
   81c96:	bf00      	nop

00081c98 <__aeabi_f2iz>:
   81c98:	ea4f 0240 	mov.w	r2, r0, lsl #1
   81c9c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   81ca0:	d30f      	bcc.n	81cc2 <__aeabi_f2iz+0x2a>
   81ca2:	f04f 039e 	mov.w	r3, #158	; 0x9e
   81ca6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   81caa:	d90d      	bls.n	81cc8 <__aeabi_f2iz+0x30>
   81cac:	ea4f 2300 	mov.w	r3, r0, lsl #8
   81cb0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   81cb4:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   81cb8:	fa23 f002 	lsr.w	r0, r3, r2
   81cbc:	bf18      	it	ne
   81cbe:	4240      	negne	r0, r0
   81cc0:	4770      	bx	lr
   81cc2:	f04f 0000 	mov.w	r0, #0
   81cc6:	4770      	bx	lr
   81cc8:	f112 0f61 	cmn.w	r2, #97	; 0x61
   81ccc:	d101      	bne.n	81cd2 <__aeabi_f2iz+0x3a>
   81cce:	0242      	lsls	r2, r0, #9
   81cd0:	d105      	bne.n	81cde <__aeabi_f2iz+0x46>
   81cd2:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
   81cd6:	bf08      	it	eq
   81cd8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   81cdc:	4770      	bx	lr
   81cde:	f04f 0000 	mov.w	r0, #0
   81ce2:	4770      	bx	lr

00081ce4 <__libc_init_array>:
   81ce4:	b570      	push	{r4, r5, r6, lr}
   81ce6:	4e0f      	ldr	r6, [pc, #60]	; (81d24 <__libc_init_array+0x40>)
   81ce8:	4d0f      	ldr	r5, [pc, #60]	; (81d28 <__libc_init_array+0x44>)
   81cea:	1b76      	subs	r6, r6, r5
   81cec:	10b6      	asrs	r6, r6, #2
   81cee:	bf18      	it	ne
   81cf0:	2400      	movne	r4, #0
   81cf2:	d005      	beq.n	81d00 <__libc_init_array+0x1c>
   81cf4:	3401      	adds	r4, #1
   81cf6:	f855 3b04 	ldr.w	r3, [r5], #4
   81cfa:	4798      	blx	r3
   81cfc:	42a6      	cmp	r6, r4
   81cfe:	d1f9      	bne.n	81cf4 <__libc_init_array+0x10>
   81d00:	4e0a      	ldr	r6, [pc, #40]	; (81d2c <__libc_init_array+0x48>)
   81d02:	4d0b      	ldr	r5, [pc, #44]	; (81d30 <__libc_init_array+0x4c>)
   81d04:	f003 f8ae 	bl	84e64 <_init>
   81d08:	1b76      	subs	r6, r6, r5
   81d0a:	10b6      	asrs	r6, r6, #2
   81d0c:	bf18      	it	ne
   81d0e:	2400      	movne	r4, #0
   81d10:	d006      	beq.n	81d20 <__libc_init_array+0x3c>
   81d12:	3401      	adds	r4, #1
   81d14:	f855 3b04 	ldr.w	r3, [r5], #4
   81d18:	4798      	blx	r3
   81d1a:	42a6      	cmp	r6, r4
   81d1c:	d1f9      	bne.n	81d12 <__libc_init_array+0x2e>
   81d1e:	bd70      	pop	{r4, r5, r6, pc}
   81d20:	bd70      	pop	{r4, r5, r6, pc}
   81d22:	bf00      	nop
   81d24:	00084e70 	.word	0x00084e70
   81d28:	00084e70 	.word	0x00084e70
   81d2c:	00084e78 	.word	0x00084e78
   81d30:	00084e70 	.word	0x00084e70

00081d34 <iprintf>:
   81d34:	b40f      	push	{r0, r1, r2, r3}
   81d36:	b510      	push	{r4, lr}
   81d38:	4b07      	ldr	r3, [pc, #28]	; (81d58 <iprintf+0x24>)
   81d3a:	b082      	sub	sp, #8
   81d3c:	ac04      	add	r4, sp, #16
   81d3e:	f854 2b04 	ldr.w	r2, [r4], #4
   81d42:	6818      	ldr	r0, [r3, #0]
   81d44:	4623      	mov	r3, r4
   81d46:	6881      	ldr	r1, [r0, #8]
   81d48:	9401      	str	r4, [sp, #4]
   81d4a:	f000 fa09 	bl	82160 <_vfiprintf_r>
   81d4e:	b002      	add	sp, #8
   81d50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   81d54:	b004      	add	sp, #16
   81d56:	4770      	bx	lr
   81d58:	20070134 	.word	0x20070134

00081d5c <memcpy>:
   81d5c:	4684      	mov	ip, r0
   81d5e:	ea41 0300 	orr.w	r3, r1, r0
   81d62:	f013 0303 	ands.w	r3, r3, #3
   81d66:	d149      	bne.n	81dfc <memcpy+0xa0>
   81d68:	3a40      	subs	r2, #64	; 0x40
   81d6a:	d323      	bcc.n	81db4 <memcpy+0x58>
   81d6c:	680b      	ldr	r3, [r1, #0]
   81d6e:	6003      	str	r3, [r0, #0]
   81d70:	684b      	ldr	r3, [r1, #4]
   81d72:	6043      	str	r3, [r0, #4]
   81d74:	688b      	ldr	r3, [r1, #8]
   81d76:	6083      	str	r3, [r0, #8]
   81d78:	68cb      	ldr	r3, [r1, #12]
   81d7a:	60c3      	str	r3, [r0, #12]
   81d7c:	690b      	ldr	r3, [r1, #16]
   81d7e:	6103      	str	r3, [r0, #16]
   81d80:	694b      	ldr	r3, [r1, #20]
   81d82:	6143      	str	r3, [r0, #20]
   81d84:	698b      	ldr	r3, [r1, #24]
   81d86:	6183      	str	r3, [r0, #24]
   81d88:	69cb      	ldr	r3, [r1, #28]
   81d8a:	61c3      	str	r3, [r0, #28]
   81d8c:	6a0b      	ldr	r3, [r1, #32]
   81d8e:	6203      	str	r3, [r0, #32]
   81d90:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   81d92:	6243      	str	r3, [r0, #36]	; 0x24
   81d94:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   81d96:	6283      	str	r3, [r0, #40]	; 0x28
   81d98:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   81d9a:	62c3      	str	r3, [r0, #44]	; 0x2c
   81d9c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   81d9e:	6303      	str	r3, [r0, #48]	; 0x30
   81da0:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   81da2:	6343      	str	r3, [r0, #52]	; 0x34
   81da4:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   81da6:	6383      	str	r3, [r0, #56]	; 0x38
   81da8:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   81daa:	63c3      	str	r3, [r0, #60]	; 0x3c
   81dac:	3040      	adds	r0, #64	; 0x40
   81dae:	3140      	adds	r1, #64	; 0x40
   81db0:	3a40      	subs	r2, #64	; 0x40
   81db2:	d2db      	bcs.n	81d6c <memcpy+0x10>
   81db4:	3230      	adds	r2, #48	; 0x30
   81db6:	d30b      	bcc.n	81dd0 <memcpy+0x74>
   81db8:	680b      	ldr	r3, [r1, #0]
   81dba:	6003      	str	r3, [r0, #0]
   81dbc:	684b      	ldr	r3, [r1, #4]
   81dbe:	6043      	str	r3, [r0, #4]
   81dc0:	688b      	ldr	r3, [r1, #8]
   81dc2:	6083      	str	r3, [r0, #8]
   81dc4:	68cb      	ldr	r3, [r1, #12]
   81dc6:	60c3      	str	r3, [r0, #12]
   81dc8:	3010      	adds	r0, #16
   81dca:	3110      	adds	r1, #16
   81dcc:	3a10      	subs	r2, #16
   81dce:	d2f3      	bcs.n	81db8 <memcpy+0x5c>
   81dd0:	320c      	adds	r2, #12
   81dd2:	d305      	bcc.n	81de0 <memcpy+0x84>
   81dd4:	f851 3b04 	ldr.w	r3, [r1], #4
   81dd8:	f840 3b04 	str.w	r3, [r0], #4
   81ddc:	3a04      	subs	r2, #4
   81dde:	d2f9      	bcs.n	81dd4 <memcpy+0x78>
   81de0:	3204      	adds	r2, #4
   81de2:	d008      	beq.n	81df6 <memcpy+0x9a>
   81de4:	07d2      	lsls	r2, r2, #31
   81de6:	bf1c      	itt	ne
   81de8:	f811 3b01 	ldrbne.w	r3, [r1], #1
   81dec:	f800 3b01 	strbne.w	r3, [r0], #1
   81df0:	d301      	bcc.n	81df6 <memcpy+0x9a>
   81df2:	880b      	ldrh	r3, [r1, #0]
   81df4:	8003      	strh	r3, [r0, #0]
   81df6:	4660      	mov	r0, ip
   81df8:	4770      	bx	lr
   81dfa:	bf00      	nop
   81dfc:	2a08      	cmp	r2, #8
   81dfe:	d313      	bcc.n	81e28 <memcpy+0xcc>
   81e00:	078b      	lsls	r3, r1, #30
   81e02:	d0b1      	beq.n	81d68 <memcpy+0xc>
   81e04:	f010 0303 	ands.w	r3, r0, #3
   81e08:	d0ae      	beq.n	81d68 <memcpy+0xc>
   81e0a:	f1c3 0304 	rsb	r3, r3, #4
   81e0e:	1ad2      	subs	r2, r2, r3
   81e10:	07db      	lsls	r3, r3, #31
   81e12:	bf1c      	itt	ne
   81e14:	f811 3b01 	ldrbne.w	r3, [r1], #1
   81e18:	f800 3b01 	strbne.w	r3, [r0], #1
   81e1c:	d3a4      	bcc.n	81d68 <memcpy+0xc>
   81e1e:	f831 3b02 	ldrh.w	r3, [r1], #2
   81e22:	f820 3b02 	strh.w	r3, [r0], #2
   81e26:	e79f      	b.n	81d68 <memcpy+0xc>
   81e28:	3a04      	subs	r2, #4
   81e2a:	d3d9      	bcc.n	81de0 <memcpy+0x84>
   81e2c:	3a01      	subs	r2, #1
   81e2e:	f811 3b01 	ldrb.w	r3, [r1], #1
   81e32:	f800 3b01 	strb.w	r3, [r0], #1
   81e36:	d2f9      	bcs.n	81e2c <memcpy+0xd0>
   81e38:	780b      	ldrb	r3, [r1, #0]
   81e3a:	7003      	strb	r3, [r0, #0]
   81e3c:	784b      	ldrb	r3, [r1, #1]
   81e3e:	7043      	strb	r3, [r0, #1]
   81e40:	788b      	ldrb	r3, [r1, #2]
   81e42:	7083      	strb	r3, [r0, #2]
   81e44:	4660      	mov	r0, ip
   81e46:	4770      	bx	lr

00081e48 <memset>:
   81e48:	b470      	push	{r4, r5, r6}
   81e4a:	0786      	lsls	r6, r0, #30
   81e4c:	d046      	beq.n	81edc <memset+0x94>
   81e4e:	1e54      	subs	r4, r2, #1
   81e50:	2a00      	cmp	r2, #0
   81e52:	d041      	beq.n	81ed8 <memset+0x90>
   81e54:	b2ca      	uxtb	r2, r1
   81e56:	4603      	mov	r3, r0
   81e58:	e002      	b.n	81e60 <memset+0x18>
   81e5a:	f114 34ff 	adds.w	r4, r4, #4294967295
   81e5e:	d33b      	bcc.n	81ed8 <memset+0x90>
   81e60:	f803 2b01 	strb.w	r2, [r3], #1
   81e64:	079d      	lsls	r5, r3, #30
   81e66:	d1f8      	bne.n	81e5a <memset+0x12>
   81e68:	2c03      	cmp	r4, #3
   81e6a:	d92e      	bls.n	81eca <memset+0x82>
   81e6c:	b2cd      	uxtb	r5, r1
   81e6e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   81e72:	2c0f      	cmp	r4, #15
   81e74:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   81e78:	d919      	bls.n	81eae <memset+0x66>
   81e7a:	4626      	mov	r6, r4
   81e7c:	f103 0210 	add.w	r2, r3, #16
   81e80:	3e10      	subs	r6, #16
   81e82:	2e0f      	cmp	r6, #15
   81e84:	f842 5c10 	str.w	r5, [r2, #-16]
   81e88:	f842 5c0c 	str.w	r5, [r2, #-12]
   81e8c:	f842 5c08 	str.w	r5, [r2, #-8]
   81e90:	f842 5c04 	str.w	r5, [r2, #-4]
   81e94:	f102 0210 	add.w	r2, r2, #16
   81e98:	d8f2      	bhi.n	81e80 <memset+0x38>
   81e9a:	f1a4 0210 	sub.w	r2, r4, #16
   81e9e:	f022 020f 	bic.w	r2, r2, #15
   81ea2:	f004 040f 	and.w	r4, r4, #15
   81ea6:	3210      	adds	r2, #16
   81ea8:	2c03      	cmp	r4, #3
   81eaa:	4413      	add	r3, r2
   81eac:	d90d      	bls.n	81eca <memset+0x82>
   81eae:	461e      	mov	r6, r3
   81eb0:	4622      	mov	r2, r4
   81eb2:	3a04      	subs	r2, #4
   81eb4:	2a03      	cmp	r2, #3
   81eb6:	f846 5b04 	str.w	r5, [r6], #4
   81eba:	d8fa      	bhi.n	81eb2 <memset+0x6a>
   81ebc:	1f22      	subs	r2, r4, #4
   81ebe:	f022 0203 	bic.w	r2, r2, #3
   81ec2:	3204      	adds	r2, #4
   81ec4:	4413      	add	r3, r2
   81ec6:	f004 0403 	and.w	r4, r4, #3
   81eca:	b12c      	cbz	r4, 81ed8 <memset+0x90>
   81ecc:	b2c9      	uxtb	r1, r1
   81ece:	441c      	add	r4, r3
   81ed0:	f803 1b01 	strb.w	r1, [r3], #1
   81ed4:	429c      	cmp	r4, r3
   81ed6:	d1fb      	bne.n	81ed0 <memset+0x88>
   81ed8:	bc70      	pop	{r4, r5, r6}
   81eda:	4770      	bx	lr
   81edc:	4614      	mov	r4, r2
   81ede:	4603      	mov	r3, r0
   81ee0:	e7c2      	b.n	81e68 <memset+0x20>
   81ee2:	bf00      	nop

00081ee4 <setbuf>:
   81ee4:	2900      	cmp	r1, #0
   81ee6:	bf0c      	ite	eq
   81ee8:	2202      	moveq	r2, #2
   81eea:	2200      	movne	r2, #0
   81eec:	f44f 6380 	mov.w	r3, #1024	; 0x400
   81ef0:	f000 b800 	b.w	81ef4 <setvbuf>

00081ef4 <setvbuf>:
   81ef4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   81ef8:	4d61      	ldr	r5, [pc, #388]	; (82080 <setvbuf+0x18c>)
   81efa:	b083      	sub	sp, #12
   81efc:	682d      	ldr	r5, [r5, #0]
   81efe:	4604      	mov	r4, r0
   81f00:	460f      	mov	r7, r1
   81f02:	4690      	mov	r8, r2
   81f04:	461e      	mov	r6, r3
   81f06:	b115      	cbz	r5, 81f0e <setvbuf+0x1a>
   81f08:	6bab      	ldr	r3, [r5, #56]	; 0x38
   81f0a:	2b00      	cmp	r3, #0
   81f0c:	d064      	beq.n	81fd8 <setvbuf+0xe4>
   81f0e:	f1b8 0f02 	cmp.w	r8, #2
   81f12:	d006      	beq.n	81f22 <setvbuf+0x2e>
   81f14:	f1b8 0f01 	cmp.w	r8, #1
   81f18:	f200 809f 	bhi.w	8205a <setvbuf+0x166>
   81f1c:	2e00      	cmp	r6, #0
   81f1e:	f2c0 809c 	blt.w	8205a <setvbuf+0x166>
   81f22:	6e63      	ldr	r3, [r4, #100]	; 0x64
   81f24:	07d8      	lsls	r0, r3, #31
   81f26:	d534      	bpl.n	81f92 <setvbuf+0x9e>
   81f28:	4621      	mov	r1, r4
   81f2a:	4628      	mov	r0, r5
   81f2c:	f001 f8b0 	bl	83090 <_fflush_r>
   81f30:	6b21      	ldr	r1, [r4, #48]	; 0x30
   81f32:	b141      	cbz	r1, 81f46 <setvbuf+0x52>
   81f34:	f104 0340 	add.w	r3, r4, #64	; 0x40
   81f38:	4299      	cmp	r1, r3
   81f3a:	d002      	beq.n	81f42 <setvbuf+0x4e>
   81f3c:	4628      	mov	r0, r5
   81f3e:	f001 fa25 	bl	8338c <_free_r>
   81f42:	2300      	movs	r3, #0
   81f44:	6323      	str	r3, [r4, #48]	; 0x30
   81f46:	2200      	movs	r2, #0
   81f48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81f4c:	61a2      	str	r2, [r4, #24]
   81f4e:	6062      	str	r2, [r4, #4]
   81f50:	061a      	lsls	r2, r3, #24
   81f52:	d43a      	bmi.n	81fca <setvbuf+0xd6>
   81f54:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
   81f58:	f023 0303 	bic.w	r3, r3, #3
   81f5c:	f1b8 0f02 	cmp.w	r8, #2
   81f60:	81a3      	strh	r3, [r4, #12]
   81f62:	d01d      	beq.n	81fa0 <setvbuf+0xac>
   81f64:	ab01      	add	r3, sp, #4
   81f66:	466a      	mov	r2, sp
   81f68:	4621      	mov	r1, r4
   81f6a:	4628      	mov	r0, r5
   81f6c:	f001 fcac 	bl	838c8 <__swhatbuf_r>
   81f70:	89a3      	ldrh	r3, [r4, #12]
   81f72:	4318      	orrs	r0, r3
   81f74:	81a0      	strh	r0, [r4, #12]
   81f76:	2e00      	cmp	r6, #0
   81f78:	d132      	bne.n	81fe0 <setvbuf+0xec>
   81f7a:	9e00      	ldr	r6, [sp, #0]
   81f7c:	4630      	mov	r0, r6
   81f7e:	f001 fd1b 	bl	839b8 <malloc>
   81f82:	4607      	mov	r7, r0
   81f84:	2800      	cmp	r0, #0
   81f86:	d06b      	beq.n	82060 <setvbuf+0x16c>
   81f88:	89a3      	ldrh	r3, [r4, #12]
   81f8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   81f8e:	81a3      	strh	r3, [r4, #12]
   81f90:	e028      	b.n	81fe4 <setvbuf+0xf0>
   81f92:	89a3      	ldrh	r3, [r4, #12]
   81f94:	0599      	lsls	r1, r3, #22
   81f96:	d4c7      	bmi.n	81f28 <setvbuf+0x34>
   81f98:	6da0      	ldr	r0, [r4, #88]	; 0x58
   81f9a:	f001 fc91 	bl	838c0 <__retarget_lock_acquire_recursive>
   81f9e:	e7c3      	b.n	81f28 <setvbuf+0x34>
   81fa0:	2500      	movs	r5, #0
   81fa2:	2600      	movs	r6, #0
   81fa4:	2001      	movs	r0, #1
   81fa6:	6e61      	ldr	r1, [r4, #100]	; 0x64
   81fa8:	f104 0243 	add.w	r2, r4, #67	; 0x43
   81fac:	f043 0302 	orr.w	r3, r3, #2
   81fb0:	60a6      	str	r6, [r4, #8]
   81fb2:	07ce      	lsls	r6, r1, #31
   81fb4:	81a3      	strh	r3, [r4, #12]
   81fb6:	6160      	str	r0, [r4, #20]
   81fb8:	6022      	str	r2, [r4, #0]
   81fba:	6122      	str	r2, [r4, #16]
   81fbc:	d401      	bmi.n	81fc2 <setvbuf+0xce>
   81fbe:	0598      	lsls	r0, r3, #22
   81fc0:	d53e      	bpl.n	82040 <setvbuf+0x14c>
   81fc2:	4628      	mov	r0, r5
   81fc4:	b003      	add	sp, #12
   81fc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   81fca:	6921      	ldr	r1, [r4, #16]
   81fcc:	4628      	mov	r0, r5
   81fce:	f001 f9dd 	bl	8338c <_free_r>
   81fd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81fd6:	e7bd      	b.n	81f54 <setvbuf+0x60>
   81fd8:	4628      	mov	r0, r5
   81fda:	f001 f8b1 	bl	83140 <__sinit>
   81fde:	e796      	b.n	81f0e <setvbuf+0x1a>
   81fe0:	2f00      	cmp	r7, #0
   81fe2:	d0cb      	beq.n	81f7c <setvbuf+0x88>
   81fe4:	6bab      	ldr	r3, [r5, #56]	; 0x38
   81fe6:	2b00      	cmp	r3, #0
   81fe8:	d033      	beq.n	82052 <setvbuf+0x15e>
   81fea:	9b00      	ldr	r3, [sp, #0]
   81fec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   81ff0:	429e      	cmp	r6, r3
   81ff2:	bf1c      	itt	ne
   81ff4:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
   81ff8:	81a2      	strhne	r2, [r4, #12]
   81ffa:	f1b8 0f01 	cmp.w	r8, #1
   81ffe:	bf04      	itt	eq
   82000:	f042 0201 	orreq.w	r2, r2, #1
   82004:	81a2      	strheq	r2, [r4, #12]
   82006:	b292      	uxth	r2, r2
   82008:	f012 0308 	ands.w	r3, r2, #8
   8200c:	6027      	str	r7, [r4, #0]
   8200e:	6127      	str	r7, [r4, #16]
   82010:	6166      	str	r6, [r4, #20]
   82012:	d00e      	beq.n	82032 <setvbuf+0x13e>
   82014:	07d1      	lsls	r1, r2, #31
   82016:	d51a      	bpl.n	8204e <setvbuf+0x15a>
   82018:	2300      	movs	r3, #0
   8201a:	6e65      	ldr	r5, [r4, #100]	; 0x64
   8201c:	4276      	negs	r6, r6
   8201e:	f015 0501 	ands.w	r5, r5, #1
   82022:	61a6      	str	r6, [r4, #24]
   82024:	60a3      	str	r3, [r4, #8]
   82026:	d009      	beq.n	8203c <setvbuf+0x148>
   82028:	2500      	movs	r5, #0
   8202a:	4628      	mov	r0, r5
   8202c:	b003      	add	sp, #12
   8202e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82032:	60a3      	str	r3, [r4, #8]
   82034:	6e65      	ldr	r5, [r4, #100]	; 0x64
   82036:	f015 0501 	ands.w	r5, r5, #1
   8203a:	d1f5      	bne.n	82028 <setvbuf+0x134>
   8203c:	0593      	lsls	r3, r2, #22
   8203e:	d4c0      	bmi.n	81fc2 <setvbuf+0xce>
   82040:	6da0      	ldr	r0, [r4, #88]	; 0x58
   82042:	f001 fc3f 	bl	838c4 <__retarget_lock_release_recursive>
   82046:	4628      	mov	r0, r5
   82048:	b003      	add	sp, #12
   8204a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8204e:	60a6      	str	r6, [r4, #8]
   82050:	e7f0      	b.n	82034 <setvbuf+0x140>
   82052:	4628      	mov	r0, r5
   82054:	f001 f874 	bl	83140 <__sinit>
   82058:	e7c7      	b.n	81fea <setvbuf+0xf6>
   8205a:	f04f 35ff 	mov.w	r5, #4294967295
   8205e:	e7b0      	b.n	81fc2 <setvbuf+0xce>
   82060:	f8dd 9000 	ldr.w	r9, [sp]
   82064:	45b1      	cmp	r9, r6
   82066:	d004      	beq.n	82072 <setvbuf+0x17e>
   82068:	4648      	mov	r0, r9
   8206a:	f001 fca5 	bl	839b8 <malloc>
   8206e:	4607      	mov	r7, r0
   82070:	b920      	cbnz	r0, 8207c <setvbuf+0x188>
   82072:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82076:	f04f 35ff 	mov.w	r5, #4294967295
   8207a:	e792      	b.n	81fa2 <setvbuf+0xae>
   8207c:	464e      	mov	r6, r9
   8207e:	e783      	b.n	81f88 <setvbuf+0x94>
   82080:	20070134 	.word	0x20070134

00082084 <strlen>:
   82084:	f020 0103 	bic.w	r1, r0, #3
   82088:	f010 0003 	ands.w	r0, r0, #3
   8208c:	f1c0 0000 	rsb	r0, r0, #0
   82090:	f851 3b04 	ldr.w	r3, [r1], #4
   82094:	f100 0c04 	add.w	ip, r0, #4
   82098:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   8209c:	f06f 0200 	mvn.w	r2, #0
   820a0:	bf1c      	itt	ne
   820a2:	fa22 f20c 	lsrne.w	r2, r2, ip
   820a6:	4313      	orrne	r3, r2
   820a8:	f04f 0c01 	mov.w	ip, #1
   820ac:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   820b0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   820b4:	eba3 020c 	sub.w	r2, r3, ip
   820b8:	ea22 0203 	bic.w	r2, r2, r3
   820bc:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   820c0:	bf04      	itt	eq
   820c2:	f851 3b04 	ldreq.w	r3, [r1], #4
   820c6:	3004      	addeq	r0, #4
   820c8:	d0f4      	beq.n	820b4 <strlen+0x30>
   820ca:	f1c2 0100 	rsb	r1, r2, #0
   820ce:	ea02 0201 	and.w	r2, r2, r1
   820d2:	fab2 f282 	clz	r2, r2
   820d6:	f1c2 021f 	rsb	r2, r2, #31
   820da:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   820de:	4770      	bx	lr

000820e0 <__sprint_r.part.0>:
   820e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   820e4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   820e6:	4693      	mov	fp, r2
   820e8:	049c      	lsls	r4, r3, #18
   820ea:	d52f      	bpl.n	8214c <__sprint_r.part.0+0x6c>
   820ec:	6893      	ldr	r3, [r2, #8]
   820ee:	6812      	ldr	r2, [r2, #0]
   820f0:	b353      	cbz	r3, 82148 <__sprint_r.part.0+0x68>
   820f2:	460e      	mov	r6, r1
   820f4:	4607      	mov	r7, r0
   820f6:	f102 0908 	add.w	r9, r2, #8
   820fa:	e919 0420 	ldmdb	r9, {r5, sl}
   820fe:	ea5f 089a 	movs.w	r8, sl, lsr #2
   82102:	d017      	beq.n	82134 <__sprint_r.part.0+0x54>
   82104:	2400      	movs	r4, #0
   82106:	3d04      	subs	r5, #4
   82108:	e001      	b.n	8210e <__sprint_r.part.0+0x2e>
   8210a:	45a0      	cmp	r8, r4
   8210c:	d010      	beq.n	82130 <__sprint_r.part.0+0x50>
   8210e:	4632      	mov	r2, r6
   82110:	f855 1f04 	ldr.w	r1, [r5, #4]!
   82114:	4638      	mov	r0, r7
   82116:	f001 f8b5 	bl	83284 <_fputwc_r>
   8211a:	1c43      	adds	r3, r0, #1
   8211c:	f104 0401 	add.w	r4, r4, #1
   82120:	d1f3      	bne.n	8210a <__sprint_r.part.0+0x2a>
   82122:	2300      	movs	r3, #0
   82124:	f8cb 3008 	str.w	r3, [fp, #8]
   82128:	f8cb 3004 	str.w	r3, [fp, #4]
   8212c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82130:	f8db 3008 	ldr.w	r3, [fp, #8]
   82134:	f02a 0a03 	bic.w	sl, sl, #3
   82138:	eba3 030a 	sub.w	r3, r3, sl
   8213c:	f8cb 3008 	str.w	r3, [fp, #8]
   82140:	f109 0908 	add.w	r9, r9, #8
   82144:	2b00      	cmp	r3, #0
   82146:	d1d8      	bne.n	820fa <__sprint_r.part.0+0x1a>
   82148:	2000      	movs	r0, #0
   8214a:	e7ea      	b.n	82122 <__sprint_r.part.0+0x42>
   8214c:	f001 fa04 	bl	83558 <__sfvwrite_r>
   82150:	2300      	movs	r3, #0
   82152:	f8cb 3008 	str.w	r3, [fp, #8]
   82156:	f8cb 3004 	str.w	r3, [fp, #4]
   8215a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8215e:	bf00      	nop

00082160 <_vfiprintf_r>:
   82160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82164:	b0ad      	sub	sp, #180	; 0xb4
   82166:	461d      	mov	r5, r3
   82168:	468b      	mov	fp, r1
   8216a:	4690      	mov	r8, r2
   8216c:	9307      	str	r3, [sp, #28]
   8216e:	9006      	str	r0, [sp, #24]
   82170:	b118      	cbz	r0, 8217a <_vfiprintf_r+0x1a>
   82172:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82174:	2b00      	cmp	r3, #0
   82176:	f000 80f3 	beq.w	82360 <_vfiprintf_r+0x200>
   8217a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   8217e:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
   82182:	07df      	lsls	r7, r3, #31
   82184:	b281      	uxth	r1, r0
   82186:	d402      	bmi.n	8218e <_vfiprintf_r+0x2e>
   82188:	058e      	lsls	r6, r1, #22
   8218a:	f140 80fc 	bpl.w	82386 <_vfiprintf_r+0x226>
   8218e:	048c      	lsls	r4, r1, #18
   82190:	d40a      	bmi.n	821a8 <_vfiprintf_r+0x48>
   82192:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   82196:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
   8219a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   8219e:	f8ab 100c 	strh.w	r1, [fp, #12]
   821a2:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
   821a6:	b289      	uxth	r1, r1
   821a8:	0708      	lsls	r0, r1, #28
   821aa:	f140 80b3 	bpl.w	82314 <_vfiprintf_r+0x1b4>
   821ae:	f8db 3010 	ldr.w	r3, [fp, #16]
   821b2:	2b00      	cmp	r3, #0
   821b4:	f000 80ae 	beq.w	82314 <_vfiprintf_r+0x1b4>
   821b8:	f001 031a 	and.w	r3, r1, #26
   821bc:	2b0a      	cmp	r3, #10
   821be:	f000 80b5 	beq.w	8232c <_vfiprintf_r+0x1cc>
   821c2:	2300      	movs	r3, #0
   821c4:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
   821c8:	46d1      	mov	r9, sl
   821ca:	930b      	str	r3, [sp, #44]	; 0x2c
   821cc:	9303      	str	r3, [sp, #12]
   821ce:	9311      	str	r3, [sp, #68]	; 0x44
   821d0:	9310      	str	r3, [sp, #64]	; 0x40
   821d2:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
   821d6:	f8cd b010 	str.w	fp, [sp, #16]
   821da:	f898 3000 	ldrb.w	r3, [r8]
   821de:	4644      	mov	r4, r8
   821e0:	b1fb      	cbz	r3, 82222 <_vfiprintf_r+0xc2>
   821e2:	2b25      	cmp	r3, #37	; 0x25
   821e4:	d102      	bne.n	821ec <_vfiprintf_r+0x8c>
   821e6:	e01c      	b.n	82222 <_vfiprintf_r+0xc2>
   821e8:	2b25      	cmp	r3, #37	; 0x25
   821ea:	d003      	beq.n	821f4 <_vfiprintf_r+0x94>
   821ec:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   821f0:	2b00      	cmp	r3, #0
   821f2:	d1f9      	bne.n	821e8 <_vfiprintf_r+0x88>
   821f4:	eba4 0508 	sub.w	r5, r4, r8
   821f8:	b19d      	cbz	r5, 82222 <_vfiprintf_r+0xc2>
   821fa:	9b10      	ldr	r3, [sp, #64]	; 0x40
   821fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
   821fe:	3301      	adds	r3, #1
   82200:	442a      	add	r2, r5
   82202:	2b07      	cmp	r3, #7
   82204:	f8c9 8000 	str.w	r8, [r9]
   82208:	f8c9 5004 	str.w	r5, [r9, #4]
   8220c:	9211      	str	r2, [sp, #68]	; 0x44
   8220e:	9310      	str	r3, [sp, #64]	; 0x40
   82210:	dd7a      	ble.n	82308 <_vfiprintf_r+0x1a8>
   82212:	2a00      	cmp	r2, #0
   82214:	f040 84b5 	bne.w	82b82 <_vfiprintf_r+0xa22>
   82218:	46d1      	mov	r9, sl
   8221a:	9b03      	ldr	r3, [sp, #12]
   8221c:	9210      	str	r2, [sp, #64]	; 0x40
   8221e:	442b      	add	r3, r5
   82220:	9303      	str	r3, [sp, #12]
   82222:	7823      	ldrb	r3, [r4, #0]
   82224:	2b00      	cmp	r3, #0
   82226:	f000 83e5 	beq.w	829f4 <_vfiprintf_r+0x894>
   8222a:	2000      	movs	r0, #0
   8222c:	f04f 0300 	mov.w	r3, #0
   82230:	f104 0801 	add.w	r8, r4, #1
   82234:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
   82238:	7862      	ldrb	r2, [r4, #1]
   8223a:	4606      	mov	r6, r0
   8223c:	4605      	mov	r5, r0
   8223e:	4603      	mov	r3, r0
   82240:	f04f 34ff 	mov.w	r4, #4294967295
   82244:	f108 0801 	add.w	r8, r8, #1
   82248:	f1a2 0120 	sub.w	r1, r2, #32
   8224c:	2958      	cmp	r1, #88	; 0x58
   8224e:	f200 82d9 	bhi.w	82804 <_vfiprintf_r+0x6a4>
   82252:	e8df f011 	tbh	[pc, r1, lsl #1]
   82256:	0228      	.short	0x0228
   82258:	02d702d7 	.word	0x02d702d7
   8225c:	02d70230 	.word	0x02d70230
   82260:	02d702d7 	.word	0x02d702d7
   82264:	02d702d7 	.word	0x02d702d7
   82268:	00a002d7 	.word	0x00a002d7
   8226c:	02d70288 	.word	0x02d70288
   82270:	02b800a8 	.word	0x02b800a8
   82274:	01a602d7 	.word	0x01a602d7
   82278:	01ab01ab 	.word	0x01ab01ab
   8227c:	01ab01ab 	.word	0x01ab01ab
   82280:	01ab01ab 	.word	0x01ab01ab
   82284:	01ab01ab 	.word	0x01ab01ab
   82288:	02d701ab 	.word	0x02d701ab
   8228c:	02d702d7 	.word	0x02d702d7
   82290:	02d702d7 	.word	0x02d702d7
   82294:	02d702d7 	.word	0x02d702d7
   82298:	02d702d7 	.word	0x02d702d7
   8229c:	01b902d7 	.word	0x01b902d7
   822a0:	02d702d7 	.word	0x02d702d7
   822a4:	02d702d7 	.word	0x02d702d7
   822a8:	02d702d7 	.word	0x02d702d7
   822ac:	02d702d7 	.word	0x02d702d7
   822b0:	02d702d7 	.word	0x02d702d7
   822b4:	02d7019e 	.word	0x02d7019e
   822b8:	02d702d7 	.word	0x02d702d7
   822bc:	02d702d7 	.word	0x02d702d7
   822c0:	02d701a2 	.word	0x02d701a2
   822c4:	025a02d7 	.word	0x025a02d7
   822c8:	02d702d7 	.word	0x02d702d7
   822cc:	02d702d7 	.word	0x02d702d7
   822d0:	02d702d7 	.word	0x02d702d7
   822d4:	02d702d7 	.word	0x02d702d7
   822d8:	02d702d7 	.word	0x02d702d7
   822dc:	02220261 	.word	0x02220261
   822e0:	02d702d7 	.word	0x02d702d7
   822e4:	027602d7 	.word	0x027602d7
   822e8:	02d70222 	.word	0x02d70222
   822ec:	027b02d7 	.word	0x027b02d7
   822f0:	01fc02d7 	.word	0x01fc02d7
   822f4:	02100189 	.word	0x02100189
   822f8:	02d702d2 	.word	0x02d702d2
   822fc:	02d70295 	.word	0x02d70295
   82300:	02d700ad 	.word	0x02d700ad
   82304:	023502d7 	.word	0x023502d7
   82308:	f109 0908 	add.w	r9, r9, #8
   8230c:	9b03      	ldr	r3, [sp, #12]
   8230e:	442b      	add	r3, r5
   82310:	9303      	str	r3, [sp, #12]
   82312:	e786      	b.n	82222 <_vfiprintf_r+0xc2>
   82314:	4659      	mov	r1, fp
   82316:	9806      	ldr	r0, [sp, #24]
   82318:	f000 fdaa 	bl	82e70 <__swsetup_r>
   8231c:	bb18      	cbnz	r0, 82366 <_vfiprintf_r+0x206>
   8231e:	f8bb 100c 	ldrh.w	r1, [fp, #12]
   82322:	f001 031a 	and.w	r3, r1, #26
   82326:	2b0a      	cmp	r3, #10
   82328:	f47f af4b 	bne.w	821c2 <_vfiprintf_r+0x62>
   8232c:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   82330:	2b00      	cmp	r3, #0
   82332:	f6ff af46 	blt.w	821c2 <_vfiprintf_r+0x62>
   82336:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   8233a:	07db      	lsls	r3, r3, #31
   8233c:	d405      	bmi.n	8234a <_vfiprintf_r+0x1ea>
   8233e:	058f      	lsls	r7, r1, #22
   82340:	d403      	bmi.n	8234a <_vfiprintf_r+0x1ea>
   82342:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   82346:	f001 fabd 	bl	838c4 <__retarget_lock_release_recursive>
   8234a:	462b      	mov	r3, r5
   8234c:	4642      	mov	r2, r8
   8234e:	4659      	mov	r1, fp
   82350:	9806      	ldr	r0, [sp, #24]
   82352:	f000 fd49 	bl	82de8 <__sbprintf>
   82356:	9003      	str	r0, [sp, #12]
   82358:	9803      	ldr	r0, [sp, #12]
   8235a:	b02d      	add	sp, #180	; 0xb4
   8235c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82360:	f000 feee 	bl	83140 <__sinit>
   82364:	e709      	b.n	8217a <_vfiprintf_r+0x1a>
   82366:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   8236a:	07d9      	lsls	r1, r3, #31
   8236c:	d404      	bmi.n	82378 <_vfiprintf_r+0x218>
   8236e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   82372:	059a      	lsls	r2, r3, #22
   82374:	f140 84ae 	bpl.w	82cd4 <_vfiprintf_r+0xb74>
   82378:	f04f 33ff 	mov.w	r3, #4294967295
   8237c:	9303      	str	r3, [sp, #12]
   8237e:	9803      	ldr	r0, [sp, #12]
   82380:	b02d      	add	sp, #180	; 0xb4
   82382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82386:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   8238a:	f001 fa99 	bl	838c0 <__retarget_lock_acquire_recursive>
   8238e:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
   82392:	b281      	uxth	r1, r0
   82394:	e6fb      	b.n	8218e <_vfiprintf_r+0x2e>
   82396:	9907      	ldr	r1, [sp, #28]
   82398:	460a      	mov	r2, r1
   8239a:	680d      	ldr	r5, [r1, #0]
   8239c:	3204      	adds	r2, #4
   8239e:	2d00      	cmp	r5, #0
   823a0:	9207      	str	r2, [sp, #28]
   823a2:	da02      	bge.n	823aa <_vfiprintf_r+0x24a>
   823a4:	426d      	negs	r5, r5
   823a6:	f043 0304 	orr.w	r3, r3, #4
   823aa:	f898 2000 	ldrb.w	r2, [r8]
   823ae:	e749      	b.n	82244 <_vfiprintf_r+0xe4>
   823b0:	9508      	str	r5, [sp, #32]
   823b2:	069e      	lsls	r6, r3, #26
   823b4:	f100 845a 	bmi.w	82c6c <_vfiprintf_r+0xb0c>
   823b8:	9907      	ldr	r1, [sp, #28]
   823ba:	06dd      	lsls	r5, r3, #27
   823bc:	460a      	mov	r2, r1
   823be:	f100 83ef 	bmi.w	82ba0 <_vfiprintf_r+0xa40>
   823c2:	0658      	lsls	r0, r3, #25
   823c4:	f140 83ec 	bpl.w	82ba0 <_vfiprintf_r+0xa40>
   823c8:	2700      	movs	r7, #0
   823ca:	2201      	movs	r2, #1
   823cc:	880e      	ldrh	r6, [r1, #0]
   823ce:	3104      	adds	r1, #4
   823d0:	9107      	str	r1, [sp, #28]
   823d2:	f04f 0100 	mov.w	r1, #0
   823d6:	2500      	movs	r5, #0
   823d8:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
   823dc:	1c61      	adds	r1, r4, #1
   823de:	f000 8117 	beq.w	82610 <_vfiprintf_r+0x4b0>
   823e2:	f023 0180 	bic.w	r1, r3, #128	; 0x80
   823e6:	9102      	str	r1, [sp, #8]
   823e8:	ea56 0107 	orrs.w	r1, r6, r7
   823ec:	f040 8115 	bne.w	8261a <_vfiprintf_r+0x4ba>
   823f0:	2c00      	cmp	r4, #0
   823f2:	f040 835b 	bne.w	82aac <_vfiprintf_r+0x94c>
   823f6:	2a00      	cmp	r2, #0
   823f8:	f040 83b6 	bne.w	82b68 <_vfiprintf_r+0xa08>
   823fc:	f013 0301 	ands.w	r3, r3, #1
   82400:	9305      	str	r3, [sp, #20]
   82402:	f000 8455 	beq.w	82cb0 <_vfiprintf_r+0xb50>
   82406:	2330      	movs	r3, #48	; 0x30
   82408:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
   8240c:	f80b 3d41 	strb.w	r3, [fp, #-65]!
   82410:	9b05      	ldr	r3, [sp, #20]
   82412:	42a3      	cmp	r3, r4
   82414:	bfb8      	it	lt
   82416:	4623      	movlt	r3, r4
   82418:	9301      	str	r3, [sp, #4]
   8241a:	b10d      	cbz	r5, 82420 <_vfiprintf_r+0x2c0>
   8241c:	3301      	adds	r3, #1
   8241e:	9301      	str	r3, [sp, #4]
   82420:	9b02      	ldr	r3, [sp, #8]
   82422:	f013 0302 	ands.w	r3, r3, #2
   82426:	9309      	str	r3, [sp, #36]	; 0x24
   82428:	d002      	beq.n	82430 <_vfiprintf_r+0x2d0>
   8242a:	9b01      	ldr	r3, [sp, #4]
   8242c:	3302      	adds	r3, #2
   8242e:	9301      	str	r3, [sp, #4]
   82430:	9b02      	ldr	r3, [sp, #8]
   82432:	f013 0384 	ands.w	r3, r3, #132	; 0x84
   82436:	930a      	str	r3, [sp, #40]	; 0x28
   82438:	f040 8215 	bne.w	82866 <_vfiprintf_r+0x706>
   8243c:	9b08      	ldr	r3, [sp, #32]
   8243e:	9a01      	ldr	r2, [sp, #4]
   82440:	1a9d      	subs	r5, r3, r2
   82442:	2d00      	cmp	r5, #0
   82444:	f340 820f 	ble.w	82866 <_vfiprintf_r+0x706>
   82448:	2d10      	cmp	r5, #16
   8244a:	f340 8484 	ble.w	82d56 <_vfiprintf_r+0xbf6>
   8244e:	9b10      	ldr	r3, [sp, #64]	; 0x40
   82450:	46ce      	mov	lr, r9
   82452:	2710      	movs	r7, #16
   82454:	46a1      	mov	r9, r4
   82456:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82458:	4ec5      	ldr	r6, [pc, #788]	; (82770 <_vfiprintf_r+0x610>)
   8245a:	4619      	mov	r1, r3
   8245c:	9c06      	ldr	r4, [sp, #24]
   8245e:	e007      	b.n	82470 <_vfiprintf_r+0x310>
   82460:	f101 0c02 	add.w	ip, r1, #2
   82464:	4601      	mov	r1, r0
   82466:	f10e 0e08 	add.w	lr, lr, #8
   8246a:	3d10      	subs	r5, #16
   8246c:	2d10      	cmp	r5, #16
   8246e:	dd11      	ble.n	82494 <_vfiprintf_r+0x334>
   82470:	1c48      	adds	r0, r1, #1
   82472:	3210      	adds	r2, #16
   82474:	2807      	cmp	r0, #7
   82476:	9211      	str	r2, [sp, #68]	; 0x44
   82478:	e88e 00c0 	stmia.w	lr, {r6, r7}
   8247c:	9010      	str	r0, [sp, #64]	; 0x40
   8247e:	ddef      	ble.n	82460 <_vfiprintf_r+0x300>
   82480:	2a00      	cmp	r2, #0
   82482:	f040 81d9 	bne.w	82838 <_vfiprintf_r+0x6d8>
   82486:	3d10      	subs	r5, #16
   82488:	2d10      	cmp	r5, #16
   8248a:	4611      	mov	r1, r2
   8248c:	f04f 0c01 	mov.w	ip, #1
   82490:	46d6      	mov	lr, sl
   82492:	dced      	bgt.n	82470 <_vfiprintf_r+0x310>
   82494:	464c      	mov	r4, r9
   82496:	4661      	mov	r1, ip
   82498:	46f1      	mov	r9, lr
   8249a:	442a      	add	r2, r5
   8249c:	2907      	cmp	r1, #7
   8249e:	9211      	str	r2, [sp, #68]	; 0x44
   824a0:	f8c9 6000 	str.w	r6, [r9]
   824a4:	f8c9 5004 	str.w	r5, [r9, #4]
   824a8:	9110      	str	r1, [sp, #64]	; 0x40
   824aa:	f300 82eb 	bgt.w	82a84 <_vfiprintf_r+0x924>
   824ae:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   824b2:	f109 0908 	add.w	r9, r9, #8
   824b6:	1c48      	adds	r0, r1, #1
   824b8:	2d00      	cmp	r5, #0
   824ba:	f040 81dc 	bne.w	82876 <_vfiprintf_r+0x716>
   824be:	9b09      	ldr	r3, [sp, #36]	; 0x24
   824c0:	2b00      	cmp	r3, #0
   824c2:	f000 81f6 	beq.w	828b2 <_vfiprintf_r+0x752>
   824c6:	2102      	movs	r1, #2
   824c8:	ab0e      	add	r3, sp, #56	; 0x38
   824ca:	440a      	add	r2, r1
   824cc:	2807      	cmp	r0, #7
   824ce:	9211      	str	r2, [sp, #68]	; 0x44
   824d0:	9010      	str	r0, [sp, #64]	; 0x40
   824d2:	f8c9 1004 	str.w	r1, [r9, #4]
   824d6:	f8c9 3000 	str.w	r3, [r9]
   824da:	f340 81e6 	ble.w	828aa <_vfiprintf_r+0x74a>
   824de:	2a00      	cmp	r2, #0
   824e0:	f040 8395 	bne.w	82c0e <_vfiprintf_r+0xaae>
   824e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   824e6:	2001      	movs	r0, #1
   824e8:	2b80      	cmp	r3, #128	; 0x80
   824ea:	4611      	mov	r1, r2
   824ec:	46d1      	mov	r9, sl
   824ee:	f040 81e4 	bne.w	828ba <_vfiprintf_r+0x75a>
   824f2:	9b08      	ldr	r3, [sp, #32]
   824f4:	9d01      	ldr	r5, [sp, #4]
   824f6:	1b5e      	subs	r6, r3, r5
   824f8:	2e00      	cmp	r6, #0
   824fa:	f340 81de 	ble.w	828ba <_vfiprintf_r+0x75a>
   824fe:	2e10      	cmp	r6, #16
   82500:	f340 843c 	ble.w	82d7c <_vfiprintf_r+0xc1c>
   82504:	46cc      	mov	ip, r9
   82506:	2710      	movs	r7, #16
   82508:	46a1      	mov	r9, r4
   8250a:	4d9a      	ldr	r5, [pc, #616]	; (82774 <_vfiprintf_r+0x614>)
   8250c:	9c06      	ldr	r4, [sp, #24]
   8250e:	e007      	b.n	82520 <_vfiprintf_r+0x3c0>
   82510:	f101 0e02 	add.w	lr, r1, #2
   82514:	4601      	mov	r1, r0
   82516:	f10c 0c08 	add.w	ip, ip, #8
   8251a:	3e10      	subs	r6, #16
   8251c:	2e10      	cmp	r6, #16
   8251e:	dd11      	ble.n	82544 <_vfiprintf_r+0x3e4>
   82520:	1c48      	adds	r0, r1, #1
   82522:	3210      	adds	r2, #16
   82524:	2807      	cmp	r0, #7
   82526:	9211      	str	r2, [sp, #68]	; 0x44
   82528:	e88c 00a0 	stmia.w	ip, {r5, r7}
   8252c:	9010      	str	r0, [sp, #64]	; 0x40
   8252e:	ddef      	ble.n	82510 <_vfiprintf_r+0x3b0>
   82530:	2a00      	cmp	r2, #0
   82532:	f040 829b 	bne.w	82a6c <_vfiprintf_r+0x90c>
   82536:	3e10      	subs	r6, #16
   82538:	2e10      	cmp	r6, #16
   8253a:	f04f 0e01 	mov.w	lr, #1
   8253e:	4611      	mov	r1, r2
   82540:	46d4      	mov	ip, sl
   82542:	dced      	bgt.n	82520 <_vfiprintf_r+0x3c0>
   82544:	464c      	mov	r4, r9
   82546:	46e1      	mov	r9, ip
   82548:	4432      	add	r2, r6
   8254a:	f1be 0f07 	cmp.w	lr, #7
   8254e:	9211      	str	r2, [sp, #68]	; 0x44
   82550:	e889 0060 	stmia.w	r9, {r5, r6}
   82554:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
   82558:	f300 8366 	bgt.w	82c28 <_vfiprintf_r+0xac8>
   8255c:	f109 0908 	add.w	r9, r9, #8
   82560:	f10e 0001 	add.w	r0, lr, #1
   82564:	4671      	mov	r1, lr
   82566:	e1a8      	b.n	828ba <_vfiprintf_r+0x75a>
   82568:	9508      	str	r5, [sp, #32]
   8256a:	f013 0220 	ands.w	r2, r3, #32
   8256e:	f040 8389 	bne.w	82c84 <_vfiprintf_r+0xb24>
   82572:	f013 0110 	ands.w	r1, r3, #16
   82576:	f040 8319 	bne.w	82bac <_vfiprintf_r+0xa4c>
   8257a:	f013 0240 	ands.w	r2, r3, #64	; 0x40
   8257e:	f000 8315 	beq.w	82bac <_vfiprintf_r+0xa4c>
   82582:	9807      	ldr	r0, [sp, #28]
   82584:	460a      	mov	r2, r1
   82586:	4601      	mov	r1, r0
   82588:	3104      	adds	r1, #4
   8258a:	8806      	ldrh	r6, [r0, #0]
   8258c:	2700      	movs	r7, #0
   8258e:	9107      	str	r1, [sp, #28]
   82590:	e71f      	b.n	823d2 <_vfiprintf_r+0x272>
   82592:	9508      	str	r5, [sp, #32]
   82594:	f043 0310 	orr.w	r3, r3, #16
   82598:	e7e7      	b.n	8256a <_vfiprintf_r+0x40a>
   8259a:	9508      	str	r5, [sp, #32]
   8259c:	f043 0310 	orr.w	r3, r3, #16
   825a0:	e707      	b.n	823b2 <_vfiprintf_r+0x252>
   825a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   825a6:	f898 2000 	ldrb.w	r2, [r8]
   825aa:	e64b      	b.n	82244 <_vfiprintf_r+0xe4>
   825ac:	2500      	movs	r5, #0
   825ae:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   825b2:	f818 2b01 	ldrb.w	r2, [r8], #1
   825b6:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   825ba:	eb01 0545 	add.w	r5, r1, r5, lsl #1
   825be:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   825c2:	2909      	cmp	r1, #9
   825c4:	d9f5      	bls.n	825b2 <_vfiprintf_r+0x452>
   825c6:	e63f      	b.n	82248 <_vfiprintf_r+0xe8>
   825c8:	9508      	str	r5, [sp, #32]
   825ca:	2800      	cmp	r0, #0
   825cc:	f040 8402 	bne.w	82dd4 <_vfiprintf_r+0xc74>
   825d0:	f043 0310 	orr.w	r3, r3, #16
   825d4:	069e      	lsls	r6, r3, #26
   825d6:	f100 833d 	bmi.w	82c54 <_vfiprintf_r+0xaf4>
   825da:	9907      	ldr	r1, [sp, #28]
   825dc:	06dd      	lsls	r5, r3, #27
   825de:	460a      	mov	r2, r1
   825e0:	f100 82f0 	bmi.w	82bc4 <_vfiprintf_r+0xa64>
   825e4:	0658      	lsls	r0, r3, #25
   825e6:	f140 82ed 	bpl.w	82bc4 <_vfiprintf_r+0xa64>
   825ea:	f9b1 6000 	ldrsh.w	r6, [r1]
   825ee:	3204      	adds	r2, #4
   825f0:	17f7      	asrs	r7, r6, #31
   825f2:	4630      	mov	r0, r6
   825f4:	4639      	mov	r1, r7
   825f6:	9207      	str	r2, [sp, #28]
   825f8:	2800      	cmp	r0, #0
   825fa:	f171 0200 	sbcs.w	r2, r1, #0
   825fe:	f2c0 835a 	blt.w	82cb6 <_vfiprintf_r+0xb56>
   82602:	1c61      	adds	r1, r4, #1
   82604:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   82608:	f04f 0201 	mov.w	r2, #1
   8260c:	f47f aee9 	bne.w	823e2 <_vfiprintf_r+0x282>
   82610:	ea56 0107 	orrs.w	r1, r6, r7
   82614:	f000 824b 	beq.w	82aae <_vfiprintf_r+0x94e>
   82618:	9302      	str	r3, [sp, #8]
   8261a:	2a01      	cmp	r2, #1
   8261c:	f000 828a 	beq.w	82b34 <_vfiprintf_r+0x9d4>
   82620:	2a02      	cmp	r2, #2
   82622:	f040 825a 	bne.w	82ada <_vfiprintf_r+0x97a>
   82626:	46d3      	mov	fp, sl
   82628:	980b      	ldr	r0, [sp, #44]	; 0x2c
   8262a:	0933      	lsrs	r3, r6, #4
   8262c:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
   82630:	0939      	lsrs	r1, r7, #4
   82632:	f006 020f 	and.w	r2, r6, #15
   82636:	460f      	mov	r7, r1
   82638:	461e      	mov	r6, r3
   8263a:	5c83      	ldrb	r3, [r0, r2]
   8263c:	f80b 3d01 	strb.w	r3, [fp, #-1]!
   82640:	ea56 0307 	orrs.w	r3, r6, r7
   82644:	d1f1      	bne.n	8262a <_vfiprintf_r+0x4ca>
   82646:	ebaa 030b 	sub.w	r3, sl, fp
   8264a:	9305      	str	r3, [sp, #20]
   8264c:	e6e0      	b.n	82410 <_vfiprintf_r+0x2b0>
   8264e:	2800      	cmp	r0, #0
   82650:	f040 83bd 	bne.w	82dce <_vfiprintf_r+0xc6e>
   82654:	0699      	lsls	r1, r3, #26
   82656:	f100 8359 	bmi.w	82d0c <_vfiprintf_r+0xbac>
   8265a:	06da      	lsls	r2, r3, #27
   8265c:	f100 80e5 	bmi.w	8282a <_vfiprintf_r+0x6ca>
   82660:	065b      	lsls	r3, r3, #25
   82662:	f140 80e2 	bpl.w	8282a <_vfiprintf_r+0x6ca>
   82666:	9a07      	ldr	r2, [sp, #28]
   82668:	6813      	ldr	r3, [r2, #0]
   8266a:	3204      	adds	r2, #4
   8266c:	9207      	str	r2, [sp, #28]
   8266e:	f8bd 200c 	ldrh.w	r2, [sp, #12]
   82672:	801a      	strh	r2, [r3, #0]
   82674:	e5b1      	b.n	821da <_vfiprintf_r+0x7a>
   82676:	2278      	movs	r2, #120	; 0x78
   82678:	2130      	movs	r1, #48	; 0x30
   8267a:	9508      	str	r5, [sp, #32]
   8267c:	9d07      	ldr	r5, [sp, #28]
   8267e:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
   82682:	1d2a      	adds	r2, r5, #4
   82684:	9207      	str	r2, [sp, #28]
   82686:	4a3c      	ldr	r2, [pc, #240]	; (82778 <_vfiprintf_r+0x618>)
   82688:	682e      	ldr	r6, [r5, #0]
   8268a:	920b      	str	r2, [sp, #44]	; 0x2c
   8268c:	f043 0302 	orr.w	r3, r3, #2
   82690:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
   82694:	2700      	movs	r7, #0
   82696:	2202      	movs	r2, #2
   82698:	e69b      	b.n	823d2 <_vfiprintf_r+0x272>
   8269a:	9508      	str	r5, [sp, #32]
   8269c:	2800      	cmp	r0, #0
   8269e:	d099      	beq.n	825d4 <_vfiprintf_r+0x474>
   826a0:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   826a4:	e796      	b.n	825d4 <_vfiprintf_r+0x474>
   826a6:	f898 2000 	ldrb.w	r2, [r8]
   826aa:	2e00      	cmp	r6, #0
   826ac:	f47f adca 	bne.w	82244 <_vfiprintf_r+0xe4>
   826b0:	2001      	movs	r0, #1
   826b2:	2620      	movs	r6, #32
   826b4:	e5c6      	b.n	82244 <_vfiprintf_r+0xe4>
   826b6:	f043 0301 	orr.w	r3, r3, #1
   826ba:	f898 2000 	ldrb.w	r2, [r8]
   826be:	e5c1      	b.n	82244 <_vfiprintf_r+0xe4>
   826c0:	9508      	str	r5, [sp, #32]
   826c2:	2800      	cmp	r0, #0
   826c4:	f040 8380 	bne.w	82dc8 <_vfiprintf_r+0xc68>
   826c8:	492b      	ldr	r1, [pc, #172]	; (82778 <_vfiprintf_r+0x618>)
   826ca:	910b      	str	r1, [sp, #44]	; 0x2c
   826cc:	069f      	lsls	r7, r3, #26
   826ce:	f100 82e5 	bmi.w	82c9c <_vfiprintf_r+0xb3c>
   826d2:	9807      	ldr	r0, [sp, #28]
   826d4:	06de      	lsls	r6, r3, #27
   826d6:	4601      	mov	r1, r0
   826d8:	f100 826f 	bmi.w	82bba <_vfiprintf_r+0xa5a>
   826dc:	065d      	lsls	r5, r3, #25
   826de:	f140 826c 	bpl.w	82bba <_vfiprintf_r+0xa5a>
   826e2:	2700      	movs	r7, #0
   826e4:	3104      	adds	r1, #4
   826e6:	8806      	ldrh	r6, [r0, #0]
   826e8:	9107      	str	r1, [sp, #28]
   826ea:	07d8      	lsls	r0, r3, #31
   826ec:	f140 8220 	bpl.w	82b30 <_vfiprintf_r+0x9d0>
   826f0:	ea56 0107 	orrs.w	r1, r6, r7
   826f4:	f000 821c 	beq.w	82b30 <_vfiprintf_r+0x9d0>
   826f8:	2130      	movs	r1, #48	; 0x30
   826fa:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
   826fe:	f043 0302 	orr.w	r3, r3, #2
   82702:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
   82706:	2202      	movs	r2, #2
   82708:	e663      	b.n	823d2 <_vfiprintf_r+0x272>
   8270a:	9508      	str	r5, [sp, #32]
   8270c:	2800      	cmp	r0, #0
   8270e:	f040 8355 	bne.w	82dbc <_vfiprintf_r+0xc5c>
   82712:	491a      	ldr	r1, [pc, #104]	; (8277c <_vfiprintf_r+0x61c>)
   82714:	910b      	str	r1, [sp, #44]	; 0x2c
   82716:	e7d9      	b.n	826cc <_vfiprintf_r+0x56c>
   82718:	2201      	movs	r2, #1
   8271a:	9807      	ldr	r0, [sp, #28]
   8271c:	4611      	mov	r1, r2
   8271e:	9201      	str	r2, [sp, #4]
   82720:	6802      	ldr	r2, [r0, #0]
   82722:	f04f 0400 	mov.w	r4, #0
   82726:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   8272a:	4602      	mov	r2, r0
   8272c:	3204      	adds	r2, #4
   8272e:	9508      	str	r5, [sp, #32]
   82730:	f88d 4037 	strb.w	r4, [sp, #55]	; 0x37
   82734:	9105      	str	r1, [sp, #20]
   82736:	9207      	str	r2, [sp, #28]
   82738:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
   8273c:	9302      	str	r3, [sp, #8]
   8273e:	2400      	movs	r4, #0
   82740:	e66e      	b.n	82420 <_vfiprintf_r+0x2c0>
   82742:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82746:	f898 2000 	ldrb.w	r2, [r8]
   8274a:	e57b      	b.n	82244 <_vfiprintf_r+0xe4>
   8274c:	f898 2000 	ldrb.w	r2, [r8]
   82750:	2a6c      	cmp	r2, #108	; 0x6c
   82752:	bf03      	ittte	eq
   82754:	f898 2001 	ldrbeq.w	r2, [r8, #1]
   82758:	f043 0320 	orreq.w	r3, r3, #32
   8275c:	f108 0801 	addeq.w	r8, r8, #1
   82760:	f043 0310 	orrne.w	r3, r3, #16
   82764:	e56e      	b.n	82244 <_vfiprintf_r+0xe4>
   82766:	f898 2000 	ldrb.w	r2, [r8]
   8276a:	2001      	movs	r0, #1
   8276c:	262b      	movs	r6, #43	; 0x2b
   8276e:	e569      	b.n	82244 <_vfiprintf_r+0xe4>
   82770:	00084d30 	.word	0x00084d30
   82774:	00084d40 	.word	0x00084d40
   82778:	00084d14 	.word	0x00084d14
   8277c:	00084d00 	.word	0x00084d00
   82780:	f04f 0200 	mov.w	r2, #0
   82784:	9907      	ldr	r1, [sp, #28]
   82786:	9508      	str	r5, [sp, #32]
   82788:	f8d1 b000 	ldr.w	fp, [r1]
   8278c:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   82790:	1d0d      	adds	r5, r1, #4
   82792:	f1bb 0f00 	cmp.w	fp, #0
   82796:	f000 82e4 	beq.w	82d62 <_vfiprintf_r+0xc02>
   8279a:	1c67      	adds	r7, r4, #1
   8279c:	f000 82c3 	beq.w	82d26 <_vfiprintf_r+0xbc6>
   827a0:	4622      	mov	r2, r4
   827a2:	2100      	movs	r1, #0
   827a4:	4658      	mov	r0, fp
   827a6:	9301      	str	r3, [sp, #4]
   827a8:	f001 fbc6 	bl	83f38 <memchr>
   827ac:	9b01      	ldr	r3, [sp, #4]
   827ae:	2800      	cmp	r0, #0
   827b0:	f000 82e8 	beq.w	82d84 <_vfiprintf_r+0xc24>
   827b4:	eba0 020b 	sub.w	r2, r0, fp
   827b8:	9507      	str	r5, [sp, #28]
   827ba:	9205      	str	r2, [sp, #20]
   827bc:	9302      	str	r3, [sp, #8]
   827be:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   827c2:	2400      	movs	r4, #0
   827c4:	e624      	b.n	82410 <_vfiprintf_r+0x2b0>
   827c6:	f898 2000 	ldrb.w	r2, [r8]
   827ca:	f108 0701 	add.w	r7, r8, #1
   827ce:	2a2a      	cmp	r2, #42	; 0x2a
   827d0:	f000 82e9 	beq.w	82da6 <_vfiprintf_r+0xc46>
   827d4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   827d8:	2909      	cmp	r1, #9
   827da:	46b8      	mov	r8, r7
   827dc:	f04f 0400 	mov.w	r4, #0
   827e0:	f63f ad32 	bhi.w	82248 <_vfiprintf_r+0xe8>
   827e4:	f818 2b01 	ldrb.w	r2, [r8], #1
   827e8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   827ec:	eb01 0444 	add.w	r4, r1, r4, lsl #1
   827f0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   827f4:	2909      	cmp	r1, #9
   827f6:	d9f5      	bls.n	827e4 <_vfiprintf_r+0x684>
   827f8:	e526      	b.n	82248 <_vfiprintf_r+0xe8>
   827fa:	f043 0320 	orr.w	r3, r3, #32
   827fe:	f898 2000 	ldrb.w	r2, [r8]
   82802:	e51f      	b.n	82244 <_vfiprintf_r+0xe4>
   82804:	9508      	str	r5, [sp, #32]
   82806:	2800      	cmp	r0, #0
   82808:	f040 82db 	bne.w	82dc2 <_vfiprintf_r+0xc62>
   8280c:	2a00      	cmp	r2, #0
   8280e:	f000 80f1 	beq.w	829f4 <_vfiprintf_r+0x894>
   82812:	2101      	movs	r1, #1
   82814:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   82818:	f04f 0200 	mov.w	r2, #0
   8281c:	9101      	str	r1, [sp, #4]
   8281e:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   82822:	9105      	str	r1, [sp, #20]
   82824:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
   82828:	e788      	b.n	8273c <_vfiprintf_r+0x5dc>
   8282a:	9a07      	ldr	r2, [sp, #28]
   8282c:	6813      	ldr	r3, [r2, #0]
   8282e:	3204      	adds	r2, #4
   82830:	9207      	str	r2, [sp, #28]
   82832:	9a03      	ldr	r2, [sp, #12]
   82834:	601a      	str	r2, [r3, #0]
   82836:	e4d0      	b.n	821da <_vfiprintf_r+0x7a>
   82838:	aa0f      	add	r2, sp, #60	; 0x3c
   8283a:	9904      	ldr	r1, [sp, #16]
   8283c:	4620      	mov	r0, r4
   8283e:	f7ff fc4f 	bl	820e0 <__sprint_r.part.0>
   82842:	2800      	cmp	r0, #0
   82844:	f040 8143 	bne.w	82ace <_vfiprintf_r+0x96e>
   82848:	9910      	ldr	r1, [sp, #64]	; 0x40
   8284a:	46d6      	mov	lr, sl
   8284c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8284e:	f101 0c01 	add.w	ip, r1, #1
   82852:	e60a      	b.n	8246a <_vfiprintf_r+0x30a>
   82854:	aa0f      	add	r2, sp, #60	; 0x3c
   82856:	9904      	ldr	r1, [sp, #16]
   82858:	9806      	ldr	r0, [sp, #24]
   8285a:	f7ff fc41 	bl	820e0 <__sprint_r.part.0>
   8285e:	2800      	cmp	r0, #0
   82860:	f040 8135 	bne.w	82ace <_vfiprintf_r+0x96e>
   82864:	46d1      	mov	r9, sl
   82866:	9910      	ldr	r1, [sp, #64]	; 0x40
   82868:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   8286c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8286e:	1c48      	adds	r0, r1, #1
   82870:	2d00      	cmp	r5, #0
   82872:	f43f ae24 	beq.w	824be <_vfiprintf_r+0x35e>
   82876:	2101      	movs	r1, #1
   82878:	f10d 0537 	add.w	r5, sp, #55	; 0x37
   8287c:	440a      	add	r2, r1
   8287e:	2807      	cmp	r0, #7
   82880:	9211      	str	r2, [sp, #68]	; 0x44
   82882:	9010      	str	r0, [sp, #64]	; 0x40
   82884:	f8c9 1004 	str.w	r1, [r9, #4]
   82888:	f8c9 5000 	str.w	r5, [r9]
   8288c:	f340 8109 	ble.w	82aa2 <_vfiprintf_r+0x942>
   82890:	2a00      	cmp	r2, #0
   82892:	f040 81af 	bne.w	82bf4 <_vfiprintf_r+0xa94>
   82896:	9b09      	ldr	r3, [sp, #36]	; 0x24
   82898:	2b00      	cmp	r3, #0
   8289a:	f43f ae23 	beq.w	824e4 <_vfiprintf_r+0x384>
   8289e:	2202      	movs	r2, #2
   828a0:	4608      	mov	r0, r1
   828a2:	46d1      	mov	r9, sl
   828a4:	ab0e      	add	r3, sp, #56	; 0x38
   828a6:	921d      	str	r2, [sp, #116]	; 0x74
   828a8:	931c      	str	r3, [sp, #112]	; 0x70
   828aa:	4601      	mov	r1, r0
   828ac:	f109 0908 	add.w	r9, r9, #8
   828b0:	3001      	adds	r0, #1
   828b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   828b4:	2b80      	cmp	r3, #128	; 0x80
   828b6:	f43f ae1c 	beq.w	824f2 <_vfiprintf_r+0x392>
   828ba:	9b05      	ldr	r3, [sp, #20]
   828bc:	1ae4      	subs	r4, r4, r3
   828be:	2c00      	cmp	r4, #0
   828c0:	dd2f      	ble.n	82922 <_vfiprintf_r+0x7c2>
   828c2:	2c10      	cmp	r4, #16
   828c4:	f340 8220 	ble.w	82d08 <_vfiprintf_r+0xba8>
   828c8:	46ce      	mov	lr, r9
   828ca:	2610      	movs	r6, #16
   828cc:	4db2      	ldr	r5, [pc, #712]	; (82b98 <_vfiprintf_r+0xa38>)
   828ce:	9f06      	ldr	r7, [sp, #24]
   828d0:	f8dd 9010 	ldr.w	r9, [sp, #16]
   828d4:	e006      	b.n	828e4 <_vfiprintf_r+0x784>
   828d6:	1c88      	adds	r0, r1, #2
   828d8:	4619      	mov	r1, r3
   828da:	f10e 0e08 	add.w	lr, lr, #8
   828de:	3c10      	subs	r4, #16
   828e0:	2c10      	cmp	r4, #16
   828e2:	dd10      	ble.n	82906 <_vfiprintf_r+0x7a6>
   828e4:	1c4b      	adds	r3, r1, #1
   828e6:	3210      	adds	r2, #16
   828e8:	2b07      	cmp	r3, #7
   828ea:	9211      	str	r2, [sp, #68]	; 0x44
   828ec:	e88e 0060 	stmia.w	lr, {r5, r6}
   828f0:	9310      	str	r3, [sp, #64]	; 0x40
   828f2:	ddf0      	ble.n	828d6 <_vfiprintf_r+0x776>
   828f4:	2a00      	cmp	r2, #0
   828f6:	d165      	bne.n	829c4 <_vfiprintf_r+0x864>
   828f8:	3c10      	subs	r4, #16
   828fa:	2c10      	cmp	r4, #16
   828fc:	f04f 0001 	mov.w	r0, #1
   82900:	4611      	mov	r1, r2
   82902:	46d6      	mov	lr, sl
   82904:	dcee      	bgt.n	828e4 <_vfiprintf_r+0x784>
   82906:	46f1      	mov	r9, lr
   82908:	4422      	add	r2, r4
   8290a:	2807      	cmp	r0, #7
   8290c:	9211      	str	r2, [sp, #68]	; 0x44
   8290e:	f8c9 5000 	str.w	r5, [r9]
   82912:	f8c9 4004 	str.w	r4, [r9, #4]
   82916:	9010      	str	r0, [sp, #64]	; 0x40
   82918:	f300 8085 	bgt.w	82a26 <_vfiprintf_r+0x8c6>
   8291c:	f109 0908 	add.w	r9, r9, #8
   82920:	3001      	adds	r0, #1
   82922:	9905      	ldr	r1, [sp, #20]
   82924:	2807      	cmp	r0, #7
   82926:	440a      	add	r2, r1
   82928:	9211      	str	r2, [sp, #68]	; 0x44
   8292a:	f8c9 b000 	str.w	fp, [r9]
   8292e:	f8c9 1004 	str.w	r1, [r9, #4]
   82932:	9010      	str	r0, [sp, #64]	; 0x40
   82934:	f340 8082 	ble.w	82a3c <_vfiprintf_r+0x8dc>
   82938:	2a00      	cmp	r2, #0
   8293a:	f040 8118 	bne.w	82b6e <_vfiprintf_r+0xa0e>
   8293e:	9b02      	ldr	r3, [sp, #8]
   82940:	9210      	str	r2, [sp, #64]	; 0x40
   82942:	0758      	lsls	r0, r3, #29
   82944:	d535      	bpl.n	829b2 <_vfiprintf_r+0x852>
   82946:	9b08      	ldr	r3, [sp, #32]
   82948:	9901      	ldr	r1, [sp, #4]
   8294a:	1a5c      	subs	r4, r3, r1
   8294c:	2c00      	cmp	r4, #0
   8294e:	f340 80e7 	ble.w	82b20 <_vfiprintf_r+0x9c0>
   82952:	46d1      	mov	r9, sl
   82954:	2c10      	cmp	r4, #16
   82956:	f340 820d 	ble.w	82d74 <_vfiprintf_r+0xc14>
   8295a:	2510      	movs	r5, #16
   8295c:	9910      	ldr	r1, [sp, #64]	; 0x40
   8295e:	4e8f      	ldr	r6, [pc, #572]	; (82b9c <_vfiprintf_r+0xa3c>)
   82960:	9f06      	ldr	r7, [sp, #24]
   82962:	f8dd b010 	ldr.w	fp, [sp, #16]
   82966:	e006      	b.n	82976 <_vfiprintf_r+0x816>
   82968:	1c88      	adds	r0, r1, #2
   8296a:	4619      	mov	r1, r3
   8296c:	f109 0908 	add.w	r9, r9, #8
   82970:	3c10      	subs	r4, #16
   82972:	2c10      	cmp	r4, #16
   82974:	dd11      	ble.n	8299a <_vfiprintf_r+0x83a>
   82976:	1c4b      	adds	r3, r1, #1
   82978:	3210      	adds	r2, #16
   8297a:	2b07      	cmp	r3, #7
   8297c:	9211      	str	r2, [sp, #68]	; 0x44
   8297e:	f8c9 6000 	str.w	r6, [r9]
   82982:	f8c9 5004 	str.w	r5, [r9, #4]
   82986:	9310      	str	r3, [sp, #64]	; 0x40
   82988:	ddee      	ble.n	82968 <_vfiprintf_r+0x808>
   8298a:	bb42      	cbnz	r2, 829de <_vfiprintf_r+0x87e>
   8298c:	3c10      	subs	r4, #16
   8298e:	2c10      	cmp	r4, #16
   82990:	f04f 0001 	mov.w	r0, #1
   82994:	4611      	mov	r1, r2
   82996:	46d1      	mov	r9, sl
   82998:	dced      	bgt.n	82976 <_vfiprintf_r+0x816>
   8299a:	4422      	add	r2, r4
   8299c:	2807      	cmp	r0, #7
   8299e:	9211      	str	r2, [sp, #68]	; 0x44
   829a0:	f8c9 6000 	str.w	r6, [r9]
   829a4:	f8c9 4004 	str.w	r4, [r9, #4]
   829a8:	9010      	str	r0, [sp, #64]	; 0x40
   829aa:	dd51      	ble.n	82a50 <_vfiprintf_r+0x8f0>
   829ac:	2a00      	cmp	r2, #0
   829ae:	f040 819a 	bne.w	82ce6 <_vfiprintf_r+0xb86>
   829b2:	9b03      	ldr	r3, [sp, #12]
   829b4:	9a08      	ldr	r2, [sp, #32]
   829b6:	9901      	ldr	r1, [sp, #4]
   829b8:	428a      	cmp	r2, r1
   829ba:	bfac      	ite	ge
   829bc:	189b      	addge	r3, r3, r2
   829be:	185b      	addlt	r3, r3, r1
   829c0:	9303      	str	r3, [sp, #12]
   829c2:	e04e      	b.n	82a62 <_vfiprintf_r+0x902>
   829c4:	aa0f      	add	r2, sp, #60	; 0x3c
   829c6:	4649      	mov	r1, r9
   829c8:	4638      	mov	r0, r7
   829ca:	f7ff fb89 	bl	820e0 <__sprint_r.part.0>
   829ce:	2800      	cmp	r0, #0
   829d0:	f040 813e 	bne.w	82c50 <_vfiprintf_r+0xaf0>
   829d4:	9910      	ldr	r1, [sp, #64]	; 0x40
   829d6:	46d6      	mov	lr, sl
   829d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
   829da:	1c48      	adds	r0, r1, #1
   829dc:	e77f      	b.n	828de <_vfiprintf_r+0x77e>
   829de:	aa0f      	add	r2, sp, #60	; 0x3c
   829e0:	4659      	mov	r1, fp
   829e2:	4638      	mov	r0, r7
   829e4:	f7ff fb7c 	bl	820e0 <__sprint_r.part.0>
   829e8:	b960      	cbnz	r0, 82a04 <_vfiprintf_r+0x8a4>
   829ea:	9910      	ldr	r1, [sp, #64]	; 0x40
   829ec:	46d1      	mov	r9, sl
   829ee:	9a11      	ldr	r2, [sp, #68]	; 0x44
   829f0:	1c48      	adds	r0, r1, #1
   829f2:	e7bd      	b.n	82970 <_vfiprintf_r+0x810>
   829f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
   829f6:	f8dd b010 	ldr.w	fp, [sp, #16]
   829fa:	2b00      	cmp	r3, #0
   829fc:	f040 81ca 	bne.w	82d94 <_vfiprintf_r+0xc34>
   82a00:	2300      	movs	r3, #0
   82a02:	9310      	str	r3, [sp, #64]	; 0x40
   82a04:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   82a08:	f013 0f01 	tst.w	r3, #1
   82a0c:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   82a10:	d102      	bne.n	82a18 <_vfiprintf_r+0x8b8>
   82a12:	059a      	lsls	r2, r3, #22
   82a14:	f140 80dd 	bpl.w	82bd2 <_vfiprintf_r+0xa72>
   82a18:	065b      	lsls	r3, r3, #25
   82a1a:	f53f acad 	bmi.w	82378 <_vfiprintf_r+0x218>
   82a1e:	9803      	ldr	r0, [sp, #12]
   82a20:	b02d      	add	sp, #180	; 0xb4
   82a22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82a26:	2a00      	cmp	r2, #0
   82a28:	f040 8105 	bne.w	82c36 <_vfiprintf_r+0xad6>
   82a2c:	2301      	movs	r3, #1
   82a2e:	46d1      	mov	r9, sl
   82a30:	9a05      	ldr	r2, [sp, #20]
   82a32:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
   82a36:	921d      	str	r2, [sp, #116]	; 0x74
   82a38:	9211      	str	r2, [sp, #68]	; 0x44
   82a3a:	9310      	str	r3, [sp, #64]	; 0x40
   82a3c:	f109 0908 	add.w	r9, r9, #8
   82a40:	9b02      	ldr	r3, [sp, #8]
   82a42:	0759      	lsls	r1, r3, #29
   82a44:	d504      	bpl.n	82a50 <_vfiprintf_r+0x8f0>
   82a46:	9b08      	ldr	r3, [sp, #32]
   82a48:	9901      	ldr	r1, [sp, #4]
   82a4a:	1a5c      	subs	r4, r3, r1
   82a4c:	2c00      	cmp	r4, #0
   82a4e:	dc81      	bgt.n	82954 <_vfiprintf_r+0x7f4>
   82a50:	9b03      	ldr	r3, [sp, #12]
   82a52:	9908      	ldr	r1, [sp, #32]
   82a54:	9801      	ldr	r0, [sp, #4]
   82a56:	4281      	cmp	r1, r0
   82a58:	bfac      	ite	ge
   82a5a:	185b      	addge	r3, r3, r1
   82a5c:	181b      	addlt	r3, r3, r0
   82a5e:	9303      	str	r3, [sp, #12]
   82a60:	bb72      	cbnz	r2, 82ac0 <_vfiprintf_r+0x960>
   82a62:	2300      	movs	r3, #0
   82a64:	46d1      	mov	r9, sl
   82a66:	9310      	str	r3, [sp, #64]	; 0x40
   82a68:	f7ff bbb7 	b.w	821da <_vfiprintf_r+0x7a>
   82a6c:	aa0f      	add	r2, sp, #60	; 0x3c
   82a6e:	9904      	ldr	r1, [sp, #16]
   82a70:	4620      	mov	r0, r4
   82a72:	f7ff fb35 	bl	820e0 <__sprint_r.part.0>
   82a76:	bb50      	cbnz	r0, 82ace <_vfiprintf_r+0x96e>
   82a78:	9910      	ldr	r1, [sp, #64]	; 0x40
   82a7a:	46d4      	mov	ip, sl
   82a7c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82a7e:	f101 0e01 	add.w	lr, r1, #1
   82a82:	e54a      	b.n	8251a <_vfiprintf_r+0x3ba>
   82a84:	2a00      	cmp	r2, #0
   82a86:	f47f aee5 	bne.w	82854 <_vfiprintf_r+0x6f4>
   82a8a:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
   82a8e:	2900      	cmp	r1, #0
   82a90:	f000 811a 	beq.w	82cc8 <_vfiprintf_r+0xb68>
   82a94:	2201      	movs	r2, #1
   82a96:	46d1      	mov	r9, sl
   82a98:	4610      	mov	r0, r2
   82a9a:	f10d 0137 	add.w	r1, sp, #55	; 0x37
   82a9e:	921d      	str	r2, [sp, #116]	; 0x74
   82aa0:	911c      	str	r1, [sp, #112]	; 0x70
   82aa2:	4601      	mov	r1, r0
   82aa4:	f109 0908 	add.w	r9, r9, #8
   82aa8:	3001      	adds	r0, #1
   82aaa:	e508      	b.n	824be <_vfiprintf_r+0x35e>
   82aac:	9b02      	ldr	r3, [sp, #8]
   82aae:	2a01      	cmp	r2, #1
   82ab0:	f000 8097 	beq.w	82be2 <_vfiprintf_r+0xa82>
   82ab4:	2a02      	cmp	r2, #2
   82ab6:	d10d      	bne.n	82ad4 <_vfiprintf_r+0x974>
   82ab8:	9302      	str	r3, [sp, #8]
   82aba:	2600      	movs	r6, #0
   82abc:	2700      	movs	r7, #0
   82abe:	e5b2      	b.n	82626 <_vfiprintf_r+0x4c6>
   82ac0:	aa0f      	add	r2, sp, #60	; 0x3c
   82ac2:	9904      	ldr	r1, [sp, #16]
   82ac4:	9806      	ldr	r0, [sp, #24]
   82ac6:	f7ff fb0b 	bl	820e0 <__sprint_r.part.0>
   82aca:	2800      	cmp	r0, #0
   82acc:	d0c9      	beq.n	82a62 <_vfiprintf_r+0x902>
   82ace:	f8dd b010 	ldr.w	fp, [sp, #16]
   82ad2:	e797      	b.n	82a04 <_vfiprintf_r+0x8a4>
   82ad4:	2600      	movs	r6, #0
   82ad6:	2700      	movs	r7, #0
   82ad8:	9302      	str	r3, [sp, #8]
   82ada:	4651      	mov	r1, sl
   82adc:	e000      	b.n	82ae0 <_vfiprintf_r+0x980>
   82ade:	4659      	mov	r1, fp
   82ae0:	08f2      	lsrs	r2, r6, #3
   82ae2:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
   82ae6:	08f8      	lsrs	r0, r7, #3
   82ae8:	f006 0307 	and.w	r3, r6, #7
   82aec:	4607      	mov	r7, r0
   82aee:	4616      	mov	r6, r2
   82af0:	3330      	adds	r3, #48	; 0x30
   82af2:	ea56 0207 	orrs.w	r2, r6, r7
   82af6:	f801 3c01 	strb.w	r3, [r1, #-1]
   82afa:	f101 3bff 	add.w	fp, r1, #4294967295
   82afe:	d1ee      	bne.n	82ade <_vfiprintf_r+0x97e>
   82b00:	9a02      	ldr	r2, [sp, #8]
   82b02:	07d6      	lsls	r6, r2, #31
   82b04:	f57f ad9f 	bpl.w	82646 <_vfiprintf_r+0x4e6>
   82b08:	2b30      	cmp	r3, #48	; 0x30
   82b0a:	f43f ad9c 	beq.w	82646 <_vfiprintf_r+0x4e6>
   82b0e:	2330      	movs	r3, #48	; 0x30
   82b10:	3902      	subs	r1, #2
   82b12:	f80b 3c01 	strb.w	r3, [fp, #-1]
   82b16:	ebaa 0301 	sub.w	r3, sl, r1
   82b1a:	9305      	str	r3, [sp, #20]
   82b1c:	468b      	mov	fp, r1
   82b1e:	e477      	b.n	82410 <_vfiprintf_r+0x2b0>
   82b20:	9b03      	ldr	r3, [sp, #12]
   82b22:	9a08      	ldr	r2, [sp, #32]
   82b24:	428a      	cmp	r2, r1
   82b26:	bfac      	ite	ge
   82b28:	189b      	addge	r3, r3, r2
   82b2a:	185b      	addlt	r3, r3, r1
   82b2c:	9303      	str	r3, [sp, #12]
   82b2e:	e798      	b.n	82a62 <_vfiprintf_r+0x902>
   82b30:	2202      	movs	r2, #2
   82b32:	e44e      	b.n	823d2 <_vfiprintf_r+0x272>
   82b34:	2f00      	cmp	r7, #0
   82b36:	bf08      	it	eq
   82b38:	2e0a      	cmpeq	r6, #10
   82b3a:	d351      	bcc.n	82be0 <_vfiprintf_r+0xa80>
   82b3c:	46d3      	mov	fp, sl
   82b3e:	4630      	mov	r0, r6
   82b40:	4639      	mov	r1, r7
   82b42:	220a      	movs	r2, #10
   82b44:	2300      	movs	r3, #0
   82b46:	f001 fe85 	bl	84854 <__aeabi_uldivmod>
   82b4a:	3230      	adds	r2, #48	; 0x30
   82b4c:	f80b 2d01 	strb.w	r2, [fp, #-1]!
   82b50:	4630      	mov	r0, r6
   82b52:	4639      	mov	r1, r7
   82b54:	2300      	movs	r3, #0
   82b56:	220a      	movs	r2, #10
   82b58:	f001 fe7c 	bl	84854 <__aeabi_uldivmod>
   82b5c:	4606      	mov	r6, r0
   82b5e:	460f      	mov	r7, r1
   82b60:	ea56 0307 	orrs.w	r3, r6, r7
   82b64:	d1eb      	bne.n	82b3e <_vfiprintf_r+0x9de>
   82b66:	e56e      	b.n	82646 <_vfiprintf_r+0x4e6>
   82b68:	9405      	str	r4, [sp, #20]
   82b6a:	46d3      	mov	fp, sl
   82b6c:	e450      	b.n	82410 <_vfiprintf_r+0x2b0>
   82b6e:	aa0f      	add	r2, sp, #60	; 0x3c
   82b70:	9904      	ldr	r1, [sp, #16]
   82b72:	9806      	ldr	r0, [sp, #24]
   82b74:	f7ff fab4 	bl	820e0 <__sprint_r.part.0>
   82b78:	2800      	cmp	r0, #0
   82b7a:	d1a8      	bne.n	82ace <_vfiprintf_r+0x96e>
   82b7c:	46d1      	mov	r9, sl
   82b7e:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82b80:	e75e      	b.n	82a40 <_vfiprintf_r+0x8e0>
   82b82:	aa0f      	add	r2, sp, #60	; 0x3c
   82b84:	9904      	ldr	r1, [sp, #16]
   82b86:	9806      	ldr	r0, [sp, #24]
   82b88:	f7ff faaa 	bl	820e0 <__sprint_r.part.0>
   82b8c:	2800      	cmp	r0, #0
   82b8e:	d19e      	bne.n	82ace <_vfiprintf_r+0x96e>
   82b90:	46d1      	mov	r9, sl
   82b92:	f7ff bbbb 	b.w	8230c <_vfiprintf_r+0x1ac>
   82b96:	bf00      	nop
   82b98:	00084d40 	.word	0x00084d40
   82b9c:	00084d30 	.word	0x00084d30
   82ba0:	3104      	adds	r1, #4
   82ba2:	6816      	ldr	r6, [r2, #0]
   82ba4:	2700      	movs	r7, #0
   82ba6:	2201      	movs	r2, #1
   82ba8:	9107      	str	r1, [sp, #28]
   82baa:	e412      	b.n	823d2 <_vfiprintf_r+0x272>
   82bac:	9807      	ldr	r0, [sp, #28]
   82bae:	2700      	movs	r7, #0
   82bb0:	4601      	mov	r1, r0
   82bb2:	3104      	adds	r1, #4
   82bb4:	6806      	ldr	r6, [r0, #0]
   82bb6:	9107      	str	r1, [sp, #28]
   82bb8:	e40b      	b.n	823d2 <_vfiprintf_r+0x272>
   82bba:	680e      	ldr	r6, [r1, #0]
   82bbc:	3104      	adds	r1, #4
   82bbe:	9107      	str	r1, [sp, #28]
   82bc0:	2700      	movs	r7, #0
   82bc2:	e592      	b.n	826ea <_vfiprintf_r+0x58a>
   82bc4:	6816      	ldr	r6, [r2, #0]
   82bc6:	3204      	adds	r2, #4
   82bc8:	17f7      	asrs	r7, r6, #31
   82bca:	9207      	str	r2, [sp, #28]
   82bcc:	4630      	mov	r0, r6
   82bce:	4639      	mov	r1, r7
   82bd0:	e512      	b.n	825f8 <_vfiprintf_r+0x498>
   82bd2:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   82bd6:	f000 fe75 	bl	838c4 <__retarget_lock_release_recursive>
   82bda:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   82bde:	e71b      	b.n	82a18 <_vfiprintf_r+0x8b8>
   82be0:	9b02      	ldr	r3, [sp, #8]
   82be2:	9302      	str	r3, [sp, #8]
   82be4:	2301      	movs	r3, #1
   82be6:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
   82bea:	3630      	adds	r6, #48	; 0x30
   82bec:	f80b 6d41 	strb.w	r6, [fp, #-65]!
   82bf0:	9305      	str	r3, [sp, #20]
   82bf2:	e40d      	b.n	82410 <_vfiprintf_r+0x2b0>
   82bf4:	aa0f      	add	r2, sp, #60	; 0x3c
   82bf6:	9904      	ldr	r1, [sp, #16]
   82bf8:	9806      	ldr	r0, [sp, #24]
   82bfa:	f7ff fa71 	bl	820e0 <__sprint_r.part.0>
   82bfe:	2800      	cmp	r0, #0
   82c00:	f47f af65 	bne.w	82ace <_vfiprintf_r+0x96e>
   82c04:	9910      	ldr	r1, [sp, #64]	; 0x40
   82c06:	46d1      	mov	r9, sl
   82c08:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82c0a:	1c48      	adds	r0, r1, #1
   82c0c:	e457      	b.n	824be <_vfiprintf_r+0x35e>
   82c0e:	aa0f      	add	r2, sp, #60	; 0x3c
   82c10:	9904      	ldr	r1, [sp, #16]
   82c12:	9806      	ldr	r0, [sp, #24]
   82c14:	f7ff fa64 	bl	820e0 <__sprint_r.part.0>
   82c18:	2800      	cmp	r0, #0
   82c1a:	f47f af58 	bne.w	82ace <_vfiprintf_r+0x96e>
   82c1e:	9910      	ldr	r1, [sp, #64]	; 0x40
   82c20:	46d1      	mov	r9, sl
   82c22:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82c24:	1c48      	adds	r0, r1, #1
   82c26:	e644      	b.n	828b2 <_vfiprintf_r+0x752>
   82c28:	2a00      	cmp	r2, #0
   82c2a:	f040 8087 	bne.w	82d3c <_vfiprintf_r+0xbdc>
   82c2e:	2001      	movs	r0, #1
   82c30:	4611      	mov	r1, r2
   82c32:	46d1      	mov	r9, sl
   82c34:	e641      	b.n	828ba <_vfiprintf_r+0x75a>
   82c36:	aa0f      	add	r2, sp, #60	; 0x3c
   82c38:	9904      	ldr	r1, [sp, #16]
   82c3a:	9806      	ldr	r0, [sp, #24]
   82c3c:	f7ff fa50 	bl	820e0 <__sprint_r.part.0>
   82c40:	2800      	cmp	r0, #0
   82c42:	f47f af44 	bne.w	82ace <_vfiprintf_r+0x96e>
   82c46:	9810      	ldr	r0, [sp, #64]	; 0x40
   82c48:	46d1      	mov	r9, sl
   82c4a:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82c4c:	3001      	adds	r0, #1
   82c4e:	e668      	b.n	82922 <_vfiprintf_r+0x7c2>
   82c50:	46cb      	mov	fp, r9
   82c52:	e6d7      	b.n	82a04 <_vfiprintf_r+0x8a4>
   82c54:	9d07      	ldr	r5, [sp, #28]
   82c56:	3507      	adds	r5, #7
   82c58:	f025 0507 	bic.w	r5, r5, #7
   82c5c:	f105 0208 	add.w	r2, r5, #8
   82c60:	e9d5 0100 	ldrd	r0, r1, [r5]
   82c64:	9207      	str	r2, [sp, #28]
   82c66:	4606      	mov	r6, r0
   82c68:	460f      	mov	r7, r1
   82c6a:	e4c5      	b.n	825f8 <_vfiprintf_r+0x498>
   82c6c:	9d07      	ldr	r5, [sp, #28]
   82c6e:	3507      	adds	r5, #7
   82c70:	f025 0207 	bic.w	r2, r5, #7
   82c74:	f102 0108 	add.w	r1, r2, #8
   82c78:	e9d2 6700 	ldrd	r6, r7, [r2]
   82c7c:	9107      	str	r1, [sp, #28]
   82c7e:	2201      	movs	r2, #1
   82c80:	f7ff bba7 	b.w	823d2 <_vfiprintf_r+0x272>
   82c84:	9d07      	ldr	r5, [sp, #28]
   82c86:	3507      	adds	r5, #7
   82c88:	f025 0207 	bic.w	r2, r5, #7
   82c8c:	f102 0108 	add.w	r1, r2, #8
   82c90:	e9d2 6700 	ldrd	r6, r7, [r2]
   82c94:	9107      	str	r1, [sp, #28]
   82c96:	2200      	movs	r2, #0
   82c98:	f7ff bb9b 	b.w	823d2 <_vfiprintf_r+0x272>
   82c9c:	9d07      	ldr	r5, [sp, #28]
   82c9e:	3507      	adds	r5, #7
   82ca0:	f025 0107 	bic.w	r1, r5, #7
   82ca4:	f101 0008 	add.w	r0, r1, #8
   82ca8:	9007      	str	r0, [sp, #28]
   82caa:	e9d1 6700 	ldrd	r6, r7, [r1]
   82cae:	e51c      	b.n	826ea <_vfiprintf_r+0x58a>
   82cb0:	46d3      	mov	fp, sl
   82cb2:	f7ff bbad 	b.w	82410 <_vfiprintf_r+0x2b0>
   82cb6:	252d      	movs	r5, #45	; 0x2d
   82cb8:	4276      	negs	r6, r6
   82cba:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
   82cbe:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
   82cc2:	2201      	movs	r2, #1
   82cc4:	f7ff bb8a 	b.w	823dc <_vfiprintf_r+0x27c>
   82cc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
   82cca:	b9b3      	cbnz	r3, 82cfa <_vfiprintf_r+0xb9a>
   82ccc:	4611      	mov	r1, r2
   82cce:	2001      	movs	r0, #1
   82cd0:	46d1      	mov	r9, sl
   82cd2:	e5f2      	b.n	828ba <_vfiprintf_r+0x75a>
   82cd4:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   82cd8:	f000 fdf4 	bl	838c4 <__retarget_lock_release_recursive>
   82cdc:	f04f 33ff 	mov.w	r3, #4294967295
   82ce0:	9303      	str	r3, [sp, #12]
   82ce2:	f7ff bb4c 	b.w	8237e <_vfiprintf_r+0x21e>
   82ce6:	aa0f      	add	r2, sp, #60	; 0x3c
   82ce8:	9904      	ldr	r1, [sp, #16]
   82cea:	9806      	ldr	r0, [sp, #24]
   82cec:	f7ff f9f8 	bl	820e0 <__sprint_r.part.0>
   82cf0:	2800      	cmp	r0, #0
   82cf2:	f47f aeec 	bne.w	82ace <_vfiprintf_r+0x96e>
   82cf6:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82cf8:	e6aa      	b.n	82a50 <_vfiprintf_r+0x8f0>
   82cfa:	2202      	movs	r2, #2
   82cfc:	ab0e      	add	r3, sp, #56	; 0x38
   82cfe:	921d      	str	r2, [sp, #116]	; 0x74
   82d00:	931c      	str	r3, [sp, #112]	; 0x70
   82d02:	2001      	movs	r0, #1
   82d04:	46d1      	mov	r9, sl
   82d06:	e5d0      	b.n	828aa <_vfiprintf_r+0x74a>
   82d08:	4d34      	ldr	r5, [pc, #208]	; (82ddc <_vfiprintf_r+0xc7c>)
   82d0a:	e5fd      	b.n	82908 <_vfiprintf_r+0x7a8>
   82d0c:	9a07      	ldr	r2, [sp, #28]
   82d0e:	4613      	mov	r3, r2
   82d10:	3304      	adds	r3, #4
   82d12:	9307      	str	r3, [sp, #28]
   82d14:	9b03      	ldr	r3, [sp, #12]
   82d16:	6811      	ldr	r1, [r2, #0]
   82d18:	17dd      	asrs	r5, r3, #31
   82d1a:	461a      	mov	r2, r3
   82d1c:	462b      	mov	r3, r5
   82d1e:	e9c1 2300 	strd	r2, r3, [r1]
   82d22:	f7ff ba5a 	b.w	821da <_vfiprintf_r+0x7a>
   82d26:	4658      	mov	r0, fp
   82d28:	9507      	str	r5, [sp, #28]
   82d2a:	9302      	str	r3, [sp, #8]
   82d2c:	f7ff f9aa 	bl	82084 <strlen>
   82d30:	2400      	movs	r4, #0
   82d32:	9005      	str	r0, [sp, #20]
   82d34:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   82d38:	f7ff bb6a 	b.w	82410 <_vfiprintf_r+0x2b0>
   82d3c:	aa0f      	add	r2, sp, #60	; 0x3c
   82d3e:	9904      	ldr	r1, [sp, #16]
   82d40:	9806      	ldr	r0, [sp, #24]
   82d42:	f7ff f9cd 	bl	820e0 <__sprint_r.part.0>
   82d46:	2800      	cmp	r0, #0
   82d48:	f47f aec1 	bne.w	82ace <_vfiprintf_r+0x96e>
   82d4c:	9910      	ldr	r1, [sp, #64]	; 0x40
   82d4e:	46d1      	mov	r9, sl
   82d50:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82d52:	1c48      	adds	r0, r1, #1
   82d54:	e5b1      	b.n	828ba <_vfiprintf_r+0x75a>
   82d56:	9910      	ldr	r1, [sp, #64]	; 0x40
   82d58:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82d5a:	3101      	adds	r1, #1
   82d5c:	4e20      	ldr	r6, [pc, #128]	; (82de0 <_vfiprintf_r+0xc80>)
   82d5e:	f7ff bb9c 	b.w	8249a <_vfiprintf_r+0x33a>
   82d62:	2c06      	cmp	r4, #6
   82d64:	bf28      	it	cs
   82d66:	2406      	movcs	r4, #6
   82d68:	9507      	str	r5, [sp, #28]
   82d6a:	9405      	str	r4, [sp, #20]
   82d6c:	9401      	str	r4, [sp, #4]
   82d6e:	f8df b074 	ldr.w	fp, [pc, #116]	; 82de4 <_vfiprintf_r+0xc84>
   82d72:	e4e3      	b.n	8273c <_vfiprintf_r+0x5dc>
   82d74:	9810      	ldr	r0, [sp, #64]	; 0x40
   82d76:	4e1a      	ldr	r6, [pc, #104]	; (82de0 <_vfiprintf_r+0xc80>)
   82d78:	3001      	adds	r0, #1
   82d7a:	e60e      	b.n	8299a <_vfiprintf_r+0x83a>
   82d7c:	4686      	mov	lr, r0
   82d7e:	4d17      	ldr	r5, [pc, #92]	; (82ddc <_vfiprintf_r+0xc7c>)
   82d80:	f7ff bbe2 	b.w	82548 <_vfiprintf_r+0x3e8>
   82d84:	9405      	str	r4, [sp, #20]
   82d86:	9507      	str	r5, [sp, #28]
   82d88:	9302      	str	r3, [sp, #8]
   82d8a:	4604      	mov	r4, r0
   82d8c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   82d90:	f7ff bb3e 	b.w	82410 <_vfiprintf_r+0x2b0>
   82d94:	9806      	ldr	r0, [sp, #24]
   82d96:	aa0f      	add	r2, sp, #60	; 0x3c
   82d98:	4659      	mov	r1, fp
   82d9a:	f7ff f9a1 	bl	820e0 <__sprint_r.part.0>
   82d9e:	2800      	cmp	r0, #0
   82da0:	f43f ae2e 	beq.w	82a00 <_vfiprintf_r+0x8a0>
   82da4:	e62e      	b.n	82a04 <_vfiprintf_r+0x8a4>
   82da6:	9907      	ldr	r1, [sp, #28]
   82da8:	f898 2001 	ldrb.w	r2, [r8, #1]
   82dac:	680c      	ldr	r4, [r1, #0]
   82dae:	3104      	adds	r1, #4
   82db0:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
   82db4:	46b8      	mov	r8, r7
   82db6:	9107      	str	r1, [sp, #28]
   82db8:	f7ff ba44 	b.w	82244 <_vfiprintf_r+0xe4>
   82dbc:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82dc0:	e4a7      	b.n	82712 <_vfiprintf_r+0x5b2>
   82dc2:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82dc6:	e521      	b.n	8280c <_vfiprintf_r+0x6ac>
   82dc8:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82dcc:	e47c      	b.n	826c8 <_vfiprintf_r+0x568>
   82dce:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82dd2:	e43f      	b.n	82654 <_vfiprintf_r+0x4f4>
   82dd4:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82dd8:	f7ff bbfa 	b.w	825d0 <_vfiprintf_r+0x470>
   82ddc:	00084d40 	.word	0x00084d40
   82de0:	00084d30 	.word	0x00084d30
   82de4:	00084d28 	.word	0x00084d28

00082de8 <__sbprintf>:
   82de8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82dec:	460c      	mov	r4, r1
   82dee:	f04f 0e00 	mov.w	lr, #0
   82df2:	f44f 6580 	mov.w	r5, #1024	; 0x400
   82df6:	4606      	mov	r6, r0
   82df8:	4617      	mov	r7, r2
   82dfa:	4698      	mov	r8, r3
   82dfc:	6e62      	ldr	r2, [r4, #100]	; 0x64
   82dfe:	89e3      	ldrh	r3, [r4, #14]
   82e00:	8989      	ldrh	r1, [r1, #12]
   82e02:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   82e06:	f021 0102 	bic.w	r1, r1, #2
   82e0a:	9219      	str	r2, [sp, #100]	; 0x64
   82e0c:	f8ad 300e 	strh.w	r3, [sp, #14]
   82e10:	69e2      	ldr	r2, [r4, #28]
   82e12:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82e14:	f8ad 100c 	strh.w	r1, [sp, #12]
   82e18:	a816      	add	r0, sp, #88	; 0x58
   82e1a:	a91a      	add	r1, sp, #104	; 0x68
   82e1c:	f8cd e018 	str.w	lr, [sp, #24]
   82e20:	9207      	str	r2, [sp, #28]
   82e22:	9309      	str	r3, [sp, #36]	; 0x24
   82e24:	9100      	str	r1, [sp, #0]
   82e26:	9104      	str	r1, [sp, #16]
   82e28:	9502      	str	r5, [sp, #8]
   82e2a:	9505      	str	r5, [sp, #20]
   82e2c:	f000 fd44 	bl	838b8 <__retarget_lock_init_recursive>
   82e30:	4643      	mov	r3, r8
   82e32:	463a      	mov	r2, r7
   82e34:	4669      	mov	r1, sp
   82e36:	4630      	mov	r0, r6
   82e38:	f7ff f992 	bl	82160 <_vfiprintf_r>
   82e3c:	1e05      	subs	r5, r0, #0
   82e3e:	db07      	blt.n	82e50 <__sbprintf+0x68>
   82e40:	4630      	mov	r0, r6
   82e42:	4669      	mov	r1, sp
   82e44:	f000 f924 	bl	83090 <_fflush_r>
   82e48:	2800      	cmp	r0, #0
   82e4a:	bf18      	it	ne
   82e4c:	f04f 35ff 	movne.w	r5, #4294967295
   82e50:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   82e54:	065b      	lsls	r3, r3, #25
   82e56:	d503      	bpl.n	82e60 <__sbprintf+0x78>
   82e58:	89a3      	ldrh	r3, [r4, #12]
   82e5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82e5e:	81a3      	strh	r3, [r4, #12]
   82e60:	9816      	ldr	r0, [sp, #88]	; 0x58
   82e62:	f000 fd2b 	bl	838bc <__retarget_lock_close_recursive>
   82e66:	4628      	mov	r0, r5
   82e68:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   82e6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00082e70 <__swsetup_r>:
   82e70:	b538      	push	{r3, r4, r5, lr}
   82e72:	4b30      	ldr	r3, [pc, #192]	; (82f34 <__swsetup_r+0xc4>)
   82e74:	4605      	mov	r5, r0
   82e76:	6818      	ldr	r0, [r3, #0]
   82e78:	460c      	mov	r4, r1
   82e7a:	b110      	cbz	r0, 82e82 <__swsetup_r+0x12>
   82e7c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82e7e:	2b00      	cmp	r3, #0
   82e80:	d038      	beq.n	82ef4 <__swsetup_r+0x84>
   82e82:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   82e86:	b293      	uxth	r3, r2
   82e88:	0718      	lsls	r0, r3, #28
   82e8a:	d50c      	bpl.n	82ea6 <__swsetup_r+0x36>
   82e8c:	6920      	ldr	r0, [r4, #16]
   82e8e:	b1a8      	cbz	r0, 82ebc <__swsetup_r+0x4c>
   82e90:	f013 0201 	ands.w	r2, r3, #1
   82e94:	d01e      	beq.n	82ed4 <__swsetup_r+0x64>
   82e96:	2200      	movs	r2, #0
   82e98:	6963      	ldr	r3, [r4, #20]
   82e9a:	60a2      	str	r2, [r4, #8]
   82e9c:	425b      	negs	r3, r3
   82e9e:	61a3      	str	r3, [r4, #24]
   82ea0:	b1f0      	cbz	r0, 82ee0 <__swsetup_r+0x70>
   82ea2:	2000      	movs	r0, #0
   82ea4:	bd38      	pop	{r3, r4, r5, pc}
   82ea6:	06d9      	lsls	r1, r3, #27
   82ea8:	d53b      	bpl.n	82f22 <__swsetup_r+0xb2>
   82eaa:	0758      	lsls	r0, r3, #29
   82eac:	d425      	bmi.n	82efa <__swsetup_r+0x8a>
   82eae:	6920      	ldr	r0, [r4, #16]
   82eb0:	f042 0308 	orr.w	r3, r2, #8
   82eb4:	81a3      	strh	r3, [r4, #12]
   82eb6:	b29b      	uxth	r3, r3
   82eb8:	2800      	cmp	r0, #0
   82eba:	d1e9      	bne.n	82e90 <__swsetup_r+0x20>
   82ebc:	f403 7220 	and.w	r2, r3, #640	; 0x280
   82ec0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   82ec4:	d0e4      	beq.n	82e90 <__swsetup_r+0x20>
   82ec6:	4628      	mov	r0, r5
   82ec8:	4621      	mov	r1, r4
   82eca:	f000 fd2b 	bl	83924 <__smakebuf_r>
   82ece:	89a3      	ldrh	r3, [r4, #12]
   82ed0:	6920      	ldr	r0, [r4, #16]
   82ed2:	e7dd      	b.n	82e90 <__swsetup_r+0x20>
   82ed4:	0799      	lsls	r1, r3, #30
   82ed6:	bf58      	it	pl
   82ed8:	6962      	ldrpl	r2, [r4, #20]
   82eda:	60a2      	str	r2, [r4, #8]
   82edc:	2800      	cmp	r0, #0
   82ede:	d1e0      	bne.n	82ea2 <__swsetup_r+0x32>
   82ee0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82ee4:	061a      	lsls	r2, r3, #24
   82ee6:	d5dd      	bpl.n	82ea4 <__swsetup_r+0x34>
   82ee8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82eec:	81a3      	strh	r3, [r4, #12]
   82eee:	f04f 30ff 	mov.w	r0, #4294967295
   82ef2:	bd38      	pop	{r3, r4, r5, pc}
   82ef4:	f000 f924 	bl	83140 <__sinit>
   82ef8:	e7c3      	b.n	82e82 <__swsetup_r+0x12>
   82efa:	6b21      	ldr	r1, [r4, #48]	; 0x30
   82efc:	b151      	cbz	r1, 82f14 <__swsetup_r+0xa4>
   82efe:	f104 0340 	add.w	r3, r4, #64	; 0x40
   82f02:	4299      	cmp	r1, r3
   82f04:	d004      	beq.n	82f10 <__swsetup_r+0xa0>
   82f06:	4628      	mov	r0, r5
   82f08:	f000 fa40 	bl	8338c <_free_r>
   82f0c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   82f10:	2300      	movs	r3, #0
   82f12:	6323      	str	r3, [r4, #48]	; 0x30
   82f14:	2300      	movs	r3, #0
   82f16:	6920      	ldr	r0, [r4, #16]
   82f18:	f022 0224 	bic.w	r2, r2, #36	; 0x24
   82f1c:	e884 0009 	stmia.w	r4, {r0, r3}
   82f20:	e7c6      	b.n	82eb0 <__swsetup_r+0x40>
   82f22:	2309      	movs	r3, #9
   82f24:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   82f28:	602b      	str	r3, [r5, #0]
   82f2a:	f04f 30ff 	mov.w	r0, #4294967295
   82f2e:	81a2      	strh	r2, [r4, #12]
   82f30:	bd38      	pop	{r3, r4, r5, pc}
   82f32:	bf00      	nop
   82f34:	20070134 	.word	0x20070134

00082f38 <register_fini>:
   82f38:	4b02      	ldr	r3, [pc, #8]	; (82f44 <register_fini+0xc>)
   82f3a:	b113      	cbz	r3, 82f42 <register_fini+0xa>
   82f3c:	4802      	ldr	r0, [pc, #8]	; (82f48 <register_fini+0x10>)
   82f3e:	f000 b805 	b.w	82f4c <atexit>
   82f42:	4770      	bx	lr
   82f44:	00000000 	.word	0x00000000
   82f48:	000831b9 	.word	0x000831b9

00082f4c <atexit>:
   82f4c:	2300      	movs	r3, #0
   82f4e:	4601      	mov	r1, r0
   82f50:	461a      	mov	r2, r3
   82f52:	4618      	mov	r0, r3
   82f54:	f001 bb56 	b.w	84604 <__register_exitproc>

00082f58 <__sflush_r>:
   82f58:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   82f5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82f60:	b29a      	uxth	r2, r3
   82f62:	460d      	mov	r5, r1
   82f64:	0711      	lsls	r1, r2, #28
   82f66:	4680      	mov	r8, r0
   82f68:	d43a      	bmi.n	82fe0 <__sflush_r+0x88>
   82f6a:	686a      	ldr	r2, [r5, #4]
   82f6c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82f70:	2a00      	cmp	r2, #0
   82f72:	81ab      	strh	r3, [r5, #12]
   82f74:	dd70      	ble.n	83058 <__sflush_r+0x100>
   82f76:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82f78:	2c00      	cmp	r4, #0
   82f7a:	d04a      	beq.n	83012 <__sflush_r+0xba>
   82f7c:	2200      	movs	r2, #0
   82f7e:	b29b      	uxth	r3, r3
   82f80:	f8d8 6000 	ldr.w	r6, [r8]
   82f84:	f8c8 2000 	str.w	r2, [r8]
   82f88:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
   82f8c:	d068      	beq.n	83060 <__sflush_r+0x108>
   82f8e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   82f90:	075f      	lsls	r7, r3, #29
   82f92:	d505      	bpl.n	82fa0 <__sflush_r+0x48>
   82f94:	6869      	ldr	r1, [r5, #4]
   82f96:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   82f98:	1a52      	subs	r2, r2, r1
   82f9a:	b10b      	cbz	r3, 82fa0 <__sflush_r+0x48>
   82f9c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   82f9e:	1ad2      	subs	r2, r2, r3
   82fa0:	2300      	movs	r3, #0
   82fa2:	69e9      	ldr	r1, [r5, #28]
   82fa4:	4640      	mov	r0, r8
   82fa6:	47a0      	blx	r4
   82fa8:	1c44      	adds	r4, r0, #1
   82faa:	d03d      	beq.n	83028 <__sflush_r+0xd0>
   82fac:	2100      	movs	r1, #0
   82fae:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   82fb2:	692a      	ldr	r2, [r5, #16]
   82fb4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   82fb8:	81ab      	strh	r3, [r5, #12]
   82fba:	04db      	lsls	r3, r3, #19
   82fbc:	6069      	str	r1, [r5, #4]
   82fbe:	602a      	str	r2, [r5, #0]
   82fc0:	d448      	bmi.n	83054 <__sflush_r+0xfc>
   82fc2:	6b29      	ldr	r1, [r5, #48]	; 0x30
   82fc4:	f8c8 6000 	str.w	r6, [r8]
   82fc8:	b319      	cbz	r1, 83012 <__sflush_r+0xba>
   82fca:	f105 0340 	add.w	r3, r5, #64	; 0x40
   82fce:	4299      	cmp	r1, r3
   82fd0:	d002      	beq.n	82fd8 <__sflush_r+0x80>
   82fd2:	4640      	mov	r0, r8
   82fd4:	f000 f9da 	bl	8338c <_free_r>
   82fd8:	2000      	movs	r0, #0
   82fda:	6328      	str	r0, [r5, #48]	; 0x30
   82fdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82fe0:	692e      	ldr	r6, [r5, #16]
   82fe2:	b1b6      	cbz	r6, 83012 <__sflush_r+0xba>
   82fe4:	0791      	lsls	r1, r2, #30
   82fe6:	bf18      	it	ne
   82fe8:	2300      	movne	r3, #0
   82fea:	682c      	ldr	r4, [r5, #0]
   82fec:	bf08      	it	eq
   82fee:	696b      	ldreq	r3, [r5, #20]
   82ff0:	602e      	str	r6, [r5, #0]
   82ff2:	1ba4      	subs	r4, r4, r6
   82ff4:	60ab      	str	r3, [r5, #8]
   82ff6:	e00a      	b.n	8300e <__sflush_r+0xb6>
   82ff8:	4623      	mov	r3, r4
   82ffa:	4632      	mov	r2, r6
   82ffc:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   82ffe:	69e9      	ldr	r1, [r5, #28]
   83000:	4640      	mov	r0, r8
   83002:	47b8      	blx	r7
   83004:	2800      	cmp	r0, #0
   83006:	eba4 0400 	sub.w	r4, r4, r0
   8300a:	4406      	add	r6, r0
   8300c:	dd04      	ble.n	83018 <__sflush_r+0xc0>
   8300e:	2c00      	cmp	r4, #0
   83010:	dcf2      	bgt.n	82ff8 <__sflush_r+0xa0>
   83012:	2000      	movs	r0, #0
   83014:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83018:	89ab      	ldrh	r3, [r5, #12]
   8301a:	f04f 30ff 	mov.w	r0, #4294967295
   8301e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83022:	81ab      	strh	r3, [r5, #12]
   83024:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83028:	f8d8 4000 	ldr.w	r4, [r8]
   8302c:	2c1d      	cmp	r4, #29
   8302e:	d8f3      	bhi.n	83018 <__sflush_r+0xc0>
   83030:	4b16      	ldr	r3, [pc, #88]	; (8308c <__sflush_r+0x134>)
   83032:	40e3      	lsrs	r3, r4
   83034:	43db      	mvns	r3, r3
   83036:	f013 0301 	ands.w	r3, r3, #1
   8303a:	d1ed      	bne.n	83018 <__sflush_r+0xc0>
   8303c:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
   83040:	6929      	ldr	r1, [r5, #16]
   83042:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   83046:	81aa      	strh	r2, [r5, #12]
   83048:	04d2      	lsls	r2, r2, #19
   8304a:	606b      	str	r3, [r5, #4]
   8304c:	6029      	str	r1, [r5, #0]
   8304e:	d5b8      	bpl.n	82fc2 <__sflush_r+0x6a>
   83050:	2c00      	cmp	r4, #0
   83052:	d1b6      	bne.n	82fc2 <__sflush_r+0x6a>
   83054:	6528      	str	r0, [r5, #80]	; 0x50
   83056:	e7b4      	b.n	82fc2 <__sflush_r+0x6a>
   83058:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   8305a:	2a00      	cmp	r2, #0
   8305c:	dc8b      	bgt.n	82f76 <__sflush_r+0x1e>
   8305e:	e7d8      	b.n	83012 <__sflush_r+0xba>
   83060:	2301      	movs	r3, #1
   83062:	69e9      	ldr	r1, [r5, #28]
   83064:	4640      	mov	r0, r8
   83066:	47a0      	blx	r4
   83068:	1c43      	adds	r3, r0, #1
   8306a:	4602      	mov	r2, r0
   8306c:	d002      	beq.n	83074 <__sflush_r+0x11c>
   8306e:	89ab      	ldrh	r3, [r5, #12]
   83070:	6aac      	ldr	r4, [r5, #40]	; 0x28
   83072:	e78d      	b.n	82f90 <__sflush_r+0x38>
   83074:	f8d8 3000 	ldr.w	r3, [r8]
   83078:	2b00      	cmp	r3, #0
   8307a:	d0f8      	beq.n	8306e <__sflush_r+0x116>
   8307c:	2b1d      	cmp	r3, #29
   8307e:	d001      	beq.n	83084 <__sflush_r+0x12c>
   83080:	2b16      	cmp	r3, #22
   83082:	d1c9      	bne.n	83018 <__sflush_r+0xc0>
   83084:	f8c8 6000 	str.w	r6, [r8]
   83088:	e7c3      	b.n	83012 <__sflush_r+0xba>
   8308a:	bf00      	nop
   8308c:	20400001 	.word	0x20400001

00083090 <_fflush_r>:
   83090:	b538      	push	{r3, r4, r5, lr}
   83092:	460d      	mov	r5, r1
   83094:	4604      	mov	r4, r0
   83096:	b108      	cbz	r0, 8309c <_fflush_r+0xc>
   83098:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8309a:	b1bb      	cbz	r3, 830cc <_fflush_r+0x3c>
   8309c:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
   830a0:	b188      	cbz	r0, 830c6 <_fflush_r+0x36>
   830a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   830a4:	07db      	lsls	r3, r3, #31
   830a6:	d401      	bmi.n	830ac <_fflush_r+0x1c>
   830a8:	0581      	lsls	r1, r0, #22
   830aa:	d517      	bpl.n	830dc <_fflush_r+0x4c>
   830ac:	4620      	mov	r0, r4
   830ae:	4629      	mov	r1, r5
   830b0:	f7ff ff52 	bl	82f58 <__sflush_r>
   830b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   830b6:	4604      	mov	r4, r0
   830b8:	07da      	lsls	r2, r3, #31
   830ba:	d402      	bmi.n	830c2 <_fflush_r+0x32>
   830bc:	89ab      	ldrh	r3, [r5, #12]
   830be:	059b      	lsls	r3, r3, #22
   830c0:	d507      	bpl.n	830d2 <_fflush_r+0x42>
   830c2:	4620      	mov	r0, r4
   830c4:	bd38      	pop	{r3, r4, r5, pc}
   830c6:	4604      	mov	r4, r0
   830c8:	4620      	mov	r0, r4
   830ca:	bd38      	pop	{r3, r4, r5, pc}
   830cc:	f000 f838 	bl	83140 <__sinit>
   830d0:	e7e4      	b.n	8309c <_fflush_r+0xc>
   830d2:	6da8      	ldr	r0, [r5, #88]	; 0x58
   830d4:	f000 fbf6 	bl	838c4 <__retarget_lock_release_recursive>
   830d8:	4620      	mov	r0, r4
   830da:	bd38      	pop	{r3, r4, r5, pc}
   830dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
   830de:	f000 fbef 	bl	838c0 <__retarget_lock_acquire_recursive>
   830e2:	e7e3      	b.n	830ac <_fflush_r+0x1c>

000830e4 <_cleanup_r>:
   830e4:	4901      	ldr	r1, [pc, #4]	; (830ec <_cleanup_r+0x8>)
   830e6:	f000 bbb1 	b.w	8384c <_fwalk_reent>
   830ea:	bf00      	nop
   830ec:	000846ed 	.word	0x000846ed

000830f0 <std.isra.0>:
   830f0:	2300      	movs	r3, #0
   830f2:	b510      	push	{r4, lr}
   830f4:	4604      	mov	r4, r0
   830f6:	8181      	strh	r1, [r0, #12]
   830f8:	81c2      	strh	r2, [r0, #14]
   830fa:	6003      	str	r3, [r0, #0]
   830fc:	6043      	str	r3, [r0, #4]
   830fe:	6083      	str	r3, [r0, #8]
   83100:	6643      	str	r3, [r0, #100]	; 0x64
   83102:	6103      	str	r3, [r0, #16]
   83104:	6143      	str	r3, [r0, #20]
   83106:	6183      	str	r3, [r0, #24]
   83108:	4619      	mov	r1, r3
   8310a:	2208      	movs	r2, #8
   8310c:	305c      	adds	r0, #92	; 0x5c
   8310e:	f7fe fe9b 	bl	81e48 <memset>
   83112:	4807      	ldr	r0, [pc, #28]	; (83130 <std.isra.0+0x40>)
   83114:	4907      	ldr	r1, [pc, #28]	; (83134 <std.isra.0+0x44>)
   83116:	4a08      	ldr	r2, [pc, #32]	; (83138 <std.isra.0+0x48>)
   83118:	4b08      	ldr	r3, [pc, #32]	; (8313c <std.isra.0+0x4c>)
   8311a:	6220      	str	r0, [r4, #32]
   8311c:	61e4      	str	r4, [r4, #28]
   8311e:	6261      	str	r1, [r4, #36]	; 0x24
   83120:	62a2      	str	r2, [r4, #40]	; 0x28
   83122:	62e3      	str	r3, [r4, #44]	; 0x2c
   83124:	f104 0058 	add.w	r0, r4, #88	; 0x58
   83128:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8312c:	f000 bbc4 	b.w	838b8 <__retarget_lock_init_recursive>
   83130:	00084435 	.word	0x00084435
   83134:	00084459 	.word	0x00084459
   83138:	00084495 	.word	0x00084495
   8313c:	000844b5 	.word	0x000844b5

00083140 <__sinit>:
   83140:	b510      	push	{r4, lr}
   83142:	4604      	mov	r4, r0
   83144:	4814      	ldr	r0, [pc, #80]	; (83198 <__sinit+0x58>)
   83146:	f000 fbbb 	bl	838c0 <__retarget_lock_acquire_recursive>
   8314a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   8314c:	b9fa      	cbnz	r2, 8318e <__sinit+0x4e>
   8314e:	2003      	movs	r0, #3
   83150:	4912      	ldr	r1, [pc, #72]	; (8319c <__sinit+0x5c>)
   83152:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
   83156:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
   8315a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
   8315e:	f8c4 02e4 	str.w	r0, [r4, #740]	; 0x2e4
   83162:	63e1      	str	r1, [r4, #60]	; 0x3c
   83164:	6860      	ldr	r0, [r4, #4]
   83166:	2104      	movs	r1, #4
   83168:	f7ff ffc2 	bl	830f0 <std.isra.0>
   8316c:	68a0      	ldr	r0, [r4, #8]
   8316e:	2201      	movs	r2, #1
   83170:	2109      	movs	r1, #9
   83172:	f7ff ffbd 	bl	830f0 <std.isra.0>
   83176:	68e0      	ldr	r0, [r4, #12]
   83178:	2202      	movs	r2, #2
   8317a:	2112      	movs	r1, #18
   8317c:	f7ff ffb8 	bl	830f0 <std.isra.0>
   83180:	2301      	movs	r3, #1
   83182:	4805      	ldr	r0, [pc, #20]	; (83198 <__sinit+0x58>)
   83184:	63a3      	str	r3, [r4, #56]	; 0x38
   83186:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8318a:	f000 bb9b 	b.w	838c4 <__retarget_lock_release_recursive>
   8318e:	4802      	ldr	r0, [pc, #8]	; (83198 <__sinit+0x58>)
   83190:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   83194:	f000 bb96 	b.w	838c4 <__retarget_lock_release_recursive>
   83198:	20070cb8 	.word	0x20070cb8
   8319c:	000830e5 	.word	0x000830e5

000831a0 <__sfp_lock_acquire>:
   831a0:	4801      	ldr	r0, [pc, #4]	; (831a8 <__sfp_lock_acquire+0x8>)
   831a2:	f000 bb8d 	b.w	838c0 <__retarget_lock_acquire_recursive>
   831a6:	bf00      	nop
   831a8:	20070ccc 	.word	0x20070ccc

000831ac <__sfp_lock_release>:
   831ac:	4801      	ldr	r0, [pc, #4]	; (831b4 <__sfp_lock_release+0x8>)
   831ae:	f000 bb89 	b.w	838c4 <__retarget_lock_release_recursive>
   831b2:	bf00      	nop
   831b4:	20070ccc 	.word	0x20070ccc

000831b8 <__libc_fini_array>:
   831b8:	b538      	push	{r3, r4, r5, lr}
   831ba:	4c0a      	ldr	r4, [pc, #40]	; (831e4 <__libc_fini_array+0x2c>)
   831bc:	4d0a      	ldr	r5, [pc, #40]	; (831e8 <__libc_fini_array+0x30>)
   831be:	1b64      	subs	r4, r4, r5
   831c0:	10a4      	asrs	r4, r4, #2
   831c2:	d00a      	beq.n	831da <__libc_fini_array+0x22>
   831c4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   831c8:	3b01      	subs	r3, #1
   831ca:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   831ce:	3c01      	subs	r4, #1
   831d0:	f855 3904 	ldr.w	r3, [r5], #-4
   831d4:	4798      	blx	r3
   831d6:	2c00      	cmp	r4, #0
   831d8:	d1f9      	bne.n	831ce <__libc_fini_array+0x16>
   831da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   831de:	f001 be4b 	b.w	84e78 <_fini>
   831e2:	bf00      	nop
   831e4:	00084e88 	.word	0x00084e88
   831e8:	00084e84 	.word	0x00084e84

000831ec <__fputwc>:
   831ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   831f0:	b083      	sub	sp, #12
   831f2:	4607      	mov	r7, r0
   831f4:	4688      	mov	r8, r1
   831f6:	4614      	mov	r4, r2
   831f8:	f000 fb50 	bl	8389c <__locale_mb_cur_max>
   831fc:	2801      	cmp	r0, #1
   831fe:	d033      	beq.n	83268 <__fputwc+0x7c>
   83200:	4642      	mov	r2, r8
   83202:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   83206:	a901      	add	r1, sp, #4
   83208:	4638      	mov	r0, r7
   8320a:	f001 f9af 	bl	8456c <_wcrtomb_r>
   8320e:	1c42      	adds	r2, r0, #1
   83210:	4606      	mov	r6, r0
   83212:	d022      	beq.n	8325a <__fputwc+0x6e>
   83214:	b390      	cbz	r0, 8327c <__fputwc+0x90>
   83216:	f89d 1004 	ldrb.w	r1, [sp, #4]
   8321a:	2500      	movs	r5, #0
   8321c:	f10d 0904 	add.w	r9, sp, #4
   83220:	e008      	b.n	83234 <__fputwc+0x48>
   83222:	6823      	ldr	r3, [r4, #0]
   83224:	1c5a      	adds	r2, r3, #1
   83226:	6022      	str	r2, [r4, #0]
   83228:	7019      	strb	r1, [r3, #0]
   8322a:	3501      	adds	r5, #1
   8322c:	42b5      	cmp	r5, r6
   8322e:	d225      	bcs.n	8327c <__fputwc+0x90>
   83230:	f815 1009 	ldrb.w	r1, [r5, r9]
   83234:	68a3      	ldr	r3, [r4, #8]
   83236:	3b01      	subs	r3, #1
   83238:	2b00      	cmp	r3, #0
   8323a:	60a3      	str	r3, [r4, #8]
   8323c:	daf1      	bge.n	83222 <__fputwc+0x36>
   8323e:	69a2      	ldr	r2, [r4, #24]
   83240:	4293      	cmp	r3, r2
   83242:	db01      	blt.n	83248 <__fputwc+0x5c>
   83244:	290a      	cmp	r1, #10
   83246:	d1ec      	bne.n	83222 <__fputwc+0x36>
   83248:	4622      	mov	r2, r4
   8324a:	4638      	mov	r0, r7
   8324c:	f001 f936 	bl	844bc <__swbuf_r>
   83250:	1c43      	adds	r3, r0, #1
   83252:	d1ea      	bne.n	8322a <__fputwc+0x3e>
   83254:	b003      	add	sp, #12
   83256:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8325a:	89a3      	ldrh	r3, [r4, #12]
   8325c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83260:	81a3      	strh	r3, [r4, #12]
   83262:	b003      	add	sp, #12
   83264:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   83268:	f108 33ff 	add.w	r3, r8, #4294967295
   8326c:	2bfe      	cmp	r3, #254	; 0xfe
   8326e:	d8c7      	bhi.n	83200 <__fputwc+0x14>
   83270:	fa5f f188 	uxtb.w	r1, r8
   83274:	4606      	mov	r6, r0
   83276:	f88d 1004 	strb.w	r1, [sp, #4]
   8327a:	e7ce      	b.n	8321a <__fputwc+0x2e>
   8327c:	4640      	mov	r0, r8
   8327e:	b003      	add	sp, #12
   83280:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00083284 <_fputwc_r>:
   83284:	b530      	push	{r4, r5, lr}
   83286:	6e53      	ldr	r3, [r2, #100]	; 0x64
   83288:	4614      	mov	r4, r2
   8328a:	f013 0f01 	tst.w	r3, #1
   8328e:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
   83292:	b083      	sub	sp, #12
   83294:	4605      	mov	r5, r0
   83296:	b29a      	uxth	r2, r3
   83298:	d101      	bne.n	8329e <_fputwc_r+0x1a>
   8329a:	0590      	lsls	r0, r2, #22
   8329c:	d51c      	bpl.n	832d8 <_fputwc_r+0x54>
   8329e:	0490      	lsls	r0, r2, #18
   832a0:	d406      	bmi.n	832b0 <_fputwc_r+0x2c>
   832a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
   832a4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   832a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   832ac:	81a3      	strh	r3, [r4, #12]
   832ae:	6662      	str	r2, [r4, #100]	; 0x64
   832b0:	4628      	mov	r0, r5
   832b2:	4622      	mov	r2, r4
   832b4:	f7ff ff9a 	bl	831ec <__fputwc>
   832b8:	6e63      	ldr	r3, [r4, #100]	; 0x64
   832ba:	4605      	mov	r5, r0
   832bc:	07da      	lsls	r2, r3, #31
   832be:	d402      	bmi.n	832c6 <_fputwc_r+0x42>
   832c0:	89a3      	ldrh	r3, [r4, #12]
   832c2:	059b      	lsls	r3, r3, #22
   832c4:	d502      	bpl.n	832cc <_fputwc_r+0x48>
   832c6:	4628      	mov	r0, r5
   832c8:	b003      	add	sp, #12
   832ca:	bd30      	pop	{r4, r5, pc}
   832cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
   832ce:	f000 faf9 	bl	838c4 <__retarget_lock_release_recursive>
   832d2:	4628      	mov	r0, r5
   832d4:	b003      	add	sp, #12
   832d6:	bd30      	pop	{r4, r5, pc}
   832d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
   832da:	9101      	str	r1, [sp, #4]
   832dc:	f000 faf0 	bl	838c0 <__retarget_lock_acquire_recursive>
   832e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   832e4:	9901      	ldr	r1, [sp, #4]
   832e6:	b29a      	uxth	r2, r3
   832e8:	e7d9      	b.n	8329e <_fputwc_r+0x1a>
   832ea:	bf00      	nop

000832ec <_malloc_trim_r>:
   832ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   832ee:	460c      	mov	r4, r1
   832f0:	4f23      	ldr	r7, [pc, #140]	; (83380 <_malloc_trim_r+0x94>)
   832f2:	4606      	mov	r6, r0
   832f4:	f000 feca 	bl	8408c <__malloc_lock>
   832f8:	68bb      	ldr	r3, [r7, #8]
   832fa:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   832fe:	685d      	ldr	r5, [r3, #4]
   83300:	310f      	adds	r1, #15
   83302:	f025 0503 	bic.w	r5, r5, #3
   83306:	4429      	add	r1, r5
   83308:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   8330c:	f021 010f 	bic.w	r1, r1, #15
   83310:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   83314:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   83318:	db07      	blt.n	8332a <_malloc_trim_r+0x3e>
   8331a:	2100      	movs	r1, #0
   8331c:	4630      	mov	r0, r6
   8331e:	f001 f877 	bl	84410 <_sbrk_r>
   83322:	68bb      	ldr	r3, [r7, #8]
   83324:	442b      	add	r3, r5
   83326:	4298      	cmp	r0, r3
   83328:	d004      	beq.n	83334 <_malloc_trim_r+0x48>
   8332a:	4630      	mov	r0, r6
   8332c:	f000 feb4 	bl	84098 <__malloc_unlock>
   83330:	2000      	movs	r0, #0
   83332:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83334:	4261      	negs	r1, r4
   83336:	4630      	mov	r0, r6
   83338:	f001 f86a 	bl	84410 <_sbrk_r>
   8333c:	3001      	adds	r0, #1
   8333e:	d00d      	beq.n	8335c <_malloc_trim_r+0x70>
   83340:	4b10      	ldr	r3, [pc, #64]	; (83384 <_malloc_trim_r+0x98>)
   83342:	68ba      	ldr	r2, [r7, #8]
   83344:	6819      	ldr	r1, [r3, #0]
   83346:	1b2d      	subs	r5, r5, r4
   83348:	f045 0501 	orr.w	r5, r5, #1
   8334c:	4630      	mov	r0, r6
   8334e:	1b09      	subs	r1, r1, r4
   83350:	6055      	str	r5, [r2, #4]
   83352:	6019      	str	r1, [r3, #0]
   83354:	f000 fea0 	bl	84098 <__malloc_unlock>
   83358:	2001      	movs	r0, #1
   8335a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8335c:	2100      	movs	r1, #0
   8335e:	4630      	mov	r0, r6
   83360:	f001 f856 	bl	84410 <_sbrk_r>
   83364:	68ba      	ldr	r2, [r7, #8]
   83366:	1a83      	subs	r3, r0, r2
   83368:	2b0f      	cmp	r3, #15
   8336a:	ddde      	ble.n	8332a <_malloc_trim_r+0x3e>
   8336c:	4c06      	ldr	r4, [pc, #24]	; (83388 <_malloc_trim_r+0x9c>)
   8336e:	4905      	ldr	r1, [pc, #20]	; (83384 <_malloc_trim_r+0x98>)
   83370:	6824      	ldr	r4, [r4, #0]
   83372:	f043 0301 	orr.w	r3, r3, #1
   83376:	1b00      	subs	r0, r0, r4
   83378:	6053      	str	r3, [r2, #4]
   8337a:	6008      	str	r0, [r1, #0]
   8337c:	e7d5      	b.n	8332a <_malloc_trim_r+0x3e>
   8337e:	bf00      	nop
   83380:	200706d0 	.word	0x200706d0
   83384:	20070c00 	.word	0x20070c00
   83388:	20070ad8 	.word	0x20070ad8

0008338c <_free_r>:
   8338c:	2900      	cmp	r1, #0
   8338e:	d044      	beq.n	8341a <_free_r+0x8e>
   83390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83394:	460d      	mov	r5, r1
   83396:	4680      	mov	r8, r0
   83398:	f000 fe78 	bl	8408c <__malloc_lock>
   8339c:	f855 7c04 	ldr.w	r7, [r5, #-4]
   833a0:	4969      	ldr	r1, [pc, #420]	; (83548 <_free_r+0x1bc>)
   833a2:	f1a5 0408 	sub.w	r4, r5, #8
   833a6:	f027 0301 	bic.w	r3, r7, #1
   833aa:	18e2      	adds	r2, r4, r3
   833ac:	688e      	ldr	r6, [r1, #8]
   833ae:	6850      	ldr	r0, [r2, #4]
   833b0:	42b2      	cmp	r2, r6
   833b2:	f020 0003 	bic.w	r0, r0, #3
   833b6:	d05e      	beq.n	83476 <_free_r+0xea>
   833b8:	07fe      	lsls	r6, r7, #31
   833ba:	6050      	str	r0, [r2, #4]
   833bc:	d40b      	bmi.n	833d6 <_free_r+0x4a>
   833be:	f855 7c08 	ldr.w	r7, [r5, #-8]
   833c2:	f101 0e08 	add.w	lr, r1, #8
   833c6:	1be4      	subs	r4, r4, r7
   833c8:	68a5      	ldr	r5, [r4, #8]
   833ca:	443b      	add	r3, r7
   833cc:	4575      	cmp	r5, lr
   833ce:	d06d      	beq.n	834ac <_free_r+0x120>
   833d0:	68e7      	ldr	r7, [r4, #12]
   833d2:	60ef      	str	r7, [r5, #12]
   833d4:	60bd      	str	r5, [r7, #8]
   833d6:	1815      	adds	r5, r2, r0
   833d8:	686d      	ldr	r5, [r5, #4]
   833da:	07ed      	lsls	r5, r5, #31
   833dc:	d53e      	bpl.n	8345c <_free_r+0xd0>
   833de:	f043 0201 	orr.w	r2, r3, #1
   833e2:	6062      	str	r2, [r4, #4]
   833e4:	50e3      	str	r3, [r4, r3]
   833e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   833ea:	d217      	bcs.n	8341c <_free_r+0x90>
   833ec:	2201      	movs	r2, #1
   833ee:	08db      	lsrs	r3, r3, #3
   833f0:	1098      	asrs	r0, r3, #2
   833f2:	684d      	ldr	r5, [r1, #4]
   833f4:	4413      	add	r3, r2
   833f6:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   833fa:	4082      	lsls	r2, r0
   833fc:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
   83400:	432a      	orrs	r2, r5
   83402:	3808      	subs	r0, #8
   83404:	60e0      	str	r0, [r4, #12]
   83406:	60a7      	str	r7, [r4, #8]
   83408:	604a      	str	r2, [r1, #4]
   8340a:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   8340e:	60fc      	str	r4, [r7, #12]
   83410:	4640      	mov	r0, r8
   83412:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83416:	f000 be3f 	b.w	84098 <__malloc_unlock>
   8341a:	4770      	bx	lr
   8341c:	0a5a      	lsrs	r2, r3, #9
   8341e:	2a04      	cmp	r2, #4
   83420:	d852      	bhi.n	834c8 <_free_r+0x13c>
   83422:	099a      	lsrs	r2, r3, #6
   83424:	f102 0739 	add.w	r7, r2, #57	; 0x39
   83428:	00ff      	lsls	r7, r7, #3
   8342a:	f102 0538 	add.w	r5, r2, #56	; 0x38
   8342e:	19c8      	adds	r0, r1, r7
   83430:	59ca      	ldr	r2, [r1, r7]
   83432:	3808      	subs	r0, #8
   83434:	4290      	cmp	r0, r2
   83436:	d04f      	beq.n	834d8 <_free_r+0x14c>
   83438:	6851      	ldr	r1, [r2, #4]
   8343a:	f021 0103 	bic.w	r1, r1, #3
   8343e:	428b      	cmp	r3, r1
   83440:	d232      	bcs.n	834a8 <_free_r+0x11c>
   83442:	6892      	ldr	r2, [r2, #8]
   83444:	4290      	cmp	r0, r2
   83446:	d1f7      	bne.n	83438 <_free_r+0xac>
   83448:	68c3      	ldr	r3, [r0, #12]
   8344a:	60a0      	str	r0, [r4, #8]
   8344c:	60e3      	str	r3, [r4, #12]
   8344e:	609c      	str	r4, [r3, #8]
   83450:	60c4      	str	r4, [r0, #12]
   83452:	4640      	mov	r0, r8
   83454:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83458:	f000 be1e 	b.w	84098 <__malloc_unlock>
   8345c:	6895      	ldr	r5, [r2, #8]
   8345e:	4f3b      	ldr	r7, [pc, #236]	; (8354c <_free_r+0x1c0>)
   83460:	4403      	add	r3, r0
   83462:	42bd      	cmp	r5, r7
   83464:	d040      	beq.n	834e8 <_free_r+0x15c>
   83466:	68d0      	ldr	r0, [r2, #12]
   83468:	f043 0201 	orr.w	r2, r3, #1
   8346c:	60e8      	str	r0, [r5, #12]
   8346e:	6085      	str	r5, [r0, #8]
   83470:	6062      	str	r2, [r4, #4]
   83472:	50e3      	str	r3, [r4, r3]
   83474:	e7b7      	b.n	833e6 <_free_r+0x5a>
   83476:	07ff      	lsls	r7, r7, #31
   83478:	4403      	add	r3, r0
   8347a:	d407      	bmi.n	8348c <_free_r+0x100>
   8347c:	f855 5c08 	ldr.w	r5, [r5, #-8]
   83480:	1b64      	subs	r4, r4, r5
   83482:	68e2      	ldr	r2, [r4, #12]
   83484:	68a0      	ldr	r0, [r4, #8]
   83486:	442b      	add	r3, r5
   83488:	60c2      	str	r2, [r0, #12]
   8348a:	6090      	str	r0, [r2, #8]
   8348c:	4a30      	ldr	r2, [pc, #192]	; (83550 <_free_r+0x1c4>)
   8348e:	f043 0001 	orr.w	r0, r3, #1
   83492:	6812      	ldr	r2, [r2, #0]
   83494:	6060      	str	r0, [r4, #4]
   83496:	4293      	cmp	r3, r2
   83498:	608c      	str	r4, [r1, #8]
   8349a:	d3b9      	bcc.n	83410 <_free_r+0x84>
   8349c:	4b2d      	ldr	r3, [pc, #180]	; (83554 <_free_r+0x1c8>)
   8349e:	4640      	mov	r0, r8
   834a0:	6819      	ldr	r1, [r3, #0]
   834a2:	f7ff ff23 	bl	832ec <_malloc_trim_r>
   834a6:	e7b3      	b.n	83410 <_free_r+0x84>
   834a8:	4610      	mov	r0, r2
   834aa:	e7cd      	b.n	83448 <_free_r+0xbc>
   834ac:	1811      	adds	r1, r2, r0
   834ae:	6849      	ldr	r1, [r1, #4]
   834b0:	07c9      	lsls	r1, r1, #31
   834b2:	d444      	bmi.n	8353e <_free_r+0x1b2>
   834b4:	6891      	ldr	r1, [r2, #8]
   834b6:	4403      	add	r3, r0
   834b8:	68d2      	ldr	r2, [r2, #12]
   834ba:	f043 0001 	orr.w	r0, r3, #1
   834be:	60ca      	str	r2, [r1, #12]
   834c0:	6091      	str	r1, [r2, #8]
   834c2:	6060      	str	r0, [r4, #4]
   834c4:	50e3      	str	r3, [r4, r3]
   834c6:	e7a3      	b.n	83410 <_free_r+0x84>
   834c8:	2a14      	cmp	r2, #20
   834ca:	d816      	bhi.n	834fa <_free_r+0x16e>
   834cc:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   834d0:	00ff      	lsls	r7, r7, #3
   834d2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   834d6:	e7aa      	b.n	8342e <_free_r+0xa2>
   834d8:	2301      	movs	r3, #1
   834da:	10aa      	asrs	r2, r5, #2
   834dc:	684d      	ldr	r5, [r1, #4]
   834de:	4093      	lsls	r3, r2
   834e0:	432b      	orrs	r3, r5
   834e2:	604b      	str	r3, [r1, #4]
   834e4:	4603      	mov	r3, r0
   834e6:	e7b0      	b.n	8344a <_free_r+0xbe>
   834e8:	f043 0201 	orr.w	r2, r3, #1
   834ec:	614c      	str	r4, [r1, #20]
   834ee:	610c      	str	r4, [r1, #16]
   834f0:	60e5      	str	r5, [r4, #12]
   834f2:	60a5      	str	r5, [r4, #8]
   834f4:	6062      	str	r2, [r4, #4]
   834f6:	50e3      	str	r3, [r4, r3]
   834f8:	e78a      	b.n	83410 <_free_r+0x84>
   834fa:	2a54      	cmp	r2, #84	; 0x54
   834fc:	d806      	bhi.n	8350c <_free_r+0x180>
   834fe:	0b1a      	lsrs	r2, r3, #12
   83500:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   83504:	00ff      	lsls	r7, r7, #3
   83506:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   8350a:	e790      	b.n	8342e <_free_r+0xa2>
   8350c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   83510:	d806      	bhi.n	83520 <_free_r+0x194>
   83512:	0bda      	lsrs	r2, r3, #15
   83514:	f102 0778 	add.w	r7, r2, #120	; 0x78
   83518:	00ff      	lsls	r7, r7, #3
   8351a:	f102 0577 	add.w	r5, r2, #119	; 0x77
   8351e:	e786      	b.n	8342e <_free_r+0xa2>
   83520:	f240 5054 	movw	r0, #1364	; 0x554
   83524:	4282      	cmp	r2, r0
   83526:	d806      	bhi.n	83536 <_free_r+0x1aa>
   83528:	0c9a      	lsrs	r2, r3, #18
   8352a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   8352e:	00ff      	lsls	r7, r7, #3
   83530:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   83534:	e77b      	b.n	8342e <_free_r+0xa2>
   83536:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
   8353a:	257e      	movs	r5, #126	; 0x7e
   8353c:	e777      	b.n	8342e <_free_r+0xa2>
   8353e:	f043 0101 	orr.w	r1, r3, #1
   83542:	6061      	str	r1, [r4, #4]
   83544:	6013      	str	r3, [r2, #0]
   83546:	e763      	b.n	83410 <_free_r+0x84>
   83548:	200706d0 	.word	0x200706d0
   8354c:	200706d8 	.word	0x200706d8
   83550:	20070adc 	.word	0x20070adc
   83554:	20070c30 	.word	0x20070c30

00083558 <__sfvwrite_r>:
   83558:	6893      	ldr	r3, [r2, #8]
   8355a:	2b00      	cmp	r3, #0
   8355c:	d071      	beq.n	83642 <__sfvwrite_r+0xea>
   8355e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83562:	898b      	ldrh	r3, [r1, #12]
   83564:	b083      	sub	sp, #12
   83566:	460c      	mov	r4, r1
   83568:	0719      	lsls	r1, r3, #28
   8356a:	9000      	str	r0, [sp, #0]
   8356c:	4616      	mov	r6, r2
   8356e:	d525      	bpl.n	835bc <__sfvwrite_r+0x64>
   83570:	6922      	ldr	r2, [r4, #16]
   83572:	b31a      	cbz	r2, 835bc <__sfvwrite_r+0x64>
   83574:	f013 0002 	ands.w	r0, r3, #2
   83578:	6835      	ldr	r5, [r6, #0]
   8357a:	d02b      	beq.n	835d4 <__sfvwrite_r+0x7c>
   8357c:	f04f 0900 	mov.w	r9, #0
   83580:	46b0      	mov	r8, r6
   83582:	464f      	mov	r7, r9
   83584:	f8df a2c0 	ldr.w	sl, [pc, #704]	; 83848 <__sfvwrite_r+0x2f0>
   83588:	2f00      	cmp	r7, #0
   8358a:	d055      	beq.n	83638 <__sfvwrite_r+0xe0>
   8358c:	4557      	cmp	r7, sl
   8358e:	463b      	mov	r3, r7
   83590:	464a      	mov	r2, r9
   83592:	bf28      	it	cs
   83594:	4653      	movcs	r3, sl
   83596:	69e1      	ldr	r1, [r4, #28]
   83598:	9800      	ldr	r0, [sp, #0]
   8359a:	6a66      	ldr	r6, [r4, #36]	; 0x24
   8359c:	47b0      	blx	r6
   8359e:	2800      	cmp	r0, #0
   835a0:	dd56      	ble.n	83650 <__sfvwrite_r+0xf8>
   835a2:	f8d8 3008 	ldr.w	r3, [r8, #8]
   835a6:	4481      	add	r9, r0
   835a8:	1a1b      	subs	r3, r3, r0
   835aa:	1a3f      	subs	r7, r7, r0
   835ac:	f8c8 3008 	str.w	r3, [r8, #8]
   835b0:	2b00      	cmp	r3, #0
   835b2:	d1e9      	bne.n	83588 <__sfvwrite_r+0x30>
   835b4:	2000      	movs	r0, #0
   835b6:	b003      	add	sp, #12
   835b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   835bc:	4621      	mov	r1, r4
   835be:	9800      	ldr	r0, [sp, #0]
   835c0:	f7ff fc56 	bl	82e70 <__swsetup_r>
   835c4:	2800      	cmp	r0, #0
   835c6:	f040 8135 	bne.w	83834 <__sfvwrite_r+0x2dc>
   835ca:	89a3      	ldrh	r3, [r4, #12]
   835cc:	6835      	ldr	r5, [r6, #0]
   835ce:	f013 0002 	ands.w	r0, r3, #2
   835d2:	d1d3      	bne.n	8357c <__sfvwrite_r+0x24>
   835d4:	f013 0901 	ands.w	r9, r3, #1
   835d8:	d144      	bne.n	83664 <__sfvwrite_r+0x10c>
   835da:	464f      	mov	r7, r9
   835dc:	9601      	str	r6, [sp, #4]
   835de:	b337      	cbz	r7, 8362e <__sfvwrite_r+0xd6>
   835e0:	059a      	lsls	r2, r3, #22
   835e2:	f8d4 8008 	ldr.w	r8, [r4, #8]
   835e6:	f140 8085 	bpl.w	836f4 <__sfvwrite_r+0x19c>
   835ea:	4547      	cmp	r7, r8
   835ec:	46c3      	mov	fp, r8
   835ee:	f0c0 80ad 	bcc.w	8374c <__sfvwrite_r+0x1f4>
   835f2:	f413 6f90 	tst.w	r3, #1152	; 0x480
   835f6:	f040 80ae 	bne.w	83756 <__sfvwrite_r+0x1fe>
   835fa:	46ba      	mov	sl, r7
   835fc:	6820      	ldr	r0, [r4, #0]
   835fe:	465a      	mov	r2, fp
   83600:	4649      	mov	r1, r9
   83602:	f000 fcdf 	bl	83fc4 <memmove>
   83606:	68a2      	ldr	r2, [r4, #8]
   83608:	6823      	ldr	r3, [r4, #0]
   8360a:	eba2 0208 	sub.w	r2, r2, r8
   8360e:	445b      	add	r3, fp
   83610:	60a2      	str	r2, [r4, #8]
   83612:	6023      	str	r3, [r4, #0]
   83614:	9a01      	ldr	r2, [sp, #4]
   83616:	44d1      	add	r9, sl
   83618:	6893      	ldr	r3, [r2, #8]
   8361a:	eba7 070a 	sub.w	r7, r7, sl
   8361e:	eba3 030a 	sub.w	r3, r3, sl
   83622:	6093      	str	r3, [r2, #8]
   83624:	2b00      	cmp	r3, #0
   83626:	d0c5      	beq.n	835b4 <__sfvwrite_r+0x5c>
   83628:	89a3      	ldrh	r3, [r4, #12]
   8362a:	2f00      	cmp	r7, #0
   8362c:	d1d8      	bne.n	835e0 <__sfvwrite_r+0x88>
   8362e:	f8d5 9000 	ldr.w	r9, [r5]
   83632:	686f      	ldr	r7, [r5, #4]
   83634:	3508      	adds	r5, #8
   83636:	e7d2      	b.n	835de <__sfvwrite_r+0x86>
   83638:	f8d5 9000 	ldr.w	r9, [r5]
   8363c:	686f      	ldr	r7, [r5, #4]
   8363e:	3508      	adds	r5, #8
   83640:	e7a2      	b.n	83588 <__sfvwrite_r+0x30>
   83642:	2000      	movs	r0, #0
   83644:	4770      	bx	lr
   83646:	4621      	mov	r1, r4
   83648:	9800      	ldr	r0, [sp, #0]
   8364a:	f7ff fd21 	bl	83090 <_fflush_r>
   8364e:	b378      	cbz	r0, 836b0 <__sfvwrite_r+0x158>
   83650:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83654:	f04f 30ff 	mov.w	r0, #4294967295
   83658:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8365c:	81a3      	strh	r3, [r4, #12]
   8365e:	b003      	add	sp, #12
   83660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83664:	4681      	mov	r9, r0
   83666:	4633      	mov	r3, r6
   83668:	464e      	mov	r6, r9
   8366a:	46a8      	mov	r8, r5
   8366c:	469a      	mov	sl, r3
   8366e:	464d      	mov	r5, r9
   83670:	b356      	cbz	r6, 836c8 <__sfvwrite_r+0x170>
   83672:	2800      	cmp	r0, #0
   83674:	d032      	beq.n	836dc <__sfvwrite_r+0x184>
   83676:	45b1      	cmp	r9, r6
   83678:	46cb      	mov	fp, r9
   8367a:	bf28      	it	cs
   8367c:	46b3      	movcs	fp, r6
   8367e:	6820      	ldr	r0, [r4, #0]
   83680:	6923      	ldr	r3, [r4, #16]
   83682:	465f      	mov	r7, fp
   83684:	4298      	cmp	r0, r3
   83686:	6962      	ldr	r2, [r4, #20]
   83688:	d904      	bls.n	83694 <__sfvwrite_r+0x13c>
   8368a:	68a3      	ldr	r3, [r4, #8]
   8368c:	4413      	add	r3, r2
   8368e:	459b      	cmp	fp, r3
   83690:	f300 80a8 	bgt.w	837e4 <__sfvwrite_r+0x28c>
   83694:	4593      	cmp	fp, r2
   83696:	db4d      	blt.n	83734 <__sfvwrite_r+0x1dc>
   83698:	4613      	mov	r3, r2
   8369a:	6a67      	ldr	r7, [r4, #36]	; 0x24
   8369c:	462a      	mov	r2, r5
   8369e:	69e1      	ldr	r1, [r4, #28]
   836a0:	9800      	ldr	r0, [sp, #0]
   836a2:	47b8      	blx	r7
   836a4:	1e07      	subs	r7, r0, #0
   836a6:	ddd3      	ble.n	83650 <__sfvwrite_r+0xf8>
   836a8:	ebb9 0907 	subs.w	r9, r9, r7
   836ac:	d0cb      	beq.n	83646 <__sfvwrite_r+0xee>
   836ae:	2001      	movs	r0, #1
   836b0:	f8da 3008 	ldr.w	r3, [sl, #8]
   836b4:	443d      	add	r5, r7
   836b6:	1bdb      	subs	r3, r3, r7
   836b8:	1bf6      	subs	r6, r6, r7
   836ba:	f8ca 3008 	str.w	r3, [sl, #8]
   836be:	2b00      	cmp	r3, #0
   836c0:	f43f af78 	beq.w	835b4 <__sfvwrite_r+0x5c>
   836c4:	2e00      	cmp	r6, #0
   836c6:	d1d4      	bne.n	83672 <__sfvwrite_r+0x11a>
   836c8:	f108 0308 	add.w	r3, r8, #8
   836cc:	f853 6c04 	ldr.w	r6, [r3, #-4]
   836d0:	4698      	mov	r8, r3
   836d2:	f853 5c08 	ldr.w	r5, [r3, #-8]
   836d6:	3308      	adds	r3, #8
   836d8:	2e00      	cmp	r6, #0
   836da:	d0f7      	beq.n	836cc <__sfvwrite_r+0x174>
   836dc:	4632      	mov	r2, r6
   836de:	210a      	movs	r1, #10
   836e0:	4628      	mov	r0, r5
   836e2:	f000 fc29 	bl	83f38 <memchr>
   836e6:	2800      	cmp	r0, #0
   836e8:	f000 80a1 	beq.w	8382e <__sfvwrite_r+0x2d6>
   836ec:	3001      	adds	r0, #1
   836ee:	eba0 0905 	sub.w	r9, r0, r5
   836f2:	e7c0      	b.n	83676 <__sfvwrite_r+0x11e>
   836f4:	6820      	ldr	r0, [r4, #0]
   836f6:	6923      	ldr	r3, [r4, #16]
   836f8:	4298      	cmp	r0, r3
   836fa:	d802      	bhi.n	83702 <__sfvwrite_r+0x1aa>
   836fc:	6963      	ldr	r3, [r4, #20]
   836fe:	429f      	cmp	r7, r3
   83700:	d25d      	bcs.n	837be <__sfvwrite_r+0x266>
   83702:	45b8      	cmp	r8, r7
   83704:	bf28      	it	cs
   83706:	46b8      	movcs	r8, r7
   83708:	4649      	mov	r1, r9
   8370a:	4642      	mov	r2, r8
   8370c:	f000 fc5a 	bl	83fc4 <memmove>
   83710:	68a3      	ldr	r3, [r4, #8]
   83712:	6822      	ldr	r2, [r4, #0]
   83714:	eba3 0308 	sub.w	r3, r3, r8
   83718:	4442      	add	r2, r8
   8371a:	60a3      	str	r3, [r4, #8]
   8371c:	6022      	str	r2, [r4, #0]
   8371e:	b10b      	cbz	r3, 83724 <__sfvwrite_r+0x1cc>
   83720:	46c2      	mov	sl, r8
   83722:	e777      	b.n	83614 <__sfvwrite_r+0xbc>
   83724:	4621      	mov	r1, r4
   83726:	9800      	ldr	r0, [sp, #0]
   83728:	f7ff fcb2 	bl	83090 <_fflush_r>
   8372c:	2800      	cmp	r0, #0
   8372e:	d18f      	bne.n	83650 <__sfvwrite_r+0xf8>
   83730:	46c2      	mov	sl, r8
   83732:	e76f      	b.n	83614 <__sfvwrite_r+0xbc>
   83734:	465a      	mov	r2, fp
   83736:	4629      	mov	r1, r5
   83738:	f000 fc44 	bl	83fc4 <memmove>
   8373c:	68a2      	ldr	r2, [r4, #8]
   8373e:	6823      	ldr	r3, [r4, #0]
   83740:	eba2 020b 	sub.w	r2, r2, fp
   83744:	445b      	add	r3, fp
   83746:	60a2      	str	r2, [r4, #8]
   83748:	6023      	str	r3, [r4, #0]
   8374a:	e7ad      	b.n	836a8 <__sfvwrite_r+0x150>
   8374c:	46b8      	mov	r8, r7
   8374e:	46ba      	mov	sl, r7
   83750:	46bb      	mov	fp, r7
   83752:	6820      	ldr	r0, [r4, #0]
   83754:	e753      	b.n	835fe <__sfvwrite_r+0xa6>
   83756:	6962      	ldr	r2, [r4, #20]
   83758:	6820      	ldr	r0, [r4, #0]
   8375a:	6921      	ldr	r1, [r4, #16]
   8375c:	eb02 0842 	add.w	r8, r2, r2, lsl #1
   83760:	eba0 0a01 	sub.w	sl, r0, r1
   83764:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
   83768:	f10a 0001 	add.w	r0, sl, #1
   8376c:	ea4f 0868 	mov.w	r8, r8, asr #1
   83770:	4438      	add	r0, r7
   83772:	4540      	cmp	r0, r8
   83774:	4642      	mov	r2, r8
   83776:	bf84      	itt	hi
   83778:	4680      	movhi	r8, r0
   8377a:	4642      	movhi	r2, r8
   8377c:	055b      	lsls	r3, r3, #21
   8377e:	d544      	bpl.n	8380a <__sfvwrite_r+0x2b2>
   83780:	4611      	mov	r1, r2
   83782:	9800      	ldr	r0, [sp, #0]
   83784:	f000 f920 	bl	839c8 <_malloc_r>
   83788:	4683      	mov	fp, r0
   8378a:	2800      	cmp	r0, #0
   8378c:	d055      	beq.n	8383a <__sfvwrite_r+0x2e2>
   8378e:	4652      	mov	r2, sl
   83790:	6921      	ldr	r1, [r4, #16]
   83792:	f7fe fae3 	bl	81d5c <memcpy>
   83796:	89a3      	ldrh	r3, [r4, #12]
   83798:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
   8379c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   837a0:	81a3      	strh	r3, [r4, #12]
   837a2:	eb0b 000a 	add.w	r0, fp, sl
   837a6:	eba8 030a 	sub.w	r3, r8, sl
   837aa:	f8c4 b010 	str.w	fp, [r4, #16]
   837ae:	f8c4 8014 	str.w	r8, [r4, #20]
   837b2:	6020      	str	r0, [r4, #0]
   837b4:	60a3      	str	r3, [r4, #8]
   837b6:	46b8      	mov	r8, r7
   837b8:	46ba      	mov	sl, r7
   837ba:	46bb      	mov	fp, r7
   837bc:	e71f      	b.n	835fe <__sfvwrite_r+0xa6>
   837be:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   837c2:	42ba      	cmp	r2, r7
   837c4:	bf28      	it	cs
   837c6:	463a      	movcs	r2, r7
   837c8:	fb92 f2f3 	sdiv	r2, r2, r3
   837cc:	69e1      	ldr	r1, [r4, #28]
   837ce:	fb03 f302 	mul.w	r3, r3, r2
   837d2:	9800      	ldr	r0, [sp, #0]
   837d4:	464a      	mov	r2, r9
   837d6:	6a66      	ldr	r6, [r4, #36]	; 0x24
   837d8:	47b0      	blx	r6
   837da:	f1b0 0a00 	subs.w	sl, r0, #0
   837de:	f73f af19 	bgt.w	83614 <__sfvwrite_r+0xbc>
   837e2:	e735      	b.n	83650 <__sfvwrite_r+0xf8>
   837e4:	461a      	mov	r2, r3
   837e6:	4629      	mov	r1, r5
   837e8:	9301      	str	r3, [sp, #4]
   837ea:	f000 fbeb 	bl	83fc4 <memmove>
   837ee:	6822      	ldr	r2, [r4, #0]
   837f0:	9b01      	ldr	r3, [sp, #4]
   837f2:	4621      	mov	r1, r4
   837f4:	441a      	add	r2, r3
   837f6:	6022      	str	r2, [r4, #0]
   837f8:	9800      	ldr	r0, [sp, #0]
   837fa:	f7ff fc49 	bl	83090 <_fflush_r>
   837fe:	9b01      	ldr	r3, [sp, #4]
   83800:	2800      	cmp	r0, #0
   83802:	f47f af25 	bne.w	83650 <__sfvwrite_r+0xf8>
   83806:	461f      	mov	r7, r3
   83808:	e74e      	b.n	836a8 <__sfvwrite_r+0x150>
   8380a:	9800      	ldr	r0, [sp, #0]
   8380c:	f000 fc4a 	bl	840a4 <_realloc_r>
   83810:	4683      	mov	fp, r0
   83812:	2800      	cmp	r0, #0
   83814:	d1c5      	bne.n	837a2 <__sfvwrite_r+0x24a>
   83816:	9d00      	ldr	r5, [sp, #0]
   83818:	6921      	ldr	r1, [r4, #16]
   8381a:	4628      	mov	r0, r5
   8381c:	f7ff fdb6 	bl	8338c <_free_r>
   83820:	220c      	movs	r2, #12
   83822:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83826:	602a      	str	r2, [r5, #0]
   83828:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   8382c:	e712      	b.n	83654 <__sfvwrite_r+0xfc>
   8382e:	f106 0901 	add.w	r9, r6, #1
   83832:	e720      	b.n	83676 <__sfvwrite_r+0x11e>
   83834:	f04f 30ff 	mov.w	r0, #4294967295
   83838:	e6bd      	b.n	835b6 <__sfvwrite_r+0x5e>
   8383a:	220c      	movs	r2, #12
   8383c:	9900      	ldr	r1, [sp, #0]
   8383e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83842:	600a      	str	r2, [r1, #0]
   83844:	e706      	b.n	83654 <__sfvwrite_r+0xfc>
   83846:	bf00      	nop
   83848:	7ffffc00 	.word	0x7ffffc00

0008384c <_fwalk_reent>:
   8384c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   83850:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   83854:	d01e      	beq.n	83894 <_fwalk_reent+0x48>
   83856:	4688      	mov	r8, r1
   83858:	4607      	mov	r7, r0
   8385a:	f04f 0900 	mov.w	r9, #0
   8385e:	6875      	ldr	r5, [r6, #4]
   83860:	68b4      	ldr	r4, [r6, #8]
   83862:	3d01      	subs	r5, #1
   83864:	d410      	bmi.n	83888 <_fwalk_reent+0x3c>
   83866:	89a3      	ldrh	r3, [r4, #12]
   83868:	3d01      	subs	r5, #1
   8386a:	2b01      	cmp	r3, #1
   8386c:	d908      	bls.n	83880 <_fwalk_reent+0x34>
   8386e:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   83872:	3301      	adds	r3, #1
   83874:	d004      	beq.n	83880 <_fwalk_reent+0x34>
   83876:	4621      	mov	r1, r4
   83878:	4638      	mov	r0, r7
   8387a:	47c0      	blx	r8
   8387c:	ea49 0900 	orr.w	r9, r9, r0
   83880:	1c6b      	adds	r3, r5, #1
   83882:	f104 0468 	add.w	r4, r4, #104	; 0x68
   83886:	d1ee      	bne.n	83866 <_fwalk_reent+0x1a>
   83888:	6836      	ldr	r6, [r6, #0]
   8388a:	2e00      	cmp	r6, #0
   8388c:	d1e7      	bne.n	8385e <_fwalk_reent+0x12>
   8388e:	4648      	mov	r0, r9
   83890:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83894:	46b1      	mov	r9, r6
   83896:	4648      	mov	r0, r9
   83898:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0008389c <__locale_mb_cur_max>:
   8389c:	4b04      	ldr	r3, [pc, #16]	; (838b0 <__locale_mb_cur_max+0x14>)
   8389e:	4a05      	ldr	r2, [pc, #20]	; (838b4 <__locale_mb_cur_max+0x18>)
   838a0:	681b      	ldr	r3, [r3, #0]
   838a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   838a4:	2b00      	cmp	r3, #0
   838a6:	bf08      	it	eq
   838a8:	4613      	moveq	r3, r2
   838aa:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
   838ae:	4770      	bx	lr
   838b0:	20070134 	.word	0x20070134
   838b4:	20070564 	.word	0x20070564

000838b8 <__retarget_lock_init_recursive>:
   838b8:	4770      	bx	lr
   838ba:	bf00      	nop

000838bc <__retarget_lock_close_recursive>:
   838bc:	4770      	bx	lr
   838be:	bf00      	nop

000838c0 <__retarget_lock_acquire_recursive>:
   838c0:	4770      	bx	lr
   838c2:	bf00      	nop

000838c4 <__retarget_lock_release_recursive>:
   838c4:	4770      	bx	lr
   838c6:	bf00      	nop

000838c8 <__swhatbuf_r>:
   838c8:	b570      	push	{r4, r5, r6, lr}
   838ca:	460c      	mov	r4, r1
   838cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   838d0:	b090      	sub	sp, #64	; 0x40
   838d2:	2900      	cmp	r1, #0
   838d4:	4615      	mov	r5, r2
   838d6:	461e      	mov	r6, r3
   838d8:	db14      	blt.n	83904 <__swhatbuf_r+0x3c>
   838da:	aa01      	add	r2, sp, #4
   838dc:	f000 ff68 	bl	847b0 <_fstat_r>
   838e0:	2800      	cmp	r0, #0
   838e2:	db0f      	blt.n	83904 <__swhatbuf_r+0x3c>
   838e4:	9a02      	ldr	r2, [sp, #8]
   838e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
   838ea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   838ee:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   838f2:	fab2 f282 	clz	r2, r2
   838f6:	f44f 6000 	mov.w	r0, #2048	; 0x800
   838fa:	0952      	lsrs	r2, r2, #5
   838fc:	6032      	str	r2, [r6, #0]
   838fe:	602b      	str	r3, [r5, #0]
   83900:	b010      	add	sp, #64	; 0x40
   83902:	bd70      	pop	{r4, r5, r6, pc}
   83904:	2300      	movs	r3, #0
   83906:	89a2      	ldrh	r2, [r4, #12]
   83908:	6033      	str	r3, [r6, #0]
   8390a:	f012 0080 	ands.w	r0, r2, #128	; 0x80
   8390e:	d004      	beq.n	8391a <__swhatbuf_r+0x52>
   83910:	2240      	movs	r2, #64	; 0x40
   83912:	4618      	mov	r0, r3
   83914:	602a      	str	r2, [r5, #0]
   83916:	b010      	add	sp, #64	; 0x40
   83918:	bd70      	pop	{r4, r5, r6, pc}
   8391a:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8391e:	602b      	str	r3, [r5, #0]
   83920:	b010      	add	sp, #64	; 0x40
   83922:	bd70      	pop	{r4, r5, r6, pc}

00083924 <__smakebuf_r>:
   83924:	898a      	ldrh	r2, [r1, #12]
   83926:	460b      	mov	r3, r1
   83928:	0792      	lsls	r2, r2, #30
   8392a:	d506      	bpl.n	8393a <__smakebuf_r+0x16>
   8392c:	2101      	movs	r1, #1
   8392e:	f103 0243 	add.w	r2, r3, #67	; 0x43
   83932:	6159      	str	r1, [r3, #20]
   83934:	601a      	str	r2, [r3, #0]
   83936:	611a      	str	r2, [r3, #16]
   83938:	4770      	bx	lr
   8393a:	b5f0      	push	{r4, r5, r6, r7, lr}
   8393c:	b083      	sub	sp, #12
   8393e:	ab01      	add	r3, sp, #4
   83940:	466a      	mov	r2, sp
   83942:	460c      	mov	r4, r1
   83944:	4606      	mov	r6, r0
   83946:	f7ff ffbf 	bl	838c8 <__swhatbuf_r>
   8394a:	9900      	ldr	r1, [sp, #0]
   8394c:	4605      	mov	r5, r0
   8394e:	4630      	mov	r0, r6
   83950:	f000 f83a 	bl	839c8 <_malloc_r>
   83954:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83958:	b1d8      	cbz	r0, 83992 <__smakebuf_r+0x6e>
   8395a:	e89d 0006 	ldmia.w	sp, {r1, r2}
   8395e:	4f15      	ldr	r7, [pc, #84]	; (839b4 <__smakebuf_r+0x90>)
   83960:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   83964:	63f7      	str	r7, [r6, #60]	; 0x3c
   83966:	81a3      	strh	r3, [r4, #12]
   83968:	6020      	str	r0, [r4, #0]
   8396a:	6120      	str	r0, [r4, #16]
   8396c:	6161      	str	r1, [r4, #20]
   8396e:	b91a      	cbnz	r2, 83978 <__smakebuf_r+0x54>
   83970:	432b      	orrs	r3, r5
   83972:	81a3      	strh	r3, [r4, #12]
   83974:	b003      	add	sp, #12
   83976:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83978:	4630      	mov	r0, r6
   8397a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8397e:	f000 ff2b 	bl	847d8 <_isatty_r>
   83982:	b1a0      	cbz	r0, 839ae <__smakebuf_r+0x8a>
   83984:	89a3      	ldrh	r3, [r4, #12]
   83986:	f023 0303 	bic.w	r3, r3, #3
   8398a:	f043 0301 	orr.w	r3, r3, #1
   8398e:	b21b      	sxth	r3, r3
   83990:	e7ee      	b.n	83970 <__smakebuf_r+0x4c>
   83992:	059a      	lsls	r2, r3, #22
   83994:	d4ee      	bmi.n	83974 <__smakebuf_r+0x50>
   83996:	2101      	movs	r1, #1
   83998:	f023 0303 	bic.w	r3, r3, #3
   8399c:	f104 0243 	add.w	r2, r4, #67	; 0x43
   839a0:	f043 0302 	orr.w	r3, r3, #2
   839a4:	81a3      	strh	r3, [r4, #12]
   839a6:	6161      	str	r1, [r4, #20]
   839a8:	6022      	str	r2, [r4, #0]
   839aa:	6122      	str	r2, [r4, #16]
   839ac:	e7e2      	b.n	83974 <__smakebuf_r+0x50>
   839ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   839b2:	e7dd      	b.n	83970 <__smakebuf_r+0x4c>
   839b4:	000830e5 	.word	0x000830e5

000839b8 <malloc>:
   839b8:	4b02      	ldr	r3, [pc, #8]	; (839c4 <malloc+0xc>)
   839ba:	4601      	mov	r1, r0
   839bc:	6818      	ldr	r0, [r3, #0]
   839be:	f000 b803 	b.w	839c8 <_malloc_r>
   839c2:	bf00      	nop
   839c4:	20070134 	.word	0x20070134

000839c8 <_malloc_r>:
   839c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   839cc:	f101 060b 	add.w	r6, r1, #11
   839d0:	2e16      	cmp	r6, #22
   839d2:	b083      	sub	sp, #12
   839d4:	4605      	mov	r5, r0
   839d6:	f240 809e 	bls.w	83b16 <_malloc_r+0x14e>
   839da:	f036 0607 	bics.w	r6, r6, #7
   839de:	f100 80bd 	bmi.w	83b5c <_malloc_r+0x194>
   839e2:	42b1      	cmp	r1, r6
   839e4:	f200 80ba 	bhi.w	83b5c <_malloc_r+0x194>
   839e8:	f000 fb50 	bl	8408c <__malloc_lock>
   839ec:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   839f0:	f0c0 8285 	bcc.w	83efe <_malloc_r+0x536>
   839f4:	0a73      	lsrs	r3, r6, #9
   839f6:	f000 80b8 	beq.w	83b6a <_malloc_r+0x1a2>
   839fa:	2b04      	cmp	r3, #4
   839fc:	f200 816c 	bhi.w	83cd8 <_malloc_r+0x310>
   83a00:	09b3      	lsrs	r3, r6, #6
   83a02:	f103 0039 	add.w	r0, r3, #57	; 0x39
   83a06:	f103 0e38 	add.w	lr, r3, #56	; 0x38
   83a0a:	00c1      	lsls	r1, r0, #3
   83a0c:	4fb8      	ldr	r7, [pc, #736]	; (83cf0 <_malloc_r+0x328>)
   83a0e:	4439      	add	r1, r7
   83a10:	684c      	ldr	r4, [r1, #4]
   83a12:	3908      	subs	r1, #8
   83a14:	42a1      	cmp	r1, r4
   83a16:	d106      	bne.n	83a26 <_malloc_r+0x5e>
   83a18:	e00c      	b.n	83a34 <_malloc_r+0x6c>
   83a1a:	2a00      	cmp	r2, #0
   83a1c:	f280 80ab 	bge.w	83b76 <_malloc_r+0x1ae>
   83a20:	68e4      	ldr	r4, [r4, #12]
   83a22:	42a1      	cmp	r1, r4
   83a24:	d006      	beq.n	83a34 <_malloc_r+0x6c>
   83a26:	6863      	ldr	r3, [r4, #4]
   83a28:	f023 0303 	bic.w	r3, r3, #3
   83a2c:	1b9a      	subs	r2, r3, r6
   83a2e:	2a0f      	cmp	r2, #15
   83a30:	ddf3      	ble.n	83a1a <_malloc_r+0x52>
   83a32:	4670      	mov	r0, lr
   83a34:	693c      	ldr	r4, [r7, #16]
   83a36:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 83d04 <_malloc_r+0x33c>
   83a3a:	4574      	cmp	r4, lr
   83a3c:	f000 819e 	beq.w	83d7c <_malloc_r+0x3b4>
   83a40:	6863      	ldr	r3, [r4, #4]
   83a42:	f023 0303 	bic.w	r3, r3, #3
   83a46:	1b9a      	subs	r2, r3, r6
   83a48:	2a0f      	cmp	r2, #15
   83a4a:	f300 8183 	bgt.w	83d54 <_malloc_r+0x38c>
   83a4e:	2a00      	cmp	r2, #0
   83a50:	f8c7 e014 	str.w	lr, [r7, #20]
   83a54:	f8c7 e010 	str.w	lr, [r7, #16]
   83a58:	f280 8091 	bge.w	83b7e <_malloc_r+0x1b6>
   83a5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   83a60:	f080 8154 	bcs.w	83d0c <_malloc_r+0x344>
   83a64:	2201      	movs	r2, #1
   83a66:	08db      	lsrs	r3, r3, #3
   83a68:	6879      	ldr	r1, [r7, #4]
   83a6a:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   83a6e:	4413      	add	r3, r2
   83a70:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
   83a74:	fa02 f20c 	lsl.w	r2, r2, ip
   83a78:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
   83a7c:	430a      	orrs	r2, r1
   83a7e:	f1ac 0108 	sub.w	r1, ip, #8
   83a82:	60e1      	str	r1, [r4, #12]
   83a84:	f8c4 8008 	str.w	r8, [r4, #8]
   83a88:	607a      	str	r2, [r7, #4]
   83a8a:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   83a8e:	f8c8 400c 	str.w	r4, [r8, #12]
   83a92:	2401      	movs	r4, #1
   83a94:	1083      	asrs	r3, r0, #2
   83a96:	409c      	lsls	r4, r3
   83a98:	4294      	cmp	r4, r2
   83a9a:	d87d      	bhi.n	83b98 <_malloc_r+0x1d0>
   83a9c:	4214      	tst	r4, r2
   83a9e:	d106      	bne.n	83aae <_malloc_r+0xe6>
   83aa0:	f020 0003 	bic.w	r0, r0, #3
   83aa4:	0064      	lsls	r4, r4, #1
   83aa6:	4214      	tst	r4, r2
   83aa8:	f100 0004 	add.w	r0, r0, #4
   83aac:	d0fa      	beq.n	83aa4 <_malloc_r+0xdc>
   83aae:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   83ab2:	46cc      	mov	ip, r9
   83ab4:	4680      	mov	r8, r0
   83ab6:	f8dc 300c 	ldr.w	r3, [ip, #12]
   83aba:	459c      	cmp	ip, r3
   83abc:	d107      	bne.n	83ace <_malloc_r+0x106>
   83abe:	e15f      	b.n	83d80 <_malloc_r+0x3b8>
   83ac0:	2a00      	cmp	r2, #0
   83ac2:	f280 816d 	bge.w	83da0 <_malloc_r+0x3d8>
   83ac6:	68db      	ldr	r3, [r3, #12]
   83ac8:	459c      	cmp	ip, r3
   83aca:	f000 8159 	beq.w	83d80 <_malloc_r+0x3b8>
   83ace:	6859      	ldr	r1, [r3, #4]
   83ad0:	f021 0103 	bic.w	r1, r1, #3
   83ad4:	1b8a      	subs	r2, r1, r6
   83ad6:	2a0f      	cmp	r2, #15
   83ad8:	ddf2      	ble.n	83ac0 <_malloc_r+0xf8>
   83ada:	68dc      	ldr	r4, [r3, #12]
   83adc:	f8d3 c008 	ldr.w	ip, [r3, #8]
   83ae0:	f046 0801 	orr.w	r8, r6, #1
   83ae4:	4628      	mov	r0, r5
   83ae6:	441e      	add	r6, r3
   83ae8:	f042 0501 	orr.w	r5, r2, #1
   83aec:	f8c3 8004 	str.w	r8, [r3, #4]
   83af0:	f8cc 400c 	str.w	r4, [ip, #12]
   83af4:	f8c4 c008 	str.w	ip, [r4, #8]
   83af8:	617e      	str	r6, [r7, #20]
   83afa:	613e      	str	r6, [r7, #16]
   83afc:	f8c6 e00c 	str.w	lr, [r6, #12]
   83b00:	f8c6 e008 	str.w	lr, [r6, #8]
   83b04:	6075      	str	r5, [r6, #4]
   83b06:	505a      	str	r2, [r3, r1]
   83b08:	9300      	str	r3, [sp, #0]
   83b0a:	f000 fac5 	bl	84098 <__malloc_unlock>
   83b0e:	9b00      	ldr	r3, [sp, #0]
   83b10:	f103 0408 	add.w	r4, r3, #8
   83b14:	e01e      	b.n	83b54 <_malloc_r+0x18c>
   83b16:	2910      	cmp	r1, #16
   83b18:	d820      	bhi.n	83b5c <_malloc_r+0x194>
   83b1a:	f000 fab7 	bl	8408c <__malloc_lock>
   83b1e:	2610      	movs	r6, #16
   83b20:	2318      	movs	r3, #24
   83b22:	2002      	movs	r0, #2
   83b24:	4f72      	ldr	r7, [pc, #456]	; (83cf0 <_malloc_r+0x328>)
   83b26:	443b      	add	r3, r7
   83b28:	685c      	ldr	r4, [r3, #4]
   83b2a:	f1a3 0208 	sub.w	r2, r3, #8
   83b2e:	4294      	cmp	r4, r2
   83b30:	f000 812f 	beq.w	83d92 <_malloc_r+0x3ca>
   83b34:	6863      	ldr	r3, [r4, #4]
   83b36:	68e1      	ldr	r1, [r4, #12]
   83b38:	f023 0303 	bic.w	r3, r3, #3
   83b3c:	4423      	add	r3, r4
   83b3e:	685a      	ldr	r2, [r3, #4]
   83b40:	68a6      	ldr	r6, [r4, #8]
   83b42:	f042 0201 	orr.w	r2, r2, #1
   83b46:	60f1      	str	r1, [r6, #12]
   83b48:	4628      	mov	r0, r5
   83b4a:	608e      	str	r6, [r1, #8]
   83b4c:	605a      	str	r2, [r3, #4]
   83b4e:	f000 faa3 	bl	84098 <__malloc_unlock>
   83b52:	3408      	adds	r4, #8
   83b54:	4620      	mov	r0, r4
   83b56:	b003      	add	sp, #12
   83b58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83b5c:	2400      	movs	r4, #0
   83b5e:	230c      	movs	r3, #12
   83b60:	4620      	mov	r0, r4
   83b62:	602b      	str	r3, [r5, #0]
   83b64:	b003      	add	sp, #12
   83b66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83b6a:	2040      	movs	r0, #64	; 0x40
   83b6c:	f44f 7100 	mov.w	r1, #512	; 0x200
   83b70:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
   83b74:	e74a      	b.n	83a0c <_malloc_r+0x44>
   83b76:	4423      	add	r3, r4
   83b78:	685a      	ldr	r2, [r3, #4]
   83b7a:	68e1      	ldr	r1, [r4, #12]
   83b7c:	e7e0      	b.n	83b40 <_malloc_r+0x178>
   83b7e:	4423      	add	r3, r4
   83b80:	685a      	ldr	r2, [r3, #4]
   83b82:	4628      	mov	r0, r5
   83b84:	f042 0201 	orr.w	r2, r2, #1
   83b88:	605a      	str	r2, [r3, #4]
   83b8a:	3408      	adds	r4, #8
   83b8c:	f000 fa84 	bl	84098 <__malloc_unlock>
   83b90:	4620      	mov	r0, r4
   83b92:	b003      	add	sp, #12
   83b94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83b98:	68bc      	ldr	r4, [r7, #8]
   83b9a:	6863      	ldr	r3, [r4, #4]
   83b9c:	f023 0803 	bic.w	r8, r3, #3
   83ba0:	45b0      	cmp	r8, r6
   83ba2:	d304      	bcc.n	83bae <_malloc_r+0x1e6>
   83ba4:	eba8 0306 	sub.w	r3, r8, r6
   83ba8:	2b0f      	cmp	r3, #15
   83baa:	f300 8085 	bgt.w	83cb8 <_malloc_r+0x2f0>
   83bae:	f8df 9158 	ldr.w	r9, [pc, #344]	; 83d08 <_malloc_r+0x340>
   83bb2:	4b50      	ldr	r3, [pc, #320]	; (83cf4 <_malloc_r+0x32c>)
   83bb4:	f8d9 2000 	ldr.w	r2, [r9]
   83bb8:	681b      	ldr	r3, [r3, #0]
   83bba:	3201      	adds	r2, #1
   83bbc:	4433      	add	r3, r6
   83bbe:	eb04 0a08 	add.w	sl, r4, r8
   83bc2:	f000 8154 	beq.w	83e6e <_malloc_r+0x4a6>
   83bc6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   83bca:	330f      	adds	r3, #15
   83bcc:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   83bd0:	f02b 0b0f 	bic.w	fp, fp, #15
   83bd4:	4659      	mov	r1, fp
   83bd6:	4628      	mov	r0, r5
   83bd8:	f000 fc1a 	bl	84410 <_sbrk_r>
   83bdc:	1c41      	adds	r1, r0, #1
   83bde:	4602      	mov	r2, r0
   83be0:	f000 80fb 	beq.w	83dda <_malloc_r+0x412>
   83be4:	4582      	cmp	sl, r0
   83be6:	f200 80f6 	bhi.w	83dd6 <_malloc_r+0x40e>
   83bea:	4b43      	ldr	r3, [pc, #268]	; (83cf8 <_malloc_r+0x330>)
   83bec:	6819      	ldr	r1, [r3, #0]
   83bee:	4459      	add	r1, fp
   83bf0:	6019      	str	r1, [r3, #0]
   83bf2:	f000 814c 	beq.w	83e8e <_malloc_r+0x4c6>
   83bf6:	f8d9 0000 	ldr.w	r0, [r9]
   83bfa:	3001      	adds	r0, #1
   83bfc:	bf1b      	ittet	ne
   83bfe:	eba2 0a0a 	subne.w	sl, r2, sl
   83c02:	4451      	addne	r1, sl
   83c04:	f8c9 2000 	streq.w	r2, [r9]
   83c08:	6019      	strne	r1, [r3, #0]
   83c0a:	f012 0107 	ands.w	r1, r2, #7
   83c0e:	f000 8114 	beq.w	83e3a <_malloc_r+0x472>
   83c12:	f1c1 0008 	rsb	r0, r1, #8
   83c16:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   83c1a:	4402      	add	r2, r0
   83c1c:	3108      	adds	r1, #8
   83c1e:	eb02 090b 	add.w	r9, r2, fp
   83c22:	f3c9 090b 	ubfx	r9, r9, #0, #12
   83c26:	eba1 0909 	sub.w	r9, r1, r9
   83c2a:	4649      	mov	r1, r9
   83c2c:	4628      	mov	r0, r5
   83c2e:	9301      	str	r3, [sp, #4]
   83c30:	9200      	str	r2, [sp, #0]
   83c32:	f000 fbed 	bl	84410 <_sbrk_r>
   83c36:	1c43      	adds	r3, r0, #1
   83c38:	e89d 000c 	ldmia.w	sp, {r2, r3}
   83c3c:	f000 8142 	beq.w	83ec4 <_malloc_r+0x4fc>
   83c40:	1a80      	subs	r0, r0, r2
   83c42:	4448      	add	r0, r9
   83c44:	f040 0001 	orr.w	r0, r0, #1
   83c48:	6819      	ldr	r1, [r3, #0]
   83c4a:	42bc      	cmp	r4, r7
   83c4c:	4449      	add	r1, r9
   83c4e:	60ba      	str	r2, [r7, #8]
   83c50:	6019      	str	r1, [r3, #0]
   83c52:	6050      	str	r0, [r2, #4]
   83c54:	d017      	beq.n	83c86 <_malloc_r+0x2be>
   83c56:	f1b8 0f0f 	cmp.w	r8, #15
   83c5a:	f240 80fa 	bls.w	83e52 <_malloc_r+0x48a>
   83c5e:	f04f 0c05 	mov.w	ip, #5
   83c62:	6862      	ldr	r2, [r4, #4]
   83c64:	f1a8 000c 	sub.w	r0, r8, #12
   83c68:	f020 0007 	bic.w	r0, r0, #7
   83c6c:	f002 0201 	and.w	r2, r2, #1
   83c70:	eb04 0e00 	add.w	lr, r4, r0
   83c74:	4302      	orrs	r2, r0
   83c76:	280f      	cmp	r0, #15
   83c78:	6062      	str	r2, [r4, #4]
   83c7a:	f8ce c004 	str.w	ip, [lr, #4]
   83c7e:	f8ce c008 	str.w	ip, [lr, #8]
   83c82:	f200 8116 	bhi.w	83eb2 <_malloc_r+0x4ea>
   83c86:	4b1d      	ldr	r3, [pc, #116]	; (83cfc <_malloc_r+0x334>)
   83c88:	68bc      	ldr	r4, [r7, #8]
   83c8a:	681a      	ldr	r2, [r3, #0]
   83c8c:	4291      	cmp	r1, r2
   83c8e:	bf88      	it	hi
   83c90:	6019      	strhi	r1, [r3, #0]
   83c92:	4b1b      	ldr	r3, [pc, #108]	; (83d00 <_malloc_r+0x338>)
   83c94:	681a      	ldr	r2, [r3, #0]
   83c96:	4291      	cmp	r1, r2
   83c98:	6862      	ldr	r2, [r4, #4]
   83c9a:	bf88      	it	hi
   83c9c:	6019      	strhi	r1, [r3, #0]
   83c9e:	f022 0203 	bic.w	r2, r2, #3
   83ca2:	4296      	cmp	r6, r2
   83ca4:	eba2 0306 	sub.w	r3, r2, r6
   83ca8:	d801      	bhi.n	83cae <_malloc_r+0x2e6>
   83caa:	2b0f      	cmp	r3, #15
   83cac:	dc04      	bgt.n	83cb8 <_malloc_r+0x2f0>
   83cae:	4628      	mov	r0, r5
   83cb0:	f000 f9f2 	bl	84098 <__malloc_unlock>
   83cb4:	2400      	movs	r4, #0
   83cb6:	e74d      	b.n	83b54 <_malloc_r+0x18c>
   83cb8:	f046 0201 	orr.w	r2, r6, #1
   83cbc:	f043 0301 	orr.w	r3, r3, #1
   83cc0:	4426      	add	r6, r4
   83cc2:	6062      	str	r2, [r4, #4]
   83cc4:	4628      	mov	r0, r5
   83cc6:	60be      	str	r6, [r7, #8]
   83cc8:	3408      	adds	r4, #8
   83cca:	6073      	str	r3, [r6, #4]
   83ccc:	f000 f9e4 	bl	84098 <__malloc_unlock>
   83cd0:	4620      	mov	r0, r4
   83cd2:	b003      	add	sp, #12
   83cd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83cd8:	2b14      	cmp	r3, #20
   83cda:	d970      	bls.n	83dbe <_malloc_r+0x3f6>
   83cdc:	2b54      	cmp	r3, #84	; 0x54
   83cde:	f200 80a2 	bhi.w	83e26 <_malloc_r+0x45e>
   83ce2:	0b33      	lsrs	r3, r6, #12
   83ce4:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   83ce8:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
   83cec:	00c1      	lsls	r1, r0, #3
   83cee:	e68d      	b.n	83a0c <_malloc_r+0x44>
   83cf0:	200706d0 	.word	0x200706d0
   83cf4:	20070c30 	.word	0x20070c30
   83cf8:	20070c00 	.word	0x20070c00
   83cfc:	20070c28 	.word	0x20070c28
   83d00:	20070c2c 	.word	0x20070c2c
   83d04:	200706d8 	.word	0x200706d8
   83d08:	20070ad8 	.word	0x20070ad8
   83d0c:	0a5a      	lsrs	r2, r3, #9
   83d0e:	2a04      	cmp	r2, #4
   83d10:	d95b      	bls.n	83dca <_malloc_r+0x402>
   83d12:	2a14      	cmp	r2, #20
   83d14:	f200 80ae 	bhi.w	83e74 <_malloc_r+0x4ac>
   83d18:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   83d1c:	00c9      	lsls	r1, r1, #3
   83d1e:	325b      	adds	r2, #91	; 0x5b
   83d20:	eb07 0c01 	add.w	ip, r7, r1
   83d24:	5879      	ldr	r1, [r7, r1]
   83d26:	f1ac 0c08 	sub.w	ip, ip, #8
   83d2a:	458c      	cmp	ip, r1
   83d2c:	f000 8088 	beq.w	83e40 <_malloc_r+0x478>
   83d30:	684a      	ldr	r2, [r1, #4]
   83d32:	f022 0203 	bic.w	r2, r2, #3
   83d36:	4293      	cmp	r3, r2
   83d38:	d273      	bcs.n	83e22 <_malloc_r+0x45a>
   83d3a:	6889      	ldr	r1, [r1, #8]
   83d3c:	458c      	cmp	ip, r1
   83d3e:	d1f7      	bne.n	83d30 <_malloc_r+0x368>
   83d40:	f8dc 300c 	ldr.w	r3, [ip, #12]
   83d44:	687a      	ldr	r2, [r7, #4]
   83d46:	60e3      	str	r3, [r4, #12]
   83d48:	f8c4 c008 	str.w	ip, [r4, #8]
   83d4c:	609c      	str	r4, [r3, #8]
   83d4e:	f8cc 400c 	str.w	r4, [ip, #12]
   83d52:	e69e      	b.n	83a92 <_malloc_r+0xca>
   83d54:	f046 0c01 	orr.w	ip, r6, #1
   83d58:	f042 0101 	orr.w	r1, r2, #1
   83d5c:	4426      	add	r6, r4
   83d5e:	f8c4 c004 	str.w	ip, [r4, #4]
   83d62:	4628      	mov	r0, r5
   83d64:	617e      	str	r6, [r7, #20]
   83d66:	613e      	str	r6, [r7, #16]
   83d68:	f8c6 e00c 	str.w	lr, [r6, #12]
   83d6c:	f8c6 e008 	str.w	lr, [r6, #8]
   83d70:	6071      	str	r1, [r6, #4]
   83d72:	50e2      	str	r2, [r4, r3]
   83d74:	f000 f990 	bl	84098 <__malloc_unlock>
   83d78:	3408      	adds	r4, #8
   83d7a:	e6eb      	b.n	83b54 <_malloc_r+0x18c>
   83d7c:	687a      	ldr	r2, [r7, #4]
   83d7e:	e688      	b.n	83a92 <_malloc_r+0xca>
   83d80:	f108 0801 	add.w	r8, r8, #1
   83d84:	f018 0f03 	tst.w	r8, #3
   83d88:	f10c 0c08 	add.w	ip, ip, #8
   83d8c:	f47f ae93 	bne.w	83ab6 <_malloc_r+0xee>
   83d90:	e02d      	b.n	83dee <_malloc_r+0x426>
   83d92:	68dc      	ldr	r4, [r3, #12]
   83d94:	42a3      	cmp	r3, r4
   83d96:	bf08      	it	eq
   83d98:	3002      	addeq	r0, #2
   83d9a:	f43f ae4b 	beq.w	83a34 <_malloc_r+0x6c>
   83d9e:	e6c9      	b.n	83b34 <_malloc_r+0x16c>
   83da0:	461c      	mov	r4, r3
   83da2:	4419      	add	r1, r3
   83da4:	684a      	ldr	r2, [r1, #4]
   83da6:	68db      	ldr	r3, [r3, #12]
   83da8:	f854 6f08 	ldr.w	r6, [r4, #8]!
   83dac:	f042 0201 	orr.w	r2, r2, #1
   83db0:	604a      	str	r2, [r1, #4]
   83db2:	4628      	mov	r0, r5
   83db4:	60f3      	str	r3, [r6, #12]
   83db6:	609e      	str	r6, [r3, #8]
   83db8:	f000 f96e 	bl	84098 <__malloc_unlock>
   83dbc:	e6ca      	b.n	83b54 <_malloc_r+0x18c>
   83dbe:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   83dc2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
   83dc6:	00c1      	lsls	r1, r0, #3
   83dc8:	e620      	b.n	83a0c <_malloc_r+0x44>
   83dca:	099a      	lsrs	r2, r3, #6
   83dcc:	f102 0139 	add.w	r1, r2, #57	; 0x39
   83dd0:	00c9      	lsls	r1, r1, #3
   83dd2:	3238      	adds	r2, #56	; 0x38
   83dd4:	e7a4      	b.n	83d20 <_malloc_r+0x358>
   83dd6:	42bc      	cmp	r4, r7
   83dd8:	d054      	beq.n	83e84 <_malloc_r+0x4bc>
   83dda:	68bc      	ldr	r4, [r7, #8]
   83ddc:	6862      	ldr	r2, [r4, #4]
   83dde:	f022 0203 	bic.w	r2, r2, #3
   83de2:	e75e      	b.n	83ca2 <_malloc_r+0x2da>
   83de4:	f859 3908 	ldr.w	r3, [r9], #-8
   83de8:	4599      	cmp	r9, r3
   83dea:	f040 8086 	bne.w	83efa <_malloc_r+0x532>
   83dee:	f010 0f03 	tst.w	r0, #3
   83df2:	f100 30ff 	add.w	r0, r0, #4294967295
   83df6:	d1f5      	bne.n	83de4 <_malloc_r+0x41c>
   83df8:	687b      	ldr	r3, [r7, #4]
   83dfa:	ea23 0304 	bic.w	r3, r3, r4
   83dfe:	607b      	str	r3, [r7, #4]
   83e00:	0064      	lsls	r4, r4, #1
   83e02:	429c      	cmp	r4, r3
   83e04:	f63f aec8 	bhi.w	83b98 <_malloc_r+0x1d0>
   83e08:	2c00      	cmp	r4, #0
   83e0a:	f43f aec5 	beq.w	83b98 <_malloc_r+0x1d0>
   83e0e:	421c      	tst	r4, r3
   83e10:	4640      	mov	r0, r8
   83e12:	f47f ae4c 	bne.w	83aae <_malloc_r+0xe6>
   83e16:	0064      	lsls	r4, r4, #1
   83e18:	421c      	tst	r4, r3
   83e1a:	f100 0004 	add.w	r0, r0, #4
   83e1e:	d0fa      	beq.n	83e16 <_malloc_r+0x44e>
   83e20:	e645      	b.n	83aae <_malloc_r+0xe6>
   83e22:	468c      	mov	ip, r1
   83e24:	e78c      	b.n	83d40 <_malloc_r+0x378>
   83e26:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   83e2a:	d815      	bhi.n	83e58 <_malloc_r+0x490>
   83e2c:	0bf3      	lsrs	r3, r6, #15
   83e2e:	f103 0078 	add.w	r0, r3, #120	; 0x78
   83e32:	f103 0e77 	add.w	lr, r3, #119	; 0x77
   83e36:	00c1      	lsls	r1, r0, #3
   83e38:	e5e8      	b.n	83a0c <_malloc_r+0x44>
   83e3a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   83e3e:	e6ee      	b.n	83c1e <_malloc_r+0x256>
   83e40:	2101      	movs	r1, #1
   83e42:	687b      	ldr	r3, [r7, #4]
   83e44:	1092      	asrs	r2, r2, #2
   83e46:	fa01 f202 	lsl.w	r2, r1, r2
   83e4a:	431a      	orrs	r2, r3
   83e4c:	607a      	str	r2, [r7, #4]
   83e4e:	4663      	mov	r3, ip
   83e50:	e779      	b.n	83d46 <_malloc_r+0x37e>
   83e52:	2301      	movs	r3, #1
   83e54:	6053      	str	r3, [r2, #4]
   83e56:	e72a      	b.n	83cae <_malloc_r+0x2e6>
   83e58:	f240 5254 	movw	r2, #1364	; 0x554
   83e5c:	4293      	cmp	r3, r2
   83e5e:	d822      	bhi.n	83ea6 <_malloc_r+0x4de>
   83e60:	0cb3      	lsrs	r3, r6, #18
   83e62:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   83e66:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
   83e6a:	00c1      	lsls	r1, r0, #3
   83e6c:	e5ce      	b.n	83a0c <_malloc_r+0x44>
   83e6e:	f103 0b10 	add.w	fp, r3, #16
   83e72:	e6af      	b.n	83bd4 <_malloc_r+0x20c>
   83e74:	2a54      	cmp	r2, #84	; 0x54
   83e76:	d829      	bhi.n	83ecc <_malloc_r+0x504>
   83e78:	0b1a      	lsrs	r2, r3, #12
   83e7a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   83e7e:	00c9      	lsls	r1, r1, #3
   83e80:	326e      	adds	r2, #110	; 0x6e
   83e82:	e74d      	b.n	83d20 <_malloc_r+0x358>
   83e84:	4b20      	ldr	r3, [pc, #128]	; (83f08 <_malloc_r+0x540>)
   83e86:	6819      	ldr	r1, [r3, #0]
   83e88:	4459      	add	r1, fp
   83e8a:	6019      	str	r1, [r3, #0]
   83e8c:	e6b3      	b.n	83bf6 <_malloc_r+0x22e>
   83e8e:	f3ca 000b 	ubfx	r0, sl, #0, #12
   83e92:	2800      	cmp	r0, #0
   83e94:	f47f aeaf 	bne.w	83bf6 <_malloc_r+0x22e>
   83e98:	eb08 030b 	add.w	r3, r8, fp
   83e9c:	68ba      	ldr	r2, [r7, #8]
   83e9e:	f043 0301 	orr.w	r3, r3, #1
   83ea2:	6053      	str	r3, [r2, #4]
   83ea4:	e6ef      	b.n	83c86 <_malloc_r+0x2be>
   83ea6:	207f      	movs	r0, #127	; 0x7f
   83ea8:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   83eac:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
   83eb0:	e5ac      	b.n	83a0c <_malloc_r+0x44>
   83eb2:	f104 0108 	add.w	r1, r4, #8
   83eb6:	4628      	mov	r0, r5
   83eb8:	9300      	str	r3, [sp, #0]
   83eba:	f7ff fa67 	bl	8338c <_free_r>
   83ebe:	9b00      	ldr	r3, [sp, #0]
   83ec0:	6819      	ldr	r1, [r3, #0]
   83ec2:	e6e0      	b.n	83c86 <_malloc_r+0x2be>
   83ec4:	2001      	movs	r0, #1
   83ec6:	f04f 0900 	mov.w	r9, #0
   83eca:	e6bd      	b.n	83c48 <_malloc_r+0x280>
   83ecc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   83ed0:	d805      	bhi.n	83ede <_malloc_r+0x516>
   83ed2:	0bda      	lsrs	r2, r3, #15
   83ed4:	f102 0178 	add.w	r1, r2, #120	; 0x78
   83ed8:	00c9      	lsls	r1, r1, #3
   83eda:	3277      	adds	r2, #119	; 0x77
   83edc:	e720      	b.n	83d20 <_malloc_r+0x358>
   83ede:	f240 5154 	movw	r1, #1364	; 0x554
   83ee2:	428a      	cmp	r2, r1
   83ee4:	d805      	bhi.n	83ef2 <_malloc_r+0x52a>
   83ee6:	0c9a      	lsrs	r2, r3, #18
   83ee8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   83eec:	00c9      	lsls	r1, r1, #3
   83eee:	327c      	adds	r2, #124	; 0x7c
   83ef0:	e716      	b.n	83d20 <_malloc_r+0x358>
   83ef2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   83ef6:	227e      	movs	r2, #126	; 0x7e
   83ef8:	e712      	b.n	83d20 <_malloc_r+0x358>
   83efa:	687b      	ldr	r3, [r7, #4]
   83efc:	e780      	b.n	83e00 <_malloc_r+0x438>
   83efe:	08f0      	lsrs	r0, r6, #3
   83f00:	f106 0308 	add.w	r3, r6, #8
   83f04:	e60e      	b.n	83b24 <_malloc_r+0x15c>
   83f06:	bf00      	nop
   83f08:	20070c00 	.word	0x20070c00

00083f0c <__ascii_mbtowc>:
   83f0c:	b082      	sub	sp, #8
   83f0e:	b149      	cbz	r1, 83f24 <__ascii_mbtowc+0x18>
   83f10:	b15a      	cbz	r2, 83f2a <__ascii_mbtowc+0x1e>
   83f12:	b16b      	cbz	r3, 83f30 <__ascii_mbtowc+0x24>
   83f14:	7813      	ldrb	r3, [r2, #0]
   83f16:	600b      	str	r3, [r1, #0]
   83f18:	7812      	ldrb	r2, [r2, #0]
   83f1a:	1c10      	adds	r0, r2, #0
   83f1c:	bf18      	it	ne
   83f1e:	2001      	movne	r0, #1
   83f20:	b002      	add	sp, #8
   83f22:	4770      	bx	lr
   83f24:	a901      	add	r1, sp, #4
   83f26:	2a00      	cmp	r2, #0
   83f28:	d1f3      	bne.n	83f12 <__ascii_mbtowc+0x6>
   83f2a:	4610      	mov	r0, r2
   83f2c:	b002      	add	sp, #8
   83f2e:	4770      	bx	lr
   83f30:	f06f 0001 	mvn.w	r0, #1
   83f34:	e7f4      	b.n	83f20 <__ascii_mbtowc+0x14>
   83f36:	bf00      	nop

00083f38 <memchr>:
   83f38:	0783      	lsls	r3, r0, #30
   83f3a:	b470      	push	{r4, r5, r6}
   83f3c:	b2cd      	uxtb	r5, r1
   83f3e:	d03d      	beq.n	83fbc <memchr+0x84>
   83f40:	1e54      	subs	r4, r2, #1
   83f42:	b30a      	cbz	r2, 83f88 <memchr+0x50>
   83f44:	7803      	ldrb	r3, [r0, #0]
   83f46:	42ab      	cmp	r3, r5
   83f48:	d01f      	beq.n	83f8a <memchr+0x52>
   83f4a:	1c43      	adds	r3, r0, #1
   83f4c:	e005      	b.n	83f5a <memchr+0x22>
   83f4e:	f114 34ff 	adds.w	r4, r4, #4294967295
   83f52:	d319      	bcc.n	83f88 <memchr+0x50>
   83f54:	7802      	ldrb	r2, [r0, #0]
   83f56:	42aa      	cmp	r2, r5
   83f58:	d017      	beq.n	83f8a <memchr+0x52>
   83f5a:	f013 0f03 	tst.w	r3, #3
   83f5e:	4618      	mov	r0, r3
   83f60:	f103 0301 	add.w	r3, r3, #1
   83f64:	d1f3      	bne.n	83f4e <memchr+0x16>
   83f66:	2c03      	cmp	r4, #3
   83f68:	d811      	bhi.n	83f8e <memchr+0x56>
   83f6a:	b34c      	cbz	r4, 83fc0 <memchr+0x88>
   83f6c:	7803      	ldrb	r3, [r0, #0]
   83f6e:	42ab      	cmp	r3, r5
   83f70:	d00b      	beq.n	83f8a <memchr+0x52>
   83f72:	4404      	add	r4, r0
   83f74:	1c43      	adds	r3, r0, #1
   83f76:	e002      	b.n	83f7e <memchr+0x46>
   83f78:	7802      	ldrb	r2, [r0, #0]
   83f7a:	42aa      	cmp	r2, r5
   83f7c:	d005      	beq.n	83f8a <memchr+0x52>
   83f7e:	429c      	cmp	r4, r3
   83f80:	4618      	mov	r0, r3
   83f82:	f103 0301 	add.w	r3, r3, #1
   83f86:	d1f7      	bne.n	83f78 <memchr+0x40>
   83f88:	2000      	movs	r0, #0
   83f8a:	bc70      	pop	{r4, r5, r6}
   83f8c:	4770      	bx	lr
   83f8e:	0209      	lsls	r1, r1, #8
   83f90:	b289      	uxth	r1, r1
   83f92:	4329      	orrs	r1, r5
   83f94:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   83f98:	6803      	ldr	r3, [r0, #0]
   83f9a:	4606      	mov	r6, r0
   83f9c:	404b      	eors	r3, r1
   83f9e:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   83fa2:	ea22 0303 	bic.w	r3, r2, r3
   83fa6:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   83faa:	f100 0004 	add.w	r0, r0, #4
   83fae:	d103      	bne.n	83fb8 <memchr+0x80>
   83fb0:	3c04      	subs	r4, #4
   83fb2:	2c03      	cmp	r4, #3
   83fb4:	d8f0      	bhi.n	83f98 <memchr+0x60>
   83fb6:	e7d8      	b.n	83f6a <memchr+0x32>
   83fb8:	4630      	mov	r0, r6
   83fba:	e7d7      	b.n	83f6c <memchr+0x34>
   83fbc:	4614      	mov	r4, r2
   83fbe:	e7d2      	b.n	83f66 <memchr+0x2e>
   83fc0:	4620      	mov	r0, r4
   83fc2:	e7e2      	b.n	83f8a <memchr+0x52>

00083fc4 <memmove>:
   83fc4:	4288      	cmp	r0, r1
   83fc6:	b5f0      	push	{r4, r5, r6, r7, lr}
   83fc8:	d90d      	bls.n	83fe6 <memmove+0x22>
   83fca:	188b      	adds	r3, r1, r2
   83fcc:	4298      	cmp	r0, r3
   83fce:	d20a      	bcs.n	83fe6 <memmove+0x22>
   83fd0:	1884      	adds	r4, r0, r2
   83fd2:	2a00      	cmp	r2, #0
   83fd4:	d051      	beq.n	8407a <memmove+0xb6>
   83fd6:	4622      	mov	r2, r4
   83fd8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   83fdc:	4299      	cmp	r1, r3
   83fde:	f802 4d01 	strb.w	r4, [r2, #-1]!
   83fe2:	d1f9      	bne.n	83fd8 <memmove+0x14>
   83fe4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83fe6:	2a0f      	cmp	r2, #15
   83fe8:	d948      	bls.n	8407c <memmove+0xb8>
   83fea:	ea41 0300 	orr.w	r3, r1, r0
   83fee:	079b      	lsls	r3, r3, #30
   83ff0:	d146      	bne.n	84080 <memmove+0xbc>
   83ff2:	4615      	mov	r5, r2
   83ff4:	f100 0410 	add.w	r4, r0, #16
   83ff8:	f101 0310 	add.w	r3, r1, #16
   83ffc:	f853 6c10 	ldr.w	r6, [r3, #-16]
   84000:	3d10      	subs	r5, #16
   84002:	f844 6c10 	str.w	r6, [r4, #-16]
   84006:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   8400a:	2d0f      	cmp	r5, #15
   8400c:	f844 6c0c 	str.w	r6, [r4, #-12]
   84010:	f853 6c08 	ldr.w	r6, [r3, #-8]
   84014:	f104 0410 	add.w	r4, r4, #16
   84018:	f844 6c18 	str.w	r6, [r4, #-24]
   8401c:	f853 6c04 	ldr.w	r6, [r3, #-4]
   84020:	f103 0310 	add.w	r3, r3, #16
   84024:	f844 6c14 	str.w	r6, [r4, #-20]
   84028:	d8e8      	bhi.n	83ffc <memmove+0x38>
   8402a:	f1a2 0310 	sub.w	r3, r2, #16
   8402e:	f023 030f 	bic.w	r3, r3, #15
   84032:	f002 0e0f 	and.w	lr, r2, #15
   84036:	3310      	adds	r3, #16
   84038:	f1be 0f03 	cmp.w	lr, #3
   8403c:	4419      	add	r1, r3
   8403e:	4403      	add	r3, r0
   84040:	d921      	bls.n	84086 <memmove+0xc2>
   84042:	460e      	mov	r6, r1
   84044:	4674      	mov	r4, lr
   84046:	1f1d      	subs	r5, r3, #4
   84048:	f856 7b04 	ldr.w	r7, [r6], #4
   8404c:	3c04      	subs	r4, #4
   8404e:	2c03      	cmp	r4, #3
   84050:	f845 7f04 	str.w	r7, [r5, #4]!
   84054:	d8f8      	bhi.n	84048 <memmove+0x84>
   84056:	f1ae 0404 	sub.w	r4, lr, #4
   8405a:	f024 0403 	bic.w	r4, r4, #3
   8405e:	3404      	adds	r4, #4
   84060:	4421      	add	r1, r4
   84062:	4423      	add	r3, r4
   84064:	f002 0203 	and.w	r2, r2, #3
   84068:	b162      	cbz	r2, 84084 <memmove+0xc0>
   8406a:	3b01      	subs	r3, #1
   8406c:	440a      	add	r2, r1
   8406e:	f811 4b01 	ldrb.w	r4, [r1], #1
   84072:	428a      	cmp	r2, r1
   84074:	f803 4f01 	strb.w	r4, [r3, #1]!
   84078:	d1f9      	bne.n	8406e <memmove+0xaa>
   8407a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8407c:	4603      	mov	r3, r0
   8407e:	e7f3      	b.n	84068 <memmove+0xa4>
   84080:	4603      	mov	r3, r0
   84082:	e7f2      	b.n	8406a <memmove+0xa6>
   84084:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84086:	4672      	mov	r2, lr
   84088:	e7ee      	b.n	84068 <memmove+0xa4>
   8408a:	bf00      	nop

0008408c <__malloc_lock>:
   8408c:	4801      	ldr	r0, [pc, #4]	; (84094 <__malloc_lock+0x8>)
   8408e:	f7ff bc17 	b.w	838c0 <__retarget_lock_acquire_recursive>
   84092:	bf00      	nop
   84094:	20070cbc 	.word	0x20070cbc

00084098 <__malloc_unlock>:
   84098:	4801      	ldr	r0, [pc, #4]	; (840a0 <__malloc_unlock+0x8>)
   8409a:	f7ff bc13 	b.w	838c4 <__retarget_lock_release_recursive>
   8409e:	bf00      	nop
   840a0:	20070cbc 	.word	0x20070cbc

000840a4 <_realloc_r>:
   840a4:	2900      	cmp	r1, #0
   840a6:	f000 8094 	beq.w	841d2 <_realloc_r+0x12e>
   840aa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   840ae:	460c      	mov	r4, r1
   840b0:	4615      	mov	r5, r2
   840b2:	b083      	sub	sp, #12
   840b4:	4680      	mov	r8, r0
   840b6:	f105 060b 	add.w	r6, r5, #11
   840ba:	f7ff ffe7 	bl	8408c <__malloc_lock>
   840be:	f854 ec04 	ldr.w	lr, [r4, #-4]
   840c2:	2e16      	cmp	r6, #22
   840c4:	f02e 0703 	bic.w	r7, lr, #3
   840c8:	f1a4 0908 	sub.w	r9, r4, #8
   840cc:	d83c      	bhi.n	84148 <_realloc_r+0xa4>
   840ce:	2210      	movs	r2, #16
   840d0:	4616      	mov	r6, r2
   840d2:	42b5      	cmp	r5, r6
   840d4:	d83d      	bhi.n	84152 <_realloc_r+0xae>
   840d6:	4297      	cmp	r7, r2
   840d8:	da43      	bge.n	84162 <_realloc_r+0xbe>
   840da:	4bc6      	ldr	r3, [pc, #792]	; (843f4 <_realloc_r+0x350>)
   840dc:	eb09 0007 	add.w	r0, r9, r7
   840e0:	6899      	ldr	r1, [r3, #8]
   840e2:	4288      	cmp	r0, r1
   840e4:	f000 80c3 	beq.w	8426e <_realloc_r+0x1ca>
   840e8:	6843      	ldr	r3, [r0, #4]
   840ea:	f023 0101 	bic.w	r1, r3, #1
   840ee:	4401      	add	r1, r0
   840f0:	6849      	ldr	r1, [r1, #4]
   840f2:	07c9      	lsls	r1, r1, #31
   840f4:	d54d      	bpl.n	84192 <_realloc_r+0xee>
   840f6:	f01e 0f01 	tst.w	lr, #1
   840fa:	f000 809b 	beq.w	84234 <_realloc_r+0x190>
   840fe:	4629      	mov	r1, r5
   84100:	4640      	mov	r0, r8
   84102:	f7ff fc61 	bl	839c8 <_malloc_r>
   84106:	4605      	mov	r5, r0
   84108:	2800      	cmp	r0, #0
   8410a:	d03b      	beq.n	84184 <_realloc_r+0xe0>
   8410c:	f854 3c04 	ldr.w	r3, [r4, #-4]
   84110:	f1a0 0208 	sub.w	r2, r0, #8
   84114:	f023 0301 	bic.w	r3, r3, #1
   84118:	444b      	add	r3, r9
   8411a:	429a      	cmp	r2, r3
   8411c:	f000 812b 	beq.w	84376 <_realloc_r+0x2d2>
   84120:	1f3a      	subs	r2, r7, #4
   84122:	2a24      	cmp	r2, #36	; 0x24
   84124:	f200 8118 	bhi.w	84358 <_realloc_r+0x2b4>
   84128:	2a13      	cmp	r2, #19
   8412a:	f200 80eb 	bhi.w	84304 <_realloc_r+0x260>
   8412e:	4603      	mov	r3, r0
   84130:	4622      	mov	r2, r4
   84132:	6811      	ldr	r1, [r2, #0]
   84134:	6019      	str	r1, [r3, #0]
   84136:	6851      	ldr	r1, [r2, #4]
   84138:	6059      	str	r1, [r3, #4]
   8413a:	6892      	ldr	r2, [r2, #8]
   8413c:	609a      	str	r2, [r3, #8]
   8413e:	4621      	mov	r1, r4
   84140:	4640      	mov	r0, r8
   84142:	f7ff f923 	bl	8338c <_free_r>
   84146:	e01d      	b.n	84184 <_realloc_r+0xe0>
   84148:	f026 0607 	bic.w	r6, r6, #7
   8414c:	2e00      	cmp	r6, #0
   8414e:	4632      	mov	r2, r6
   84150:	dabf      	bge.n	840d2 <_realloc_r+0x2e>
   84152:	2500      	movs	r5, #0
   84154:	230c      	movs	r3, #12
   84156:	4628      	mov	r0, r5
   84158:	f8c8 3000 	str.w	r3, [r8]
   8415c:	b003      	add	sp, #12
   8415e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84162:	4625      	mov	r5, r4
   84164:	1bbb      	subs	r3, r7, r6
   84166:	2b0f      	cmp	r3, #15
   84168:	f8d9 2004 	ldr.w	r2, [r9, #4]
   8416c:	d81d      	bhi.n	841aa <_realloc_r+0x106>
   8416e:	f002 0201 	and.w	r2, r2, #1
   84172:	433a      	orrs	r2, r7
   84174:	eb09 0107 	add.w	r1, r9, r7
   84178:	f8c9 2004 	str.w	r2, [r9, #4]
   8417c:	684b      	ldr	r3, [r1, #4]
   8417e:	f043 0301 	orr.w	r3, r3, #1
   84182:	604b      	str	r3, [r1, #4]
   84184:	4640      	mov	r0, r8
   84186:	f7ff ff87 	bl	84098 <__malloc_unlock>
   8418a:	4628      	mov	r0, r5
   8418c:	b003      	add	sp, #12
   8418e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84192:	f023 0303 	bic.w	r3, r3, #3
   84196:	18f9      	adds	r1, r7, r3
   84198:	4291      	cmp	r1, r2
   8419a:	db1d      	blt.n	841d8 <_realloc_r+0x134>
   8419c:	68c3      	ldr	r3, [r0, #12]
   8419e:	6882      	ldr	r2, [r0, #8]
   841a0:	4625      	mov	r5, r4
   841a2:	60d3      	str	r3, [r2, #12]
   841a4:	460f      	mov	r7, r1
   841a6:	609a      	str	r2, [r3, #8]
   841a8:	e7dc      	b.n	84164 <_realloc_r+0xc0>
   841aa:	f002 0201 	and.w	r2, r2, #1
   841ae:	eb09 0106 	add.w	r1, r9, r6
   841b2:	f043 0301 	orr.w	r3, r3, #1
   841b6:	4332      	orrs	r2, r6
   841b8:	f8c9 2004 	str.w	r2, [r9, #4]
   841bc:	444f      	add	r7, r9
   841be:	604b      	str	r3, [r1, #4]
   841c0:	687b      	ldr	r3, [r7, #4]
   841c2:	3108      	adds	r1, #8
   841c4:	f043 0301 	orr.w	r3, r3, #1
   841c8:	607b      	str	r3, [r7, #4]
   841ca:	4640      	mov	r0, r8
   841cc:	f7ff f8de 	bl	8338c <_free_r>
   841d0:	e7d8      	b.n	84184 <_realloc_r+0xe0>
   841d2:	4611      	mov	r1, r2
   841d4:	f7ff bbf8 	b.w	839c8 <_malloc_r>
   841d8:	f01e 0f01 	tst.w	lr, #1
   841dc:	d18f      	bne.n	840fe <_realloc_r+0x5a>
   841de:	f854 1c08 	ldr.w	r1, [r4, #-8]
   841e2:	eba9 0a01 	sub.w	sl, r9, r1
   841e6:	f8da 1004 	ldr.w	r1, [sl, #4]
   841ea:	f021 0103 	bic.w	r1, r1, #3
   841ee:	440b      	add	r3, r1
   841f0:	443b      	add	r3, r7
   841f2:	4293      	cmp	r3, r2
   841f4:	db26      	blt.n	84244 <_realloc_r+0x1a0>
   841f6:	4655      	mov	r5, sl
   841f8:	68c1      	ldr	r1, [r0, #12]
   841fa:	6880      	ldr	r0, [r0, #8]
   841fc:	1f3a      	subs	r2, r7, #4
   841fe:	60c1      	str	r1, [r0, #12]
   84200:	6088      	str	r0, [r1, #8]
   84202:	f855 0f08 	ldr.w	r0, [r5, #8]!
   84206:	f8da 100c 	ldr.w	r1, [sl, #12]
   8420a:	2a24      	cmp	r2, #36	; 0x24
   8420c:	60c1      	str	r1, [r0, #12]
   8420e:	6088      	str	r0, [r1, #8]
   84210:	d826      	bhi.n	84260 <_realloc_r+0x1bc>
   84212:	2a13      	cmp	r2, #19
   84214:	f240 8081 	bls.w	8431a <_realloc_r+0x276>
   84218:	6821      	ldr	r1, [r4, #0]
   8421a:	2a1b      	cmp	r2, #27
   8421c:	f8ca 1008 	str.w	r1, [sl, #8]
   84220:	6861      	ldr	r1, [r4, #4]
   84222:	f8ca 100c 	str.w	r1, [sl, #12]
   84226:	f200 80ad 	bhi.w	84384 <_realloc_r+0x2e0>
   8422a:	f104 0008 	add.w	r0, r4, #8
   8422e:	f10a 0210 	add.w	r2, sl, #16
   84232:	e074      	b.n	8431e <_realloc_r+0x27a>
   84234:	f854 3c08 	ldr.w	r3, [r4, #-8]
   84238:	eba9 0a03 	sub.w	sl, r9, r3
   8423c:	f8da 1004 	ldr.w	r1, [sl, #4]
   84240:	f021 0103 	bic.w	r1, r1, #3
   84244:	187b      	adds	r3, r7, r1
   84246:	4293      	cmp	r3, r2
   84248:	f6ff af59 	blt.w	840fe <_realloc_r+0x5a>
   8424c:	4655      	mov	r5, sl
   8424e:	f8da 100c 	ldr.w	r1, [sl, #12]
   84252:	f855 0f08 	ldr.w	r0, [r5, #8]!
   84256:	1f3a      	subs	r2, r7, #4
   84258:	2a24      	cmp	r2, #36	; 0x24
   8425a:	60c1      	str	r1, [r0, #12]
   8425c:	6088      	str	r0, [r1, #8]
   8425e:	d9d8      	bls.n	84212 <_realloc_r+0x16e>
   84260:	4621      	mov	r1, r4
   84262:	4628      	mov	r0, r5
   84264:	461f      	mov	r7, r3
   84266:	46d1      	mov	r9, sl
   84268:	f7ff feac 	bl	83fc4 <memmove>
   8426c:	e77a      	b.n	84164 <_realloc_r+0xc0>
   8426e:	6841      	ldr	r1, [r0, #4]
   84270:	f106 0010 	add.w	r0, r6, #16
   84274:	f021 0b03 	bic.w	fp, r1, #3
   84278:	44bb      	add	fp, r7
   8427a:	4583      	cmp	fp, r0
   8427c:	da58      	bge.n	84330 <_realloc_r+0x28c>
   8427e:	f01e 0f01 	tst.w	lr, #1
   84282:	f47f af3c 	bne.w	840fe <_realloc_r+0x5a>
   84286:	f854 1c08 	ldr.w	r1, [r4, #-8]
   8428a:	eba9 0a01 	sub.w	sl, r9, r1
   8428e:	f8da 1004 	ldr.w	r1, [sl, #4]
   84292:	f021 0103 	bic.w	r1, r1, #3
   84296:	448b      	add	fp, r1
   84298:	4558      	cmp	r0, fp
   8429a:	dcd3      	bgt.n	84244 <_realloc_r+0x1a0>
   8429c:	4655      	mov	r5, sl
   8429e:	f8da 100c 	ldr.w	r1, [sl, #12]
   842a2:	f855 0f08 	ldr.w	r0, [r5, #8]!
   842a6:	1f3a      	subs	r2, r7, #4
   842a8:	2a24      	cmp	r2, #36	; 0x24
   842aa:	60c1      	str	r1, [r0, #12]
   842ac:	6088      	str	r0, [r1, #8]
   842ae:	f200 808d 	bhi.w	843cc <_realloc_r+0x328>
   842b2:	2a13      	cmp	r2, #19
   842b4:	f240 8087 	bls.w	843c6 <_realloc_r+0x322>
   842b8:	6821      	ldr	r1, [r4, #0]
   842ba:	2a1b      	cmp	r2, #27
   842bc:	f8ca 1008 	str.w	r1, [sl, #8]
   842c0:	6861      	ldr	r1, [r4, #4]
   842c2:	f8ca 100c 	str.w	r1, [sl, #12]
   842c6:	f200 8088 	bhi.w	843da <_realloc_r+0x336>
   842ca:	f104 0108 	add.w	r1, r4, #8
   842ce:	f10a 0210 	add.w	r2, sl, #16
   842d2:	6808      	ldr	r0, [r1, #0]
   842d4:	6010      	str	r0, [r2, #0]
   842d6:	6848      	ldr	r0, [r1, #4]
   842d8:	6050      	str	r0, [r2, #4]
   842da:	6889      	ldr	r1, [r1, #8]
   842dc:	6091      	str	r1, [r2, #8]
   842de:	ebab 0206 	sub.w	r2, fp, r6
   842e2:	eb0a 0106 	add.w	r1, sl, r6
   842e6:	f042 0201 	orr.w	r2, r2, #1
   842ea:	6099      	str	r1, [r3, #8]
   842ec:	604a      	str	r2, [r1, #4]
   842ee:	f8da 3004 	ldr.w	r3, [sl, #4]
   842f2:	4640      	mov	r0, r8
   842f4:	f003 0301 	and.w	r3, r3, #1
   842f8:	431e      	orrs	r6, r3
   842fa:	f8ca 6004 	str.w	r6, [sl, #4]
   842fe:	f7ff fecb 	bl	84098 <__malloc_unlock>
   84302:	e742      	b.n	8418a <_realloc_r+0xe6>
   84304:	6823      	ldr	r3, [r4, #0]
   84306:	2a1b      	cmp	r2, #27
   84308:	6003      	str	r3, [r0, #0]
   8430a:	6863      	ldr	r3, [r4, #4]
   8430c:	6043      	str	r3, [r0, #4]
   8430e:	d827      	bhi.n	84360 <_realloc_r+0x2bc>
   84310:	f100 0308 	add.w	r3, r0, #8
   84314:	f104 0208 	add.w	r2, r4, #8
   84318:	e70b      	b.n	84132 <_realloc_r+0x8e>
   8431a:	4620      	mov	r0, r4
   8431c:	462a      	mov	r2, r5
   8431e:	6801      	ldr	r1, [r0, #0]
   84320:	461f      	mov	r7, r3
   84322:	6011      	str	r1, [r2, #0]
   84324:	6841      	ldr	r1, [r0, #4]
   84326:	46d1      	mov	r9, sl
   84328:	6051      	str	r1, [r2, #4]
   8432a:	6883      	ldr	r3, [r0, #8]
   8432c:	6093      	str	r3, [r2, #8]
   8432e:	e719      	b.n	84164 <_realloc_r+0xc0>
   84330:	ebab 0b06 	sub.w	fp, fp, r6
   84334:	eb09 0106 	add.w	r1, r9, r6
   84338:	f04b 0201 	orr.w	r2, fp, #1
   8433c:	6099      	str	r1, [r3, #8]
   8433e:	604a      	str	r2, [r1, #4]
   84340:	f854 3c04 	ldr.w	r3, [r4, #-4]
   84344:	4640      	mov	r0, r8
   84346:	f003 0301 	and.w	r3, r3, #1
   8434a:	431e      	orrs	r6, r3
   8434c:	f844 6c04 	str.w	r6, [r4, #-4]
   84350:	f7ff fea2 	bl	84098 <__malloc_unlock>
   84354:	4625      	mov	r5, r4
   84356:	e718      	b.n	8418a <_realloc_r+0xe6>
   84358:	4621      	mov	r1, r4
   8435a:	f7ff fe33 	bl	83fc4 <memmove>
   8435e:	e6ee      	b.n	8413e <_realloc_r+0x9a>
   84360:	68a3      	ldr	r3, [r4, #8]
   84362:	2a24      	cmp	r2, #36	; 0x24
   84364:	6083      	str	r3, [r0, #8]
   84366:	68e3      	ldr	r3, [r4, #12]
   84368:	60c3      	str	r3, [r0, #12]
   8436a:	d018      	beq.n	8439e <_realloc_r+0x2fa>
   8436c:	f100 0310 	add.w	r3, r0, #16
   84370:	f104 0210 	add.w	r2, r4, #16
   84374:	e6dd      	b.n	84132 <_realloc_r+0x8e>
   84376:	f850 3c04 	ldr.w	r3, [r0, #-4]
   8437a:	4625      	mov	r5, r4
   8437c:	f023 0303 	bic.w	r3, r3, #3
   84380:	441f      	add	r7, r3
   84382:	e6ef      	b.n	84164 <_realloc_r+0xc0>
   84384:	68a1      	ldr	r1, [r4, #8]
   84386:	2a24      	cmp	r2, #36	; 0x24
   84388:	f8ca 1010 	str.w	r1, [sl, #16]
   8438c:	68e1      	ldr	r1, [r4, #12]
   8438e:	f8ca 1014 	str.w	r1, [sl, #20]
   84392:	d00d      	beq.n	843b0 <_realloc_r+0x30c>
   84394:	f104 0010 	add.w	r0, r4, #16
   84398:	f10a 0218 	add.w	r2, sl, #24
   8439c:	e7bf      	b.n	8431e <_realloc_r+0x27a>
   8439e:	6922      	ldr	r2, [r4, #16]
   843a0:	f100 0318 	add.w	r3, r0, #24
   843a4:	6102      	str	r2, [r0, #16]
   843a6:	6961      	ldr	r1, [r4, #20]
   843a8:	f104 0218 	add.w	r2, r4, #24
   843ac:	6141      	str	r1, [r0, #20]
   843ae:	e6c0      	b.n	84132 <_realloc_r+0x8e>
   843b0:	6922      	ldr	r2, [r4, #16]
   843b2:	f104 0018 	add.w	r0, r4, #24
   843b6:	f8ca 2018 	str.w	r2, [sl, #24]
   843ba:	6961      	ldr	r1, [r4, #20]
   843bc:	f10a 0220 	add.w	r2, sl, #32
   843c0:	f8ca 101c 	str.w	r1, [sl, #28]
   843c4:	e7ab      	b.n	8431e <_realloc_r+0x27a>
   843c6:	4621      	mov	r1, r4
   843c8:	462a      	mov	r2, r5
   843ca:	e782      	b.n	842d2 <_realloc_r+0x22e>
   843cc:	4621      	mov	r1, r4
   843ce:	4628      	mov	r0, r5
   843d0:	9301      	str	r3, [sp, #4]
   843d2:	f7ff fdf7 	bl	83fc4 <memmove>
   843d6:	9b01      	ldr	r3, [sp, #4]
   843d8:	e781      	b.n	842de <_realloc_r+0x23a>
   843da:	68a1      	ldr	r1, [r4, #8]
   843dc:	2a24      	cmp	r2, #36	; 0x24
   843de:	f8ca 1010 	str.w	r1, [sl, #16]
   843e2:	68e1      	ldr	r1, [r4, #12]
   843e4:	f8ca 1014 	str.w	r1, [sl, #20]
   843e8:	d006      	beq.n	843f8 <_realloc_r+0x354>
   843ea:	f104 0110 	add.w	r1, r4, #16
   843ee:	f10a 0218 	add.w	r2, sl, #24
   843f2:	e76e      	b.n	842d2 <_realloc_r+0x22e>
   843f4:	200706d0 	.word	0x200706d0
   843f8:	6922      	ldr	r2, [r4, #16]
   843fa:	f104 0118 	add.w	r1, r4, #24
   843fe:	f8ca 2018 	str.w	r2, [sl, #24]
   84402:	6960      	ldr	r0, [r4, #20]
   84404:	f10a 0220 	add.w	r2, sl, #32
   84408:	f8ca 001c 	str.w	r0, [sl, #28]
   8440c:	e761      	b.n	842d2 <_realloc_r+0x22e>
   8440e:	bf00      	nop

00084410 <_sbrk_r>:
   84410:	b538      	push	{r3, r4, r5, lr}
   84412:	2300      	movs	r3, #0
   84414:	4c06      	ldr	r4, [pc, #24]	; (84430 <_sbrk_r+0x20>)
   84416:	4605      	mov	r5, r0
   84418:	4608      	mov	r0, r1
   8441a:	6023      	str	r3, [r4, #0]
   8441c:	f7fd f99e 	bl	8175c <_sbrk>
   84420:	1c43      	adds	r3, r0, #1
   84422:	d000      	beq.n	84426 <_sbrk_r+0x16>
   84424:	bd38      	pop	{r3, r4, r5, pc}
   84426:	6823      	ldr	r3, [r4, #0]
   84428:	2b00      	cmp	r3, #0
   8442a:	d0fb      	beq.n	84424 <_sbrk_r+0x14>
   8442c:	602b      	str	r3, [r5, #0]
   8442e:	bd38      	pop	{r3, r4, r5, pc}
   84430:	20070cd0 	.word	0x20070cd0

00084434 <__sread>:
   84434:	b510      	push	{r4, lr}
   84436:	460c      	mov	r4, r1
   84438:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8443c:	f000 f9f4 	bl	84828 <_read_r>
   84440:	2800      	cmp	r0, #0
   84442:	db03      	blt.n	8444c <__sread+0x18>
   84444:	6d23      	ldr	r3, [r4, #80]	; 0x50
   84446:	4403      	add	r3, r0
   84448:	6523      	str	r3, [r4, #80]	; 0x50
   8444a:	bd10      	pop	{r4, pc}
   8444c:	89a3      	ldrh	r3, [r4, #12]
   8444e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   84452:	81a3      	strh	r3, [r4, #12]
   84454:	bd10      	pop	{r4, pc}
   84456:	bf00      	nop

00084458 <__swrite>:
   84458:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8445c:	460c      	mov	r4, r1
   8445e:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
   84462:	461f      	mov	r7, r3
   84464:	05cb      	lsls	r3, r1, #23
   84466:	4616      	mov	r6, r2
   84468:	4605      	mov	r5, r0
   8446a:	d507      	bpl.n	8447c <__swrite+0x24>
   8446c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   84470:	2302      	movs	r3, #2
   84472:	2200      	movs	r2, #0
   84474:	f000 f9c2 	bl	847fc <_lseek_r>
   84478:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   8447c:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   84480:	81a1      	strh	r1, [r4, #12]
   84482:	463b      	mov	r3, r7
   84484:	4632      	mov	r2, r6
   84486:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8448a:	4628      	mov	r0, r5
   8448c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   84490:	f000 b8a2 	b.w	845d8 <_write_r>

00084494 <__sseek>:
   84494:	b510      	push	{r4, lr}
   84496:	460c      	mov	r4, r1
   84498:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8449c:	f000 f9ae 	bl	847fc <_lseek_r>
   844a0:	89a3      	ldrh	r3, [r4, #12]
   844a2:	1c42      	adds	r2, r0, #1
   844a4:	bf0e      	itee	eq
   844a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   844aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   844ae:	6520      	strne	r0, [r4, #80]	; 0x50
   844b0:	81a3      	strh	r3, [r4, #12]
   844b2:	bd10      	pop	{r4, pc}

000844b4 <__sclose>:
   844b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   844b8:	f000 b906 	b.w	846c8 <_close_r>

000844bc <__swbuf_r>:
   844bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   844be:	460d      	mov	r5, r1
   844c0:	4614      	mov	r4, r2
   844c2:	4606      	mov	r6, r0
   844c4:	b110      	cbz	r0, 844cc <__swbuf_r+0x10>
   844c6:	6b83      	ldr	r3, [r0, #56]	; 0x38
   844c8:	2b00      	cmp	r3, #0
   844ca:	d04b      	beq.n	84564 <__swbuf_r+0xa8>
   844cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   844d0:	69a3      	ldr	r3, [r4, #24]
   844d2:	b291      	uxth	r1, r2
   844d4:	0708      	lsls	r0, r1, #28
   844d6:	60a3      	str	r3, [r4, #8]
   844d8:	d539      	bpl.n	8454e <__swbuf_r+0x92>
   844da:	6923      	ldr	r3, [r4, #16]
   844dc:	2b00      	cmp	r3, #0
   844de:	d036      	beq.n	8454e <__swbuf_r+0x92>
   844e0:	b2ed      	uxtb	r5, r5
   844e2:	0489      	lsls	r1, r1, #18
   844e4:	462f      	mov	r7, r5
   844e6:	d515      	bpl.n	84514 <__swbuf_r+0x58>
   844e8:	6822      	ldr	r2, [r4, #0]
   844ea:	6961      	ldr	r1, [r4, #20]
   844ec:	1ad3      	subs	r3, r2, r3
   844ee:	428b      	cmp	r3, r1
   844f0:	da1c      	bge.n	8452c <__swbuf_r+0x70>
   844f2:	3301      	adds	r3, #1
   844f4:	68a1      	ldr	r1, [r4, #8]
   844f6:	1c50      	adds	r0, r2, #1
   844f8:	3901      	subs	r1, #1
   844fa:	60a1      	str	r1, [r4, #8]
   844fc:	6020      	str	r0, [r4, #0]
   844fe:	7015      	strb	r5, [r2, #0]
   84500:	6962      	ldr	r2, [r4, #20]
   84502:	429a      	cmp	r2, r3
   84504:	d01a      	beq.n	8453c <__swbuf_r+0x80>
   84506:	89a3      	ldrh	r3, [r4, #12]
   84508:	07db      	lsls	r3, r3, #31
   8450a:	d501      	bpl.n	84510 <__swbuf_r+0x54>
   8450c:	2d0a      	cmp	r5, #10
   8450e:	d015      	beq.n	8453c <__swbuf_r+0x80>
   84510:	4638      	mov	r0, r7
   84512:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84514:	6e61      	ldr	r1, [r4, #100]	; 0x64
   84516:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   8451a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   8451e:	81a2      	strh	r2, [r4, #12]
   84520:	6822      	ldr	r2, [r4, #0]
   84522:	6661      	str	r1, [r4, #100]	; 0x64
   84524:	6961      	ldr	r1, [r4, #20]
   84526:	1ad3      	subs	r3, r2, r3
   84528:	428b      	cmp	r3, r1
   8452a:	dbe2      	blt.n	844f2 <__swbuf_r+0x36>
   8452c:	4621      	mov	r1, r4
   8452e:	4630      	mov	r0, r6
   84530:	f7fe fdae 	bl	83090 <_fflush_r>
   84534:	b940      	cbnz	r0, 84548 <__swbuf_r+0x8c>
   84536:	2301      	movs	r3, #1
   84538:	6822      	ldr	r2, [r4, #0]
   8453a:	e7db      	b.n	844f4 <__swbuf_r+0x38>
   8453c:	4621      	mov	r1, r4
   8453e:	4630      	mov	r0, r6
   84540:	f7fe fda6 	bl	83090 <_fflush_r>
   84544:	2800      	cmp	r0, #0
   84546:	d0e3      	beq.n	84510 <__swbuf_r+0x54>
   84548:	f04f 37ff 	mov.w	r7, #4294967295
   8454c:	e7e0      	b.n	84510 <__swbuf_r+0x54>
   8454e:	4621      	mov	r1, r4
   84550:	4630      	mov	r0, r6
   84552:	f7fe fc8d 	bl	82e70 <__swsetup_r>
   84556:	2800      	cmp	r0, #0
   84558:	d1f6      	bne.n	84548 <__swbuf_r+0x8c>
   8455a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   8455e:	6923      	ldr	r3, [r4, #16]
   84560:	b291      	uxth	r1, r2
   84562:	e7bd      	b.n	844e0 <__swbuf_r+0x24>
   84564:	f7fe fdec 	bl	83140 <__sinit>
   84568:	e7b0      	b.n	844cc <__swbuf_r+0x10>
   8456a:	bf00      	nop

0008456c <_wcrtomb_r>:
   8456c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8456e:	4606      	mov	r6, r0
   84570:	b085      	sub	sp, #20
   84572:	461f      	mov	r7, r3
   84574:	b189      	cbz	r1, 8459a <_wcrtomb_r+0x2e>
   84576:	4c10      	ldr	r4, [pc, #64]	; (845b8 <_wcrtomb_r+0x4c>)
   84578:	4d10      	ldr	r5, [pc, #64]	; (845bc <_wcrtomb_r+0x50>)
   8457a:	6824      	ldr	r4, [r4, #0]
   8457c:	6b64      	ldr	r4, [r4, #52]	; 0x34
   8457e:	2c00      	cmp	r4, #0
   84580:	bf08      	it	eq
   84582:	462c      	moveq	r4, r5
   84584:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
   84588:	47a0      	blx	r4
   8458a:	1c43      	adds	r3, r0, #1
   8458c:	d103      	bne.n	84596 <_wcrtomb_r+0x2a>
   8458e:	2200      	movs	r2, #0
   84590:	238a      	movs	r3, #138	; 0x8a
   84592:	603a      	str	r2, [r7, #0]
   84594:	6033      	str	r3, [r6, #0]
   84596:	b005      	add	sp, #20
   84598:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8459a:	460c      	mov	r4, r1
   8459c:	4a06      	ldr	r2, [pc, #24]	; (845b8 <_wcrtomb_r+0x4c>)
   8459e:	4d07      	ldr	r5, [pc, #28]	; (845bc <_wcrtomb_r+0x50>)
   845a0:	6811      	ldr	r1, [r2, #0]
   845a2:	4622      	mov	r2, r4
   845a4:	6b4c      	ldr	r4, [r1, #52]	; 0x34
   845a6:	a901      	add	r1, sp, #4
   845a8:	2c00      	cmp	r4, #0
   845aa:	bf08      	it	eq
   845ac:	462c      	moveq	r4, r5
   845ae:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
   845b2:	47a0      	blx	r4
   845b4:	e7e9      	b.n	8458a <_wcrtomb_r+0x1e>
   845b6:	bf00      	nop
   845b8:	20070134 	.word	0x20070134
   845bc:	20070564 	.word	0x20070564

000845c0 <__ascii_wctomb>:
   845c0:	b119      	cbz	r1, 845ca <__ascii_wctomb+0xa>
   845c2:	2aff      	cmp	r2, #255	; 0xff
   845c4:	d803      	bhi.n	845ce <__ascii_wctomb+0xe>
   845c6:	700a      	strb	r2, [r1, #0]
   845c8:	2101      	movs	r1, #1
   845ca:	4608      	mov	r0, r1
   845cc:	4770      	bx	lr
   845ce:	238a      	movs	r3, #138	; 0x8a
   845d0:	f04f 31ff 	mov.w	r1, #4294967295
   845d4:	6003      	str	r3, [r0, #0]
   845d6:	e7f8      	b.n	845ca <__ascii_wctomb+0xa>

000845d8 <_write_r>:
   845d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   845da:	460e      	mov	r6, r1
   845dc:	2500      	movs	r5, #0
   845de:	4c08      	ldr	r4, [pc, #32]	; (84600 <_write_r+0x28>)
   845e0:	4611      	mov	r1, r2
   845e2:	4607      	mov	r7, r0
   845e4:	461a      	mov	r2, r3
   845e6:	4630      	mov	r0, r6
   845e8:	6025      	str	r5, [r4, #0]
   845ea:	f7fc fa31 	bl	80a50 <_write>
   845ee:	1c43      	adds	r3, r0, #1
   845f0:	d000      	beq.n	845f4 <_write_r+0x1c>
   845f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   845f4:	6823      	ldr	r3, [r4, #0]
   845f6:	2b00      	cmp	r3, #0
   845f8:	d0fb      	beq.n	845f2 <_write_r+0x1a>
   845fa:	603b      	str	r3, [r7, #0]
   845fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   845fe:	bf00      	nop
   84600:	20070cd0 	.word	0x20070cd0

00084604 <__register_exitproc>:
   84604:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   84608:	4d2c      	ldr	r5, [pc, #176]	; (846bc <__register_exitproc+0xb8>)
   8460a:	4606      	mov	r6, r0
   8460c:	6828      	ldr	r0, [r5, #0]
   8460e:	4698      	mov	r8, r3
   84610:	460f      	mov	r7, r1
   84612:	4691      	mov	r9, r2
   84614:	f7ff f954 	bl	838c0 <__retarget_lock_acquire_recursive>
   84618:	4b29      	ldr	r3, [pc, #164]	; (846c0 <__register_exitproc+0xbc>)
   8461a:	681c      	ldr	r4, [r3, #0]
   8461c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   84620:	2b00      	cmp	r3, #0
   84622:	d03e      	beq.n	846a2 <__register_exitproc+0x9e>
   84624:	685a      	ldr	r2, [r3, #4]
   84626:	2a1f      	cmp	r2, #31
   84628:	dc1c      	bgt.n	84664 <__register_exitproc+0x60>
   8462a:	f102 0e01 	add.w	lr, r2, #1
   8462e:	b176      	cbz	r6, 8464e <__register_exitproc+0x4a>
   84630:	2101      	movs	r1, #1
   84632:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   84636:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   8463a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   8463e:	4091      	lsls	r1, r2
   84640:	4308      	orrs	r0, r1
   84642:	2e02      	cmp	r6, #2
   84644:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   84648:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   8464c:	d023      	beq.n	84696 <__register_exitproc+0x92>
   8464e:	3202      	adds	r2, #2
   84650:	f8c3 e004 	str.w	lr, [r3, #4]
   84654:	6828      	ldr	r0, [r5, #0]
   84656:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   8465a:	f7ff f933 	bl	838c4 <__retarget_lock_release_recursive>
   8465e:	2000      	movs	r0, #0
   84660:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   84664:	4b17      	ldr	r3, [pc, #92]	; (846c4 <__register_exitproc+0xc0>)
   84666:	b30b      	cbz	r3, 846ac <__register_exitproc+0xa8>
   84668:	f44f 70c8 	mov.w	r0, #400	; 0x190
   8466c:	f7ff f9a4 	bl	839b8 <malloc>
   84670:	4603      	mov	r3, r0
   84672:	b1d8      	cbz	r0, 846ac <__register_exitproc+0xa8>
   84674:	2000      	movs	r0, #0
   84676:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   8467a:	f04f 0e01 	mov.w	lr, #1
   8467e:	6058      	str	r0, [r3, #4]
   84680:	6019      	str	r1, [r3, #0]
   84682:	4602      	mov	r2, r0
   84684:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   84688:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   8468c:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   84690:	2e00      	cmp	r6, #0
   84692:	d0dc      	beq.n	8464e <__register_exitproc+0x4a>
   84694:	e7cc      	b.n	84630 <__register_exitproc+0x2c>
   84696:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   8469a:	4301      	orrs	r1, r0
   8469c:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   846a0:	e7d5      	b.n	8464e <__register_exitproc+0x4a>
   846a2:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   846a6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   846aa:	e7bb      	b.n	84624 <__register_exitproc+0x20>
   846ac:	6828      	ldr	r0, [r5, #0]
   846ae:	f7ff f909 	bl	838c4 <__retarget_lock_release_recursive>
   846b2:	f04f 30ff 	mov.w	r0, #4294967295
   846b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   846ba:	bf00      	nop
   846bc:	20070560 	.word	0x20070560
   846c0:	00084cfc 	.word	0x00084cfc
   846c4:	000839b9 	.word	0x000839b9

000846c8 <_close_r>:
   846c8:	b538      	push	{r3, r4, r5, lr}
   846ca:	2300      	movs	r3, #0
   846cc:	4c06      	ldr	r4, [pc, #24]	; (846e8 <_close_r+0x20>)
   846ce:	4605      	mov	r5, r0
   846d0:	4608      	mov	r0, r1
   846d2:	6023      	str	r3, [r4, #0]
   846d4:	f7fd f85e 	bl	81794 <_close>
   846d8:	1c43      	adds	r3, r0, #1
   846da:	d000      	beq.n	846de <_close_r+0x16>
   846dc:	bd38      	pop	{r3, r4, r5, pc}
   846de:	6823      	ldr	r3, [r4, #0]
   846e0:	2b00      	cmp	r3, #0
   846e2:	d0fb      	beq.n	846dc <_close_r+0x14>
   846e4:	602b      	str	r3, [r5, #0]
   846e6:	bd38      	pop	{r3, r4, r5, pc}
   846e8:	20070cd0 	.word	0x20070cd0

000846ec <_fclose_r>:
   846ec:	b570      	push	{r4, r5, r6, lr}
   846ee:	b159      	cbz	r1, 84708 <_fclose_r+0x1c>
   846f0:	4605      	mov	r5, r0
   846f2:	460c      	mov	r4, r1
   846f4:	b110      	cbz	r0, 846fc <_fclose_r+0x10>
   846f6:	6b83      	ldr	r3, [r0, #56]	; 0x38
   846f8:	2b00      	cmp	r3, #0
   846fa:	d03c      	beq.n	84776 <_fclose_r+0x8a>
   846fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
   846fe:	07d8      	lsls	r0, r3, #31
   84700:	d505      	bpl.n	8470e <_fclose_r+0x22>
   84702:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   84706:	b92b      	cbnz	r3, 84714 <_fclose_r+0x28>
   84708:	2600      	movs	r6, #0
   8470a:	4630      	mov	r0, r6
   8470c:	bd70      	pop	{r4, r5, r6, pc}
   8470e:	89a3      	ldrh	r3, [r4, #12]
   84710:	0599      	lsls	r1, r3, #22
   84712:	d53c      	bpl.n	8478e <_fclose_r+0xa2>
   84714:	4621      	mov	r1, r4
   84716:	4628      	mov	r0, r5
   84718:	f7fe fc1e 	bl	82f58 <__sflush_r>
   8471c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8471e:	4606      	mov	r6, r0
   84720:	b133      	cbz	r3, 84730 <_fclose_r+0x44>
   84722:	69e1      	ldr	r1, [r4, #28]
   84724:	4628      	mov	r0, r5
   84726:	4798      	blx	r3
   84728:	2800      	cmp	r0, #0
   8472a:	bfb8      	it	lt
   8472c:	f04f 36ff 	movlt.w	r6, #4294967295
   84730:	89a3      	ldrh	r3, [r4, #12]
   84732:	061a      	lsls	r2, r3, #24
   84734:	d422      	bmi.n	8477c <_fclose_r+0x90>
   84736:	6b21      	ldr	r1, [r4, #48]	; 0x30
   84738:	b141      	cbz	r1, 8474c <_fclose_r+0x60>
   8473a:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8473e:	4299      	cmp	r1, r3
   84740:	d002      	beq.n	84748 <_fclose_r+0x5c>
   84742:	4628      	mov	r0, r5
   84744:	f7fe fe22 	bl	8338c <_free_r>
   84748:	2300      	movs	r3, #0
   8474a:	6323      	str	r3, [r4, #48]	; 0x30
   8474c:	6c61      	ldr	r1, [r4, #68]	; 0x44
   8474e:	b121      	cbz	r1, 8475a <_fclose_r+0x6e>
   84750:	4628      	mov	r0, r5
   84752:	f7fe fe1b 	bl	8338c <_free_r>
   84756:	2300      	movs	r3, #0
   84758:	6463      	str	r3, [r4, #68]	; 0x44
   8475a:	f7fe fd21 	bl	831a0 <__sfp_lock_acquire>
   8475e:	2200      	movs	r2, #0
   84760:	6e63      	ldr	r3, [r4, #100]	; 0x64
   84762:	81a2      	strh	r2, [r4, #12]
   84764:	07db      	lsls	r3, r3, #31
   84766:	d50e      	bpl.n	84786 <_fclose_r+0x9a>
   84768:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8476a:	f7ff f8a7 	bl	838bc <__retarget_lock_close_recursive>
   8476e:	f7fe fd1d 	bl	831ac <__sfp_lock_release>
   84772:	4630      	mov	r0, r6
   84774:	bd70      	pop	{r4, r5, r6, pc}
   84776:	f7fe fce3 	bl	83140 <__sinit>
   8477a:	e7bf      	b.n	846fc <_fclose_r+0x10>
   8477c:	6921      	ldr	r1, [r4, #16]
   8477e:	4628      	mov	r0, r5
   84780:	f7fe fe04 	bl	8338c <_free_r>
   84784:	e7d7      	b.n	84736 <_fclose_r+0x4a>
   84786:	6da0      	ldr	r0, [r4, #88]	; 0x58
   84788:	f7ff f89c 	bl	838c4 <__retarget_lock_release_recursive>
   8478c:	e7ec      	b.n	84768 <_fclose_r+0x7c>
   8478e:	6da0      	ldr	r0, [r4, #88]	; 0x58
   84790:	f7ff f896 	bl	838c0 <__retarget_lock_acquire_recursive>
   84794:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   84798:	2b00      	cmp	r3, #0
   8479a:	d1bb      	bne.n	84714 <_fclose_r+0x28>
   8479c:	6e66      	ldr	r6, [r4, #100]	; 0x64
   8479e:	f016 0601 	ands.w	r6, r6, #1
   847a2:	d1b1      	bne.n	84708 <_fclose_r+0x1c>
   847a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
   847a6:	f7ff f88d 	bl	838c4 <__retarget_lock_release_recursive>
   847aa:	4630      	mov	r0, r6
   847ac:	bd70      	pop	{r4, r5, r6, pc}
   847ae:	bf00      	nop

000847b0 <_fstat_r>:
   847b0:	b570      	push	{r4, r5, r6, lr}
   847b2:	460d      	mov	r5, r1
   847b4:	2300      	movs	r3, #0
   847b6:	4c07      	ldr	r4, [pc, #28]	; (847d4 <_fstat_r+0x24>)
   847b8:	4606      	mov	r6, r0
   847ba:	4611      	mov	r1, r2
   847bc:	4628      	mov	r0, r5
   847be:	6023      	str	r3, [r4, #0]
   847c0:	f7fc ffeb 	bl	8179a <_fstat>
   847c4:	1c43      	adds	r3, r0, #1
   847c6:	d000      	beq.n	847ca <_fstat_r+0x1a>
   847c8:	bd70      	pop	{r4, r5, r6, pc}
   847ca:	6823      	ldr	r3, [r4, #0]
   847cc:	2b00      	cmp	r3, #0
   847ce:	d0fb      	beq.n	847c8 <_fstat_r+0x18>
   847d0:	6033      	str	r3, [r6, #0]
   847d2:	bd70      	pop	{r4, r5, r6, pc}
   847d4:	20070cd0 	.word	0x20070cd0

000847d8 <_isatty_r>:
   847d8:	b538      	push	{r3, r4, r5, lr}
   847da:	2300      	movs	r3, #0
   847dc:	4c06      	ldr	r4, [pc, #24]	; (847f8 <_isatty_r+0x20>)
   847de:	4605      	mov	r5, r0
   847e0:	4608      	mov	r0, r1
   847e2:	6023      	str	r3, [r4, #0]
   847e4:	f7fc ffde 	bl	817a4 <_isatty>
   847e8:	1c43      	adds	r3, r0, #1
   847ea:	d000      	beq.n	847ee <_isatty_r+0x16>
   847ec:	bd38      	pop	{r3, r4, r5, pc}
   847ee:	6823      	ldr	r3, [r4, #0]
   847f0:	2b00      	cmp	r3, #0
   847f2:	d0fb      	beq.n	847ec <_isatty_r+0x14>
   847f4:	602b      	str	r3, [r5, #0]
   847f6:	bd38      	pop	{r3, r4, r5, pc}
   847f8:	20070cd0 	.word	0x20070cd0

000847fc <_lseek_r>:
   847fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   847fe:	460e      	mov	r6, r1
   84800:	2500      	movs	r5, #0
   84802:	4c08      	ldr	r4, [pc, #32]	; (84824 <_lseek_r+0x28>)
   84804:	4611      	mov	r1, r2
   84806:	4607      	mov	r7, r0
   84808:	461a      	mov	r2, r3
   8480a:	4630      	mov	r0, r6
   8480c:	6025      	str	r5, [r4, #0]
   8480e:	f7fc ffcb 	bl	817a8 <_lseek>
   84812:	1c43      	adds	r3, r0, #1
   84814:	d000      	beq.n	84818 <_lseek_r+0x1c>
   84816:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84818:	6823      	ldr	r3, [r4, #0]
   8481a:	2b00      	cmp	r3, #0
   8481c:	d0fb      	beq.n	84816 <_lseek_r+0x1a>
   8481e:	603b      	str	r3, [r7, #0]
   84820:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84822:	bf00      	nop
   84824:	20070cd0 	.word	0x20070cd0

00084828 <_read_r>:
   84828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8482a:	460e      	mov	r6, r1
   8482c:	2500      	movs	r5, #0
   8482e:	4c08      	ldr	r4, [pc, #32]	; (84850 <_read_r+0x28>)
   84830:	4611      	mov	r1, r2
   84832:	4607      	mov	r7, r0
   84834:	461a      	mov	r2, r3
   84836:	4630      	mov	r0, r6
   84838:	6025      	str	r5, [r4, #0]
   8483a:	f7fc f8eb 	bl	80a14 <_read>
   8483e:	1c43      	adds	r3, r0, #1
   84840:	d000      	beq.n	84844 <_read_r+0x1c>
   84842:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84844:	6823      	ldr	r3, [r4, #0]
   84846:	2b00      	cmp	r3, #0
   84848:	d0fb      	beq.n	84842 <_read_r+0x1a>
   8484a:	603b      	str	r3, [r7, #0]
   8484c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8484e:	bf00      	nop
   84850:	20070cd0 	.word	0x20070cd0

00084854 <__aeabi_uldivmod>:
   84854:	b953      	cbnz	r3, 8486c <__aeabi_uldivmod+0x18>
   84856:	b94a      	cbnz	r2, 8486c <__aeabi_uldivmod+0x18>
   84858:	2900      	cmp	r1, #0
   8485a:	bf08      	it	eq
   8485c:	2800      	cmpeq	r0, #0
   8485e:	bf1c      	itt	ne
   84860:	f04f 31ff 	movne.w	r1, #4294967295
   84864:	f04f 30ff 	movne.w	r0, #4294967295
   84868:	f000 b97a 	b.w	84b60 <__aeabi_idiv0>
   8486c:	f1ad 0c08 	sub.w	ip, sp, #8
   84870:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   84874:	f000 f806 	bl	84884 <__udivmoddi4>
   84878:	f8dd e004 	ldr.w	lr, [sp, #4]
   8487c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   84880:	b004      	add	sp, #16
   84882:	4770      	bx	lr

00084884 <__udivmoddi4>:
   84884:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   84888:	468c      	mov	ip, r1
   8488a:	460e      	mov	r6, r1
   8488c:	4604      	mov	r4, r0
   8488e:	9d08      	ldr	r5, [sp, #32]
   84890:	2b00      	cmp	r3, #0
   84892:	d150      	bne.n	84936 <__udivmoddi4+0xb2>
   84894:	428a      	cmp	r2, r1
   84896:	4617      	mov	r7, r2
   84898:	d96c      	bls.n	84974 <__udivmoddi4+0xf0>
   8489a:	fab2 fe82 	clz	lr, r2
   8489e:	f1be 0f00 	cmp.w	lr, #0
   848a2:	d00b      	beq.n	848bc <__udivmoddi4+0x38>
   848a4:	f1ce 0c20 	rsb	ip, lr, #32
   848a8:	fa01 f60e 	lsl.w	r6, r1, lr
   848ac:	fa20 fc0c 	lsr.w	ip, r0, ip
   848b0:	fa02 f70e 	lsl.w	r7, r2, lr
   848b4:	ea4c 0c06 	orr.w	ip, ip, r6
   848b8:	fa00 f40e 	lsl.w	r4, r0, lr
   848bc:	0c3a      	lsrs	r2, r7, #16
   848be:	fbbc f9f2 	udiv	r9, ip, r2
   848c2:	b2bb      	uxth	r3, r7
   848c4:	fb02 cc19 	mls	ip, r2, r9, ip
   848c8:	fb09 fa03 	mul.w	sl, r9, r3
   848cc:	ea4f 4814 	mov.w	r8, r4, lsr #16
   848d0:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
   848d4:	45b2      	cmp	sl, r6
   848d6:	d90a      	bls.n	848ee <__udivmoddi4+0x6a>
   848d8:	19f6      	adds	r6, r6, r7
   848da:	f109 31ff 	add.w	r1, r9, #4294967295
   848de:	f080 8125 	bcs.w	84b2c <__udivmoddi4+0x2a8>
   848e2:	45b2      	cmp	sl, r6
   848e4:	f240 8122 	bls.w	84b2c <__udivmoddi4+0x2a8>
   848e8:	f1a9 0902 	sub.w	r9, r9, #2
   848ec:	443e      	add	r6, r7
   848ee:	eba6 060a 	sub.w	r6, r6, sl
   848f2:	fbb6 f0f2 	udiv	r0, r6, r2
   848f6:	fb02 6610 	mls	r6, r2, r0, r6
   848fa:	fb00 f303 	mul.w	r3, r0, r3
   848fe:	b2a4      	uxth	r4, r4
   84900:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   84904:	42a3      	cmp	r3, r4
   84906:	d909      	bls.n	8491c <__udivmoddi4+0x98>
   84908:	19e4      	adds	r4, r4, r7
   8490a:	f100 32ff 	add.w	r2, r0, #4294967295
   8490e:	f080 810b 	bcs.w	84b28 <__udivmoddi4+0x2a4>
   84912:	42a3      	cmp	r3, r4
   84914:	f240 8108 	bls.w	84b28 <__udivmoddi4+0x2a4>
   84918:	3802      	subs	r0, #2
   8491a:	443c      	add	r4, r7
   8491c:	2100      	movs	r1, #0
   8491e:	1ae4      	subs	r4, r4, r3
   84920:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   84924:	2d00      	cmp	r5, #0
   84926:	d062      	beq.n	849ee <__udivmoddi4+0x16a>
   84928:	2300      	movs	r3, #0
   8492a:	fa24 f40e 	lsr.w	r4, r4, lr
   8492e:	602c      	str	r4, [r5, #0]
   84930:	606b      	str	r3, [r5, #4]
   84932:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84936:	428b      	cmp	r3, r1
   84938:	d907      	bls.n	8494a <__udivmoddi4+0xc6>
   8493a:	2d00      	cmp	r5, #0
   8493c:	d055      	beq.n	849ea <__udivmoddi4+0x166>
   8493e:	2100      	movs	r1, #0
   84940:	e885 0041 	stmia.w	r5, {r0, r6}
   84944:	4608      	mov	r0, r1
   84946:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8494a:	fab3 f183 	clz	r1, r3
   8494e:	2900      	cmp	r1, #0
   84950:	f040 808f 	bne.w	84a72 <__udivmoddi4+0x1ee>
   84954:	42b3      	cmp	r3, r6
   84956:	d302      	bcc.n	8495e <__udivmoddi4+0xda>
   84958:	4282      	cmp	r2, r0
   8495a:	f200 80fc 	bhi.w	84b56 <__udivmoddi4+0x2d2>
   8495e:	1a84      	subs	r4, r0, r2
   84960:	eb66 0603 	sbc.w	r6, r6, r3
   84964:	2001      	movs	r0, #1
   84966:	46b4      	mov	ip, r6
   84968:	2d00      	cmp	r5, #0
   8496a:	d040      	beq.n	849ee <__udivmoddi4+0x16a>
   8496c:	e885 1010 	stmia.w	r5, {r4, ip}
   84970:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84974:	b912      	cbnz	r2, 8497c <__udivmoddi4+0xf8>
   84976:	2701      	movs	r7, #1
   84978:	fbb7 f7f2 	udiv	r7, r7, r2
   8497c:	fab7 fe87 	clz	lr, r7
   84980:	f1be 0f00 	cmp.w	lr, #0
   84984:	d135      	bne.n	849f2 <__udivmoddi4+0x16e>
   84986:	2101      	movs	r1, #1
   84988:	1bf6      	subs	r6, r6, r7
   8498a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   8498e:	fa1f f887 	uxth.w	r8, r7
   84992:	fbb6 f2fc 	udiv	r2, r6, ip
   84996:	fb0c 6612 	mls	r6, ip, r2, r6
   8499a:	fb08 f002 	mul.w	r0, r8, r2
   8499e:	0c23      	lsrs	r3, r4, #16
   849a0:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
   849a4:	42b0      	cmp	r0, r6
   849a6:	d907      	bls.n	849b8 <__udivmoddi4+0x134>
   849a8:	19f6      	adds	r6, r6, r7
   849aa:	f102 33ff 	add.w	r3, r2, #4294967295
   849ae:	d202      	bcs.n	849b6 <__udivmoddi4+0x132>
   849b0:	42b0      	cmp	r0, r6
   849b2:	f200 80d2 	bhi.w	84b5a <__udivmoddi4+0x2d6>
   849b6:	461a      	mov	r2, r3
   849b8:	1a36      	subs	r6, r6, r0
   849ba:	fbb6 f0fc 	udiv	r0, r6, ip
   849be:	fb0c 6610 	mls	r6, ip, r0, r6
   849c2:	fb08 f800 	mul.w	r8, r8, r0
   849c6:	b2a3      	uxth	r3, r4
   849c8:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
   849cc:	45a0      	cmp	r8, r4
   849ce:	d907      	bls.n	849e0 <__udivmoddi4+0x15c>
   849d0:	19e4      	adds	r4, r4, r7
   849d2:	f100 33ff 	add.w	r3, r0, #4294967295
   849d6:	d202      	bcs.n	849de <__udivmoddi4+0x15a>
   849d8:	45a0      	cmp	r8, r4
   849da:	f200 80b9 	bhi.w	84b50 <__udivmoddi4+0x2cc>
   849de:	4618      	mov	r0, r3
   849e0:	eba4 0408 	sub.w	r4, r4, r8
   849e4:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
   849e8:	e79c      	b.n	84924 <__udivmoddi4+0xa0>
   849ea:	4629      	mov	r1, r5
   849ec:	4628      	mov	r0, r5
   849ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   849f2:	fa07 f70e 	lsl.w	r7, r7, lr
   849f6:	f1ce 0320 	rsb	r3, lr, #32
   849fa:	fa26 f203 	lsr.w	r2, r6, r3
   849fe:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   84a02:	fbb2 f1fc 	udiv	r1, r2, ip
   84a06:	fa1f f887 	uxth.w	r8, r7
   84a0a:	fb0c 2211 	mls	r2, ip, r1, r2
   84a0e:	fa06 f60e 	lsl.w	r6, r6, lr
   84a12:	fa20 f303 	lsr.w	r3, r0, r3
   84a16:	fb01 f908 	mul.w	r9, r1, r8
   84a1a:	4333      	orrs	r3, r6
   84a1c:	0c1e      	lsrs	r6, r3, #16
   84a1e:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   84a22:	45b1      	cmp	r9, r6
   84a24:	fa00 f40e 	lsl.w	r4, r0, lr
   84a28:	d909      	bls.n	84a3e <__udivmoddi4+0x1ba>
   84a2a:	19f6      	adds	r6, r6, r7
   84a2c:	f101 32ff 	add.w	r2, r1, #4294967295
   84a30:	f080 808c 	bcs.w	84b4c <__udivmoddi4+0x2c8>
   84a34:	45b1      	cmp	r9, r6
   84a36:	f240 8089 	bls.w	84b4c <__udivmoddi4+0x2c8>
   84a3a:	3902      	subs	r1, #2
   84a3c:	443e      	add	r6, r7
   84a3e:	eba6 0609 	sub.w	r6, r6, r9
   84a42:	fbb6 f0fc 	udiv	r0, r6, ip
   84a46:	fb0c 6210 	mls	r2, ip, r0, r6
   84a4a:	fb00 f908 	mul.w	r9, r0, r8
   84a4e:	b29e      	uxth	r6, r3
   84a50:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   84a54:	45b1      	cmp	r9, r6
   84a56:	d907      	bls.n	84a68 <__udivmoddi4+0x1e4>
   84a58:	19f6      	adds	r6, r6, r7
   84a5a:	f100 33ff 	add.w	r3, r0, #4294967295
   84a5e:	d271      	bcs.n	84b44 <__udivmoddi4+0x2c0>
   84a60:	45b1      	cmp	r9, r6
   84a62:	d96f      	bls.n	84b44 <__udivmoddi4+0x2c0>
   84a64:	3802      	subs	r0, #2
   84a66:	443e      	add	r6, r7
   84a68:	eba6 0609 	sub.w	r6, r6, r9
   84a6c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
   84a70:	e78f      	b.n	84992 <__udivmoddi4+0x10e>
   84a72:	f1c1 0720 	rsb	r7, r1, #32
   84a76:	fa22 f807 	lsr.w	r8, r2, r7
   84a7a:	408b      	lsls	r3, r1
   84a7c:	ea48 0303 	orr.w	r3, r8, r3
   84a80:	fa26 f407 	lsr.w	r4, r6, r7
   84a84:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   84a88:	fbb4 f9fe 	udiv	r9, r4, lr
   84a8c:	fa1f fc83 	uxth.w	ip, r3
   84a90:	fb0e 4419 	mls	r4, lr, r9, r4
   84a94:	408e      	lsls	r6, r1
   84a96:	fa20 f807 	lsr.w	r8, r0, r7
   84a9a:	fb09 fa0c 	mul.w	sl, r9, ip
   84a9e:	ea48 0806 	orr.w	r8, r8, r6
   84aa2:	ea4f 4618 	mov.w	r6, r8, lsr #16
   84aa6:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
   84aaa:	45a2      	cmp	sl, r4
   84aac:	fa02 f201 	lsl.w	r2, r2, r1
   84ab0:	fa00 f601 	lsl.w	r6, r0, r1
   84ab4:	d908      	bls.n	84ac8 <__udivmoddi4+0x244>
   84ab6:	18e4      	adds	r4, r4, r3
   84ab8:	f109 30ff 	add.w	r0, r9, #4294967295
   84abc:	d244      	bcs.n	84b48 <__udivmoddi4+0x2c4>
   84abe:	45a2      	cmp	sl, r4
   84ac0:	d942      	bls.n	84b48 <__udivmoddi4+0x2c4>
   84ac2:	f1a9 0902 	sub.w	r9, r9, #2
   84ac6:	441c      	add	r4, r3
   84ac8:	eba4 040a 	sub.w	r4, r4, sl
   84acc:	fbb4 f0fe 	udiv	r0, r4, lr
   84ad0:	fb0e 4410 	mls	r4, lr, r0, r4
   84ad4:	fb00 fc0c 	mul.w	ip, r0, ip
   84ad8:	fa1f f888 	uxth.w	r8, r8
   84adc:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
   84ae0:	45a4      	cmp	ip, r4
   84ae2:	d907      	bls.n	84af4 <__udivmoddi4+0x270>
   84ae4:	18e4      	adds	r4, r4, r3
   84ae6:	f100 3eff 	add.w	lr, r0, #4294967295
   84aea:	d229      	bcs.n	84b40 <__udivmoddi4+0x2bc>
   84aec:	45a4      	cmp	ip, r4
   84aee:	d927      	bls.n	84b40 <__udivmoddi4+0x2bc>
   84af0:	3802      	subs	r0, #2
   84af2:	441c      	add	r4, r3
   84af4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   84af8:	fba0 8902 	umull	r8, r9, r0, r2
   84afc:	eba4 0c0c 	sub.w	ip, r4, ip
   84b00:	45cc      	cmp	ip, r9
   84b02:	46c2      	mov	sl, r8
   84b04:	46ce      	mov	lr, r9
   84b06:	d315      	bcc.n	84b34 <__udivmoddi4+0x2b0>
   84b08:	d012      	beq.n	84b30 <__udivmoddi4+0x2ac>
   84b0a:	b155      	cbz	r5, 84b22 <__udivmoddi4+0x29e>
   84b0c:	ebb6 030a 	subs.w	r3, r6, sl
   84b10:	eb6c 060e 	sbc.w	r6, ip, lr
   84b14:	fa06 f707 	lsl.w	r7, r6, r7
   84b18:	40cb      	lsrs	r3, r1
   84b1a:	431f      	orrs	r7, r3
   84b1c:	40ce      	lsrs	r6, r1
   84b1e:	602f      	str	r7, [r5, #0]
   84b20:	606e      	str	r6, [r5, #4]
   84b22:	2100      	movs	r1, #0
   84b24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84b28:	4610      	mov	r0, r2
   84b2a:	e6f7      	b.n	8491c <__udivmoddi4+0x98>
   84b2c:	4689      	mov	r9, r1
   84b2e:	e6de      	b.n	848ee <__udivmoddi4+0x6a>
   84b30:	4546      	cmp	r6, r8
   84b32:	d2ea      	bcs.n	84b0a <__udivmoddi4+0x286>
   84b34:	ebb8 0a02 	subs.w	sl, r8, r2
   84b38:	eb69 0e03 	sbc.w	lr, r9, r3
   84b3c:	3801      	subs	r0, #1
   84b3e:	e7e4      	b.n	84b0a <__udivmoddi4+0x286>
   84b40:	4670      	mov	r0, lr
   84b42:	e7d7      	b.n	84af4 <__udivmoddi4+0x270>
   84b44:	4618      	mov	r0, r3
   84b46:	e78f      	b.n	84a68 <__udivmoddi4+0x1e4>
   84b48:	4681      	mov	r9, r0
   84b4a:	e7bd      	b.n	84ac8 <__udivmoddi4+0x244>
   84b4c:	4611      	mov	r1, r2
   84b4e:	e776      	b.n	84a3e <__udivmoddi4+0x1ba>
   84b50:	3802      	subs	r0, #2
   84b52:	443c      	add	r4, r7
   84b54:	e744      	b.n	849e0 <__udivmoddi4+0x15c>
   84b56:	4608      	mov	r0, r1
   84b58:	e706      	b.n	84968 <__udivmoddi4+0xe4>
   84b5a:	3a02      	subs	r2, #2
   84b5c:	443e      	add	r6, r7
   84b5e:	e72b      	b.n	849b8 <__udivmoddi4+0x134>

00084b60 <__aeabi_idiv0>:
   84b60:	4770      	bx	lr
   84b62:	bf00      	nop
   84b64:	00000001 	.word	0x00000001
   84b68:	00000002 	.word	0x00000002
   84b6c:	00000004 	.word	0x00000004
   84b70:	00000008 	.word	0x00000008
   84b74:	00000010 	.word	0x00000010
   84b78:	00000020 	.word	0x00000020
   84b7c:	00000040 	.word	0x00000040
   84b80:	00000080 	.word	0x00000080
   84b84:	00000100 	.word	0x00000100
   84b88:	00000200 	.word	0x00000200
   84b8c:	00000400 	.word	0x00000400
   84b90:	7466654c 	.word	0x7466654c
   84b94:	736c7550 	.word	0x736c7550
   84b98:	3a207365 	.word	0x3a207365
   84b9c:	5b232320 	.word	0x5b232320
   84ba0:	235d6925 	.word	0x235d6925
   84ba4:	00000a23 	.word	0x00000a23
   84ba8:	68676952 	.word	0x68676952
   84bac:	6c755074 	.word	0x6c755074
   84bb0:	20736573 	.word	0x20736573
   84bb4:	2323203a 	.word	0x2323203a
   84bb8:	5d69255b 	.word	0x5d69255b
   84bbc:	000a2323 	.word	0x000a2323
   84bc0:	4f525245 	.word	0x4f525245
   84bc4:	6e203a52 	.word	0x6e203a52
   84bc8:	6964206f 	.word	0x6964206f
   84bcc:	74636572 	.word	0x74636572
   84bd0:	206e6f69 	.word	0x206e6f69
   84bd4:	6c756f63 	.word	0x6c756f63
   84bd8:	65622064 	.word	0x65622064
   84bdc:	74656620 	.word	0x74656620
   84be0:	64656863 	.word	0x64656863
   84be4:	6f726620 	.word	0x6f726620
   84be8:	6874206d 	.word	0x6874206d
   84bec:	656c2065 	.word	0x656c2065
   84bf0:	6d207466 	.word	0x6d207466
   84bf4:	726f746f 	.word	0x726f746f
   84bf8:	74756220 	.word	0x74756220
   84bfc:	6c757020 	.word	0x6c757020
   84c00:	77206573 	.word	0x77206573
   84c04:	73207361 	.word	0x73207361
   84c08:	6c6c6974 	.word	0x6c6c6974
   84c0c:	69727420 	.word	0x69727420
   84c10:	72656767 	.word	0x72656767
   84c14:	202e6465 	.word	0x202e6465
   84c18:	6f636e45 	.word	0x6f636e45
   84c1c:	20726564 	.word	0x20726564
   84c20:	736c7570 	.word	0x736c7570
   84c24:	61642065 	.word	0x61642065
   84c28:	77206174 	.word	0x77206174
   84c2c:	206c6c69 	.word	0x206c6c69
   84c30:	75206562 	.word	0x75206562
   84c34:	6c65726e 	.word	0x6c65726e
   84c38:	6c626169 	.word	0x6c626169
   84c3c:	000a2e65 	.word	0x000a2e65
   84c40:	4f525245 	.word	0x4f525245
   84c44:	6e203a52 	.word	0x6e203a52
   84c48:	6964206f 	.word	0x6964206f
   84c4c:	74636572 	.word	0x74636572
   84c50:	206e6f69 	.word	0x206e6f69
   84c54:	6c756f63 	.word	0x6c756f63
   84c58:	65622064 	.word	0x65622064
   84c5c:	74656620 	.word	0x74656620
   84c60:	64656863 	.word	0x64656863
   84c64:	6f726620 	.word	0x6f726620
   84c68:	6874206d 	.word	0x6874206d
   84c6c:	69722065 	.word	0x69722065
   84c70:	20746867 	.word	0x20746867
   84c74:	6f746f6d 	.word	0x6f746f6d
   84c78:	75622072 	.word	0x75622072
   84c7c:	75702074 	.word	0x75702074
   84c80:	2065736c 	.word	0x2065736c
   84c84:	20736177 	.word	0x20736177
   84c88:	6c697473 	.word	0x6c697473
   84c8c:	7274206c 	.word	0x7274206c
   84c90:	65676769 	.word	0x65676769
   84c94:	2e646572 	.word	0x2e646572
   84c98:	636e4520 	.word	0x636e4520
   84c9c:	7265646f 	.word	0x7265646f
   84ca0:	6c757020 	.word	0x6c757020
   84ca4:	64206573 	.word	0x64206573
   84ca8:	20617461 	.word	0x20617461
   84cac:	6c6c6977 	.word	0x6c6c6977
   84cb0:	20656220 	.word	0x20656220
   84cb4:	65726e75 	.word	0x65726e75
   84cb8:	6261696c 	.word	0x6261696c
   84cbc:	0a2e656c 	.word	0x0a2e656c
   84cc0:	00000000 	.word	0x00000000
   84cc4:	54204c52 	.word	0x54204c52
   84cc8:	0a657572 	.word	0x0a657572
   84ccc:	00000000 	.word	0x00000000
   84cd0:	46204c52 	.word	0x46204c52
   84cd4:	65736c61 	.word	0x65736c61
   84cd8:	0000000a 	.word	0x0000000a
   84cdc:	736e6f43 	.word	0x736e6f43
   84ce0:	20656c6f 	.word	0x20656c6f
   84ce4:	64616572 	.word	0x64616572
   84ce8:	00000a79 	.word	0x00000a79
   84cec:	3d3d3d3d 	.word	0x3d3d3d3d
   84cf0:	3d3d3d3d 	.word	0x3d3d3d3d
   84cf4:	3d3d3d3d 	.word	0x3d3d3d3d
   84cf8:	00000a3d 	.word	0x00000a3d

00084cfc <_global_impure_ptr>:
   84cfc:	20070138 33323130 37363534 42413938     8.. 0123456789AB
   84d0c:	46454443 00000000 33323130 37363534     CDEF....01234567
   84d1c:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   84d2c:	0000296c                                l)..

00084d30 <blanks.7217>:
   84d30:	20202020 20202020 20202020 20202020                     

00084d40 <zeroes.7218>:
   84d40:	30303030 30303030 30303030 30303030     0000000000000000
   84d50:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00084d60 <_ctype_>:
   84d60:	20202000 20202020 28282020 20282828     .         ((((( 
   84d70:	20202020 20202020 20202020 20202020                     
   84d80:	10108820 10101010 10101010 10101010      ...............
   84d90:	04040410 04040404 10040404 10101010     ................
   84da0:	41411010 41414141 01010101 01010101     ..AAAAAA........
   84db0:	01010101 01010101 01010101 10101010     ................
   84dc0:	42421010 42424242 02020202 02020202     ..BBBBBB........
   84dd0:	02020202 02020202 02020202 10101010     ................
   84de0:	00000020 00000000 00000000 00000000      ...............
	...

00084e64 <_init>:
   84e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84e66:	bf00      	nop
   84e68:	bcf8      	pop	{r3, r4, r5, r6, r7}
   84e6a:	bc08      	pop	{r3}
   84e6c:	469e      	mov	lr, r3
   84e6e:	4770      	bx	lr

00084e70 <__init_array_start>:
   84e70:	00082f39 	.word	0x00082f39

00084e74 <__frame_dummy_init_array_entry>:
   84e74:	00080119                                ....

00084e78 <_fini>:
   84e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84e7a:	bf00      	nop
   84e7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   84e7e:	bc08      	pop	{r3}
   84e80:	469e      	mov	lr, r3
   84e82:	4770      	bx	lr

00084e84 <__fini_array_start>:
   84e84:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4a14      	ldr	r2, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b13      	ldr	r3, [r2, #48]	; 0x30
2007003c:	f023 0303 	bic.w	r3, r3, #3
20070040:	f043 0301 	orr.w	r3, r3, #1
20070044:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070048:	f013 0f08 	tst.w	r3, #8
2007004c:	d0fb      	beq.n	20070046 <SystemInit+0x46>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007004e:	4a12      	ldr	r2, [pc, #72]	; (20070098 <SystemInit+0x98>)
20070050:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070052:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070054:	461a      	mov	r2, r3
20070056:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070058:	f013 0f02 	tst.w	r3, #2
2007005c:	d0fb      	beq.n	20070056 <SystemInit+0x56>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007005e:	2211      	movs	r2, #17
20070060:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070062:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070064:	461a      	mov	r2, r3
20070066:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070068:	f013 0f08 	tst.w	r3, #8
2007006c:	d0fb      	beq.n	20070066 <SystemInit+0x66>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007006e:	2212      	movs	r2, #18
20070070:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070072:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070074:	461a      	mov	r2, r3
20070076:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070078:	f013 0f08 	tst.w	r3, #8
2007007c:	d0fb      	beq.n	20070076 <SystemInit+0x76>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007007e:	4a07      	ldr	r2, [pc, #28]	; (2007009c <SystemInit+0x9c>)
20070080:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070082:	601a      	str	r2, [r3, #0]
20070084:	4770      	bx	lr
20070086:	bf00      	nop
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070130 	.word	0x20070130

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d915      	bls.n	200700d6 <system_init_flash+0x32>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700aa:	4b1b      	ldr	r3, [pc, #108]	; (20070118 <system_init_flash+0x74>)
200700ac:	4298      	cmp	r0, r3
200700ae:	d919      	bls.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700b0:	4b1a      	ldr	r3, [pc, #104]	; (2007011c <system_init_flash+0x78>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d91e      	bls.n	200700f4 <system_init_flash+0x50>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700b6:	4b1a      	ldr	r3, [pc, #104]	; (20070120 <system_init_flash+0x7c>)
200700b8:	4298      	cmp	r0, r3
200700ba:	d923      	bls.n	20070104 <system_init_flash+0x60>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700bc:	4b19      	ldr	r3, [pc, #100]	; (20070124 <system_init_flash+0x80>)
200700be:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700c0:	bf94      	ite	ls
200700c2:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
200700c6:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
200700ca:	4a17      	ldr	r2, [pc, #92]	; (20070128 <system_init_flash+0x84>)
200700cc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
200700ce:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d2:	6013      	str	r3, [r2, #0]
200700d4:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700d6:	2300      	movs	r3, #0
200700d8:	4a13      	ldr	r2, [pc, #76]	; (20070128 <system_init_flash+0x84>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700e4:	f44f 7380 	mov.w	r3, #256	; 0x100
200700e8:	4a0f      	ldr	r2, [pc, #60]	; (20070128 <system_init_flash+0x84>)
200700ea:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700ec:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f0:	6013      	str	r3, [r2, #0]
200700f2:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700f4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700f8:	4a0b      	ldr	r2, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fa:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700fc:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070100:	6013      	str	r3, [r2, #0]
20070102:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
20070104:	f44f 7340 	mov.w	r3, #768	; 0x300
20070108:	4a07      	ldr	r2, [pc, #28]	; (20070128 <system_init_flash+0x84>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	02faf07f 	.word	0x02faf07f
2007011c:	03d08fff 	.word	0x03d08fff
20070120:	04c4b3ff 	.word	0x04c4b3ff
20070124:	055d4a7f 	.word	0x055d4a7f
20070128:	400e0a00 	.word	0x400e0a00

2007012c <xNextTaskUnblockTime>:
2007012c:	ffffffff                                ....

20070130 <SystemCoreClock>:
20070130:	003d0900                                ..=.

20070134 <_impure_ptr>:
20070134:	20070138                                8.. 

20070138 <impure_data>:
20070138:	00000000 20070424 2007048c 200704f4     ....$.. ... ... 
	...
200701e0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f0:	0005deec 0000000b 00000000 00000000     ................
	...

20070560 <__atexit_recursive_mutex>:
20070560:	20070cac                                ... 

20070564 <__global_locale>:
20070564:	00000043 00000000 00000000 00000000     C...............
	...
20070584:	00000043 00000000 00000000 00000000     C...............
	...
200705a4:	00000043 00000000 00000000 00000000     C...............
	...
200705c4:	00000043 00000000 00000000 00000000     C...............
	...
200705e4:	00000043 00000000 00000000 00000000     C...............
	...
20070604:	00000043 00000000 00000000 00000000     C...............
	...
20070624:	00000043 00000000 00000000 00000000     C...............
	...
20070644:	000845c1 00083f0d 00000000 00084d60     .E...?......`M..
20070654:	00084d5c 00084cc0 00084cc0 00084cc0     \M...L...L...L..
20070664:	00084cc0 00084cc0 00084cc0 00084cc0     .L...L...L...L..
20070674:	00084cc0 00084cc0 ffffffff ffffffff     .L...L..........
20070684:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
200706ac:	53410000 00494943 00000000 00000000     ..ASCII.........
	...

200706d0 <__malloc_av_>:
	...
200706d8:	200706d0 200706d0 200706d8 200706d8     ... ... ... ... 
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 
20070968:	20070960 20070960 20070968 20070968     `.. `.. h.. h.. 
20070978:	20070970 20070970 20070978 20070978     p.. p.. x.. x.. 
20070988:	20070980 20070980 20070988 20070988     ... ... ... ... 
20070998:	20070990 20070990 20070998 20070998     ... ... ... ... 
200709a8:	200709a0 200709a0 200709a8 200709a8     ... ... ... ... 
200709b8:	200709b0 200709b0 200709b8 200709b8     ... ... ... ... 
200709c8:	200709c0 200709c0 200709c8 200709c8     ... ... ... ... 
200709d8:	200709d0 200709d0 200709d8 200709d8     ... ... ... ... 
200709e8:	200709e0 200709e0 200709e8 200709e8     ... ... ... ... 
200709f8:	200709f0 200709f0 200709f8 200709f8     ... ... ... ... 
20070a08:	20070a00 20070a00 20070a08 20070a08     ... ... ... ... 
20070a18:	20070a10 20070a10 20070a18 20070a18     ... ... ... ... 
20070a28:	20070a20 20070a20 20070a28 20070a28      ..  .. (.. (.. 
20070a38:	20070a30 20070a30 20070a38 20070a38     0.. 0.. 8.. 8.. 
20070a48:	20070a40 20070a40 20070a48 20070a48     @.. @.. H.. H.. 
20070a58:	20070a50 20070a50 20070a58 20070a58     P.. P.. X.. X.. 
20070a68:	20070a60 20070a60 20070a68 20070a68     `.. `.. h.. h.. 
20070a78:	20070a70 20070a70 20070a78 20070a78     p.. p.. x.. x.. 
20070a88:	20070a80 20070a80 20070a88 20070a88     ... ... ... ... 
20070a98:	20070a90 20070a90 20070a98 20070a98     ... ... ... ... 
20070aa8:	20070aa0 20070aa0 20070aa8 20070aa8     ... ... ... ... 
20070ab8:	20070ab0 20070ab0 20070ab8 20070ab8     ... ... ... ... 
20070ac8:	20070ac0 20070ac0 20070ac8 20070ac8     ... ... ... ... 

20070ad8 <__malloc_sbrk_base>:
20070ad8:	ffffffff                                ....

20070adc <__malloc_trim_threshold>:
20070adc:	00020000                                ....
