{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631404354517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631404354518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 11 17:52:34 2021 " "Processing started: Sat Sep 11 17:52:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631404354518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1631404354518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Alu -c Alu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Alu -c Alu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1631404354518 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1631404355016 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1631404355016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxprueba.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxprueba.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxprueba " "Found entity 1: muxprueba" {  } { { "muxprueba.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/muxprueba.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631404364334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631404364334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.sv 1 1 " "Found 1 design units, including 1 entities, in source file andgate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 andGate " "Found entity 1: andGate" {  } { { "andGate.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/andGate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631404364335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631404364335 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Alu_tb.sv(36) " "Verilog HDL Expression warning at Alu_tb.sv(36): truncated literal to match 3 bits" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1631404364337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_tb " "Found entity 1: Alu_tb" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631404364338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631404364338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631404364339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631404364339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbit_full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nbit_full_adder " "Found entity 1: nbit_full_adder" {  } { { "nbit_full_adder.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/nbit_full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631404364341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631404364341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorgate.sv 1 1 " "Found 1 design units, including 1 entities, in source file xorgate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xorGate " "Found entity 1: xorGate" {  } { { "xorGate.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/xorGate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631404364343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631404364343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.sv 1 1 " "Found 1 design units, including 1 entities, in source file orgate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 orGate " "Found entity 1: orGate" {  } { { "orGate.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/orGate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631404364345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631404364345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp2.sv 1 1 " "Found 1 design units, including 1 entities, in source file comp2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comp2 " "Found entity 1: comp2" {  } { { "comp2.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/comp2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631404364346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631404364346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft " "Found entity 1: shiftLeft" {  } { { "shiftLeft.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/shiftLeft.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631404364348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631404364348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifright.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifright.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifRight " "Found entity 1: shifRight" {  } { { "shifRight.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/shifRight.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631404364350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631404364350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Alu_tb " "Elaborating entity \"Alu_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1631404364389 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "*******resultados para a=0111 y b=0010******* Alu_tb.sv(16) " "Verilog HDL Display System Task info at Alu_tb.sv(16): *******resultados para a=0111 y b=0010*******" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 16 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364390 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en AND Alu_tb.sv(19) " "Verilog HDL Display System Task info at Alu_tb.sv(19): resultado correcto en AND" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 19 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364390 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en AND Alu_tb.sv(20) " "Verilog HDL Display System Task info at Alu_tb.sv(20): resultado incorrecto en AND" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364390 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en SUMA: 1001 Alu_tb.sv(25) " "Verilog HDL Display System Task info at Alu_tb.sv(25): resultado correcto en SUMA: 1001" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364390 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en SUMA Alu_tb.sv(26) " "Verilog HDL Display System Task info at Alu_tb.sv(26): resultado incorrecto en SUMA" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 26 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364390 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "cero correcto: Bajo Alu_tb.sv(27) " "Verilog HDL Display System Task info at Alu_tb.sv(27): cero correcto: Bajo" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 27 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364390 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "cero incorrecto Alu_tb.sv(28) " "Verilog HDL Display System Task info at Alu_tb.sv(28): cero incorrecto" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 28 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364390 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "acarreo correcto: Bajo Alu_tb.sv(29) " "Verilog HDL Display System Task info at Alu_tb.sv(29): acarreo correcto: Bajo" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 29 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364390 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "acarreo incorrecta Alu_tb.sv(30) " "Verilog HDL Display System Task info at Alu_tb.sv(30): acarreo incorrecta" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364390 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en RESTA: 0101 Alu_tb.sv(35) " "Verilog HDL Display System Task info at Alu_tb.sv(35): resultado correcto en RESTA: 0101" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 35 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364390 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en RESTA Alu_tb.sv(36) " "Verilog HDL Display System Task info at Alu_tb.sv(36): resultado incorrecto en RESTA" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 36 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364390 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "cero correcto: Bajo Alu_tb.sv(37) " "Verilog HDL Display System Task info at Alu_tb.sv(37): cero correcto: Bajo" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364391 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "cero incorrecto Alu_tb.sv(38) " "Verilog HDL Display System Task info at Alu_tb.sv(38): cero incorrecto" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 38 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364391 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "desbordamiento correcto: Activo Alu_tb.sv(39) " "Verilog HDL Display System Task info at Alu_tb.sv(39): desbordamiento correcto: Activo" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364391 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "desbordamiento incorrecto Alu_tb.sv(40) " "Verilog HDL Display System Task info at Alu_tb.sv(40): desbordamiento incorrecto" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 40 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364391 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "negativo correcto: Bajo Alu_tb.sv(41) " "Verilog HDL Display System Task info at Alu_tb.sv(41): negativo correcto: Bajo" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 41 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364391 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "negativo incorrecto Alu_tb.sv(42) " "Verilog HDL Display System Task info at Alu_tb.sv(42): negativo incorrecto" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 42 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364391 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en OR: 0111 Alu_tb.sv(47) " "Verilog HDL Display System Task info at Alu_tb.sv(47): resultado correcto en OR: 0111" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 47 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364391 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en OR Alu_tb.sv(48) " "Verilog HDL Display System Task info at Alu_tb.sv(48): resultado incorrecto en OR" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364391 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en XOR: 0101 Alu_tb.sv(53) " "Verilog HDL Display System Task info at Alu_tb.sv(53): resultado correcto en XOR: 0101" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 53 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364391 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en XOR Alu_tb.sv(54) " "Verilog HDL Display System Task info at Alu_tb.sv(54): resultado incorrecto en XOR" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 54 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364391 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en SHIFT LEFT: 1100 Alu_tb.sv(59) " "Verilog HDL Display System Task info at Alu_tb.sv(59): resultado correcto en SHIFT LEFT: 1100" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 59 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364391 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en SHIFT LEFT Alu_tb.sv(60) " "Verilog HDL Display System Task info at Alu_tb.sv(60): resultado incorrecto en SHIFT LEFT" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 60 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364391 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en SHIFT RIGHT: 0001 Alu_tb.sv(65) " "Verilog HDL Display System Task info at Alu_tb.sv(65): resultado correcto en SHIFT RIGHT: 0001" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 65 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364391 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en SHIFT RIGHT Alu_tb.sv(66) " "Verilog HDL Display System Task info at Alu_tb.sv(66): resultado incorrecto en SHIFT RIGHT" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 66 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364392 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "*******resultados para a=0101 y b=0101******* Alu_tb.sv(74) " "Verilog HDL Display System Task info at Alu_tb.sv(74): *******resultados para a=0101 y b=0101*******" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 74 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364392 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en AND Alu_tb.sv(77) " "Verilog HDL Display System Task info at Alu_tb.sv(77): resultado correcto en AND" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 77 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364392 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en AND Alu_tb.sv(78) " "Verilog HDL Display System Task info at Alu_tb.sv(78): resultado incorrecto en AND" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 78 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364392 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en SUMA: 1010 Alu_tb.sv(83) " "Verilog HDL Display System Task info at Alu_tb.sv(83): resultado correcto en SUMA: 1010" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 83 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364392 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en SUMA Alu_tb.sv(84) " "Verilog HDL Display System Task info at Alu_tb.sv(84): resultado incorrecto en SUMA" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 84 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364392 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "cero correcto: Bajo Alu_tb.sv(85) " "Verilog HDL Display System Task info at Alu_tb.sv(85): cero correcto: Bajo" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 85 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364392 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "cero incorrecto Alu_tb.sv(86) " "Verilog HDL Display System Task info at Alu_tb.sv(86): cero incorrecto" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 86 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364392 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "acarreo correcto: Bajo Alu_tb.sv(87) " "Verilog HDL Display System Task info at Alu_tb.sv(87): acarreo correcto: Bajo" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 87 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364392 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "acarreo incorrecta Alu_tb.sv(88) " "Verilog HDL Display System Task info at Alu_tb.sv(88): acarreo incorrecta" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 88 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364392 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en RESTA: 0 Alu_tb.sv(93) " "Verilog HDL Display System Task info at Alu_tb.sv(93): resultado correcto en RESTA: 0" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 93 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364392 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en RESTA Alu_tb.sv(94) " "Verilog HDL Display System Task info at Alu_tb.sv(94): resultado incorrecto en RESTA" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 94 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364392 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "cero correcto: Alto Alu_tb.sv(95) " "Verilog HDL Display System Task info at Alu_tb.sv(95): cero correcto: Alto" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 95 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364392 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "cero incorrecto Alu_tb.sv(96) " "Verilog HDL Display System Task info at Alu_tb.sv(96): cero incorrecto" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 96 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364392 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "desbordamiento correcto: Alto Alu_tb.sv(97) " "Verilog HDL Display System Task info at Alu_tb.sv(97): desbordamiento correcto: Alto" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 97 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364392 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "desbordamiento incorrecto Alu_tb.sv(98) " "Verilog HDL Display System Task info at Alu_tb.sv(98): desbordamiento incorrecto" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 98 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364393 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "negativo correcto: Bajo Alu_tb.sv(99) " "Verilog HDL Display System Task info at Alu_tb.sv(99): negativo correcto: Bajo" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 99 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364393 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "negativo incorrecto Alu_tb.sv(100) " "Verilog HDL Display System Task info at Alu_tb.sv(100): negativo incorrecto" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 100 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364393 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en OR: 0101 Alu_tb.sv(105) " "Verilog HDL Display System Task info at Alu_tb.sv(105): resultado correcto en OR: 0101" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364393 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en OR Alu_tb.sv(106) " "Verilog HDL Display System Task info at Alu_tb.sv(106): resultado incorrecto en OR" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 106 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364393 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en XOR: 0 Alu_tb.sv(111) " "Verilog HDL Display System Task info at Alu_tb.sv(111): resultado correcto en XOR: 0" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 111 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364393 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en XOR Alu_tb.sv(112) " "Verilog HDL Display System Task info at Alu_tb.sv(112): resultado incorrecto en XOR" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 112 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364393 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en SHIFT LEFT: 0000 Alu_tb.sv(117) " "Verilog HDL Display System Task info at Alu_tb.sv(117): resultado correcto en SHIFT LEFT: 0000" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 117 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364393 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en SHIFT LEFT Alu_tb.sv(118) " "Verilog HDL Display System Task info at Alu_tb.sv(118): resultado incorrecto en SHIFT LEFT" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 118 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364393 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en SHIFT RIGHT: 0000 Alu_tb.sv(123) " "Verilog HDL Display System Task info at Alu_tb.sv(123): resultado correcto en SHIFT RIGHT: 0000" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 123 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364393 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en SHIFT RIGHT Alu_tb.sv(124) " "Verilog HDL Display System Task info at Alu_tb.sv(124): resultado incorrecto en SHIFT RIGHT" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 124 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364393 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "*******resultados para a=1101 y b=0011******* Alu_tb.sv(131) " "Verilog HDL Display System Task info at Alu_tb.sv(131): *******resultados para a=1101 y b=0011*******" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 131 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364393 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en AND Alu_tb.sv(134) " "Verilog HDL Display System Task info at Alu_tb.sv(134): resultado correcto en AND" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 134 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364393 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en AND Alu_tb.sv(135) " "Verilog HDL Display System Task info at Alu_tb.sv(135): resultado incorrecto en AND" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 135 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364393 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en SUMA: 0000 Alu_tb.sv(140) " "Verilog HDL Display System Task info at Alu_tb.sv(140): resultado correcto en SUMA: 0000" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 140 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364393 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en SUMA Alu_tb.sv(141) " "Verilog HDL Display System Task info at Alu_tb.sv(141): resultado incorrecto en SUMA" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 141 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364394 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "cero correcto: Alto Alu_tb.sv(142) " "Verilog HDL Display System Task info at Alu_tb.sv(142): cero correcto: Alto" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 142 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364394 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "cero incorrecto Alu_tb.sv(143) " "Verilog HDL Display System Task info at Alu_tb.sv(143): cero incorrecto" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 143 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364394 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "acarreo correcto: Alto Alu_tb.sv(144) " "Verilog HDL Display System Task info at Alu_tb.sv(144): acarreo correcto: Alto" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 144 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364394 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "acarreo incorrecta Alu_tb.sv(145) " "Verilog HDL Display System Task info at Alu_tb.sv(145): acarreo incorrecta" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 145 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364394 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en RESTA: 1010 Alu_tb.sv(150) " "Verilog HDL Display System Task info at Alu_tb.sv(150): resultado correcto en RESTA: 1010" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 150 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364394 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en RESTA Alu_tb.sv(151) " "Verilog HDL Display System Task info at Alu_tb.sv(151): resultado incorrecto en RESTA" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 151 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364394 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "cero correcto: Bajo Alu_tb.sv(152) " "Verilog HDL Display System Task info at Alu_tb.sv(152): cero correcto: Bajo" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 152 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364394 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "cero incorrecto Alu_tb.sv(153) " "Verilog HDL Display System Task info at Alu_tb.sv(153): cero incorrecto" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 153 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364394 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "desbordamiento correcto: Alto Alu_tb.sv(154) " "Verilog HDL Display System Task info at Alu_tb.sv(154): desbordamiento correcto: Alto" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 154 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364394 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "desbordamiento incorrecto Alu_tb.sv(155) " "Verilog HDL Display System Task info at Alu_tb.sv(155): desbordamiento incorrecto" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 155 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364394 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "negativo correcto: Bajo Alu_tb.sv(156) " "Verilog HDL Display System Task info at Alu_tb.sv(156): negativo correcto: Bajo" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 156 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364394 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "negativo incorrecto Alu_tb.sv(157) " "Verilog HDL Display System Task info at Alu_tb.sv(157): negativo incorrecto" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 157 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364394 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en OR: 1111 Alu_tb.sv(162) " "Verilog HDL Display System Task info at Alu_tb.sv(162): resultado correcto en OR: 1111" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 162 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364394 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en OR Alu_tb.sv(163) " "Verilog HDL Display System Task info at Alu_tb.sv(163): resultado incorrecto en OR" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 163 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364395 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en XOR: 1110 Alu_tb.sv(168) " "Verilog HDL Display System Task info at Alu_tb.sv(168): resultado correcto en XOR: 1110" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 168 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364395 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en XOR Alu_tb.sv(169) " "Verilog HDL Display System Task info at Alu_tb.sv(169): resultado incorrecto en XOR" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 169 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364395 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en SHIFT LEFT: 1000 Alu_tb.sv(174) " "Verilog HDL Display System Task info at Alu_tb.sv(174): resultado correcto en SHIFT LEFT: 1000" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 174 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364395 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en SHIFT LEFT Alu_tb.sv(175) " "Verilog HDL Display System Task info at Alu_tb.sv(175): resultado incorrecto en SHIFT LEFT" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 175 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364395 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en SHIFT RIGHT: 0001 Alu_tb.sv(180) " "Verilog HDL Display System Task info at Alu_tb.sv(180): resultado correcto en SHIFT RIGHT: 0001" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 180 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364395 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en SHIFT RIGHT Alu_tb.sv(181) " "Verilog HDL Display System Task info at Alu_tb.sv(181): resultado incorrecto en SHIFT RIGHT" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 181 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364395 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "*******resultados para a=0001 y b=0010******* Alu_tb.sv(188) " "Verilog HDL Display System Task info at Alu_tb.sv(188): *******resultados para a=0001 y b=0010*******" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 188 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364395 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en AND Alu_tb.sv(191) " "Verilog HDL Display System Task info at Alu_tb.sv(191): resultado correcto en AND" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 191 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364395 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en AND Alu_tb.sv(192) " "Verilog HDL Display System Task info at Alu_tb.sv(192): resultado incorrecto en AND" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 192 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364395 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en SUMA: 0011 Alu_tb.sv(197) " "Verilog HDL Display System Task info at Alu_tb.sv(197): resultado correcto en SUMA: 0011" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 197 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364395 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en SUMA Alu_tb.sv(198) " "Verilog HDL Display System Task info at Alu_tb.sv(198): resultado incorrecto en SUMA" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 198 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364395 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "cero correcto: Bajo Alu_tb.sv(199) " "Verilog HDL Display System Task info at Alu_tb.sv(199): cero correcto: Bajo" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 199 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364395 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "cero incorrecto Alu_tb.sv(200) " "Verilog HDL Display System Task info at Alu_tb.sv(200): cero incorrecto" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 200 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364395 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "acarreo correcto: Bajo Alu_tb.sv(201) " "Verilog HDL Display System Task info at Alu_tb.sv(201): acarreo correcto: Bajo" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 201 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364395 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "acarreo incorrecta Alu_tb.sv(202) " "Verilog HDL Display System Task info at Alu_tb.sv(202): acarreo incorrecta" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 202 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364396 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en RESTA: 0001 Alu_tb.sv(207) " "Verilog HDL Display System Task info at Alu_tb.sv(207): resultado correcto en RESTA: 0001" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 207 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364396 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en RESTA Alu_tb.sv(208) " "Verilog HDL Display System Task info at Alu_tb.sv(208): resultado incorrecto en RESTA" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 208 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364396 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "cero correcto: Bajo Alu_tb.sv(209) " "Verilog HDL Display System Task info at Alu_tb.sv(209): cero correcto: Bajo" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 209 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364396 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "cero incorrecto Alu_tb.sv(210) " "Verilog HDL Display System Task info at Alu_tb.sv(210): cero incorrecto" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 210 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364396 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "desbordamiento correcto: Bajo Alu_tb.sv(211) " "Verilog HDL Display System Task info at Alu_tb.sv(211): desbordamiento correcto: Bajo" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 211 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364396 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "desbordamiento incorrecto Alu_tb.sv(212) " "Verilog HDL Display System Task info at Alu_tb.sv(212): desbordamiento incorrecto" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 212 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364396 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "negativo correcto: Alto Alu_tb.sv(213) " "Verilog HDL Display System Task info at Alu_tb.sv(213): negativo correcto: Alto" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 213 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364396 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "negativo incorrecto Alu_tb.sv(214) " "Verilog HDL Display System Task info at Alu_tb.sv(214): negativo incorrecto" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 214 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364396 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en OR: 0011 Alu_tb.sv(219) " "Verilog HDL Display System Task info at Alu_tb.sv(219): resultado correcto en OR: 0011" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 219 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364396 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en OR Alu_tb.sv(220) " "Verilog HDL Display System Task info at Alu_tb.sv(220): resultado incorrecto en OR" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 220 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364396 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en XOR: 0011 Alu_tb.sv(225) " "Verilog HDL Display System Task info at Alu_tb.sv(225): resultado correcto en XOR: 0011" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 225 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364396 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en XOR Alu_tb.sv(226) " "Verilog HDL Display System Task info at Alu_tb.sv(226): resultado incorrecto en XOR" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 226 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364396 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en SHIFT LEFT: 0100 Alu_tb.sv(231) " "Verilog HDL Display System Task info at Alu_tb.sv(231): resultado correcto en SHIFT LEFT: 0100" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 231 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364396 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en SHIFT LEFT Alu_tb.sv(232) " "Verilog HDL Display System Task info at Alu_tb.sv(232): resultado incorrecto en SHIFT LEFT" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 232 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364397 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado correcto en SHIFT RIGHT: 0000 Alu_tb.sv(237) " "Verilog HDL Display System Task info at Alu_tb.sv(237): resultado correcto en SHIFT RIGHT: 0000" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 237 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364397 "|Alu_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "resultado incorrecto en SHIFT RIGHT Alu_tb.sv(238) " "Verilog HDL Display System Task info at Alu_tb.sv(238): resultado incorrecto en SHIFT RIGHT" {  } { { "Alu_tb.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 238 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1631404364397 "|Alu_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxprueba muxprueba:mux_tb " "Elaborating entity \"muxprueba\" for hierarchy \"muxprueba:mux_tb\"" {  } { { "Alu_tb.sv" "mux_tb" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/Alu_tb.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631404364424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 muxprueba.sv(90) " "Verilog HDL assignment warning at muxprueba.sv(90): truncated value with size 32 to match size of target (5)" {  } { { "muxprueba.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/muxprueba.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1631404364425 "|Alu_tb|muxprueba:mux_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out muxprueba.sv(42) " "Verilog HDL Always Construct warning at muxprueba.sv(42): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "muxprueba.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/muxprueba.sv" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1631404364425 "|Alu_tb|muxprueba:mux_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cero muxprueba.sv(42) " "Verilog HDL Always Construct warning at muxprueba.sv(42): inferring latch(es) for variable \"cero\", which holds its previous value in one or more paths through the always construct" {  } { { "muxprueba.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/muxprueba.sv" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1631404364425 "|Alu_tb|muxprueba:mux_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "acarreo muxprueba.sv(42) " "Verilog HDL Always Construct warning at muxprueba.sv(42): inferring latch(es) for variable \"acarreo\", which holds its previous value in one or more paths through the always construct" {  } { { "muxprueba.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/muxprueba.sv" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1631404364426 "|Alu_tb|muxprueba:mux_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "desbordamiento muxprueba.sv(42) " "Verilog HDL Always Construct warning at muxprueba.sv(42): inferring latch(es) for variable \"desbordamiento\", which holds its previous value in one or more paths through the always construct" {  } { { "muxprueba.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/muxprueba.sv" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1631404364426 "|Alu_tb|muxprueba:mux_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negativo muxprueba.sv(42) " "Verilog HDL Always Construct warning at muxprueba.sv(42): inferring latch(es) for variable \"negativo\", which holds its previous value in one or more paths through the always construct" {  } { { "muxprueba.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/muxprueba.sv" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1631404364426 "|Alu_tb|muxprueba:mux_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "co muxprueba.sv(42) " "Verilog HDL Always Construct warning at muxprueba.sv(42): inferring latch(es) for variable \"co\", which holds its previous value in one or more paths through the always construct" {  } { { "muxprueba.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/muxprueba.sv" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1631404364426 "|Alu_tb|muxprueba:mux_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outSubToPos muxprueba.sv(42) " "Verilog HDL Always Construct warning at muxprueba.sv(42): inferring latch(es) for variable \"outSubToPos\", which holds its previous value in one or more paths through the always construct" {  } { { "muxprueba.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/muxprueba.sv" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1631404364426 "|Alu_tb|muxprueba:mux_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "co muxprueba.sv(42) " "Inferred latch for \"co\" at muxprueba.sv(42)" {  } { { "muxprueba.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/muxprueba.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1631404364426 "|Alu_tb|muxprueba:mux_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "negativo muxprueba.sv(42) " "Inferred latch for \"negativo\" at muxprueba.sv(42)" {  } { { "muxprueba.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/muxprueba.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1631404364426 "|Alu_tb|muxprueba:mux_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "desbordamiento muxprueba.sv(42) " "Inferred latch for \"desbordamiento\" at muxprueba.sv(42)" {  } { { "muxprueba.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/muxprueba.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1631404364426 "|Alu_tb|muxprueba:mux_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acarreo muxprueba.sv(42) " "Inferred latch for \"acarreo\" at muxprueba.sv(42)" {  } { { "muxprueba.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/muxprueba.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1631404364426 "|Alu_tb|muxprueba:mux_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cero muxprueba.sv(42) " "Inferred latch for \"cero\" at muxprueba.sv(42)" {  } { { "muxprueba.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/muxprueba.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1631404364426 "|Alu_tb|muxprueba:mux_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] muxprueba.sv(42) " "Inferred latch for \"out\[0\]\" at muxprueba.sv(42)" {  } { { "muxprueba.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/muxprueba.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1631404364426 "|Alu_tb|muxprueba:mux_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] muxprueba.sv(42) " "Inferred latch for \"out\[1\]\" at muxprueba.sv(42)" {  } { { "muxprueba.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/muxprueba.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1631404364426 "|Alu_tb|muxprueba:mux_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] muxprueba.sv(42) " "Inferred latch for \"out\[2\]\" at muxprueba.sv(42)" {  } { { "muxprueba.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/muxprueba.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1631404364426 "|Alu_tb|muxprueba:mux_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] muxprueba.sv(42) " "Inferred latch for \"out\[3\]\" at muxprueba.sv(42)" {  } { { "muxprueba.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/muxprueba.sv" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1631404364426 "|Alu_tb|muxprueba:mux_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andGate muxprueba:mux_tb\|andGate:andGate_instance " "Elaborating entity \"andGate\" for hierarchy \"muxprueba:mux_tb\|andGate:andGate_instance\"" {  } { { "muxprueba.sv" "andGate_instance" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/muxprueba.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631404364427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_full_adder muxprueba:mux_tb\|nbit_full_adder:sum_instance " "Elaborating entity \"nbit_full_adder\" for hierarchy \"muxprueba:mux_tb\|nbit_full_adder:sum_instance\"" {  } { { "muxprueba.sv" "sum_instance" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/muxprueba.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631404364429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder muxprueba:mux_tb\|nbit_full_adder:sum_instance\|full_adder:geninstance\[0\].f1_instance " "Elaborating entity \"full_adder\" for hierarchy \"muxprueba:mux_tb\|nbit_full_adder:sum_instance\|full_adder:geninstance\[0\].f1_instance\"" {  } { { "nbit_full_adder.sv" "geninstance\[0\].f1_instance" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/nbit_full_adder.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631404364430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp2 muxprueba:mux_tb\|comp2:c_instance " "Elaborating entity \"comp2\" for hierarchy \"muxprueba:mux_tb\|comp2:c_instance\"" {  } { { "muxprueba.sv" "c_instance" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/muxprueba.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631404364432 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 comp2.sv(11) " "Verilog HDL assignment warning at comp2.sv(11): truncated value with size 32 to match size of target (4)" {  } { { "comp2.sv" "" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/comp2.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1631404364433 "|Alu_tb|muxprueba:mux_tb|comp2:c_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_full_adder muxprueba:mux_tb\|nbit_full_adder:sub_instance " "Elaborating entity \"nbit_full_adder\" for hierarchy \"muxprueba:mux_tb\|nbit_full_adder:sub_instance\"" {  } { { "muxprueba.sv" "sub_instance" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/muxprueba.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631404364433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orGate muxprueba:mux_tb\|orGate:or_instance " "Elaborating entity \"orGate\" for hierarchy \"muxprueba:mux_tb\|orGate:or_instance\"" {  } { { "muxprueba.sv" "or_instance" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/muxprueba.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631404364436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorGate muxprueba:mux_tb\|xorGate:xor_instance " "Elaborating entity \"xorGate\" for hierarchy \"muxprueba:mux_tb\|xorGate:xor_instance\"" {  } { { "muxprueba.sv" "xor_instance" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/muxprueba.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631404364437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft muxprueba:mux_tb\|shiftLeft:sl " "Elaborating entity \"shiftLeft\" for hierarchy \"muxprueba:mux_tb\|shiftLeft:sl\"" {  } { { "muxprueba.sv" "sl" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/muxprueba.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631404364438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifRight muxprueba:mux_tb\|shifRight:sr " "Elaborating entity \"shifRight\" for hierarchy \"muxprueba:mux_tb\|shifRight:sr\"" {  } { { "muxprueba.sv" "sr" { Text "C:/LaboratoriosTaller/Lab3.1/lab3/muxprueba.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631404364439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631404364596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 11 17:52:44 2021 " "Processing ended: Sat Sep 11 17:52:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631404364596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631404364596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631404364596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1631404364596 ""}
