
adc_multi_dma.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009de8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001140  08009f88  08009f88  0000af88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b0c8  0800b0c8  0000d1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800b0c8  0800b0c8  0000c0c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b0d0  0800b0d0  0000d1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b0d0  0800b0d0  0000c0d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b0d4  0800b0d4  0000c0d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800b0d8  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000079c  200001d8  0800b2b0  0000d1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000974  0800b2b0  0000d974  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000157c3  00000000  00000000  0000d208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f4f  00000000  00000000  000229cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013d8  00000000  00000000  00025920  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f8d  00000000  00000000  00026cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a421  00000000  00000000  00027c85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001948a  00000000  00000000  000420a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a4a08  00000000  00000000  0005b530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fff38  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065b4  00000000  00000000  000fff7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  00106530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009f70 	.word	0x08009f70

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	08009f70 	.word	0x08009f70

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96a 	b.w	8000ea4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	460c      	mov	r4, r1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d14e      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	458c      	cmp	ip, r1
 8000bf8:	4686      	mov	lr, r0
 8000bfa:	fab2 f282 	clz	r2, r2
 8000bfe:	d962      	bls.n	8000cc6 <__udivmoddi4+0xde>
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0320 	rsb	r3, r2, #32
 8000c06:	4091      	lsls	r1, r2
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c10:	4319      	orrs	r1, r3
 8000c12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1a:	fa1f f68c 	uxth.w	r6, ip
 8000c1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2e:	fb04 f106 	mul.w	r1, r4, r6
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c3e:	f080 8112 	bcs.w	8000e66 <__udivmoddi4+0x27e>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 810f 	bls.w	8000e66 <__udivmoddi4+0x27e>
 8000c48:	3c02      	subs	r4, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a59      	subs	r1, r3, r1
 8000c4e:	fa1f f38e 	uxth.w	r3, lr
 8000c52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c56:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb00 f606 	mul.w	r6, r0, r6
 8000c62:	429e      	cmp	r6, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x94>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c6e:	f080 80fc 	bcs.w	8000e6a <__udivmoddi4+0x282>
 8000c72:	429e      	cmp	r6, r3
 8000c74:	f240 80f9 	bls.w	8000e6a <__udivmoddi4+0x282>
 8000c78:	4463      	add	r3, ip
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	1b9b      	subs	r3, r3, r6
 8000c7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa6>
 8000c86:	40d3      	lsrs	r3, r2
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xba>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb4>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x150>
 8000caa:	42a3      	cmp	r3, r4
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xcc>
 8000cae:	4290      	cmp	r0, r2
 8000cb0:	f0c0 80f0 	bcc.w	8000e94 <__udivmoddi4+0x2ac>
 8000cb4:	1a86      	subs	r6, r0, r2
 8000cb6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d0e6      	beq.n	8000c8e <__udivmoddi4+0xa6>
 8000cc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc4:	e7e3      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	f040 8090 	bne.w	8000dec <__udivmoddi4+0x204>
 8000ccc:	eba1 040c 	sub.w	r4, r1, ip
 8000cd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd4:	fa1f f78c 	uxth.w	r7, ip
 8000cd8:	2101      	movs	r1, #1
 8000cda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ce6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cea:	fb07 f006 	mul.w	r0, r7, r6
 8000cee:	4298      	cmp	r0, r3
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x11c>
 8000cf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x11a>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	f200 80cd 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000d02:	4626      	mov	r6, r4
 8000d04:	1a1c      	subs	r4, r3, r0
 8000d06:	fa1f f38e 	uxth.w	r3, lr
 8000d0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d16:	fb00 f707 	mul.w	r7, r0, r7
 8000d1a:	429f      	cmp	r7, r3
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x148>
 8000d1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d22:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x146>
 8000d28:	429f      	cmp	r7, r3
 8000d2a:	f200 80b0 	bhi.w	8000e8e <__udivmoddi4+0x2a6>
 8000d2e:	4620      	mov	r0, r4
 8000d30:	1bdb      	subs	r3, r3, r7
 8000d32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x9c>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d48:	fa04 f301 	lsl.w	r3, r4, r1
 8000d4c:	ea43 030c 	orr.w	r3, r3, ip
 8000d50:	40f4      	lsrs	r4, r6
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	0c38      	lsrs	r0, r7, #16
 8000d58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	fb00 441e 	mls	r4, r0, lr, r4
 8000d68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d70:	45a1      	cmp	r9, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1a6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d7e:	f080 8084 	bcs.w	8000e8a <__udivmoddi4+0x2a2>
 8000d82:	45a1      	cmp	r9, r4
 8000d84:	f240 8081 	bls.w	8000e8a <__udivmoddi4+0x2a2>
 8000d88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d8c:	443c      	add	r4, r7
 8000d8e:	eba4 0409 	sub.w	r4, r4, r9
 8000d92:	fa1f f983 	uxth.w	r9, r3
 8000d96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x1d2>
 8000daa:	193c      	adds	r4, r7, r4
 8000dac:	f103 30ff 	add.w	r0, r3, #4294967295
 8000db0:	d267      	bcs.n	8000e82 <__udivmoddi4+0x29a>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d965      	bls.n	8000e82 <__udivmoddi4+0x29a>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dbe:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc2:	eba4 040c 	sub.w	r4, r4, ip
 8000dc6:	429c      	cmp	r4, r3
 8000dc8:	46ce      	mov	lr, r9
 8000dca:	469c      	mov	ip, r3
 8000dcc:	d351      	bcc.n	8000e72 <__udivmoddi4+0x28a>
 8000dce:	d04e      	beq.n	8000e6e <__udivmoddi4+0x286>
 8000dd0:	b155      	cbz	r5, 8000de8 <__udivmoddi4+0x200>
 8000dd2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dd6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	40cb      	lsrs	r3, r1
 8000de0:	431e      	orrs	r6, r3
 8000de2:	40cc      	lsrs	r4, r1
 8000de4:	e9c5 6400 	strd	r6, r4, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	e750      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f103 	lsr.w	r1, r0, r3
 8000df4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dfc:	4094      	lsls	r4, r2
 8000dfe:	430c      	orrs	r4, r1
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e08:	fa1f f78c 	uxth.w	r7, ip
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3110 	mls	r1, r8, r0, r3
 8000e14:	0c23      	lsrs	r3, r4, #16
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb00 f107 	mul.w	r1, r0, r7
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x24c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e2a:	d22c      	bcs.n	8000e86 <__udivmoddi4+0x29e>
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d92a      	bls.n	8000e86 <__udivmoddi4+0x29e>
 8000e30:	3802      	subs	r0, #2
 8000e32:	4463      	add	r3, ip
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b2a4      	uxth	r4, r4
 8000e38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e44:	fb01 f307 	mul.w	r3, r1, r7
 8000e48:	42a3      	cmp	r3, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x276>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e54:	d213      	bcs.n	8000e7e <__udivmoddi4+0x296>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d911      	bls.n	8000e7e <__udivmoddi4+0x296>
 8000e5a:	3902      	subs	r1, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	1ae4      	subs	r4, r4, r3
 8000e60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e64:	e739      	b.n	8000cda <__udivmoddi4+0xf2>
 8000e66:	4604      	mov	r4, r0
 8000e68:	e6f0      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	e706      	b.n	8000c7c <__udivmoddi4+0x94>
 8000e6e:	45c8      	cmp	r8, r9
 8000e70:	d2ae      	bcs.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7a:	3801      	subs	r0, #1
 8000e7c:	e7a8      	b.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e7e:	4631      	mov	r1, r6
 8000e80:	e7ed      	b.n	8000e5e <__udivmoddi4+0x276>
 8000e82:	4603      	mov	r3, r0
 8000e84:	e799      	b.n	8000dba <__udivmoddi4+0x1d2>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e7d4      	b.n	8000e34 <__udivmoddi4+0x24c>
 8000e8a:	46d6      	mov	lr, sl
 8000e8c:	e77f      	b.n	8000d8e <__udivmoddi4+0x1a6>
 8000e8e:	4463      	add	r3, ip
 8000e90:	3802      	subs	r0, #2
 8000e92:	e74d      	b.n	8000d30 <__udivmoddi4+0x148>
 8000e94:	4606      	mov	r6, r0
 8000e96:	4623      	mov	r3, r4
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e70f      	b.n	8000cbc <__udivmoddi4+0xd4>
 8000e9c:	3e02      	subs	r6, #2
 8000e9e:	4463      	add	r3, ip
 8000ea0:	e730      	b.n	8000d04 <__udivmoddi4+0x11c>
 8000ea2:	bf00      	nop

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <MX_ADC1_Init>:
uint16_t moisture = 0;
uint8_t convCompleted = 0;


void MX_ADC1_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000eae:	463b      	mov	r3, r7
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000eba:	4b29      	ldr	r3, [pc, #164]	@ (8000f60 <MX_ADC1_Init+0xb8>)
 8000ebc:	4a29      	ldr	r2, [pc, #164]	@ (8000f64 <MX_ADC1_Init+0xbc>)
 8000ebe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000ec0:	4b27      	ldr	r3, [pc, #156]	@ (8000f60 <MX_ADC1_Init+0xb8>)
 8000ec2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000ec6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ec8:	4b25      	ldr	r3, [pc, #148]	@ (8000f60 <MX_ADC1_Init+0xb8>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000ece:	4b24      	ldr	r3, [pc, #144]	@ (8000f60 <MX_ADC1_Init+0xb8>)
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ed4:	4b22      	ldr	r3, [pc, #136]	@ (8000f60 <MX_ADC1_Init+0xb8>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000eda:	4b21      	ldr	r3, [pc, #132]	@ (8000f60 <MX_ADC1_Init+0xb8>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ee2:	4b1f      	ldr	r3, [pc, #124]	@ (8000f60 <MX_ADC1_Init+0xb8>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ee8:	4b1d      	ldr	r3, [pc, #116]	@ (8000f60 <MX_ADC1_Init+0xb8>)
 8000eea:	4a1f      	ldr	r2, [pc, #124]	@ (8000f68 <MX_ADC1_Init+0xc0>)
 8000eec:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000eee:	4b1c      	ldr	r3, [pc, #112]	@ (8000f60 <MX_ADC1_Init+0xb8>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000ef4:	4b1a      	ldr	r3, [pc, #104]	@ (8000f60 <MX_ADC1_Init+0xb8>)
 8000ef6:	2202      	movs	r2, #2
 8000ef8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000efa:	4b19      	ldr	r3, [pc, #100]	@ (8000f60 <MX_ADC1_Init+0xb8>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f02:	4b17      	ldr	r3, [pc, #92]	@ (8000f60 <MX_ADC1_Init+0xb8>)
 8000f04:	2201      	movs	r2, #1
 8000f06:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f08:	4815      	ldr	r0, [pc, #84]	@ (8000f60 <MX_ADC1_Init+0xb8>)
 8000f0a:	f001 faed 	bl	80024e8 <HAL_ADC_Init>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d001      	beq.n	8000f18 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000f14:	f000 fd0e 	bl	8001934 <Error_Handler>
  }


  // Channel 0 (LUX - PA0)
  sConfig.Channel = ADC_CHANNEL_0;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;  // Increased from 15 cycles
 8000f20:	2307      	movs	r3, #7
 8000f22:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000f24:	463b      	mov	r3, r7
 8000f26:	4619      	mov	r1, r3
 8000f28:	480d      	ldr	r0, [pc, #52]	@ (8000f60 <MX_ADC1_Init+0xb8>)
 8000f2a:	f001 fd43 	bl	80029b4 <HAL_ADC_ConfigChannel>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d001      	beq.n	8000f38 <MX_ADC1_Init+0x90>
      Error_Handler();
 8000f34:	f000 fcfe 	bl	8001934 <Error_Handler>
  }

  // Channel 1 (Moisture - PA1)
  sConfig.Channel = ADC_CHANNEL_1;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000f3c:	2302      	movs	r3, #2
 8000f3e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;  // Explicitly set
 8000f40:	2307      	movs	r3, #7
 8000f42:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000f44:	463b      	mov	r3, r7
 8000f46:	4619      	mov	r1, r3
 8000f48:	4805      	ldr	r0, [pc, #20]	@ (8000f60 <MX_ADC1_Init+0xb8>)
 8000f4a:	f001 fd33 	bl	80029b4 <HAL_ADC_ConfigChannel>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d001      	beq.n	8000f58 <MX_ADC1_Init+0xb0>
      Error_Handler();
 8000f54:	f000 fcee 	bl	8001934 <Error_Handler>
  /*
   *  USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f58:	bf00      	nop
 8000f5a:	3710      	adds	r7, #16
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	200001f8 	.word	0x200001f8
 8000f64:	40012000 	.word	0x40012000
 8000f68:	0f000001 	.word	0x0f000001

08000f6c <My_ADC_Init>:



void My_ADC_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
    // Initialize ADC hardware
    MX_ADC1_Init();
 8000f70:	f7ff ff9a 	bl	8000ea8 <MX_ADC1_Init>

    // Start first conversion
    HAL_ADC_Start_DMA(&hadc1, (uint32_t *)raw_values, 2);
 8000f74:	2202      	movs	r2, #2
 8000f76:	4903      	ldr	r1, [pc, #12]	@ (8000f84 <My_ADC_Init+0x18>)
 8000f78:	4803      	ldr	r0, [pc, #12]	@ (8000f88 <My_ADC_Init+0x1c>)
 8000f7a:	f001 fc09 	bl	8002790 <HAL_ADC_Start_DMA>
}
 8000f7e:	bf00      	nop
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	200001f4 	.word	0x200001f4
 8000f88:	200001f8 	.word	0x200001f8

08000f8c <ADC_StartConversion>:

void ADC_StartConversion(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
    convCompleted = 0;
 8000f90:	4b04      	ldr	r3, [pc, #16]	@ (8000fa4 <ADC_StartConversion+0x18>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	701a      	strb	r2, [r3, #0]
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*) raw_values, 2);
 8000f96:	2202      	movs	r2, #2
 8000f98:	4903      	ldr	r1, [pc, #12]	@ (8000fa8 <ADC_StartConversion+0x1c>)
 8000f9a:	4804      	ldr	r0, [pc, #16]	@ (8000fac <ADC_StartConversion+0x20>)
 8000f9c:	f001 fbf8 	bl	8002790 <HAL_ADC_Start_DMA>
}
 8000fa0:	bf00      	nop
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	200002a0 	.word	0x200002a0
 8000fa8:	200001f4 	.word	0x200001f4
 8000fac:	200001f8 	.word	0x200001f8

08000fb0 <ADC_GetValues>:


void ADC_GetValues(uint16_t* lux_val, uint16_t* moisture_val)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
 8000fb8:	6039      	str	r1, [r7, #0]
    while (!convCompleted); // Wait for conversion to complete
 8000fba:	bf00      	nop
 8000fbc:	4b08      	ldr	r3, [pc, #32]	@ (8000fe0 <ADC_GetValues+0x30>)
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d0fb      	beq.n	8000fbc <ADC_GetValues+0xc>

    *lux_val = raw_values[0];      // Channel 0 (PA0)
 8000fc4:	4b07      	ldr	r3, [pc, #28]	@ (8000fe4 <ADC_GetValues+0x34>)
 8000fc6:	881a      	ldrh	r2, [r3, #0]
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	801a      	strh	r2, [r3, #0]
    *moisture_val = raw_values[1]; // Channel 1 (PA1)
 8000fcc:	4b05      	ldr	r3, [pc, #20]	@ (8000fe4 <ADC_GetValues+0x34>)
 8000fce:	885a      	ldrh	r2, [r3, #2]
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	801a      	strh	r2, [r3, #0]

    // Start next conversion
    ADC_StartConversion();
 8000fd4:	f7ff ffda 	bl	8000f8c <ADC_StartConversion>
}
 8000fd8:	bf00      	nop
 8000fda:	3708      	adds	r7, #8
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	200002a0 	.word	0x200002a0
 8000fe4:	200001f4 	.word	0x200001f4

08000fe8 <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
    convCompleted = 1;
 8000ff0:	4b04      	ldr	r3, [pc, #16]	@ (8001004 <HAL_ADC_ConvCpltCallback+0x1c>)
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	701a      	strb	r2, [r3, #0]
}
 8000ff6:	bf00      	nop
 8000ff8:	370c      	adds	r7, #12
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	200002a0 	.word	0x200002a0

08001008 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001008:	b590      	push	{r4, r7, lr}
 800100a:	b09d      	sub	sp, #116	@ 0x74
 800100c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800100e:	f001 f9d5 	bl	80023bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001012:	f000 f94b 	bl	80012ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001016:	f000 fb89 	bl	800172c <MX_GPIO_Init>
  MX_DMA_Init();
 800101a:	f000 fb67 	bl	80016ec <MX_DMA_Init>
  MX_ADC1_Init();
 800101e:	f000 f9b3 	bl	8001388 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001022:	f000 fa99 	bl	8001558 <MX_TIM1_Init>
  MX_I2C1_Init();
 8001026:	f000 fa0f 	bl	8001448 <MX_I2C1_Init>
  MX_RTC_Init();
 800102a:	f000 fa3b 	bl	80014a4 <MX_RTC_Init>
  MX_USART2_UART_Init();
 800102e:	f000 fb33 	bl	8001698 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  My_ADC_Init();
 8001032:	f7ff ff9b 	bl	8000f6c <My_ADC_Init>
  MX_TIM1_Init();
 8001036:	f000 fa8f 	bl	8001558 <MX_TIM1_Init>
  ssd1306_Init();
 800103a:	f000 fcbb 	bl	80019b4 <ssd1306_Init>

  //IT STARTS
  /*
   * I CAN USE THIS FOR CONTROLOING THE LIGHT FOR THE PLANT
   *
   */HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t *)data_0, 1);
 800103e:	2301      	movs	r3, #1
 8001040:	4a8a      	ldr	r2, [pc, #552]	@ (800126c <main+0x264>)
 8001042:	2100      	movs	r1, #0
 8001044:	488a      	ldr	r0, [pc, #552]	@ (8001270 <main+0x268>)
 8001046:	f004 fc9b 	bl	8005980 <HAL_TIM_PWM_Start_DMA>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 1000); // 50% duty cycle (500/1000)
 800104a:	4b89      	ldr	r3, [pc, #548]	@ (8001270 <main+0x268>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001052:	635a      	str	r2, [r3, #52]	@ 0x34
      HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001054:	2100      	movs	r1, #0
 8001056:	4886      	ldr	r0, [pc, #536]	@ (8001270 <main+0x268>)
 8001058:	f004 fb7e 	bl	8005758 <HAL_TIM_PWM_Start>

      // Change duty cycle
      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 1000); // 75% duty
 800105c:	4b84      	ldr	r3, [pc, #528]	@ (8001270 <main+0x268>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001064:	635a      	str	r2, [r3, #52]	@ 0x34

      // Stop PWM
      HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8001066:	2100      	movs	r1, #0
 8001068:	4881      	ldr	r0, [pc, #516]	@ (8001270 <main+0x268>)
 800106a:	f004 fc25 	bl	80058b8 <HAL_TIM_PWM_Stop>

	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN); // to get time
 800106e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001072:	2200      	movs	r2, #0
 8001074:	4619      	mov	r1, r3
 8001076:	487f      	ldr	r0, [pc, #508]	@ (8001274 <main+0x26c>)
 8001078:	f004 f8d7 	bl	800522a <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);	// to get date
 800107c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001080:	2200      	movs	r2, #0
 8001082:	4619      	mov	r1, r3
 8001084:	487b      	ldr	r0, [pc, #492]	@ (8001274 <main+0x26c>)
 8001086:	f004 f9b2 	bl	80053ee <HAL_RTC_GetDate>

	  //format time and data into string
	  //TODO make a seprate file with RTC and make function to do this
	  sprintf(time_buffer, "H:%02d:%02d,D:%02d:%02d:%02d\r\n",
	          sTime.Hours, sTime.Minutes,
 800108a:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
	  sprintf(time_buffer, "H:%02d:%02d,D:%02d:%02d:%02d\r\n",
 800108e:	4618      	mov	r0, r3
	          sTime.Hours, sTime.Minutes,
 8001090:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
	  sprintf(time_buffer, "H:%02d:%02d,D:%02d:%02d:%02d\r\n",
 8001094:	461c      	mov	r4, r3
	          sDate.Date, sDate.Month, sDate.Year+2000);
 8001096:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
	  sprintf(time_buffer, "H:%02d:%02d,D:%02d:%02d:%02d\r\n",
 800109a:	461a      	mov	r2, r3
	          sDate.Date, sDate.Month, sDate.Year+2000);
 800109c:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
	  sprintf(time_buffer, "H:%02d:%02d,D:%02d:%02d:%02d\r\n",
 80010a0:	4619      	mov	r1, r3
	          sDate.Date, sDate.Month, sDate.Year+2000);
 80010a2:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
	  sprintf(time_buffer, "H:%02d:%02d,D:%02d:%02d:%02d\r\n",
 80010a6:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80010aa:	9302      	str	r3, [sp, #8]
 80010ac:	9101      	str	r1, [sp, #4]
 80010ae:	9200      	str	r2, [sp, #0]
 80010b0:	4623      	mov	r3, r4
 80010b2:	4602      	mov	r2, r0
 80010b4:	4970      	ldr	r1, [pc, #448]	@ (8001278 <main+0x270>)
 80010b6:	4871      	ldr	r0, [pc, #452]	@ (800127c <main+0x274>)
 80010b8:	f006 fe08 	bl	8007ccc <siprintf>

	  HAL_UART_Transmit(&huart2, (uint8_t*)time_buffer, strlen(time_buffer), HAL_MAX_DELAY);
 80010bc:	486f      	ldr	r0, [pc, #444]	@ (800127c <main+0x274>)
 80010be:	f7ff f8df 	bl	8000280 <strlen>
 80010c2:	4603      	mov	r3, r0
 80010c4:	b29a      	uxth	r2, r3
 80010c6:	f04f 33ff 	mov.w	r3, #4294967295
 80010ca:	496c      	ldr	r1, [pc, #432]	@ (800127c <main+0x274>)
 80010cc:	486c      	ldr	r0, [pc, #432]	@ (8001280 <main+0x278>)
 80010ce:	f005 fd27 	bl	8006b20 <HAL_UART_Transmit>


      uint16_t current_lux, current_moisture;


      ADC_GetValues(&current_lux, &current_moisture);
 80010d2:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 80010d6:	f107 0346 	add.w	r3, r7, #70	@ 0x46
 80010da:	4611      	mov	r1, r2
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff67 	bl	8000fb0 <ADC_GetValues>

      moisture_percent = ConvertToMoisturePercent(current_moisture);
 80010e2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80010e6:	4618      	mov	r0, r3
 80010e8:	f000 fb7e 	bl	80017e8 <ConvertToMoisturePercent>
 80010ec:	eef0 7a40 	vmov.f32	s15, s0
 80010f0:	4b64      	ldr	r3, [pc, #400]	@ (8001284 <main+0x27c>)
 80010f2:	edc3 7a00 	vstr	s15, [r3]
      lux_percent = ConvertToLuxPercent(current_lux);
 80010f6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80010fa:	4618      	mov	r0, r3
 80010fc:	f000 fbc8 	bl	8001890 <ConvertToLuxPercent>
 8001100:	eef0 7a40 	vmov.f32	s15, s0
 8001104:	4b60      	ldr	r3, [pc, #384]	@ (8001288 <main+0x280>)
 8001106:	edc3 7a00 	vstr	s15, [r3]



      if (moisture_percent < 40) {
 800110a:	4b5e      	ldr	r3, [pc, #376]	@ (8001284 <main+0x27c>)
 800110c:	edd3 7a00 	vldr	s15, [r3]
 8001110:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 800128c <main+0x284>
 8001114:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001118:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800111c:	d510      	bpl.n	8001140 <main+0x138>
          // Soil too dry  Turn pump ON (100% PWM)
          HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t *)data_100, 1);
 800111e:	2301      	movs	r3, #1
 8001120:	4a5b      	ldr	r2, [pc, #364]	@ (8001290 <main+0x288>)
 8001122:	2100      	movs	r1, #0
 8001124:	4852      	ldr	r0, [pc, #328]	@ (8001270 <main+0x268>)
 8001126:	f004 fc2b 	bl	8005980 <HAL_TIM_PWM_Start_DMA>
          HAL_Delay(250); // Short burst of water
 800112a:	20fa      	movs	r0, #250	@ 0xfa
 800112c:	f001 f9b8 	bl	80024a0 <HAL_Delay>
          HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1); // Turn OFF
 8001130:	2100      	movs	r1, #0
 8001132:	484f      	ldr	r0, [pc, #316]	@ (8001270 <main+0x268>)
 8001134:	f004 fdd4 	bl	8005ce0 <HAL_TIM_PWM_Stop_DMA>
          HAL_Delay(100); // Wait before next check
 8001138:	2064      	movs	r0, #100	@ 0x64
 800113a:	f001 f9b1 	bl	80024a0 <HAL_Delay>
 800113e:	e00d      	b.n	800115c <main+0x154>
      }
      else if (moisture_percent > 60) {
 8001140:	4b50      	ldr	r3, [pc, #320]	@ (8001284 <main+0x27c>)
 8001142:	edd3 7a00 	vldr	s15, [r3]
 8001146:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 8001294 <main+0x28c>
 800114a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800114e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001152:	dd03      	ble.n	800115c <main+0x154>
          // Soil too wet  Keep pump OFF
          HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 8001154:	2100      	movs	r1, #0
 8001156:	4846      	ldr	r0, [pc, #280]	@ (8001270 <main+0x268>)
 8001158:	f004 fdc2 	bl	8005ce0 <HAL_TIM_PWM_Stop_DMA>
      }

      char text_moisture[32];
      char text_lux[32];
      sprintf(text_moisture, "Moisture: %.0f", moisture_percent);
 800115c:	4b49      	ldr	r3, [pc, #292]	@ (8001284 <main+0x27c>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff f9f9 	bl	8000558 <__aeabi_f2d>
 8001166:	4602      	mov	r2, r0
 8001168:	460b      	mov	r3, r1
 800116a:	1d38      	adds	r0, r7, #4
 800116c:	494a      	ldr	r1, [pc, #296]	@ (8001298 <main+0x290>)
 800116e:	f006 fdad 	bl	8007ccc <siprintf>
      sprintf(text_lux, "Lux: %.0f", lux_percent);
 8001172:	4b45      	ldr	r3, [pc, #276]	@ (8001288 <main+0x280>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff f9ee 	bl	8000558 <__aeabi_f2d>
 800117c:	4602      	mov	r2, r0
 800117e:	460b      	mov	r3, r1
 8001180:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001184:	4945      	ldr	r1, [pc, #276]	@ (800129c <main+0x294>)
 8001186:	f006 fda1 	bl	8007ccc <siprintf>

      ssd1306_Fill(Black);
 800118a:	2000      	movs	r0, #0
 800118c:	f000 fc7c 	bl	8001a88 <ssd1306_Fill>
      ssd1306_SetCursor(0, 30);
 8001190:	211e      	movs	r1, #30
 8001192:	2000      	movs	r0, #0
 8001194:	f000 fdc4 	bl	8001d20 <ssd1306_SetCursor>
      ssd1306_WriteString(text_moisture, Font_7x10, White);
 8001198:	4b41      	ldr	r3, [pc, #260]	@ (80012a0 <main+0x298>)
 800119a:	1d38      	adds	r0, r7, #4
 800119c:	2201      	movs	r2, #1
 800119e:	9200      	str	r2, [sp, #0]
 80011a0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011a2:	f000 fd97 	bl	8001cd4 <ssd1306_WriteString>
      ssd1306_SetCursor(0, 40);
 80011a6:	2128      	movs	r1, #40	@ 0x28
 80011a8:	2000      	movs	r0, #0
 80011aa:	f000 fdb9 	bl	8001d20 <ssd1306_SetCursor>
      ssd1306_WriteString(text_lux, Font_7x10, White);
 80011ae:	4b3c      	ldr	r3, [pc, #240]	@ (80012a0 <main+0x298>)
 80011b0:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80011b4:	2201      	movs	r2, #1
 80011b6:	9200      	str	r2, [sp, #0]
 80011b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011ba:	f000 fd8b 	bl	8001cd4 <ssd1306_WriteString>
      ssd1306_SetCursor(0, 0);
 80011be:	2100      	movs	r1, #0
 80011c0:	2000      	movs	r0, #0
 80011c2:	f000 fdad 	bl	8001d20 <ssd1306_SetCursor>
      ssd1306_WriteString(time_buffer, Font_6x8, White);
 80011c6:	4b37      	ldr	r3, [pc, #220]	@ (80012a4 <main+0x29c>)
 80011c8:	2201      	movs	r2, #1
 80011ca:	9200      	str	r2, [sp, #0]
 80011cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011ce:	482b      	ldr	r0, [pc, #172]	@ (800127c <main+0x274>)
 80011d0:	f000 fd80 	bl	8001cd4 <ssd1306_WriteString>
      ssd1306_UpdateScreen();
 80011d4:	f000 fc70 	bl	8001ab8 <ssd1306_UpdateScreen>

      HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80011d8:	2100      	movs	r1, #0
 80011da:	4825      	ldr	r0, [pc, #148]	@ (8001270 <main+0x268>)
 80011dc:	f004 fabc 	bl	8005758 <HAL_TIM_PWM_Start>
      HAL_Delay(1000);
 80011e0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011e4:	f001 f95c 	bl	80024a0 <HAL_Delay>
      HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80011e8:	2100      	movs	r1, #0
 80011ea:	4821      	ldr	r0, [pc, #132]	@ (8001270 <main+0x268>)
 80011ec:	f004 fb64 	bl	80058b8 <HAL_TIM_PWM_Stop>


      if (moisture_percent < 40) {
 80011f0:	4b24      	ldr	r3, [pc, #144]	@ (8001284 <main+0x27c>)
 80011f2:	edd3 7a00 	vldr	s15, [r3]
 80011f6:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 800128c <main+0x284>
 80011fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001202:	d51a      	bpl.n	800123a <main+0x232>

          HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t *)data_100, 1);
 8001204:	2301      	movs	r3, #1
 8001206:	4a22      	ldr	r2, [pc, #136]	@ (8001290 <main+0x288>)
 8001208:	2100      	movs	r1, #0
 800120a:	4819      	ldr	r0, [pc, #100]	@ (8001270 <main+0x268>)
 800120c:	f004 fbb8 	bl	8005980 <HAL_TIM_PWM_Start_DMA>
          HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8001210:	2201      	movs	r2, #1
 8001212:	2101      	movs	r1, #1
 8001214:	4824      	ldr	r0, [pc, #144]	@ (80012a8 <main+0x2a0>)
 8001216:	f002 fc9f 	bl	8003b58 <HAL_GPIO_WritePin>
          HAL_Delay(250);
 800121a:	20fa      	movs	r0, #250	@ 0xfa
 800121c:	f001 f940 	bl	80024a0 <HAL_Delay>
          HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 8001220:	2100      	movs	r1, #0
 8001222:	4813      	ldr	r0, [pc, #76]	@ (8001270 <main+0x268>)
 8001224:	f004 fd5c 	bl	8005ce0 <HAL_TIM_PWM_Stop_DMA>
          HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001228:	2200      	movs	r2, #0
 800122a:	2101      	movs	r1, #1
 800122c:	481e      	ldr	r0, [pc, #120]	@ (80012a8 <main+0x2a0>)
 800122e:	f002 fc93 	bl	8003b58 <HAL_GPIO_WritePin>
          HAL_Delay(100);
 8001232:	2064      	movs	r0, #100	@ 0x64
 8001234:	f001 f934 	bl	80024a0 <HAL_Delay>
 8001238:	e012      	b.n	8001260 <main+0x258>
      }
      else if (moisture_percent > 60) {
 800123a:	4b12      	ldr	r3, [pc, #72]	@ (8001284 <main+0x27c>)
 800123c:	edd3 7a00 	vldr	s15, [r3]
 8001240:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001294 <main+0x28c>
 8001244:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001248:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800124c:	dd08      	ble.n	8001260 <main+0x258>

          HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 800124e:	2100      	movs	r1, #0
 8001250:	4807      	ldr	r0, [pc, #28]	@ (8001270 <main+0x268>)
 8001252:	f004 fd45 	bl	8005ce0 <HAL_TIM_PWM_Stop_DMA>
          HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001256:	2200      	movs	r2, #0
 8001258:	2101      	movs	r1, #1
 800125a:	4813      	ldr	r0, [pc, #76]	@ (80012a8 <main+0x2a0>)
 800125c:	f002 fc7c 	bl	8003b58 <HAL_GPIO_WritePin>
      }


      HAL_Delay(1000);
 8001260:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001264:	f001 f91c 	bl	80024a0 <HAL_Delay>
  {
 8001268:	e6ef      	b.n	800104a <main+0x42>
 800126a:	bf00      	nop
 800126c:	200003b0 	.word	0x200003b0
 8001270:	20000318 	.word	0x20000318
 8001274:	200002f8 	.word	0x200002f8
 8001278:	08009f88 	.word	0x08009f88
 800127c:	200003b4 	.word	0x200003b4
 8001280:	20000360 	.word	0x20000360
 8001284:	200003ac 	.word	0x200003ac
 8001288:	200003a8 	.word	0x200003a8
 800128c:	42200000 	.word	0x42200000
 8001290:	20000000 	.word	0x20000000
 8001294:	42700000 	.word	0x42700000
 8001298:	08009fa8 	.word	0x08009fa8
 800129c:	08009fb8 	.word	0x08009fb8
 80012a0:	0800ad2c 	.word	0x0800ad2c
 80012a4:	0800ad20 	.word	0x0800ad20
 80012a8:	40020400 	.word	0x40020400

080012ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b094      	sub	sp, #80	@ 0x50
 80012b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012b2:	f107 0320 	add.w	r3, r7, #32
 80012b6:	2230      	movs	r2, #48	@ 0x30
 80012b8:	2100      	movs	r1, #0
 80012ba:	4618      	mov	r0, r3
 80012bc:	f006 fd83 	bl	8007dc6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012c0:	f107 030c 	add.w	r3, r7, #12
 80012c4:	2200      	movs	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
 80012c8:	605a      	str	r2, [r3, #4]
 80012ca:	609a      	str	r2, [r3, #8]
 80012cc:	60da      	str	r2, [r3, #12]
 80012ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012d0:	2300      	movs	r3, #0
 80012d2:	60bb      	str	r3, [r7, #8]
 80012d4:	4b2a      	ldr	r3, [pc, #168]	@ (8001380 <SystemClock_Config+0xd4>)
 80012d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012d8:	4a29      	ldr	r2, [pc, #164]	@ (8001380 <SystemClock_Config+0xd4>)
 80012da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012de:	6413      	str	r3, [r2, #64]	@ 0x40
 80012e0:	4b27      	ldr	r3, [pc, #156]	@ (8001380 <SystemClock_Config+0xd4>)
 80012e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012e8:	60bb      	str	r3, [r7, #8]
 80012ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80012ec:	2300      	movs	r3, #0
 80012ee:	607b      	str	r3, [r7, #4]
 80012f0:	4b24      	ldr	r3, [pc, #144]	@ (8001384 <SystemClock_Config+0xd8>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80012f8:	4a22      	ldr	r2, [pc, #136]	@ (8001384 <SystemClock_Config+0xd8>)
 80012fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80012fe:	6013      	str	r3, [r2, #0]
 8001300:	4b20      	ldr	r3, [pc, #128]	@ (8001384 <SystemClock_Config+0xd8>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001308:	607b      	str	r3, [r7, #4]
 800130a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800130c:	230a      	movs	r3, #10
 800130e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001310:	2301      	movs	r3, #1
 8001312:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001314:	2310      	movs	r3, #16
 8001316:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001318:	2301      	movs	r3, #1
 800131a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800131c:	2302      	movs	r3, #2
 800131e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001320:	2300      	movs	r3, #0
 8001322:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001324:	2310      	movs	r3, #16
 8001326:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001328:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800132c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800132e:	2304      	movs	r3, #4
 8001330:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001332:	2307      	movs	r3, #7
 8001334:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001336:	f107 0320 	add.w	r3, r7, #32
 800133a:	4618      	mov	r0, r3
 800133c:	f003 f8d4 	bl	80044e8 <HAL_RCC_OscConfig>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001346:	f000 faf5 	bl	8001934 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800134a:	230f      	movs	r3, #15
 800134c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800134e:	2302      	movs	r3, #2
 8001350:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001352:	2300      	movs	r3, #0
 8001354:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001356:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800135a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800135c:	2300      	movs	r3, #0
 800135e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001360:	f107 030c 	add.w	r3, r7, #12
 8001364:	2102      	movs	r1, #2
 8001366:	4618      	mov	r0, r3
 8001368:	f003 fb36 	bl	80049d8 <HAL_RCC_ClockConfig>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001372:	f000 fadf 	bl	8001934 <Error_Handler>
  }
}
 8001376:	bf00      	nop
 8001378:	3750      	adds	r7, #80	@ 0x50
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	40023800 	.word	0x40023800
 8001384:	40007000 	.word	0x40007000

08001388 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800138e:	463b      	mov	r3, r7
 8001390:	2200      	movs	r2, #0
 8001392:	601a      	str	r2, [r3, #0]
 8001394:	605a      	str	r2, [r3, #4]
 8001396:	609a      	str	r2, [r3, #8]
 8001398:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800139a:	4b28      	ldr	r3, [pc, #160]	@ (800143c <MX_ADC1_Init+0xb4>)
 800139c:	4a28      	ldr	r2, [pc, #160]	@ (8001440 <MX_ADC1_Init+0xb8>)
 800139e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80013a0:	4b26      	ldr	r3, [pc, #152]	@ (800143c <MX_ADC1_Init+0xb4>)
 80013a2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80013a6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80013a8:	4b24      	ldr	r3, [pc, #144]	@ (800143c <MX_ADC1_Init+0xb4>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80013ae:	4b23      	ldr	r3, [pc, #140]	@ (800143c <MX_ADC1_Init+0xb4>)
 80013b0:	2201      	movs	r2, #1
 80013b2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80013b4:	4b21      	ldr	r3, [pc, #132]	@ (800143c <MX_ADC1_Init+0xb4>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013ba:	4b20      	ldr	r3, [pc, #128]	@ (800143c <MX_ADC1_Init+0xb4>)
 80013bc:	2200      	movs	r2, #0
 80013be:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013c2:	4b1e      	ldr	r3, [pc, #120]	@ (800143c <MX_ADC1_Init+0xb4>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013c8:	4b1c      	ldr	r3, [pc, #112]	@ (800143c <MX_ADC1_Init+0xb4>)
 80013ca:	4a1e      	ldr	r2, [pc, #120]	@ (8001444 <MX_ADC1_Init+0xbc>)
 80013cc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013ce:	4b1b      	ldr	r3, [pc, #108]	@ (800143c <MX_ADC1_Init+0xb4>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80013d4:	4b19      	ldr	r3, [pc, #100]	@ (800143c <MX_ADC1_Init+0xb4>)
 80013d6:	2202      	movs	r2, #2
 80013d8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80013da:	4b18      	ldr	r3, [pc, #96]	@ (800143c <MX_ADC1_Init+0xb4>)
 80013dc:	2200      	movs	r2, #0
 80013de:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013e2:	4b16      	ldr	r3, [pc, #88]	@ (800143c <MX_ADC1_Init+0xb4>)
 80013e4:	2201      	movs	r2, #1
 80013e6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013e8:	4814      	ldr	r0, [pc, #80]	@ (800143c <MX_ADC1_Init+0xb4>)
 80013ea:	f001 f87d 	bl	80024e8 <HAL_ADC_Init>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80013f4:	f000 fa9e 	bl	8001934 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80013f8:	2301      	movs	r3, #1
 80013fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80013fc:	2302      	movs	r3, #2
 80013fe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001400:	2307      	movs	r3, #7
 8001402:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001404:	463b      	mov	r3, r7
 8001406:	4619      	mov	r1, r3
 8001408:	480c      	ldr	r0, [pc, #48]	@ (800143c <MX_ADC1_Init+0xb4>)
 800140a:	f001 fad3 	bl	80029b4 <HAL_ADC_ConfigChannel>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001414:	f000 fa8e 	bl	8001934 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001418:	2300      	movs	r3, #0
 800141a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800141c:	2301      	movs	r3, #1
 800141e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001420:	463b      	mov	r3, r7
 8001422:	4619      	mov	r1, r3
 8001424:	4805      	ldr	r0, [pc, #20]	@ (800143c <MX_ADC1_Init+0xb4>)
 8001426:	f001 fac5 	bl	80029b4 <HAL_ADC_ConfigChannel>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001430:	f000 fa80 	bl	8001934 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001434:	bf00      	nop
 8001436:	3710      	adds	r7, #16
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	200001f8 	.word	0x200001f8
 8001440:	40012000 	.word	0x40012000
 8001444:	0f000001 	.word	0x0f000001

08001448 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800144c:	4b12      	ldr	r3, [pc, #72]	@ (8001498 <MX_I2C1_Init+0x50>)
 800144e:	4a13      	ldr	r2, [pc, #76]	@ (800149c <MX_I2C1_Init+0x54>)
 8001450:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001452:	4b11      	ldr	r3, [pc, #68]	@ (8001498 <MX_I2C1_Init+0x50>)
 8001454:	4a12      	ldr	r2, [pc, #72]	@ (80014a0 <MX_I2C1_Init+0x58>)
 8001456:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001458:	4b0f      	ldr	r3, [pc, #60]	@ (8001498 <MX_I2C1_Init+0x50>)
 800145a:	2200      	movs	r2, #0
 800145c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800145e:	4b0e      	ldr	r3, [pc, #56]	@ (8001498 <MX_I2C1_Init+0x50>)
 8001460:	2200      	movs	r2, #0
 8001462:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001464:	4b0c      	ldr	r3, [pc, #48]	@ (8001498 <MX_I2C1_Init+0x50>)
 8001466:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800146a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800146c:	4b0a      	ldr	r3, [pc, #40]	@ (8001498 <MX_I2C1_Init+0x50>)
 800146e:	2200      	movs	r2, #0
 8001470:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001472:	4b09      	ldr	r3, [pc, #36]	@ (8001498 <MX_I2C1_Init+0x50>)
 8001474:	2200      	movs	r2, #0
 8001476:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001478:	4b07      	ldr	r3, [pc, #28]	@ (8001498 <MX_I2C1_Init+0x50>)
 800147a:	2200      	movs	r2, #0
 800147c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800147e:	4b06      	ldr	r3, [pc, #24]	@ (8001498 <MX_I2C1_Init+0x50>)
 8001480:	2200      	movs	r2, #0
 8001482:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001484:	4804      	ldr	r0, [pc, #16]	@ (8001498 <MX_I2C1_Init+0x50>)
 8001486:	f002 fb81 	bl	8003b8c <HAL_I2C_Init>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001490:	f000 fa50 	bl	8001934 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001494:	bf00      	nop
 8001496:	bd80      	pop	{r7, pc}
 8001498:	200002a4 	.word	0x200002a4
 800149c:	40005400 	.word	0x40005400
 80014a0:	00061a80 	.word	0x00061a80

080014a4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b086      	sub	sp, #24
 80014a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80014aa:	1d3b      	adds	r3, r7, #4
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	605a      	str	r2, [r3, #4]
 80014b2:	609a      	str	r2, [r3, #8]
 80014b4:	60da      	str	r2, [r3, #12]
 80014b6:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80014b8:	2300      	movs	r3, #0
 80014ba:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80014bc:	4b24      	ldr	r3, [pc, #144]	@ (8001550 <MX_RTC_Init+0xac>)
 80014be:	4a25      	ldr	r2, [pc, #148]	@ (8001554 <MX_RTC_Init+0xb0>)
 80014c0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80014c2:	4b23      	ldr	r3, [pc, #140]	@ (8001550 <MX_RTC_Init+0xac>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80014c8:	4b21      	ldr	r3, [pc, #132]	@ (8001550 <MX_RTC_Init+0xac>)
 80014ca:	227f      	movs	r2, #127	@ 0x7f
 80014cc:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80014ce:	4b20      	ldr	r3, [pc, #128]	@ (8001550 <MX_RTC_Init+0xac>)
 80014d0:	22ff      	movs	r2, #255	@ 0xff
 80014d2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80014d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001550 <MX_RTC_Init+0xac>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80014da:	4b1d      	ldr	r3, [pc, #116]	@ (8001550 <MX_RTC_Init+0xac>)
 80014dc:	2200      	movs	r2, #0
 80014de:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80014e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001550 <MX_RTC_Init+0xac>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80014e6:	481a      	ldr	r0, [pc, #104]	@ (8001550 <MX_RTC_Init+0xac>)
 80014e8:	f003 fd84 	bl	8004ff4 <HAL_RTC_Init>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80014f2:	f000 fa1f 	bl	8001934 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 22;
 80014f6:	2316      	movs	r3, #22
 80014f8:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 21;
 80014fa:	2315      	movs	r3, #21
 80014fc:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 80014fe:	2300      	movs	r3, #0
 8001500:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001502:	2300      	movs	r3, #0
 8001504:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001506:	2300      	movs	r3, #0
 8001508:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800150a:	1d3b      	adds	r3, r7, #4
 800150c:	2200      	movs	r2, #0
 800150e:	4619      	mov	r1, r3
 8001510:	480f      	ldr	r0, [pc, #60]	@ (8001550 <MX_RTC_Init+0xac>)
 8001512:	f003 fdf0 	bl	80050f6 <HAL_RTC_SetTime>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 800151c:	f000 fa0a 	bl	8001934 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_TUESDAY;
 8001520:	2302      	movs	r3, #2
 8001522:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JUNE;
 8001524:	2306      	movs	r3, #6
 8001526:	707b      	strb	r3, [r7, #1]
  sDate.Date = 17;
 8001528:	2311      	movs	r3, #17
 800152a:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 800152c:	2300      	movs	r3, #0
 800152e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001530:	463b      	mov	r3, r7
 8001532:	2200      	movs	r2, #0
 8001534:	4619      	mov	r1, r3
 8001536:	4806      	ldr	r0, [pc, #24]	@ (8001550 <MX_RTC_Init+0xac>)
 8001538:	f003 fed5 	bl	80052e6 <HAL_RTC_SetDate>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001542:	f000 f9f7 	bl	8001934 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001546:	bf00      	nop
 8001548:	3718      	adds	r7, #24
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	200002f8 	.word	0x200002f8
 8001554:	40002800 	.word	0x40002800

08001558 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b096      	sub	sp, #88	@ 0x58
 800155c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800155e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]
 8001566:	605a      	str	r2, [r3, #4]
 8001568:	609a      	str	r2, [r3, #8]
 800156a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800156c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
 8001574:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001576:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800157a:	2200      	movs	r2, #0
 800157c:	601a      	str	r2, [r3, #0]
 800157e:	605a      	str	r2, [r3, #4]
 8001580:	609a      	str	r2, [r3, #8]
 8001582:	60da      	str	r2, [r3, #12]
 8001584:	611a      	str	r2, [r3, #16]
 8001586:	615a      	str	r2, [r3, #20]
 8001588:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800158a:	1d3b      	adds	r3, r7, #4
 800158c:	2220      	movs	r2, #32
 800158e:	2100      	movs	r1, #0
 8001590:	4618      	mov	r0, r3
 8001592:	f006 fc18 	bl	8007dc6 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001596:	4b3e      	ldr	r3, [pc, #248]	@ (8001690 <MX_TIM1_Init+0x138>)
 8001598:	4a3e      	ldr	r2, [pc, #248]	@ (8001694 <MX_TIM1_Init+0x13c>)
 800159a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 800159c:	4b3c      	ldr	r3, [pc, #240]	@ (8001690 <MX_TIM1_Init+0x138>)
 800159e:	2253      	movs	r2, #83	@ 0x53
 80015a0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015a2:	4b3b      	ldr	r3, [pc, #236]	@ (8001690 <MX_TIM1_Init+0x138>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 80015a8:	4b39      	ldr	r3, [pc, #228]	@ (8001690 <MX_TIM1_Init+0x138>)
 80015aa:	2264      	movs	r2, #100	@ 0x64
 80015ac:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015ae:	4b38      	ldr	r3, [pc, #224]	@ (8001690 <MX_TIM1_Init+0x138>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015b4:	4b36      	ldr	r3, [pc, #216]	@ (8001690 <MX_TIM1_Init+0x138>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ba:	4b35      	ldr	r3, [pc, #212]	@ (8001690 <MX_TIM1_Init+0x138>)
 80015bc:	2200      	movs	r2, #0
 80015be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80015c0:	4833      	ldr	r0, [pc, #204]	@ (8001690 <MX_TIM1_Init+0x138>)
 80015c2:	f004 f821 	bl	8005608 <HAL_TIM_Base_Init>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80015cc:	f000 f9b2 	bl	8001934 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80015d6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80015da:	4619      	mov	r1, r3
 80015dc:	482c      	ldr	r0, [pc, #176]	@ (8001690 <MX_TIM1_Init+0x138>)
 80015de:	f004 fd07 	bl	8005ff0 <HAL_TIM_ConfigClockSource>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 80015e8:	f000 f9a4 	bl	8001934 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80015ec:	4828      	ldr	r0, [pc, #160]	@ (8001690 <MX_TIM1_Init+0x138>)
 80015ee:	f004 f85a 	bl	80056a6 <HAL_TIM_PWM_Init>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80015f8:	f000 f99c 	bl	8001934 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015fc:	2300      	movs	r3, #0
 80015fe:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001600:	2300      	movs	r3, #0
 8001602:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001604:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001608:	4619      	mov	r1, r3
 800160a:	4821      	ldr	r0, [pc, #132]	@ (8001690 <MX_TIM1_Init+0x138>)
 800160c:	f005 f978 	bl	8006900 <HAL_TIMEx_MasterConfigSynchronization>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001616:	f000 f98d 	bl	8001934 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800161a:	2360      	movs	r3, #96	@ 0x60
 800161c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 100;
 800161e:	2364      	movs	r3, #100	@ 0x64
 8001620:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001622:	2300      	movs	r3, #0
 8001624:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001626:	2300      	movs	r3, #0
 8001628:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800162a:	2300      	movs	r3, #0
 800162c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800162e:	2300      	movs	r3, #0
 8001630:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001632:	2300      	movs	r3, #0
 8001634:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001636:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800163a:	2200      	movs	r2, #0
 800163c:	4619      	mov	r1, r3
 800163e:	4814      	ldr	r0, [pc, #80]	@ (8001690 <MX_TIM1_Init+0x138>)
 8001640:	f004 fc14 	bl	8005e6c <HAL_TIM_PWM_ConfigChannel>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 800164a:	f000 f973 	bl	8001934 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800164e:	2300      	movs	r3, #0
 8001650:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001652:	2300      	movs	r3, #0
 8001654:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001656:	2300      	movs	r3, #0
 8001658:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800165a:	2300      	movs	r3, #0
 800165c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800165e:	2300      	movs	r3, #0
 8001660:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001662:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001666:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001668:	2300      	movs	r3, #0
 800166a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800166c:	1d3b      	adds	r3, r7, #4
 800166e:	4619      	mov	r1, r3
 8001670:	4807      	ldr	r0, [pc, #28]	@ (8001690 <MX_TIM1_Init+0x138>)
 8001672:	f005 f9b3 	bl	80069dc <HAL_TIMEx_ConfigBreakDeadTime>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 800167c:	f000 f95a 	bl	8001934 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001680:	4803      	ldr	r0, [pc, #12]	@ (8001690 <MX_TIM1_Init+0x138>)
 8001682:	f000 fcd3 	bl	800202c <HAL_TIM_MspPostInit>

}
 8001686:	bf00      	nop
 8001688:	3758      	adds	r7, #88	@ 0x58
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	20000318 	.word	0x20000318
 8001694:	40010000 	.word	0x40010000

08001698 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800169c:	4b11      	ldr	r3, [pc, #68]	@ (80016e4 <MX_USART2_UART_Init+0x4c>)
 800169e:	4a12      	ldr	r2, [pc, #72]	@ (80016e8 <MX_USART2_UART_Init+0x50>)
 80016a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80016a2:	4b10      	ldr	r3, [pc, #64]	@ (80016e4 <MX_USART2_UART_Init+0x4c>)
 80016a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016aa:	4b0e      	ldr	r3, [pc, #56]	@ (80016e4 <MX_USART2_UART_Init+0x4c>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016b0:	4b0c      	ldr	r3, [pc, #48]	@ (80016e4 <MX_USART2_UART_Init+0x4c>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016b6:	4b0b      	ldr	r3, [pc, #44]	@ (80016e4 <MX_USART2_UART_Init+0x4c>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016bc:	4b09      	ldr	r3, [pc, #36]	@ (80016e4 <MX_USART2_UART_Init+0x4c>)
 80016be:	220c      	movs	r2, #12
 80016c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016c2:	4b08      	ldr	r3, [pc, #32]	@ (80016e4 <MX_USART2_UART_Init+0x4c>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016c8:	4b06      	ldr	r3, [pc, #24]	@ (80016e4 <MX_USART2_UART_Init+0x4c>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016ce:	4805      	ldr	r0, [pc, #20]	@ (80016e4 <MX_USART2_UART_Init+0x4c>)
 80016d0:	f005 f9d6 	bl	8006a80 <HAL_UART_Init>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80016da:	f000 f92b 	bl	8001934 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016de:	bf00      	nop
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	20000360 	.word	0x20000360
 80016e8:	40004400 	.word	0x40004400

080016ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016f2:	2300      	movs	r3, #0
 80016f4:	607b      	str	r3, [r7, #4]
 80016f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001728 <MX_DMA_Init+0x3c>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fa:	4a0b      	ldr	r2, [pc, #44]	@ (8001728 <MX_DMA_Init+0x3c>)
 80016fc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001700:	6313      	str	r3, [r2, #48]	@ 0x30
 8001702:	4b09      	ldr	r3, [pc, #36]	@ (8001728 <MX_DMA_Init+0x3c>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001706:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800170a:	607b      	str	r3, [r7, #4]
 800170c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800170e:	2200      	movs	r2, #0
 8001710:	2100      	movs	r1, #0
 8001712:	2038      	movs	r0, #56	@ 0x38
 8001714:	f001 fcd3 	bl	80030be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001718:	2038      	movs	r0, #56	@ 0x38
 800171a:	f001 fcec 	bl	80030f6 <HAL_NVIC_EnableIRQ>

}
 800171e:	bf00      	nop
 8001720:	3708      	adds	r7, #8
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	40023800 	.word	0x40023800

0800172c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b08a      	sub	sp, #40	@ 0x28
 8001730:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001732:	2300      	movs	r3, #0
 8001734:	613b      	str	r3, [r7, #16]
 8001736:	4b2a      	ldr	r3, [pc, #168]	@ (80017e0 <MX_GPIO_Init+0xb4>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173a:	4a29      	ldr	r2, [pc, #164]	@ (80017e0 <MX_GPIO_Init+0xb4>)
 800173c:	f043 0301 	orr.w	r3, r3, #1
 8001740:	6313      	str	r3, [r2, #48]	@ 0x30
 8001742:	4b27      	ldr	r3, [pc, #156]	@ (80017e0 <MX_GPIO_Init+0xb4>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001746:	f003 0301 	and.w	r3, r3, #1
 800174a:	613b      	str	r3, [r7, #16]
 800174c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	60fb      	str	r3, [r7, #12]
 8001752:	4b23      	ldr	r3, [pc, #140]	@ (80017e0 <MX_GPIO_Init+0xb4>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001756:	4a22      	ldr	r2, [pc, #136]	@ (80017e0 <MX_GPIO_Init+0xb4>)
 8001758:	f043 0302 	orr.w	r3, r3, #2
 800175c:	6313      	str	r3, [r2, #48]	@ 0x30
 800175e:	4b20      	ldr	r3, [pc, #128]	@ (80017e0 <MX_GPIO_Init+0xb4>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001762:	f003 0302 	and.w	r3, r3, #2
 8001766:	60fb      	str	r3, [r7, #12]
 8001768:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800176a:	f107 0314 	add.w	r3, r7, #20
 800176e:	2200      	movs	r2, #0
 8001770:	601a      	str	r2, [r3, #0]
 8001772:	605a      	str	r2, [r3, #4]
 8001774:	609a      	str	r2, [r3, #8]
 8001776:	60da      	str	r2, [r3, #12]
 8001778:	611a      	str	r2, [r3, #16]

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800177a:	2300      	movs	r3, #0
 800177c:	60bb      	str	r3, [r7, #8]
 800177e:	4b18      	ldr	r3, [pc, #96]	@ (80017e0 <MX_GPIO_Init+0xb4>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001782:	4a17      	ldr	r2, [pc, #92]	@ (80017e0 <MX_GPIO_Init+0xb4>)
 8001784:	f043 0301 	orr.w	r3, r3, #1
 8001788:	6313      	str	r3, [r2, #48]	@ 0x30
 800178a:	4b15      	ldr	r3, [pc, #84]	@ (80017e0 <MX_GPIO_Init+0xb4>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178e:	f003 0301 	and.w	r3, r3, #1
 8001792:	60bb      	str	r3, [r7, #8]
 8001794:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001796:	2300      	movs	r3, #0
 8001798:	607b      	str	r3, [r7, #4]
 800179a:	4b11      	ldr	r3, [pc, #68]	@ (80017e0 <MX_GPIO_Init+0xb4>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179e:	4a10      	ldr	r2, [pc, #64]	@ (80017e0 <MX_GPIO_Init+0xb4>)
 80017a0:	f043 0302 	orr.w	r3, r3, #2
 80017a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017a6:	4b0e      	ldr	r3, [pc, #56]	@ (80017e0 <MX_GPIO_Init+0xb4>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017aa:	f003 0302 	and.w	r3, r3, #2
 80017ae:	607b      	str	r3, [r7, #4]
 80017b0:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80017b2:	2200      	movs	r2, #0
 80017b4:	2101      	movs	r1, #1
 80017b6:	480b      	ldr	r0, [pc, #44]	@ (80017e4 <MX_GPIO_Init+0xb8>)
 80017b8:	f002 f9ce 	bl	8003b58 <HAL_GPIO_WritePin>

    /*Configure GPIO pin : PB0 (Pump Control) */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80017bc:	2301      	movs	r3, #1
 80017be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017c0:	2301      	movs	r3, #1
 80017c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c4:	2300      	movs	r3, #0
 80017c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c8:	2300      	movs	r3, #0
 80017ca:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017cc:	f107 0314 	add.w	r3, r7, #20
 80017d0:	4619      	mov	r1, r3
 80017d2:	4804      	ldr	r0, [pc, #16]	@ (80017e4 <MX_GPIO_Init+0xb8>)
 80017d4:	f002 f83c 	bl	8003850 <HAL_GPIO_Init>

  /* USER CODE END MX_GPIO_Init_2 */
}
 80017d8:	bf00      	nop
 80017da:	3728      	adds	r7, #40	@ 0x28
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	40023800 	.word	0x40023800
 80017e4:	40020400 	.word	0x40020400

080017e8 <ConvertToMoisturePercent>:

/* USER CODE BEGIN 4 */
float ConvertToMoisturePercent(uint16_t adc_value)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b084      	sub	sp, #16
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	4603      	mov	r3, r0
 80017f0:	80fb      	strh	r3, [r7, #6]
    const uint16_t MOISTURE_100 = 2020;
 80017f2:	f240 73e4 	movw	r3, #2020	@ 0x7e4
 80017f6:	81fb      	strh	r3, [r7, #14]
    const uint16_t MOISTURE_0 = 4095;
 80017f8:	f640 73ff 	movw	r3, #4095	@ 0xfff
 80017fc:	81bb      	strh	r3, [r7, #12]

    float percent = 100.0f * (MOISTURE_0 - adc_value) / (MOISTURE_0 - MOISTURE_100);
 80017fe:	89ba      	ldrh	r2, [r7, #12]
 8001800:	88fb      	ldrh	r3, [r7, #6]
 8001802:	1ad3      	subs	r3, r2, r3
 8001804:	ee07 3a90 	vmov	s15, r3
 8001808:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800180c:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8001888 <ConvertToMoisturePercent+0xa0>
 8001810:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001814:	89ba      	ldrh	r2, [r7, #12]
 8001816:	89fb      	ldrh	r3, [r7, #14]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	ee07 3a90 	vmov	s15, r3
 800181e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001822:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001826:	edc7 7a02 	vstr	s15, [r7, #8]

    // Constrain and round to 1 decimal place
    percent = (percent > 100) ? 100 : ((percent < 0) ? 0 : percent);
 800182a:	edd7 7a02 	vldr	s15, [r7, #8]
 800182e:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001888 <ConvertToMoisturePercent+0xa0>
 8001832:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800183a:	dd01      	ble.n	8001840 <ConvertToMoisturePercent+0x58>
 800183c:	4b13      	ldr	r3, [pc, #76]	@ (800188c <ConvertToMoisturePercent+0xa4>)
 800183e:	e00a      	b.n	8001856 <ConvertToMoisturePercent+0x6e>
 8001840:	edd7 7a02 	vldr	s15, [r7, #8]
 8001844:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001848:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800184c:	d502      	bpl.n	8001854 <ConvertToMoisturePercent+0x6c>
 800184e:	f04f 0300 	mov.w	r3, #0
 8001852:	e000      	b.n	8001856 <ConvertToMoisturePercent+0x6e>
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	60bb      	str	r3, [r7, #8]
    return roundf(percent * 10) / 10;  // Round to 1 decimal
 8001858:	edd7 7a02 	vldr	s15, [r7, #8]
 800185c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001860:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001864:	eeb0 0a67 	vmov.f32	s0, s15
 8001868:	f008 fb5e 	bl	8009f28 <roundf>
 800186c:	eef0 7a40 	vmov.f32	s15, s0
 8001870:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001874:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001878:	eef0 7a66 	vmov.f32	s15, s13
}
 800187c:	eeb0 0a67 	vmov.f32	s0, s15
 8001880:	3710      	adds	r7, #16
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	42c80000 	.word	0x42c80000
 800188c:	42c80000 	.word	0x42c80000

08001890 <ConvertToLuxPercent>:

float ConvertToLuxPercent(uint16_t adc_value)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b084      	sub	sp, #16
 8001894:	af00      	add	r7, sp, #0
 8001896:	4603      	mov	r3, r0
 8001898:	80fb      	strh	r3, [r7, #6]
    const uint16_t LUX_100 = 0;
 800189a:	2300      	movs	r3, #0
 800189c:	81fb      	strh	r3, [r7, #14]
    const uint16_t LUX_0 = 4095;
 800189e:	f640 73ff 	movw	r3, #4095	@ 0xfff
 80018a2:	81bb      	strh	r3, [r7, #12]

    float percent = 100.0f * (LUX_0 - adc_value) / (LUX_0 - LUX_100);
 80018a4:	89ba      	ldrh	r2, [r7, #12]
 80018a6:	88fb      	ldrh	r3, [r7, #6]
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	ee07 3a90 	vmov	s15, r3
 80018ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018b2:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 800192c <ConvertToLuxPercent+0x9c>
 80018b6:	ee67 6a87 	vmul.f32	s13, s15, s14
 80018ba:	89ba      	ldrh	r2, [r7, #12]
 80018bc:	89fb      	ldrh	r3, [r7, #14]
 80018be:	1ad3      	subs	r3, r2, r3
 80018c0:	ee07 3a90 	vmov	s15, r3
 80018c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018cc:	edc7 7a02 	vstr	s15, [r7, #8]

    // Constrain and round to 1 decimal place
    percent = (percent > 100) ? 100 : ((percent < 0) ? 0 : percent);
 80018d0:	edd7 7a02 	vldr	s15, [r7, #8]
 80018d4:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 800192c <ConvertToLuxPercent+0x9c>
 80018d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018e0:	dd01      	ble.n	80018e6 <ConvertToLuxPercent+0x56>
 80018e2:	4b13      	ldr	r3, [pc, #76]	@ (8001930 <ConvertToLuxPercent+0xa0>)
 80018e4:	e00a      	b.n	80018fc <ConvertToLuxPercent+0x6c>
 80018e6:	edd7 7a02 	vldr	s15, [r7, #8]
 80018ea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018f2:	d502      	bpl.n	80018fa <ConvertToLuxPercent+0x6a>
 80018f4:	f04f 0300 	mov.w	r3, #0
 80018f8:	e000      	b.n	80018fc <ConvertToLuxPercent+0x6c>
 80018fa:	68bb      	ldr	r3, [r7, #8]
 80018fc:	60bb      	str	r3, [r7, #8]
    return roundf(percent * 10) / 10;  // Round to 1 decimal
 80018fe:	edd7 7a02 	vldr	s15, [r7, #8]
 8001902:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001906:	ee67 7a87 	vmul.f32	s15, s15, s14
 800190a:	eeb0 0a67 	vmov.f32	s0, s15
 800190e:	f008 fb0b 	bl	8009f28 <roundf>
 8001912:	eef0 7a40 	vmov.f32	s15, s0
 8001916:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800191a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800191e:	eef0 7a66 	vmov.f32	s15, s13
}
 8001922:	eeb0 0a67 	vmov.f32	s0, s15
 8001926:	3710      	adds	r7, #16
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	42c80000 	.word	0x42c80000
 8001930:	42c80000 	.word	0x42c80000

08001934 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001938:	b672      	cpsid	i
}
 800193a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800193c:	bf00      	nop
 800193e:	e7fd      	b.n	800193c <Error_Handler+0x8>

08001940 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8001944:	bf00      	nop
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
	...

08001950 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001950:	b580      	push	{r7, lr}
 8001952:	b086      	sub	sp, #24
 8001954:	af04      	add	r7, sp, #16
 8001956:	4603      	mov	r3, r0
 8001958:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800195a:	f04f 33ff 	mov.w	r3, #4294967295
 800195e:	9302      	str	r3, [sp, #8]
 8001960:	2301      	movs	r3, #1
 8001962:	9301      	str	r3, [sp, #4]
 8001964:	1dfb      	adds	r3, r7, #7
 8001966:	9300      	str	r3, [sp, #0]
 8001968:	2301      	movs	r3, #1
 800196a:	2200      	movs	r2, #0
 800196c:	2178      	movs	r1, #120	@ 0x78
 800196e:	4803      	ldr	r0, [pc, #12]	@ (800197c <ssd1306_WriteCommand+0x2c>)
 8001970:	f002 fa50 	bl	8003e14 <HAL_I2C_Mem_Write>
}
 8001974:	bf00      	nop
 8001976:	3708      	adds	r7, #8
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	200002a4 	.word	0x200002a4

08001980 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001980:	b580      	push	{r7, lr}
 8001982:	b086      	sub	sp, #24
 8001984:	af04      	add	r7, sp, #16
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	b29b      	uxth	r3, r3
 800198e:	f04f 32ff 	mov.w	r2, #4294967295
 8001992:	9202      	str	r2, [sp, #8]
 8001994:	9301      	str	r3, [sp, #4]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	9300      	str	r3, [sp, #0]
 800199a:	2301      	movs	r3, #1
 800199c:	2240      	movs	r2, #64	@ 0x40
 800199e:	2178      	movs	r1, #120	@ 0x78
 80019a0:	4803      	ldr	r0, [pc, #12]	@ (80019b0 <ssd1306_WriteData+0x30>)
 80019a2:	f002 fa37 	bl	8003e14 <HAL_I2C_Mem_Write>
}
 80019a6:	bf00      	nop
 80019a8:	3708      	adds	r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	200002a4 	.word	0x200002a4

080019b4 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80019b8:	f7ff ffc2 	bl	8001940 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80019bc:	2064      	movs	r0, #100	@ 0x64
 80019be:	f000 fd6f 	bl	80024a0 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80019c2:	2000      	movs	r0, #0
 80019c4:	f000 f9d8 	bl	8001d78 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80019c8:	2020      	movs	r0, #32
 80019ca:	f7ff ffc1 	bl	8001950 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80019ce:	2000      	movs	r0, #0
 80019d0:	f7ff ffbe 	bl	8001950 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80019d4:	20b0      	movs	r0, #176	@ 0xb0
 80019d6:	f7ff ffbb 	bl	8001950 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80019da:	20c8      	movs	r0, #200	@ 0xc8
 80019dc:	f7ff ffb8 	bl	8001950 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80019e0:	2000      	movs	r0, #0
 80019e2:	f7ff ffb5 	bl	8001950 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80019e6:	2010      	movs	r0, #16
 80019e8:	f7ff ffb2 	bl	8001950 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80019ec:	2040      	movs	r0, #64	@ 0x40
 80019ee:	f7ff ffaf 	bl	8001950 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80019f2:	20ff      	movs	r0, #255	@ 0xff
 80019f4:	f000 f9ac 	bl	8001d50 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80019f8:	20a1      	movs	r0, #161	@ 0xa1
 80019fa:	f7ff ffa9 	bl	8001950 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80019fe:	20a6      	movs	r0, #166	@ 0xa6
 8001a00:	f7ff ffa6 	bl	8001950 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001a04:	20a8      	movs	r0, #168	@ 0xa8
 8001a06:	f7ff ffa3 	bl	8001950 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001a0a:	203f      	movs	r0, #63	@ 0x3f
 8001a0c:	f7ff ffa0 	bl	8001950 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001a10:	20a4      	movs	r0, #164	@ 0xa4
 8001a12:	f7ff ff9d 	bl	8001950 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001a16:	20d3      	movs	r0, #211	@ 0xd3
 8001a18:	f7ff ff9a 	bl	8001950 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001a1c:	2000      	movs	r0, #0
 8001a1e:	f7ff ff97 	bl	8001950 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001a22:	20d5      	movs	r0, #213	@ 0xd5
 8001a24:	f7ff ff94 	bl	8001950 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001a28:	20f0      	movs	r0, #240	@ 0xf0
 8001a2a:	f7ff ff91 	bl	8001950 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001a2e:	20d9      	movs	r0, #217	@ 0xd9
 8001a30:	f7ff ff8e 	bl	8001950 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001a34:	2022      	movs	r0, #34	@ 0x22
 8001a36:	f7ff ff8b 	bl	8001950 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001a3a:	20da      	movs	r0, #218	@ 0xda
 8001a3c:	f7ff ff88 	bl	8001950 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001a40:	2012      	movs	r0, #18
 8001a42:	f7ff ff85 	bl	8001950 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001a46:	20db      	movs	r0, #219	@ 0xdb
 8001a48:	f7ff ff82 	bl	8001950 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001a4c:	2020      	movs	r0, #32
 8001a4e:	f7ff ff7f 	bl	8001950 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001a52:	208d      	movs	r0, #141	@ 0x8d
 8001a54:	f7ff ff7c 	bl	8001950 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001a58:	2014      	movs	r0, #20
 8001a5a:	f7ff ff79 	bl	8001950 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001a5e:	2001      	movs	r0, #1
 8001a60:	f000 f98a 	bl	8001d78 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001a64:	2000      	movs	r0, #0
 8001a66:	f000 f80f 	bl	8001a88 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001a6a:	f000 f825 	bl	8001ab8 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001a6e:	4b05      	ldr	r3, [pc, #20]	@ (8001a84 <ssd1306_Init+0xd0>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001a74:	4b03      	ldr	r3, [pc, #12]	@ (8001a84 <ssd1306_Init+0xd0>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001a7a:	4b02      	ldr	r3, [pc, #8]	@ (8001a84 <ssd1306_Init+0xd0>)
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	711a      	strb	r2, [r3, #4]
}
 8001a80:	bf00      	nop
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	20000818 	.word	0x20000818

08001a88 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	4603      	mov	r3, r0
 8001a90:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001a92:	79fb      	ldrb	r3, [r7, #7]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d101      	bne.n	8001a9c <ssd1306_Fill+0x14>
 8001a98:	2300      	movs	r3, #0
 8001a9a:	e000      	b.n	8001a9e <ssd1306_Fill+0x16>
 8001a9c:	23ff      	movs	r3, #255	@ 0xff
 8001a9e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	4803      	ldr	r0, [pc, #12]	@ (8001ab4 <ssd1306_Fill+0x2c>)
 8001aa6:	f006 f98e 	bl	8007dc6 <memset>
}
 8001aaa:	bf00      	nop
 8001aac:	3708      	adds	r7, #8
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	20000418 	.word	0x20000418

08001ab8 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001abe:	2300      	movs	r3, #0
 8001ac0:	71fb      	strb	r3, [r7, #7]
 8001ac2:	e016      	b.n	8001af2 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001ac4:	79fb      	ldrb	r3, [r7, #7]
 8001ac6:	3b50      	subs	r3, #80	@ 0x50
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	4618      	mov	r0, r3
 8001acc:	f7ff ff40 	bl	8001950 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001ad0:	2000      	movs	r0, #0
 8001ad2:	f7ff ff3d 	bl	8001950 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001ad6:	2010      	movs	r0, #16
 8001ad8:	f7ff ff3a 	bl	8001950 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001adc:	79fb      	ldrb	r3, [r7, #7]
 8001ade:	01db      	lsls	r3, r3, #7
 8001ae0:	4a08      	ldr	r2, [pc, #32]	@ (8001b04 <ssd1306_UpdateScreen+0x4c>)
 8001ae2:	4413      	add	r3, r2
 8001ae4:	2180      	movs	r1, #128	@ 0x80
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7ff ff4a 	bl	8001980 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001aec:	79fb      	ldrb	r3, [r7, #7]
 8001aee:	3301      	adds	r3, #1
 8001af0:	71fb      	strb	r3, [r7, #7]
 8001af2:	79fb      	ldrb	r3, [r7, #7]
 8001af4:	2b07      	cmp	r3, #7
 8001af6:	d9e5      	bls.n	8001ac4 <ssd1306_UpdateScreen+0xc>
    }
}
 8001af8:	bf00      	nop
 8001afa:	bf00      	nop
 8001afc:	3708      	adds	r7, #8
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	20000418 	.word	0x20000418

08001b08 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	4603      	mov	r3, r0
 8001b10:	71fb      	strb	r3, [r7, #7]
 8001b12:	460b      	mov	r3, r1
 8001b14:	71bb      	strb	r3, [r7, #6]
 8001b16:	4613      	mov	r3, r2
 8001b18:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	db3d      	blt.n	8001b9e <ssd1306_DrawPixel+0x96>
 8001b22:	79bb      	ldrb	r3, [r7, #6]
 8001b24:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b26:	d83a      	bhi.n	8001b9e <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001b28:	797b      	ldrb	r3, [r7, #5]
 8001b2a:	2b01      	cmp	r3, #1
 8001b2c:	d11a      	bne.n	8001b64 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001b2e:	79fa      	ldrb	r2, [r7, #7]
 8001b30:	79bb      	ldrb	r3, [r7, #6]
 8001b32:	08db      	lsrs	r3, r3, #3
 8001b34:	b2d8      	uxtb	r0, r3
 8001b36:	4603      	mov	r3, r0
 8001b38:	01db      	lsls	r3, r3, #7
 8001b3a:	4413      	add	r3, r2
 8001b3c:	4a1b      	ldr	r2, [pc, #108]	@ (8001bac <ssd1306_DrawPixel+0xa4>)
 8001b3e:	5cd3      	ldrb	r3, [r2, r3]
 8001b40:	b25a      	sxtb	r2, r3
 8001b42:	79bb      	ldrb	r3, [r7, #6]
 8001b44:	f003 0307 	and.w	r3, r3, #7
 8001b48:	2101      	movs	r1, #1
 8001b4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b4e:	b25b      	sxtb	r3, r3
 8001b50:	4313      	orrs	r3, r2
 8001b52:	b259      	sxtb	r1, r3
 8001b54:	79fa      	ldrb	r2, [r7, #7]
 8001b56:	4603      	mov	r3, r0
 8001b58:	01db      	lsls	r3, r3, #7
 8001b5a:	4413      	add	r3, r2
 8001b5c:	b2c9      	uxtb	r1, r1
 8001b5e:	4a13      	ldr	r2, [pc, #76]	@ (8001bac <ssd1306_DrawPixel+0xa4>)
 8001b60:	54d1      	strb	r1, [r2, r3]
 8001b62:	e01d      	b.n	8001ba0 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001b64:	79fa      	ldrb	r2, [r7, #7]
 8001b66:	79bb      	ldrb	r3, [r7, #6]
 8001b68:	08db      	lsrs	r3, r3, #3
 8001b6a:	b2d8      	uxtb	r0, r3
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	01db      	lsls	r3, r3, #7
 8001b70:	4413      	add	r3, r2
 8001b72:	4a0e      	ldr	r2, [pc, #56]	@ (8001bac <ssd1306_DrawPixel+0xa4>)
 8001b74:	5cd3      	ldrb	r3, [r2, r3]
 8001b76:	b25a      	sxtb	r2, r3
 8001b78:	79bb      	ldrb	r3, [r7, #6]
 8001b7a:	f003 0307 	and.w	r3, r3, #7
 8001b7e:	2101      	movs	r1, #1
 8001b80:	fa01 f303 	lsl.w	r3, r1, r3
 8001b84:	b25b      	sxtb	r3, r3
 8001b86:	43db      	mvns	r3, r3
 8001b88:	b25b      	sxtb	r3, r3
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	b259      	sxtb	r1, r3
 8001b8e:	79fa      	ldrb	r2, [r7, #7]
 8001b90:	4603      	mov	r3, r0
 8001b92:	01db      	lsls	r3, r3, #7
 8001b94:	4413      	add	r3, r2
 8001b96:	b2c9      	uxtb	r1, r1
 8001b98:	4a04      	ldr	r2, [pc, #16]	@ (8001bac <ssd1306_DrawPixel+0xa4>)
 8001b9a:	54d1      	strb	r1, [r2, r3]
 8001b9c:	e000      	b.n	8001ba0 <ssd1306_DrawPixel+0x98>
        return;
 8001b9e:	bf00      	nop
    }
}
 8001ba0:	370c      	adds	r7, #12
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	20000418 	.word	0x20000418

08001bb0 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001bb0:	b590      	push	{r4, r7, lr}
 8001bb2:	b089      	sub	sp, #36	@ 0x24
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	4604      	mov	r4, r0
 8001bb8:	4638      	mov	r0, r7
 8001bba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001bbe:	4623      	mov	r3, r4
 8001bc0:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001bc2:	7bfb      	ldrb	r3, [r7, #15]
 8001bc4:	2b1f      	cmp	r3, #31
 8001bc6:	d902      	bls.n	8001bce <ssd1306_WriteChar+0x1e>
 8001bc8:	7bfb      	ldrb	r3, [r7, #15]
 8001bca:	2b7e      	cmp	r3, #126	@ 0x7e
 8001bcc:	d901      	bls.n	8001bd2 <ssd1306_WriteChar+0x22>
        return 0;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	e079      	b.n	8001cc6 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d005      	beq.n	8001be4 <ssd1306_WriteChar+0x34>
 8001bd8:	68ba      	ldr	r2, [r7, #8]
 8001bda:	7bfb      	ldrb	r3, [r7, #15]
 8001bdc:	3b20      	subs	r3, #32
 8001bde:	4413      	add	r3, r2
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	e000      	b.n	8001be6 <ssd1306_WriteChar+0x36>
 8001be4:	783b      	ldrb	r3, [r7, #0]
 8001be6:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001be8:	4b39      	ldr	r3, [pc, #228]	@ (8001cd0 <ssd1306_WriteChar+0x120>)
 8001bea:	881b      	ldrh	r3, [r3, #0]
 8001bec:	461a      	mov	r2, r3
 8001bee:	7dfb      	ldrb	r3, [r7, #23]
 8001bf0:	4413      	add	r3, r2
 8001bf2:	2b80      	cmp	r3, #128	@ 0x80
 8001bf4:	dc06      	bgt.n	8001c04 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001bf6:	4b36      	ldr	r3, [pc, #216]	@ (8001cd0 <ssd1306_WriteChar+0x120>)
 8001bf8:	885b      	ldrh	r3, [r3, #2]
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	787b      	ldrb	r3, [r7, #1]
 8001bfe:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001c00:	2b40      	cmp	r3, #64	@ 0x40
 8001c02:	dd01      	ble.n	8001c08 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8001c04:	2300      	movs	r3, #0
 8001c06:	e05e      	b.n	8001cc6 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001c08:	2300      	movs	r3, #0
 8001c0a:	61fb      	str	r3, [r7, #28]
 8001c0c:	e04d      	b.n	8001caa <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8001c0e:	687a      	ldr	r2, [r7, #4]
 8001c10:	7bfb      	ldrb	r3, [r7, #15]
 8001c12:	3b20      	subs	r3, #32
 8001c14:	7879      	ldrb	r1, [r7, #1]
 8001c16:	fb01 f303 	mul.w	r3, r1, r3
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	69fb      	ldr	r3, [r7, #28]
 8001c1e:	440b      	add	r3, r1
 8001c20:	005b      	lsls	r3, r3, #1
 8001c22:	4413      	add	r3, r2
 8001c24:	881b      	ldrh	r3, [r3, #0]
 8001c26:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8001c28:	2300      	movs	r3, #0
 8001c2a:	61bb      	str	r3, [r7, #24]
 8001c2c:	e036      	b.n	8001c9c <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8001c2e:	693a      	ldr	r2, [r7, #16]
 8001c30:	69bb      	ldr	r3, [r7, #24]
 8001c32:	fa02 f303 	lsl.w	r3, r2, r3
 8001c36:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d013      	beq.n	8001c66 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001c3e:	4b24      	ldr	r3, [pc, #144]	@ (8001cd0 <ssd1306_WriteChar+0x120>)
 8001c40:	881b      	ldrh	r3, [r3, #0]
 8001c42:	b2da      	uxtb	r2, r3
 8001c44:	69bb      	ldr	r3, [r7, #24]
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	4413      	add	r3, r2
 8001c4a:	b2d8      	uxtb	r0, r3
 8001c4c:	4b20      	ldr	r3, [pc, #128]	@ (8001cd0 <ssd1306_WriteChar+0x120>)
 8001c4e:	885b      	ldrh	r3, [r3, #2]
 8001c50:	b2da      	uxtb	r2, r3
 8001c52:	69fb      	ldr	r3, [r7, #28]
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	4413      	add	r3, r2
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001c5e:	4619      	mov	r1, r3
 8001c60:	f7ff ff52 	bl	8001b08 <ssd1306_DrawPixel>
 8001c64:	e017      	b.n	8001c96 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001c66:	4b1a      	ldr	r3, [pc, #104]	@ (8001cd0 <ssd1306_WriteChar+0x120>)
 8001c68:	881b      	ldrh	r3, [r3, #0]
 8001c6a:	b2da      	uxtb	r2, r3
 8001c6c:	69bb      	ldr	r3, [r7, #24]
 8001c6e:	b2db      	uxtb	r3, r3
 8001c70:	4413      	add	r3, r2
 8001c72:	b2d8      	uxtb	r0, r3
 8001c74:	4b16      	ldr	r3, [pc, #88]	@ (8001cd0 <ssd1306_WriteChar+0x120>)
 8001c76:	885b      	ldrh	r3, [r3, #2]
 8001c78:	b2da      	uxtb	r2, r3
 8001c7a:	69fb      	ldr	r3, [r7, #28]
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	4413      	add	r3, r2
 8001c80:	b2d9      	uxtb	r1, r3
 8001c82:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	bf0c      	ite	eq
 8001c8a:	2301      	moveq	r3, #1
 8001c8c:	2300      	movne	r3, #0
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	461a      	mov	r2, r3
 8001c92:	f7ff ff39 	bl	8001b08 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8001c96:	69bb      	ldr	r3, [r7, #24]
 8001c98:	3301      	adds	r3, #1
 8001c9a:	61bb      	str	r3, [r7, #24]
 8001c9c:	7dfb      	ldrb	r3, [r7, #23]
 8001c9e:	69ba      	ldr	r2, [r7, #24]
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	d3c4      	bcc.n	8001c2e <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8001ca4:	69fb      	ldr	r3, [r7, #28]
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	61fb      	str	r3, [r7, #28]
 8001caa:	787b      	ldrb	r3, [r7, #1]
 8001cac:	461a      	mov	r2, r3
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d3ac      	bcc.n	8001c0e <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001cb4:	4b06      	ldr	r3, [pc, #24]	@ (8001cd0 <ssd1306_WriteChar+0x120>)
 8001cb6:	881a      	ldrh	r2, [r3, #0]
 8001cb8:	7dfb      	ldrb	r3, [r7, #23]
 8001cba:	b29b      	uxth	r3, r3
 8001cbc:	4413      	add	r3, r2
 8001cbe:	b29a      	uxth	r2, r3
 8001cc0:	4b03      	ldr	r3, [pc, #12]	@ (8001cd0 <ssd1306_WriteChar+0x120>)
 8001cc2:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001cc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	3724      	adds	r7, #36	@ 0x24
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd90      	pop	{r4, r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	20000818 	.word	0x20000818

08001cd4 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b086      	sub	sp, #24
 8001cd8:	af02      	add	r7, sp, #8
 8001cda:	60f8      	str	r0, [r7, #12]
 8001cdc:	4638      	mov	r0, r7
 8001cde:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001ce2:	e013      	b.n	8001d0c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	7818      	ldrb	r0, [r3, #0]
 8001ce8:	7e3b      	ldrb	r3, [r7, #24]
 8001cea:	9300      	str	r3, [sp, #0]
 8001cec:	463b      	mov	r3, r7
 8001cee:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cf0:	f7ff ff5e 	bl	8001bb0 <ssd1306_WriteChar>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	461a      	mov	r2, r3
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	d002      	beq.n	8001d06 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	e008      	b.n	8001d18 <ssd1306_WriteString+0x44>
        }
        str++;
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	3301      	adds	r3, #1
 8001d0a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d1e7      	bne.n	8001ce4 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	781b      	ldrb	r3, [r3, #0]
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3710      	adds	r7, #16
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	4603      	mov	r3, r0
 8001d28:	460a      	mov	r2, r1
 8001d2a:	71fb      	strb	r3, [r7, #7]
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001d30:	79fb      	ldrb	r3, [r7, #7]
 8001d32:	b29a      	uxth	r2, r3
 8001d34:	4b05      	ldr	r3, [pc, #20]	@ (8001d4c <ssd1306_SetCursor+0x2c>)
 8001d36:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001d38:	79bb      	ldrb	r3, [r7, #6]
 8001d3a:	b29a      	uxth	r2, r3
 8001d3c:	4b03      	ldr	r3, [pc, #12]	@ (8001d4c <ssd1306_SetCursor+0x2c>)
 8001d3e:	805a      	strh	r2, [r3, #2]
}
 8001d40:	bf00      	nop
 8001d42:	370c      	adds	r7, #12
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr
 8001d4c:	20000818 	.word	0x20000818

08001d50 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	4603      	mov	r3, r0
 8001d58:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001d5a:	2381      	movs	r3, #129	@ 0x81
 8001d5c:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001d5e:	7bfb      	ldrb	r3, [r7, #15]
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7ff fdf5 	bl	8001950 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001d66:	79fb      	ldrb	r3, [r7, #7]
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f7ff fdf1 	bl	8001950 <ssd1306_WriteCommand>
}
 8001d6e:	bf00      	nop
 8001d70:	3710      	adds	r7, #16
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
	...

08001d78 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b084      	sub	sp, #16
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	4603      	mov	r3, r0
 8001d80:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001d82:	79fb      	ldrb	r3, [r7, #7]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d005      	beq.n	8001d94 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001d88:	23af      	movs	r3, #175	@ 0xaf
 8001d8a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001d8c:	4b08      	ldr	r3, [pc, #32]	@ (8001db0 <ssd1306_SetDisplayOn+0x38>)
 8001d8e:	2201      	movs	r2, #1
 8001d90:	715a      	strb	r2, [r3, #5]
 8001d92:	e004      	b.n	8001d9e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001d94:	23ae      	movs	r3, #174	@ 0xae
 8001d96:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001d98:	4b05      	ldr	r3, [pc, #20]	@ (8001db0 <ssd1306_SetDisplayOn+0x38>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001d9e:	7bfb      	ldrb	r3, [r7, #15]
 8001da0:	4618      	mov	r0, r3
 8001da2:	f7ff fdd5 	bl	8001950 <ssd1306_WriteCommand>
}
 8001da6:	bf00      	nop
 8001da8:	3710      	adds	r7, #16
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	20000818 	.word	0x20000818

08001db4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dba:	2300      	movs	r3, #0
 8001dbc:	607b      	str	r3, [r7, #4]
 8001dbe:	4b10      	ldr	r3, [pc, #64]	@ (8001e00 <HAL_MspInit+0x4c>)
 8001dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dc2:	4a0f      	ldr	r2, [pc, #60]	@ (8001e00 <HAL_MspInit+0x4c>)
 8001dc4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001dc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dca:	4b0d      	ldr	r3, [pc, #52]	@ (8001e00 <HAL_MspInit+0x4c>)
 8001dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001dd2:	607b      	str	r3, [r7, #4]
 8001dd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	603b      	str	r3, [r7, #0]
 8001dda:	4b09      	ldr	r3, [pc, #36]	@ (8001e00 <HAL_MspInit+0x4c>)
 8001ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dde:	4a08      	ldr	r2, [pc, #32]	@ (8001e00 <HAL_MspInit+0x4c>)
 8001de0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001de4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001de6:	4b06      	ldr	r3, [pc, #24]	@ (8001e00 <HAL_MspInit+0x4c>)
 8001de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dee:	603b      	str	r3, [r7, #0]
 8001df0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001df2:	2007      	movs	r0, #7
 8001df4:	f001 f958 	bl	80030a8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001df8:	bf00      	nop
 8001dfa:	3708      	adds	r7, #8
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	40023800 	.word	0x40023800

08001e04 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b08a      	sub	sp, #40	@ 0x28
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e0c:	f107 0314 	add.w	r3, r7, #20
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	605a      	str	r2, [r3, #4]
 8001e16:	609a      	str	r2, [r3, #8]
 8001e18:	60da      	str	r2, [r3, #12]
 8001e1a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a32      	ldr	r2, [pc, #200]	@ (8001eec <HAL_ADC_MspInit+0xe8>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d15e      	bne.n	8001ee4 <HAL_ADC_MspInit+0xe0>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e26:	2300      	movs	r3, #0
 8001e28:	613b      	str	r3, [r7, #16]
 8001e2a:	4b31      	ldr	r3, [pc, #196]	@ (8001ef0 <HAL_ADC_MspInit+0xec>)
 8001e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e2e:	4a30      	ldr	r2, [pc, #192]	@ (8001ef0 <HAL_ADC_MspInit+0xec>)
 8001e30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e34:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e36:	4b2e      	ldr	r3, [pc, #184]	@ (8001ef0 <HAL_ADC_MspInit+0xec>)
 8001e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e3e:	613b      	str	r3, [r7, #16]
 8001e40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e42:	2300      	movs	r3, #0
 8001e44:	60fb      	str	r3, [r7, #12]
 8001e46:	4b2a      	ldr	r3, [pc, #168]	@ (8001ef0 <HAL_ADC_MspInit+0xec>)
 8001e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e4a:	4a29      	ldr	r2, [pc, #164]	@ (8001ef0 <HAL_ADC_MspInit+0xec>)
 8001e4c:	f043 0301 	orr.w	r3, r3, #1
 8001e50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e52:	4b27      	ldr	r3, [pc, #156]	@ (8001ef0 <HAL_ADC_MspInit+0xec>)
 8001e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e56:	f003 0301 	and.w	r3, r3, #1
 8001e5a:	60fb      	str	r3, [r7, #12]
 8001e5c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e62:	2303      	movs	r3, #3
 8001e64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e66:	2300      	movs	r3, #0
 8001e68:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e6a:	f107 0314 	add.w	r3, r7, #20
 8001e6e:	4619      	mov	r1, r3
 8001e70:	4820      	ldr	r0, [pc, #128]	@ (8001ef4 <HAL_ADC_MspInit+0xf0>)
 8001e72:	f001 fced 	bl	8003850 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001e76:	4b20      	ldr	r3, [pc, #128]	@ (8001ef8 <HAL_ADC_MspInit+0xf4>)
 8001e78:	4a20      	ldr	r2, [pc, #128]	@ (8001efc <HAL_ADC_MspInit+0xf8>)
 8001e7a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001e7c:	4b1e      	ldr	r3, [pc, #120]	@ (8001ef8 <HAL_ADC_MspInit+0xf4>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e82:	4b1d      	ldr	r3, [pc, #116]	@ (8001ef8 <HAL_ADC_MspInit+0xf4>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e88:	4b1b      	ldr	r3, [pc, #108]	@ (8001ef8 <HAL_ADC_MspInit+0xf4>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001e8e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ef8 <HAL_ADC_MspInit+0xf4>)
 8001e90:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e94:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001e96:	4b18      	ldr	r3, [pc, #96]	@ (8001ef8 <HAL_ADC_MspInit+0xf4>)
 8001e98:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001e9c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001e9e:	4b16      	ldr	r3, [pc, #88]	@ (8001ef8 <HAL_ADC_MspInit+0xf4>)
 8001ea0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ea4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001ea6:	4b14      	ldr	r3, [pc, #80]	@ (8001ef8 <HAL_ADC_MspInit+0xf4>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001eac:	4b12      	ldr	r3, [pc, #72]	@ (8001ef8 <HAL_ADC_MspInit+0xf4>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001eb2:	4b11      	ldr	r3, [pc, #68]	@ (8001ef8 <HAL_ADC_MspInit+0xf4>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001eb8:	480f      	ldr	r0, [pc, #60]	@ (8001ef8 <HAL_ADC_MspInit+0xf4>)
 8001eba:	f001 f937 	bl	800312c <HAL_DMA_Init>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d001      	beq.n	8001ec8 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8001ec4:	f7ff fd36 	bl	8001934 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	4a0b      	ldr	r2, [pc, #44]	@ (8001ef8 <HAL_ADC_MspInit+0xf4>)
 8001ecc:	639a      	str	r2, [r3, #56]	@ 0x38
 8001ece:	4a0a      	ldr	r2, [pc, #40]	@ (8001ef8 <HAL_ADC_MspInit+0xf4>)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	2100      	movs	r1, #0
 8001ed8:	2012      	movs	r0, #18
 8001eda:	f001 f8f0 	bl	80030be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001ede:	2012      	movs	r0, #18
 8001ee0:	f001 f909 	bl	80030f6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001ee4:	bf00      	nop
 8001ee6:	3728      	adds	r7, #40	@ 0x28
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	40012000 	.word	0x40012000
 8001ef0:	40023800 	.word	0x40023800
 8001ef4:	40020000 	.word	0x40020000
 8001ef8:	20000240 	.word	0x20000240
 8001efc:	40026410 	.word	0x40026410

08001f00 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b08a      	sub	sp, #40	@ 0x28
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f08:	f107 0314 	add.w	r3, r7, #20
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	601a      	str	r2, [r3, #0]
 8001f10:	605a      	str	r2, [r3, #4]
 8001f12:	609a      	str	r2, [r3, #8]
 8001f14:	60da      	str	r2, [r3, #12]
 8001f16:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a19      	ldr	r2, [pc, #100]	@ (8001f84 <HAL_I2C_MspInit+0x84>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d12b      	bne.n	8001f7a <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f22:	2300      	movs	r3, #0
 8001f24:	613b      	str	r3, [r7, #16]
 8001f26:	4b18      	ldr	r3, [pc, #96]	@ (8001f88 <HAL_I2C_MspInit+0x88>)
 8001f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2a:	4a17      	ldr	r2, [pc, #92]	@ (8001f88 <HAL_I2C_MspInit+0x88>)
 8001f2c:	f043 0302 	orr.w	r3, r3, #2
 8001f30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f32:	4b15      	ldr	r3, [pc, #84]	@ (8001f88 <HAL_I2C_MspInit+0x88>)
 8001f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f36:	f003 0302 	and.w	r3, r3, #2
 8001f3a:	613b      	str	r3, [r7, #16]
 8001f3c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f3e:	23c0      	movs	r3, #192	@ 0xc0
 8001f40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f42:	2312      	movs	r3, #18
 8001f44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f46:	2300      	movs	r3, #0
 8001f48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f4e:	2304      	movs	r3, #4
 8001f50:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f52:	f107 0314 	add.w	r3, r7, #20
 8001f56:	4619      	mov	r1, r3
 8001f58:	480c      	ldr	r0, [pc, #48]	@ (8001f8c <HAL_I2C_MspInit+0x8c>)
 8001f5a:	f001 fc79 	bl	8003850 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f5e:	2300      	movs	r3, #0
 8001f60:	60fb      	str	r3, [r7, #12]
 8001f62:	4b09      	ldr	r3, [pc, #36]	@ (8001f88 <HAL_I2C_MspInit+0x88>)
 8001f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f66:	4a08      	ldr	r2, [pc, #32]	@ (8001f88 <HAL_I2C_MspInit+0x88>)
 8001f68:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f6e:	4b06      	ldr	r3, [pc, #24]	@ (8001f88 <HAL_I2C_MspInit+0x88>)
 8001f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f72:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f76:	60fb      	str	r3, [r7, #12]
 8001f78:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001f7a:	bf00      	nop
 8001f7c:	3728      	adds	r7, #40	@ 0x28
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	40005400 	.word	0x40005400
 8001f88:	40023800 	.word	0x40023800
 8001f8c:	40020400 	.word	0x40020400

08001f90 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b088      	sub	sp, #32
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f98:	f107 030c 	add.w	r3, r7, #12
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	601a      	str	r2, [r3, #0]
 8001fa0:	605a      	str	r2, [r3, #4]
 8001fa2:	609a      	str	r2, [r3, #8]
 8001fa4:	60da      	str	r2, [r3, #12]
 8001fa6:	611a      	str	r2, [r3, #16]
  if(hrtc->Instance==RTC)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a0c      	ldr	r2, [pc, #48]	@ (8001fe0 <HAL_RTC_MspInit+0x50>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d111      	bne.n	8001fd6 <HAL_RTC_MspInit+0x46>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001fb2:	2302      	movs	r3, #2
 8001fb4:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001fb6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001fba:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fbc:	f107 030c 	add.w	r3, r7, #12
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f002 ff29 	bl	8004e18 <HAL_RCCEx_PeriphCLKConfig>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001fcc:	f7ff fcb2 	bl	8001934 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001fd0:	4b04      	ldr	r3, [pc, #16]	@ (8001fe4 <HAL_RTC_MspInit+0x54>)
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	601a      	str	r2, [r3, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001fd6:	bf00      	nop
 8001fd8:	3720      	adds	r7, #32
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	40002800 	.word	0x40002800
 8001fe4:	42470e3c 	.word	0x42470e3c

08001fe8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b085      	sub	sp, #20
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a0b      	ldr	r2, [pc, #44]	@ (8002024 <HAL_TIM_Base_MspInit+0x3c>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d10d      	bne.n	8002016 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60fb      	str	r3, [r7, #12]
 8001ffe:	4b0a      	ldr	r3, [pc, #40]	@ (8002028 <HAL_TIM_Base_MspInit+0x40>)
 8002000:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002002:	4a09      	ldr	r2, [pc, #36]	@ (8002028 <HAL_TIM_Base_MspInit+0x40>)
 8002004:	f043 0301 	orr.w	r3, r3, #1
 8002008:	6453      	str	r3, [r2, #68]	@ 0x44
 800200a:	4b07      	ldr	r3, [pc, #28]	@ (8002028 <HAL_TIM_Base_MspInit+0x40>)
 800200c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800200e:	f003 0301 	and.w	r3, r3, #1
 8002012:	60fb      	str	r3, [r7, #12]
 8002014:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002016:	bf00      	nop
 8002018:	3714      	adds	r7, #20
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	40010000 	.word	0x40010000
 8002028:	40023800 	.word	0x40023800

0800202c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b088      	sub	sp, #32
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002034:	f107 030c 	add.w	r3, r7, #12
 8002038:	2200      	movs	r2, #0
 800203a:	601a      	str	r2, [r3, #0]
 800203c:	605a      	str	r2, [r3, #4]
 800203e:	609a      	str	r2, [r3, #8]
 8002040:	60da      	str	r2, [r3, #12]
 8002042:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a12      	ldr	r2, [pc, #72]	@ (8002094 <HAL_TIM_MspPostInit+0x68>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d11e      	bne.n	800208c <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800204e:	2300      	movs	r3, #0
 8002050:	60bb      	str	r3, [r7, #8]
 8002052:	4b11      	ldr	r3, [pc, #68]	@ (8002098 <HAL_TIM_MspPostInit+0x6c>)
 8002054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002056:	4a10      	ldr	r2, [pc, #64]	@ (8002098 <HAL_TIM_MspPostInit+0x6c>)
 8002058:	f043 0301 	orr.w	r3, r3, #1
 800205c:	6313      	str	r3, [r2, #48]	@ 0x30
 800205e:	4b0e      	ldr	r3, [pc, #56]	@ (8002098 <HAL_TIM_MspPostInit+0x6c>)
 8002060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002062:	f003 0301 	and.w	r3, r3, #1
 8002066:	60bb      	str	r3, [r7, #8]
 8002068:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800206a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800206e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002070:	2302      	movs	r3, #2
 8002072:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002074:	2300      	movs	r3, #0
 8002076:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002078:	2300      	movs	r3, #0
 800207a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800207c:	2301      	movs	r3, #1
 800207e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002080:	f107 030c 	add.w	r3, r7, #12
 8002084:	4619      	mov	r1, r3
 8002086:	4805      	ldr	r0, [pc, #20]	@ (800209c <HAL_TIM_MspPostInit+0x70>)
 8002088:	f001 fbe2 	bl	8003850 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800208c:	bf00      	nop
 800208e:	3720      	adds	r7, #32
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	40010000 	.word	0x40010000
 8002098:	40023800 	.word	0x40023800
 800209c:	40020000 	.word	0x40020000

080020a0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b08a      	sub	sp, #40	@ 0x28
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a8:	f107 0314 	add.w	r3, r7, #20
 80020ac:	2200      	movs	r2, #0
 80020ae:	601a      	str	r2, [r3, #0]
 80020b0:	605a      	str	r2, [r3, #4]
 80020b2:	609a      	str	r2, [r3, #8]
 80020b4:	60da      	str	r2, [r3, #12]
 80020b6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a19      	ldr	r2, [pc, #100]	@ (8002124 <HAL_UART_MspInit+0x84>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d12b      	bne.n	800211a <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80020c2:	2300      	movs	r3, #0
 80020c4:	613b      	str	r3, [r7, #16]
 80020c6:	4b18      	ldr	r3, [pc, #96]	@ (8002128 <HAL_UART_MspInit+0x88>)
 80020c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ca:	4a17      	ldr	r2, [pc, #92]	@ (8002128 <HAL_UART_MspInit+0x88>)
 80020cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80020d2:	4b15      	ldr	r3, [pc, #84]	@ (8002128 <HAL_UART_MspInit+0x88>)
 80020d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020da:	613b      	str	r3, [r7, #16]
 80020dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020de:	2300      	movs	r3, #0
 80020e0:	60fb      	str	r3, [r7, #12]
 80020e2:	4b11      	ldr	r3, [pc, #68]	@ (8002128 <HAL_UART_MspInit+0x88>)
 80020e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e6:	4a10      	ldr	r2, [pc, #64]	@ (8002128 <HAL_UART_MspInit+0x88>)
 80020e8:	f043 0301 	orr.w	r3, r3, #1
 80020ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002128 <HAL_UART_MspInit+0x88>)
 80020f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f2:	f003 0301 	and.w	r3, r3, #1
 80020f6:	60fb      	str	r3, [r7, #12]
 80020f8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80020fa:	230c      	movs	r3, #12
 80020fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020fe:	2302      	movs	r3, #2
 8002100:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002102:	2300      	movs	r3, #0
 8002104:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002106:	2303      	movs	r3, #3
 8002108:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800210a:	2307      	movs	r3, #7
 800210c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800210e:	f107 0314 	add.w	r3, r7, #20
 8002112:	4619      	mov	r1, r3
 8002114:	4805      	ldr	r0, [pc, #20]	@ (800212c <HAL_UART_MspInit+0x8c>)
 8002116:	f001 fb9b 	bl	8003850 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800211a:	bf00      	nop
 800211c:	3728      	adds	r7, #40	@ 0x28
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	40004400 	.word	0x40004400
 8002128:	40023800 	.word	0x40023800
 800212c:	40020000 	.word	0x40020000

08002130 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002134:	bf00      	nop
 8002136:	e7fd      	b.n	8002134 <NMI_Handler+0x4>

08002138 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800213c:	bf00      	nop
 800213e:	e7fd      	b.n	800213c <HardFault_Handler+0x4>

08002140 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002144:	bf00      	nop
 8002146:	e7fd      	b.n	8002144 <MemManage_Handler+0x4>

08002148 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800214c:	bf00      	nop
 800214e:	e7fd      	b.n	800214c <BusFault_Handler+0x4>

08002150 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002154:	bf00      	nop
 8002156:	e7fd      	b.n	8002154 <UsageFault_Handler+0x4>

08002158 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800215c:	bf00      	nop
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr

08002166 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002166:	b480      	push	{r7}
 8002168:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800216a:	bf00      	nop
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002178:	bf00      	nop
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr

08002182 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002182:	b580      	push	{r7, lr}
 8002184:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002186:	f000 f96b 	bl	8002460 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800218a:	bf00      	nop
 800218c:	bd80      	pop	{r7, pc}
	...

08002190 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002194:	4802      	ldr	r0, [pc, #8]	@ (80021a0 <ADC_IRQHandler+0x10>)
 8002196:	f000 f9ea 	bl	800256e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800219a:	bf00      	nop
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	200001f8 	.word	0x200001f8

080021a4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80021a8:	4802      	ldr	r0, [pc, #8]	@ (80021b4 <DMA2_Stream0_IRQHandler+0x10>)
 80021aa:	f001 f8e7 	bl	800337c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80021ae:	bf00      	nop
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	20000240 	.word	0x20000240

080021b8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
  return 1;
 80021bc:	2301      	movs	r3, #1
}
 80021be:	4618      	mov	r0, r3
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <_kill>:

int _kill(int pid, int sig)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
 80021d0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021d2:	f005 fe4b 	bl	8007e6c <__errno>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2216      	movs	r2, #22
 80021da:	601a      	str	r2, [r3, #0]
  return -1;
 80021dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	3708      	adds	r7, #8
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}

080021e8 <_exit>:

void _exit (int status)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021f0:	f04f 31ff 	mov.w	r1, #4294967295
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f7ff ffe7 	bl	80021c8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80021fa:	bf00      	nop
 80021fc:	e7fd      	b.n	80021fa <_exit+0x12>

080021fe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021fe:	b580      	push	{r7, lr}
 8002200:	b086      	sub	sp, #24
 8002202:	af00      	add	r7, sp, #0
 8002204:	60f8      	str	r0, [r7, #12]
 8002206:	60b9      	str	r1, [r7, #8]
 8002208:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800220a:	2300      	movs	r3, #0
 800220c:	617b      	str	r3, [r7, #20]
 800220e:	e00a      	b.n	8002226 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002210:	f3af 8000 	nop.w
 8002214:	4601      	mov	r1, r0
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	1c5a      	adds	r2, r3, #1
 800221a:	60ba      	str	r2, [r7, #8]
 800221c:	b2ca      	uxtb	r2, r1
 800221e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	3301      	adds	r3, #1
 8002224:	617b      	str	r3, [r7, #20]
 8002226:	697a      	ldr	r2, [r7, #20]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	429a      	cmp	r2, r3
 800222c:	dbf0      	blt.n	8002210 <_read+0x12>
  }

  return len;
 800222e:	687b      	ldr	r3, [r7, #4]
}
 8002230:	4618      	mov	r0, r3
 8002232:	3718      	adds	r7, #24
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}

08002238 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b086      	sub	sp, #24
 800223c:	af00      	add	r7, sp, #0
 800223e:	60f8      	str	r0, [r7, #12]
 8002240:	60b9      	str	r1, [r7, #8]
 8002242:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002244:	2300      	movs	r3, #0
 8002246:	617b      	str	r3, [r7, #20]
 8002248:	e009      	b.n	800225e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	1c5a      	adds	r2, r3, #1
 800224e:	60ba      	str	r2, [r7, #8]
 8002250:	781b      	ldrb	r3, [r3, #0]
 8002252:	4618      	mov	r0, r3
 8002254:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	3301      	adds	r3, #1
 800225c:	617b      	str	r3, [r7, #20]
 800225e:	697a      	ldr	r2, [r7, #20]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	429a      	cmp	r2, r3
 8002264:	dbf1      	blt.n	800224a <_write+0x12>
  }
  return len;
 8002266:	687b      	ldr	r3, [r7, #4]
}
 8002268:	4618      	mov	r0, r3
 800226a:	3718      	adds	r7, #24
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}

08002270 <_close>:

int _close(int file)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002278:	f04f 33ff 	mov.w	r3, #4294967295
}
 800227c:	4618      	mov	r0, r3
 800227e:	370c      	adds	r7, #12
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr

08002288 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
 8002290:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002298:	605a      	str	r2, [r3, #4]
  return 0;
 800229a:	2300      	movs	r3, #0
}
 800229c:	4618      	mov	r0, r3
 800229e:	370c      	adds	r7, #12
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr

080022a8 <_isatty>:

int _isatty(int file)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022b0:	2301      	movs	r3, #1
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	370c      	adds	r7, #12
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr

080022be <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022be:	b480      	push	{r7}
 80022c0:	b085      	sub	sp, #20
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	60f8      	str	r0, [r7, #12]
 80022c6:	60b9      	str	r1, [r7, #8]
 80022c8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022ca:	2300      	movs	r3, #0
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3714      	adds	r7, #20
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b086      	sub	sp, #24
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022e0:	4a14      	ldr	r2, [pc, #80]	@ (8002334 <_sbrk+0x5c>)
 80022e2:	4b15      	ldr	r3, [pc, #84]	@ (8002338 <_sbrk+0x60>)
 80022e4:	1ad3      	subs	r3, r2, r3
 80022e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022ec:	4b13      	ldr	r3, [pc, #76]	@ (800233c <_sbrk+0x64>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d102      	bne.n	80022fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022f4:	4b11      	ldr	r3, [pc, #68]	@ (800233c <_sbrk+0x64>)
 80022f6:	4a12      	ldr	r2, [pc, #72]	@ (8002340 <_sbrk+0x68>)
 80022f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022fa:	4b10      	ldr	r3, [pc, #64]	@ (800233c <_sbrk+0x64>)
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4413      	add	r3, r2
 8002302:	693a      	ldr	r2, [r7, #16]
 8002304:	429a      	cmp	r2, r3
 8002306:	d207      	bcs.n	8002318 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002308:	f005 fdb0 	bl	8007e6c <__errno>
 800230c:	4603      	mov	r3, r0
 800230e:	220c      	movs	r2, #12
 8002310:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002312:	f04f 33ff 	mov.w	r3, #4294967295
 8002316:	e009      	b.n	800232c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002318:	4b08      	ldr	r3, [pc, #32]	@ (800233c <_sbrk+0x64>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800231e:	4b07      	ldr	r3, [pc, #28]	@ (800233c <_sbrk+0x64>)
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4413      	add	r3, r2
 8002326:	4a05      	ldr	r2, [pc, #20]	@ (800233c <_sbrk+0x64>)
 8002328:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800232a:	68fb      	ldr	r3, [r7, #12]
}
 800232c:	4618      	mov	r0, r3
 800232e:	3718      	adds	r7, #24
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	20018000 	.word	0x20018000
 8002338:	00000400 	.word	0x00000400
 800233c:	20000820 	.word	0x20000820
 8002340:	20000978 	.word	0x20000978

08002344 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002348:	4b06      	ldr	r3, [pc, #24]	@ (8002364 <SystemInit+0x20>)
 800234a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800234e:	4a05      	ldr	r2, [pc, #20]	@ (8002364 <SystemInit+0x20>)
 8002350:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002354:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002358:	bf00      	nop
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr
 8002362:	bf00      	nop
 8002364:	e000ed00 	.word	0xe000ed00

08002368 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002368:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80023a0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 800236c:	f7ff ffea 	bl	8002344 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002370:	480c      	ldr	r0, [pc, #48]	@ (80023a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002372:	490d      	ldr	r1, [pc, #52]	@ (80023a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002374:	4a0d      	ldr	r2, [pc, #52]	@ (80023ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002376:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002378:	e002      	b.n	8002380 <LoopCopyDataInit>

0800237a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800237a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800237c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800237e:	3304      	adds	r3, #4

08002380 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002380:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002382:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002384:	d3f9      	bcc.n	800237a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002386:	4a0a      	ldr	r2, [pc, #40]	@ (80023b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002388:	4c0a      	ldr	r4, [pc, #40]	@ (80023b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800238a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800238c:	e001      	b.n	8002392 <LoopFillZerobss>

0800238e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800238e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002390:	3204      	adds	r2, #4

08002392 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002392:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002394:	d3fb      	bcc.n	800238e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8002396:	f005 fd6f 	bl	8007e78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800239a:	f7fe fe35 	bl	8001008 <main>
  bx  lr    
 800239e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80023a0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80023a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023a8:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80023ac:	0800b0d8 	.word	0x0800b0d8
  ldr r2, =_sbss
 80023b0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80023b4:	20000974 	.word	0x20000974

080023b8 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023b8:	e7fe      	b.n	80023b8 <DMA1_Stream0_IRQHandler>
	...

080023bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023c0:	4b0e      	ldr	r3, [pc, #56]	@ (80023fc <HAL_Init+0x40>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a0d      	ldr	r2, [pc, #52]	@ (80023fc <HAL_Init+0x40>)
 80023c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023cc:	4b0b      	ldr	r3, [pc, #44]	@ (80023fc <HAL_Init+0x40>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a0a      	ldr	r2, [pc, #40]	@ (80023fc <HAL_Init+0x40>)
 80023d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023d8:	4b08      	ldr	r3, [pc, #32]	@ (80023fc <HAL_Init+0x40>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a07      	ldr	r2, [pc, #28]	@ (80023fc <HAL_Init+0x40>)
 80023de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023e4:	2003      	movs	r0, #3
 80023e6:	f000 fe5f 	bl	80030a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023ea:	2000      	movs	r0, #0
 80023ec:	f000 f808 	bl	8002400 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023f0:	f7ff fce0 	bl	8001db4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023f4:	2300      	movs	r3, #0
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	40023c00 	.word	0x40023c00

08002400 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002408:	4b12      	ldr	r3, [pc, #72]	@ (8002454 <HAL_InitTick+0x54>)
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	4b12      	ldr	r3, [pc, #72]	@ (8002458 <HAL_InitTick+0x58>)
 800240e:	781b      	ldrb	r3, [r3, #0]
 8002410:	4619      	mov	r1, r3
 8002412:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002416:	fbb3 f3f1 	udiv	r3, r3, r1
 800241a:	fbb2 f3f3 	udiv	r3, r2, r3
 800241e:	4618      	mov	r0, r3
 8002420:	f000 fe77 	bl	8003112 <HAL_SYSTICK_Config>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d001      	beq.n	800242e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	e00e      	b.n	800244c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2b0f      	cmp	r3, #15
 8002432:	d80a      	bhi.n	800244a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002434:	2200      	movs	r2, #0
 8002436:	6879      	ldr	r1, [r7, #4]
 8002438:	f04f 30ff 	mov.w	r0, #4294967295
 800243c:	f000 fe3f 	bl	80030be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002440:	4a06      	ldr	r2, [pc, #24]	@ (800245c <HAL_InitTick+0x5c>)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002446:	2300      	movs	r3, #0
 8002448:	e000      	b.n	800244c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
}
 800244c:	4618      	mov	r0, r3
 800244e:	3708      	adds	r7, #8
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	20000004 	.word	0x20000004
 8002458:	2000000c 	.word	0x2000000c
 800245c:	20000008 	.word	0x20000008

08002460 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002464:	4b06      	ldr	r3, [pc, #24]	@ (8002480 <HAL_IncTick+0x20>)
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	461a      	mov	r2, r3
 800246a:	4b06      	ldr	r3, [pc, #24]	@ (8002484 <HAL_IncTick+0x24>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4413      	add	r3, r2
 8002470:	4a04      	ldr	r2, [pc, #16]	@ (8002484 <HAL_IncTick+0x24>)
 8002472:	6013      	str	r3, [r2, #0]
}
 8002474:	bf00      	nop
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	2000000c 	.word	0x2000000c
 8002484:	20000824 	.word	0x20000824

08002488 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  return uwTick;
 800248c:	4b03      	ldr	r3, [pc, #12]	@ (800249c <HAL_GetTick+0x14>)
 800248e:	681b      	ldr	r3, [r3, #0]
}
 8002490:	4618      	mov	r0, r3
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	20000824 	.word	0x20000824

080024a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b084      	sub	sp, #16
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024a8:	f7ff ffee 	bl	8002488 <HAL_GetTick>
 80024ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024b8:	d005      	beq.n	80024c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024ba:	4b0a      	ldr	r3, [pc, #40]	@ (80024e4 <HAL_Delay+0x44>)
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	461a      	mov	r2, r3
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	4413      	add	r3, r2
 80024c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024c6:	bf00      	nop
 80024c8:	f7ff ffde 	bl	8002488 <HAL_GetTick>
 80024cc:	4602      	mov	r2, r0
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	68fa      	ldr	r2, [r7, #12]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d8f7      	bhi.n	80024c8 <HAL_Delay+0x28>
  {
  }
}
 80024d8:	bf00      	nop
 80024da:	bf00      	nop
 80024dc:	3710      	adds	r7, #16
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	2000000c 	.word	0x2000000c

080024e8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b084      	sub	sp, #16
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024f0:	2300      	movs	r3, #0
 80024f2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d101      	bne.n	80024fe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e033      	b.n	8002566 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002502:	2b00      	cmp	r3, #0
 8002504:	d109      	bne.n	800251a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f7ff fc7c 	bl	8001e04 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2200      	movs	r2, #0
 8002510:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2200      	movs	r2, #0
 8002516:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800251e:	f003 0310 	and.w	r3, r3, #16
 8002522:	2b00      	cmp	r3, #0
 8002524:	d118      	bne.n	8002558 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800252a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800252e:	f023 0302 	bic.w	r3, r3, #2
 8002532:	f043 0202 	orr.w	r2, r3, #2
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f000 fb5c 	bl	8002bf8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2200      	movs	r2, #0
 8002544:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254a:	f023 0303 	bic.w	r3, r3, #3
 800254e:	f043 0201 	orr.w	r2, r3, #1
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	641a      	str	r2, [r3, #64]	@ 0x40
 8002556:	e001      	b.n	800255c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2200      	movs	r2, #0
 8002560:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002564:	7bfb      	ldrb	r3, [r7, #15]
}
 8002566:	4618      	mov	r0, r3
 8002568:	3710      	adds	r7, #16
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}

0800256e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800256e:	b580      	push	{r7, lr}
 8002570:	b086      	sub	sp, #24
 8002572:	af00      	add	r7, sp, #0
 8002574:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002576:	2300      	movs	r3, #0
 8002578:	617b      	str	r3, [r7, #20]
 800257a:	2300      	movs	r3, #0
 800257c:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	f003 0302 	and.w	r3, r3, #2
 8002594:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	f003 0320 	and.w	r3, r3, #32
 800259c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d049      	beq.n	8002638 <HAL_ADC_IRQHandler+0xca>
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d046      	beq.n	8002638 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ae:	f003 0310 	and.w	r3, r3, #16
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d105      	bne.n	80025c2 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ba:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d12b      	bne.n	8002628 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d127      	bne.n	8002628 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025de:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d006      	beq.n	80025f4 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d119      	bne.n	8002628 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	685a      	ldr	r2, [r3, #4]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f022 0220 	bic.w	r2, r2, #32
 8002602:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002608:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002614:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002618:	2b00      	cmp	r3, #0
 800261a:	d105      	bne.n	8002628 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002620:	f043 0201 	orr.w	r2, r3, #1
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f7fe fcdd 	bl	8000fe8 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f06f 0212 	mvn.w	r2, #18
 8002636:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	f003 0304 	and.w	r3, r3, #4
 800263e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002646:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d057      	beq.n	80026fe <HAL_ADC_IRQHandler+0x190>
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d054      	beq.n	80026fe <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002658:	f003 0310 	and.w	r3, r3, #16
 800265c:	2b00      	cmp	r3, #0
 800265e:	d105      	bne.n	800266c <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002664:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002676:	2b00      	cmp	r3, #0
 8002678:	d139      	bne.n	80026ee <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002680:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002684:	2b00      	cmp	r3, #0
 8002686:	d006      	beq.n	8002696 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002692:	2b00      	cmp	r3, #0
 8002694:	d12b      	bne.n	80026ee <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d124      	bne.n	80026ee <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d11d      	bne.n	80026ee <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d119      	bne.n	80026ee <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	685a      	ldr	r2, [r3, #4]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80026c8:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ce:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d105      	bne.n	80026ee <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e6:	f043 0201 	orr.w	r2, r3, #1
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	f000 fc00 	bl	8002ef4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f06f 020c 	mvn.w	r2, #12
 80026fc:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	f003 0301 	and.w	r3, r3, #1
 8002704:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800270c:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d017      	beq.n	8002744 <HAL_ADC_IRQHandler+0x1d6>
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d014      	beq.n	8002744 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 0301 	and.w	r3, r3, #1
 8002724:	2b01      	cmp	r3, #1
 8002726:	d10d      	bne.n	8002744 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	f000 f929 	bl	800298c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f06f 0201 	mvn.w	r2, #1
 8002742:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	f003 0320 	and.w	r3, r3, #32
 800274a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002752:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d015      	beq.n	8002786 <HAL_ADC_IRQHandler+0x218>
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d012      	beq.n	8002786 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002764:	f043 0202 	orr.w	r2, r3, #2
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f06f 0220 	mvn.w	r2, #32
 8002774:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f000 f912 	bl	80029a0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f06f 0220 	mvn.w	r2, #32
 8002784:	601a      	str	r2, [r3, #0]
  }
}
 8002786:	bf00      	nop
 8002788:	3718      	adds	r7, #24
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
	...

08002790 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b088      	sub	sp, #32
 8002794:	af00      	add	r7, sp, #0
 8002796:	60f8      	str	r0, [r7, #12]
 8002798:	60b9      	str	r1, [r7, #8]
 800279a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800279c:	2300      	movs	r3, #0
 800279e:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027a0:	2300      	movs	r3, #0
 80027a2:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d101      	bne.n	80027b2 <HAL_ADC_Start_DMA+0x22>
 80027ae:	2302      	movs	r3, #2
 80027b0:	e0d0      	b.n	8002954 <HAL_ADC_Start_DMA+0x1c4>
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2201      	movs	r2, #1
 80027b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	f003 0301 	and.w	r3, r3, #1
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d018      	beq.n	80027fa <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	689a      	ldr	r2, [r3, #8]
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f042 0201 	orr.w	r2, r2, #1
 80027d6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80027d8:	4b60      	ldr	r3, [pc, #384]	@ (800295c <HAL_ADC_Start_DMA+0x1cc>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a60      	ldr	r2, [pc, #384]	@ (8002960 <HAL_ADC_Start_DMA+0x1d0>)
 80027de:	fba2 2303 	umull	r2, r3, r2, r3
 80027e2:	0c9a      	lsrs	r2, r3, #18
 80027e4:	4613      	mov	r3, r2
 80027e6:	005b      	lsls	r3, r3, #1
 80027e8:	4413      	add	r3, r2
 80027ea:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80027ec:	e002      	b.n	80027f4 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	3b01      	subs	r3, #1
 80027f2:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d1f9      	bne.n	80027ee <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002804:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002808:	d107      	bne.n	800281a <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	689a      	ldr	r2, [r3, #8]
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002818:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	f003 0301 	and.w	r3, r3, #1
 8002824:	2b01      	cmp	r3, #1
 8002826:	f040 8088 	bne.w	800293a <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800282e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002832:	f023 0301 	bic.w	r3, r3, #1
 8002836:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002848:	2b00      	cmp	r3, #0
 800284a:	d007      	beq.n	800285c <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002850:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002854:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002860:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002864:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002868:	d106      	bne.n	8002878 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800286e:	f023 0206 	bic.w	r2, r3, #6
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	645a      	str	r2, [r3, #68]	@ 0x44
 8002876:	e002      	b.n	800287e <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2200      	movs	r2, #0
 800287c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	2200      	movs	r2, #0
 8002882:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002886:	4b37      	ldr	r3, [pc, #220]	@ (8002964 <HAL_ADC_Start_DMA+0x1d4>)
 8002888:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800288e:	4a36      	ldr	r2, [pc, #216]	@ (8002968 <HAL_ADC_Start_DMA+0x1d8>)
 8002890:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002896:	4a35      	ldr	r2, [pc, #212]	@ (800296c <HAL_ADC_Start_DMA+0x1dc>)
 8002898:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800289e:	4a34      	ldr	r2, [pc, #208]	@ (8002970 <HAL_ADC_Start_DMA+0x1e0>)
 80028a0:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80028aa:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	685a      	ldr	r2, [r3, #4]
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80028ba:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	689a      	ldr	r2, [r3, #8]
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80028ca:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	334c      	adds	r3, #76	@ 0x4c
 80028d6:	4619      	mov	r1, r3
 80028d8:	68ba      	ldr	r2, [r7, #8]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	f000 fcd4 	bl	8003288 <HAL_DMA_Start_IT>
 80028e0:	4603      	mov	r3, r0
 80028e2:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80028e4:	69bb      	ldr	r3, [r7, #24]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f003 031f 	and.w	r3, r3, #31
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d10f      	bne.n	8002910 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d129      	bne.n	8002952 <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	689a      	ldr	r2, [r3, #8]
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800290c:	609a      	str	r2, [r3, #8]
 800290e:	e020      	b.n	8002952 <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a17      	ldr	r2, [pc, #92]	@ (8002974 <HAL_ADC_Start_DMA+0x1e4>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d11b      	bne.n	8002952 <HAL_ADC_Start_DMA+0x1c2>
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002924:	2b00      	cmp	r3, #0
 8002926:	d114      	bne.n	8002952 <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	689a      	ldr	r2, [r3, #8]
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002936:	609a      	str	r2, [r3, #8]
 8002938:	e00b      	b.n	8002952 <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293e:	f043 0210 	orr.w	r2, r3, #16
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800294a:	f043 0201 	orr.w	r2, r3, #1
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8002952:	7ffb      	ldrb	r3, [r7, #31]
}
 8002954:	4618      	mov	r0, r3
 8002956:	3720      	adds	r7, #32
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	20000004 	.word	0x20000004
 8002960:	431bde83 	.word	0x431bde83
 8002964:	40012300 	.word	0x40012300
 8002968:	08002df1 	.word	0x08002df1
 800296c:	08002eab 	.word	0x08002eab
 8002970:	08002ec7 	.word	0x08002ec7
 8002974:	40012000 	.word	0x40012000

08002978 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002980:	bf00      	nop
 8002982:	370c      	adds	r7, #12
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr

0800298c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002994:	bf00      	nop
 8002996:	370c      	adds	r7, #12
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr

080029a0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80029a8:	bf00      	nop
 80029aa:	370c      	adds	r7, #12
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr

080029b4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b085      	sub	sp, #20
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80029be:	2300      	movs	r3, #0
 80029c0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d101      	bne.n	80029d0 <HAL_ADC_ConfigChannel+0x1c>
 80029cc:	2302      	movs	r3, #2
 80029ce:	e105      	b.n	8002bdc <HAL_ADC_ConfigChannel+0x228>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2201      	movs	r2, #1
 80029d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	2b09      	cmp	r3, #9
 80029de:	d925      	bls.n	8002a2c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	68d9      	ldr	r1, [r3, #12]
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	b29b      	uxth	r3, r3
 80029ec:	461a      	mov	r2, r3
 80029ee:	4613      	mov	r3, r2
 80029f0:	005b      	lsls	r3, r3, #1
 80029f2:	4413      	add	r3, r2
 80029f4:	3b1e      	subs	r3, #30
 80029f6:	2207      	movs	r2, #7
 80029f8:	fa02 f303 	lsl.w	r3, r2, r3
 80029fc:	43da      	mvns	r2, r3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	400a      	ands	r2, r1
 8002a04:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	68d9      	ldr	r1, [r3, #12]
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	689a      	ldr	r2, [r3, #8]
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	b29b      	uxth	r3, r3
 8002a16:	4618      	mov	r0, r3
 8002a18:	4603      	mov	r3, r0
 8002a1a:	005b      	lsls	r3, r3, #1
 8002a1c:	4403      	add	r3, r0
 8002a1e:	3b1e      	subs	r3, #30
 8002a20:	409a      	lsls	r2, r3
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	430a      	orrs	r2, r1
 8002a28:	60da      	str	r2, [r3, #12]
 8002a2a:	e022      	b.n	8002a72 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	6919      	ldr	r1, [r3, #16]
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	b29b      	uxth	r3, r3
 8002a38:	461a      	mov	r2, r3
 8002a3a:	4613      	mov	r3, r2
 8002a3c:	005b      	lsls	r3, r3, #1
 8002a3e:	4413      	add	r3, r2
 8002a40:	2207      	movs	r2, #7
 8002a42:	fa02 f303 	lsl.w	r3, r2, r3
 8002a46:	43da      	mvns	r2, r3
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	400a      	ands	r2, r1
 8002a4e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	6919      	ldr	r1, [r3, #16]
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	689a      	ldr	r2, [r3, #8]
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	b29b      	uxth	r3, r3
 8002a60:	4618      	mov	r0, r3
 8002a62:	4603      	mov	r3, r0
 8002a64:	005b      	lsls	r3, r3, #1
 8002a66:	4403      	add	r3, r0
 8002a68:	409a      	lsls	r2, r3
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	430a      	orrs	r2, r1
 8002a70:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	2b06      	cmp	r3, #6
 8002a78:	d824      	bhi.n	8002ac4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	685a      	ldr	r2, [r3, #4]
 8002a84:	4613      	mov	r3, r2
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	4413      	add	r3, r2
 8002a8a:	3b05      	subs	r3, #5
 8002a8c:	221f      	movs	r2, #31
 8002a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a92:	43da      	mvns	r2, r3
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	400a      	ands	r2, r1
 8002a9a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	b29b      	uxth	r3, r3
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	685a      	ldr	r2, [r3, #4]
 8002aae:	4613      	mov	r3, r2
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	4413      	add	r3, r2
 8002ab4:	3b05      	subs	r3, #5
 8002ab6:	fa00 f203 	lsl.w	r2, r0, r3
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	430a      	orrs	r2, r1
 8002ac0:	635a      	str	r2, [r3, #52]	@ 0x34
 8002ac2:	e04c      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	2b0c      	cmp	r3, #12
 8002aca:	d824      	bhi.n	8002b16 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	685a      	ldr	r2, [r3, #4]
 8002ad6:	4613      	mov	r3, r2
 8002ad8:	009b      	lsls	r3, r3, #2
 8002ada:	4413      	add	r3, r2
 8002adc:	3b23      	subs	r3, #35	@ 0x23
 8002ade:	221f      	movs	r2, #31
 8002ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae4:	43da      	mvns	r2, r3
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	400a      	ands	r2, r1
 8002aec:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	b29b      	uxth	r3, r3
 8002afa:	4618      	mov	r0, r3
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	685a      	ldr	r2, [r3, #4]
 8002b00:	4613      	mov	r3, r2
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	4413      	add	r3, r2
 8002b06:	3b23      	subs	r3, #35	@ 0x23
 8002b08:	fa00 f203 	lsl.w	r2, r0, r3
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	430a      	orrs	r2, r1
 8002b12:	631a      	str	r2, [r3, #48]	@ 0x30
 8002b14:	e023      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	685a      	ldr	r2, [r3, #4]
 8002b20:	4613      	mov	r3, r2
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	4413      	add	r3, r2
 8002b26:	3b41      	subs	r3, #65	@ 0x41
 8002b28:	221f      	movs	r2, #31
 8002b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2e:	43da      	mvns	r2, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	400a      	ands	r2, r1
 8002b36:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	b29b      	uxth	r3, r3
 8002b44:	4618      	mov	r0, r3
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	685a      	ldr	r2, [r3, #4]
 8002b4a:	4613      	mov	r3, r2
 8002b4c:	009b      	lsls	r3, r3, #2
 8002b4e:	4413      	add	r3, r2
 8002b50:	3b41      	subs	r3, #65	@ 0x41
 8002b52:	fa00 f203 	lsl.w	r2, r0, r3
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	430a      	orrs	r2, r1
 8002b5c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b5e:	4b22      	ldr	r3, [pc, #136]	@ (8002be8 <HAL_ADC_ConfigChannel+0x234>)
 8002b60:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a21      	ldr	r2, [pc, #132]	@ (8002bec <HAL_ADC_ConfigChannel+0x238>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d109      	bne.n	8002b80 <HAL_ADC_ConfigChannel+0x1cc>
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	2b12      	cmp	r3, #18
 8002b72:	d105      	bne.n	8002b80 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a19      	ldr	r2, [pc, #100]	@ (8002bec <HAL_ADC_ConfigChannel+0x238>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d123      	bne.n	8002bd2 <HAL_ADC_ConfigChannel+0x21e>
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	2b10      	cmp	r3, #16
 8002b90:	d003      	beq.n	8002b9a <HAL_ADC_ConfigChannel+0x1e6>
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	2b11      	cmp	r3, #17
 8002b98:	d11b      	bne.n	8002bd2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	2b10      	cmp	r3, #16
 8002bac:	d111      	bne.n	8002bd2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002bae:	4b10      	ldr	r3, [pc, #64]	@ (8002bf0 <HAL_ADC_ConfigChannel+0x23c>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a10      	ldr	r2, [pc, #64]	@ (8002bf4 <HAL_ADC_ConfigChannel+0x240>)
 8002bb4:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb8:	0c9a      	lsrs	r2, r3, #18
 8002bba:	4613      	mov	r3, r2
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	4413      	add	r3, r2
 8002bc0:	005b      	lsls	r3, r3, #1
 8002bc2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002bc4:	e002      	b.n	8002bcc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	3b01      	subs	r3, #1
 8002bca:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d1f9      	bne.n	8002bc6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002bda:	2300      	movs	r3, #0
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3714      	adds	r7, #20
 8002be0:	46bd      	mov	sp, r7
 8002be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be6:	4770      	bx	lr
 8002be8:	40012300 	.word	0x40012300
 8002bec:	40012000 	.word	0x40012000
 8002bf0:	20000004 	.word	0x20000004
 8002bf4:	431bde83 	.word	0x431bde83

08002bf8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b085      	sub	sp, #20
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c00:	4b79      	ldr	r3, [pc, #484]	@ (8002de8 <ADC_Init+0x1f0>)
 8002c02:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	685a      	ldr	r2, [r3, #4]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	431a      	orrs	r2, r3
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	685a      	ldr	r2, [r3, #4]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002c2c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	6859      	ldr	r1, [r3, #4]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	691b      	ldr	r3, [r3, #16]
 8002c38:	021a      	lsls	r2, r3, #8
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	430a      	orrs	r2, r1
 8002c40:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	685a      	ldr	r2, [r3, #4]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002c50:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	6859      	ldr	r1, [r3, #4]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	689a      	ldr	r2, [r3, #8]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	430a      	orrs	r2, r1
 8002c62:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	689a      	ldr	r2, [r3, #8]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c72:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	6899      	ldr	r1, [r3, #8]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	68da      	ldr	r2, [r3, #12]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	430a      	orrs	r2, r1
 8002c84:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c8a:	4a58      	ldr	r2, [pc, #352]	@ (8002dec <ADC_Init+0x1f4>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d022      	beq.n	8002cd6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	689a      	ldr	r2, [r3, #8]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002c9e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	6899      	ldr	r1, [r3, #8]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	430a      	orrs	r2, r1
 8002cb0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	689a      	ldr	r2, [r3, #8]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002cc0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	6899      	ldr	r1, [r3, #8]
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	430a      	orrs	r2, r1
 8002cd2:	609a      	str	r2, [r3, #8]
 8002cd4:	e00f      	b.n	8002cf6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	689a      	ldr	r2, [r3, #8]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002ce4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	689a      	ldr	r2, [r3, #8]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002cf4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	689a      	ldr	r2, [r3, #8]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f022 0202 	bic.w	r2, r2, #2
 8002d04:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	6899      	ldr	r1, [r3, #8]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	7e1b      	ldrb	r3, [r3, #24]
 8002d10:	005a      	lsls	r2, r3, #1
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	430a      	orrs	r2, r1
 8002d18:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d01b      	beq.n	8002d5c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	685a      	ldr	r2, [r3, #4]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d32:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	685a      	ldr	r2, [r3, #4]
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002d42:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	6859      	ldr	r1, [r3, #4]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d4e:	3b01      	subs	r3, #1
 8002d50:	035a      	lsls	r2, r3, #13
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	430a      	orrs	r2, r1
 8002d58:	605a      	str	r2, [r3, #4]
 8002d5a:	e007      	b.n	8002d6c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	685a      	ldr	r2, [r3, #4]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d6a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002d7a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	69db      	ldr	r3, [r3, #28]
 8002d86:	3b01      	subs	r3, #1
 8002d88:	051a      	lsls	r2, r3, #20
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	430a      	orrs	r2, r1
 8002d90:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	689a      	ldr	r2, [r3, #8]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002da0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	6899      	ldr	r1, [r3, #8]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002dae:	025a      	lsls	r2, r3, #9
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	430a      	orrs	r2, r1
 8002db6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	689a      	ldr	r2, [r3, #8]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002dc6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	6899      	ldr	r1, [r3, #8]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	695b      	ldr	r3, [r3, #20]
 8002dd2:	029a      	lsls	r2, r3, #10
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	430a      	orrs	r2, r1
 8002dda:	609a      	str	r2, [r3, #8]
}
 8002ddc:	bf00      	nop
 8002dde:	3714      	adds	r7, #20
 8002de0:	46bd      	mov	sp, r7
 8002de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de6:	4770      	bx	lr
 8002de8:	40012300 	.word	0x40012300
 8002dec:	0f000001 	.word	0x0f000001

08002df0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b084      	sub	sp, #16
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dfc:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e02:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d13c      	bne.n	8002e84 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e0e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d12b      	bne.n	8002e7c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d127      	bne.n	8002e7c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e32:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d006      	beq.n	8002e48 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d119      	bne.n	8002e7c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	685a      	ldr	r2, [r3, #4]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f022 0220 	bic.w	r2, r2, #32
 8002e56:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e5c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d105      	bne.n	8002e7c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e74:	f043 0201 	orr.w	r2, r3, #1
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002e7c:	68f8      	ldr	r0, [r7, #12]
 8002e7e:	f7fe f8b3 	bl	8000fe8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002e82:	e00e      	b.n	8002ea2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e88:	f003 0310 	and.w	r3, r3, #16
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d003      	beq.n	8002e98 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002e90:	68f8      	ldr	r0, [r7, #12]
 8002e92:	f7ff fd85 	bl	80029a0 <HAL_ADC_ErrorCallback>
}
 8002e96:	e004      	b.n	8002ea2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e9e:	6878      	ldr	r0, [r7, #4]
 8002ea0:	4798      	blx	r3
}
 8002ea2:	bf00      	nop
 8002ea4:	3710      	adds	r7, #16
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}

08002eaa <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002eaa:	b580      	push	{r7, lr}
 8002eac:	b084      	sub	sp, #16
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002eb6:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002eb8:	68f8      	ldr	r0, [r7, #12]
 8002eba:	f7ff fd5d 	bl	8002978 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ebe:	bf00      	nop
 8002ec0:	3710      	adds	r7, #16
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}

08002ec6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002ec6:	b580      	push	{r7, lr}
 8002ec8:	b084      	sub	sp, #16
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ed2:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	2240      	movs	r2, #64	@ 0x40
 8002ed8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ede:	f043 0204 	orr.w	r2, r3, #4
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002ee6:	68f8      	ldr	r0, [r7, #12]
 8002ee8:	f7ff fd5a 	bl	80029a0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002eec:	bf00      	nop
 8002eee:	3710      	adds	r7, #16
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}

08002ef4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002efc:	bf00      	nop
 8002efe:	370c      	adds	r7, #12
 8002f00:	46bd      	mov	sp, r7
 8002f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f06:	4770      	bx	lr

08002f08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b085      	sub	sp, #20
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f003 0307 	and.w	r3, r3, #7
 8002f16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f18:	4b0c      	ldr	r3, [pc, #48]	@ (8002f4c <__NVIC_SetPriorityGrouping+0x44>)
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f1e:	68ba      	ldr	r2, [r7, #8]
 8002f20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f24:	4013      	ands	r3, r2
 8002f26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f3a:	4a04      	ldr	r2, [pc, #16]	@ (8002f4c <__NVIC_SetPriorityGrouping+0x44>)
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	60d3      	str	r3, [r2, #12]
}
 8002f40:	bf00      	nop
 8002f42:	3714      	adds	r7, #20
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr
 8002f4c:	e000ed00 	.word	0xe000ed00

08002f50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f50:	b480      	push	{r7}
 8002f52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f54:	4b04      	ldr	r3, [pc, #16]	@ (8002f68 <__NVIC_GetPriorityGrouping+0x18>)
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	0a1b      	lsrs	r3, r3, #8
 8002f5a:	f003 0307 	and.w	r3, r3, #7
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr
 8002f68:	e000ed00 	.word	0xe000ed00

08002f6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	4603      	mov	r3, r0
 8002f74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	db0b      	blt.n	8002f96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f7e:	79fb      	ldrb	r3, [r7, #7]
 8002f80:	f003 021f 	and.w	r2, r3, #31
 8002f84:	4907      	ldr	r1, [pc, #28]	@ (8002fa4 <__NVIC_EnableIRQ+0x38>)
 8002f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f8a:	095b      	lsrs	r3, r3, #5
 8002f8c:	2001      	movs	r0, #1
 8002f8e:	fa00 f202 	lsl.w	r2, r0, r2
 8002f92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f96:	bf00      	nop
 8002f98:	370c      	adds	r7, #12
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr
 8002fa2:	bf00      	nop
 8002fa4:	e000e100 	.word	0xe000e100

08002fa8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	4603      	mov	r3, r0
 8002fb0:	6039      	str	r1, [r7, #0]
 8002fb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	db0a      	blt.n	8002fd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	b2da      	uxtb	r2, r3
 8002fc0:	490c      	ldr	r1, [pc, #48]	@ (8002ff4 <__NVIC_SetPriority+0x4c>)
 8002fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fc6:	0112      	lsls	r2, r2, #4
 8002fc8:	b2d2      	uxtb	r2, r2
 8002fca:	440b      	add	r3, r1
 8002fcc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fd0:	e00a      	b.n	8002fe8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	b2da      	uxtb	r2, r3
 8002fd6:	4908      	ldr	r1, [pc, #32]	@ (8002ff8 <__NVIC_SetPriority+0x50>)
 8002fd8:	79fb      	ldrb	r3, [r7, #7]
 8002fda:	f003 030f 	and.w	r3, r3, #15
 8002fde:	3b04      	subs	r3, #4
 8002fe0:	0112      	lsls	r2, r2, #4
 8002fe2:	b2d2      	uxtb	r2, r2
 8002fe4:	440b      	add	r3, r1
 8002fe6:	761a      	strb	r2, [r3, #24]
}
 8002fe8:	bf00      	nop
 8002fea:	370c      	adds	r7, #12
 8002fec:	46bd      	mov	sp, r7
 8002fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff2:	4770      	bx	lr
 8002ff4:	e000e100 	.word	0xe000e100
 8002ff8:	e000ed00 	.word	0xe000ed00

08002ffc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b089      	sub	sp, #36	@ 0x24
 8003000:	af00      	add	r7, sp, #0
 8003002:	60f8      	str	r0, [r7, #12]
 8003004:	60b9      	str	r1, [r7, #8]
 8003006:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	f003 0307 	and.w	r3, r3, #7
 800300e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003010:	69fb      	ldr	r3, [r7, #28]
 8003012:	f1c3 0307 	rsb	r3, r3, #7
 8003016:	2b04      	cmp	r3, #4
 8003018:	bf28      	it	cs
 800301a:	2304      	movcs	r3, #4
 800301c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800301e:	69fb      	ldr	r3, [r7, #28]
 8003020:	3304      	adds	r3, #4
 8003022:	2b06      	cmp	r3, #6
 8003024:	d902      	bls.n	800302c <NVIC_EncodePriority+0x30>
 8003026:	69fb      	ldr	r3, [r7, #28]
 8003028:	3b03      	subs	r3, #3
 800302a:	e000      	b.n	800302e <NVIC_EncodePriority+0x32>
 800302c:	2300      	movs	r3, #0
 800302e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003030:	f04f 32ff 	mov.w	r2, #4294967295
 8003034:	69bb      	ldr	r3, [r7, #24]
 8003036:	fa02 f303 	lsl.w	r3, r2, r3
 800303a:	43da      	mvns	r2, r3
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	401a      	ands	r2, r3
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003044:	f04f 31ff 	mov.w	r1, #4294967295
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	fa01 f303 	lsl.w	r3, r1, r3
 800304e:	43d9      	mvns	r1, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003054:	4313      	orrs	r3, r2
         );
}
 8003056:	4618      	mov	r0, r3
 8003058:	3724      	adds	r7, #36	@ 0x24
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
	...

08003064 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b082      	sub	sp, #8
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	3b01      	subs	r3, #1
 8003070:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003074:	d301      	bcc.n	800307a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003076:	2301      	movs	r3, #1
 8003078:	e00f      	b.n	800309a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800307a:	4a0a      	ldr	r2, [pc, #40]	@ (80030a4 <SysTick_Config+0x40>)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	3b01      	subs	r3, #1
 8003080:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003082:	210f      	movs	r1, #15
 8003084:	f04f 30ff 	mov.w	r0, #4294967295
 8003088:	f7ff ff8e 	bl	8002fa8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800308c:	4b05      	ldr	r3, [pc, #20]	@ (80030a4 <SysTick_Config+0x40>)
 800308e:	2200      	movs	r2, #0
 8003090:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003092:	4b04      	ldr	r3, [pc, #16]	@ (80030a4 <SysTick_Config+0x40>)
 8003094:	2207      	movs	r2, #7
 8003096:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003098:	2300      	movs	r3, #0
}
 800309a:	4618      	mov	r0, r3
 800309c:	3708      	adds	r7, #8
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	e000e010 	.word	0xe000e010

080030a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b082      	sub	sp, #8
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f7ff ff29 	bl	8002f08 <__NVIC_SetPriorityGrouping>
}
 80030b6:	bf00      	nop
 80030b8:	3708      	adds	r7, #8
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}

080030be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030be:	b580      	push	{r7, lr}
 80030c0:	b086      	sub	sp, #24
 80030c2:	af00      	add	r7, sp, #0
 80030c4:	4603      	mov	r3, r0
 80030c6:	60b9      	str	r1, [r7, #8]
 80030c8:	607a      	str	r2, [r7, #4]
 80030ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030cc:	2300      	movs	r3, #0
 80030ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030d0:	f7ff ff3e 	bl	8002f50 <__NVIC_GetPriorityGrouping>
 80030d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030d6:	687a      	ldr	r2, [r7, #4]
 80030d8:	68b9      	ldr	r1, [r7, #8]
 80030da:	6978      	ldr	r0, [r7, #20]
 80030dc:	f7ff ff8e 	bl	8002ffc <NVIC_EncodePriority>
 80030e0:	4602      	mov	r2, r0
 80030e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030e6:	4611      	mov	r1, r2
 80030e8:	4618      	mov	r0, r3
 80030ea:	f7ff ff5d 	bl	8002fa8 <__NVIC_SetPriority>
}
 80030ee:	bf00      	nop
 80030f0:	3718      	adds	r7, #24
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}

080030f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030f6:	b580      	push	{r7, lr}
 80030f8:	b082      	sub	sp, #8
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	4603      	mov	r3, r0
 80030fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003100:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003104:	4618      	mov	r0, r3
 8003106:	f7ff ff31 	bl	8002f6c <__NVIC_EnableIRQ>
}
 800310a:	bf00      	nop
 800310c:	3708      	adds	r7, #8
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}

08003112 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003112:	b580      	push	{r7, lr}
 8003114:	b082      	sub	sp, #8
 8003116:	af00      	add	r7, sp, #0
 8003118:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f7ff ffa2 	bl	8003064 <SysTick_Config>
 8003120:	4603      	mov	r3, r0
}
 8003122:	4618      	mov	r0, r3
 8003124:	3708      	adds	r7, #8
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
	...

0800312c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b086      	sub	sp, #24
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003134:	2300      	movs	r3, #0
 8003136:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003138:	f7ff f9a6 	bl	8002488 <HAL_GetTick>
 800313c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d101      	bne.n	8003148 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003144:	2301      	movs	r3, #1
 8003146:	e099      	b.n	800327c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2202      	movs	r2, #2
 800314c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2200      	movs	r2, #0
 8003154:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f022 0201 	bic.w	r2, r2, #1
 8003166:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003168:	e00f      	b.n	800318a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800316a:	f7ff f98d 	bl	8002488 <HAL_GetTick>
 800316e:	4602      	mov	r2, r0
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	1ad3      	subs	r3, r2, r3
 8003174:	2b05      	cmp	r3, #5
 8003176:	d908      	bls.n	800318a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2220      	movs	r2, #32
 800317c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2203      	movs	r2, #3
 8003182:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003186:	2303      	movs	r3, #3
 8003188:	e078      	b.n	800327c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 0301 	and.w	r3, r3, #1
 8003194:	2b00      	cmp	r3, #0
 8003196:	d1e8      	bne.n	800316a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80031a0:	697a      	ldr	r2, [r7, #20]
 80031a2:	4b38      	ldr	r3, [pc, #224]	@ (8003284 <HAL_DMA_Init+0x158>)
 80031a4:	4013      	ands	r3, r2
 80031a6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	685a      	ldr	r2, [r3, #4]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	691b      	ldr	r3, [r3, #16]
 80031bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	699b      	ldr	r3, [r3, #24]
 80031c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6a1b      	ldr	r3, [r3, #32]
 80031d4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031d6:	697a      	ldr	r2, [r7, #20]
 80031d8:	4313      	orrs	r3, r2
 80031da:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031e0:	2b04      	cmp	r3, #4
 80031e2:	d107      	bne.n	80031f4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ec:	4313      	orrs	r3, r2
 80031ee:	697a      	ldr	r2, [r7, #20]
 80031f0:	4313      	orrs	r3, r2
 80031f2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	697a      	ldr	r2, [r7, #20]
 80031fa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	695b      	ldr	r3, [r3, #20]
 8003202:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	f023 0307 	bic.w	r3, r3, #7
 800320a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003210:	697a      	ldr	r2, [r7, #20]
 8003212:	4313      	orrs	r3, r2
 8003214:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800321a:	2b04      	cmp	r3, #4
 800321c:	d117      	bne.n	800324e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003222:	697a      	ldr	r2, [r7, #20]
 8003224:	4313      	orrs	r3, r2
 8003226:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800322c:	2b00      	cmp	r3, #0
 800322e:	d00e      	beq.n	800324e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003230:	6878      	ldr	r0, [r7, #4]
 8003232:	f000 fa91 	bl	8003758 <DMA_CheckFifoParam>
 8003236:	4603      	mov	r3, r0
 8003238:	2b00      	cmp	r3, #0
 800323a:	d008      	beq.n	800324e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2240      	movs	r2, #64	@ 0x40
 8003240:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2201      	movs	r2, #1
 8003246:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800324a:	2301      	movs	r3, #1
 800324c:	e016      	b.n	800327c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	697a      	ldr	r2, [r7, #20]
 8003254:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003256:	6878      	ldr	r0, [r7, #4]
 8003258:	f000 fa48 	bl	80036ec <DMA_CalcBaseAndBitshift>
 800325c:	4603      	mov	r3, r0
 800325e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003264:	223f      	movs	r2, #63	@ 0x3f
 8003266:	409a      	lsls	r2, r3
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2200      	movs	r2, #0
 8003270:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2201      	movs	r2, #1
 8003276:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800327a:	2300      	movs	r3, #0
}
 800327c:	4618      	mov	r0, r3
 800327e:	3718      	adds	r7, #24
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}
 8003284:	f010803f 	.word	0xf010803f

08003288 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b086      	sub	sp, #24
 800328c:	af00      	add	r7, sp, #0
 800328e:	60f8      	str	r0, [r7, #12]
 8003290:	60b9      	str	r1, [r7, #8]
 8003292:	607a      	str	r2, [r7, #4]
 8003294:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003296:	2300      	movs	r3, #0
 8003298:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800329e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d101      	bne.n	80032ae <HAL_DMA_Start_IT+0x26>
 80032aa:	2302      	movs	r3, #2
 80032ac:	e040      	b.n	8003330 <HAL_DMA_Start_IT+0xa8>
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	2201      	movs	r2, #1
 80032b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	2b01      	cmp	r3, #1
 80032c0:	d12f      	bne.n	8003322 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2202      	movs	r2, #2
 80032c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2200      	movs	r2, #0
 80032ce:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	687a      	ldr	r2, [r7, #4]
 80032d4:	68b9      	ldr	r1, [r7, #8]
 80032d6:	68f8      	ldr	r0, [r7, #12]
 80032d8:	f000 f9da 	bl	8003690 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032e0:	223f      	movs	r2, #63	@ 0x3f
 80032e2:	409a      	lsls	r2, r3
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f042 0216 	orr.w	r2, r2, #22
 80032f6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d007      	beq.n	8003310 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f042 0208 	orr.w	r2, r2, #8
 800330e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f042 0201 	orr.w	r2, r2, #1
 800331e:	601a      	str	r2, [r3, #0]
 8003320:	e005      	b.n	800332e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2200      	movs	r2, #0
 8003326:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800332a:	2302      	movs	r3, #2
 800332c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800332e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003330:	4618      	mov	r0, r3
 8003332:	3718      	adds	r7, #24
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}

08003338 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003338:	b480      	push	{r7}
 800333a:	b083      	sub	sp, #12
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003346:	b2db      	uxtb	r3, r3
 8003348:	2b02      	cmp	r3, #2
 800334a:	d004      	beq.n	8003356 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2280      	movs	r2, #128	@ 0x80
 8003350:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e00c      	b.n	8003370 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2205      	movs	r2, #5
 800335a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f022 0201 	bic.w	r2, r2, #1
 800336c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800336e:	2300      	movs	r3, #0
}
 8003370:	4618      	mov	r0, r3
 8003372:	370c      	adds	r7, #12
 8003374:	46bd      	mov	sp, r7
 8003376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337a:	4770      	bx	lr

0800337c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b086      	sub	sp, #24
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003384:	2300      	movs	r3, #0
 8003386:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003388:	4b8e      	ldr	r3, [pc, #568]	@ (80035c4 <HAL_DMA_IRQHandler+0x248>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a8e      	ldr	r2, [pc, #568]	@ (80035c8 <HAL_DMA_IRQHandler+0x24c>)
 800338e:	fba2 2303 	umull	r2, r3, r2, r3
 8003392:	0a9b      	lsrs	r3, r3, #10
 8003394:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800339a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033a6:	2208      	movs	r2, #8
 80033a8:	409a      	lsls	r2, r3
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	4013      	ands	r3, r2
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d01a      	beq.n	80033e8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f003 0304 	and.w	r3, r3, #4
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d013      	beq.n	80033e8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f022 0204 	bic.w	r2, r2, #4
 80033ce:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033d4:	2208      	movs	r2, #8
 80033d6:	409a      	lsls	r2, r3
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033e0:	f043 0201 	orr.w	r2, r3, #1
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033ec:	2201      	movs	r2, #1
 80033ee:	409a      	lsls	r2, r3
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	4013      	ands	r3, r2
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d012      	beq.n	800341e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	695b      	ldr	r3, [r3, #20]
 80033fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003402:	2b00      	cmp	r3, #0
 8003404:	d00b      	beq.n	800341e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800340a:	2201      	movs	r2, #1
 800340c:	409a      	lsls	r2, r3
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003416:	f043 0202 	orr.w	r2, r3, #2
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003422:	2204      	movs	r2, #4
 8003424:	409a      	lsls	r2, r3
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	4013      	ands	r3, r2
 800342a:	2b00      	cmp	r3, #0
 800342c:	d012      	beq.n	8003454 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0302 	and.w	r3, r3, #2
 8003438:	2b00      	cmp	r3, #0
 800343a:	d00b      	beq.n	8003454 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003440:	2204      	movs	r2, #4
 8003442:	409a      	lsls	r2, r3
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800344c:	f043 0204 	orr.w	r2, r3, #4
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003458:	2210      	movs	r2, #16
 800345a:	409a      	lsls	r2, r3
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	4013      	ands	r3, r2
 8003460:	2b00      	cmp	r3, #0
 8003462:	d043      	beq.n	80034ec <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f003 0308 	and.w	r3, r3, #8
 800346e:	2b00      	cmp	r3, #0
 8003470:	d03c      	beq.n	80034ec <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003476:	2210      	movs	r2, #16
 8003478:	409a      	lsls	r2, r3
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003488:	2b00      	cmp	r3, #0
 800348a:	d018      	beq.n	80034be <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d108      	bne.n	80034ac <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d024      	beq.n	80034ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a6:	6878      	ldr	r0, [r7, #4]
 80034a8:	4798      	blx	r3
 80034aa:	e01f      	b.n	80034ec <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d01b      	beq.n	80034ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034b8:	6878      	ldr	r0, [r7, #4]
 80034ba:	4798      	blx	r3
 80034bc:	e016      	b.n	80034ec <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d107      	bne.n	80034dc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f022 0208 	bic.w	r2, r2, #8
 80034da:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d003      	beq.n	80034ec <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e8:	6878      	ldr	r0, [r7, #4]
 80034ea:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034f0:	2220      	movs	r2, #32
 80034f2:	409a      	lsls	r2, r3
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	4013      	ands	r3, r2
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	f000 808f 	beq.w	800361c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 0310 	and.w	r3, r3, #16
 8003508:	2b00      	cmp	r3, #0
 800350a:	f000 8087 	beq.w	800361c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003512:	2220      	movs	r2, #32
 8003514:	409a      	lsls	r2, r3
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003520:	b2db      	uxtb	r3, r3
 8003522:	2b05      	cmp	r3, #5
 8003524:	d136      	bne.n	8003594 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f022 0216 	bic.w	r2, r2, #22
 8003534:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	695a      	ldr	r2, [r3, #20]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003544:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800354a:	2b00      	cmp	r3, #0
 800354c:	d103      	bne.n	8003556 <HAL_DMA_IRQHandler+0x1da>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003552:	2b00      	cmp	r3, #0
 8003554:	d007      	beq.n	8003566 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f022 0208 	bic.w	r2, r2, #8
 8003564:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800356a:	223f      	movs	r2, #63	@ 0x3f
 800356c:	409a      	lsls	r2, r3
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2201      	movs	r2, #1
 8003576:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003586:	2b00      	cmp	r3, #0
 8003588:	d07e      	beq.n	8003688 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	4798      	blx	r3
        }
        return;
 8003592:	e079      	b.n	8003688 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d01d      	beq.n	80035de <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d10d      	bne.n	80035cc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d031      	beq.n	800361c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	4798      	blx	r3
 80035c0:	e02c      	b.n	800361c <HAL_DMA_IRQHandler+0x2a0>
 80035c2:	bf00      	nop
 80035c4:	20000004 	.word	0x20000004
 80035c8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d023      	beq.n	800361c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035d8:	6878      	ldr	r0, [r7, #4]
 80035da:	4798      	blx	r3
 80035dc:	e01e      	b.n	800361c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d10f      	bne.n	800360c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f022 0210 	bic.w	r2, r2, #16
 80035fa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2201      	movs	r2, #1
 8003600:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2200      	movs	r2, #0
 8003608:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003610:	2b00      	cmp	r3, #0
 8003612:	d003      	beq.n	800361c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003618:	6878      	ldr	r0, [r7, #4]
 800361a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003620:	2b00      	cmp	r3, #0
 8003622:	d032      	beq.n	800368a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003628:	f003 0301 	and.w	r3, r3, #1
 800362c:	2b00      	cmp	r3, #0
 800362e:	d022      	beq.n	8003676 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2205      	movs	r2, #5
 8003634:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f022 0201 	bic.w	r2, r2, #1
 8003646:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	3301      	adds	r3, #1
 800364c:	60bb      	str	r3, [r7, #8]
 800364e:	697a      	ldr	r2, [r7, #20]
 8003650:	429a      	cmp	r2, r3
 8003652:	d307      	bcc.n	8003664 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 0301 	and.w	r3, r3, #1
 800365e:	2b00      	cmp	r3, #0
 8003660:	d1f2      	bne.n	8003648 <HAL_DMA_IRQHandler+0x2cc>
 8003662:	e000      	b.n	8003666 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003664:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2201      	movs	r2, #1
 800366a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2200      	movs	r2, #0
 8003672:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800367a:	2b00      	cmp	r3, #0
 800367c:	d005      	beq.n	800368a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	4798      	blx	r3
 8003686:	e000      	b.n	800368a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003688:	bf00      	nop
    }
  }
}
 800368a:	3718      	adds	r7, #24
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}

08003690 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003690:	b480      	push	{r7}
 8003692:	b085      	sub	sp, #20
 8003694:	af00      	add	r7, sp, #0
 8003696:	60f8      	str	r0, [r7, #12]
 8003698:	60b9      	str	r1, [r7, #8]
 800369a:	607a      	str	r2, [r7, #4]
 800369c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80036ac:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	683a      	ldr	r2, [r7, #0]
 80036b4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	2b40      	cmp	r3, #64	@ 0x40
 80036bc:	d108      	bne.n	80036d0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	68ba      	ldr	r2, [r7, #8]
 80036cc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80036ce:	e007      	b.n	80036e0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	68ba      	ldr	r2, [r7, #8]
 80036d6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	687a      	ldr	r2, [r7, #4]
 80036de:	60da      	str	r2, [r3, #12]
}
 80036e0:	bf00      	nop
 80036e2:	3714      	adds	r7, #20
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr

080036ec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b085      	sub	sp, #20
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	3b10      	subs	r3, #16
 80036fc:	4a14      	ldr	r2, [pc, #80]	@ (8003750 <DMA_CalcBaseAndBitshift+0x64>)
 80036fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003702:	091b      	lsrs	r3, r3, #4
 8003704:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003706:	4a13      	ldr	r2, [pc, #76]	@ (8003754 <DMA_CalcBaseAndBitshift+0x68>)
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	4413      	add	r3, r2
 800370c:	781b      	ldrb	r3, [r3, #0]
 800370e:	461a      	mov	r2, r3
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2b03      	cmp	r3, #3
 8003718:	d909      	bls.n	800372e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003722:	f023 0303 	bic.w	r3, r3, #3
 8003726:	1d1a      	adds	r2, r3, #4
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	659a      	str	r2, [r3, #88]	@ 0x58
 800372c:	e007      	b.n	800373e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003736:	f023 0303 	bic.w	r3, r3, #3
 800373a:	687a      	ldr	r2, [r7, #4]
 800373c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003742:	4618      	mov	r0, r3
 8003744:	3714      	adds	r7, #20
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr
 800374e:	bf00      	nop
 8003750:	aaaaaaab 	.word	0xaaaaaaab
 8003754:	0800ad50 	.word	0x0800ad50

08003758 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003758:	b480      	push	{r7}
 800375a:	b085      	sub	sp, #20
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003760:	2300      	movs	r3, #0
 8003762:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003768:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	699b      	ldr	r3, [r3, #24]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d11f      	bne.n	80037b2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	2b03      	cmp	r3, #3
 8003776:	d856      	bhi.n	8003826 <DMA_CheckFifoParam+0xce>
 8003778:	a201      	add	r2, pc, #4	@ (adr r2, 8003780 <DMA_CheckFifoParam+0x28>)
 800377a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800377e:	bf00      	nop
 8003780:	08003791 	.word	0x08003791
 8003784:	080037a3 	.word	0x080037a3
 8003788:	08003791 	.word	0x08003791
 800378c:	08003827 	.word	0x08003827
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003794:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d046      	beq.n	800382a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800379c:	2301      	movs	r3, #1
 800379e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037a0:	e043      	b.n	800382a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037a6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80037aa:	d140      	bne.n	800382e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037b0:	e03d      	b.n	800382e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	699b      	ldr	r3, [r3, #24]
 80037b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037ba:	d121      	bne.n	8003800 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	2b03      	cmp	r3, #3
 80037c0:	d837      	bhi.n	8003832 <DMA_CheckFifoParam+0xda>
 80037c2:	a201      	add	r2, pc, #4	@ (adr r2, 80037c8 <DMA_CheckFifoParam+0x70>)
 80037c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037c8:	080037d9 	.word	0x080037d9
 80037cc:	080037df 	.word	0x080037df
 80037d0:	080037d9 	.word	0x080037d9
 80037d4:	080037f1 	.word	0x080037f1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	73fb      	strb	r3, [r7, #15]
      break;
 80037dc:	e030      	b.n	8003840 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037e2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d025      	beq.n	8003836 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037ee:	e022      	b.n	8003836 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037f4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80037f8:	d11f      	bne.n	800383a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80037fe:	e01c      	b.n	800383a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	2b02      	cmp	r3, #2
 8003804:	d903      	bls.n	800380e <DMA_CheckFifoParam+0xb6>
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	2b03      	cmp	r3, #3
 800380a:	d003      	beq.n	8003814 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800380c:	e018      	b.n	8003840 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	73fb      	strb	r3, [r7, #15]
      break;
 8003812:	e015      	b.n	8003840 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003818:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800381c:	2b00      	cmp	r3, #0
 800381e:	d00e      	beq.n	800383e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	73fb      	strb	r3, [r7, #15]
      break;
 8003824:	e00b      	b.n	800383e <DMA_CheckFifoParam+0xe6>
      break;
 8003826:	bf00      	nop
 8003828:	e00a      	b.n	8003840 <DMA_CheckFifoParam+0xe8>
      break;
 800382a:	bf00      	nop
 800382c:	e008      	b.n	8003840 <DMA_CheckFifoParam+0xe8>
      break;
 800382e:	bf00      	nop
 8003830:	e006      	b.n	8003840 <DMA_CheckFifoParam+0xe8>
      break;
 8003832:	bf00      	nop
 8003834:	e004      	b.n	8003840 <DMA_CheckFifoParam+0xe8>
      break;
 8003836:	bf00      	nop
 8003838:	e002      	b.n	8003840 <DMA_CheckFifoParam+0xe8>
      break;   
 800383a:	bf00      	nop
 800383c:	e000      	b.n	8003840 <DMA_CheckFifoParam+0xe8>
      break;
 800383e:	bf00      	nop
    }
  } 
  
  return status; 
 8003840:	7bfb      	ldrb	r3, [r7, #15]
}
 8003842:	4618      	mov	r0, r3
 8003844:	3714      	adds	r7, #20
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr
 800384e:	bf00      	nop

08003850 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003850:	b480      	push	{r7}
 8003852:	b089      	sub	sp, #36	@ 0x24
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
 8003858:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800385a:	2300      	movs	r3, #0
 800385c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800385e:	2300      	movs	r3, #0
 8003860:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003862:	2300      	movs	r3, #0
 8003864:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003866:	2300      	movs	r3, #0
 8003868:	61fb      	str	r3, [r7, #28]
 800386a:	e159      	b.n	8003b20 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800386c:	2201      	movs	r2, #1
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	fa02 f303 	lsl.w	r3, r2, r3
 8003874:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	697a      	ldr	r2, [r7, #20]
 800387c:	4013      	ands	r3, r2
 800387e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003880:	693a      	ldr	r2, [r7, #16]
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	429a      	cmp	r2, r3
 8003886:	f040 8148 	bne.w	8003b1a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	f003 0303 	and.w	r3, r3, #3
 8003892:	2b01      	cmp	r3, #1
 8003894:	d005      	beq.n	80038a2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d130      	bne.n	8003904 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	005b      	lsls	r3, r3, #1
 80038ac:	2203      	movs	r2, #3
 80038ae:	fa02 f303 	lsl.w	r3, r2, r3
 80038b2:	43db      	mvns	r3, r3
 80038b4:	69ba      	ldr	r2, [r7, #24]
 80038b6:	4013      	ands	r3, r2
 80038b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	68da      	ldr	r2, [r3, #12]
 80038be:	69fb      	ldr	r3, [r7, #28]
 80038c0:	005b      	lsls	r3, r3, #1
 80038c2:	fa02 f303 	lsl.w	r3, r2, r3
 80038c6:	69ba      	ldr	r2, [r7, #24]
 80038c8:	4313      	orrs	r3, r2
 80038ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	69ba      	ldr	r2, [r7, #24]
 80038d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038d8:	2201      	movs	r2, #1
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	fa02 f303 	lsl.w	r3, r2, r3
 80038e0:	43db      	mvns	r3, r3
 80038e2:	69ba      	ldr	r2, [r7, #24]
 80038e4:	4013      	ands	r3, r2
 80038e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	091b      	lsrs	r3, r3, #4
 80038ee:	f003 0201 	and.w	r2, r3, #1
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	fa02 f303 	lsl.w	r3, r2, r3
 80038f8:	69ba      	ldr	r2, [r7, #24]
 80038fa:	4313      	orrs	r3, r2
 80038fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	69ba      	ldr	r2, [r7, #24]
 8003902:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	f003 0303 	and.w	r3, r3, #3
 800390c:	2b03      	cmp	r3, #3
 800390e:	d017      	beq.n	8003940 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003916:	69fb      	ldr	r3, [r7, #28]
 8003918:	005b      	lsls	r3, r3, #1
 800391a:	2203      	movs	r2, #3
 800391c:	fa02 f303 	lsl.w	r3, r2, r3
 8003920:	43db      	mvns	r3, r3
 8003922:	69ba      	ldr	r2, [r7, #24]
 8003924:	4013      	ands	r3, r2
 8003926:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	689a      	ldr	r2, [r3, #8]
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	005b      	lsls	r3, r3, #1
 8003930:	fa02 f303 	lsl.w	r3, r2, r3
 8003934:	69ba      	ldr	r2, [r7, #24]
 8003936:	4313      	orrs	r3, r2
 8003938:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	69ba      	ldr	r2, [r7, #24]
 800393e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	f003 0303 	and.w	r3, r3, #3
 8003948:	2b02      	cmp	r3, #2
 800394a:	d123      	bne.n	8003994 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800394c:	69fb      	ldr	r3, [r7, #28]
 800394e:	08da      	lsrs	r2, r3, #3
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	3208      	adds	r2, #8
 8003954:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003958:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	f003 0307 	and.w	r3, r3, #7
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	220f      	movs	r2, #15
 8003964:	fa02 f303 	lsl.w	r3, r2, r3
 8003968:	43db      	mvns	r3, r3
 800396a:	69ba      	ldr	r2, [r7, #24]
 800396c:	4013      	ands	r3, r2
 800396e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	691a      	ldr	r2, [r3, #16]
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	f003 0307 	and.w	r3, r3, #7
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	fa02 f303 	lsl.w	r3, r2, r3
 8003980:	69ba      	ldr	r2, [r7, #24]
 8003982:	4313      	orrs	r3, r2
 8003984:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	08da      	lsrs	r2, r3, #3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	3208      	adds	r2, #8
 800398e:	69b9      	ldr	r1, [r7, #24]
 8003990:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	005b      	lsls	r3, r3, #1
 800399e:	2203      	movs	r2, #3
 80039a0:	fa02 f303 	lsl.w	r3, r2, r3
 80039a4:	43db      	mvns	r3, r3
 80039a6:	69ba      	ldr	r2, [r7, #24]
 80039a8:	4013      	ands	r3, r2
 80039aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	f003 0203 	and.w	r2, r3, #3
 80039b4:	69fb      	ldr	r3, [r7, #28]
 80039b6:	005b      	lsls	r3, r3, #1
 80039b8:	fa02 f303 	lsl.w	r3, r2, r3
 80039bc:	69ba      	ldr	r2, [r7, #24]
 80039be:	4313      	orrs	r3, r2
 80039c0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	69ba      	ldr	r2, [r7, #24]
 80039c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	f000 80a2 	beq.w	8003b1a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039d6:	2300      	movs	r3, #0
 80039d8:	60fb      	str	r3, [r7, #12]
 80039da:	4b57      	ldr	r3, [pc, #348]	@ (8003b38 <HAL_GPIO_Init+0x2e8>)
 80039dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039de:	4a56      	ldr	r2, [pc, #344]	@ (8003b38 <HAL_GPIO_Init+0x2e8>)
 80039e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80039e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80039e6:	4b54      	ldr	r3, [pc, #336]	@ (8003b38 <HAL_GPIO_Init+0x2e8>)
 80039e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039ee:	60fb      	str	r3, [r7, #12]
 80039f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80039f2:	4a52      	ldr	r2, [pc, #328]	@ (8003b3c <HAL_GPIO_Init+0x2ec>)
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	089b      	lsrs	r3, r3, #2
 80039f8:	3302      	adds	r3, #2
 80039fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	f003 0303 	and.w	r3, r3, #3
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	220f      	movs	r2, #15
 8003a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0e:	43db      	mvns	r3, r3
 8003a10:	69ba      	ldr	r2, [r7, #24]
 8003a12:	4013      	ands	r3, r2
 8003a14:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	4a49      	ldr	r2, [pc, #292]	@ (8003b40 <HAL_GPIO_Init+0x2f0>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d019      	beq.n	8003a52 <HAL_GPIO_Init+0x202>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	4a48      	ldr	r2, [pc, #288]	@ (8003b44 <HAL_GPIO_Init+0x2f4>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d013      	beq.n	8003a4e <HAL_GPIO_Init+0x1fe>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	4a47      	ldr	r2, [pc, #284]	@ (8003b48 <HAL_GPIO_Init+0x2f8>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d00d      	beq.n	8003a4a <HAL_GPIO_Init+0x1fa>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	4a46      	ldr	r2, [pc, #280]	@ (8003b4c <HAL_GPIO_Init+0x2fc>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d007      	beq.n	8003a46 <HAL_GPIO_Init+0x1f6>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	4a45      	ldr	r2, [pc, #276]	@ (8003b50 <HAL_GPIO_Init+0x300>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d101      	bne.n	8003a42 <HAL_GPIO_Init+0x1f2>
 8003a3e:	2304      	movs	r3, #4
 8003a40:	e008      	b.n	8003a54 <HAL_GPIO_Init+0x204>
 8003a42:	2307      	movs	r3, #7
 8003a44:	e006      	b.n	8003a54 <HAL_GPIO_Init+0x204>
 8003a46:	2303      	movs	r3, #3
 8003a48:	e004      	b.n	8003a54 <HAL_GPIO_Init+0x204>
 8003a4a:	2302      	movs	r3, #2
 8003a4c:	e002      	b.n	8003a54 <HAL_GPIO_Init+0x204>
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e000      	b.n	8003a54 <HAL_GPIO_Init+0x204>
 8003a52:	2300      	movs	r3, #0
 8003a54:	69fa      	ldr	r2, [r7, #28]
 8003a56:	f002 0203 	and.w	r2, r2, #3
 8003a5a:	0092      	lsls	r2, r2, #2
 8003a5c:	4093      	lsls	r3, r2
 8003a5e:	69ba      	ldr	r2, [r7, #24]
 8003a60:	4313      	orrs	r3, r2
 8003a62:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a64:	4935      	ldr	r1, [pc, #212]	@ (8003b3c <HAL_GPIO_Init+0x2ec>)
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	089b      	lsrs	r3, r3, #2
 8003a6a:	3302      	adds	r3, #2
 8003a6c:	69ba      	ldr	r2, [r7, #24]
 8003a6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a72:	4b38      	ldr	r3, [pc, #224]	@ (8003b54 <HAL_GPIO_Init+0x304>)
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	43db      	mvns	r3, r3
 8003a7c:	69ba      	ldr	r2, [r7, #24]
 8003a7e:	4013      	ands	r3, r2
 8003a80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d003      	beq.n	8003a96 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003a8e:	69ba      	ldr	r2, [r7, #24]
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	4313      	orrs	r3, r2
 8003a94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a96:	4a2f      	ldr	r2, [pc, #188]	@ (8003b54 <HAL_GPIO_Init+0x304>)
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a9c:	4b2d      	ldr	r3, [pc, #180]	@ (8003b54 <HAL_GPIO_Init+0x304>)
 8003a9e:	68db      	ldr	r3, [r3, #12]
 8003aa0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	43db      	mvns	r3, r3
 8003aa6:	69ba      	ldr	r2, [r7, #24]
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d003      	beq.n	8003ac0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003ab8:	69ba      	ldr	r2, [r7, #24]
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	4313      	orrs	r3, r2
 8003abe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ac0:	4a24      	ldr	r2, [pc, #144]	@ (8003b54 <HAL_GPIO_Init+0x304>)
 8003ac2:	69bb      	ldr	r3, [r7, #24]
 8003ac4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003ac6:	4b23      	ldr	r3, [pc, #140]	@ (8003b54 <HAL_GPIO_Init+0x304>)
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	43db      	mvns	r3, r3
 8003ad0:	69ba      	ldr	r2, [r7, #24]
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d003      	beq.n	8003aea <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003ae2:	69ba      	ldr	r2, [r7, #24]
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003aea:	4a1a      	ldr	r2, [pc, #104]	@ (8003b54 <HAL_GPIO_Init+0x304>)
 8003aec:	69bb      	ldr	r3, [r7, #24]
 8003aee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003af0:	4b18      	ldr	r3, [pc, #96]	@ (8003b54 <HAL_GPIO_Init+0x304>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	43db      	mvns	r3, r3
 8003afa:	69ba      	ldr	r2, [r7, #24]
 8003afc:	4013      	ands	r3, r2
 8003afe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d003      	beq.n	8003b14 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003b0c:	69ba      	ldr	r2, [r7, #24]
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	4313      	orrs	r3, r2
 8003b12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b14:	4a0f      	ldr	r2, [pc, #60]	@ (8003b54 <HAL_GPIO_Init+0x304>)
 8003b16:	69bb      	ldr	r3, [r7, #24]
 8003b18:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	3301      	adds	r3, #1
 8003b1e:	61fb      	str	r3, [r7, #28]
 8003b20:	69fb      	ldr	r3, [r7, #28]
 8003b22:	2b0f      	cmp	r3, #15
 8003b24:	f67f aea2 	bls.w	800386c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003b28:	bf00      	nop
 8003b2a:	bf00      	nop
 8003b2c:	3724      	adds	r7, #36	@ 0x24
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b34:	4770      	bx	lr
 8003b36:	bf00      	nop
 8003b38:	40023800 	.word	0x40023800
 8003b3c:	40013800 	.word	0x40013800
 8003b40:	40020000 	.word	0x40020000
 8003b44:	40020400 	.word	0x40020400
 8003b48:	40020800 	.word	0x40020800
 8003b4c:	40020c00 	.word	0x40020c00
 8003b50:	40021000 	.word	0x40021000
 8003b54:	40013c00 	.word	0x40013c00

08003b58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b083      	sub	sp, #12
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
 8003b60:	460b      	mov	r3, r1
 8003b62:	807b      	strh	r3, [r7, #2]
 8003b64:	4613      	mov	r3, r2
 8003b66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b68:	787b      	ldrb	r3, [r7, #1]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d003      	beq.n	8003b76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b6e:	887a      	ldrh	r2, [r7, #2]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003b74:	e003      	b.n	8003b7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003b76:	887b      	ldrh	r3, [r7, #2]
 8003b78:	041a      	lsls	r2, r3, #16
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	619a      	str	r2, [r3, #24]
}
 8003b7e:	bf00      	nop
 8003b80:	370c      	adds	r7, #12
 8003b82:	46bd      	mov	sp, r7
 8003b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b88:	4770      	bx	lr
	...

08003b8c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b084      	sub	sp, #16
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d101      	bne.n	8003b9e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e12b      	b.n	8003df6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d106      	bne.n	8003bb8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003bb2:	6878      	ldr	r0, [r7, #4]
 8003bb4:	f7fe f9a4 	bl	8001f00 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2224      	movs	r2, #36	@ 0x24
 8003bbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f022 0201 	bic.w	r2, r2, #1
 8003bce:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	681a      	ldr	r2, [r3, #0]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003bde:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003bee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003bf0:	f001 f8ea 	bl	8004dc8 <HAL_RCC_GetPCLK1Freq>
 8003bf4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	4a81      	ldr	r2, [pc, #516]	@ (8003e00 <HAL_I2C_Init+0x274>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d807      	bhi.n	8003c10 <HAL_I2C_Init+0x84>
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	4a80      	ldr	r2, [pc, #512]	@ (8003e04 <HAL_I2C_Init+0x278>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	bf94      	ite	ls
 8003c08:	2301      	movls	r3, #1
 8003c0a:	2300      	movhi	r3, #0
 8003c0c:	b2db      	uxtb	r3, r3
 8003c0e:	e006      	b.n	8003c1e <HAL_I2C_Init+0x92>
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	4a7d      	ldr	r2, [pc, #500]	@ (8003e08 <HAL_I2C_Init+0x27c>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	bf94      	ite	ls
 8003c18:	2301      	movls	r3, #1
 8003c1a:	2300      	movhi	r3, #0
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d001      	beq.n	8003c26 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	e0e7      	b.n	8003df6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	4a78      	ldr	r2, [pc, #480]	@ (8003e0c <HAL_I2C_Init+0x280>)
 8003c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c2e:	0c9b      	lsrs	r3, r3, #18
 8003c30:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	68ba      	ldr	r2, [r7, #8]
 8003c42:	430a      	orrs	r2, r1
 8003c44:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	6a1b      	ldr	r3, [r3, #32]
 8003c4c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	4a6a      	ldr	r2, [pc, #424]	@ (8003e00 <HAL_I2C_Init+0x274>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d802      	bhi.n	8003c60 <HAL_I2C_Init+0xd4>
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	3301      	adds	r3, #1
 8003c5e:	e009      	b.n	8003c74 <HAL_I2C_Init+0xe8>
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003c66:	fb02 f303 	mul.w	r3, r2, r3
 8003c6a:	4a69      	ldr	r2, [pc, #420]	@ (8003e10 <HAL_I2C_Init+0x284>)
 8003c6c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c70:	099b      	lsrs	r3, r3, #6
 8003c72:	3301      	adds	r3, #1
 8003c74:	687a      	ldr	r2, [r7, #4]
 8003c76:	6812      	ldr	r2, [r2, #0]
 8003c78:	430b      	orrs	r3, r1
 8003c7a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	69db      	ldr	r3, [r3, #28]
 8003c82:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003c86:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	495c      	ldr	r1, [pc, #368]	@ (8003e00 <HAL_I2C_Init+0x274>)
 8003c90:	428b      	cmp	r3, r1
 8003c92:	d819      	bhi.n	8003cc8 <HAL_I2C_Init+0x13c>
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	1e59      	subs	r1, r3, #1
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	005b      	lsls	r3, r3, #1
 8003c9e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ca2:	1c59      	adds	r1, r3, #1
 8003ca4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003ca8:	400b      	ands	r3, r1
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d00a      	beq.n	8003cc4 <HAL_I2C_Init+0x138>
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	1e59      	subs	r1, r3, #1
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	005b      	lsls	r3, r3, #1
 8003cb8:	fbb1 f3f3 	udiv	r3, r1, r3
 8003cbc:	3301      	adds	r3, #1
 8003cbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cc2:	e051      	b.n	8003d68 <HAL_I2C_Init+0x1dc>
 8003cc4:	2304      	movs	r3, #4
 8003cc6:	e04f      	b.n	8003d68 <HAL_I2C_Init+0x1dc>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d111      	bne.n	8003cf4 <HAL_I2C_Init+0x168>
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	1e58      	subs	r0, r3, #1
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6859      	ldr	r1, [r3, #4]
 8003cd8:	460b      	mov	r3, r1
 8003cda:	005b      	lsls	r3, r3, #1
 8003cdc:	440b      	add	r3, r1
 8003cde:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ce2:	3301      	adds	r3, #1
 8003ce4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	bf0c      	ite	eq
 8003cec:	2301      	moveq	r3, #1
 8003cee:	2300      	movne	r3, #0
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	e012      	b.n	8003d1a <HAL_I2C_Init+0x18e>
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	1e58      	subs	r0, r3, #1
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6859      	ldr	r1, [r3, #4]
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	009b      	lsls	r3, r3, #2
 8003d00:	440b      	add	r3, r1
 8003d02:	0099      	lsls	r1, r3, #2
 8003d04:	440b      	add	r3, r1
 8003d06:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d0a:	3301      	adds	r3, #1
 8003d0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	bf0c      	ite	eq
 8003d14:	2301      	moveq	r3, #1
 8003d16:	2300      	movne	r3, #0
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d001      	beq.n	8003d22 <HAL_I2C_Init+0x196>
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e022      	b.n	8003d68 <HAL_I2C_Init+0x1dc>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	689b      	ldr	r3, [r3, #8]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d10e      	bne.n	8003d48 <HAL_I2C_Init+0x1bc>
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	1e58      	subs	r0, r3, #1
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6859      	ldr	r1, [r3, #4]
 8003d32:	460b      	mov	r3, r1
 8003d34:	005b      	lsls	r3, r3, #1
 8003d36:	440b      	add	r3, r1
 8003d38:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d3c:	3301      	adds	r3, #1
 8003d3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d46:	e00f      	b.n	8003d68 <HAL_I2C_Init+0x1dc>
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	1e58      	subs	r0, r3, #1
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6859      	ldr	r1, [r3, #4]
 8003d50:	460b      	mov	r3, r1
 8003d52:	009b      	lsls	r3, r3, #2
 8003d54:	440b      	add	r3, r1
 8003d56:	0099      	lsls	r1, r3, #2
 8003d58:	440b      	add	r3, r1
 8003d5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d5e:	3301      	adds	r3, #1
 8003d60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d64:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003d68:	6879      	ldr	r1, [r7, #4]
 8003d6a:	6809      	ldr	r1, [r1, #0]
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	69da      	ldr	r2, [r3, #28]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6a1b      	ldr	r3, [r3, #32]
 8003d82:	431a      	orrs	r2, r3
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	430a      	orrs	r2, r1
 8003d8a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003d96:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003d9a:	687a      	ldr	r2, [r7, #4]
 8003d9c:	6911      	ldr	r1, [r2, #16]
 8003d9e:	687a      	ldr	r2, [r7, #4]
 8003da0:	68d2      	ldr	r2, [r2, #12]
 8003da2:	4311      	orrs	r1, r2
 8003da4:	687a      	ldr	r2, [r7, #4]
 8003da6:	6812      	ldr	r2, [r2, #0]
 8003da8:	430b      	orrs	r3, r1
 8003daa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	695a      	ldr	r2, [r3, #20]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	699b      	ldr	r3, [r3, #24]
 8003dbe:	431a      	orrs	r2, r3
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	430a      	orrs	r2, r1
 8003dc6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f042 0201 	orr.w	r2, r2, #1
 8003dd6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2220      	movs	r2, #32
 8003de2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2200      	movs	r2, #0
 8003dea:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003df4:	2300      	movs	r3, #0
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3710      	adds	r7, #16
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	000186a0 	.word	0x000186a0
 8003e04:	001e847f 	.word	0x001e847f
 8003e08:	003d08ff 	.word	0x003d08ff
 8003e0c:	431bde83 	.word	0x431bde83
 8003e10:	10624dd3 	.word	0x10624dd3

08003e14 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b088      	sub	sp, #32
 8003e18:	af02      	add	r7, sp, #8
 8003e1a:	60f8      	str	r0, [r7, #12]
 8003e1c:	4608      	mov	r0, r1
 8003e1e:	4611      	mov	r1, r2
 8003e20:	461a      	mov	r2, r3
 8003e22:	4603      	mov	r3, r0
 8003e24:	817b      	strh	r3, [r7, #10]
 8003e26:	460b      	mov	r3, r1
 8003e28:	813b      	strh	r3, [r7, #8]
 8003e2a:	4613      	mov	r3, r2
 8003e2c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003e2e:	f7fe fb2b 	bl	8002488 <HAL_GetTick>
 8003e32:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	2b20      	cmp	r3, #32
 8003e3e:	f040 80d9 	bne.w	8003ff4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	9300      	str	r3, [sp, #0]
 8003e46:	2319      	movs	r3, #25
 8003e48:	2201      	movs	r2, #1
 8003e4a:	496d      	ldr	r1, [pc, #436]	@ (8004000 <HAL_I2C_Mem_Write+0x1ec>)
 8003e4c:	68f8      	ldr	r0, [r7, #12]
 8003e4e:	f000 f971 	bl	8004134 <I2C_WaitOnFlagUntilTimeout>
 8003e52:	4603      	mov	r3, r0
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d001      	beq.n	8003e5c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003e58:	2302      	movs	r3, #2
 8003e5a:	e0cc      	b.n	8003ff6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d101      	bne.n	8003e6a <HAL_I2C_Mem_Write+0x56>
 8003e66:	2302      	movs	r3, #2
 8003e68:	e0c5      	b.n	8003ff6 <HAL_I2C_Mem_Write+0x1e2>
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 0301 	and.w	r3, r3, #1
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d007      	beq.n	8003e90 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f042 0201 	orr.w	r2, r2, #1
 8003e8e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e9e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2221      	movs	r2, #33	@ 0x21
 8003ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2240      	movs	r2, #64	@ 0x40
 8003eac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	6a3a      	ldr	r2, [r7, #32]
 8003eba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003ec0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ec6:	b29a      	uxth	r2, r3
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	4a4d      	ldr	r2, [pc, #308]	@ (8004004 <HAL_I2C_Mem_Write+0x1f0>)
 8003ed0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ed2:	88f8      	ldrh	r0, [r7, #6]
 8003ed4:	893a      	ldrh	r2, [r7, #8]
 8003ed6:	8979      	ldrh	r1, [r7, #10]
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	9301      	str	r3, [sp, #4]
 8003edc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ede:	9300      	str	r3, [sp, #0]
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	68f8      	ldr	r0, [r7, #12]
 8003ee4:	f000 f890 	bl	8004008 <I2C_RequestMemoryWrite>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d052      	beq.n	8003f94 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e081      	b.n	8003ff6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ef2:	697a      	ldr	r2, [r7, #20]
 8003ef4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ef6:	68f8      	ldr	r0, [r7, #12]
 8003ef8:	f000 fa36 	bl	8004368 <I2C_WaitOnTXEFlagUntilTimeout>
 8003efc:	4603      	mov	r3, r0
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d00d      	beq.n	8003f1e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f06:	2b04      	cmp	r3, #4
 8003f08:	d107      	bne.n	8003f1a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f18:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e06b      	b.n	8003ff6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f22:	781a      	ldrb	r2, [r3, #0]
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f2e:	1c5a      	adds	r2, r3, #1
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f38:	3b01      	subs	r3, #1
 8003f3a:	b29a      	uxth	r2, r3
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f44:	b29b      	uxth	r3, r3
 8003f46:	3b01      	subs	r3, #1
 8003f48:	b29a      	uxth	r2, r3
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	695b      	ldr	r3, [r3, #20]
 8003f54:	f003 0304 	and.w	r3, r3, #4
 8003f58:	2b04      	cmp	r3, #4
 8003f5a:	d11b      	bne.n	8003f94 <HAL_I2C_Mem_Write+0x180>
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d017      	beq.n	8003f94 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f68:	781a      	ldrb	r2, [r3, #0]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f74:	1c5a      	adds	r2, r3, #1
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f7e:	3b01      	subs	r3, #1
 8003f80:	b29a      	uxth	r2, r3
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f8a:	b29b      	uxth	r3, r3
 8003f8c:	3b01      	subs	r3, #1
 8003f8e:	b29a      	uxth	r2, r3
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d1aa      	bne.n	8003ef2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f9c:	697a      	ldr	r2, [r7, #20]
 8003f9e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003fa0:	68f8      	ldr	r0, [r7, #12]
 8003fa2:	f000 fa29 	bl	80043f8 <I2C_WaitOnBTFFlagUntilTimeout>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d00d      	beq.n	8003fc8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fb0:	2b04      	cmp	r3, #4
 8003fb2:	d107      	bne.n	8003fc4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fc2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e016      	b.n	8003ff6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fd6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2220      	movs	r2, #32
 8003fdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2200      	movs	r2, #0
 8003fec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	e000      	b.n	8003ff6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003ff4:	2302      	movs	r3, #2
  }
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3718      	adds	r7, #24
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	bf00      	nop
 8004000:	00100002 	.word	0x00100002
 8004004:	ffff0000 	.word	0xffff0000

08004008 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b088      	sub	sp, #32
 800400c:	af02      	add	r7, sp, #8
 800400e:	60f8      	str	r0, [r7, #12]
 8004010:	4608      	mov	r0, r1
 8004012:	4611      	mov	r1, r2
 8004014:	461a      	mov	r2, r3
 8004016:	4603      	mov	r3, r0
 8004018:	817b      	strh	r3, [r7, #10]
 800401a:	460b      	mov	r3, r1
 800401c:	813b      	strh	r3, [r7, #8]
 800401e:	4613      	mov	r3, r2
 8004020:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004030:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004034:	9300      	str	r3, [sp, #0]
 8004036:	6a3b      	ldr	r3, [r7, #32]
 8004038:	2200      	movs	r2, #0
 800403a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800403e:	68f8      	ldr	r0, [r7, #12]
 8004040:	f000 f878 	bl	8004134 <I2C_WaitOnFlagUntilTimeout>
 8004044:	4603      	mov	r3, r0
 8004046:	2b00      	cmp	r3, #0
 8004048:	d00d      	beq.n	8004066 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004054:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004058:	d103      	bne.n	8004062 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004060:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004062:	2303      	movs	r3, #3
 8004064:	e05f      	b.n	8004126 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004066:	897b      	ldrh	r3, [r7, #10]
 8004068:	b2db      	uxtb	r3, r3
 800406a:	461a      	mov	r2, r3
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004074:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004078:	6a3a      	ldr	r2, [r7, #32]
 800407a:	492d      	ldr	r1, [pc, #180]	@ (8004130 <I2C_RequestMemoryWrite+0x128>)
 800407c:	68f8      	ldr	r0, [r7, #12]
 800407e:	f000 f8d3 	bl	8004228 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004082:	4603      	mov	r3, r0
 8004084:	2b00      	cmp	r3, #0
 8004086:	d001      	beq.n	800408c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	e04c      	b.n	8004126 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800408c:	2300      	movs	r3, #0
 800408e:	617b      	str	r3, [r7, #20]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	695b      	ldr	r3, [r3, #20]
 8004096:	617b      	str	r3, [r7, #20]
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	699b      	ldr	r3, [r3, #24]
 800409e:	617b      	str	r3, [r7, #20]
 80040a0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040a4:	6a39      	ldr	r1, [r7, #32]
 80040a6:	68f8      	ldr	r0, [r7, #12]
 80040a8:	f000 f95e 	bl	8004368 <I2C_WaitOnTXEFlagUntilTimeout>
 80040ac:	4603      	mov	r3, r0
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d00d      	beq.n	80040ce <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b6:	2b04      	cmp	r3, #4
 80040b8:	d107      	bne.n	80040ca <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040c8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	e02b      	b.n	8004126 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80040ce:	88fb      	ldrh	r3, [r7, #6]
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d105      	bne.n	80040e0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80040d4:	893b      	ldrh	r3, [r7, #8]
 80040d6:	b2da      	uxtb	r2, r3
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	611a      	str	r2, [r3, #16]
 80040de:	e021      	b.n	8004124 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80040e0:	893b      	ldrh	r3, [r7, #8]
 80040e2:	0a1b      	lsrs	r3, r3, #8
 80040e4:	b29b      	uxth	r3, r3
 80040e6:	b2da      	uxtb	r2, r3
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040f0:	6a39      	ldr	r1, [r7, #32]
 80040f2:	68f8      	ldr	r0, [r7, #12]
 80040f4:	f000 f938 	bl	8004368 <I2C_WaitOnTXEFlagUntilTimeout>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d00d      	beq.n	800411a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004102:	2b04      	cmp	r3, #4
 8004104:	d107      	bne.n	8004116 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004114:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e005      	b.n	8004126 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800411a:	893b      	ldrh	r3, [r7, #8]
 800411c:	b2da      	uxtb	r2, r3
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004124:	2300      	movs	r3, #0
}
 8004126:	4618      	mov	r0, r3
 8004128:	3718      	adds	r7, #24
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
 800412e:	bf00      	nop
 8004130:	00010002 	.word	0x00010002

08004134 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b084      	sub	sp, #16
 8004138:	af00      	add	r7, sp, #0
 800413a:	60f8      	str	r0, [r7, #12]
 800413c:	60b9      	str	r1, [r7, #8]
 800413e:	603b      	str	r3, [r7, #0]
 8004140:	4613      	mov	r3, r2
 8004142:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004144:	e048      	b.n	80041d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800414c:	d044      	beq.n	80041d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800414e:	f7fe f99b 	bl	8002488 <HAL_GetTick>
 8004152:	4602      	mov	r2, r0
 8004154:	69bb      	ldr	r3, [r7, #24]
 8004156:	1ad3      	subs	r3, r2, r3
 8004158:	683a      	ldr	r2, [r7, #0]
 800415a:	429a      	cmp	r2, r3
 800415c:	d302      	bcc.n	8004164 <I2C_WaitOnFlagUntilTimeout+0x30>
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d139      	bne.n	80041d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	0c1b      	lsrs	r3, r3, #16
 8004168:	b2db      	uxtb	r3, r3
 800416a:	2b01      	cmp	r3, #1
 800416c:	d10d      	bne.n	800418a <I2C_WaitOnFlagUntilTimeout+0x56>
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	695b      	ldr	r3, [r3, #20]
 8004174:	43da      	mvns	r2, r3
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	4013      	ands	r3, r2
 800417a:	b29b      	uxth	r3, r3
 800417c:	2b00      	cmp	r3, #0
 800417e:	bf0c      	ite	eq
 8004180:	2301      	moveq	r3, #1
 8004182:	2300      	movne	r3, #0
 8004184:	b2db      	uxtb	r3, r3
 8004186:	461a      	mov	r2, r3
 8004188:	e00c      	b.n	80041a4 <I2C_WaitOnFlagUntilTimeout+0x70>
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	699b      	ldr	r3, [r3, #24]
 8004190:	43da      	mvns	r2, r3
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	4013      	ands	r3, r2
 8004196:	b29b      	uxth	r3, r3
 8004198:	2b00      	cmp	r3, #0
 800419a:	bf0c      	ite	eq
 800419c:	2301      	moveq	r3, #1
 800419e:	2300      	movne	r3, #0
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	461a      	mov	r2, r3
 80041a4:	79fb      	ldrb	r3, [r7, #7]
 80041a6:	429a      	cmp	r2, r3
 80041a8:	d116      	bne.n	80041d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2200      	movs	r2, #0
 80041ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2220      	movs	r2, #32
 80041b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2200      	movs	r2, #0
 80041bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c4:	f043 0220 	orr.w	r2, r3, #32
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2200      	movs	r2, #0
 80041d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	e023      	b.n	8004220 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	0c1b      	lsrs	r3, r3, #16
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d10d      	bne.n	80041fe <I2C_WaitOnFlagUntilTimeout+0xca>
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	695b      	ldr	r3, [r3, #20]
 80041e8:	43da      	mvns	r2, r3
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	4013      	ands	r3, r2
 80041ee:	b29b      	uxth	r3, r3
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	bf0c      	ite	eq
 80041f4:	2301      	moveq	r3, #1
 80041f6:	2300      	movne	r3, #0
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	461a      	mov	r2, r3
 80041fc:	e00c      	b.n	8004218 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	699b      	ldr	r3, [r3, #24]
 8004204:	43da      	mvns	r2, r3
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	4013      	ands	r3, r2
 800420a:	b29b      	uxth	r3, r3
 800420c:	2b00      	cmp	r3, #0
 800420e:	bf0c      	ite	eq
 8004210:	2301      	moveq	r3, #1
 8004212:	2300      	movne	r3, #0
 8004214:	b2db      	uxtb	r3, r3
 8004216:	461a      	mov	r2, r3
 8004218:	79fb      	ldrb	r3, [r7, #7]
 800421a:	429a      	cmp	r2, r3
 800421c:	d093      	beq.n	8004146 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800421e:	2300      	movs	r3, #0
}
 8004220:	4618      	mov	r0, r3
 8004222:	3710      	adds	r7, #16
 8004224:	46bd      	mov	sp, r7
 8004226:	bd80      	pop	{r7, pc}

08004228 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b084      	sub	sp, #16
 800422c:	af00      	add	r7, sp, #0
 800422e:	60f8      	str	r0, [r7, #12]
 8004230:	60b9      	str	r1, [r7, #8]
 8004232:	607a      	str	r2, [r7, #4]
 8004234:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004236:	e071      	b.n	800431c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	695b      	ldr	r3, [r3, #20]
 800423e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004242:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004246:	d123      	bne.n	8004290 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004256:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004260:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2200      	movs	r2, #0
 8004266:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2220      	movs	r2, #32
 800426c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2200      	movs	r2, #0
 8004274:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800427c:	f043 0204 	orr.w	r2, r3, #4
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2200      	movs	r2, #0
 8004288:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	e067      	b.n	8004360 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004296:	d041      	beq.n	800431c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004298:	f7fe f8f6 	bl	8002488 <HAL_GetTick>
 800429c:	4602      	mov	r2, r0
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	1ad3      	subs	r3, r2, r3
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d302      	bcc.n	80042ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d136      	bne.n	800431c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	0c1b      	lsrs	r3, r3, #16
 80042b2:	b2db      	uxtb	r3, r3
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d10c      	bne.n	80042d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	695b      	ldr	r3, [r3, #20]
 80042be:	43da      	mvns	r2, r3
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	4013      	ands	r3, r2
 80042c4:	b29b      	uxth	r3, r3
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	bf14      	ite	ne
 80042ca:	2301      	movne	r3, #1
 80042cc:	2300      	moveq	r3, #0
 80042ce:	b2db      	uxtb	r3, r3
 80042d0:	e00b      	b.n	80042ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	699b      	ldr	r3, [r3, #24]
 80042d8:	43da      	mvns	r2, r3
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	4013      	ands	r3, r2
 80042de:	b29b      	uxth	r3, r3
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	bf14      	ite	ne
 80042e4:	2301      	movne	r3, #1
 80042e6:	2300      	moveq	r3, #0
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d016      	beq.n	800431c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2200      	movs	r2, #0
 80042f2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2220      	movs	r2, #32
 80042f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2200      	movs	r2, #0
 8004300:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004308:	f043 0220 	orr.w	r2, r3, #32
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2200      	movs	r2, #0
 8004314:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e021      	b.n	8004360 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	0c1b      	lsrs	r3, r3, #16
 8004320:	b2db      	uxtb	r3, r3
 8004322:	2b01      	cmp	r3, #1
 8004324:	d10c      	bne.n	8004340 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	695b      	ldr	r3, [r3, #20]
 800432c:	43da      	mvns	r2, r3
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	4013      	ands	r3, r2
 8004332:	b29b      	uxth	r3, r3
 8004334:	2b00      	cmp	r3, #0
 8004336:	bf14      	ite	ne
 8004338:	2301      	movne	r3, #1
 800433a:	2300      	moveq	r3, #0
 800433c:	b2db      	uxtb	r3, r3
 800433e:	e00b      	b.n	8004358 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	699b      	ldr	r3, [r3, #24]
 8004346:	43da      	mvns	r2, r3
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	4013      	ands	r3, r2
 800434c:	b29b      	uxth	r3, r3
 800434e:	2b00      	cmp	r3, #0
 8004350:	bf14      	ite	ne
 8004352:	2301      	movne	r3, #1
 8004354:	2300      	moveq	r3, #0
 8004356:	b2db      	uxtb	r3, r3
 8004358:	2b00      	cmp	r3, #0
 800435a:	f47f af6d 	bne.w	8004238 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800435e:	2300      	movs	r3, #0
}
 8004360:	4618      	mov	r0, r3
 8004362:	3710      	adds	r7, #16
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}

08004368 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b084      	sub	sp, #16
 800436c:	af00      	add	r7, sp, #0
 800436e:	60f8      	str	r0, [r7, #12]
 8004370:	60b9      	str	r1, [r7, #8]
 8004372:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004374:	e034      	b.n	80043e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004376:	68f8      	ldr	r0, [r7, #12]
 8004378:	f000 f886 	bl	8004488 <I2C_IsAcknowledgeFailed>
 800437c:	4603      	mov	r3, r0
 800437e:	2b00      	cmp	r3, #0
 8004380:	d001      	beq.n	8004386 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e034      	b.n	80043f0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	f1b3 3fff 	cmp.w	r3, #4294967295
 800438c:	d028      	beq.n	80043e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800438e:	f7fe f87b 	bl	8002488 <HAL_GetTick>
 8004392:	4602      	mov	r2, r0
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	1ad3      	subs	r3, r2, r3
 8004398:	68ba      	ldr	r2, [r7, #8]
 800439a:	429a      	cmp	r2, r3
 800439c:	d302      	bcc.n	80043a4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d11d      	bne.n	80043e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	695b      	ldr	r3, [r3, #20]
 80043aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043ae:	2b80      	cmp	r3, #128	@ 0x80
 80043b0:	d016      	beq.n	80043e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2200      	movs	r2, #0
 80043b6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2220      	movs	r2, #32
 80043bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	2200      	movs	r2, #0
 80043c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043cc:	f043 0220 	orr.w	r2, r3, #32
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2200      	movs	r2, #0
 80043d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	e007      	b.n	80043f0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	695b      	ldr	r3, [r3, #20]
 80043e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043ea:	2b80      	cmp	r3, #128	@ 0x80
 80043ec:	d1c3      	bne.n	8004376 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80043ee:	2300      	movs	r3, #0
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	3710      	adds	r7, #16
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}

080043f8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b084      	sub	sp, #16
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	60f8      	str	r0, [r7, #12]
 8004400:	60b9      	str	r1, [r7, #8]
 8004402:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004404:	e034      	b.n	8004470 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004406:	68f8      	ldr	r0, [r7, #12]
 8004408:	f000 f83e 	bl	8004488 <I2C_IsAcknowledgeFailed>
 800440c:	4603      	mov	r3, r0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d001      	beq.n	8004416 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	e034      	b.n	8004480 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800441c:	d028      	beq.n	8004470 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800441e:	f7fe f833 	bl	8002488 <HAL_GetTick>
 8004422:	4602      	mov	r2, r0
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	1ad3      	subs	r3, r2, r3
 8004428:	68ba      	ldr	r2, [r7, #8]
 800442a:	429a      	cmp	r2, r3
 800442c:	d302      	bcc.n	8004434 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d11d      	bne.n	8004470 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	695b      	ldr	r3, [r3, #20]
 800443a:	f003 0304 	and.w	r3, r3, #4
 800443e:	2b04      	cmp	r3, #4
 8004440:	d016      	beq.n	8004470 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2200      	movs	r2, #0
 8004446:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	2220      	movs	r2, #32
 800444c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2200      	movs	r2, #0
 8004454:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800445c:	f043 0220 	orr.w	r2, r3, #32
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2200      	movs	r2, #0
 8004468:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	e007      	b.n	8004480 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	695b      	ldr	r3, [r3, #20]
 8004476:	f003 0304 	and.w	r3, r3, #4
 800447a:	2b04      	cmp	r3, #4
 800447c:	d1c3      	bne.n	8004406 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800447e:	2300      	movs	r3, #0
}
 8004480:	4618      	mov	r0, r3
 8004482:	3710      	adds	r7, #16
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}

08004488 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004488:	b480      	push	{r7}
 800448a:	b083      	sub	sp, #12
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	695b      	ldr	r3, [r3, #20]
 8004496:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800449a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800449e:	d11b      	bne.n	80044d8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80044a8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2200      	movs	r2, #0
 80044ae:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2220      	movs	r2, #32
 80044b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044c4:	f043 0204 	orr.w	r2, r3, #4
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2200      	movs	r2, #0
 80044d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	e000      	b.n	80044da <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80044d8:	2300      	movs	r3, #0
}
 80044da:	4618      	mov	r0, r3
 80044dc:	370c      	adds	r7, #12
 80044de:	46bd      	mov	sp, r7
 80044e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e4:	4770      	bx	lr
	...

080044e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b086      	sub	sp, #24
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d101      	bne.n	80044fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e267      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f003 0301 	and.w	r3, r3, #1
 8004502:	2b00      	cmp	r3, #0
 8004504:	d075      	beq.n	80045f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004506:	4b88      	ldr	r3, [pc, #544]	@ (8004728 <HAL_RCC_OscConfig+0x240>)
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	f003 030c 	and.w	r3, r3, #12
 800450e:	2b04      	cmp	r3, #4
 8004510:	d00c      	beq.n	800452c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004512:	4b85      	ldr	r3, [pc, #532]	@ (8004728 <HAL_RCC_OscConfig+0x240>)
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800451a:	2b08      	cmp	r3, #8
 800451c:	d112      	bne.n	8004544 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800451e:	4b82      	ldr	r3, [pc, #520]	@ (8004728 <HAL_RCC_OscConfig+0x240>)
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004526:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800452a:	d10b      	bne.n	8004544 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800452c:	4b7e      	ldr	r3, [pc, #504]	@ (8004728 <HAL_RCC_OscConfig+0x240>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004534:	2b00      	cmp	r3, #0
 8004536:	d05b      	beq.n	80045f0 <HAL_RCC_OscConfig+0x108>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d157      	bne.n	80045f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	e242      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800454c:	d106      	bne.n	800455c <HAL_RCC_OscConfig+0x74>
 800454e:	4b76      	ldr	r3, [pc, #472]	@ (8004728 <HAL_RCC_OscConfig+0x240>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a75      	ldr	r2, [pc, #468]	@ (8004728 <HAL_RCC_OscConfig+0x240>)
 8004554:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004558:	6013      	str	r3, [r2, #0]
 800455a:	e01d      	b.n	8004598 <HAL_RCC_OscConfig+0xb0>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004564:	d10c      	bne.n	8004580 <HAL_RCC_OscConfig+0x98>
 8004566:	4b70      	ldr	r3, [pc, #448]	@ (8004728 <HAL_RCC_OscConfig+0x240>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a6f      	ldr	r2, [pc, #444]	@ (8004728 <HAL_RCC_OscConfig+0x240>)
 800456c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004570:	6013      	str	r3, [r2, #0]
 8004572:	4b6d      	ldr	r3, [pc, #436]	@ (8004728 <HAL_RCC_OscConfig+0x240>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a6c      	ldr	r2, [pc, #432]	@ (8004728 <HAL_RCC_OscConfig+0x240>)
 8004578:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800457c:	6013      	str	r3, [r2, #0]
 800457e:	e00b      	b.n	8004598 <HAL_RCC_OscConfig+0xb0>
 8004580:	4b69      	ldr	r3, [pc, #420]	@ (8004728 <HAL_RCC_OscConfig+0x240>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a68      	ldr	r2, [pc, #416]	@ (8004728 <HAL_RCC_OscConfig+0x240>)
 8004586:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800458a:	6013      	str	r3, [r2, #0]
 800458c:	4b66      	ldr	r3, [pc, #408]	@ (8004728 <HAL_RCC_OscConfig+0x240>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a65      	ldr	r2, [pc, #404]	@ (8004728 <HAL_RCC_OscConfig+0x240>)
 8004592:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004596:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d013      	beq.n	80045c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045a0:	f7fd ff72 	bl	8002488 <HAL_GetTick>
 80045a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045a6:	e008      	b.n	80045ba <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045a8:	f7fd ff6e 	bl	8002488 <HAL_GetTick>
 80045ac:	4602      	mov	r2, r0
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	2b64      	cmp	r3, #100	@ 0x64
 80045b4:	d901      	bls.n	80045ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80045b6:	2303      	movs	r3, #3
 80045b8:	e207      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045ba:	4b5b      	ldr	r3, [pc, #364]	@ (8004728 <HAL_RCC_OscConfig+0x240>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d0f0      	beq.n	80045a8 <HAL_RCC_OscConfig+0xc0>
 80045c6:	e014      	b.n	80045f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045c8:	f7fd ff5e 	bl	8002488 <HAL_GetTick>
 80045cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045ce:	e008      	b.n	80045e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045d0:	f7fd ff5a 	bl	8002488 <HAL_GetTick>
 80045d4:	4602      	mov	r2, r0
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	1ad3      	subs	r3, r2, r3
 80045da:	2b64      	cmp	r3, #100	@ 0x64
 80045dc:	d901      	bls.n	80045e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80045de:	2303      	movs	r3, #3
 80045e0:	e1f3      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045e2:	4b51      	ldr	r3, [pc, #324]	@ (8004728 <HAL_RCC_OscConfig+0x240>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d1f0      	bne.n	80045d0 <HAL_RCC_OscConfig+0xe8>
 80045ee:	e000      	b.n	80045f2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f003 0302 	and.w	r3, r3, #2
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d063      	beq.n	80046c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80045fe:	4b4a      	ldr	r3, [pc, #296]	@ (8004728 <HAL_RCC_OscConfig+0x240>)
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	f003 030c 	and.w	r3, r3, #12
 8004606:	2b00      	cmp	r3, #0
 8004608:	d00b      	beq.n	8004622 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800460a:	4b47      	ldr	r3, [pc, #284]	@ (8004728 <HAL_RCC_OscConfig+0x240>)
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004612:	2b08      	cmp	r3, #8
 8004614:	d11c      	bne.n	8004650 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004616:	4b44      	ldr	r3, [pc, #272]	@ (8004728 <HAL_RCC_OscConfig+0x240>)
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800461e:	2b00      	cmp	r3, #0
 8004620:	d116      	bne.n	8004650 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004622:	4b41      	ldr	r3, [pc, #260]	@ (8004728 <HAL_RCC_OscConfig+0x240>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0302 	and.w	r3, r3, #2
 800462a:	2b00      	cmp	r3, #0
 800462c:	d005      	beq.n	800463a <HAL_RCC_OscConfig+0x152>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	68db      	ldr	r3, [r3, #12]
 8004632:	2b01      	cmp	r3, #1
 8004634:	d001      	beq.n	800463a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e1c7      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800463a:	4b3b      	ldr	r3, [pc, #236]	@ (8004728 <HAL_RCC_OscConfig+0x240>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	691b      	ldr	r3, [r3, #16]
 8004646:	00db      	lsls	r3, r3, #3
 8004648:	4937      	ldr	r1, [pc, #220]	@ (8004728 <HAL_RCC_OscConfig+0x240>)
 800464a:	4313      	orrs	r3, r2
 800464c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800464e:	e03a      	b.n	80046c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	68db      	ldr	r3, [r3, #12]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d020      	beq.n	800469a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004658:	4b34      	ldr	r3, [pc, #208]	@ (800472c <HAL_RCC_OscConfig+0x244>)
 800465a:	2201      	movs	r2, #1
 800465c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800465e:	f7fd ff13 	bl	8002488 <HAL_GetTick>
 8004662:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004664:	e008      	b.n	8004678 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004666:	f7fd ff0f 	bl	8002488 <HAL_GetTick>
 800466a:	4602      	mov	r2, r0
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	1ad3      	subs	r3, r2, r3
 8004670:	2b02      	cmp	r3, #2
 8004672:	d901      	bls.n	8004678 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004674:	2303      	movs	r3, #3
 8004676:	e1a8      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004678:	4b2b      	ldr	r3, [pc, #172]	@ (8004728 <HAL_RCC_OscConfig+0x240>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 0302 	and.w	r3, r3, #2
 8004680:	2b00      	cmp	r3, #0
 8004682:	d0f0      	beq.n	8004666 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004684:	4b28      	ldr	r3, [pc, #160]	@ (8004728 <HAL_RCC_OscConfig+0x240>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	691b      	ldr	r3, [r3, #16]
 8004690:	00db      	lsls	r3, r3, #3
 8004692:	4925      	ldr	r1, [pc, #148]	@ (8004728 <HAL_RCC_OscConfig+0x240>)
 8004694:	4313      	orrs	r3, r2
 8004696:	600b      	str	r3, [r1, #0]
 8004698:	e015      	b.n	80046c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800469a:	4b24      	ldr	r3, [pc, #144]	@ (800472c <HAL_RCC_OscConfig+0x244>)
 800469c:	2200      	movs	r2, #0
 800469e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046a0:	f7fd fef2 	bl	8002488 <HAL_GetTick>
 80046a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046a6:	e008      	b.n	80046ba <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046a8:	f7fd feee 	bl	8002488 <HAL_GetTick>
 80046ac:	4602      	mov	r2, r0
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	1ad3      	subs	r3, r2, r3
 80046b2:	2b02      	cmp	r3, #2
 80046b4:	d901      	bls.n	80046ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80046b6:	2303      	movs	r3, #3
 80046b8:	e187      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046ba:	4b1b      	ldr	r3, [pc, #108]	@ (8004728 <HAL_RCC_OscConfig+0x240>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0302 	and.w	r3, r3, #2
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d1f0      	bne.n	80046a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f003 0308 	and.w	r3, r3, #8
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d036      	beq.n	8004740 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	695b      	ldr	r3, [r3, #20]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d016      	beq.n	8004708 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046da:	4b15      	ldr	r3, [pc, #84]	@ (8004730 <HAL_RCC_OscConfig+0x248>)
 80046dc:	2201      	movs	r2, #1
 80046de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046e0:	f7fd fed2 	bl	8002488 <HAL_GetTick>
 80046e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046e6:	e008      	b.n	80046fa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046e8:	f7fd fece 	bl	8002488 <HAL_GetTick>
 80046ec:	4602      	mov	r2, r0
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	1ad3      	subs	r3, r2, r3
 80046f2:	2b02      	cmp	r3, #2
 80046f4:	d901      	bls.n	80046fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80046f6:	2303      	movs	r3, #3
 80046f8:	e167      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046fa:	4b0b      	ldr	r3, [pc, #44]	@ (8004728 <HAL_RCC_OscConfig+0x240>)
 80046fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046fe:	f003 0302 	and.w	r3, r3, #2
 8004702:	2b00      	cmp	r3, #0
 8004704:	d0f0      	beq.n	80046e8 <HAL_RCC_OscConfig+0x200>
 8004706:	e01b      	b.n	8004740 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004708:	4b09      	ldr	r3, [pc, #36]	@ (8004730 <HAL_RCC_OscConfig+0x248>)
 800470a:	2200      	movs	r2, #0
 800470c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800470e:	f7fd febb 	bl	8002488 <HAL_GetTick>
 8004712:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004714:	e00e      	b.n	8004734 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004716:	f7fd feb7 	bl	8002488 <HAL_GetTick>
 800471a:	4602      	mov	r2, r0
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	1ad3      	subs	r3, r2, r3
 8004720:	2b02      	cmp	r3, #2
 8004722:	d907      	bls.n	8004734 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004724:	2303      	movs	r3, #3
 8004726:	e150      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
 8004728:	40023800 	.word	0x40023800
 800472c:	42470000 	.word	0x42470000
 8004730:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004734:	4b88      	ldr	r3, [pc, #544]	@ (8004958 <HAL_RCC_OscConfig+0x470>)
 8004736:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004738:	f003 0302 	and.w	r3, r3, #2
 800473c:	2b00      	cmp	r3, #0
 800473e:	d1ea      	bne.n	8004716 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f003 0304 	and.w	r3, r3, #4
 8004748:	2b00      	cmp	r3, #0
 800474a:	f000 8097 	beq.w	800487c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800474e:	2300      	movs	r3, #0
 8004750:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004752:	4b81      	ldr	r3, [pc, #516]	@ (8004958 <HAL_RCC_OscConfig+0x470>)
 8004754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004756:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800475a:	2b00      	cmp	r3, #0
 800475c:	d10f      	bne.n	800477e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800475e:	2300      	movs	r3, #0
 8004760:	60bb      	str	r3, [r7, #8]
 8004762:	4b7d      	ldr	r3, [pc, #500]	@ (8004958 <HAL_RCC_OscConfig+0x470>)
 8004764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004766:	4a7c      	ldr	r2, [pc, #496]	@ (8004958 <HAL_RCC_OscConfig+0x470>)
 8004768:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800476c:	6413      	str	r3, [r2, #64]	@ 0x40
 800476e:	4b7a      	ldr	r3, [pc, #488]	@ (8004958 <HAL_RCC_OscConfig+0x470>)
 8004770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004772:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004776:	60bb      	str	r3, [r7, #8]
 8004778:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800477a:	2301      	movs	r3, #1
 800477c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800477e:	4b77      	ldr	r3, [pc, #476]	@ (800495c <HAL_RCC_OscConfig+0x474>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004786:	2b00      	cmp	r3, #0
 8004788:	d118      	bne.n	80047bc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800478a:	4b74      	ldr	r3, [pc, #464]	@ (800495c <HAL_RCC_OscConfig+0x474>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a73      	ldr	r2, [pc, #460]	@ (800495c <HAL_RCC_OscConfig+0x474>)
 8004790:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004794:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004796:	f7fd fe77 	bl	8002488 <HAL_GetTick>
 800479a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800479c:	e008      	b.n	80047b0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800479e:	f7fd fe73 	bl	8002488 <HAL_GetTick>
 80047a2:	4602      	mov	r2, r0
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	1ad3      	subs	r3, r2, r3
 80047a8:	2b02      	cmp	r3, #2
 80047aa:	d901      	bls.n	80047b0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80047ac:	2303      	movs	r3, #3
 80047ae:	e10c      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047b0:	4b6a      	ldr	r3, [pc, #424]	@ (800495c <HAL_RCC_OscConfig+0x474>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d0f0      	beq.n	800479e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	2b01      	cmp	r3, #1
 80047c2:	d106      	bne.n	80047d2 <HAL_RCC_OscConfig+0x2ea>
 80047c4:	4b64      	ldr	r3, [pc, #400]	@ (8004958 <HAL_RCC_OscConfig+0x470>)
 80047c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047c8:	4a63      	ldr	r2, [pc, #396]	@ (8004958 <HAL_RCC_OscConfig+0x470>)
 80047ca:	f043 0301 	orr.w	r3, r3, #1
 80047ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80047d0:	e01c      	b.n	800480c <HAL_RCC_OscConfig+0x324>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	2b05      	cmp	r3, #5
 80047d8:	d10c      	bne.n	80047f4 <HAL_RCC_OscConfig+0x30c>
 80047da:	4b5f      	ldr	r3, [pc, #380]	@ (8004958 <HAL_RCC_OscConfig+0x470>)
 80047dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047de:	4a5e      	ldr	r2, [pc, #376]	@ (8004958 <HAL_RCC_OscConfig+0x470>)
 80047e0:	f043 0304 	orr.w	r3, r3, #4
 80047e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80047e6:	4b5c      	ldr	r3, [pc, #368]	@ (8004958 <HAL_RCC_OscConfig+0x470>)
 80047e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047ea:	4a5b      	ldr	r2, [pc, #364]	@ (8004958 <HAL_RCC_OscConfig+0x470>)
 80047ec:	f043 0301 	orr.w	r3, r3, #1
 80047f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80047f2:	e00b      	b.n	800480c <HAL_RCC_OscConfig+0x324>
 80047f4:	4b58      	ldr	r3, [pc, #352]	@ (8004958 <HAL_RCC_OscConfig+0x470>)
 80047f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047f8:	4a57      	ldr	r2, [pc, #348]	@ (8004958 <HAL_RCC_OscConfig+0x470>)
 80047fa:	f023 0301 	bic.w	r3, r3, #1
 80047fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8004800:	4b55      	ldr	r3, [pc, #340]	@ (8004958 <HAL_RCC_OscConfig+0x470>)
 8004802:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004804:	4a54      	ldr	r2, [pc, #336]	@ (8004958 <HAL_RCC_OscConfig+0x470>)
 8004806:	f023 0304 	bic.w	r3, r3, #4
 800480a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d015      	beq.n	8004840 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004814:	f7fd fe38 	bl	8002488 <HAL_GetTick>
 8004818:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800481a:	e00a      	b.n	8004832 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800481c:	f7fd fe34 	bl	8002488 <HAL_GetTick>
 8004820:	4602      	mov	r2, r0
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	1ad3      	subs	r3, r2, r3
 8004826:	f241 3288 	movw	r2, #5000	@ 0x1388
 800482a:	4293      	cmp	r3, r2
 800482c:	d901      	bls.n	8004832 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800482e:	2303      	movs	r3, #3
 8004830:	e0cb      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004832:	4b49      	ldr	r3, [pc, #292]	@ (8004958 <HAL_RCC_OscConfig+0x470>)
 8004834:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004836:	f003 0302 	and.w	r3, r3, #2
 800483a:	2b00      	cmp	r3, #0
 800483c:	d0ee      	beq.n	800481c <HAL_RCC_OscConfig+0x334>
 800483e:	e014      	b.n	800486a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004840:	f7fd fe22 	bl	8002488 <HAL_GetTick>
 8004844:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004846:	e00a      	b.n	800485e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004848:	f7fd fe1e 	bl	8002488 <HAL_GetTick>
 800484c:	4602      	mov	r2, r0
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	1ad3      	subs	r3, r2, r3
 8004852:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004856:	4293      	cmp	r3, r2
 8004858:	d901      	bls.n	800485e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800485a:	2303      	movs	r3, #3
 800485c:	e0b5      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800485e:	4b3e      	ldr	r3, [pc, #248]	@ (8004958 <HAL_RCC_OscConfig+0x470>)
 8004860:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004862:	f003 0302 	and.w	r3, r3, #2
 8004866:	2b00      	cmp	r3, #0
 8004868:	d1ee      	bne.n	8004848 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800486a:	7dfb      	ldrb	r3, [r7, #23]
 800486c:	2b01      	cmp	r3, #1
 800486e:	d105      	bne.n	800487c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004870:	4b39      	ldr	r3, [pc, #228]	@ (8004958 <HAL_RCC_OscConfig+0x470>)
 8004872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004874:	4a38      	ldr	r2, [pc, #224]	@ (8004958 <HAL_RCC_OscConfig+0x470>)
 8004876:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800487a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	699b      	ldr	r3, [r3, #24]
 8004880:	2b00      	cmp	r3, #0
 8004882:	f000 80a1 	beq.w	80049c8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004886:	4b34      	ldr	r3, [pc, #208]	@ (8004958 <HAL_RCC_OscConfig+0x470>)
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	f003 030c 	and.w	r3, r3, #12
 800488e:	2b08      	cmp	r3, #8
 8004890:	d05c      	beq.n	800494c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	699b      	ldr	r3, [r3, #24]
 8004896:	2b02      	cmp	r3, #2
 8004898:	d141      	bne.n	800491e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800489a:	4b31      	ldr	r3, [pc, #196]	@ (8004960 <HAL_RCC_OscConfig+0x478>)
 800489c:	2200      	movs	r2, #0
 800489e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048a0:	f7fd fdf2 	bl	8002488 <HAL_GetTick>
 80048a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048a6:	e008      	b.n	80048ba <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048a8:	f7fd fdee 	bl	8002488 <HAL_GetTick>
 80048ac:	4602      	mov	r2, r0
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	1ad3      	subs	r3, r2, r3
 80048b2:	2b02      	cmp	r3, #2
 80048b4:	d901      	bls.n	80048ba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80048b6:	2303      	movs	r3, #3
 80048b8:	e087      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048ba:	4b27      	ldr	r3, [pc, #156]	@ (8004958 <HAL_RCC_OscConfig+0x470>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d1f0      	bne.n	80048a8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	69da      	ldr	r2, [r3, #28]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6a1b      	ldr	r3, [r3, #32]
 80048ce:	431a      	orrs	r2, r3
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048d4:	019b      	lsls	r3, r3, #6
 80048d6:	431a      	orrs	r2, r3
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048dc:	085b      	lsrs	r3, r3, #1
 80048de:	3b01      	subs	r3, #1
 80048e0:	041b      	lsls	r3, r3, #16
 80048e2:	431a      	orrs	r2, r3
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048e8:	061b      	lsls	r3, r3, #24
 80048ea:	491b      	ldr	r1, [pc, #108]	@ (8004958 <HAL_RCC_OscConfig+0x470>)
 80048ec:	4313      	orrs	r3, r2
 80048ee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048f0:	4b1b      	ldr	r3, [pc, #108]	@ (8004960 <HAL_RCC_OscConfig+0x478>)
 80048f2:	2201      	movs	r2, #1
 80048f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048f6:	f7fd fdc7 	bl	8002488 <HAL_GetTick>
 80048fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048fc:	e008      	b.n	8004910 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048fe:	f7fd fdc3 	bl	8002488 <HAL_GetTick>
 8004902:	4602      	mov	r2, r0
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	1ad3      	subs	r3, r2, r3
 8004908:	2b02      	cmp	r3, #2
 800490a:	d901      	bls.n	8004910 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800490c:	2303      	movs	r3, #3
 800490e:	e05c      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004910:	4b11      	ldr	r3, [pc, #68]	@ (8004958 <HAL_RCC_OscConfig+0x470>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004918:	2b00      	cmp	r3, #0
 800491a:	d0f0      	beq.n	80048fe <HAL_RCC_OscConfig+0x416>
 800491c:	e054      	b.n	80049c8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800491e:	4b10      	ldr	r3, [pc, #64]	@ (8004960 <HAL_RCC_OscConfig+0x478>)
 8004920:	2200      	movs	r2, #0
 8004922:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004924:	f7fd fdb0 	bl	8002488 <HAL_GetTick>
 8004928:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800492a:	e008      	b.n	800493e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800492c:	f7fd fdac 	bl	8002488 <HAL_GetTick>
 8004930:	4602      	mov	r2, r0
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	1ad3      	subs	r3, r2, r3
 8004936:	2b02      	cmp	r3, #2
 8004938:	d901      	bls.n	800493e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800493a:	2303      	movs	r3, #3
 800493c:	e045      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800493e:	4b06      	ldr	r3, [pc, #24]	@ (8004958 <HAL_RCC_OscConfig+0x470>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004946:	2b00      	cmp	r3, #0
 8004948:	d1f0      	bne.n	800492c <HAL_RCC_OscConfig+0x444>
 800494a:	e03d      	b.n	80049c8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	699b      	ldr	r3, [r3, #24]
 8004950:	2b01      	cmp	r3, #1
 8004952:	d107      	bne.n	8004964 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004954:	2301      	movs	r3, #1
 8004956:	e038      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
 8004958:	40023800 	.word	0x40023800
 800495c:	40007000 	.word	0x40007000
 8004960:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004964:	4b1b      	ldr	r3, [pc, #108]	@ (80049d4 <HAL_RCC_OscConfig+0x4ec>)
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	699b      	ldr	r3, [r3, #24]
 800496e:	2b01      	cmp	r3, #1
 8004970:	d028      	beq.n	80049c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800497c:	429a      	cmp	r2, r3
 800497e:	d121      	bne.n	80049c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800498a:	429a      	cmp	r2, r3
 800498c:	d11a      	bne.n	80049c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800498e:	68fa      	ldr	r2, [r7, #12]
 8004990:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004994:	4013      	ands	r3, r2
 8004996:	687a      	ldr	r2, [r7, #4]
 8004998:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800499a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800499c:	4293      	cmp	r3, r2
 800499e:	d111      	bne.n	80049c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049aa:	085b      	lsrs	r3, r3, #1
 80049ac:	3b01      	subs	r3, #1
 80049ae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80049b0:	429a      	cmp	r2, r3
 80049b2:	d107      	bne.n	80049c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049be:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049c0:	429a      	cmp	r2, r3
 80049c2:	d001      	beq.n	80049c8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80049c4:	2301      	movs	r3, #1
 80049c6:	e000      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80049c8:	2300      	movs	r3, #0
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	3718      	adds	r7, #24
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd80      	pop	{r7, pc}
 80049d2:	bf00      	nop
 80049d4:	40023800 	.word	0x40023800

080049d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b084      	sub	sp, #16
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
 80049e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d101      	bne.n	80049ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	e0cc      	b.n	8004b86 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80049ec:	4b68      	ldr	r3, [pc, #416]	@ (8004b90 <HAL_RCC_ClockConfig+0x1b8>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f003 0307 	and.w	r3, r3, #7
 80049f4:	683a      	ldr	r2, [r7, #0]
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d90c      	bls.n	8004a14 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049fa:	4b65      	ldr	r3, [pc, #404]	@ (8004b90 <HAL_RCC_ClockConfig+0x1b8>)
 80049fc:	683a      	ldr	r2, [r7, #0]
 80049fe:	b2d2      	uxtb	r2, r2
 8004a00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a02:	4b63      	ldr	r3, [pc, #396]	@ (8004b90 <HAL_RCC_ClockConfig+0x1b8>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f003 0307 	and.w	r3, r3, #7
 8004a0a:	683a      	ldr	r2, [r7, #0]
 8004a0c:	429a      	cmp	r2, r3
 8004a0e:	d001      	beq.n	8004a14 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	e0b8      	b.n	8004b86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f003 0302 	and.w	r3, r3, #2
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d020      	beq.n	8004a62 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f003 0304 	and.w	r3, r3, #4
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d005      	beq.n	8004a38 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a2c:	4b59      	ldr	r3, [pc, #356]	@ (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	4a58      	ldr	r2, [pc, #352]	@ (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004a32:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004a36:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f003 0308 	and.w	r3, r3, #8
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d005      	beq.n	8004a50 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a44:	4b53      	ldr	r3, [pc, #332]	@ (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	4a52      	ldr	r2, [pc, #328]	@ (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004a4a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004a4e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a50:	4b50      	ldr	r3, [pc, #320]	@ (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	689b      	ldr	r3, [r3, #8]
 8004a5c:	494d      	ldr	r1, [pc, #308]	@ (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f003 0301 	and.w	r3, r3, #1
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d044      	beq.n	8004af8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d107      	bne.n	8004a86 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a76:	4b47      	ldr	r3, [pc, #284]	@ (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d119      	bne.n	8004ab6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	e07f      	b.n	8004b86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	2b02      	cmp	r3, #2
 8004a8c:	d003      	beq.n	8004a96 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a92:	2b03      	cmp	r3, #3
 8004a94:	d107      	bne.n	8004aa6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a96:	4b3f      	ldr	r3, [pc, #252]	@ (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d109      	bne.n	8004ab6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e06f      	b.n	8004b86 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004aa6:	4b3b      	ldr	r3, [pc, #236]	@ (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 0302 	and.w	r3, r3, #2
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d101      	bne.n	8004ab6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e067      	b.n	8004b86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ab6:	4b37      	ldr	r3, [pc, #220]	@ (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	f023 0203 	bic.w	r2, r3, #3
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	4934      	ldr	r1, [pc, #208]	@ (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ac8:	f7fd fcde 	bl	8002488 <HAL_GetTick>
 8004acc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ace:	e00a      	b.n	8004ae6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ad0:	f7fd fcda 	bl	8002488 <HAL_GetTick>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d901      	bls.n	8004ae6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ae2:	2303      	movs	r3, #3
 8004ae4:	e04f      	b.n	8004b86 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ae6:	4b2b      	ldr	r3, [pc, #172]	@ (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	f003 020c 	and.w	r2, r3, #12
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	009b      	lsls	r3, r3, #2
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d1eb      	bne.n	8004ad0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004af8:	4b25      	ldr	r3, [pc, #148]	@ (8004b90 <HAL_RCC_ClockConfig+0x1b8>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f003 0307 	and.w	r3, r3, #7
 8004b00:	683a      	ldr	r2, [r7, #0]
 8004b02:	429a      	cmp	r2, r3
 8004b04:	d20c      	bcs.n	8004b20 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b06:	4b22      	ldr	r3, [pc, #136]	@ (8004b90 <HAL_RCC_ClockConfig+0x1b8>)
 8004b08:	683a      	ldr	r2, [r7, #0]
 8004b0a:	b2d2      	uxtb	r2, r2
 8004b0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b0e:	4b20      	ldr	r3, [pc, #128]	@ (8004b90 <HAL_RCC_ClockConfig+0x1b8>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 0307 	and.w	r3, r3, #7
 8004b16:	683a      	ldr	r2, [r7, #0]
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d001      	beq.n	8004b20 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e032      	b.n	8004b86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f003 0304 	and.w	r3, r3, #4
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d008      	beq.n	8004b3e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b2c:	4b19      	ldr	r3, [pc, #100]	@ (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	68db      	ldr	r3, [r3, #12]
 8004b38:	4916      	ldr	r1, [pc, #88]	@ (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f003 0308 	and.w	r3, r3, #8
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d009      	beq.n	8004b5e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b4a:	4b12      	ldr	r3, [pc, #72]	@ (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	691b      	ldr	r3, [r3, #16]
 8004b56:	00db      	lsls	r3, r3, #3
 8004b58:	490e      	ldr	r1, [pc, #56]	@ (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b5e:	f000 f821 	bl	8004ba4 <HAL_RCC_GetSysClockFreq>
 8004b62:	4602      	mov	r2, r0
 8004b64:	4b0b      	ldr	r3, [pc, #44]	@ (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004b66:	689b      	ldr	r3, [r3, #8]
 8004b68:	091b      	lsrs	r3, r3, #4
 8004b6a:	f003 030f 	and.w	r3, r3, #15
 8004b6e:	490a      	ldr	r1, [pc, #40]	@ (8004b98 <HAL_RCC_ClockConfig+0x1c0>)
 8004b70:	5ccb      	ldrb	r3, [r1, r3]
 8004b72:	fa22 f303 	lsr.w	r3, r2, r3
 8004b76:	4a09      	ldr	r2, [pc, #36]	@ (8004b9c <HAL_RCC_ClockConfig+0x1c4>)
 8004b78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004b7a:	4b09      	ldr	r3, [pc, #36]	@ (8004ba0 <HAL_RCC_ClockConfig+0x1c8>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f7fd fc3e 	bl	8002400 <HAL_InitTick>

  return HAL_OK;
 8004b84:	2300      	movs	r3, #0
}
 8004b86:	4618      	mov	r0, r3
 8004b88:	3710      	adds	r7, #16
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}
 8004b8e:	bf00      	nop
 8004b90:	40023c00 	.word	0x40023c00
 8004b94:	40023800 	.word	0x40023800
 8004b98:	0800ad38 	.word	0x0800ad38
 8004b9c:	20000004 	.word	0x20000004
 8004ba0:	20000008 	.word	0x20000008

08004ba4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ba4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ba8:	b094      	sub	sp, #80	@ 0x50
 8004baa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004bac:	2300      	movs	r3, #0
 8004bae:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004bbc:	4b79      	ldr	r3, [pc, #484]	@ (8004da4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	f003 030c 	and.w	r3, r3, #12
 8004bc4:	2b08      	cmp	r3, #8
 8004bc6:	d00d      	beq.n	8004be4 <HAL_RCC_GetSysClockFreq+0x40>
 8004bc8:	2b08      	cmp	r3, #8
 8004bca:	f200 80e1 	bhi.w	8004d90 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d002      	beq.n	8004bd8 <HAL_RCC_GetSysClockFreq+0x34>
 8004bd2:	2b04      	cmp	r3, #4
 8004bd4:	d003      	beq.n	8004bde <HAL_RCC_GetSysClockFreq+0x3a>
 8004bd6:	e0db      	b.n	8004d90 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004bd8:	4b73      	ldr	r3, [pc, #460]	@ (8004da8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004bda:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004bdc:	e0db      	b.n	8004d96 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004bde:	4b73      	ldr	r3, [pc, #460]	@ (8004dac <HAL_RCC_GetSysClockFreq+0x208>)
 8004be0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004be2:	e0d8      	b.n	8004d96 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004be4:	4b6f      	ldr	r3, [pc, #444]	@ (8004da4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004bec:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004bee:	4b6d      	ldr	r3, [pc, #436]	@ (8004da4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d063      	beq.n	8004cc2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bfa:	4b6a      	ldr	r3, [pc, #424]	@ (8004da4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	099b      	lsrs	r3, r3, #6
 8004c00:	2200      	movs	r2, #0
 8004c02:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004c04:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004c06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c0c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c0e:	2300      	movs	r3, #0
 8004c10:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c12:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004c16:	4622      	mov	r2, r4
 8004c18:	462b      	mov	r3, r5
 8004c1a:	f04f 0000 	mov.w	r0, #0
 8004c1e:	f04f 0100 	mov.w	r1, #0
 8004c22:	0159      	lsls	r1, r3, #5
 8004c24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c28:	0150      	lsls	r0, r2, #5
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	460b      	mov	r3, r1
 8004c2e:	4621      	mov	r1, r4
 8004c30:	1a51      	subs	r1, r2, r1
 8004c32:	6139      	str	r1, [r7, #16]
 8004c34:	4629      	mov	r1, r5
 8004c36:	eb63 0301 	sbc.w	r3, r3, r1
 8004c3a:	617b      	str	r3, [r7, #20]
 8004c3c:	f04f 0200 	mov.w	r2, #0
 8004c40:	f04f 0300 	mov.w	r3, #0
 8004c44:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c48:	4659      	mov	r1, fp
 8004c4a:	018b      	lsls	r3, r1, #6
 8004c4c:	4651      	mov	r1, sl
 8004c4e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c52:	4651      	mov	r1, sl
 8004c54:	018a      	lsls	r2, r1, #6
 8004c56:	4651      	mov	r1, sl
 8004c58:	ebb2 0801 	subs.w	r8, r2, r1
 8004c5c:	4659      	mov	r1, fp
 8004c5e:	eb63 0901 	sbc.w	r9, r3, r1
 8004c62:	f04f 0200 	mov.w	r2, #0
 8004c66:	f04f 0300 	mov.w	r3, #0
 8004c6a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c6e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c72:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c76:	4690      	mov	r8, r2
 8004c78:	4699      	mov	r9, r3
 8004c7a:	4623      	mov	r3, r4
 8004c7c:	eb18 0303 	adds.w	r3, r8, r3
 8004c80:	60bb      	str	r3, [r7, #8]
 8004c82:	462b      	mov	r3, r5
 8004c84:	eb49 0303 	adc.w	r3, r9, r3
 8004c88:	60fb      	str	r3, [r7, #12]
 8004c8a:	f04f 0200 	mov.w	r2, #0
 8004c8e:	f04f 0300 	mov.w	r3, #0
 8004c92:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004c96:	4629      	mov	r1, r5
 8004c98:	024b      	lsls	r3, r1, #9
 8004c9a:	4621      	mov	r1, r4
 8004c9c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004ca0:	4621      	mov	r1, r4
 8004ca2:	024a      	lsls	r2, r1, #9
 8004ca4:	4610      	mov	r0, r2
 8004ca6:	4619      	mov	r1, r3
 8004ca8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004caa:	2200      	movs	r2, #0
 8004cac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004cae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004cb0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004cb4:	f7fb ff80 	bl	8000bb8 <__aeabi_uldivmod>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	460b      	mov	r3, r1
 8004cbc:	4613      	mov	r3, r2
 8004cbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004cc0:	e058      	b.n	8004d74 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cc2:	4b38      	ldr	r3, [pc, #224]	@ (8004da4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	099b      	lsrs	r3, r3, #6
 8004cc8:	2200      	movs	r2, #0
 8004cca:	4618      	mov	r0, r3
 8004ccc:	4611      	mov	r1, r2
 8004cce:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004cd2:	623b      	str	r3, [r7, #32]
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cd8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004cdc:	4642      	mov	r2, r8
 8004cde:	464b      	mov	r3, r9
 8004ce0:	f04f 0000 	mov.w	r0, #0
 8004ce4:	f04f 0100 	mov.w	r1, #0
 8004ce8:	0159      	lsls	r1, r3, #5
 8004cea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004cee:	0150      	lsls	r0, r2, #5
 8004cf0:	4602      	mov	r2, r0
 8004cf2:	460b      	mov	r3, r1
 8004cf4:	4641      	mov	r1, r8
 8004cf6:	ebb2 0a01 	subs.w	sl, r2, r1
 8004cfa:	4649      	mov	r1, r9
 8004cfc:	eb63 0b01 	sbc.w	fp, r3, r1
 8004d00:	f04f 0200 	mov.w	r2, #0
 8004d04:	f04f 0300 	mov.w	r3, #0
 8004d08:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004d0c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004d10:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004d14:	ebb2 040a 	subs.w	r4, r2, sl
 8004d18:	eb63 050b 	sbc.w	r5, r3, fp
 8004d1c:	f04f 0200 	mov.w	r2, #0
 8004d20:	f04f 0300 	mov.w	r3, #0
 8004d24:	00eb      	lsls	r3, r5, #3
 8004d26:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004d2a:	00e2      	lsls	r2, r4, #3
 8004d2c:	4614      	mov	r4, r2
 8004d2e:	461d      	mov	r5, r3
 8004d30:	4643      	mov	r3, r8
 8004d32:	18e3      	adds	r3, r4, r3
 8004d34:	603b      	str	r3, [r7, #0]
 8004d36:	464b      	mov	r3, r9
 8004d38:	eb45 0303 	adc.w	r3, r5, r3
 8004d3c:	607b      	str	r3, [r7, #4]
 8004d3e:	f04f 0200 	mov.w	r2, #0
 8004d42:	f04f 0300 	mov.w	r3, #0
 8004d46:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004d4a:	4629      	mov	r1, r5
 8004d4c:	028b      	lsls	r3, r1, #10
 8004d4e:	4621      	mov	r1, r4
 8004d50:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004d54:	4621      	mov	r1, r4
 8004d56:	028a      	lsls	r2, r1, #10
 8004d58:	4610      	mov	r0, r2
 8004d5a:	4619      	mov	r1, r3
 8004d5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d5e:	2200      	movs	r2, #0
 8004d60:	61bb      	str	r3, [r7, #24]
 8004d62:	61fa      	str	r2, [r7, #28]
 8004d64:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d68:	f7fb ff26 	bl	8000bb8 <__aeabi_uldivmod>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	460b      	mov	r3, r1
 8004d70:	4613      	mov	r3, r2
 8004d72:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004d74:	4b0b      	ldr	r3, [pc, #44]	@ (8004da4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	0c1b      	lsrs	r3, r3, #16
 8004d7a:	f003 0303 	and.w	r3, r3, #3
 8004d7e:	3301      	adds	r3, #1
 8004d80:	005b      	lsls	r3, r3, #1
 8004d82:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004d84:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004d86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d88:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d8c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d8e:	e002      	b.n	8004d96 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d90:	4b05      	ldr	r3, [pc, #20]	@ (8004da8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004d92:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	3750      	adds	r7, #80	@ 0x50
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004da2:	bf00      	nop
 8004da4:	40023800 	.word	0x40023800
 8004da8:	00f42400 	.word	0x00f42400
 8004dac:	007a1200 	.word	0x007a1200

08004db0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004db0:	b480      	push	{r7}
 8004db2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004db4:	4b03      	ldr	r3, [pc, #12]	@ (8004dc4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004db6:	681b      	ldr	r3, [r3, #0]
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr
 8004dc2:	bf00      	nop
 8004dc4:	20000004 	.word	0x20000004

08004dc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004dcc:	f7ff fff0 	bl	8004db0 <HAL_RCC_GetHCLKFreq>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	4b05      	ldr	r3, [pc, #20]	@ (8004de8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	0a9b      	lsrs	r3, r3, #10
 8004dd8:	f003 0307 	and.w	r3, r3, #7
 8004ddc:	4903      	ldr	r1, [pc, #12]	@ (8004dec <HAL_RCC_GetPCLK1Freq+0x24>)
 8004dde:	5ccb      	ldrb	r3, [r1, r3]
 8004de0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	bd80      	pop	{r7, pc}
 8004de8:	40023800 	.word	0x40023800
 8004dec:	0800ad48 	.word	0x0800ad48

08004df0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004df4:	f7ff ffdc 	bl	8004db0 <HAL_RCC_GetHCLKFreq>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	4b05      	ldr	r3, [pc, #20]	@ (8004e10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	0b5b      	lsrs	r3, r3, #13
 8004e00:	f003 0307 	and.w	r3, r3, #7
 8004e04:	4903      	ldr	r1, [pc, #12]	@ (8004e14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e06:	5ccb      	ldrb	r3, [r1, r3]
 8004e08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	bd80      	pop	{r7, pc}
 8004e10:	40023800 	.word	0x40023800
 8004e14:	0800ad48 	.word	0x0800ad48

08004e18 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b086      	sub	sp, #24
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004e20:	2300      	movs	r3, #0
 8004e22:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004e24:	2300      	movs	r3, #0
 8004e26:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f003 0301 	and.w	r3, r3, #1
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d105      	bne.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d035      	beq.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004e40:	4b67      	ldr	r3, [pc, #412]	@ (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004e42:	2200      	movs	r2, #0
 8004e44:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004e46:	f7fd fb1f 	bl	8002488 <HAL_GetTick>
 8004e4a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e4c:	e008      	b.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e4e:	f7fd fb1b 	bl	8002488 <HAL_GetTick>
 8004e52:	4602      	mov	r2, r0
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	1ad3      	subs	r3, r2, r3
 8004e58:	2b02      	cmp	r3, #2
 8004e5a:	d901      	bls.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e5c:	2303      	movs	r3, #3
 8004e5e:	e0ba      	b.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e60:	4b60      	ldr	r3, [pc, #384]	@ (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d1f0      	bne.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	019a      	lsls	r2, r3, #6
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	071b      	lsls	r3, r3, #28
 8004e78:	495a      	ldr	r1, [pc, #360]	@ (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004e80:	4b57      	ldr	r3, [pc, #348]	@ (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004e82:	2201      	movs	r2, #1
 8004e84:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004e86:	f7fd faff 	bl	8002488 <HAL_GetTick>
 8004e8a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e8c:	e008      	b.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e8e:	f7fd fafb 	bl	8002488 <HAL_GetTick>
 8004e92:	4602      	mov	r2, r0
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	1ad3      	subs	r3, r2, r3
 8004e98:	2b02      	cmp	r3, #2
 8004e9a:	d901      	bls.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e9c:	2303      	movs	r3, #3
 8004e9e:	e09a      	b.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004ea0:	4b50      	ldr	r3, [pc, #320]	@ (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d0f0      	beq.n	8004e8e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f003 0302 	and.w	r3, r3, #2
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	f000 8083 	beq.w	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004eba:	2300      	movs	r3, #0
 8004ebc:	60fb      	str	r3, [r7, #12]
 8004ebe:	4b49      	ldr	r3, [pc, #292]	@ (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ec2:	4a48      	ldr	r2, [pc, #288]	@ (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004ec4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ec8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004eca:	4b46      	ldr	r3, [pc, #280]	@ (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ece:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ed2:	60fb      	str	r3, [r7, #12]
 8004ed4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004ed6:	4b44      	ldr	r3, [pc, #272]	@ (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a43      	ldr	r2, [pc, #268]	@ (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004edc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ee0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004ee2:	f7fd fad1 	bl	8002488 <HAL_GetTick>
 8004ee6:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004ee8:	e008      	b.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004eea:	f7fd facd 	bl	8002488 <HAL_GetTick>
 8004eee:	4602      	mov	r2, r0
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	1ad3      	subs	r3, r2, r3
 8004ef4:	2b02      	cmp	r3, #2
 8004ef6:	d901      	bls.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004ef8:	2303      	movs	r3, #3
 8004efa:	e06c      	b.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004efc:	4b3a      	ldr	r3, [pc, #232]	@ (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d0f0      	beq.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004f08:	4b36      	ldr	r3, [pc, #216]	@ (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004f0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f0c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f10:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004f12:	693b      	ldr	r3, [r7, #16]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d02f      	beq.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	68db      	ldr	r3, [r3, #12]
 8004f1c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f20:	693a      	ldr	r2, [r7, #16]
 8004f22:	429a      	cmp	r2, r3
 8004f24:	d028      	beq.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f26:	4b2f      	ldr	r3, [pc, #188]	@ (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004f28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f2e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004f30:	4b2e      	ldr	r3, [pc, #184]	@ (8004fec <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004f32:	2201      	movs	r2, #1
 8004f34:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004f36:	4b2d      	ldr	r3, [pc, #180]	@ (8004fec <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004f38:	2200      	movs	r2, #0
 8004f3a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004f3c:	4a29      	ldr	r2, [pc, #164]	@ (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004f42:	4b28      	ldr	r3, [pc, #160]	@ (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004f44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f46:	f003 0301 	and.w	r3, r3, #1
 8004f4a:	2b01      	cmp	r3, #1
 8004f4c:	d114      	bne.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004f4e:	f7fd fa9b 	bl	8002488 <HAL_GetTick>
 8004f52:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f54:	e00a      	b.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f56:	f7fd fa97 	bl	8002488 <HAL_GetTick>
 8004f5a:	4602      	mov	r2, r0
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	1ad3      	subs	r3, r2, r3
 8004f60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d901      	bls.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004f68:	2303      	movs	r3, #3
 8004f6a:	e034      	b.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f6c:	4b1d      	ldr	r3, [pc, #116]	@ (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004f6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f70:	f003 0302 	and.w	r3, r3, #2
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d0ee      	beq.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	68db      	ldr	r3, [r3, #12]
 8004f7c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f80:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f84:	d10d      	bne.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004f86:	4b17      	ldr	r3, [pc, #92]	@ (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004f88:	689b      	ldr	r3, [r3, #8]
 8004f8a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	68db      	ldr	r3, [r3, #12]
 8004f92:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004f96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f9a:	4912      	ldr	r1, [pc, #72]	@ (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	608b      	str	r3, [r1, #8]
 8004fa0:	e005      	b.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004fa2:	4b10      	ldr	r3, [pc, #64]	@ (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	4a0f      	ldr	r2, [pc, #60]	@ (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004fa8:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004fac:	6093      	str	r3, [r2, #8]
 8004fae:	4b0d      	ldr	r3, [pc, #52]	@ (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004fb0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	68db      	ldr	r3, [r3, #12]
 8004fb6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fba:	490a      	ldr	r1, [pc, #40]	@ (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f003 0308 	and.w	r3, r3, #8
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d003      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	7c1a      	ldrb	r2, [r3, #16]
 8004fd0:	4b07      	ldr	r3, [pc, #28]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004fd2:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004fd4:	2300      	movs	r3, #0
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	3718      	adds	r7, #24
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	42470068 	.word	0x42470068
 8004fe4:	40023800 	.word	0x40023800
 8004fe8:	40007000 	.word	0x40007000
 8004fec:	42470e40 	.word	0x42470e40
 8004ff0:	424711e0 	.word	0x424711e0

08004ff4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b084      	sub	sp, #16
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d101      	bne.n	8005006 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8005002:	2301      	movs	r3, #1
 8005004:	e073      	b.n	80050ee <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	7f5b      	ldrb	r3, [r3, #29]
 800500a:	b2db      	uxtb	r3, r3
 800500c:	2b00      	cmp	r3, #0
 800500e:	d105      	bne.n	800501c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2200      	movs	r2, #0
 8005014:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f7fc ffba 	bl	8001f90 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2202      	movs	r2, #2
 8005020:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	68db      	ldr	r3, [r3, #12]
 8005028:	f003 0310 	and.w	r3, r3, #16
 800502c:	2b10      	cmp	r3, #16
 800502e:	d055      	beq.n	80050dc <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	22ca      	movs	r2, #202	@ 0xca
 8005036:	625a      	str	r2, [r3, #36]	@ 0x24
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	2253      	movs	r2, #83	@ 0x53
 800503e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8005040:	6878      	ldr	r0, [r7, #4]
 8005042:	f000 fa49 	bl	80054d8 <RTC_EnterInitMode>
 8005046:	4603      	mov	r3, r0
 8005048:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800504a:	7bfb      	ldrb	r3, [r7, #15]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d12c      	bne.n	80050aa <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	689b      	ldr	r3, [r3, #8]
 8005056:	687a      	ldr	r2, [r7, #4]
 8005058:	6812      	ldr	r2, [r2, #0]
 800505a:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800505e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005062:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	6899      	ldr	r1, [r3, #8]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	685a      	ldr	r2, [r3, #4]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	691b      	ldr	r3, [r3, #16]
 8005072:	431a      	orrs	r2, r3
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	695b      	ldr	r3, [r3, #20]
 8005078:	431a      	orrs	r2, r3
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	430a      	orrs	r2, r1
 8005080:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	687a      	ldr	r2, [r7, #4]
 8005088:	68d2      	ldr	r2, [r2, #12]
 800508a:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	6919      	ldr	r1, [r3, #16]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	689b      	ldr	r3, [r3, #8]
 8005096:	041a      	lsls	r2, r3, #16
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	430a      	orrs	r2, r1
 800509e:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80050a0:	6878      	ldr	r0, [r7, #4]
 80050a2:	f000 fa50 	bl	8005546 <RTC_ExitInitMode>
 80050a6:	4603      	mov	r3, r0
 80050a8:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80050aa:	7bfb      	ldrb	r3, [r7, #15]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d110      	bne.n	80050d2 <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80050be:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	699a      	ldr	r2, [r3, #24]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	430a      	orrs	r2, r1
 80050d0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	22ff      	movs	r2, #255	@ 0xff
 80050d8:	625a      	str	r2, [r3, #36]	@ 0x24
 80050da:	e001      	b.n	80050e0 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80050dc:	2300      	movs	r3, #0
 80050de:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80050e0:	7bfb      	ldrb	r3, [r7, #15]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d102      	bne.n	80050ec <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2201      	movs	r2, #1
 80050ea:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80050ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80050ee:	4618      	mov	r0, r3
 80050f0:	3710      	adds	r7, #16
 80050f2:	46bd      	mov	sp, r7
 80050f4:	bd80      	pop	{r7, pc}

080050f6 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80050f6:	b590      	push	{r4, r7, lr}
 80050f8:	b087      	sub	sp, #28
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	60f8      	str	r0, [r7, #12]
 80050fe:	60b9      	str	r1, [r7, #8]
 8005100:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005102:	2300      	movs	r3, #0
 8005104:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	7f1b      	ldrb	r3, [r3, #28]
 800510a:	2b01      	cmp	r3, #1
 800510c:	d101      	bne.n	8005112 <HAL_RTC_SetTime+0x1c>
 800510e:	2302      	movs	r3, #2
 8005110:	e087      	b.n	8005222 <HAL_RTC_SetTime+0x12c>
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2201      	movs	r2, #1
 8005116:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	2202      	movs	r2, #2
 800511c:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d126      	bne.n	8005172 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800512e:	2b00      	cmp	r3, #0
 8005130:	d102      	bne.n	8005138 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	2200      	movs	r2, #0
 8005136:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	781b      	ldrb	r3, [r3, #0]
 800513c:	4618      	mov	r0, r3
 800513e:	f000 fa27 	bl	8005590 <RTC_ByteToBcd2>
 8005142:	4603      	mov	r3, r0
 8005144:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	785b      	ldrb	r3, [r3, #1]
 800514a:	4618      	mov	r0, r3
 800514c:	f000 fa20 	bl	8005590 <RTC_ByteToBcd2>
 8005150:	4603      	mov	r3, r0
 8005152:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005154:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	789b      	ldrb	r3, [r3, #2]
 800515a:	4618      	mov	r0, r3
 800515c:	f000 fa18 	bl	8005590 <RTC_ByteToBcd2>
 8005160:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005162:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	78db      	ldrb	r3, [r3, #3]
 800516a:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800516c:	4313      	orrs	r3, r2
 800516e:	617b      	str	r3, [r7, #20]
 8005170:	e018      	b.n	80051a4 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800517c:	2b00      	cmp	r3, #0
 800517e:	d102      	bne.n	8005186 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	2200      	movs	r2, #0
 8005184:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	781b      	ldrb	r3, [r3, #0]
 800518a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	785b      	ldrb	r3, [r3, #1]
 8005190:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005192:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8005194:	68ba      	ldr	r2, [r7, #8]
 8005196:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005198:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	78db      	ldrb	r3, [r3, #3]
 800519e:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80051a0:	4313      	orrs	r3, r2
 80051a2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	22ca      	movs	r2, #202	@ 0xca
 80051aa:	625a      	str	r2, [r3, #36]	@ 0x24
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	2253      	movs	r2, #83	@ 0x53
 80051b2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80051b4:	68f8      	ldr	r0, [r7, #12]
 80051b6:	f000 f98f 	bl	80054d8 <RTC_EnterInitMode>
 80051ba:	4603      	mov	r3, r0
 80051bc:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80051be:	7cfb      	ldrb	r3, [r7, #19]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d120      	bne.n	8005206 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681a      	ldr	r2, [r3, #0]
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80051ce:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80051d2:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	689a      	ldr	r2, [r3, #8]
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80051e2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	6899      	ldr	r1, [r3, #8]
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	68da      	ldr	r2, [r3, #12]
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	691b      	ldr	r3, [r3, #16]
 80051f2:	431a      	orrs	r2, r3
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	430a      	orrs	r2, r1
 80051fa:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80051fc:	68f8      	ldr	r0, [r7, #12]
 80051fe:	f000 f9a2 	bl	8005546 <RTC_ExitInitMode>
 8005202:	4603      	mov	r3, r0
 8005204:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005206:	7cfb      	ldrb	r3, [r7, #19]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d102      	bne.n	8005212 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2201      	movs	r2, #1
 8005210:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	22ff      	movs	r2, #255	@ 0xff
 8005218:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	2200      	movs	r2, #0
 800521e:	771a      	strb	r2, [r3, #28]

  return status;
 8005220:	7cfb      	ldrb	r3, [r7, #19]
}
 8005222:	4618      	mov	r0, r3
 8005224:	371c      	adds	r7, #28
 8005226:	46bd      	mov	sp, r7
 8005228:	bd90      	pop	{r4, r7, pc}

0800522a <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800522a:	b580      	push	{r7, lr}
 800522c:	b086      	sub	sp, #24
 800522e:	af00      	add	r7, sp, #0
 8005230:	60f8      	str	r0, [r7, #12]
 8005232:	60b9      	str	r1, [r7, #8]
 8005234:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005236:	2300      	movs	r3, #0
 8005238:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	691b      	ldr	r3, [r3, #16]
 800524a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800525c:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005260:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	0c1b      	lsrs	r3, r3, #16
 8005266:	b2db      	uxtb	r3, r3
 8005268:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800526c:	b2da      	uxtb	r2, r3
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	0a1b      	lsrs	r3, r3, #8
 8005276:	b2db      	uxtb	r3, r3
 8005278:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800527c:	b2da      	uxtb	r2, r3
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8005282:	697b      	ldr	r3, [r7, #20]
 8005284:	b2db      	uxtb	r3, r3
 8005286:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800528a:	b2da      	uxtb	r2, r3
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	0d9b      	lsrs	r3, r3, #22
 8005294:	b2db      	uxtb	r3, r3
 8005296:	f003 0301 	and.w	r3, r3, #1
 800529a:	b2da      	uxtb	r2, r3
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d11a      	bne.n	80052dc <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	781b      	ldrb	r3, [r3, #0]
 80052aa:	4618      	mov	r0, r3
 80052ac:	f000 f98e 	bl	80055cc <RTC_Bcd2ToByte>
 80052b0:	4603      	mov	r3, r0
 80052b2:	461a      	mov	r2, r3
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	785b      	ldrb	r3, [r3, #1]
 80052bc:	4618      	mov	r0, r3
 80052be:	f000 f985 	bl	80055cc <RTC_Bcd2ToByte>
 80052c2:	4603      	mov	r3, r0
 80052c4:	461a      	mov	r2, r3
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	789b      	ldrb	r3, [r3, #2]
 80052ce:	4618      	mov	r0, r3
 80052d0:	f000 f97c 	bl	80055cc <RTC_Bcd2ToByte>
 80052d4:	4603      	mov	r3, r0
 80052d6:	461a      	mov	r2, r3
 80052d8:	68bb      	ldr	r3, [r7, #8]
 80052da:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80052dc:	2300      	movs	r3, #0
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3718      	adds	r7, #24
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}

080052e6 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80052e6:	b590      	push	{r4, r7, lr}
 80052e8:	b087      	sub	sp, #28
 80052ea:	af00      	add	r7, sp, #0
 80052ec:	60f8      	str	r0, [r7, #12]
 80052ee:	60b9      	str	r1, [r7, #8]
 80052f0:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80052f2:	2300      	movs	r3, #0
 80052f4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	7f1b      	ldrb	r3, [r3, #28]
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d101      	bne.n	8005302 <HAL_RTC_SetDate+0x1c>
 80052fe:	2302      	movs	r3, #2
 8005300:	e071      	b.n	80053e6 <HAL_RTC_SetDate+0x100>
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	2201      	movs	r2, #1
 8005306:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2202      	movs	r2, #2
 800530c:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d10e      	bne.n	8005332 <HAL_RTC_SetDate+0x4c>
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	785b      	ldrb	r3, [r3, #1]
 8005318:	f003 0310 	and.w	r3, r3, #16
 800531c:	2b00      	cmp	r3, #0
 800531e:	d008      	beq.n	8005332 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	785b      	ldrb	r3, [r3, #1]
 8005324:	f023 0310 	bic.w	r3, r3, #16
 8005328:	b2db      	uxtb	r3, r3
 800532a:	330a      	adds	r3, #10
 800532c:	b2da      	uxtb	r2, r3
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d11c      	bne.n	8005372 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	78db      	ldrb	r3, [r3, #3]
 800533c:	4618      	mov	r0, r3
 800533e:	f000 f927 	bl	8005590 <RTC_ByteToBcd2>
 8005342:	4603      	mov	r3, r0
 8005344:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	785b      	ldrb	r3, [r3, #1]
 800534a:	4618      	mov	r0, r3
 800534c:	f000 f920 	bl	8005590 <RTC_ByteToBcd2>
 8005350:	4603      	mov	r3, r0
 8005352:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005354:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	789b      	ldrb	r3, [r3, #2]
 800535a:	4618      	mov	r0, r3
 800535c:	f000 f918 	bl	8005590 <RTC_ByteToBcd2>
 8005360:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005362:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	781b      	ldrb	r3, [r3, #0]
 800536a:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800536c:	4313      	orrs	r3, r2
 800536e:	617b      	str	r3, [r7, #20]
 8005370:	e00e      	b.n	8005390 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	78db      	ldrb	r3, [r3, #3]
 8005376:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	785b      	ldrb	r3, [r3, #1]
 800537c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800537e:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8005380:	68ba      	ldr	r2, [r7, #8]
 8005382:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005384:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005386:	68bb      	ldr	r3, [r7, #8]
 8005388:	781b      	ldrb	r3, [r3, #0]
 800538a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800538c:	4313      	orrs	r3, r2
 800538e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	22ca      	movs	r2, #202	@ 0xca
 8005396:	625a      	str	r2, [r3, #36]	@ 0x24
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	2253      	movs	r2, #83	@ 0x53
 800539e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80053a0:	68f8      	ldr	r0, [r7, #12]
 80053a2:	f000 f899 	bl	80054d8 <RTC_EnterInitMode>
 80053a6:	4603      	mov	r3, r0
 80053a8:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80053aa:	7cfb      	ldrb	r3, [r7, #19]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d10c      	bne.n	80053ca <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80053ba:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80053be:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80053c0:	68f8      	ldr	r0, [r7, #12]
 80053c2:	f000 f8c0 	bl	8005546 <RTC_ExitInitMode>
 80053c6:	4603      	mov	r3, r0
 80053c8:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80053ca:	7cfb      	ldrb	r3, [r7, #19]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d102      	bne.n	80053d6 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2201      	movs	r2, #1
 80053d4:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	22ff      	movs	r2, #255	@ 0xff
 80053dc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2200      	movs	r2, #0
 80053e2:	771a      	strb	r2, [r3, #28]

  return status;
 80053e4:	7cfb      	ldrb	r3, [r7, #19]
}
 80053e6:	4618      	mov	r0, r3
 80053e8:	371c      	adds	r7, #28
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd90      	pop	{r4, r7, pc}

080053ee <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80053ee:	b580      	push	{r7, lr}
 80053f0:	b086      	sub	sp, #24
 80053f2:	af00      	add	r7, sp, #0
 80053f4:	60f8      	str	r0, [r7, #12]
 80053f6:	60b9      	str	r1, [r7, #8]
 80053f8:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80053fa:	2300      	movs	r3, #0
 80053fc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005408:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800540c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800540e:	697b      	ldr	r3, [r7, #20]
 8005410:	0c1b      	lsrs	r3, r3, #16
 8005412:	b2da      	uxtb	r2, r3
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	0a1b      	lsrs	r3, r3, #8
 800541c:	b2db      	uxtb	r3, r3
 800541e:	f003 031f 	and.w	r3, r3, #31
 8005422:	b2da      	uxtb	r2, r3
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	b2db      	uxtb	r3, r3
 800542c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005430:	b2da      	uxtb	r2, r3
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	0b5b      	lsrs	r3, r3, #13
 800543a:	b2db      	uxtb	r3, r3
 800543c:	f003 0307 	and.w	r3, r3, #7
 8005440:	b2da      	uxtb	r2, r3
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d11a      	bne.n	8005482 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	78db      	ldrb	r3, [r3, #3]
 8005450:	4618      	mov	r0, r3
 8005452:	f000 f8bb 	bl	80055cc <RTC_Bcd2ToByte>
 8005456:	4603      	mov	r3, r0
 8005458:	461a      	mov	r2, r3
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	785b      	ldrb	r3, [r3, #1]
 8005462:	4618      	mov	r0, r3
 8005464:	f000 f8b2 	bl	80055cc <RTC_Bcd2ToByte>
 8005468:	4603      	mov	r3, r0
 800546a:	461a      	mov	r2, r3
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	789b      	ldrb	r3, [r3, #2]
 8005474:	4618      	mov	r0, r3
 8005476:	f000 f8a9 	bl	80055cc <RTC_Bcd2ToByte>
 800547a:	4603      	mov	r3, r0
 800547c:	461a      	mov	r2, r3
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005482:	2300      	movs	r3, #0
}
 8005484:	4618      	mov	r0, r3
 8005486:	3718      	adds	r7, #24
 8005488:	46bd      	mov	sp, r7
 800548a:	bd80      	pop	{r7, pc}

0800548c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b084      	sub	sp, #16
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005494:	2300      	movs	r3, #0
 8005496:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a0d      	ldr	r2, [pc, #52]	@ (80054d4 <HAL_RTC_WaitForSynchro+0x48>)
 800549e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80054a0:	f7fc fff2 	bl	8002488 <HAL_GetTick>
 80054a4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80054a6:	e009      	b.n	80054bc <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80054a8:	f7fc ffee 	bl	8002488 <HAL_GetTick>
 80054ac:	4602      	mov	r2, r0
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	1ad3      	subs	r3, r2, r3
 80054b2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80054b6:	d901      	bls.n	80054bc <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80054b8:	2303      	movs	r3, #3
 80054ba:	e007      	b.n	80054cc <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	f003 0320 	and.w	r3, r3, #32
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d0ee      	beq.n	80054a8 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80054ca:	2300      	movs	r3, #0
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3710      	adds	r7, #16
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}
 80054d4:	00013f5f 	.word	0x00013f5f

080054d8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b084      	sub	sp, #16
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80054e0:	2300      	movs	r3, #0
 80054e2:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80054e4:	2300      	movs	r3, #0
 80054e6:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	68db      	ldr	r3, [r3, #12]
 80054ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d122      	bne.n	800553c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	68da      	ldr	r2, [r3, #12]
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005504:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005506:	f7fc ffbf 	bl	8002488 <HAL_GetTick>
 800550a:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800550c:	e00c      	b.n	8005528 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800550e:	f7fc ffbb 	bl	8002488 <HAL_GetTick>
 8005512:	4602      	mov	r2, r0
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	1ad3      	subs	r3, r2, r3
 8005518:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800551c:	d904      	bls.n	8005528 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2204      	movs	r2, #4
 8005522:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8005524:	2301      	movs	r3, #1
 8005526:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	68db      	ldr	r3, [r3, #12]
 800552e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005532:	2b00      	cmp	r3, #0
 8005534:	d102      	bne.n	800553c <RTC_EnterInitMode+0x64>
 8005536:	7bfb      	ldrb	r3, [r7, #15]
 8005538:	2b01      	cmp	r3, #1
 800553a:	d1e8      	bne.n	800550e <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800553c:	7bfb      	ldrb	r3, [r7, #15]
}
 800553e:	4618      	mov	r0, r3
 8005540:	3710      	adds	r7, #16
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}

08005546 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005546:	b580      	push	{r7, lr}
 8005548:	b084      	sub	sp, #16
 800554a:	af00      	add	r7, sp, #0
 800554c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800554e:	2300      	movs	r3, #0
 8005550:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	68da      	ldr	r2, [r3, #12]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005560:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	f003 0320 	and.w	r3, r3, #32
 800556c:	2b00      	cmp	r3, #0
 800556e:	d10a      	bne.n	8005586 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005570:	6878      	ldr	r0, [r7, #4]
 8005572:	f7ff ff8b 	bl	800548c <HAL_RTC_WaitForSynchro>
 8005576:	4603      	mov	r3, r0
 8005578:	2b00      	cmp	r3, #0
 800557a:	d004      	beq.n	8005586 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2204      	movs	r2, #4
 8005580:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8005582:	2301      	movs	r3, #1
 8005584:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005586:	7bfb      	ldrb	r3, [r7, #15]
}
 8005588:	4618      	mov	r0, r3
 800558a:	3710      	adds	r7, #16
 800558c:	46bd      	mov	sp, r7
 800558e:	bd80      	pop	{r7, pc}

08005590 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8005590:	b480      	push	{r7}
 8005592:	b085      	sub	sp, #20
 8005594:	af00      	add	r7, sp, #0
 8005596:	4603      	mov	r3, r0
 8005598:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800559a:	2300      	movs	r3, #0
 800559c:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800559e:	e005      	b.n	80055ac <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	3301      	adds	r3, #1
 80055a4:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80055a6:	79fb      	ldrb	r3, [r7, #7]
 80055a8:	3b0a      	subs	r3, #10
 80055aa:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80055ac:	79fb      	ldrb	r3, [r7, #7]
 80055ae:	2b09      	cmp	r3, #9
 80055b0:	d8f6      	bhi.n	80055a0 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	b2db      	uxtb	r3, r3
 80055b6:	011b      	lsls	r3, r3, #4
 80055b8:	b2da      	uxtb	r2, r3
 80055ba:	79fb      	ldrb	r3, [r7, #7]
 80055bc:	4313      	orrs	r3, r2
 80055be:	b2db      	uxtb	r3, r3
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	3714      	adds	r7, #20
 80055c4:	46bd      	mov	sp, r7
 80055c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ca:	4770      	bx	lr

080055cc <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b085      	sub	sp, #20
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	4603      	mov	r3, r0
 80055d4:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 80055d6:	2300      	movs	r3, #0
 80055d8:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80055da:	79fb      	ldrb	r3, [r7, #7]
 80055dc:	091b      	lsrs	r3, r3, #4
 80055de:	b2db      	uxtb	r3, r3
 80055e0:	461a      	mov	r2, r3
 80055e2:	4613      	mov	r3, r2
 80055e4:	009b      	lsls	r3, r3, #2
 80055e6:	4413      	add	r3, r2
 80055e8:	005b      	lsls	r3, r3, #1
 80055ea:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	b2da      	uxtb	r2, r3
 80055f0:	79fb      	ldrb	r3, [r7, #7]
 80055f2:	f003 030f 	and.w	r3, r3, #15
 80055f6:	b2db      	uxtb	r3, r3
 80055f8:	4413      	add	r3, r2
 80055fa:	b2db      	uxtb	r3, r3
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	3714      	adds	r7, #20
 8005600:	46bd      	mov	sp, r7
 8005602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005606:	4770      	bx	lr

08005608 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b082      	sub	sp, #8
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d101      	bne.n	800561a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005616:	2301      	movs	r3, #1
 8005618:	e041      	b.n	800569e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005620:	b2db      	uxtb	r3, r3
 8005622:	2b00      	cmp	r3, #0
 8005624:	d106      	bne.n	8005634 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2200      	movs	r2, #0
 800562a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	f7fc fcda 	bl	8001fe8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2202      	movs	r2, #2
 8005638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681a      	ldr	r2, [r3, #0]
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	3304      	adds	r3, #4
 8005644:	4619      	mov	r1, r3
 8005646:	4610      	mov	r0, r2
 8005648:	f000 fe88 	bl	800635c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2201      	movs	r2, #1
 8005658:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2201      	movs	r2, #1
 8005660:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2201      	movs	r2, #1
 8005668:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2201      	movs	r2, #1
 8005670:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2201      	movs	r2, #1
 8005680:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2201      	movs	r2, #1
 8005688:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2201      	movs	r2, #1
 8005690:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2201      	movs	r2, #1
 8005698:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800569c:	2300      	movs	r3, #0
}
 800569e:	4618      	mov	r0, r3
 80056a0:	3708      	adds	r7, #8
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}

080056a6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80056a6:	b580      	push	{r7, lr}
 80056a8:	b082      	sub	sp, #8
 80056aa:	af00      	add	r7, sp, #0
 80056ac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d101      	bne.n	80056b8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80056b4:	2301      	movs	r3, #1
 80056b6:	e041      	b.n	800573c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056be:	b2db      	uxtb	r3, r3
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d106      	bne.n	80056d2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2200      	movs	r2, #0
 80056c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	f000 f839 	bl	8005744 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2202      	movs	r2, #2
 80056d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681a      	ldr	r2, [r3, #0]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	3304      	adds	r3, #4
 80056e2:	4619      	mov	r1, r3
 80056e4:	4610      	mov	r0, r2
 80056e6:	f000 fe39 	bl	800635c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2201      	movs	r2, #1
 80056ee:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2201      	movs	r2, #1
 80056f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2201      	movs	r2, #1
 80056fe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2201      	movs	r2, #1
 8005706:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2201      	movs	r2, #1
 800570e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2201      	movs	r2, #1
 8005716:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2201      	movs	r2, #1
 800571e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2201      	movs	r2, #1
 8005726:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2201      	movs	r2, #1
 800572e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2201      	movs	r2, #1
 8005736:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800573a:	2300      	movs	r3, #0
}
 800573c:	4618      	mov	r0, r3
 800573e:	3708      	adds	r7, #8
 8005740:	46bd      	mov	sp, r7
 8005742:	bd80      	pop	{r7, pc}

08005744 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005744:	b480      	push	{r7}
 8005746:	b083      	sub	sp, #12
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800574c:	bf00      	nop
 800574e:	370c      	adds	r7, #12
 8005750:	46bd      	mov	sp, r7
 8005752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005756:	4770      	bx	lr

08005758 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b084      	sub	sp, #16
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d109      	bne.n	800577c <HAL_TIM_PWM_Start+0x24>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800576e:	b2db      	uxtb	r3, r3
 8005770:	2b01      	cmp	r3, #1
 8005772:	bf14      	ite	ne
 8005774:	2301      	movne	r3, #1
 8005776:	2300      	moveq	r3, #0
 8005778:	b2db      	uxtb	r3, r3
 800577a:	e022      	b.n	80057c2 <HAL_TIM_PWM_Start+0x6a>
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	2b04      	cmp	r3, #4
 8005780:	d109      	bne.n	8005796 <HAL_TIM_PWM_Start+0x3e>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005788:	b2db      	uxtb	r3, r3
 800578a:	2b01      	cmp	r3, #1
 800578c:	bf14      	ite	ne
 800578e:	2301      	movne	r3, #1
 8005790:	2300      	moveq	r3, #0
 8005792:	b2db      	uxtb	r3, r3
 8005794:	e015      	b.n	80057c2 <HAL_TIM_PWM_Start+0x6a>
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	2b08      	cmp	r3, #8
 800579a:	d109      	bne.n	80057b0 <HAL_TIM_PWM_Start+0x58>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80057a2:	b2db      	uxtb	r3, r3
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	bf14      	ite	ne
 80057a8:	2301      	movne	r3, #1
 80057aa:	2300      	moveq	r3, #0
 80057ac:	b2db      	uxtb	r3, r3
 80057ae:	e008      	b.n	80057c2 <HAL_TIM_PWM_Start+0x6a>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	bf14      	ite	ne
 80057bc:	2301      	movne	r3, #1
 80057be:	2300      	moveq	r3, #0
 80057c0:	b2db      	uxtb	r3, r3
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d001      	beq.n	80057ca <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	e068      	b.n	800589c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d104      	bne.n	80057da <HAL_TIM_PWM_Start+0x82>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2202      	movs	r2, #2
 80057d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80057d8:	e013      	b.n	8005802 <HAL_TIM_PWM_Start+0xaa>
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	2b04      	cmp	r3, #4
 80057de:	d104      	bne.n	80057ea <HAL_TIM_PWM_Start+0x92>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2202      	movs	r2, #2
 80057e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80057e8:	e00b      	b.n	8005802 <HAL_TIM_PWM_Start+0xaa>
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	2b08      	cmp	r3, #8
 80057ee:	d104      	bne.n	80057fa <HAL_TIM_PWM_Start+0xa2>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2202      	movs	r2, #2
 80057f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80057f8:	e003      	b.n	8005802 <HAL_TIM_PWM_Start+0xaa>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2202      	movs	r2, #2
 80057fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	2201      	movs	r2, #1
 8005808:	6839      	ldr	r1, [r7, #0]
 800580a:	4618      	mov	r0, r3
 800580c:	f001 f852 	bl	80068b4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a23      	ldr	r2, [pc, #140]	@ (80058a4 <HAL_TIM_PWM_Start+0x14c>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d107      	bne.n	800582a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005828:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a1d      	ldr	r2, [pc, #116]	@ (80058a4 <HAL_TIM_PWM_Start+0x14c>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d018      	beq.n	8005866 <HAL_TIM_PWM_Start+0x10e>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800583c:	d013      	beq.n	8005866 <HAL_TIM_PWM_Start+0x10e>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4a19      	ldr	r2, [pc, #100]	@ (80058a8 <HAL_TIM_PWM_Start+0x150>)
 8005844:	4293      	cmp	r3, r2
 8005846:	d00e      	beq.n	8005866 <HAL_TIM_PWM_Start+0x10e>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a17      	ldr	r2, [pc, #92]	@ (80058ac <HAL_TIM_PWM_Start+0x154>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d009      	beq.n	8005866 <HAL_TIM_PWM_Start+0x10e>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a16      	ldr	r2, [pc, #88]	@ (80058b0 <HAL_TIM_PWM_Start+0x158>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d004      	beq.n	8005866 <HAL_TIM_PWM_Start+0x10e>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a14      	ldr	r2, [pc, #80]	@ (80058b4 <HAL_TIM_PWM_Start+0x15c>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d111      	bne.n	800588a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	689b      	ldr	r3, [r3, #8]
 800586c:	f003 0307 	and.w	r3, r3, #7
 8005870:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2b06      	cmp	r3, #6
 8005876:	d010      	beq.n	800589a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	681a      	ldr	r2, [r3, #0]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f042 0201 	orr.w	r2, r2, #1
 8005886:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005888:	e007      	b.n	800589a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f042 0201 	orr.w	r2, r2, #1
 8005898:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800589a:	2300      	movs	r3, #0
}
 800589c:	4618      	mov	r0, r3
 800589e:	3710      	adds	r7, #16
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}
 80058a4:	40010000 	.word	0x40010000
 80058a8:	40000400 	.word	0x40000400
 80058ac:	40000800 	.word	0x40000800
 80058b0:	40000c00 	.word	0x40000c00
 80058b4:	40014000 	.word	0x40014000

080058b8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b082      	sub	sp, #8
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
 80058c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	2200      	movs	r2, #0
 80058c8:	6839      	ldr	r1, [r7, #0]
 80058ca:	4618      	mov	r0, r3
 80058cc:	f000 fff2 	bl	80068b4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a29      	ldr	r2, [pc, #164]	@ (800597c <HAL_TIM_PWM_Stop+0xc4>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d117      	bne.n	800590a <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	6a1a      	ldr	r2, [r3, #32]
 80058e0:	f241 1311 	movw	r3, #4369	@ 0x1111
 80058e4:	4013      	ands	r3, r2
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d10f      	bne.n	800590a <HAL_TIM_PWM_Stop+0x52>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	6a1a      	ldr	r2, [r3, #32]
 80058f0:	f240 4344 	movw	r3, #1092	@ 0x444
 80058f4:	4013      	ands	r3, r2
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d107      	bne.n	800590a <HAL_TIM_PWM_Stop+0x52>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005908:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	6a1a      	ldr	r2, [r3, #32]
 8005910:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005914:	4013      	ands	r3, r2
 8005916:	2b00      	cmp	r3, #0
 8005918:	d10f      	bne.n	800593a <HAL_TIM_PWM_Stop+0x82>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	6a1a      	ldr	r2, [r3, #32]
 8005920:	f240 4344 	movw	r3, #1092	@ 0x444
 8005924:	4013      	ands	r3, r2
 8005926:	2b00      	cmp	r3, #0
 8005928:	d107      	bne.n	800593a <HAL_TIM_PWM_Stop+0x82>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f022 0201 	bic.w	r2, r2, #1
 8005938:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d104      	bne.n	800594a <HAL_TIM_PWM_Stop+0x92>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005948:	e013      	b.n	8005972 <HAL_TIM_PWM_Stop+0xba>
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	2b04      	cmp	r3, #4
 800594e:	d104      	bne.n	800595a <HAL_TIM_PWM_Stop+0xa2>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2201      	movs	r2, #1
 8005954:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005958:	e00b      	b.n	8005972 <HAL_TIM_PWM_Stop+0xba>
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	2b08      	cmp	r3, #8
 800595e:	d104      	bne.n	800596a <HAL_TIM_PWM_Stop+0xb2>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2201      	movs	r2, #1
 8005964:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005968:	e003      	b.n	8005972 <HAL_TIM_PWM_Stop+0xba>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2201      	movs	r2, #1
 800596e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8005972:	2300      	movs	r3, #0
}
 8005974:	4618      	mov	r0, r3
 8005976:	3708      	adds	r7, #8
 8005978:	46bd      	mov	sp, r7
 800597a:	bd80      	pop	{r7, pc}
 800597c:	40010000 	.word	0x40010000

08005980 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b086      	sub	sp, #24
 8005984:	af00      	add	r7, sp, #0
 8005986:	60f8      	str	r0, [r7, #12]
 8005988:	60b9      	str	r1, [r7, #8]
 800598a:	607a      	str	r2, [r7, #4]
 800598c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800598e:	2300      	movs	r3, #0
 8005990:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d109      	bne.n	80059ac <HAL_TIM_PWM_Start_DMA+0x2c>
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800599e:	b2db      	uxtb	r3, r3
 80059a0:	2b02      	cmp	r3, #2
 80059a2:	bf0c      	ite	eq
 80059a4:	2301      	moveq	r3, #1
 80059a6:	2300      	movne	r3, #0
 80059a8:	b2db      	uxtb	r3, r3
 80059aa:	e022      	b.n	80059f2 <HAL_TIM_PWM_Start_DMA+0x72>
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	2b04      	cmp	r3, #4
 80059b0:	d109      	bne.n	80059c6 <HAL_TIM_PWM_Start_DMA+0x46>
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	2b02      	cmp	r3, #2
 80059bc:	bf0c      	ite	eq
 80059be:	2301      	moveq	r3, #1
 80059c0:	2300      	movne	r3, #0
 80059c2:	b2db      	uxtb	r3, r3
 80059c4:	e015      	b.n	80059f2 <HAL_TIM_PWM_Start_DMA+0x72>
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	2b08      	cmp	r3, #8
 80059ca:	d109      	bne.n	80059e0 <HAL_TIM_PWM_Start_DMA+0x60>
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80059d2:	b2db      	uxtb	r3, r3
 80059d4:	2b02      	cmp	r3, #2
 80059d6:	bf0c      	ite	eq
 80059d8:	2301      	moveq	r3, #1
 80059da:	2300      	movne	r3, #0
 80059dc:	b2db      	uxtb	r3, r3
 80059de:	e008      	b.n	80059f2 <HAL_TIM_PWM_Start_DMA+0x72>
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059e6:	b2db      	uxtb	r3, r3
 80059e8:	2b02      	cmp	r3, #2
 80059ea:	bf0c      	ite	eq
 80059ec:	2301      	moveq	r3, #1
 80059ee:	2300      	movne	r3, #0
 80059f0:	b2db      	uxtb	r3, r3
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d001      	beq.n	80059fa <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 80059f6:	2302      	movs	r3, #2
 80059f8:	e15d      	b.n	8005cb6 <HAL_TIM_PWM_Start_DMA+0x336>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d109      	bne.n	8005a14 <HAL_TIM_PWM_Start_DMA+0x94>
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a06:	b2db      	uxtb	r3, r3
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	bf0c      	ite	eq
 8005a0c:	2301      	moveq	r3, #1
 8005a0e:	2300      	movne	r3, #0
 8005a10:	b2db      	uxtb	r3, r3
 8005a12:	e022      	b.n	8005a5a <HAL_TIM_PWM_Start_DMA+0xda>
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	2b04      	cmp	r3, #4
 8005a18:	d109      	bne.n	8005a2e <HAL_TIM_PWM_Start_DMA+0xae>
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005a20:	b2db      	uxtb	r3, r3
 8005a22:	2b01      	cmp	r3, #1
 8005a24:	bf0c      	ite	eq
 8005a26:	2301      	moveq	r3, #1
 8005a28:	2300      	movne	r3, #0
 8005a2a:	b2db      	uxtb	r3, r3
 8005a2c:	e015      	b.n	8005a5a <HAL_TIM_PWM_Start_DMA+0xda>
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	2b08      	cmp	r3, #8
 8005a32:	d109      	bne.n	8005a48 <HAL_TIM_PWM_Start_DMA+0xc8>
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a3a:	b2db      	uxtb	r3, r3
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	bf0c      	ite	eq
 8005a40:	2301      	moveq	r3, #1
 8005a42:	2300      	movne	r3, #0
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	e008      	b.n	8005a5a <HAL_TIM_PWM_Start_DMA+0xda>
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a4e:	b2db      	uxtb	r3, r3
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	bf0c      	ite	eq
 8005a54:	2301      	moveq	r3, #1
 8005a56:	2300      	movne	r3, #0
 8005a58:	b2db      	uxtb	r3, r3
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d024      	beq.n	8005aa8 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d002      	beq.n	8005a6a <HAL_TIM_PWM_Start_DMA+0xea>
 8005a64:	887b      	ldrh	r3, [r7, #2]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d101      	bne.n	8005a6e <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e123      	b.n	8005cb6 <HAL_TIM_PWM_Start_DMA+0x336>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a6e:	68bb      	ldr	r3, [r7, #8]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d104      	bne.n	8005a7e <HAL_TIM_PWM_Start_DMA+0xfe>
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2202      	movs	r2, #2
 8005a78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a7c:	e016      	b.n	8005aac <HAL_TIM_PWM_Start_DMA+0x12c>
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	2b04      	cmp	r3, #4
 8005a82:	d104      	bne.n	8005a8e <HAL_TIM_PWM_Start_DMA+0x10e>
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2202      	movs	r2, #2
 8005a88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a8c:	e00e      	b.n	8005aac <HAL_TIM_PWM_Start_DMA+0x12c>
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	2b08      	cmp	r3, #8
 8005a92:	d104      	bne.n	8005a9e <HAL_TIM_PWM_Start_DMA+0x11e>
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2202      	movs	r2, #2
 8005a98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a9c:	e006      	b.n	8005aac <HAL_TIM_PWM_Start_DMA+0x12c>
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2202      	movs	r2, #2
 8005aa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005aa6:	e001      	b.n	8005aac <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	e104      	b.n	8005cb6 <HAL_TIM_PWM_Start_DMA+0x336>
  }

  switch (Channel)
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	2b0c      	cmp	r3, #12
 8005ab0:	f200 80ae 	bhi.w	8005c10 <HAL_TIM_PWM_Start_DMA+0x290>
 8005ab4:	a201      	add	r2, pc, #4	@ (adr r2, 8005abc <HAL_TIM_PWM_Start_DMA+0x13c>)
 8005ab6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aba:	bf00      	nop
 8005abc:	08005af1 	.word	0x08005af1
 8005ac0:	08005c11 	.word	0x08005c11
 8005ac4:	08005c11 	.word	0x08005c11
 8005ac8:	08005c11 	.word	0x08005c11
 8005acc:	08005b39 	.word	0x08005b39
 8005ad0:	08005c11 	.word	0x08005c11
 8005ad4:	08005c11 	.word	0x08005c11
 8005ad8:	08005c11 	.word	0x08005c11
 8005adc:	08005b81 	.word	0x08005b81
 8005ae0:	08005c11 	.word	0x08005c11
 8005ae4:	08005c11 	.word	0x08005c11
 8005ae8:	08005c11 	.word	0x08005c11
 8005aec:	08005bc9 	.word	0x08005bc9
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005af4:	4a72      	ldr	r2, [pc, #456]	@ (8005cc0 <HAL_TIM_PWM_Start_DMA+0x340>)
 8005af6:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005afc:	4a71      	ldr	r2, [pc, #452]	@ (8005cc4 <HAL_TIM_PWM_Start_DMA+0x344>)
 8005afe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b04:	4a70      	ldr	r2, [pc, #448]	@ (8005cc8 <HAL_TIM_PWM_Start_DMA+0x348>)
 8005b06:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8005b0c:	6879      	ldr	r1, [r7, #4]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	3334      	adds	r3, #52	@ 0x34
 8005b14:	461a      	mov	r2, r3
 8005b16:	887b      	ldrh	r3, [r7, #2]
 8005b18:	f7fd fbb6 	bl	8003288 <HAL_DMA_Start_IT>
 8005b1c:	4603      	mov	r3, r0
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d001      	beq.n	8005b26 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	e0c7      	b.n	8005cb6 <HAL_TIM_PWM_Start_DMA+0x336>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	68da      	ldr	r2, [r3, #12]
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b34:	60da      	str	r2, [r3, #12]
      break;
 8005b36:	e06e      	b.n	8005c16 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b3c:	4a60      	ldr	r2, [pc, #384]	@ (8005cc0 <HAL_TIM_PWM_Start_DMA+0x340>)
 8005b3e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b44:	4a5f      	ldr	r2, [pc, #380]	@ (8005cc4 <HAL_TIM_PWM_Start_DMA+0x344>)
 8005b46:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b4c:	4a5e      	ldr	r2, [pc, #376]	@ (8005cc8 <HAL_TIM_PWM_Start_DMA+0x348>)
 8005b4e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8005b54:	6879      	ldr	r1, [r7, #4]
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	3338      	adds	r3, #56	@ 0x38
 8005b5c:	461a      	mov	r2, r3
 8005b5e:	887b      	ldrh	r3, [r7, #2]
 8005b60:	f7fd fb92 	bl	8003288 <HAL_DMA_Start_IT>
 8005b64:	4603      	mov	r3, r0
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d001      	beq.n	8005b6e <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	e0a3      	b.n	8005cb6 <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	68da      	ldr	r2, [r3, #12]
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005b7c:	60da      	str	r2, [r3, #12]
      break;
 8005b7e:	e04a      	b.n	8005c16 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b84:	4a4e      	ldr	r2, [pc, #312]	@ (8005cc0 <HAL_TIM_PWM_Start_DMA+0x340>)
 8005b86:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b8c:	4a4d      	ldr	r2, [pc, #308]	@ (8005cc4 <HAL_TIM_PWM_Start_DMA+0x344>)
 8005b8e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b94:	4a4c      	ldr	r2, [pc, #304]	@ (8005cc8 <HAL_TIM_PWM_Start_DMA+0x348>)
 8005b96:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8005b9c:	6879      	ldr	r1, [r7, #4]
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	333c      	adds	r3, #60	@ 0x3c
 8005ba4:	461a      	mov	r2, r3
 8005ba6:	887b      	ldrh	r3, [r7, #2]
 8005ba8:	f7fd fb6e 	bl	8003288 <HAL_DMA_Start_IT>
 8005bac:	4603      	mov	r3, r0
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d001      	beq.n	8005bb6 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e07f      	b.n	8005cb6 <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	68da      	ldr	r2, [r3, #12]
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005bc4:	60da      	str	r2, [r3, #12]
      break;
 8005bc6:	e026      	b.n	8005c16 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bcc:	4a3c      	ldr	r2, [pc, #240]	@ (8005cc0 <HAL_TIM_PWM_Start_DMA+0x340>)
 8005bce:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bd4:	4a3b      	ldr	r2, [pc, #236]	@ (8005cc4 <HAL_TIM_PWM_Start_DMA+0x344>)
 8005bd6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bdc:	4a3a      	ldr	r2, [pc, #232]	@ (8005cc8 <HAL_TIM_PWM_Start_DMA+0x348>)
 8005bde:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005be4:	6879      	ldr	r1, [r7, #4]
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	3340      	adds	r3, #64	@ 0x40
 8005bec:	461a      	mov	r2, r3
 8005bee:	887b      	ldrh	r3, [r7, #2]
 8005bf0:	f7fd fb4a 	bl	8003288 <HAL_DMA_Start_IT>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d001      	beq.n	8005bfe <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	e05b      	b.n	8005cb6 <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	68da      	ldr	r2, [r3, #12]
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005c0c:	60da      	str	r2, [r3, #12]
      break;
 8005c0e:	e002      	b.n	8005c16 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8005c10:	2301      	movs	r3, #1
 8005c12:	75fb      	strb	r3, [r7, #23]
      break;
 8005c14:	bf00      	nop
  }

  if (status == HAL_OK)
 8005c16:	7dfb      	ldrb	r3, [r7, #23]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d14b      	bne.n	8005cb4 <HAL_TIM_PWM_Start_DMA+0x334>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	2201      	movs	r2, #1
 8005c22:	68b9      	ldr	r1, [r7, #8]
 8005c24:	4618      	mov	r0, r3
 8005c26:	f000 fe45 	bl	80068b4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a27      	ldr	r2, [pc, #156]	@ (8005ccc <HAL_TIM_PWM_Start_DMA+0x34c>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d107      	bne.n	8005c44 <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c42:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4a20      	ldr	r2, [pc, #128]	@ (8005ccc <HAL_TIM_PWM_Start_DMA+0x34c>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d018      	beq.n	8005c80 <HAL_TIM_PWM_Start_DMA+0x300>
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c56:	d013      	beq.n	8005c80 <HAL_TIM_PWM_Start_DMA+0x300>
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4a1c      	ldr	r2, [pc, #112]	@ (8005cd0 <HAL_TIM_PWM_Start_DMA+0x350>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d00e      	beq.n	8005c80 <HAL_TIM_PWM_Start_DMA+0x300>
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a1b      	ldr	r2, [pc, #108]	@ (8005cd4 <HAL_TIM_PWM_Start_DMA+0x354>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d009      	beq.n	8005c80 <HAL_TIM_PWM_Start_DMA+0x300>
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a19      	ldr	r2, [pc, #100]	@ (8005cd8 <HAL_TIM_PWM_Start_DMA+0x358>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d004      	beq.n	8005c80 <HAL_TIM_PWM_Start_DMA+0x300>
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a18      	ldr	r2, [pc, #96]	@ (8005cdc <HAL_TIM_PWM_Start_DMA+0x35c>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d111      	bne.n	8005ca4 <HAL_TIM_PWM_Start_DMA+0x324>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	689b      	ldr	r3, [r3, #8]
 8005c86:	f003 0307 	and.w	r3, r3, #7
 8005c8a:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	2b06      	cmp	r3, #6
 8005c90:	d010      	beq.n	8005cb4 <HAL_TIM_PWM_Start_DMA+0x334>
      {
        __HAL_TIM_ENABLE(htim);
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	681a      	ldr	r2, [r3, #0]
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f042 0201 	orr.w	r2, r2, #1
 8005ca0:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ca2:	e007      	b.n	8005cb4 <HAL_TIM_PWM_Start_DMA+0x334>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	681a      	ldr	r2, [r3, #0]
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f042 0201 	orr.w	r2, r2, #1
 8005cb2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005cb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	3718      	adds	r7, #24
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bd80      	pop	{r7, pc}
 8005cbe:	bf00      	nop
 8005cc0:	0800624d 	.word	0x0800624d
 8005cc4:	080062f5 	.word	0x080062f5
 8005cc8:	080061bb 	.word	0x080061bb
 8005ccc:	40010000 	.word	0x40010000
 8005cd0:	40000400 	.word	0x40000400
 8005cd4:	40000800 	.word	0x40000800
 8005cd8:	40000c00 	.word	0x40000c00
 8005cdc:	40014000 	.word	0x40014000

08005ce0 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b084      	sub	sp, #16
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
 8005ce8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005cea:	2300      	movs	r3, #0
 8005cec:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	2b0c      	cmp	r3, #12
 8005cf2:	d855      	bhi.n	8005da0 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8005cf4:	a201      	add	r2, pc, #4	@ (adr r2, 8005cfc <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8005cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cfa:	bf00      	nop
 8005cfc:	08005d31 	.word	0x08005d31
 8005d00:	08005da1 	.word	0x08005da1
 8005d04:	08005da1 	.word	0x08005da1
 8005d08:	08005da1 	.word	0x08005da1
 8005d0c:	08005d4d 	.word	0x08005d4d
 8005d10:	08005da1 	.word	0x08005da1
 8005d14:	08005da1 	.word	0x08005da1
 8005d18:	08005da1 	.word	0x08005da1
 8005d1c:	08005d69 	.word	0x08005d69
 8005d20:	08005da1 	.word	0x08005da1
 8005d24:	08005da1 	.word	0x08005da1
 8005d28:	08005da1 	.word	0x08005da1
 8005d2c:	08005d85 	.word	0x08005d85
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	68da      	ldr	r2, [r3, #12]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005d3e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d44:	4618      	mov	r0, r3
 8005d46:	f7fd faf7 	bl	8003338 <HAL_DMA_Abort_IT>
      break;
 8005d4a:	e02c      	b.n	8005da6 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	68da      	ldr	r2, [r3, #12]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d5a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d60:	4618      	mov	r0, r3
 8005d62:	f7fd fae9 	bl	8003338 <HAL_DMA_Abort_IT>
      break;
 8005d66:	e01e      	b.n	8005da6 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	68da      	ldr	r2, [r3, #12]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005d76:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	f7fd fadb 	bl	8003338 <HAL_DMA_Abort_IT>
      break;
 8005d82:	e010      	b.n	8005da6 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	68da      	ldr	r2, [r3, #12]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005d92:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d98:	4618      	mov	r0, r3
 8005d9a:	f7fd facd 	bl	8003338 <HAL_DMA_Abort_IT>
      break;
 8005d9e:	e002      	b.n	8005da6 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8005da0:	2301      	movs	r3, #1
 8005da2:	73fb      	strb	r3, [r7, #15]
      break;
 8005da4:	bf00      	nop
  }

  if (status == HAL_OK)
 8005da6:	7bfb      	ldrb	r3, [r7, #15]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d157      	bne.n	8005e5c <HAL_TIM_PWM_Stop_DMA+0x17c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	2200      	movs	r2, #0
 8005db2:	6839      	ldr	r1, [r7, #0]
 8005db4:	4618      	mov	r0, r3
 8005db6:	f000 fd7d 	bl	80068b4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a2a      	ldr	r2, [pc, #168]	@ (8005e68 <HAL_TIM_PWM_Stop_DMA+0x188>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d117      	bne.n	8005df4 <HAL_TIM_PWM_Stop_DMA+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	6a1a      	ldr	r2, [r3, #32]
 8005dca:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005dce:	4013      	ands	r3, r2
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d10f      	bne.n	8005df4 <HAL_TIM_PWM_Stop_DMA+0x114>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	6a1a      	ldr	r2, [r3, #32]
 8005dda:	f240 4344 	movw	r3, #1092	@ 0x444
 8005dde:	4013      	ands	r3, r2
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d107      	bne.n	8005df4 <HAL_TIM_PWM_Stop_DMA+0x114>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005df2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	6a1a      	ldr	r2, [r3, #32]
 8005dfa:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005dfe:	4013      	ands	r3, r2
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d10f      	bne.n	8005e24 <HAL_TIM_PWM_Stop_DMA+0x144>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	6a1a      	ldr	r2, [r3, #32]
 8005e0a:	f240 4344 	movw	r3, #1092	@ 0x444
 8005e0e:	4013      	ands	r3, r2
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d107      	bne.n	8005e24 <HAL_TIM_PWM_Stop_DMA+0x144>
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	681a      	ldr	r2, [r3, #0]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f022 0201 	bic.w	r2, r2, #1
 8005e22:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d104      	bne.n	8005e34 <HAL_TIM_PWM_Stop_DMA+0x154>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2201      	movs	r2, #1
 8005e2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e32:	e013      	b.n	8005e5c <HAL_TIM_PWM_Stop_DMA+0x17c>
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	2b04      	cmp	r3, #4
 8005e38:	d104      	bne.n	8005e44 <HAL_TIM_PWM_Stop_DMA+0x164>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2201      	movs	r2, #1
 8005e3e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005e42:	e00b      	b.n	8005e5c <HAL_TIM_PWM_Stop_DMA+0x17c>
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	2b08      	cmp	r3, #8
 8005e48:	d104      	bne.n	8005e54 <HAL_TIM_PWM_Stop_DMA+0x174>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2201      	movs	r2, #1
 8005e4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005e52:	e003      	b.n	8005e5c <HAL_TIM_PWM_Stop_DMA+0x17c>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2201      	movs	r2, #1
 8005e58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8005e5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3710      	adds	r7, #16
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}
 8005e66:	bf00      	nop
 8005e68:	40010000 	.word	0x40010000

08005e6c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b086      	sub	sp, #24
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	60f8      	str	r0, [r7, #12]
 8005e74:	60b9      	str	r1, [r7, #8]
 8005e76:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e78:	2300      	movs	r3, #0
 8005e7a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e82:	2b01      	cmp	r3, #1
 8005e84:	d101      	bne.n	8005e8a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005e86:	2302      	movs	r3, #2
 8005e88:	e0ae      	b.n	8005fe8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	2201      	movs	r2, #1
 8005e8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2b0c      	cmp	r3, #12
 8005e96:	f200 809f 	bhi.w	8005fd8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005e9a:	a201      	add	r2, pc, #4	@ (adr r2, 8005ea0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005e9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ea0:	08005ed5 	.word	0x08005ed5
 8005ea4:	08005fd9 	.word	0x08005fd9
 8005ea8:	08005fd9 	.word	0x08005fd9
 8005eac:	08005fd9 	.word	0x08005fd9
 8005eb0:	08005f15 	.word	0x08005f15
 8005eb4:	08005fd9 	.word	0x08005fd9
 8005eb8:	08005fd9 	.word	0x08005fd9
 8005ebc:	08005fd9 	.word	0x08005fd9
 8005ec0:	08005f57 	.word	0x08005f57
 8005ec4:	08005fd9 	.word	0x08005fd9
 8005ec8:	08005fd9 	.word	0x08005fd9
 8005ecc:	08005fd9 	.word	0x08005fd9
 8005ed0:	08005f97 	.word	0x08005f97
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	68b9      	ldr	r1, [r7, #8]
 8005eda:	4618      	mov	r0, r3
 8005edc:	f000 fac4 	bl	8006468 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	699a      	ldr	r2, [r3, #24]
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f042 0208 	orr.w	r2, r2, #8
 8005eee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	699a      	ldr	r2, [r3, #24]
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f022 0204 	bic.w	r2, r2, #4
 8005efe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	6999      	ldr	r1, [r3, #24]
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	691a      	ldr	r2, [r3, #16]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	430a      	orrs	r2, r1
 8005f10:	619a      	str	r2, [r3, #24]
      break;
 8005f12:	e064      	b.n	8005fde <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	68b9      	ldr	r1, [r7, #8]
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	f000 fb0a 	bl	8006534 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	699a      	ldr	r2, [r3, #24]
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005f2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	699a      	ldr	r2, [r3, #24]
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	6999      	ldr	r1, [r3, #24]
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	691b      	ldr	r3, [r3, #16]
 8005f4a:	021a      	lsls	r2, r3, #8
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	430a      	orrs	r2, r1
 8005f52:	619a      	str	r2, [r3, #24]
      break;
 8005f54:	e043      	b.n	8005fde <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	68b9      	ldr	r1, [r7, #8]
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	f000 fb55 	bl	800660c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	69da      	ldr	r2, [r3, #28]
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f042 0208 	orr.w	r2, r2, #8
 8005f70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	69da      	ldr	r2, [r3, #28]
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f022 0204 	bic.w	r2, r2, #4
 8005f80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	69d9      	ldr	r1, [r3, #28]
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	691a      	ldr	r2, [r3, #16]
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	430a      	orrs	r2, r1
 8005f92:	61da      	str	r2, [r3, #28]
      break;
 8005f94:	e023      	b.n	8005fde <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	68b9      	ldr	r1, [r7, #8]
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	f000 fb9f 	bl	80066e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	69da      	ldr	r2, [r3, #28]
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005fb0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	69da      	ldr	r2, [r3, #28]
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fc0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	69d9      	ldr	r1, [r3, #28]
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	691b      	ldr	r3, [r3, #16]
 8005fcc:	021a      	lsls	r2, r3, #8
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	430a      	orrs	r2, r1
 8005fd4:	61da      	str	r2, [r3, #28]
      break;
 8005fd6:	e002      	b.n	8005fde <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	75fb      	strb	r3, [r7, #23]
      break;
 8005fdc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005fe6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	3718      	adds	r7, #24
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bd80      	pop	{r7, pc}

08005ff0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b084      	sub	sp, #16
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
 8005ff8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006004:	2b01      	cmp	r3, #1
 8006006:	d101      	bne.n	800600c <HAL_TIM_ConfigClockSource+0x1c>
 8006008:	2302      	movs	r3, #2
 800600a:	e0b4      	b.n	8006176 <HAL_TIM_ConfigClockSource+0x186>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2201      	movs	r2, #1
 8006010:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2202      	movs	r2, #2
 8006018:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	689b      	ldr	r3, [r3, #8]
 8006022:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006024:	68bb      	ldr	r3, [r7, #8]
 8006026:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800602a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006032:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	68ba      	ldr	r2, [r7, #8]
 800603a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006044:	d03e      	beq.n	80060c4 <HAL_TIM_ConfigClockSource+0xd4>
 8006046:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800604a:	f200 8087 	bhi.w	800615c <HAL_TIM_ConfigClockSource+0x16c>
 800604e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006052:	f000 8086 	beq.w	8006162 <HAL_TIM_ConfigClockSource+0x172>
 8006056:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800605a:	d87f      	bhi.n	800615c <HAL_TIM_ConfigClockSource+0x16c>
 800605c:	2b70      	cmp	r3, #112	@ 0x70
 800605e:	d01a      	beq.n	8006096 <HAL_TIM_ConfigClockSource+0xa6>
 8006060:	2b70      	cmp	r3, #112	@ 0x70
 8006062:	d87b      	bhi.n	800615c <HAL_TIM_ConfigClockSource+0x16c>
 8006064:	2b60      	cmp	r3, #96	@ 0x60
 8006066:	d050      	beq.n	800610a <HAL_TIM_ConfigClockSource+0x11a>
 8006068:	2b60      	cmp	r3, #96	@ 0x60
 800606a:	d877      	bhi.n	800615c <HAL_TIM_ConfigClockSource+0x16c>
 800606c:	2b50      	cmp	r3, #80	@ 0x50
 800606e:	d03c      	beq.n	80060ea <HAL_TIM_ConfigClockSource+0xfa>
 8006070:	2b50      	cmp	r3, #80	@ 0x50
 8006072:	d873      	bhi.n	800615c <HAL_TIM_ConfigClockSource+0x16c>
 8006074:	2b40      	cmp	r3, #64	@ 0x40
 8006076:	d058      	beq.n	800612a <HAL_TIM_ConfigClockSource+0x13a>
 8006078:	2b40      	cmp	r3, #64	@ 0x40
 800607a:	d86f      	bhi.n	800615c <HAL_TIM_ConfigClockSource+0x16c>
 800607c:	2b30      	cmp	r3, #48	@ 0x30
 800607e:	d064      	beq.n	800614a <HAL_TIM_ConfigClockSource+0x15a>
 8006080:	2b30      	cmp	r3, #48	@ 0x30
 8006082:	d86b      	bhi.n	800615c <HAL_TIM_ConfigClockSource+0x16c>
 8006084:	2b20      	cmp	r3, #32
 8006086:	d060      	beq.n	800614a <HAL_TIM_ConfigClockSource+0x15a>
 8006088:	2b20      	cmp	r3, #32
 800608a:	d867      	bhi.n	800615c <HAL_TIM_ConfigClockSource+0x16c>
 800608c:	2b00      	cmp	r3, #0
 800608e:	d05c      	beq.n	800614a <HAL_TIM_ConfigClockSource+0x15a>
 8006090:	2b10      	cmp	r3, #16
 8006092:	d05a      	beq.n	800614a <HAL_TIM_ConfigClockSource+0x15a>
 8006094:	e062      	b.n	800615c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060a6:	f000 fbe5 	bl	8006874 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80060b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	68ba      	ldr	r2, [r7, #8]
 80060c0:	609a      	str	r2, [r3, #8]
      break;
 80060c2:	e04f      	b.n	8006164 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060d4:	f000 fbce 	bl	8006874 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	689a      	ldr	r2, [r3, #8]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80060e6:	609a      	str	r2, [r3, #8]
      break;
 80060e8:	e03c      	b.n	8006164 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80060f6:	461a      	mov	r2, r3
 80060f8:	f000 fb42 	bl	8006780 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	2150      	movs	r1, #80	@ 0x50
 8006102:	4618      	mov	r0, r3
 8006104:	f000 fb9b 	bl	800683e <TIM_ITRx_SetConfig>
      break;
 8006108:	e02c      	b.n	8006164 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006116:	461a      	mov	r2, r3
 8006118:	f000 fb61 	bl	80067de <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	2160      	movs	r1, #96	@ 0x60
 8006122:	4618      	mov	r0, r3
 8006124:	f000 fb8b 	bl	800683e <TIM_ITRx_SetConfig>
      break;
 8006128:	e01c      	b.n	8006164 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006136:	461a      	mov	r2, r3
 8006138:	f000 fb22 	bl	8006780 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	2140      	movs	r1, #64	@ 0x40
 8006142:	4618      	mov	r0, r3
 8006144:	f000 fb7b 	bl	800683e <TIM_ITRx_SetConfig>
      break;
 8006148:	e00c      	b.n	8006164 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681a      	ldr	r2, [r3, #0]
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4619      	mov	r1, r3
 8006154:	4610      	mov	r0, r2
 8006156:	f000 fb72 	bl	800683e <TIM_ITRx_SetConfig>
      break;
 800615a:	e003      	b.n	8006164 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800615c:	2301      	movs	r3, #1
 800615e:	73fb      	strb	r3, [r7, #15]
      break;
 8006160:	e000      	b.n	8006164 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006162:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2201      	movs	r2, #1
 8006168:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2200      	movs	r2, #0
 8006170:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006174:	7bfb      	ldrb	r3, [r7, #15]
}
 8006176:	4618      	mov	r0, r3
 8006178:	3710      	adds	r7, #16
 800617a:	46bd      	mov	sp, r7
 800617c:	bd80      	pop	{r7, pc}

0800617e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800617e:	b480      	push	{r7}
 8006180:	b083      	sub	sp, #12
 8006182:	af00      	add	r7, sp, #0
 8006184:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006186:	bf00      	nop
 8006188:	370c      	adds	r7, #12
 800618a:	46bd      	mov	sp, r7
 800618c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006190:	4770      	bx	lr

08006192 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006192:	b480      	push	{r7}
 8006194:	b083      	sub	sp, #12
 8006196:	af00      	add	r7, sp, #0
 8006198:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800619a:	bf00      	nop
 800619c:	370c      	adds	r7, #12
 800619e:	46bd      	mov	sp, r7
 80061a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a4:	4770      	bx	lr

080061a6 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80061a6:	b480      	push	{r7}
 80061a8:	b083      	sub	sp, #12
 80061aa:	af00      	add	r7, sp, #0
 80061ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80061ae:	bf00      	nop
 80061b0:	370c      	adds	r7, #12
 80061b2:	46bd      	mov	sp, r7
 80061b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b8:	4770      	bx	lr

080061ba <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80061ba:	b580      	push	{r7, lr}
 80061bc:	b084      	sub	sp, #16
 80061be:	af00      	add	r7, sp, #0
 80061c0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061c6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061cc:	687a      	ldr	r2, [r7, #4]
 80061ce:	429a      	cmp	r2, r3
 80061d0:	d107      	bne.n	80061e2 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2201      	movs	r2, #1
 80061d6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	2201      	movs	r2, #1
 80061dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80061e0:	e02a      	b.n	8006238 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061e6:	687a      	ldr	r2, [r7, #4]
 80061e8:	429a      	cmp	r2, r3
 80061ea:	d107      	bne.n	80061fc <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	2202      	movs	r2, #2
 80061f0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	2201      	movs	r2, #1
 80061f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80061fa:	e01d      	b.n	8006238 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006200:	687a      	ldr	r2, [r7, #4]
 8006202:	429a      	cmp	r2, r3
 8006204:	d107      	bne.n	8006216 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	2204      	movs	r2, #4
 800620a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2201      	movs	r2, #1
 8006210:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006214:	e010      	b.n	8006238 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800621a:	687a      	ldr	r2, [r7, #4]
 800621c:	429a      	cmp	r2, r3
 800621e:	d107      	bne.n	8006230 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	2208      	movs	r2, #8
 8006224:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	2201      	movs	r2, #1
 800622a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800622e:	e003      	b.n	8006238 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	2201      	movs	r2, #1
 8006234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8006238:	68f8      	ldr	r0, [r7, #12]
 800623a:	f7ff ffb4 	bl	80061a6 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2200      	movs	r2, #0
 8006242:	771a      	strb	r2, [r3, #28]
}
 8006244:	bf00      	nop
 8006246:	3710      	adds	r7, #16
 8006248:	46bd      	mov	sp, r7
 800624a:	bd80      	pop	{r7, pc}

0800624c <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b084      	sub	sp, #16
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006258:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800625e:	687a      	ldr	r2, [r7, #4]
 8006260:	429a      	cmp	r2, r3
 8006262:	d10b      	bne.n	800627c <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	2201      	movs	r2, #1
 8006268:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	69db      	ldr	r3, [r3, #28]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d136      	bne.n	80062e0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2201      	movs	r2, #1
 8006276:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800627a:	e031      	b.n	80062e0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006280:	687a      	ldr	r2, [r7, #4]
 8006282:	429a      	cmp	r2, r3
 8006284:	d10b      	bne.n	800629e <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	2202      	movs	r2, #2
 800628a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	69db      	ldr	r3, [r3, #28]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d125      	bne.n	80062e0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2201      	movs	r2, #1
 8006298:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800629c:	e020      	b.n	80062e0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062a2:	687a      	ldr	r2, [r7, #4]
 80062a4:	429a      	cmp	r2, r3
 80062a6:	d10b      	bne.n	80062c0 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2204      	movs	r2, #4
 80062ac:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	69db      	ldr	r3, [r3, #28]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d114      	bne.n	80062e0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	2201      	movs	r2, #1
 80062ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80062be:	e00f      	b.n	80062e0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062c4:	687a      	ldr	r2, [r7, #4]
 80062c6:	429a      	cmp	r2, r3
 80062c8:	d10a      	bne.n	80062e0 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2208      	movs	r2, #8
 80062ce:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	69db      	ldr	r3, [r3, #28]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d103      	bne.n	80062e0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2201      	movs	r2, #1
 80062dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062e0:	68f8      	ldr	r0, [r7, #12]
 80062e2:	f7ff ff4c 	bl	800617e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	2200      	movs	r2, #0
 80062ea:	771a      	strb	r2, [r3, #28]
}
 80062ec:	bf00      	nop
 80062ee:	3710      	adds	r7, #16
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bd80      	pop	{r7, pc}

080062f4 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b084      	sub	sp, #16
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006300:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006306:	687a      	ldr	r2, [r7, #4]
 8006308:	429a      	cmp	r2, r3
 800630a:	d103      	bne.n	8006314 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	2201      	movs	r2, #1
 8006310:	771a      	strb	r2, [r3, #28]
 8006312:	e019      	b.n	8006348 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006318:	687a      	ldr	r2, [r7, #4]
 800631a:	429a      	cmp	r2, r3
 800631c:	d103      	bne.n	8006326 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	2202      	movs	r2, #2
 8006322:	771a      	strb	r2, [r3, #28]
 8006324:	e010      	b.n	8006348 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800632a:	687a      	ldr	r2, [r7, #4]
 800632c:	429a      	cmp	r2, r3
 800632e:	d103      	bne.n	8006338 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	2204      	movs	r2, #4
 8006334:	771a      	strb	r2, [r3, #28]
 8006336:	e007      	b.n	8006348 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800633c:	687a      	ldr	r2, [r7, #4]
 800633e:	429a      	cmp	r2, r3
 8006340:	d102      	bne.n	8006348 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2208      	movs	r2, #8
 8006346:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8006348:	68f8      	ldr	r0, [r7, #12]
 800634a:	f7ff ff22 	bl	8006192 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	2200      	movs	r2, #0
 8006352:	771a      	strb	r2, [r3, #28]
}
 8006354:	bf00      	nop
 8006356:	3710      	adds	r7, #16
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}

0800635c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800635c:	b480      	push	{r7}
 800635e:	b085      	sub	sp, #20
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
 8006364:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	4a37      	ldr	r2, [pc, #220]	@ (800644c <TIM_Base_SetConfig+0xf0>)
 8006370:	4293      	cmp	r3, r2
 8006372:	d00f      	beq.n	8006394 <TIM_Base_SetConfig+0x38>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800637a:	d00b      	beq.n	8006394 <TIM_Base_SetConfig+0x38>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	4a34      	ldr	r2, [pc, #208]	@ (8006450 <TIM_Base_SetConfig+0xf4>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d007      	beq.n	8006394 <TIM_Base_SetConfig+0x38>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	4a33      	ldr	r2, [pc, #204]	@ (8006454 <TIM_Base_SetConfig+0xf8>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d003      	beq.n	8006394 <TIM_Base_SetConfig+0x38>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	4a32      	ldr	r2, [pc, #200]	@ (8006458 <TIM_Base_SetConfig+0xfc>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d108      	bne.n	80063a6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800639a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	68fa      	ldr	r2, [r7, #12]
 80063a2:	4313      	orrs	r3, r2
 80063a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	4a28      	ldr	r2, [pc, #160]	@ (800644c <TIM_Base_SetConfig+0xf0>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d01b      	beq.n	80063e6 <TIM_Base_SetConfig+0x8a>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063b4:	d017      	beq.n	80063e6 <TIM_Base_SetConfig+0x8a>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	4a25      	ldr	r2, [pc, #148]	@ (8006450 <TIM_Base_SetConfig+0xf4>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d013      	beq.n	80063e6 <TIM_Base_SetConfig+0x8a>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	4a24      	ldr	r2, [pc, #144]	@ (8006454 <TIM_Base_SetConfig+0xf8>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d00f      	beq.n	80063e6 <TIM_Base_SetConfig+0x8a>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	4a23      	ldr	r2, [pc, #140]	@ (8006458 <TIM_Base_SetConfig+0xfc>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d00b      	beq.n	80063e6 <TIM_Base_SetConfig+0x8a>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	4a22      	ldr	r2, [pc, #136]	@ (800645c <TIM_Base_SetConfig+0x100>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d007      	beq.n	80063e6 <TIM_Base_SetConfig+0x8a>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	4a21      	ldr	r2, [pc, #132]	@ (8006460 <TIM_Base_SetConfig+0x104>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d003      	beq.n	80063e6 <TIM_Base_SetConfig+0x8a>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	4a20      	ldr	r2, [pc, #128]	@ (8006464 <TIM_Base_SetConfig+0x108>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d108      	bne.n	80063f8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	68db      	ldr	r3, [r3, #12]
 80063f2:	68fa      	ldr	r2, [r7, #12]
 80063f4:	4313      	orrs	r3, r2
 80063f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	695b      	ldr	r3, [r3, #20]
 8006402:	4313      	orrs	r3, r2
 8006404:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	689a      	ldr	r2, [r3, #8]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	681a      	ldr	r2, [r3, #0]
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	4a0c      	ldr	r2, [pc, #48]	@ (800644c <TIM_Base_SetConfig+0xf0>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d103      	bne.n	8006426 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	691a      	ldr	r2, [r3, #16]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f043 0204 	orr.w	r2, r3, #4
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2201      	movs	r2, #1
 8006436:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	68fa      	ldr	r2, [r7, #12]
 800643c:	601a      	str	r2, [r3, #0]
}
 800643e:	bf00      	nop
 8006440:	3714      	adds	r7, #20
 8006442:	46bd      	mov	sp, r7
 8006444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006448:	4770      	bx	lr
 800644a:	bf00      	nop
 800644c:	40010000 	.word	0x40010000
 8006450:	40000400 	.word	0x40000400
 8006454:	40000800 	.word	0x40000800
 8006458:	40000c00 	.word	0x40000c00
 800645c:	40014000 	.word	0x40014000
 8006460:	40014400 	.word	0x40014400
 8006464:	40014800 	.word	0x40014800

08006468 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006468:	b480      	push	{r7}
 800646a:	b087      	sub	sp, #28
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
 8006470:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6a1b      	ldr	r3, [r3, #32]
 8006476:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6a1b      	ldr	r3, [r3, #32]
 800647c:	f023 0201 	bic.w	r2, r3, #1
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	699b      	ldr	r3, [r3, #24]
 800648e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006496:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	f023 0303 	bic.w	r3, r3, #3
 800649e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	68fa      	ldr	r2, [r7, #12]
 80064a6:	4313      	orrs	r3, r2
 80064a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80064aa:	697b      	ldr	r3, [r7, #20]
 80064ac:	f023 0302 	bic.w	r3, r3, #2
 80064b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	697a      	ldr	r2, [r7, #20]
 80064b8:	4313      	orrs	r3, r2
 80064ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	4a1c      	ldr	r2, [pc, #112]	@ (8006530 <TIM_OC1_SetConfig+0xc8>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d10c      	bne.n	80064de <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	f023 0308 	bic.w	r3, r3, #8
 80064ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	68db      	ldr	r3, [r3, #12]
 80064d0:	697a      	ldr	r2, [r7, #20]
 80064d2:	4313      	orrs	r3, r2
 80064d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80064d6:	697b      	ldr	r3, [r7, #20]
 80064d8:	f023 0304 	bic.w	r3, r3, #4
 80064dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	4a13      	ldr	r2, [pc, #76]	@ (8006530 <TIM_OC1_SetConfig+0xc8>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d111      	bne.n	800650a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80064e6:	693b      	ldr	r3, [r7, #16]
 80064e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80064ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80064ee:	693b      	ldr	r3, [r7, #16]
 80064f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80064f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	695b      	ldr	r3, [r3, #20]
 80064fa:	693a      	ldr	r2, [r7, #16]
 80064fc:	4313      	orrs	r3, r2
 80064fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	699b      	ldr	r3, [r3, #24]
 8006504:	693a      	ldr	r2, [r7, #16]
 8006506:	4313      	orrs	r3, r2
 8006508:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	693a      	ldr	r2, [r7, #16]
 800650e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	68fa      	ldr	r2, [r7, #12]
 8006514:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	685a      	ldr	r2, [r3, #4]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	697a      	ldr	r2, [r7, #20]
 8006522:	621a      	str	r2, [r3, #32]
}
 8006524:	bf00      	nop
 8006526:	371c      	adds	r7, #28
 8006528:	46bd      	mov	sp, r7
 800652a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652e:	4770      	bx	lr
 8006530:	40010000 	.word	0x40010000

08006534 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006534:	b480      	push	{r7}
 8006536:	b087      	sub	sp, #28
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
 800653c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6a1b      	ldr	r3, [r3, #32]
 8006542:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6a1b      	ldr	r3, [r3, #32]
 8006548:	f023 0210 	bic.w	r2, r3, #16
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	699b      	ldr	r3, [r3, #24]
 800655a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006562:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800656a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	021b      	lsls	r3, r3, #8
 8006572:	68fa      	ldr	r2, [r7, #12]
 8006574:	4313      	orrs	r3, r2
 8006576:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006578:	697b      	ldr	r3, [r7, #20]
 800657a:	f023 0320 	bic.w	r3, r3, #32
 800657e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	689b      	ldr	r3, [r3, #8]
 8006584:	011b      	lsls	r3, r3, #4
 8006586:	697a      	ldr	r2, [r7, #20]
 8006588:	4313      	orrs	r3, r2
 800658a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	4a1e      	ldr	r2, [pc, #120]	@ (8006608 <TIM_OC2_SetConfig+0xd4>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d10d      	bne.n	80065b0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006594:	697b      	ldr	r3, [r7, #20]
 8006596:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800659a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	68db      	ldr	r3, [r3, #12]
 80065a0:	011b      	lsls	r3, r3, #4
 80065a2:	697a      	ldr	r2, [r7, #20]
 80065a4:	4313      	orrs	r3, r2
 80065a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80065a8:	697b      	ldr	r3, [r7, #20]
 80065aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065ae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	4a15      	ldr	r2, [pc, #84]	@ (8006608 <TIM_OC2_SetConfig+0xd4>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d113      	bne.n	80065e0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80065b8:	693b      	ldr	r3, [r7, #16]
 80065ba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80065be:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80065c6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	695b      	ldr	r3, [r3, #20]
 80065cc:	009b      	lsls	r3, r3, #2
 80065ce:	693a      	ldr	r2, [r7, #16]
 80065d0:	4313      	orrs	r3, r2
 80065d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	699b      	ldr	r3, [r3, #24]
 80065d8:	009b      	lsls	r3, r3, #2
 80065da:	693a      	ldr	r2, [r7, #16]
 80065dc:	4313      	orrs	r3, r2
 80065de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	693a      	ldr	r2, [r7, #16]
 80065e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	68fa      	ldr	r2, [r7, #12]
 80065ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	685a      	ldr	r2, [r3, #4]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	697a      	ldr	r2, [r7, #20]
 80065f8:	621a      	str	r2, [r3, #32]
}
 80065fa:	bf00      	nop
 80065fc:	371c      	adds	r7, #28
 80065fe:	46bd      	mov	sp, r7
 8006600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006604:	4770      	bx	lr
 8006606:	bf00      	nop
 8006608:	40010000 	.word	0x40010000

0800660c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800660c:	b480      	push	{r7}
 800660e:	b087      	sub	sp, #28
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
 8006614:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6a1b      	ldr	r3, [r3, #32]
 800661a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6a1b      	ldr	r3, [r3, #32]
 8006620:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	69db      	ldr	r3, [r3, #28]
 8006632:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800663a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	f023 0303 	bic.w	r3, r3, #3
 8006642:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	68fa      	ldr	r2, [r7, #12]
 800664a:	4313      	orrs	r3, r2
 800664c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006654:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	689b      	ldr	r3, [r3, #8]
 800665a:	021b      	lsls	r3, r3, #8
 800665c:	697a      	ldr	r2, [r7, #20]
 800665e:	4313      	orrs	r3, r2
 8006660:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	4a1d      	ldr	r2, [pc, #116]	@ (80066dc <TIM_OC3_SetConfig+0xd0>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d10d      	bne.n	8006686 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800666a:	697b      	ldr	r3, [r7, #20]
 800666c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006670:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	68db      	ldr	r3, [r3, #12]
 8006676:	021b      	lsls	r3, r3, #8
 8006678:	697a      	ldr	r2, [r7, #20]
 800667a:	4313      	orrs	r3, r2
 800667c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800667e:	697b      	ldr	r3, [r7, #20]
 8006680:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006684:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	4a14      	ldr	r2, [pc, #80]	@ (80066dc <TIM_OC3_SetConfig+0xd0>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d113      	bne.n	80066b6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800668e:	693b      	ldr	r3, [r7, #16]
 8006690:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006694:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800669c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	695b      	ldr	r3, [r3, #20]
 80066a2:	011b      	lsls	r3, r3, #4
 80066a4:	693a      	ldr	r2, [r7, #16]
 80066a6:	4313      	orrs	r3, r2
 80066a8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	699b      	ldr	r3, [r3, #24]
 80066ae:	011b      	lsls	r3, r3, #4
 80066b0:	693a      	ldr	r2, [r7, #16]
 80066b2:	4313      	orrs	r3, r2
 80066b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	693a      	ldr	r2, [r7, #16]
 80066ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	68fa      	ldr	r2, [r7, #12]
 80066c0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	685a      	ldr	r2, [r3, #4]
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	697a      	ldr	r2, [r7, #20]
 80066ce:	621a      	str	r2, [r3, #32]
}
 80066d0:	bf00      	nop
 80066d2:	371c      	adds	r7, #28
 80066d4:	46bd      	mov	sp, r7
 80066d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066da:	4770      	bx	lr
 80066dc:	40010000 	.word	0x40010000

080066e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b087      	sub	sp, #28
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
 80066e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6a1b      	ldr	r3, [r3, #32]
 80066ee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6a1b      	ldr	r3, [r3, #32]
 80066f4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	685b      	ldr	r3, [r3, #4]
 8006700:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	69db      	ldr	r3, [r3, #28]
 8006706:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800670e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006716:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	021b      	lsls	r3, r3, #8
 800671e:	68fa      	ldr	r2, [r7, #12]
 8006720:	4313      	orrs	r3, r2
 8006722:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006724:	693b      	ldr	r3, [r7, #16]
 8006726:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800672a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	689b      	ldr	r3, [r3, #8]
 8006730:	031b      	lsls	r3, r3, #12
 8006732:	693a      	ldr	r2, [r7, #16]
 8006734:	4313      	orrs	r3, r2
 8006736:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	4a10      	ldr	r2, [pc, #64]	@ (800677c <TIM_OC4_SetConfig+0x9c>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d109      	bne.n	8006754 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006746:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	695b      	ldr	r3, [r3, #20]
 800674c:	019b      	lsls	r3, r3, #6
 800674e:	697a      	ldr	r2, [r7, #20]
 8006750:	4313      	orrs	r3, r2
 8006752:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	697a      	ldr	r2, [r7, #20]
 8006758:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	68fa      	ldr	r2, [r7, #12]
 800675e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	685a      	ldr	r2, [r3, #4]
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	693a      	ldr	r2, [r7, #16]
 800676c:	621a      	str	r2, [r3, #32]
}
 800676e:	bf00      	nop
 8006770:	371c      	adds	r7, #28
 8006772:	46bd      	mov	sp, r7
 8006774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006778:	4770      	bx	lr
 800677a:	bf00      	nop
 800677c:	40010000 	.word	0x40010000

08006780 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006780:	b480      	push	{r7}
 8006782:	b087      	sub	sp, #28
 8006784:	af00      	add	r7, sp, #0
 8006786:	60f8      	str	r0, [r7, #12]
 8006788:	60b9      	str	r1, [r7, #8]
 800678a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	6a1b      	ldr	r3, [r3, #32]
 8006790:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	6a1b      	ldr	r3, [r3, #32]
 8006796:	f023 0201 	bic.w	r2, r3, #1
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	699b      	ldr	r3, [r3, #24]
 80067a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80067aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	011b      	lsls	r3, r3, #4
 80067b0:	693a      	ldr	r2, [r7, #16]
 80067b2:	4313      	orrs	r3, r2
 80067b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	f023 030a 	bic.w	r3, r3, #10
 80067bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80067be:	697a      	ldr	r2, [r7, #20]
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	4313      	orrs	r3, r2
 80067c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	693a      	ldr	r2, [r7, #16]
 80067ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	697a      	ldr	r2, [r7, #20]
 80067d0:	621a      	str	r2, [r3, #32]
}
 80067d2:	bf00      	nop
 80067d4:	371c      	adds	r7, #28
 80067d6:	46bd      	mov	sp, r7
 80067d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067dc:	4770      	bx	lr

080067de <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067de:	b480      	push	{r7}
 80067e0:	b087      	sub	sp, #28
 80067e2:	af00      	add	r7, sp, #0
 80067e4:	60f8      	str	r0, [r7, #12]
 80067e6:	60b9      	str	r1, [r7, #8]
 80067e8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	6a1b      	ldr	r3, [r3, #32]
 80067ee:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	6a1b      	ldr	r3, [r3, #32]
 80067f4:	f023 0210 	bic.w	r2, r3, #16
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	699b      	ldr	r3, [r3, #24]
 8006800:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006802:	693b      	ldr	r3, [r7, #16]
 8006804:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006808:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	031b      	lsls	r3, r3, #12
 800680e:	693a      	ldr	r2, [r7, #16]
 8006810:	4313      	orrs	r3, r2
 8006812:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006814:	697b      	ldr	r3, [r7, #20]
 8006816:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800681a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	011b      	lsls	r3, r3, #4
 8006820:	697a      	ldr	r2, [r7, #20]
 8006822:	4313      	orrs	r3, r2
 8006824:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	693a      	ldr	r2, [r7, #16]
 800682a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	697a      	ldr	r2, [r7, #20]
 8006830:	621a      	str	r2, [r3, #32]
}
 8006832:	bf00      	nop
 8006834:	371c      	adds	r7, #28
 8006836:	46bd      	mov	sp, r7
 8006838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683c:	4770      	bx	lr

0800683e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800683e:	b480      	push	{r7}
 8006840:	b085      	sub	sp, #20
 8006842:	af00      	add	r7, sp, #0
 8006844:	6078      	str	r0, [r7, #4]
 8006846:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	689b      	ldr	r3, [r3, #8]
 800684c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006854:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006856:	683a      	ldr	r2, [r7, #0]
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	4313      	orrs	r3, r2
 800685c:	f043 0307 	orr.w	r3, r3, #7
 8006860:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	68fa      	ldr	r2, [r7, #12]
 8006866:	609a      	str	r2, [r3, #8]
}
 8006868:	bf00      	nop
 800686a:	3714      	adds	r7, #20
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr

08006874 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006874:	b480      	push	{r7}
 8006876:	b087      	sub	sp, #28
 8006878:	af00      	add	r7, sp, #0
 800687a:	60f8      	str	r0, [r7, #12]
 800687c:	60b9      	str	r1, [r7, #8]
 800687e:	607a      	str	r2, [r7, #4]
 8006880:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006888:	697b      	ldr	r3, [r7, #20]
 800688a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800688e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	021a      	lsls	r2, r3, #8
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	431a      	orrs	r2, r3
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	4313      	orrs	r3, r2
 800689c:	697a      	ldr	r2, [r7, #20]
 800689e:	4313      	orrs	r3, r2
 80068a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	697a      	ldr	r2, [r7, #20]
 80068a6:	609a      	str	r2, [r3, #8]
}
 80068a8:	bf00      	nop
 80068aa:	371c      	adds	r7, #28
 80068ac:	46bd      	mov	sp, r7
 80068ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b2:	4770      	bx	lr

080068b4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80068b4:	b480      	push	{r7}
 80068b6:	b087      	sub	sp, #28
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	60f8      	str	r0, [r7, #12]
 80068bc:	60b9      	str	r1, [r7, #8]
 80068be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80068c0:	68bb      	ldr	r3, [r7, #8]
 80068c2:	f003 031f 	and.w	r3, r3, #31
 80068c6:	2201      	movs	r2, #1
 80068c8:	fa02 f303 	lsl.w	r3, r2, r3
 80068cc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	6a1a      	ldr	r2, [r3, #32]
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	43db      	mvns	r3, r3
 80068d6:	401a      	ands	r2, r3
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	6a1a      	ldr	r2, [r3, #32]
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	f003 031f 	and.w	r3, r3, #31
 80068e6:	6879      	ldr	r1, [r7, #4]
 80068e8:	fa01 f303 	lsl.w	r3, r1, r3
 80068ec:	431a      	orrs	r2, r3
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	621a      	str	r2, [r3, #32]
}
 80068f2:	bf00      	nop
 80068f4:	371c      	adds	r7, #28
 80068f6:	46bd      	mov	sp, r7
 80068f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fc:	4770      	bx	lr
	...

08006900 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006900:	b480      	push	{r7}
 8006902:	b085      	sub	sp, #20
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
 8006908:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006910:	2b01      	cmp	r3, #1
 8006912:	d101      	bne.n	8006918 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006914:	2302      	movs	r3, #2
 8006916:	e050      	b.n	80069ba <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2201      	movs	r2, #1
 800691c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2202      	movs	r2, #2
 8006924:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	685b      	ldr	r3, [r3, #4]
 800692e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	689b      	ldr	r3, [r3, #8]
 8006936:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800693e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	68fa      	ldr	r2, [r7, #12]
 8006946:	4313      	orrs	r3, r2
 8006948:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	68fa      	ldr	r2, [r7, #12]
 8006950:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4a1c      	ldr	r2, [pc, #112]	@ (80069c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d018      	beq.n	800698e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006964:	d013      	beq.n	800698e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	4a18      	ldr	r2, [pc, #96]	@ (80069cc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800696c:	4293      	cmp	r3, r2
 800696e:	d00e      	beq.n	800698e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4a16      	ldr	r2, [pc, #88]	@ (80069d0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d009      	beq.n	800698e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4a15      	ldr	r2, [pc, #84]	@ (80069d4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d004      	beq.n	800698e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4a13      	ldr	r2, [pc, #76]	@ (80069d8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d10c      	bne.n	80069a8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006994:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	68ba      	ldr	r2, [r7, #8]
 800699c:	4313      	orrs	r3, r2
 800699e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	68ba      	ldr	r2, [r7, #8]
 80069a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2201      	movs	r2, #1
 80069ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2200      	movs	r2, #0
 80069b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80069b8:	2300      	movs	r3, #0
}
 80069ba:	4618      	mov	r0, r3
 80069bc:	3714      	adds	r7, #20
 80069be:	46bd      	mov	sp, r7
 80069c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c4:	4770      	bx	lr
 80069c6:	bf00      	nop
 80069c8:	40010000 	.word	0x40010000
 80069cc:	40000400 	.word	0x40000400
 80069d0:	40000800 	.word	0x40000800
 80069d4:	40000c00 	.word	0x40000c00
 80069d8:	40014000 	.word	0x40014000

080069dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80069dc:	b480      	push	{r7}
 80069de:	b085      	sub	sp, #20
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
 80069e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80069e6:	2300      	movs	r3, #0
 80069e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069f0:	2b01      	cmp	r3, #1
 80069f2:	d101      	bne.n	80069f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80069f4:	2302      	movs	r3, #2
 80069f6:	e03d      	b.n	8006a74 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2201      	movs	r2, #1
 80069fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	68db      	ldr	r3, [r3, #12]
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	689b      	ldr	r3, [r3, #8]
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	685b      	ldr	r3, [r3, #4]
 8006a26:	4313      	orrs	r3, r2
 8006a28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4313      	orrs	r3, r2
 8006a36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	691b      	ldr	r3, [r3, #16]
 8006a42:	4313      	orrs	r3, r2
 8006a44:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	695b      	ldr	r3, [r3, #20]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	69db      	ldr	r3, [r3, #28]
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	68fa      	ldr	r2, [r7, #12]
 8006a68:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006a72:	2300      	movs	r3, #0
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	3714      	adds	r7, #20
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7e:	4770      	bx	lr

08006a80 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b082      	sub	sp, #8
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d101      	bne.n	8006a92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006a8e:	2301      	movs	r3, #1
 8006a90:	e042      	b.n	8006b18 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a98:	b2db      	uxtb	r3, r3
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d106      	bne.n	8006aac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f7fb fafa 	bl	80020a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2224      	movs	r2, #36	@ 0x24
 8006ab0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	68da      	ldr	r2, [r3, #12]
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006ac2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006ac4:	6878      	ldr	r0, [r7, #4]
 8006ac6:	f000 f973 	bl	8006db0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	691a      	ldr	r2, [r3, #16]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006ad8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	695a      	ldr	r2, [r3, #20]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006ae8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	68da      	ldr	r2, [r3, #12]
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006af8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2200      	movs	r2, #0
 8006afe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2220      	movs	r2, #32
 8006b04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2220      	movs	r2, #32
 8006b0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2200      	movs	r2, #0
 8006b14:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006b16:	2300      	movs	r3, #0
}
 8006b18:	4618      	mov	r0, r3
 8006b1a:	3708      	adds	r7, #8
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	bd80      	pop	{r7, pc}

08006b20 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b08a      	sub	sp, #40	@ 0x28
 8006b24:	af02      	add	r7, sp, #8
 8006b26:	60f8      	str	r0, [r7, #12]
 8006b28:	60b9      	str	r1, [r7, #8]
 8006b2a:	603b      	str	r3, [r7, #0]
 8006b2c:	4613      	mov	r3, r2
 8006b2e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006b30:	2300      	movs	r3, #0
 8006b32:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b3a:	b2db      	uxtb	r3, r3
 8006b3c:	2b20      	cmp	r3, #32
 8006b3e:	d175      	bne.n	8006c2c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d002      	beq.n	8006b4c <HAL_UART_Transmit+0x2c>
 8006b46:	88fb      	ldrh	r3, [r7, #6]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d101      	bne.n	8006b50 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	e06e      	b.n	8006c2e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	2200      	movs	r2, #0
 8006b54:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2221      	movs	r2, #33	@ 0x21
 8006b5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006b5e:	f7fb fc93 	bl	8002488 <HAL_GetTick>
 8006b62:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	88fa      	ldrh	r2, [r7, #6]
 8006b68:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	88fa      	ldrh	r2, [r7, #6]
 8006b6e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	689b      	ldr	r3, [r3, #8]
 8006b74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b78:	d108      	bne.n	8006b8c <HAL_UART_Transmit+0x6c>
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	691b      	ldr	r3, [r3, #16]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d104      	bne.n	8006b8c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006b82:	2300      	movs	r3, #0
 8006b84:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	61bb      	str	r3, [r7, #24]
 8006b8a:	e003      	b.n	8006b94 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006b90:	2300      	movs	r3, #0
 8006b92:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006b94:	e02e      	b.n	8006bf4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	9300      	str	r3, [sp, #0]
 8006b9a:	697b      	ldr	r3, [r7, #20]
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	2180      	movs	r1, #128	@ 0x80
 8006ba0:	68f8      	ldr	r0, [r7, #12]
 8006ba2:	f000 f848 	bl	8006c36 <UART_WaitOnFlagUntilTimeout>
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d005      	beq.n	8006bb8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	2220      	movs	r2, #32
 8006bb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006bb4:	2303      	movs	r3, #3
 8006bb6:	e03a      	b.n	8006c2e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006bb8:	69fb      	ldr	r3, [r7, #28]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d10b      	bne.n	8006bd6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006bbe:	69bb      	ldr	r3, [r7, #24]
 8006bc0:	881b      	ldrh	r3, [r3, #0]
 8006bc2:	461a      	mov	r2, r3
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006bcc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006bce:	69bb      	ldr	r3, [r7, #24]
 8006bd0:	3302      	adds	r3, #2
 8006bd2:	61bb      	str	r3, [r7, #24]
 8006bd4:	e007      	b.n	8006be6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006bd6:	69fb      	ldr	r3, [r7, #28]
 8006bd8:	781a      	ldrb	r2, [r3, #0]
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006be0:	69fb      	ldr	r3, [r7, #28]
 8006be2:	3301      	adds	r3, #1
 8006be4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006bea:	b29b      	uxth	r3, r3
 8006bec:	3b01      	subs	r3, #1
 8006bee:	b29a      	uxth	r2, r3
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006bf8:	b29b      	uxth	r3, r3
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d1cb      	bne.n	8006b96 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	9300      	str	r3, [sp, #0]
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	2200      	movs	r2, #0
 8006c06:	2140      	movs	r1, #64	@ 0x40
 8006c08:	68f8      	ldr	r0, [r7, #12]
 8006c0a:	f000 f814 	bl	8006c36 <UART_WaitOnFlagUntilTimeout>
 8006c0e:	4603      	mov	r3, r0
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d005      	beq.n	8006c20 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	2220      	movs	r2, #32
 8006c18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006c1c:	2303      	movs	r3, #3
 8006c1e:	e006      	b.n	8006c2e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2220      	movs	r2, #32
 8006c24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006c28:	2300      	movs	r3, #0
 8006c2a:	e000      	b.n	8006c2e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006c2c:	2302      	movs	r3, #2
  }
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	3720      	adds	r7, #32
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}

08006c36 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006c36:	b580      	push	{r7, lr}
 8006c38:	b086      	sub	sp, #24
 8006c3a:	af00      	add	r7, sp, #0
 8006c3c:	60f8      	str	r0, [r7, #12]
 8006c3e:	60b9      	str	r1, [r7, #8]
 8006c40:	603b      	str	r3, [r7, #0]
 8006c42:	4613      	mov	r3, r2
 8006c44:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c46:	e03b      	b.n	8006cc0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c48:	6a3b      	ldr	r3, [r7, #32]
 8006c4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c4e:	d037      	beq.n	8006cc0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c50:	f7fb fc1a 	bl	8002488 <HAL_GetTick>
 8006c54:	4602      	mov	r2, r0
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	1ad3      	subs	r3, r2, r3
 8006c5a:	6a3a      	ldr	r2, [r7, #32]
 8006c5c:	429a      	cmp	r2, r3
 8006c5e:	d302      	bcc.n	8006c66 <UART_WaitOnFlagUntilTimeout+0x30>
 8006c60:	6a3b      	ldr	r3, [r7, #32]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d101      	bne.n	8006c6a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006c66:	2303      	movs	r3, #3
 8006c68:	e03a      	b.n	8006ce0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	68db      	ldr	r3, [r3, #12]
 8006c70:	f003 0304 	and.w	r3, r3, #4
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d023      	beq.n	8006cc0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	2b80      	cmp	r3, #128	@ 0x80
 8006c7c:	d020      	beq.n	8006cc0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	2b40      	cmp	r3, #64	@ 0x40
 8006c82:	d01d      	beq.n	8006cc0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f003 0308 	and.w	r3, r3, #8
 8006c8e:	2b08      	cmp	r3, #8
 8006c90:	d116      	bne.n	8006cc0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006c92:	2300      	movs	r3, #0
 8006c94:	617b      	str	r3, [r7, #20]
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	617b      	str	r3, [r7, #20]
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	685b      	ldr	r3, [r3, #4]
 8006ca4:	617b      	str	r3, [r7, #20]
 8006ca6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ca8:	68f8      	ldr	r0, [r7, #12]
 8006caa:	f000 f81d 	bl	8006ce8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	2208      	movs	r2, #8
 8006cb2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	e00f      	b.n	8006ce0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	681a      	ldr	r2, [r3, #0]
 8006cc6:	68bb      	ldr	r3, [r7, #8]
 8006cc8:	4013      	ands	r3, r2
 8006cca:	68ba      	ldr	r2, [r7, #8]
 8006ccc:	429a      	cmp	r2, r3
 8006cce:	bf0c      	ite	eq
 8006cd0:	2301      	moveq	r3, #1
 8006cd2:	2300      	movne	r3, #0
 8006cd4:	b2db      	uxtb	r3, r3
 8006cd6:	461a      	mov	r2, r3
 8006cd8:	79fb      	ldrb	r3, [r7, #7]
 8006cda:	429a      	cmp	r2, r3
 8006cdc:	d0b4      	beq.n	8006c48 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006cde:	2300      	movs	r3, #0
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	3718      	adds	r7, #24
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bd80      	pop	{r7, pc}

08006ce8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b095      	sub	sp, #84	@ 0x54
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	330c      	adds	r3, #12
 8006cf6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cfa:	e853 3f00 	ldrex	r3, [r3]
 8006cfe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d02:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006d06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	330c      	adds	r3, #12
 8006d0e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006d10:	643a      	str	r2, [r7, #64]	@ 0x40
 8006d12:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d14:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006d16:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006d18:	e841 2300 	strex	r3, r2, [r1]
 8006d1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006d1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d1e5      	bne.n	8006cf0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	3314      	adds	r3, #20
 8006d2a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d2c:	6a3b      	ldr	r3, [r7, #32]
 8006d2e:	e853 3f00 	ldrex	r3, [r3]
 8006d32:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d34:	69fb      	ldr	r3, [r7, #28]
 8006d36:	f023 0301 	bic.w	r3, r3, #1
 8006d3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	3314      	adds	r3, #20
 8006d42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d44:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d46:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d4c:	e841 2300 	strex	r3, r2, [r1]
 8006d50:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d1e5      	bne.n	8006d24 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d5c:	2b01      	cmp	r3, #1
 8006d5e:	d119      	bne.n	8006d94 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	330c      	adds	r3, #12
 8006d66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	e853 3f00 	ldrex	r3, [r3]
 8006d6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	f023 0310 	bic.w	r3, r3, #16
 8006d76:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	330c      	adds	r3, #12
 8006d7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d80:	61ba      	str	r2, [r7, #24]
 8006d82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d84:	6979      	ldr	r1, [r7, #20]
 8006d86:	69ba      	ldr	r2, [r7, #24]
 8006d88:	e841 2300 	strex	r3, r2, [r1]
 8006d8c:	613b      	str	r3, [r7, #16]
   return(result);
 8006d8e:	693b      	ldr	r3, [r7, #16]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d1e5      	bne.n	8006d60 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2220      	movs	r2, #32
 8006d98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006da2:	bf00      	nop
 8006da4:	3754      	adds	r7, #84	@ 0x54
 8006da6:	46bd      	mov	sp, r7
 8006da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dac:	4770      	bx	lr
	...

08006db0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006db0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006db4:	b0c0      	sub	sp, #256	@ 0x100
 8006db6:	af00      	add	r7, sp, #0
 8006db8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006dbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	691b      	ldr	r3, [r3, #16]
 8006dc4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dcc:	68d9      	ldr	r1, [r3, #12]
 8006dce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dd2:	681a      	ldr	r2, [r3, #0]
 8006dd4:	ea40 0301 	orr.w	r3, r0, r1
 8006dd8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006dda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dde:	689a      	ldr	r2, [r3, #8]
 8006de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006de4:	691b      	ldr	r3, [r3, #16]
 8006de6:	431a      	orrs	r2, r3
 8006de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dec:	695b      	ldr	r3, [r3, #20]
 8006dee:	431a      	orrs	r2, r3
 8006df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006df4:	69db      	ldr	r3, [r3, #28]
 8006df6:	4313      	orrs	r3, r2
 8006df8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	68db      	ldr	r3, [r3, #12]
 8006e04:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006e08:	f021 010c 	bic.w	r1, r1, #12
 8006e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006e16:	430b      	orrs	r3, r1
 8006e18:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006e1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	695b      	ldr	r3, [r3, #20]
 8006e22:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006e26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e2a:	6999      	ldr	r1, [r3, #24]
 8006e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e30:	681a      	ldr	r2, [r3, #0]
 8006e32:	ea40 0301 	orr.w	r3, r0, r1
 8006e36:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e3c:	681a      	ldr	r2, [r3, #0]
 8006e3e:	4b8f      	ldr	r3, [pc, #572]	@ (800707c <UART_SetConfig+0x2cc>)
 8006e40:	429a      	cmp	r2, r3
 8006e42:	d005      	beq.n	8006e50 <UART_SetConfig+0xa0>
 8006e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e48:	681a      	ldr	r2, [r3, #0]
 8006e4a:	4b8d      	ldr	r3, [pc, #564]	@ (8007080 <UART_SetConfig+0x2d0>)
 8006e4c:	429a      	cmp	r2, r3
 8006e4e:	d104      	bne.n	8006e5a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006e50:	f7fd ffce 	bl	8004df0 <HAL_RCC_GetPCLK2Freq>
 8006e54:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006e58:	e003      	b.n	8006e62 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006e5a:	f7fd ffb5 	bl	8004dc8 <HAL_RCC_GetPCLK1Freq>
 8006e5e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e66:	69db      	ldr	r3, [r3, #28]
 8006e68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e6c:	f040 810c 	bne.w	8007088 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006e70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e74:	2200      	movs	r2, #0
 8006e76:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006e7a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006e7e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006e82:	4622      	mov	r2, r4
 8006e84:	462b      	mov	r3, r5
 8006e86:	1891      	adds	r1, r2, r2
 8006e88:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006e8a:	415b      	adcs	r3, r3
 8006e8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006e8e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006e92:	4621      	mov	r1, r4
 8006e94:	eb12 0801 	adds.w	r8, r2, r1
 8006e98:	4629      	mov	r1, r5
 8006e9a:	eb43 0901 	adc.w	r9, r3, r1
 8006e9e:	f04f 0200 	mov.w	r2, #0
 8006ea2:	f04f 0300 	mov.w	r3, #0
 8006ea6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006eaa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006eae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006eb2:	4690      	mov	r8, r2
 8006eb4:	4699      	mov	r9, r3
 8006eb6:	4623      	mov	r3, r4
 8006eb8:	eb18 0303 	adds.w	r3, r8, r3
 8006ebc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006ec0:	462b      	mov	r3, r5
 8006ec2:	eb49 0303 	adc.w	r3, r9, r3
 8006ec6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006eca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ece:	685b      	ldr	r3, [r3, #4]
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006ed6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006eda:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006ede:	460b      	mov	r3, r1
 8006ee0:	18db      	adds	r3, r3, r3
 8006ee2:	653b      	str	r3, [r7, #80]	@ 0x50
 8006ee4:	4613      	mov	r3, r2
 8006ee6:	eb42 0303 	adc.w	r3, r2, r3
 8006eea:	657b      	str	r3, [r7, #84]	@ 0x54
 8006eec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006ef0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006ef4:	f7f9 fe60 	bl	8000bb8 <__aeabi_uldivmod>
 8006ef8:	4602      	mov	r2, r0
 8006efa:	460b      	mov	r3, r1
 8006efc:	4b61      	ldr	r3, [pc, #388]	@ (8007084 <UART_SetConfig+0x2d4>)
 8006efe:	fba3 2302 	umull	r2, r3, r3, r2
 8006f02:	095b      	lsrs	r3, r3, #5
 8006f04:	011c      	lsls	r4, r3, #4
 8006f06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006f10:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006f14:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006f18:	4642      	mov	r2, r8
 8006f1a:	464b      	mov	r3, r9
 8006f1c:	1891      	adds	r1, r2, r2
 8006f1e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006f20:	415b      	adcs	r3, r3
 8006f22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f24:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006f28:	4641      	mov	r1, r8
 8006f2a:	eb12 0a01 	adds.w	sl, r2, r1
 8006f2e:	4649      	mov	r1, r9
 8006f30:	eb43 0b01 	adc.w	fp, r3, r1
 8006f34:	f04f 0200 	mov.w	r2, #0
 8006f38:	f04f 0300 	mov.w	r3, #0
 8006f3c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006f40:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006f44:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006f48:	4692      	mov	sl, r2
 8006f4a:	469b      	mov	fp, r3
 8006f4c:	4643      	mov	r3, r8
 8006f4e:	eb1a 0303 	adds.w	r3, sl, r3
 8006f52:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006f56:	464b      	mov	r3, r9
 8006f58:	eb4b 0303 	adc.w	r3, fp, r3
 8006f5c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006f60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	2200      	movs	r2, #0
 8006f68:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006f6c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006f70:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006f74:	460b      	mov	r3, r1
 8006f76:	18db      	adds	r3, r3, r3
 8006f78:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f7a:	4613      	mov	r3, r2
 8006f7c:	eb42 0303 	adc.w	r3, r2, r3
 8006f80:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f82:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006f86:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006f8a:	f7f9 fe15 	bl	8000bb8 <__aeabi_uldivmod>
 8006f8e:	4602      	mov	r2, r0
 8006f90:	460b      	mov	r3, r1
 8006f92:	4611      	mov	r1, r2
 8006f94:	4b3b      	ldr	r3, [pc, #236]	@ (8007084 <UART_SetConfig+0x2d4>)
 8006f96:	fba3 2301 	umull	r2, r3, r3, r1
 8006f9a:	095b      	lsrs	r3, r3, #5
 8006f9c:	2264      	movs	r2, #100	@ 0x64
 8006f9e:	fb02 f303 	mul.w	r3, r2, r3
 8006fa2:	1acb      	subs	r3, r1, r3
 8006fa4:	00db      	lsls	r3, r3, #3
 8006fa6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006faa:	4b36      	ldr	r3, [pc, #216]	@ (8007084 <UART_SetConfig+0x2d4>)
 8006fac:	fba3 2302 	umull	r2, r3, r3, r2
 8006fb0:	095b      	lsrs	r3, r3, #5
 8006fb2:	005b      	lsls	r3, r3, #1
 8006fb4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006fb8:	441c      	add	r4, r3
 8006fba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006fc4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006fc8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006fcc:	4642      	mov	r2, r8
 8006fce:	464b      	mov	r3, r9
 8006fd0:	1891      	adds	r1, r2, r2
 8006fd2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006fd4:	415b      	adcs	r3, r3
 8006fd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006fd8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006fdc:	4641      	mov	r1, r8
 8006fde:	1851      	adds	r1, r2, r1
 8006fe0:	6339      	str	r1, [r7, #48]	@ 0x30
 8006fe2:	4649      	mov	r1, r9
 8006fe4:	414b      	adcs	r3, r1
 8006fe6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fe8:	f04f 0200 	mov.w	r2, #0
 8006fec:	f04f 0300 	mov.w	r3, #0
 8006ff0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006ff4:	4659      	mov	r1, fp
 8006ff6:	00cb      	lsls	r3, r1, #3
 8006ff8:	4651      	mov	r1, sl
 8006ffa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006ffe:	4651      	mov	r1, sl
 8007000:	00ca      	lsls	r2, r1, #3
 8007002:	4610      	mov	r0, r2
 8007004:	4619      	mov	r1, r3
 8007006:	4603      	mov	r3, r0
 8007008:	4642      	mov	r2, r8
 800700a:	189b      	adds	r3, r3, r2
 800700c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007010:	464b      	mov	r3, r9
 8007012:	460a      	mov	r2, r1
 8007014:	eb42 0303 	adc.w	r3, r2, r3
 8007018:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800701c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	2200      	movs	r2, #0
 8007024:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007028:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800702c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007030:	460b      	mov	r3, r1
 8007032:	18db      	adds	r3, r3, r3
 8007034:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007036:	4613      	mov	r3, r2
 8007038:	eb42 0303 	adc.w	r3, r2, r3
 800703c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800703e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007042:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007046:	f7f9 fdb7 	bl	8000bb8 <__aeabi_uldivmod>
 800704a:	4602      	mov	r2, r0
 800704c:	460b      	mov	r3, r1
 800704e:	4b0d      	ldr	r3, [pc, #52]	@ (8007084 <UART_SetConfig+0x2d4>)
 8007050:	fba3 1302 	umull	r1, r3, r3, r2
 8007054:	095b      	lsrs	r3, r3, #5
 8007056:	2164      	movs	r1, #100	@ 0x64
 8007058:	fb01 f303 	mul.w	r3, r1, r3
 800705c:	1ad3      	subs	r3, r2, r3
 800705e:	00db      	lsls	r3, r3, #3
 8007060:	3332      	adds	r3, #50	@ 0x32
 8007062:	4a08      	ldr	r2, [pc, #32]	@ (8007084 <UART_SetConfig+0x2d4>)
 8007064:	fba2 2303 	umull	r2, r3, r2, r3
 8007068:	095b      	lsrs	r3, r3, #5
 800706a:	f003 0207 	and.w	r2, r3, #7
 800706e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4422      	add	r2, r4
 8007076:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007078:	e106      	b.n	8007288 <UART_SetConfig+0x4d8>
 800707a:	bf00      	nop
 800707c:	40011000 	.word	0x40011000
 8007080:	40011400 	.word	0x40011400
 8007084:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007088:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800708c:	2200      	movs	r2, #0
 800708e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007092:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007096:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800709a:	4642      	mov	r2, r8
 800709c:	464b      	mov	r3, r9
 800709e:	1891      	adds	r1, r2, r2
 80070a0:	6239      	str	r1, [r7, #32]
 80070a2:	415b      	adcs	r3, r3
 80070a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80070a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80070aa:	4641      	mov	r1, r8
 80070ac:	1854      	adds	r4, r2, r1
 80070ae:	4649      	mov	r1, r9
 80070b0:	eb43 0501 	adc.w	r5, r3, r1
 80070b4:	f04f 0200 	mov.w	r2, #0
 80070b8:	f04f 0300 	mov.w	r3, #0
 80070bc:	00eb      	lsls	r3, r5, #3
 80070be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80070c2:	00e2      	lsls	r2, r4, #3
 80070c4:	4614      	mov	r4, r2
 80070c6:	461d      	mov	r5, r3
 80070c8:	4643      	mov	r3, r8
 80070ca:	18e3      	adds	r3, r4, r3
 80070cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80070d0:	464b      	mov	r3, r9
 80070d2:	eb45 0303 	adc.w	r3, r5, r3
 80070d6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80070da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070de:	685b      	ldr	r3, [r3, #4]
 80070e0:	2200      	movs	r2, #0
 80070e2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80070e6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80070ea:	f04f 0200 	mov.w	r2, #0
 80070ee:	f04f 0300 	mov.w	r3, #0
 80070f2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80070f6:	4629      	mov	r1, r5
 80070f8:	008b      	lsls	r3, r1, #2
 80070fa:	4621      	mov	r1, r4
 80070fc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007100:	4621      	mov	r1, r4
 8007102:	008a      	lsls	r2, r1, #2
 8007104:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007108:	f7f9 fd56 	bl	8000bb8 <__aeabi_uldivmod>
 800710c:	4602      	mov	r2, r0
 800710e:	460b      	mov	r3, r1
 8007110:	4b60      	ldr	r3, [pc, #384]	@ (8007294 <UART_SetConfig+0x4e4>)
 8007112:	fba3 2302 	umull	r2, r3, r3, r2
 8007116:	095b      	lsrs	r3, r3, #5
 8007118:	011c      	lsls	r4, r3, #4
 800711a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800711e:	2200      	movs	r2, #0
 8007120:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007124:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007128:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800712c:	4642      	mov	r2, r8
 800712e:	464b      	mov	r3, r9
 8007130:	1891      	adds	r1, r2, r2
 8007132:	61b9      	str	r1, [r7, #24]
 8007134:	415b      	adcs	r3, r3
 8007136:	61fb      	str	r3, [r7, #28]
 8007138:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800713c:	4641      	mov	r1, r8
 800713e:	1851      	adds	r1, r2, r1
 8007140:	6139      	str	r1, [r7, #16]
 8007142:	4649      	mov	r1, r9
 8007144:	414b      	adcs	r3, r1
 8007146:	617b      	str	r3, [r7, #20]
 8007148:	f04f 0200 	mov.w	r2, #0
 800714c:	f04f 0300 	mov.w	r3, #0
 8007150:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007154:	4659      	mov	r1, fp
 8007156:	00cb      	lsls	r3, r1, #3
 8007158:	4651      	mov	r1, sl
 800715a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800715e:	4651      	mov	r1, sl
 8007160:	00ca      	lsls	r2, r1, #3
 8007162:	4610      	mov	r0, r2
 8007164:	4619      	mov	r1, r3
 8007166:	4603      	mov	r3, r0
 8007168:	4642      	mov	r2, r8
 800716a:	189b      	adds	r3, r3, r2
 800716c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007170:	464b      	mov	r3, r9
 8007172:	460a      	mov	r2, r1
 8007174:	eb42 0303 	adc.w	r3, r2, r3
 8007178:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800717c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007180:	685b      	ldr	r3, [r3, #4]
 8007182:	2200      	movs	r2, #0
 8007184:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007186:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007188:	f04f 0200 	mov.w	r2, #0
 800718c:	f04f 0300 	mov.w	r3, #0
 8007190:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007194:	4649      	mov	r1, r9
 8007196:	008b      	lsls	r3, r1, #2
 8007198:	4641      	mov	r1, r8
 800719a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800719e:	4641      	mov	r1, r8
 80071a0:	008a      	lsls	r2, r1, #2
 80071a2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80071a6:	f7f9 fd07 	bl	8000bb8 <__aeabi_uldivmod>
 80071aa:	4602      	mov	r2, r0
 80071ac:	460b      	mov	r3, r1
 80071ae:	4611      	mov	r1, r2
 80071b0:	4b38      	ldr	r3, [pc, #224]	@ (8007294 <UART_SetConfig+0x4e4>)
 80071b2:	fba3 2301 	umull	r2, r3, r3, r1
 80071b6:	095b      	lsrs	r3, r3, #5
 80071b8:	2264      	movs	r2, #100	@ 0x64
 80071ba:	fb02 f303 	mul.w	r3, r2, r3
 80071be:	1acb      	subs	r3, r1, r3
 80071c0:	011b      	lsls	r3, r3, #4
 80071c2:	3332      	adds	r3, #50	@ 0x32
 80071c4:	4a33      	ldr	r2, [pc, #204]	@ (8007294 <UART_SetConfig+0x4e4>)
 80071c6:	fba2 2303 	umull	r2, r3, r2, r3
 80071ca:	095b      	lsrs	r3, r3, #5
 80071cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80071d0:	441c      	add	r4, r3
 80071d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071d6:	2200      	movs	r2, #0
 80071d8:	673b      	str	r3, [r7, #112]	@ 0x70
 80071da:	677a      	str	r2, [r7, #116]	@ 0x74
 80071dc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80071e0:	4642      	mov	r2, r8
 80071e2:	464b      	mov	r3, r9
 80071e4:	1891      	adds	r1, r2, r2
 80071e6:	60b9      	str	r1, [r7, #8]
 80071e8:	415b      	adcs	r3, r3
 80071ea:	60fb      	str	r3, [r7, #12]
 80071ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80071f0:	4641      	mov	r1, r8
 80071f2:	1851      	adds	r1, r2, r1
 80071f4:	6039      	str	r1, [r7, #0]
 80071f6:	4649      	mov	r1, r9
 80071f8:	414b      	adcs	r3, r1
 80071fa:	607b      	str	r3, [r7, #4]
 80071fc:	f04f 0200 	mov.w	r2, #0
 8007200:	f04f 0300 	mov.w	r3, #0
 8007204:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007208:	4659      	mov	r1, fp
 800720a:	00cb      	lsls	r3, r1, #3
 800720c:	4651      	mov	r1, sl
 800720e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007212:	4651      	mov	r1, sl
 8007214:	00ca      	lsls	r2, r1, #3
 8007216:	4610      	mov	r0, r2
 8007218:	4619      	mov	r1, r3
 800721a:	4603      	mov	r3, r0
 800721c:	4642      	mov	r2, r8
 800721e:	189b      	adds	r3, r3, r2
 8007220:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007222:	464b      	mov	r3, r9
 8007224:	460a      	mov	r2, r1
 8007226:	eb42 0303 	adc.w	r3, r2, r3
 800722a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800722c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007230:	685b      	ldr	r3, [r3, #4]
 8007232:	2200      	movs	r2, #0
 8007234:	663b      	str	r3, [r7, #96]	@ 0x60
 8007236:	667a      	str	r2, [r7, #100]	@ 0x64
 8007238:	f04f 0200 	mov.w	r2, #0
 800723c:	f04f 0300 	mov.w	r3, #0
 8007240:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007244:	4649      	mov	r1, r9
 8007246:	008b      	lsls	r3, r1, #2
 8007248:	4641      	mov	r1, r8
 800724a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800724e:	4641      	mov	r1, r8
 8007250:	008a      	lsls	r2, r1, #2
 8007252:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007256:	f7f9 fcaf 	bl	8000bb8 <__aeabi_uldivmod>
 800725a:	4602      	mov	r2, r0
 800725c:	460b      	mov	r3, r1
 800725e:	4b0d      	ldr	r3, [pc, #52]	@ (8007294 <UART_SetConfig+0x4e4>)
 8007260:	fba3 1302 	umull	r1, r3, r3, r2
 8007264:	095b      	lsrs	r3, r3, #5
 8007266:	2164      	movs	r1, #100	@ 0x64
 8007268:	fb01 f303 	mul.w	r3, r1, r3
 800726c:	1ad3      	subs	r3, r2, r3
 800726e:	011b      	lsls	r3, r3, #4
 8007270:	3332      	adds	r3, #50	@ 0x32
 8007272:	4a08      	ldr	r2, [pc, #32]	@ (8007294 <UART_SetConfig+0x4e4>)
 8007274:	fba2 2303 	umull	r2, r3, r2, r3
 8007278:	095b      	lsrs	r3, r3, #5
 800727a:	f003 020f 	and.w	r2, r3, #15
 800727e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	4422      	add	r2, r4
 8007286:	609a      	str	r2, [r3, #8]
}
 8007288:	bf00      	nop
 800728a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800728e:	46bd      	mov	sp, r7
 8007290:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007294:	51eb851f 	.word	0x51eb851f

08007298 <__cvt>:
 8007298:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800729c:	ec57 6b10 	vmov	r6, r7, d0
 80072a0:	2f00      	cmp	r7, #0
 80072a2:	460c      	mov	r4, r1
 80072a4:	4619      	mov	r1, r3
 80072a6:	463b      	mov	r3, r7
 80072a8:	bfbb      	ittet	lt
 80072aa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80072ae:	461f      	movlt	r7, r3
 80072b0:	2300      	movge	r3, #0
 80072b2:	232d      	movlt	r3, #45	@ 0x2d
 80072b4:	700b      	strb	r3, [r1, #0]
 80072b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80072b8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80072bc:	4691      	mov	r9, r2
 80072be:	f023 0820 	bic.w	r8, r3, #32
 80072c2:	bfbc      	itt	lt
 80072c4:	4632      	movlt	r2, r6
 80072c6:	4616      	movlt	r6, r2
 80072c8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80072cc:	d005      	beq.n	80072da <__cvt+0x42>
 80072ce:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80072d2:	d100      	bne.n	80072d6 <__cvt+0x3e>
 80072d4:	3401      	adds	r4, #1
 80072d6:	2102      	movs	r1, #2
 80072d8:	e000      	b.n	80072dc <__cvt+0x44>
 80072da:	2103      	movs	r1, #3
 80072dc:	ab03      	add	r3, sp, #12
 80072de:	9301      	str	r3, [sp, #4]
 80072e0:	ab02      	add	r3, sp, #8
 80072e2:	9300      	str	r3, [sp, #0]
 80072e4:	ec47 6b10 	vmov	d0, r6, r7
 80072e8:	4653      	mov	r3, sl
 80072ea:	4622      	mov	r2, r4
 80072ec:	f000 fe84 	bl	8007ff8 <_dtoa_r>
 80072f0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80072f4:	4605      	mov	r5, r0
 80072f6:	d119      	bne.n	800732c <__cvt+0x94>
 80072f8:	f019 0f01 	tst.w	r9, #1
 80072fc:	d00e      	beq.n	800731c <__cvt+0x84>
 80072fe:	eb00 0904 	add.w	r9, r0, r4
 8007302:	2200      	movs	r2, #0
 8007304:	2300      	movs	r3, #0
 8007306:	4630      	mov	r0, r6
 8007308:	4639      	mov	r1, r7
 800730a:	f7f9 fbe5 	bl	8000ad8 <__aeabi_dcmpeq>
 800730e:	b108      	cbz	r0, 8007314 <__cvt+0x7c>
 8007310:	f8cd 900c 	str.w	r9, [sp, #12]
 8007314:	2230      	movs	r2, #48	@ 0x30
 8007316:	9b03      	ldr	r3, [sp, #12]
 8007318:	454b      	cmp	r3, r9
 800731a:	d31e      	bcc.n	800735a <__cvt+0xc2>
 800731c:	9b03      	ldr	r3, [sp, #12]
 800731e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007320:	1b5b      	subs	r3, r3, r5
 8007322:	4628      	mov	r0, r5
 8007324:	6013      	str	r3, [r2, #0]
 8007326:	b004      	add	sp, #16
 8007328:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800732c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007330:	eb00 0904 	add.w	r9, r0, r4
 8007334:	d1e5      	bne.n	8007302 <__cvt+0x6a>
 8007336:	7803      	ldrb	r3, [r0, #0]
 8007338:	2b30      	cmp	r3, #48	@ 0x30
 800733a:	d10a      	bne.n	8007352 <__cvt+0xba>
 800733c:	2200      	movs	r2, #0
 800733e:	2300      	movs	r3, #0
 8007340:	4630      	mov	r0, r6
 8007342:	4639      	mov	r1, r7
 8007344:	f7f9 fbc8 	bl	8000ad8 <__aeabi_dcmpeq>
 8007348:	b918      	cbnz	r0, 8007352 <__cvt+0xba>
 800734a:	f1c4 0401 	rsb	r4, r4, #1
 800734e:	f8ca 4000 	str.w	r4, [sl]
 8007352:	f8da 3000 	ldr.w	r3, [sl]
 8007356:	4499      	add	r9, r3
 8007358:	e7d3      	b.n	8007302 <__cvt+0x6a>
 800735a:	1c59      	adds	r1, r3, #1
 800735c:	9103      	str	r1, [sp, #12]
 800735e:	701a      	strb	r2, [r3, #0]
 8007360:	e7d9      	b.n	8007316 <__cvt+0x7e>

08007362 <__exponent>:
 8007362:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007364:	2900      	cmp	r1, #0
 8007366:	bfba      	itte	lt
 8007368:	4249      	neglt	r1, r1
 800736a:	232d      	movlt	r3, #45	@ 0x2d
 800736c:	232b      	movge	r3, #43	@ 0x2b
 800736e:	2909      	cmp	r1, #9
 8007370:	7002      	strb	r2, [r0, #0]
 8007372:	7043      	strb	r3, [r0, #1]
 8007374:	dd29      	ble.n	80073ca <__exponent+0x68>
 8007376:	f10d 0307 	add.w	r3, sp, #7
 800737a:	461d      	mov	r5, r3
 800737c:	270a      	movs	r7, #10
 800737e:	461a      	mov	r2, r3
 8007380:	fbb1 f6f7 	udiv	r6, r1, r7
 8007384:	fb07 1416 	mls	r4, r7, r6, r1
 8007388:	3430      	adds	r4, #48	@ 0x30
 800738a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800738e:	460c      	mov	r4, r1
 8007390:	2c63      	cmp	r4, #99	@ 0x63
 8007392:	f103 33ff 	add.w	r3, r3, #4294967295
 8007396:	4631      	mov	r1, r6
 8007398:	dcf1      	bgt.n	800737e <__exponent+0x1c>
 800739a:	3130      	adds	r1, #48	@ 0x30
 800739c:	1e94      	subs	r4, r2, #2
 800739e:	f803 1c01 	strb.w	r1, [r3, #-1]
 80073a2:	1c41      	adds	r1, r0, #1
 80073a4:	4623      	mov	r3, r4
 80073a6:	42ab      	cmp	r3, r5
 80073a8:	d30a      	bcc.n	80073c0 <__exponent+0x5e>
 80073aa:	f10d 0309 	add.w	r3, sp, #9
 80073ae:	1a9b      	subs	r3, r3, r2
 80073b0:	42ac      	cmp	r4, r5
 80073b2:	bf88      	it	hi
 80073b4:	2300      	movhi	r3, #0
 80073b6:	3302      	adds	r3, #2
 80073b8:	4403      	add	r3, r0
 80073ba:	1a18      	subs	r0, r3, r0
 80073bc:	b003      	add	sp, #12
 80073be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073c0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80073c4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80073c8:	e7ed      	b.n	80073a6 <__exponent+0x44>
 80073ca:	2330      	movs	r3, #48	@ 0x30
 80073cc:	3130      	adds	r1, #48	@ 0x30
 80073ce:	7083      	strb	r3, [r0, #2]
 80073d0:	70c1      	strb	r1, [r0, #3]
 80073d2:	1d03      	adds	r3, r0, #4
 80073d4:	e7f1      	b.n	80073ba <__exponent+0x58>
	...

080073d8 <_printf_float>:
 80073d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073dc:	b08d      	sub	sp, #52	@ 0x34
 80073de:	460c      	mov	r4, r1
 80073e0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80073e4:	4616      	mov	r6, r2
 80073e6:	461f      	mov	r7, r3
 80073e8:	4605      	mov	r5, r0
 80073ea:	f000 fcf5 	bl	8007dd8 <_localeconv_r>
 80073ee:	6803      	ldr	r3, [r0, #0]
 80073f0:	9304      	str	r3, [sp, #16]
 80073f2:	4618      	mov	r0, r3
 80073f4:	f7f8 ff44 	bl	8000280 <strlen>
 80073f8:	2300      	movs	r3, #0
 80073fa:	930a      	str	r3, [sp, #40]	@ 0x28
 80073fc:	f8d8 3000 	ldr.w	r3, [r8]
 8007400:	9005      	str	r0, [sp, #20]
 8007402:	3307      	adds	r3, #7
 8007404:	f023 0307 	bic.w	r3, r3, #7
 8007408:	f103 0208 	add.w	r2, r3, #8
 800740c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007410:	f8d4 b000 	ldr.w	fp, [r4]
 8007414:	f8c8 2000 	str.w	r2, [r8]
 8007418:	e9d3 8900 	ldrd	r8, r9, [r3]
 800741c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007420:	9307      	str	r3, [sp, #28]
 8007422:	f8cd 8018 	str.w	r8, [sp, #24]
 8007426:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800742a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800742e:	4b9c      	ldr	r3, [pc, #624]	@ (80076a0 <_printf_float+0x2c8>)
 8007430:	f04f 32ff 	mov.w	r2, #4294967295
 8007434:	f7f9 fb82 	bl	8000b3c <__aeabi_dcmpun>
 8007438:	bb70      	cbnz	r0, 8007498 <_printf_float+0xc0>
 800743a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800743e:	4b98      	ldr	r3, [pc, #608]	@ (80076a0 <_printf_float+0x2c8>)
 8007440:	f04f 32ff 	mov.w	r2, #4294967295
 8007444:	f7f9 fb5c 	bl	8000b00 <__aeabi_dcmple>
 8007448:	bb30      	cbnz	r0, 8007498 <_printf_float+0xc0>
 800744a:	2200      	movs	r2, #0
 800744c:	2300      	movs	r3, #0
 800744e:	4640      	mov	r0, r8
 8007450:	4649      	mov	r1, r9
 8007452:	f7f9 fb4b 	bl	8000aec <__aeabi_dcmplt>
 8007456:	b110      	cbz	r0, 800745e <_printf_float+0x86>
 8007458:	232d      	movs	r3, #45	@ 0x2d
 800745a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800745e:	4a91      	ldr	r2, [pc, #580]	@ (80076a4 <_printf_float+0x2cc>)
 8007460:	4b91      	ldr	r3, [pc, #580]	@ (80076a8 <_printf_float+0x2d0>)
 8007462:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007466:	bf94      	ite	ls
 8007468:	4690      	movls	r8, r2
 800746a:	4698      	movhi	r8, r3
 800746c:	2303      	movs	r3, #3
 800746e:	6123      	str	r3, [r4, #16]
 8007470:	f02b 0304 	bic.w	r3, fp, #4
 8007474:	6023      	str	r3, [r4, #0]
 8007476:	f04f 0900 	mov.w	r9, #0
 800747a:	9700      	str	r7, [sp, #0]
 800747c:	4633      	mov	r3, r6
 800747e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007480:	4621      	mov	r1, r4
 8007482:	4628      	mov	r0, r5
 8007484:	f000 f9d2 	bl	800782c <_printf_common>
 8007488:	3001      	adds	r0, #1
 800748a:	f040 808d 	bne.w	80075a8 <_printf_float+0x1d0>
 800748e:	f04f 30ff 	mov.w	r0, #4294967295
 8007492:	b00d      	add	sp, #52	@ 0x34
 8007494:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007498:	4642      	mov	r2, r8
 800749a:	464b      	mov	r3, r9
 800749c:	4640      	mov	r0, r8
 800749e:	4649      	mov	r1, r9
 80074a0:	f7f9 fb4c 	bl	8000b3c <__aeabi_dcmpun>
 80074a4:	b140      	cbz	r0, 80074b8 <_printf_float+0xe0>
 80074a6:	464b      	mov	r3, r9
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	bfbc      	itt	lt
 80074ac:	232d      	movlt	r3, #45	@ 0x2d
 80074ae:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80074b2:	4a7e      	ldr	r2, [pc, #504]	@ (80076ac <_printf_float+0x2d4>)
 80074b4:	4b7e      	ldr	r3, [pc, #504]	@ (80076b0 <_printf_float+0x2d8>)
 80074b6:	e7d4      	b.n	8007462 <_printf_float+0x8a>
 80074b8:	6863      	ldr	r3, [r4, #4]
 80074ba:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80074be:	9206      	str	r2, [sp, #24]
 80074c0:	1c5a      	adds	r2, r3, #1
 80074c2:	d13b      	bne.n	800753c <_printf_float+0x164>
 80074c4:	2306      	movs	r3, #6
 80074c6:	6063      	str	r3, [r4, #4]
 80074c8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80074cc:	2300      	movs	r3, #0
 80074ce:	6022      	str	r2, [r4, #0]
 80074d0:	9303      	str	r3, [sp, #12]
 80074d2:	ab0a      	add	r3, sp, #40	@ 0x28
 80074d4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80074d8:	ab09      	add	r3, sp, #36	@ 0x24
 80074da:	9300      	str	r3, [sp, #0]
 80074dc:	6861      	ldr	r1, [r4, #4]
 80074de:	ec49 8b10 	vmov	d0, r8, r9
 80074e2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80074e6:	4628      	mov	r0, r5
 80074e8:	f7ff fed6 	bl	8007298 <__cvt>
 80074ec:	9b06      	ldr	r3, [sp, #24]
 80074ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80074f0:	2b47      	cmp	r3, #71	@ 0x47
 80074f2:	4680      	mov	r8, r0
 80074f4:	d129      	bne.n	800754a <_printf_float+0x172>
 80074f6:	1cc8      	adds	r0, r1, #3
 80074f8:	db02      	blt.n	8007500 <_printf_float+0x128>
 80074fa:	6863      	ldr	r3, [r4, #4]
 80074fc:	4299      	cmp	r1, r3
 80074fe:	dd41      	ble.n	8007584 <_printf_float+0x1ac>
 8007500:	f1aa 0a02 	sub.w	sl, sl, #2
 8007504:	fa5f fa8a 	uxtb.w	sl, sl
 8007508:	3901      	subs	r1, #1
 800750a:	4652      	mov	r2, sl
 800750c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007510:	9109      	str	r1, [sp, #36]	@ 0x24
 8007512:	f7ff ff26 	bl	8007362 <__exponent>
 8007516:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007518:	1813      	adds	r3, r2, r0
 800751a:	2a01      	cmp	r2, #1
 800751c:	4681      	mov	r9, r0
 800751e:	6123      	str	r3, [r4, #16]
 8007520:	dc02      	bgt.n	8007528 <_printf_float+0x150>
 8007522:	6822      	ldr	r2, [r4, #0]
 8007524:	07d2      	lsls	r2, r2, #31
 8007526:	d501      	bpl.n	800752c <_printf_float+0x154>
 8007528:	3301      	adds	r3, #1
 800752a:	6123      	str	r3, [r4, #16]
 800752c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007530:	2b00      	cmp	r3, #0
 8007532:	d0a2      	beq.n	800747a <_printf_float+0xa2>
 8007534:	232d      	movs	r3, #45	@ 0x2d
 8007536:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800753a:	e79e      	b.n	800747a <_printf_float+0xa2>
 800753c:	9a06      	ldr	r2, [sp, #24]
 800753e:	2a47      	cmp	r2, #71	@ 0x47
 8007540:	d1c2      	bne.n	80074c8 <_printf_float+0xf0>
 8007542:	2b00      	cmp	r3, #0
 8007544:	d1c0      	bne.n	80074c8 <_printf_float+0xf0>
 8007546:	2301      	movs	r3, #1
 8007548:	e7bd      	b.n	80074c6 <_printf_float+0xee>
 800754a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800754e:	d9db      	bls.n	8007508 <_printf_float+0x130>
 8007550:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007554:	d118      	bne.n	8007588 <_printf_float+0x1b0>
 8007556:	2900      	cmp	r1, #0
 8007558:	6863      	ldr	r3, [r4, #4]
 800755a:	dd0b      	ble.n	8007574 <_printf_float+0x19c>
 800755c:	6121      	str	r1, [r4, #16]
 800755e:	b913      	cbnz	r3, 8007566 <_printf_float+0x18e>
 8007560:	6822      	ldr	r2, [r4, #0]
 8007562:	07d0      	lsls	r0, r2, #31
 8007564:	d502      	bpl.n	800756c <_printf_float+0x194>
 8007566:	3301      	adds	r3, #1
 8007568:	440b      	add	r3, r1
 800756a:	6123      	str	r3, [r4, #16]
 800756c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800756e:	f04f 0900 	mov.w	r9, #0
 8007572:	e7db      	b.n	800752c <_printf_float+0x154>
 8007574:	b913      	cbnz	r3, 800757c <_printf_float+0x1a4>
 8007576:	6822      	ldr	r2, [r4, #0]
 8007578:	07d2      	lsls	r2, r2, #31
 800757a:	d501      	bpl.n	8007580 <_printf_float+0x1a8>
 800757c:	3302      	adds	r3, #2
 800757e:	e7f4      	b.n	800756a <_printf_float+0x192>
 8007580:	2301      	movs	r3, #1
 8007582:	e7f2      	b.n	800756a <_printf_float+0x192>
 8007584:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007588:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800758a:	4299      	cmp	r1, r3
 800758c:	db05      	blt.n	800759a <_printf_float+0x1c2>
 800758e:	6823      	ldr	r3, [r4, #0]
 8007590:	6121      	str	r1, [r4, #16]
 8007592:	07d8      	lsls	r0, r3, #31
 8007594:	d5ea      	bpl.n	800756c <_printf_float+0x194>
 8007596:	1c4b      	adds	r3, r1, #1
 8007598:	e7e7      	b.n	800756a <_printf_float+0x192>
 800759a:	2900      	cmp	r1, #0
 800759c:	bfd4      	ite	le
 800759e:	f1c1 0202 	rsble	r2, r1, #2
 80075a2:	2201      	movgt	r2, #1
 80075a4:	4413      	add	r3, r2
 80075a6:	e7e0      	b.n	800756a <_printf_float+0x192>
 80075a8:	6823      	ldr	r3, [r4, #0]
 80075aa:	055a      	lsls	r2, r3, #21
 80075ac:	d407      	bmi.n	80075be <_printf_float+0x1e6>
 80075ae:	6923      	ldr	r3, [r4, #16]
 80075b0:	4642      	mov	r2, r8
 80075b2:	4631      	mov	r1, r6
 80075b4:	4628      	mov	r0, r5
 80075b6:	47b8      	blx	r7
 80075b8:	3001      	adds	r0, #1
 80075ba:	d12b      	bne.n	8007614 <_printf_float+0x23c>
 80075bc:	e767      	b.n	800748e <_printf_float+0xb6>
 80075be:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80075c2:	f240 80dd 	bls.w	8007780 <_printf_float+0x3a8>
 80075c6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80075ca:	2200      	movs	r2, #0
 80075cc:	2300      	movs	r3, #0
 80075ce:	f7f9 fa83 	bl	8000ad8 <__aeabi_dcmpeq>
 80075d2:	2800      	cmp	r0, #0
 80075d4:	d033      	beq.n	800763e <_printf_float+0x266>
 80075d6:	4a37      	ldr	r2, [pc, #220]	@ (80076b4 <_printf_float+0x2dc>)
 80075d8:	2301      	movs	r3, #1
 80075da:	4631      	mov	r1, r6
 80075dc:	4628      	mov	r0, r5
 80075de:	47b8      	blx	r7
 80075e0:	3001      	adds	r0, #1
 80075e2:	f43f af54 	beq.w	800748e <_printf_float+0xb6>
 80075e6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80075ea:	4543      	cmp	r3, r8
 80075ec:	db02      	blt.n	80075f4 <_printf_float+0x21c>
 80075ee:	6823      	ldr	r3, [r4, #0]
 80075f0:	07d8      	lsls	r0, r3, #31
 80075f2:	d50f      	bpl.n	8007614 <_printf_float+0x23c>
 80075f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80075f8:	4631      	mov	r1, r6
 80075fa:	4628      	mov	r0, r5
 80075fc:	47b8      	blx	r7
 80075fe:	3001      	adds	r0, #1
 8007600:	f43f af45 	beq.w	800748e <_printf_float+0xb6>
 8007604:	f04f 0900 	mov.w	r9, #0
 8007608:	f108 38ff 	add.w	r8, r8, #4294967295
 800760c:	f104 0a1a 	add.w	sl, r4, #26
 8007610:	45c8      	cmp	r8, r9
 8007612:	dc09      	bgt.n	8007628 <_printf_float+0x250>
 8007614:	6823      	ldr	r3, [r4, #0]
 8007616:	079b      	lsls	r3, r3, #30
 8007618:	f100 8103 	bmi.w	8007822 <_printf_float+0x44a>
 800761c:	68e0      	ldr	r0, [r4, #12]
 800761e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007620:	4298      	cmp	r0, r3
 8007622:	bfb8      	it	lt
 8007624:	4618      	movlt	r0, r3
 8007626:	e734      	b.n	8007492 <_printf_float+0xba>
 8007628:	2301      	movs	r3, #1
 800762a:	4652      	mov	r2, sl
 800762c:	4631      	mov	r1, r6
 800762e:	4628      	mov	r0, r5
 8007630:	47b8      	blx	r7
 8007632:	3001      	adds	r0, #1
 8007634:	f43f af2b 	beq.w	800748e <_printf_float+0xb6>
 8007638:	f109 0901 	add.w	r9, r9, #1
 800763c:	e7e8      	b.n	8007610 <_printf_float+0x238>
 800763e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007640:	2b00      	cmp	r3, #0
 8007642:	dc39      	bgt.n	80076b8 <_printf_float+0x2e0>
 8007644:	4a1b      	ldr	r2, [pc, #108]	@ (80076b4 <_printf_float+0x2dc>)
 8007646:	2301      	movs	r3, #1
 8007648:	4631      	mov	r1, r6
 800764a:	4628      	mov	r0, r5
 800764c:	47b8      	blx	r7
 800764e:	3001      	adds	r0, #1
 8007650:	f43f af1d 	beq.w	800748e <_printf_float+0xb6>
 8007654:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007658:	ea59 0303 	orrs.w	r3, r9, r3
 800765c:	d102      	bne.n	8007664 <_printf_float+0x28c>
 800765e:	6823      	ldr	r3, [r4, #0]
 8007660:	07d9      	lsls	r1, r3, #31
 8007662:	d5d7      	bpl.n	8007614 <_printf_float+0x23c>
 8007664:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007668:	4631      	mov	r1, r6
 800766a:	4628      	mov	r0, r5
 800766c:	47b8      	blx	r7
 800766e:	3001      	adds	r0, #1
 8007670:	f43f af0d 	beq.w	800748e <_printf_float+0xb6>
 8007674:	f04f 0a00 	mov.w	sl, #0
 8007678:	f104 0b1a 	add.w	fp, r4, #26
 800767c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800767e:	425b      	negs	r3, r3
 8007680:	4553      	cmp	r3, sl
 8007682:	dc01      	bgt.n	8007688 <_printf_float+0x2b0>
 8007684:	464b      	mov	r3, r9
 8007686:	e793      	b.n	80075b0 <_printf_float+0x1d8>
 8007688:	2301      	movs	r3, #1
 800768a:	465a      	mov	r2, fp
 800768c:	4631      	mov	r1, r6
 800768e:	4628      	mov	r0, r5
 8007690:	47b8      	blx	r7
 8007692:	3001      	adds	r0, #1
 8007694:	f43f aefb 	beq.w	800748e <_printf_float+0xb6>
 8007698:	f10a 0a01 	add.w	sl, sl, #1
 800769c:	e7ee      	b.n	800767c <_printf_float+0x2a4>
 800769e:	bf00      	nop
 80076a0:	7fefffff 	.word	0x7fefffff
 80076a4:	0800ad58 	.word	0x0800ad58
 80076a8:	0800ad5c 	.word	0x0800ad5c
 80076ac:	0800ad60 	.word	0x0800ad60
 80076b0:	0800ad64 	.word	0x0800ad64
 80076b4:	0800ad68 	.word	0x0800ad68
 80076b8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80076ba:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80076be:	4553      	cmp	r3, sl
 80076c0:	bfa8      	it	ge
 80076c2:	4653      	movge	r3, sl
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	4699      	mov	r9, r3
 80076c8:	dc36      	bgt.n	8007738 <_printf_float+0x360>
 80076ca:	f04f 0b00 	mov.w	fp, #0
 80076ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80076d2:	f104 021a 	add.w	r2, r4, #26
 80076d6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80076d8:	9306      	str	r3, [sp, #24]
 80076da:	eba3 0309 	sub.w	r3, r3, r9
 80076de:	455b      	cmp	r3, fp
 80076e0:	dc31      	bgt.n	8007746 <_printf_float+0x36e>
 80076e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076e4:	459a      	cmp	sl, r3
 80076e6:	dc3a      	bgt.n	800775e <_printf_float+0x386>
 80076e8:	6823      	ldr	r3, [r4, #0]
 80076ea:	07da      	lsls	r2, r3, #31
 80076ec:	d437      	bmi.n	800775e <_printf_float+0x386>
 80076ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076f0:	ebaa 0903 	sub.w	r9, sl, r3
 80076f4:	9b06      	ldr	r3, [sp, #24]
 80076f6:	ebaa 0303 	sub.w	r3, sl, r3
 80076fa:	4599      	cmp	r9, r3
 80076fc:	bfa8      	it	ge
 80076fe:	4699      	movge	r9, r3
 8007700:	f1b9 0f00 	cmp.w	r9, #0
 8007704:	dc33      	bgt.n	800776e <_printf_float+0x396>
 8007706:	f04f 0800 	mov.w	r8, #0
 800770a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800770e:	f104 0b1a 	add.w	fp, r4, #26
 8007712:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007714:	ebaa 0303 	sub.w	r3, sl, r3
 8007718:	eba3 0309 	sub.w	r3, r3, r9
 800771c:	4543      	cmp	r3, r8
 800771e:	f77f af79 	ble.w	8007614 <_printf_float+0x23c>
 8007722:	2301      	movs	r3, #1
 8007724:	465a      	mov	r2, fp
 8007726:	4631      	mov	r1, r6
 8007728:	4628      	mov	r0, r5
 800772a:	47b8      	blx	r7
 800772c:	3001      	adds	r0, #1
 800772e:	f43f aeae 	beq.w	800748e <_printf_float+0xb6>
 8007732:	f108 0801 	add.w	r8, r8, #1
 8007736:	e7ec      	b.n	8007712 <_printf_float+0x33a>
 8007738:	4642      	mov	r2, r8
 800773a:	4631      	mov	r1, r6
 800773c:	4628      	mov	r0, r5
 800773e:	47b8      	blx	r7
 8007740:	3001      	adds	r0, #1
 8007742:	d1c2      	bne.n	80076ca <_printf_float+0x2f2>
 8007744:	e6a3      	b.n	800748e <_printf_float+0xb6>
 8007746:	2301      	movs	r3, #1
 8007748:	4631      	mov	r1, r6
 800774a:	4628      	mov	r0, r5
 800774c:	9206      	str	r2, [sp, #24]
 800774e:	47b8      	blx	r7
 8007750:	3001      	adds	r0, #1
 8007752:	f43f ae9c 	beq.w	800748e <_printf_float+0xb6>
 8007756:	9a06      	ldr	r2, [sp, #24]
 8007758:	f10b 0b01 	add.w	fp, fp, #1
 800775c:	e7bb      	b.n	80076d6 <_printf_float+0x2fe>
 800775e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007762:	4631      	mov	r1, r6
 8007764:	4628      	mov	r0, r5
 8007766:	47b8      	blx	r7
 8007768:	3001      	adds	r0, #1
 800776a:	d1c0      	bne.n	80076ee <_printf_float+0x316>
 800776c:	e68f      	b.n	800748e <_printf_float+0xb6>
 800776e:	9a06      	ldr	r2, [sp, #24]
 8007770:	464b      	mov	r3, r9
 8007772:	4442      	add	r2, r8
 8007774:	4631      	mov	r1, r6
 8007776:	4628      	mov	r0, r5
 8007778:	47b8      	blx	r7
 800777a:	3001      	adds	r0, #1
 800777c:	d1c3      	bne.n	8007706 <_printf_float+0x32e>
 800777e:	e686      	b.n	800748e <_printf_float+0xb6>
 8007780:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007784:	f1ba 0f01 	cmp.w	sl, #1
 8007788:	dc01      	bgt.n	800778e <_printf_float+0x3b6>
 800778a:	07db      	lsls	r3, r3, #31
 800778c:	d536      	bpl.n	80077fc <_printf_float+0x424>
 800778e:	2301      	movs	r3, #1
 8007790:	4642      	mov	r2, r8
 8007792:	4631      	mov	r1, r6
 8007794:	4628      	mov	r0, r5
 8007796:	47b8      	blx	r7
 8007798:	3001      	adds	r0, #1
 800779a:	f43f ae78 	beq.w	800748e <_printf_float+0xb6>
 800779e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80077a2:	4631      	mov	r1, r6
 80077a4:	4628      	mov	r0, r5
 80077a6:	47b8      	blx	r7
 80077a8:	3001      	adds	r0, #1
 80077aa:	f43f ae70 	beq.w	800748e <_printf_float+0xb6>
 80077ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80077b2:	2200      	movs	r2, #0
 80077b4:	2300      	movs	r3, #0
 80077b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80077ba:	f7f9 f98d 	bl	8000ad8 <__aeabi_dcmpeq>
 80077be:	b9c0      	cbnz	r0, 80077f2 <_printf_float+0x41a>
 80077c0:	4653      	mov	r3, sl
 80077c2:	f108 0201 	add.w	r2, r8, #1
 80077c6:	4631      	mov	r1, r6
 80077c8:	4628      	mov	r0, r5
 80077ca:	47b8      	blx	r7
 80077cc:	3001      	adds	r0, #1
 80077ce:	d10c      	bne.n	80077ea <_printf_float+0x412>
 80077d0:	e65d      	b.n	800748e <_printf_float+0xb6>
 80077d2:	2301      	movs	r3, #1
 80077d4:	465a      	mov	r2, fp
 80077d6:	4631      	mov	r1, r6
 80077d8:	4628      	mov	r0, r5
 80077da:	47b8      	blx	r7
 80077dc:	3001      	adds	r0, #1
 80077de:	f43f ae56 	beq.w	800748e <_printf_float+0xb6>
 80077e2:	f108 0801 	add.w	r8, r8, #1
 80077e6:	45d0      	cmp	r8, sl
 80077e8:	dbf3      	blt.n	80077d2 <_printf_float+0x3fa>
 80077ea:	464b      	mov	r3, r9
 80077ec:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80077f0:	e6df      	b.n	80075b2 <_printf_float+0x1da>
 80077f2:	f04f 0800 	mov.w	r8, #0
 80077f6:	f104 0b1a 	add.w	fp, r4, #26
 80077fa:	e7f4      	b.n	80077e6 <_printf_float+0x40e>
 80077fc:	2301      	movs	r3, #1
 80077fe:	4642      	mov	r2, r8
 8007800:	e7e1      	b.n	80077c6 <_printf_float+0x3ee>
 8007802:	2301      	movs	r3, #1
 8007804:	464a      	mov	r2, r9
 8007806:	4631      	mov	r1, r6
 8007808:	4628      	mov	r0, r5
 800780a:	47b8      	blx	r7
 800780c:	3001      	adds	r0, #1
 800780e:	f43f ae3e 	beq.w	800748e <_printf_float+0xb6>
 8007812:	f108 0801 	add.w	r8, r8, #1
 8007816:	68e3      	ldr	r3, [r4, #12]
 8007818:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800781a:	1a5b      	subs	r3, r3, r1
 800781c:	4543      	cmp	r3, r8
 800781e:	dcf0      	bgt.n	8007802 <_printf_float+0x42a>
 8007820:	e6fc      	b.n	800761c <_printf_float+0x244>
 8007822:	f04f 0800 	mov.w	r8, #0
 8007826:	f104 0919 	add.w	r9, r4, #25
 800782a:	e7f4      	b.n	8007816 <_printf_float+0x43e>

0800782c <_printf_common>:
 800782c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007830:	4616      	mov	r6, r2
 8007832:	4698      	mov	r8, r3
 8007834:	688a      	ldr	r2, [r1, #8]
 8007836:	690b      	ldr	r3, [r1, #16]
 8007838:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800783c:	4293      	cmp	r3, r2
 800783e:	bfb8      	it	lt
 8007840:	4613      	movlt	r3, r2
 8007842:	6033      	str	r3, [r6, #0]
 8007844:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007848:	4607      	mov	r7, r0
 800784a:	460c      	mov	r4, r1
 800784c:	b10a      	cbz	r2, 8007852 <_printf_common+0x26>
 800784e:	3301      	adds	r3, #1
 8007850:	6033      	str	r3, [r6, #0]
 8007852:	6823      	ldr	r3, [r4, #0]
 8007854:	0699      	lsls	r1, r3, #26
 8007856:	bf42      	ittt	mi
 8007858:	6833      	ldrmi	r3, [r6, #0]
 800785a:	3302      	addmi	r3, #2
 800785c:	6033      	strmi	r3, [r6, #0]
 800785e:	6825      	ldr	r5, [r4, #0]
 8007860:	f015 0506 	ands.w	r5, r5, #6
 8007864:	d106      	bne.n	8007874 <_printf_common+0x48>
 8007866:	f104 0a19 	add.w	sl, r4, #25
 800786a:	68e3      	ldr	r3, [r4, #12]
 800786c:	6832      	ldr	r2, [r6, #0]
 800786e:	1a9b      	subs	r3, r3, r2
 8007870:	42ab      	cmp	r3, r5
 8007872:	dc26      	bgt.n	80078c2 <_printf_common+0x96>
 8007874:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007878:	6822      	ldr	r2, [r4, #0]
 800787a:	3b00      	subs	r3, #0
 800787c:	bf18      	it	ne
 800787e:	2301      	movne	r3, #1
 8007880:	0692      	lsls	r2, r2, #26
 8007882:	d42b      	bmi.n	80078dc <_printf_common+0xb0>
 8007884:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007888:	4641      	mov	r1, r8
 800788a:	4638      	mov	r0, r7
 800788c:	47c8      	blx	r9
 800788e:	3001      	adds	r0, #1
 8007890:	d01e      	beq.n	80078d0 <_printf_common+0xa4>
 8007892:	6823      	ldr	r3, [r4, #0]
 8007894:	6922      	ldr	r2, [r4, #16]
 8007896:	f003 0306 	and.w	r3, r3, #6
 800789a:	2b04      	cmp	r3, #4
 800789c:	bf02      	ittt	eq
 800789e:	68e5      	ldreq	r5, [r4, #12]
 80078a0:	6833      	ldreq	r3, [r6, #0]
 80078a2:	1aed      	subeq	r5, r5, r3
 80078a4:	68a3      	ldr	r3, [r4, #8]
 80078a6:	bf0c      	ite	eq
 80078a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80078ac:	2500      	movne	r5, #0
 80078ae:	4293      	cmp	r3, r2
 80078b0:	bfc4      	itt	gt
 80078b2:	1a9b      	subgt	r3, r3, r2
 80078b4:	18ed      	addgt	r5, r5, r3
 80078b6:	2600      	movs	r6, #0
 80078b8:	341a      	adds	r4, #26
 80078ba:	42b5      	cmp	r5, r6
 80078bc:	d11a      	bne.n	80078f4 <_printf_common+0xc8>
 80078be:	2000      	movs	r0, #0
 80078c0:	e008      	b.n	80078d4 <_printf_common+0xa8>
 80078c2:	2301      	movs	r3, #1
 80078c4:	4652      	mov	r2, sl
 80078c6:	4641      	mov	r1, r8
 80078c8:	4638      	mov	r0, r7
 80078ca:	47c8      	blx	r9
 80078cc:	3001      	adds	r0, #1
 80078ce:	d103      	bne.n	80078d8 <_printf_common+0xac>
 80078d0:	f04f 30ff 	mov.w	r0, #4294967295
 80078d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078d8:	3501      	adds	r5, #1
 80078da:	e7c6      	b.n	800786a <_printf_common+0x3e>
 80078dc:	18e1      	adds	r1, r4, r3
 80078de:	1c5a      	adds	r2, r3, #1
 80078e0:	2030      	movs	r0, #48	@ 0x30
 80078e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80078e6:	4422      	add	r2, r4
 80078e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80078ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80078f0:	3302      	adds	r3, #2
 80078f2:	e7c7      	b.n	8007884 <_printf_common+0x58>
 80078f4:	2301      	movs	r3, #1
 80078f6:	4622      	mov	r2, r4
 80078f8:	4641      	mov	r1, r8
 80078fa:	4638      	mov	r0, r7
 80078fc:	47c8      	blx	r9
 80078fe:	3001      	adds	r0, #1
 8007900:	d0e6      	beq.n	80078d0 <_printf_common+0xa4>
 8007902:	3601      	adds	r6, #1
 8007904:	e7d9      	b.n	80078ba <_printf_common+0x8e>
	...

08007908 <_printf_i>:
 8007908:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800790c:	7e0f      	ldrb	r7, [r1, #24]
 800790e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007910:	2f78      	cmp	r7, #120	@ 0x78
 8007912:	4691      	mov	r9, r2
 8007914:	4680      	mov	r8, r0
 8007916:	460c      	mov	r4, r1
 8007918:	469a      	mov	sl, r3
 800791a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800791e:	d807      	bhi.n	8007930 <_printf_i+0x28>
 8007920:	2f62      	cmp	r7, #98	@ 0x62
 8007922:	d80a      	bhi.n	800793a <_printf_i+0x32>
 8007924:	2f00      	cmp	r7, #0
 8007926:	f000 80d2 	beq.w	8007ace <_printf_i+0x1c6>
 800792a:	2f58      	cmp	r7, #88	@ 0x58
 800792c:	f000 80b9 	beq.w	8007aa2 <_printf_i+0x19a>
 8007930:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007934:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007938:	e03a      	b.n	80079b0 <_printf_i+0xa8>
 800793a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800793e:	2b15      	cmp	r3, #21
 8007940:	d8f6      	bhi.n	8007930 <_printf_i+0x28>
 8007942:	a101      	add	r1, pc, #4	@ (adr r1, 8007948 <_printf_i+0x40>)
 8007944:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007948:	080079a1 	.word	0x080079a1
 800794c:	080079b5 	.word	0x080079b5
 8007950:	08007931 	.word	0x08007931
 8007954:	08007931 	.word	0x08007931
 8007958:	08007931 	.word	0x08007931
 800795c:	08007931 	.word	0x08007931
 8007960:	080079b5 	.word	0x080079b5
 8007964:	08007931 	.word	0x08007931
 8007968:	08007931 	.word	0x08007931
 800796c:	08007931 	.word	0x08007931
 8007970:	08007931 	.word	0x08007931
 8007974:	08007ab5 	.word	0x08007ab5
 8007978:	080079df 	.word	0x080079df
 800797c:	08007a6f 	.word	0x08007a6f
 8007980:	08007931 	.word	0x08007931
 8007984:	08007931 	.word	0x08007931
 8007988:	08007ad7 	.word	0x08007ad7
 800798c:	08007931 	.word	0x08007931
 8007990:	080079df 	.word	0x080079df
 8007994:	08007931 	.word	0x08007931
 8007998:	08007931 	.word	0x08007931
 800799c:	08007a77 	.word	0x08007a77
 80079a0:	6833      	ldr	r3, [r6, #0]
 80079a2:	1d1a      	adds	r2, r3, #4
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	6032      	str	r2, [r6, #0]
 80079a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80079ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80079b0:	2301      	movs	r3, #1
 80079b2:	e09d      	b.n	8007af0 <_printf_i+0x1e8>
 80079b4:	6833      	ldr	r3, [r6, #0]
 80079b6:	6820      	ldr	r0, [r4, #0]
 80079b8:	1d19      	adds	r1, r3, #4
 80079ba:	6031      	str	r1, [r6, #0]
 80079bc:	0606      	lsls	r6, r0, #24
 80079be:	d501      	bpl.n	80079c4 <_printf_i+0xbc>
 80079c0:	681d      	ldr	r5, [r3, #0]
 80079c2:	e003      	b.n	80079cc <_printf_i+0xc4>
 80079c4:	0645      	lsls	r5, r0, #25
 80079c6:	d5fb      	bpl.n	80079c0 <_printf_i+0xb8>
 80079c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80079cc:	2d00      	cmp	r5, #0
 80079ce:	da03      	bge.n	80079d8 <_printf_i+0xd0>
 80079d0:	232d      	movs	r3, #45	@ 0x2d
 80079d2:	426d      	negs	r5, r5
 80079d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80079d8:	4859      	ldr	r0, [pc, #356]	@ (8007b40 <_printf_i+0x238>)
 80079da:	230a      	movs	r3, #10
 80079dc:	e011      	b.n	8007a02 <_printf_i+0xfa>
 80079de:	6821      	ldr	r1, [r4, #0]
 80079e0:	6833      	ldr	r3, [r6, #0]
 80079e2:	0608      	lsls	r0, r1, #24
 80079e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80079e8:	d402      	bmi.n	80079f0 <_printf_i+0xe8>
 80079ea:	0649      	lsls	r1, r1, #25
 80079ec:	bf48      	it	mi
 80079ee:	b2ad      	uxthmi	r5, r5
 80079f0:	2f6f      	cmp	r7, #111	@ 0x6f
 80079f2:	4853      	ldr	r0, [pc, #332]	@ (8007b40 <_printf_i+0x238>)
 80079f4:	6033      	str	r3, [r6, #0]
 80079f6:	bf14      	ite	ne
 80079f8:	230a      	movne	r3, #10
 80079fa:	2308      	moveq	r3, #8
 80079fc:	2100      	movs	r1, #0
 80079fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007a02:	6866      	ldr	r6, [r4, #4]
 8007a04:	60a6      	str	r6, [r4, #8]
 8007a06:	2e00      	cmp	r6, #0
 8007a08:	bfa2      	ittt	ge
 8007a0a:	6821      	ldrge	r1, [r4, #0]
 8007a0c:	f021 0104 	bicge.w	r1, r1, #4
 8007a10:	6021      	strge	r1, [r4, #0]
 8007a12:	b90d      	cbnz	r5, 8007a18 <_printf_i+0x110>
 8007a14:	2e00      	cmp	r6, #0
 8007a16:	d04b      	beq.n	8007ab0 <_printf_i+0x1a8>
 8007a18:	4616      	mov	r6, r2
 8007a1a:	fbb5 f1f3 	udiv	r1, r5, r3
 8007a1e:	fb03 5711 	mls	r7, r3, r1, r5
 8007a22:	5dc7      	ldrb	r7, [r0, r7]
 8007a24:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007a28:	462f      	mov	r7, r5
 8007a2a:	42bb      	cmp	r3, r7
 8007a2c:	460d      	mov	r5, r1
 8007a2e:	d9f4      	bls.n	8007a1a <_printf_i+0x112>
 8007a30:	2b08      	cmp	r3, #8
 8007a32:	d10b      	bne.n	8007a4c <_printf_i+0x144>
 8007a34:	6823      	ldr	r3, [r4, #0]
 8007a36:	07df      	lsls	r7, r3, #31
 8007a38:	d508      	bpl.n	8007a4c <_printf_i+0x144>
 8007a3a:	6923      	ldr	r3, [r4, #16]
 8007a3c:	6861      	ldr	r1, [r4, #4]
 8007a3e:	4299      	cmp	r1, r3
 8007a40:	bfde      	ittt	le
 8007a42:	2330      	movle	r3, #48	@ 0x30
 8007a44:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007a48:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007a4c:	1b92      	subs	r2, r2, r6
 8007a4e:	6122      	str	r2, [r4, #16]
 8007a50:	f8cd a000 	str.w	sl, [sp]
 8007a54:	464b      	mov	r3, r9
 8007a56:	aa03      	add	r2, sp, #12
 8007a58:	4621      	mov	r1, r4
 8007a5a:	4640      	mov	r0, r8
 8007a5c:	f7ff fee6 	bl	800782c <_printf_common>
 8007a60:	3001      	adds	r0, #1
 8007a62:	d14a      	bne.n	8007afa <_printf_i+0x1f2>
 8007a64:	f04f 30ff 	mov.w	r0, #4294967295
 8007a68:	b004      	add	sp, #16
 8007a6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a6e:	6823      	ldr	r3, [r4, #0]
 8007a70:	f043 0320 	orr.w	r3, r3, #32
 8007a74:	6023      	str	r3, [r4, #0]
 8007a76:	4833      	ldr	r0, [pc, #204]	@ (8007b44 <_printf_i+0x23c>)
 8007a78:	2778      	movs	r7, #120	@ 0x78
 8007a7a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007a7e:	6823      	ldr	r3, [r4, #0]
 8007a80:	6831      	ldr	r1, [r6, #0]
 8007a82:	061f      	lsls	r7, r3, #24
 8007a84:	f851 5b04 	ldr.w	r5, [r1], #4
 8007a88:	d402      	bmi.n	8007a90 <_printf_i+0x188>
 8007a8a:	065f      	lsls	r7, r3, #25
 8007a8c:	bf48      	it	mi
 8007a8e:	b2ad      	uxthmi	r5, r5
 8007a90:	6031      	str	r1, [r6, #0]
 8007a92:	07d9      	lsls	r1, r3, #31
 8007a94:	bf44      	itt	mi
 8007a96:	f043 0320 	orrmi.w	r3, r3, #32
 8007a9a:	6023      	strmi	r3, [r4, #0]
 8007a9c:	b11d      	cbz	r5, 8007aa6 <_printf_i+0x19e>
 8007a9e:	2310      	movs	r3, #16
 8007aa0:	e7ac      	b.n	80079fc <_printf_i+0xf4>
 8007aa2:	4827      	ldr	r0, [pc, #156]	@ (8007b40 <_printf_i+0x238>)
 8007aa4:	e7e9      	b.n	8007a7a <_printf_i+0x172>
 8007aa6:	6823      	ldr	r3, [r4, #0]
 8007aa8:	f023 0320 	bic.w	r3, r3, #32
 8007aac:	6023      	str	r3, [r4, #0]
 8007aae:	e7f6      	b.n	8007a9e <_printf_i+0x196>
 8007ab0:	4616      	mov	r6, r2
 8007ab2:	e7bd      	b.n	8007a30 <_printf_i+0x128>
 8007ab4:	6833      	ldr	r3, [r6, #0]
 8007ab6:	6825      	ldr	r5, [r4, #0]
 8007ab8:	6961      	ldr	r1, [r4, #20]
 8007aba:	1d18      	adds	r0, r3, #4
 8007abc:	6030      	str	r0, [r6, #0]
 8007abe:	062e      	lsls	r6, r5, #24
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	d501      	bpl.n	8007ac8 <_printf_i+0x1c0>
 8007ac4:	6019      	str	r1, [r3, #0]
 8007ac6:	e002      	b.n	8007ace <_printf_i+0x1c6>
 8007ac8:	0668      	lsls	r0, r5, #25
 8007aca:	d5fb      	bpl.n	8007ac4 <_printf_i+0x1bc>
 8007acc:	8019      	strh	r1, [r3, #0]
 8007ace:	2300      	movs	r3, #0
 8007ad0:	6123      	str	r3, [r4, #16]
 8007ad2:	4616      	mov	r6, r2
 8007ad4:	e7bc      	b.n	8007a50 <_printf_i+0x148>
 8007ad6:	6833      	ldr	r3, [r6, #0]
 8007ad8:	1d1a      	adds	r2, r3, #4
 8007ada:	6032      	str	r2, [r6, #0]
 8007adc:	681e      	ldr	r6, [r3, #0]
 8007ade:	6862      	ldr	r2, [r4, #4]
 8007ae0:	2100      	movs	r1, #0
 8007ae2:	4630      	mov	r0, r6
 8007ae4:	f7f8 fb7c 	bl	80001e0 <memchr>
 8007ae8:	b108      	cbz	r0, 8007aee <_printf_i+0x1e6>
 8007aea:	1b80      	subs	r0, r0, r6
 8007aec:	6060      	str	r0, [r4, #4]
 8007aee:	6863      	ldr	r3, [r4, #4]
 8007af0:	6123      	str	r3, [r4, #16]
 8007af2:	2300      	movs	r3, #0
 8007af4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007af8:	e7aa      	b.n	8007a50 <_printf_i+0x148>
 8007afa:	6923      	ldr	r3, [r4, #16]
 8007afc:	4632      	mov	r2, r6
 8007afe:	4649      	mov	r1, r9
 8007b00:	4640      	mov	r0, r8
 8007b02:	47d0      	blx	sl
 8007b04:	3001      	adds	r0, #1
 8007b06:	d0ad      	beq.n	8007a64 <_printf_i+0x15c>
 8007b08:	6823      	ldr	r3, [r4, #0]
 8007b0a:	079b      	lsls	r3, r3, #30
 8007b0c:	d413      	bmi.n	8007b36 <_printf_i+0x22e>
 8007b0e:	68e0      	ldr	r0, [r4, #12]
 8007b10:	9b03      	ldr	r3, [sp, #12]
 8007b12:	4298      	cmp	r0, r3
 8007b14:	bfb8      	it	lt
 8007b16:	4618      	movlt	r0, r3
 8007b18:	e7a6      	b.n	8007a68 <_printf_i+0x160>
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	4632      	mov	r2, r6
 8007b1e:	4649      	mov	r1, r9
 8007b20:	4640      	mov	r0, r8
 8007b22:	47d0      	blx	sl
 8007b24:	3001      	adds	r0, #1
 8007b26:	d09d      	beq.n	8007a64 <_printf_i+0x15c>
 8007b28:	3501      	adds	r5, #1
 8007b2a:	68e3      	ldr	r3, [r4, #12]
 8007b2c:	9903      	ldr	r1, [sp, #12]
 8007b2e:	1a5b      	subs	r3, r3, r1
 8007b30:	42ab      	cmp	r3, r5
 8007b32:	dcf2      	bgt.n	8007b1a <_printf_i+0x212>
 8007b34:	e7eb      	b.n	8007b0e <_printf_i+0x206>
 8007b36:	2500      	movs	r5, #0
 8007b38:	f104 0619 	add.w	r6, r4, #25
 8007b3c:	e7f5      	b.n	8007b2a <_printf_i+0x222>
 8007b3e:	bf00      	nop
 8007b40:	0800ad6a 	.word	0x0800ad6a
 8007b44:	0800ad7b 	.word	0x0800ad7b

08007b48 <std>:
 8007b48:	2300      	movs	r3, #0
 8007b4a:	b510      	push	{r4, lr}
 8007b4c:	4604      	mov	r4, r0
 8007b4e:	e9c0 3300 	strd	r3, r3, [r0]
 8007b52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007b56:	6083      	str	r3, [r0, #8]
 8007b58:	8181      	strh	r1, [r0, #12]
 8007b5a:	6643      	str	r3, [r0, #100]	@ 0x64
 8007b5c:	81c2      	strh	r2, [r0, #14]
 8007b5e:	6183      	str	r3, [r0, #24]
 8007b60:	4619      	mov	r1, r3
 8007b62:	2208      	movs	r2, #8
 8007b64:	305c      	adds	r0, #92	@ 0x5c
 8007b66:	f000 f92e 	bl	8007dc6 <memset>
 8007b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8007ba0 <std+0x58>)
 8007b6c:	6263      	str	r3, [r4, #36]	@ 0x24
 8007b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8007ba4 <std+0x5c>)
 8007b70:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007b72:	4b0d      	ldr	r3, [pc, #52]	@ (8007ba8 <std+0x60>)
 8007b74:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007b76:	4b0d      	ldr	r3, [pc, #52]	@ (8007bac <std+0x64>)
 8007b78:	6323      	str	r3, [r4, #48]	@ 0x30
 8007b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8007bb0 <std+0x68>)
 8007b7c:	6224      	str	r4, [r4, #32]
 8007b7e:	429c      	cmp	r4, r3
 8007b80:	d006      	beq.n	8007b90 <std+0x48>
 8007b82:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007b86:	4294      	cmp	r4, r2
 8007b88:	d002      	beq.n	8007b90 <std+0x48>
 8007b8a:	33d0      	adds	r3, #208	@ 0xd0
 8007b8c:	429c      	cmp	r4, r3
 8007b8e:	d105      	bne.n	8007b9c <std+0x54>
 8007b90:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007b94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b98:	f000 b992 	b.w	8007ec0 <__retarget_lock_init_recursive>
 8007b9c:	bd10      	pop	{r4, pc}
 8007b9e:	bf00      	nop
 8007ba0:	08007d0d 	.word	0x08007d0d
 8007ba4:	08007d2f 	.word	0x08007d2f
 8007ba8:	08007d67 	.word	0x08007d67
 8007bac:	08007d8b 	.word	0x08007d8b
 8007bb0:	20000828 	.word	0x20000828

08007bb4 <stdio_exit_handler>:
 8007bb4:	4a02      	ldr	r2, [pc, #8]	@ (8007bc0 <stdio_exit_handler+0xc>)
 8007bb6:	4903      	ldr	r1, [pc, #12]	@ (8007bc4 <stdio_exit_handler+0x10>)
 8007bb8:	4803      	ldr	r0, [pc, #12]	@ (8007bc8 <stdio_exit_handler+0x14>)
 8007bba:	f000 b869 	b.w	8007c90 <_fwalk_sglue>
 8007bbe:	bf00      	nop
 8007bc0:	20000010 	.word	0x20000010
 8007bc4:	0800983d 	.word	0x0800983d
 8007bc8:	20000020 	.word	0x20000020

08007bcc <cleanup_stdio>:
 8007bcc:	6841      	ldr	r1, [r0, #4]
 8007bce:	4b0c      	ldr	r3, [pc, #48]	@ (8007c00 <cleanup_stdio+0x34>)
 8007bd0:	4299      	cmp	r1, r3
 8007bd2:	b510      	push	{r4, lr}
 8007bd4:	4604      	mov	r4, r0
 8007bd6:	d001      	beq.n	8007bdc <cleanup_stdio+0x10>
 8007bd8:	f001 fe30 	bl	800983c <_fflush_r>
 8007bdc:	68a1      	ldr	r1, [r4, #8]
 8007bde:	4b09      	ldr	r3, [pc, #36]	@ (8007c04 <cleanup_stdio+0x38>)
 8007be0:	4299      	cmp	r1, r3
 8007be2:	d002      	beq.n	8007bea <cleanup_stdio+0x1e>
 8007be4:	4620      	mov	r0, r4
 8007be6:	f001 fe29 	bl	800983c <_fflush_r>
 8007bea:	68e1      	ldr	r1, [r4, #12]
 8007bec:	4b06      	ldr	r3, [pc, #24]	@ (8007c08 <cleanup_stdio+0x3c>)
 8007bee:	4299      	cmp	r1, r3
 8007bf0:	d004      	beq.n	8007bfc <cleanup_stdio+0x30>
 8007bf2:	4620      	mov	r0, r4
 8007bf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bf8:	f001 be20 	b.w	800983c <_fflush_r>
 8007bfc:	bd10      	pop	{r4, pc}
 8007bfe:	bf00      	nop
 8007c00:	20000828 	.word	0x20000828
 8007c04:	20000890 	.word	0x20000890
 8007c08:	200008f8 	.word	0x200008f8

08007c0c <global_stdio_init.part.0>:
 8007c0c:	b510      	push	{r4, lr}
 8007c0e:	4b0b      	ldr	r3, [pc, #44]	@ (8007c3c <global_stdio_init.part.0+0x30>)
 8007c10:	4c0b      	ldr	r4, [pc, #44]	@ (8007c40 <global_stdio_init.part.0+0x34>)
 8007c12:	4a0c      	ldr	r2, [pc, #48]	@ (8007c44 <global_stdio_init.part.0+0x38>)
 8007c14:	601a      	str	r2, [r3, #0]
 8007c16:	4620      	mov	r0, r4
 8007c18:	2200      	movs	r2, #0
 8007c1a:	2104      	movs	r1, #4
 8007c1c:	f7ff ff94 	bl	8007b48 <std>
 8007c20:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007c24:	2201      	movs	r2, #1
 8007c26:	2109      	movs	r1, #9
 8007c28:	f7ff ff8e 	bl	8007b48 <std>
 8007c2c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007c30:	2202      	movs	r2, #2
 8007c32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c36:	2112      	movs	r1, #18
 8007c38:	f7ff bf86 	b.w	8007b48 <std>
 8007c3c:	20000960 	.word	0x20000960
 8007c40:	20000828 	.word	0x20000828
 8007c44:	08007bb5 	.word	0x08007bb5

08007c48 <__sfp_lock_acquire>:
 8007c48:	4801      	ldr	r0, [pc, #4]	@ (8007c50 <__sfp_lock_acquire+0x8>)
 8007c4a:	f000 b93a 	b.w	8007ec2 <__retarget_lock_acquire_recursive>
 8007c4e:	bf00      	nop
 8007c50:	20000969 	.word	0x20000969

08007c54 <__sfp_lock_release>:
 8007c54:	4801      	ldr	r0, [pc, #4]	@ (8007c5c <__sfp_lock_release+0x8>)
 8007c56:	f000 b935 	b.w	8007ec4 <__retarget_lock_release_recursive>
 8007c5a:	bf00      	nop
 8007c5c:	20000969 	.word	0x20000969

08007c60 <__sinit>:
 8007c60:	b510      	push	{r4, lr}
 8007c62:	4604      	mov	r4, r0
 8007c64:	f7ff fff0 	bl	8007c48 <__sfp_lock_acquire>
 8007c68:	6a23      	ldr	r3, [r4, #32]
 8007c6a:	b11b      	cbz	r3, 8007c74 <__sinit+0x14>
 8007c6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c70:	f7ff bff0 	b.w	8007c54 <__sfp_lock_release>
 8007c74:	4b04      	ldr	r3, [pc, #16]	@ (8007c88 <__sinit+0x28>)
 8007c76:	6223      	str	r3, [r4, #32]
 8007c78:	4b04      	ldr	r3, [pc, #16]	@ (8007c8c <__sinit+0x2c>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d1f5      	bne.n	8007c6c <__sinit+0xc>
 8007c80:	f7ff ffc4 	bl	8007c0c <global_stdio_init.part.0>
 8007c84:	e7f2      	b.n	8007c6c <__sinit+0xc>
 8007c86:	bf00      	nop
 8007c88:	08007bcd 	.word	0x08007bcd
 8007c8c:	20000960 	.word	0x20000960

08007c90 <_fwalk_sglue>:
 8007c90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c94:	4607      	mov	r7, r0
 8007c96:	4688      	mov	r8, r1
 8007c98:	4614      	mov	r4, r2
 8007c9a:	2600      	movs	r6, #0
 8007c9c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ca0:	f1b9 0901 	subs.w	r9, r9, #1
 8007ca4:	d505      	bpl.n	8007cb2 <_fwalk_sglue+0x22>
 8007ca6:	6824      	ldr	r4, [r4, #0]
 8007ca8:	2c00      	cmp	r4, #0
 8007caa:	d1f7      	bne.n	8007c9c <_fwalk_sglue+0xc>
 8007cac:	4630      	mov	r0, r6
 8007cae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cb2:	89ab      	ldrh	r3, [r5, #12]
 8007cb4:	2b01      	cmp	r3, #1
 8007cb6:	d907      	bls.n	8007cc8 <_fwalk_sglue+0x38>
 8007cb8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007cbc:	3301      	adds	r3, #1
 8007cbe:	d003      	beq.n	8007cc8 <_fwalk_sglue+0x38>
 8007cc0:	4629      	mov	r1, r5
 8007cc2:	4638      	mov	r0, r7
 8007cc4:	47c0      	blx	r8
 8007cc6:	4306      	orrs	r6, r0
 8007cc8:	3568      	adds	r5, #104	@ 0x68
 8007cca:	e7e9      	b.n	8007ca0 <_fwalk_sglue+0x10>

08007ccc <siprintf>:
 8007ccc:	b40e      	push	{r1, r2, r3}
 8007cce:	b500      	push	{lr}
 8007cd0:	b09c      	sub	sp, #112	@ 0x70
 8007cd2:	ab1d      	add	r3, sp, #116	@ 0x74
 8007cd4:	9002      	str	r0, [sp, #8]
 8007cd6:	9006      	str	r0, [sp, #24]
 8007cd8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007cdc:	4809      	ldr	r0, [pc, #36]	@ (8007d04 <siprintf+0x38>)
 8007cde:	9107      	str	r1, [sp, #28]
 8007ce0:	9104      	str	r1, [sp, #16]
 8007ce2:	4909      	ldr	r1, [pc, #36]	@ (8007d08 <siprintf+0x3c>)
 8007ce4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ce8:	9105      	str	r1, [sp, #20]
 8007cea:	6800      	ldr	r0, [r0, #0]
 8007cec:	9301      	str	r3, [sp, #4]
 8007cee:	a902      	add	r1, sp, #8
 8007cf0:	f001 fc24 	bl	800953c <_svfiprintf_r>
 8007cf4:	9b02      	ldr	r3, [sp, #8]
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	701a      	strb	r2, [r3, #0]
 8007cfa:	b01c      	add	sp, #112	@ 0x70
 8007cfc:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d00:	b003      	add	sp, #12
 8007d02:	4770      	bx	lr
 8007d04:	2000001c 	.word	0x2000001c
 8007d08:	ffff0208 	.word	0xffff0208

08007d0c <__sread>:
 8007d0c:	b510      	push	{r4, lr}
 8007d0e:	460c      	mov	r4, r1
 8007d10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d14:	f000 f886 	bl	8007e24 <_read_r>
 8007d18:	2800      	cmp	r0, #0
 8007d1a:	bfab      	itete	ge
 8007d1c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007d1e:	89a3      	ldrhlt	r3, [r4, #12]
 8007d20:	181b      	addge	r3, r3, r0
 8007d22:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007d26:	bfac      	ite	ge
 8007d28:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007d2a:	81a3      	strhlt	r3, [r4, #12]
 8007d2c:	bd10      	pop	{r4, pc}

08007d2e <__swrite>:
 8007d2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d32:	461f      	mov	r7, r3
 8007d34:	898b      	ldrh	r3, [r1, #12]
 8007d36:	05db      	lsls	r3, r3, #23
 8007d38:	4605      	mov	r5, r0
 8007d3a:	460c      	mov	r4, r1
 8007d3c:	4616      	mov	r6, r2
 8007d3e:	d505      	bpl.n	8007d4c <__swrite+0x1e>
 8007d40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d44:	2302      	movs	r3, #2
 8007d46:	2200      	movs	r2, #0
 8007d48:	f000 f85a 	bl	8007e00 <_lseek_r>
 8007d4c:	89a3      	ldrh	r3, [r4, #12]
 8007d4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d52:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007d56:	81a3      	strh	r3, [r4, #12]
 8007d58:	4632      	mov	r2, r6
 8007d5a:	463b      	mov	r3, r7
 8007d5c:	4628      	mov	r0, r5
 8007d5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d62:	f000 b871 	b.w	8007e48 <_write_r>

08007d66 <__sseek>:
 8007d66:	b510      	push	{r4, lr}
 8007d68:	460c      	mov	r4, r1
 8007d6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d6e:	f000 f847 	bl	8007e00 <_lseek_r>
 8007d72:	1c43      	adds	r3, r0, #1
 8007d74:	89a3      	ldrh	r3, [r4, #12]
 8007d76:	bf15      	itete	ne
 8007d78:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007d7a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007d7e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007d82:	81a3      	strheq	r3, [r4, #12]
 8007d84:	bf18      	it	ne
 8007d86:	81a3      	strhne	r3, [r4, #12]
 8007d88:	bd10      	pop	{r4, pc}

08007d8a <__sclose>:
 8007d8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d8e:	f000 b827 	b.w	8007de0 <_close_r>

08007d92 <memmove>:
 8007d92:	4288      	cmp	r0, r1
 8007d94:	b510      	push	{r4, lr}
 8007d96:	eb01 0402 	add.w	r4, r1, r2
 8007d9a:	d902      	bls.n	8007da2 <memmove+0x10>
 8007d9c:	4284      	cmp	r4, r0
 8007d9e:	4623      	mov	r3, r4
 8007da0:	d807      	bhi.n	8007db2 <memmove+0x20>
 8007da2:	1e43      	subs	r3, r0, #1
 8007da4:	42a1      	cmp	r1, r4
 8007da6:	d008      	beq.n	8007dba <memmove+0x28>
 8007da8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007dac:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007db0:	e7f8      	b.n	8007da4 <memmove+0x12>
 8007db2:	4402      	add	r2, r0
 8007db4:	4601      	mov	r1, r0
 8007db6:	428a      	cmp	r2, r1
 8007db8:	d100      	bne.n	8007dbc <memmove+0x2a>
 8007dba:	bd10      	pop	{r4, pc}
 8007dbc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007dc0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007dc4:	e7f7      	b.n	8007db6 <memmove+0x24>

08007dc6 <memset>:
 8007dc6:	4402      	add	r2, r0
 8007dc8:	4603      	mov	r3, r0
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	d100      	bne.n	8007dd0 <memset+0xa>
 8007dce:	4770      	bx	lr
 8007dd0:	f803 1b01 	strb.w	r1, [r3], #1
 8007dd4:	e7f9      	b.n	8007dca <memset+0x4>
	...

08007dd8 <_localeconv_r>:
 8007dd8:	4800      	ldr	r0, [pc, #0]	@ (8007ddc <_localeconv_r+0x4>)
 8007dda:	4770      	bx	lr
 8007ddc:	2000015c 	.word	0x2000015c

08007de0 <_close_r>:
 8007de0:	b538      	push	{r3, r4, r5, lr}
 8007de2:	4d06      	ldr	r5, [pc, #24]	@ (8007dfc <_close_r+0x1c>)
 8007de4:	2300      	movs	r3, #0
 8007de6:	4604      	mov	r4, r0
 8007de8:	4608      	mov	r0, r1
 8007dea:	602b      	str	r3, [r5, #0]
 8007dec:	f7fa fa40 	bl	8002270 <_close>
 8007df0:	1c43      	adds	r3, r0, #1
 8007df2:	d102      	bne.n	8007dfa <_close_r+0x1a>
 8007df4:	682b      	ldr	r3, [r5, #0]
 8007df6:	b103      	cbz	r3, 8007dfa <_close_r+0x1a>
 8007df8:	6023      	str	r3, [r4, #0]
 8007dfa:	bd38      	pop	{r3, r4, r5, pc}
 8007dfc:	20000964 	.word	0x20000964

08007e00 <_lseek_r>:
 8007e00:	b538      	push	{r3, r4, r5, lr}
 8007e02:	4d07      	ldr	r5, [pc, #28]	@ (8007e20 <_lseek_r+0x20>)
 8007e04:	4604      	mov	r4, r0
 8007e06:	4608      	mov	r0, r1
 8007e08:	4611      	mov	r1, r2
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	602a      	str	r2, [r5, #0]
 8007e0e:	461a      	mov	r2, r3
 8007e10:	f7fa fa55 	bl	80022be <_lseek>
 8007e14:	1c43      	adds	r3, r0, #1
 8007e16:	d102      	bne.n	8007e1e <_lseek_r+0x1e>
 8007e18:	682b      	ldr	r3, [r5, #0]
 8007e1a:	b103      	cbz	r3, 8007e1e <_lseek_r+0x1e>
 8007e1c:	6023      	str	r3, [r4, #0]
 8007e1e:	bd38      	pop	{r3, r4, r5, pc}
 8007e20:	20000964 	.word	0x20000964

08007e24 <_read_r>:
 8007e24:	b538      	push	{r3, r4, r5, lr}
 8007e26:	4d07      	ldr	r5, [pc, #28]	@ (8007e44 <_read_r+0x20>)
 8007e28:	4604      	mov	r4, r0
 8007e2a:	4608      	mov	r0, r1
 8007e2c:	4611      	mov	r1, r2
 8007e2e:	2200      	movs	r2, #0
 8007e30:	602a      	str	r2, [r5, #0]
 8007e32:	461a      	mov	r2, r3
 8007e34:	f7fa f9e3 	bl	80021fe <_read>
 8007e38:	1c43      	adds	r3, r0, #1
 8007e3a:	d102      	bne.n	8007e42 <_read_r+0x1e>
 8007e3c:	682b      	ldr	r3, [r5, #0]
 8007e3e:	b103      	cbz	r3, 8007e42 <_read_r+0x1e>
 8007e40:	6023      	str	r3, [r4, #0]
 8007e42:	bd38      	pop	{r3, r4, r5, pc}
 8007e44:	20000964 	.word	0x20000964

08007e48 <_write_r>:
 8007e48:	b538      	push	{r3, r4, r5, lr}
 8007e4a:	4d07      	ldr	r5, [pc, #28]	@ (8007e68 <_write_r+0x20>)
 8007e4c:	4604      	mov	r4, r0
 8007e4e:	4608      	mov	r0, r1
 8007e50:	4611      	mov	r1, r2
 8007e52:	2200      	movs	r2, #0
 8007e54:	602a      	str	r2, [r5, #0]
 8007e56:	461a      	mov	r2, r3
 8007e58:	f7fa f9ee 	bl	8002238 <_write>
 8007e5c:	1c43      	adds	r3, r0, #1
 8007e5e:	d102      	bne.n	8007e66 <_write_r+0x1e>
 8007e60:	682b      	ldr	r3, [r5, #0]
 8007e62:	b103      	cbz	r3, 8007e66 <_write_r+0x1e>
 8007e64:	6023      	str	r3, [r4, #0]
 8007e66:	bd38      	pop	{r3, r4, r5, pc}
 8007e68:	20000964 	.word	0x20000964

08007e6c <__errno>:
 8007e6c:	4b01      	ldr	r3, [pc, #4]	@ (8007e74 <__errno+0x8>)
 8007e6e:	6818      	ldr	r0, [r3, #0]
 8007e70:	4770      	bx	lr
 8007e72:	bf00      	nop
 8007e74:	2000001c 	.word	0x2000001c

08007e78 <__libc_init_array>:
 8007e78:	b570      	push	{r4, r5, r6, lr}
 8007e7a:	4d0d      	ldr	r5, [pc, #52]	@ (8007eb0 <__libc_init_array+0x38>)
 8007e7c:	4c0d      	ldr	r4, [pc, #52]	@ (8007eb4 <__libc_init_array+0x3c>)
 8007e7e:	1b64      	subs	r4, r4, r5
 8007e80:	10a4      	asrs	r4, r4, #2
 8007e82:	2600      	movs	r6, #0
 8007e84:	42a6      	cmp	r6, r4
 8007e86:	d109      	bne.n	8007e9c <__libc_init_array+0x24>
 8007e88:	4d0b      	ldr	r5, [pc, #44]	@ (8007eb8 <__libc_init_array+0x40>)
 8007e8a:	4c0c      	ldr	r4, [pc, #48]	@ (8007ebc <__libc_init_array+0x44>)
 8007e8c:	f002 f870 	bl	8009f70 <_init>
 8007e90:	1b64      	subs	r4, r4, r5
 8007e92:	10a4      	asrs	r4, r4, #2
 8007e94:	2600      	movs	r6, #0
 8007e96:	42a6      	cmp	r6, r4
 8007e98:	d105      	bne.n	8007ea6 <__libc_init_array+0x2e>
 8007e9a:	bd70      	pop	{r4, r5, r6, pc}
 8007e9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ea0:	4798      	blx	r3
 8007ea2:	3601      	adds	r6, #1
 8007ea4:	e7ee      	b.n	8007e84 <__libc_init_array+0xc>
 8007ea6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007eaa:	4798      	blx	r3
 8007eac:	3601      	adds	r6, #1
 8007eae:	e7f2      	b.n	8007e96 <__libc_init_array+0x1e>
 8007eb0:	0800b0d0 	.word	0x0800b0d0
 8007eb4:	0800b0d0 	.word	0x0800b0d0
 8007eb8:	0800b0d0 	.word	0x0800b0d0
 8007ebc:	0800b0d4 	.word	0x0800b0d4

08007ec0 <__retarget_lock_init_recursive>:
 8007ec0:	4770      	bx	lr

08007ec2 <__retarget_lock_acquire_recursive>:
 8007ec2:	4770      	bx	lr

08007ec4 <__retarget_lock_release_recursive>:
 8007ec4:	4770      	bx	lr

08007ec6 <memcpy>:
 8007ec6:	440a      	add	r2, r1
 8007ec8:	4291      	cmp	r1, r2
 8007eca:	f100 33ff 	add.w	r3, r0, #4294967295
 8007ece:	d100      	bne.n	8007ed2 <memcpy+0xc>
 8007ed0:	4770      	bx	lr
 8007ed2:	b510      	push	{r4, lr}
 8007ed4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ed8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007edc:	4291      	cmp	r1, r2
 8007ede:	d1f9      	bne.n	8007ed4 <memcpy+0xe>
 8007ee0:	bd10      	pop	{r4, pc}

08007ee2 <quorem>:
 8007ee2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ee6:	6903      	ldr	r3, [r0, #16]
 8007ee8:	690c      	ldr	r4, [r1, #16]
 8007eea:	42a3      	cmp	r3, r4
 8007eec:	4607      	mov	r7, r0
 8007eee:	db7e      	blt.n	8007fee <quorem+0x10c>
 8007ef0:	3c01      	subs	r4, #1
 8007ef2:	f101 0814 	add.w	r8, r1, #20
 8007ef6:	00a3      	lsls	r3, r4, #2
 8007ef8:	f100 0514 	add.w	r5, r0, #20
 8007efc:	9300      	str	r3, [sp, #0]
 8007efe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007f02:	9301      	str	r3, [sp, #4]
 8007f04:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007f08:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007f0c:	3301      	adds	r3, #1
 8007f0e:	429a      	cmp	r2, r3
 8007f10:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007f14:	fbb2 f6f3 	udiv	r6, r2, r3
 8007f18:	d32e      	bcc.n	8007f78 <quorem+0x96>
 8007f1a:	f04f 0a00 	mov.w	sl, #0
 8007f1e:	46c4      	mov	ip, r8
 8007f20:	46ae      	mov	lr, r5
 8007f22:	46d3      	mov	fp, sl
 8007f24:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007f28:	b298      	uxth	r0, r3
 8007f2a:	fb06 a000 	mla	r0, r6, r0, sl
 8007f2e:	0c02      	lsrs	r2, r0, #16
 8007f30:	0c1b      	lsrs	r3, r3, #16
 8007f32:	fb06 2303 	mla	r3, r6, r3, r2
 8007f36:	f8de 2000 	ldr.w	r2, [lr]
 8007f3a:	b280      	uxth	r0, r0
 8007f3c:	b292      	uxth	r2, r2
 8007f3e:	1a12      	subs	r2, r2, r0
 8007f40:	445a      	add	r2, fp
 8007f42:	f8de 0000 	ldr.w	r0, [lr]
 8007f46:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007f4a:	b29b      	uxth	r3, r3
 8007f4c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007f50:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007f54:	b292      	uxth	r2, r2
 8007f56:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007f5a:	45e1      	cmp	r9, ip
 8007f5c:	f84e 2b04 	str.w	r2, [lr], #4
 8007f60:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007f64:	d2de      	bcs.n	8007f24 <quorem+0x42>
 8007f66:	9b00      	ldr	r3, [sp, #0]
 8007f68:	58eb      	ldr	r3, [r5, r3]
 8007f6a:	b92b      	cbnz	r3, 8007f78 <quorem+0x96>
 8007f6c:	9b01      	ldr	r3, [sp, #4]
 8007f6e:	3b04      	subs	r3, #4
 8007f70:	429d      	cmp	r5, r3
 8007f72:	461a      	mov	r2, r3
 8007f74:	d32f      	bcc.n	8007fd6 <quorem+0xf4>
 8007f76:	613c      	str	r4, [r7, #16]
 8007f78:	4638      	mov	r0, r7
 8007f7a:	f001 f97b 	bl	8009274 <__mcmp>
 8007f7e:	2800      	cmp	r0, #0
 8007f80:	db25      	blt.n	8007fce <quorem+0xec>
 8007f82:	4629      	mov	r1, r5
 8007f84:	2000      	movs	r0, #0
 8007f86:	f858 2b04 	ldr.w	r2, [r8], #4
 8007f8a:	f8d1 c000 	ldr.w	ip, [r1]
 8007f8e:	fa1f fe82 	uxth.w	lr, r2
 8007f92:	fa1f f38c 	uxth.w	r3, ip
 8007f96:	eba3 030e 	sub.w	r3, r3, lr
 8007f9a:	4403      	add	r3, r0
 8007f9c:	0c12      	lsrs	r2, r2, #16
 8007f9e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007fa2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007fa6:	b29b      	uxth	r3, r3
 8007fa8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007fac:	45c1      	cmp	r9, r8
 8007fae:	f841 3b04 	str.w	r3, [r1], #4
 8007fb2:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007fb6:	d2e6      	bcs.n	8007f86 <quorem+0xa4>
 8007fb8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007fbc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007fc0:	b922      	cbnz	r2, 8007fcc <quorem+0xea>
 8007fc2:	3b04      	subs	r3, #4
 8007fc4:	429d      	cmp	r5, r3
 8007fc6:	461a      	mov	r2, r3
 8007fc8:	d30b      	bcc.n	8007fe2 <quorem+0x100>
 8007fca:	613c      	str	r4, [r7, #16]
 8007fcc:	3601      	adds	r6, #1
 8007fce:	4630      	mov	r0, r6
 8007fd0:	b003      	add	sp, #12
 8007fd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fd6:	6812      	ldr	r2, [r2, #0]
 8007fd8:	3b04      	subs	r3, #4
 8007fda:	2a00      	cmp	r2, #0
 8007fdc:	d1cb      	bne.n	8007f76 <quorem+0x94>
 8007fde:	3c01      	subs	r4, #1
 8007fe0:	e7c6      	b.n	8007f70 <quorem+0x8e>
 8007fe2:	6812      	ldr	r2, [r2, #0]
 8007fe4:	3b04      	subs	r3, #4
 8007fe6:	2a00      	cmp	r2, #0
 8007fe8:	d1ef      	bne.n	8007fca <quorem+0xe8>
 8007fea:	3c01      	subs	r4, #1
 8007fec:	e7ea      	b.n	8007fc4 <quorem+0xe2>
 8007fee:	2000      	movs	r0, #0
 8007ff0:	e7ee      	b.n	8007fd0 <quorem+0xee>
 8007ff2:	0000      	movs	r0, r0
 8007ff4:	0000      	movs	r0, r0
	...

08007ff8 <_dtoa_r>:
 8007ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ffc:	69c7      	ldr	r7, [r0, #28]
 8007ffe:	b099      	sub	sp, #100	@ 0x64
 8008000:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008004:	ec55 4b10 	vmov	r4, r5, d0
 8008008:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800800a:	9109      	str	r1, [sp, #36]	@ 0x24
 800800c:	4683      	mov	fp, r0
 800800e:	920e      	str	r2, [sp, #56]	@ 0x38
 8008010:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008012:	b97f      	cbnz	r7, 8008034 <_dtoa_r+0x3c>
 8008014:	2010      	movs	r0, #16
 8008016:	f000 fdfd 	bl	8008c14 <malloc>
 800801a:	4602      	mov	r2, r0
 800801c:	f8cb 001c 	str.w	r0, [fp, #28]
 8008020:	b920      	cbnz	r0, 800802c <_dtoa_r+0x34>
 8008022:	4ba7      	ldr	r3, [pc, #668]	@ (80082c0 <_dtoa_r+0x2c8>)
 8008024:	21ef      	movs	r1, #239	@ 0xef
 8008026:	48a7      	ldr	r0, [pc, #668]	@ (80082c4 <_dtoa_r+0x2cc>)
 8008028:	f001 fc40 	bl	80098ac <__assert_func>
 800802c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008030:	6007      	str	r7, [r0, #0]
 8008032:	60c7      	str	r7, [r0, #12]
 8008034:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008038:	6819      	ldr	r1, [r3, #0]
 800803a:	b159      	cbz	r1, 8008054 <_dtoa_r+0x5c>
 800803c:	685a      	ldr	r2, [r3, #4]
 800803e:	604a      	str	r2, [r1, #4]
 8008040:	2301      	movs	r3, #1
 8008042:	4093      	lsls	r3, r2
 8008044:	608b      	str	r3, [r1, #8]
 8008046:	4658      	mov	r0, fp
 8008048:	f000 feda 	bl	8008e00 <_Bfree>
 800804c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008050:	2200      	movs	r2, #0
 8008052:	601a      	str	r2, [r3, #0]
 8008054:	1e2b      	subs	r3, r5, #0
 8008056:	bfb9      	ittee	lt
 8008058:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800805c:	9303      	strlt	r3, [sp, #12]
 800805e:	2300      	movge	r3, #0
 8008060:	6033      	strge	r3, [r6, #0]
 8008062:	9f03      	ldr	r7, [sp, #12]
 8008064:	4b98      	ldr	r3, [pc, #608]	@ (80082c8 <_dtoa_r+0x2d0>)
 8008066:	bfbc      	itt	lt
 8008068:	2201      	movlt	r2, #1
 800806a:	6032      	strlt	r2, [r6, #0]
 800806c:	43bb      	bics	r3, r7
 800806e:	d112      	bne.n	8008096 <_dtoa_r+0x9e>
 8008070:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008072:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008076:	6013      	str	r3, [r2, #0]
 8008078:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800807c:	4323      	orrs	r3, r4
 800807e:	f000 854d 	beq.w	8008b1c <_dtoa_r+0xb24>
 8008082:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008084:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80082dc <_dtoa_r+0x2e4>
 8008088:	2b00      	cmp	r3, #0
 800808a:	f000 854f 	beq.w	8008b2c <_dtoa_r+0xb34>
 800808e:	f10a 0303 	add.w	r3, sl, #3
 8008092:	f000 bd49 	b.w	8008b28 <_dtoa_r+0xb30>
 8008096:	ed9d 7b02 	vldr	d7, [sp, #8]
 800809a:	2200      	movs	r2, #0
 800809c:	ec51 0b17 	vmov	r0, r1, d7
 80080a0:	2300      	movs	r3, #0
 80080a2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80080a6:	f7f8 fd17 	bl	8000ad8 <__aeabi_dcmpeq>
 80080aa:	4680      	mov	r8, r0
 80080ac:	b158      	cbz	r0, 80080c6 <_dtoa_r+0xce>
 80080ae:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80080b0:	2301      	movs	r3, #1
 80080b2:	6013      	str	r3, [r2, #0]
 80080b4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80080b6:	b113      	cbz	r3, 80080be <_dtoa_r+0xc6>
 80080b8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80080ba:	4b84      	ldr	r3, [pc, #528]	@ (80082cc <_dtoa_r+0x2d4>)
 80080bc:	6013      	str	r3, [r2, #0]
 80080be:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80082e0 <_dtoa_r+0x2e8>
 80080c2:	f000 bd33 	b.w	8008b2c <_dtoa_r+0xb34>
 80080c6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80080ca:	aa16      	add	r2, sp, #88	@ 0x58
 80080cc:	a917      	add	r1, sp, #92	@ 0x5c
 80080ce:	4658      	mov	r0, fp
 80080d0:	f001 f980 	bl	80093d4 <__d2b>
 80080d4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80080d8:	4681      	mov	r9, r0
 80080da:	2e00      	cmp	r6, #0
 80080dc:	d077      	beq.n	80081ce <_dtoa_r+0x1d6>
 80080de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80080e0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80080e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80080e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80080ec:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80080f0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80080f4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80080f8:	4619      	mov	r1, r3
 80080fa:	2200      	movs	r2, #0
 80080fc:	4b74      	ldr	r3, [pc, #464]	@ (80082d0 <_dtoa_r+0x2d8>)
 80080fe:	f7f8 f8cb 	bl	8000298 <__aeabi_dsub>
 8008102:	a369      	add	r3, pc, #420	@ (adr r3, 80082a8 <_dtoa_r+0x2b0>)
 8008104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008108:	f7f8 fa7e 	bl	8000608 <__aeabi_dmul>
 800810c:	a368      	add	r3, pc, #416	@ (adr r3, 80082b0 <_dtoa_r+0x2b8>)
 800810e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008112:	f7f8 f8c3 	bl	800029c <__adddf3>
 8008116:	4604      	mov	r4, r0
 8008118:	4630      	mov	r0, r6
 800811a:	460d      	mov	r5, r1
 800811c:	f7f8 fa0a 	bl	8000534 <__aeabi_i2d>
 8008120:	a365      	add	r3, pc, #404	@ (adr r3, 80082b8 <_dtoa_r+0x2c0>)
 8008122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008126:	f7f8 fa6f 	bl	8000608 <__aeabi_dmul>
 800812a:	4602      	mov	r2, r0
 800812c:	460b      	mov	r3, r1
 800812e:	4620      	mov	r0, r4
 8008130:	4629      	mov	r1, r5
 8008132:	f7f8 f8b3 	bl	800029c <__adddf3>
 8008136:	4604      	mov	r4, r0
 8008138:	460d      	mov	r5, r1
 800813a:	f7f8 fd15 	bl	8000b68 <__aeabi_d2iz>
 800813e:	2200      	movs	r2, #0
 8008140:	4607      	mov	r7, r0
 8008142:	2300      	movs	r3, #0
 8008144:	4620      	mov	r0, r4
 8008146:	4629      	mov	r1, r5
 8008148:	f7f8 fcd0 	bl	8000aec <__aeabi_dcmplt>
 800814c:	b140      	cbz	r0, 8008160 <_dtoa_r+0x168>
 800814e:	4638      	mov	r0, r7
 8008150:	f7f8 f9f0 	bl	8000534 <__aeabi_i2d>
 8008154:	4622      	mov	r2, r4
 8008156:	462b      	mov	r3, r5
 8008158:	f7f8 fcbe 	bl	8000ad8 <__aeabi_dcmpeq>
 800815c:	b900      	cbnz	r0, 8008160 <_dtoa_r+0x168>
 800815e:	3f01      	subs	r7, #1
 8008160:	2f16      	cmp	r7, #22
 8008162:	d851      	bhi.n	8008208 <_dtoa_r+0x210>
 8008164:	4b5b      	ldr	r3, [pc, #364]	@ (80082d4 <_dtoa_r+0x2dc>)
 8008166:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800816a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800816e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008172:	f7f8 fcbb 	bl	8000aec <__aeabi_dcmplt>
 8008176:	2800      	cmp	r0, #0
 8008178:	d048      	beq.n	800820c <_dtoa_r+0x214>
 800817a:	3f01      	subs	r7, #1
 800817c:	2300      	movs	r3, #0
 800817e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008180:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008182:	1b9b      	subs	r3, r3, r6
 8008184:	1e5a      	subs	r2, r3, #1
 8008186:	bf44      	itt	mi
 8008188:	f1c3 0801 	rsbmi	r8, r3, #1
 800818c:	2300      	movmi	r3, #0
 800818e:	9208      	str	r2, [sp, #32]
 8008190:	bf54      	ite	pl
 8008192:	f04f 0800 	movpl.w	r8, #0
 8008196:	9308      	strmi	r3, [sp, #32]
 8008198:	2f00      	cmp	r7, #0
 800819a:	db39      	blt.n	8008210 <_dtoa_r+0x218>
 800819c:	9b08      	ldr	r3, [sp, #32]
 800819e:	970f      	str	r7, [sp, #60]	@ 0x3c
 80081a0:	443b      	add	r3, r7
 80081a2:	9308      	str	r3, [sp, #32]
 80081a4:	2300      	movs	r3, #0
 80081a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80081a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081aa:	2b09      	cmp	r3, #9
 80081ac:	d864      	bhi.n	8008278 <_dtoa_r+0x280>
 80081ae:	2b05      	cmp	r3, #5
 80081b0:	bfc4      	itt	gt
 80081b2:	3b04      	subgt	r3, #4
 80081b4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80081b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081b8:	f1a3 0302 	sub.w	r3, r3, #2
 80081bc:	bfcc      	ite	gt
 80081be:	2400      	movgt	r4, #0
 80081c0:	2401      	movle	r4, #1
 80081c2:	2b03      	cmp	r3, #3
 80081c4:	d863      	bhi.n	800828e <_dtoa_r+0x296>
 80081c6:	e8df f003 	tbb	[pc, r3]
 80081ca:	372a      	.short	0x372a
 80081cc:	5535      	.short	0x5535
 80081ce:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80081d2:	441e      	add	r6, r3
 80081d4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80081d8:	2b20      	cmp	r3, #32
 80081da:	bfc1      	itttt	gt
 80081dc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80081e0:	409f      	lslgt	r7, r3
 80081e2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80081e6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80081ea:	bfd6      	itet	le
 80081ec:	f1c3 0320 	rsble	r3, r3, #32
 80081f0:	ea47 0003 	orrgt.w	r0, r7, r3
 80081f4:	fa04 f003 	lslle.w	r0, r4, r3
 80081f8:	f7f8 f98c 	bl	8000514 <__aeabi_ui2d>
 80081fc:	2201      	movs	r2, #1
 80081fe:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008202:	3e01      	subs	r6, #1
 8008204:	9214      	str	r2, [sp, #80]	@ 0x50
 8008206:	e777      	b.n	80080f8 <_dtoa_r+0x100>
 8008208:	2301      	movs	r3, #1
 800820a:	e7b8      	b.n	800817e <_dtoa_r+0x186>
 800820c:	9012      	str	r0, [sp, #72]	@ 0x48
 800820e:	e7b7      	b.n	8008180 <_dtoa_r+0x188>
 8008210:	427b      	negs	r3, r7
 8008212:	930a      	str	r3, [sp, #40]	@ 0x28
 8008214:	2300      	movs	r3, #0
 8008216:	eba8 0807 	sub.w	r8, r8, r7
 800821a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800821c:	e7c4      	b.n	80081a8 <_dtoa_r+0x1b0>
 800821e:	2300      	movs	r3, #0
 8008220:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008222:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008224:	2b00      	cmp	r3, #0
 8008226:	dc35      	bgt.n	8008294 <_dtoa_r+0x29c>
 8008228:	2301      	movs	r3, #1
 800822a:	9300      	str	r3, [sp, #0]
 800822c:	9307      	str	r3, [sp, #28]
 800822e:	461a      	mov	r2, r3
 8008230:	920e      	str	r2, [sp, #56]	@ 0x38
 8008232:	e00b      	b.n	800824c <_dtoa_r+0x254>
 8008234:	2301      	movs	r3, #1
 8008236:	e7f3      	b.n	8008220 <_dtoa_r+0x228>
 8008238:	2300      	movs	r3, #0
 800823a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800823c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800823e:	18fb      	adds	r3, r7, r3
 8008240:	9300      	str	r3, [sp, #0]
 8008242:	3301      	adds	r3, #1
 8008244:	2b01      	cmp	r3, #1
 8008246:	9307      	str	r3, [sp, #28]
 8008248:	bfb8      	it	lt
 800824a:	2301      	movlt	r3, #1
 800824c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008250:	2100      	movs	r1, #0
 8008252:	2204      	movs	r2, #4
 8008254:	f102 0514 	add.w	r5, r2, #20
 8008258:	429d      	cmp	r5, r3
 800825a:	d91f      	bls.n	800829c <_dtoa_r+0x2a4>
 800825c:	6041      	str	r1, [r0, #4]
 800825e:	4658      	mov	r0, fp
 8008260:	f000 fd8e 	bl	8008d80 <_Balloc>
 8008264:	4682      	mov	sl, r0
 8008266:	2800      	cmp	r0, #0
 8008268:	d13c      	bne.n	80082e4 <_dtoa_r+0x2ec>
 800826a:	4b1b      	ldr	r3, [pc, #108]	@ (80082d8 <_dtoa_r+0x2e0>)
 800826c:	4602      	mov	r2, r0
 800826e:	f240 11af 	movw	r1, #431	@ 0x1af
 8008272:	e6d8      	b.n	8008026 <_dtoa_r+0x2e>
 8008274:	2301      	movs	r3, #1
 8008276:	e7e0      	b.n	800823a <_dtoa_r+0x242>
 8008278:	2401      	movs	r4, #1
 800827a:	2300      	movs	r3, #0
 800827c:	9309      	str	r3, [sp, #36]	@ 0x24
 800827e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008280:	f04f 33ff 	mov.w	r3, #4294967295
 8008284:	9300      	str	r3, [sp, #0]
 8008286:	9307      	str	r3, [sp, #28]
 8008288:	2200      	movs	r2, #0
 800828a:	2312      	movs	r3, #18
 800828c:	e7d0      	b.n	8008230 <_dtoa_r+0x238>
 800828e:	2301      	movs	r3, #1
 8008290:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008292:	e7f5      	b.n	8008280 <_dtoa_r+0x288>
 8008294:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008296:	9300      	str	r3, [sp, #0]
 8008298:	9307      	str	r3, [sp, #28]
 800829a:	e7d7      	b.n	800824c <_dtoa_r+0x254>
 800829c:	3101      	adds	r1, #1
 800829e:	0052      	lsls	r2, r2, #1
 80082a0:	e7d8      	b.n	8008254 <_dtoa_r+0x25c>
 80082a2:	bf00      	nop
 80082a4:	f3af 8000 	nop.w
 80082a8:	636f4361 	.word	0x636f4361
 80082ac:	3fd287a7 	.word	0x3fd287a7
 80082b0:	8b60c8b3 	.word	0x8b60c8b3
 80082b4:	3fc68a28 	.word	0x3fc68a28
 80082b8:	509f79fb 	.word	0x509f79fb
 80082bc:	3fd34413 	.word	0x3fd34413
 80082c0:	0800ad99 	.word	0x0800ad99
 80082c4:	0800adb0 	.word	0x0800adb0
 80082c8:	7ff00000 	.word	0x7ff00000
 80082cc:	0800ad69 	.word	0x0800ad69
 80082d0:	3ff80000 	.word	0x3ff80000
 80082d4:	0800aea8 	.word	0x0800aea8
 80082d8:	0800ae08 	.word	0x0800ae08
 80082dc:	0800ad95 	.word	0x0800ad95
 80082e0:	0800ad68 	.word	0x0800ad68
 80082e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80082e8:	6018      	str	r0, [r3, #0]
 80082ea:	9b07      	ldr	r3, [sp, #28]
 80082ec:	2b0e      	cmp	r3, #14
 80082ee:	f200 80a4 	bhi.w	800843a <_dtoa_r+0x442>
 80082f2:	2c00      	cmp	r4, #0
 80082f4:	f000 80a1 	beq.w	800843a <_dtoa_r+0x442>
 80082f8:	2f00      	cmp	r7, #0
 80082fa:	dd33      	ble.n	8008364 <_dtoa_r+0x36c>
 80082fc:	4bad      	ldr	r3, [pc, #692]	@ (80085b4 <_dtoa_r+0x5bc>)
 80082fe:	f007 020f 	and.w	r2, r7, #15
 8008302:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008306:	ed93 7b00 	vldr	d7, [r3]
 800830a:	05f8      	lsls	r0, r7, #23
 800830c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008310:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008314:	d516      	bpl.n	8008344 <_dtoa_r+0x34c>
 8008316:	4ba8      	ldr	r3, [pc, #672]	@ (80085b8 <_dtoa_r+0x5c0>)
 8008318:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800831c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008320:	f7f8 fa9c 	bl	800085c <__aeabi_ddiv>
 8008324:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008328:	f004 040f 	and.w	r4, r4, #15
 800832c:	2603      	movs	r6, #3
 800832e:	4da2      	ldr	r5, [pc, #648]	@ (80085b8 <_dtoa_r+0x5c0>)
 8008330:	b954      	cbnz	r4, 8008348 <_dtoa_r+0x350>
 8008332:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008336:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800833a:	f7f8 fa8f 	bl	800085c <__aeabi_ddiv>
 800833e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008342:	e028      	b.n	8008396 <_dtoa_r+0x39e>
 8008344:	2602      	movs	r6, #2
 8008346:	e7f2      	b.n	800832e <_dtoa_r+0x336>
 8008348:	07e1      	lsls	r1, r4, #31
 800834a:	d508      	bpl.n	800835e <_dtoa_r+0x366>
 800834c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008350:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008354:	f7f8 f958 	bl	8000608 <__aeabi_dmul>
 8008358:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800835c:	3601      	adds	r6, #1
 800835e:	1064      	asrs	r4, r4, #1
 8008360:	3508      	adds	r5, #8
 8008362:	e7e5      	b.n	8008330 <_dtoa_r+0x338>
 8008364:	f000 80d2 	beq.w	800850c <_dtoa_r+0x514>
 8008368:	427c      	negs	r4, r7
 800836a:	4b92      	ldr	r3, [pc, #584]	@ (80085b4 <_dtoa_r+0x5bc>)
 800836c:	4d92      	ldr	r5, [pc, #584]	@ (80085b8 <_dtoa_r+0x5c0>)
 800836e:	f004 020f 	and.w	r2, r4, #15
 8008372:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800837a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800837e:	f7f8 f943 	bl	8000608 <__aeabi_dmul>
 8008382:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008386:	1124      	asrs	r4, r4, #4
 8008388:	2300      	movs	r3, #0
 800838a:	2602      	movs	r6, #2
 800838c:	2c00      	cmp	r4, #0
 800838e:	f040 80b2 	bne.w	80084f6 <_dtoa_r+0x4fe>
 8008392:	2b00      	cmp	r3, #0
 8008394:	d1d3      	bne.n	800833e <_dtoa_r+0x346>
 8008396:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008398:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800839c:	2b00      	cmp	r3, #0
 800839e:	f000 80b7 	beq.w	8008510 <_dtoa_r+0x518>
 80083a2:	4b86      	ldr	r3, [pc, #536]	@ (80085bc <_dtoa_r+0x5c4>)
 80083a4:	2200      	movs	r2, #0
 80083a6:	4620      	mov	r0, r4
 80083a8:	4629      	mov	r1, r5
 80083aa:	f7f8 fb9f 	bl	8000aec <__aeabi_dcmplt>
 80083ae:	2800      	cmp	r0, #0
 80083b0:	f000 80ae 	beq.w	8008510 <_dtoa_r+0x518>
 80083b4:	9b07      	ldr	r3, [sp, #28]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	f000 80aa 	beq.w	8008510 <_dtoa_r+0x518>
 80083bc:	9b00      	ldr	r3, [sp, #0]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	dd37      	ble.n	8008432 <_dtoa_r+0x43a>
 80083c2:	1e7b      	subs	r3, r7, #1
 80083c4:	9304      	str	r3, [sp, #16]
 80083c6:	4620      	mov	r0, r4
 80083c8:	4b7d      	ldr	r3, [pc, #500]	@ (80085c0 <_dtoa_r+0x5c8>)
 80083ca:	2200      	movs	r2, #0
 80083cc:	4629      	mov	r1, r5
 80083ce:	f7f8 f91b 	bl	8000608 <__aeabi_dmul>
 80083d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80083d6:	9c00      	ldr	r4, [sp, #0]
 80083d8:	3601      	adds	r6, #1
 80083da:	4630      	mov	r0, r6
 80083dc:	f7f8 f8aa 	bl	8000534 <__aeabi_i2d>
 80083e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80083e4:	f7f8 f910 	bl	8000608 <__aeabi_dmul>
 80083e8:	4b76      	ldr	r3, [pc, #472]	@ (80085c4 <_dtoa_r+0x5cc>)
 80083ea:	2200      	movs	r2, #0
 80083ec:	f7f7 ff56 	bl	800029c <__adddf3>
 80083f0:	4605      	mov	r5, r0
 80083f2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80083f6:	2c00      	cmp	r4, #0
 80083f8:	f040 808d 	bne.w	8008516 <_dtoa_r+0x51e>
 80083fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008400:	4b71      	ldr	r3, [pc, #452]	@ (80085c8 <_dtoa_r+0x5d0>)
 8008402:	2200      	movs	r2, #0
 8008404:	f7f7 ff48 	bl	8000298 <__aeabi_dsub>
 8008408:	4602      	mov	r2, r0
 800840a:	460b      	mov	r3, r1
 800840c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008410:	462a      	mov	r2, r5
 8008412:	4633      	mov	r3, r6
 8008414:	f7f8 fb88 	bl	8000b28 <__aeabi_dcmpgt>
 8008418:	2800      	cmp	r0, #0
 800841a:	f040 828b 	bne.w	8008934 <_dtoa_r+0x93c>
 800841e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008422:	462a      	mov	r2, r5
 8008424:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008428:	f7f8 fb60 	bl	8000aec <__aeabi_dcmplt>
 800842c:	2800      	cmp	r0, #0
 800842e:	f040 8128 	bne.w	8008682 <_dtoa_r+0x68a>
 8008432:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008436:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800843a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800843c:	2b00      	cmp	r3, #0
 800843e:	f2c0 815a 	blt.w	80086f6 <_dtoa_r+0x6fe>
 8008442:	2f0e      	cmp	r7, #14
 8008444:	f300 8157 	bgt.w	80086f6 <_dtoa_r+0x6fe>
 8008448:	4b5a      	ldr	r3, [pc, #360]	@ (80085b4 <_dtoa_r+0x5bc>)
 800844a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800844e:	ed93 7b00 	vldr	d7, [r3]
 8008452:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008454:	2b00      	cmp	r3, #0
 8008456:	ed8d 7b00 	vstr	d7, [sp]
 800845a:	da03      	bge.n	8008464 <_dtoa_r+0x46c>
 800845c:	9b07      	ldr	r3, [sp, #28]
 800845e:	2b00      	cmp	r3, #0
 8008460:	f340 8101 	ble.w	8008666 <_dtoa_r+0x66e>
 8008464:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008468:	4656      	mov	r6, sl
 800846a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800846e:	4620      	mov	r0, r4
 8008470:	4629      	mov	r1, r5
 8008472:	f7f8 f9f3 	bl	800085c <__aeabi_ddiv>
 8008476:	f7f8 fb77 	bl	8000b68 <__aeabi_d2iz>
 800847a:	4680      	mov	r8, r0
 800847c:	f7f8 f85a 	bl	8000534 <__aeabi_i2d>
 8008480:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008484:	f7f8 f8c0 	bl	8000608 <__aeabi_dmul>
 8008488:	4602      	mov	r2, r0
 800848a:	460b      	mov	r3, r1
 800848c:	4620      	mov	r0, r4
 800848e:	4629      	mov	r1, r5
 8008490:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008494:	f7f7 ff00 	bl	8000298 <__aeabi_dsub>
 8008498:	f806 4b01 	strb.w	r4, [r6], #1
 800849c:	9d07      	ldr	r5, [sp, #28]
 800849e:	eba6 040a 	sub.w	r4, r6, sl
 80084a2:	42a5      	cmp	r5, r4
 80084a4:	4602      	mov	r2, r0
 80084a6:	460b      	mov	r3, r1
 80084a8:	f040 8117 	bne.w	80086da <_dtoa_r+0x6e2>
 80084ac:	f7f7 fef6 	bl	800029c <__adddf3>
 80084b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80084b4:	4604      	mov	r4, r0
 80084b6:	460d      	mov	r5, r1
 80084b8:	f7f8 fb36 	bl	8000b28 <__aeabi_dcmpgt>
 80084bc:	2800      	cmp	r0, #0
 80084be:	f040 80f9 	bne.w	80086b4 <_dtoa_r+0x6bc>
 80084c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80084c6:	4620      	mov	r0, r4
 80084c8:	4629      	mov	r1, r5
 80084ca:	f7f8 fb05 	bl	8000ad8 <__aeabi_dcmpeq>
 80084ce:	b118      	cbz	r0, 80084d8 <_dtoa_r+0x4e0>
 80084d0:	f018 0f01 	tst.w	r8, #1
 80084d4:	f040 80ee 	bne.w	80086b4 <_dtoa_r+0x6bc>
 80084d8:	4649      	mov	r1, r9
 80084da:	4658      	mov	r0, fp
 80084dc:	f000 fc90 	bl	8008e00 <_Bfree>
 80084e0:	2300      	movs	r3, #0
 80084e2:	7033      	strb	r3, [r6, #0]
 80084e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80084e6:	3701      	adds	r7, #1
 80084e8:	601f      	str	r7, [r3, #0]
 80084ea:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	f000 831d 	beq.w	8008b2c <_dtoa_r+0xb34>
 80084f2:	601e      	str	r6, [r3, #0]
 80084f4:	e31a      	b.n	8008b2c <_dtoa_r+0xb34>
 80084f6:	07e2      	lsls	r2, r4, #31
 80084f8:	d505      	bpl.n	8008506 <_dtoa_r+0x50e>
 80084fa:	e9d5 2300 	ldrd	r2, r3, [r5]
 80084fe:	f7f8 f883 	bl	8000608 <__aeabi_dmul>
 8008502:	3601      	adds	r6, #1
 8008504:	2301      	movs	r3, #1
 8008506:	1064      	asrs	r4, r4, #1
 8008508:	3508      	adds	r5, #8
 800850a:	e73f      	b.n	800838c <_dtoa_r+0x394>
 800850c:	2602      	movs	r6, #2
 800850e:	e742      	b.n	8008396 <_dtoa_r+0x39e>
 8008510:	9c07      	ldr	r4, [sp, #28]
 8008512:	9704      	str	r7, [sp, #16]
 8008514:	e761      	b.n	80083da <_dtoa_r+0x3e2>
 8008516:	4b27      	ldr	r3, [pc, #156]	@ (80085b4 <_dtoa_r+0x5bc>)
 8008518:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800851a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800851e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008522:	4454      	add	r4, sl
 8008524:	2900      	cmp	r1, #0
 8008526:	d053      	beq.n	80085d0 <_dtoa_r+0x5d8>
 8008528:	4928      	ldr	r1, [pc, #160]	@ (80085cc <_dtoa_r+0x5d4>)
 800852a:	2000      	movs	r0, #0
 800852c:	f7f8 f996 	bl	800085c <__aeabi_ddiv>
 8008530:	4633      	mov	r3, r6
 8008532:	462a      	mov	r2, r5
 8008534:	f7f7 feb0 	bl	8000298 <__aeabi_dsub>
 8008538:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800853c:	4656      	mov	r6, sl
 800853e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008542:	f7f8 fb11 	bl	8000b68 <__aeabi_d2iz>
 8008546:	4605      	mov	r5, r0
 8008548:	f7f7 fff4 	bl	8000534 <__aeabi_i2d>
 800854c:	4602      	mov	r2, r0
 800854e:	460b      	mov	r3, r1
 8008550:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008554:	f7f7 fea0 	bl	8000298 <__aeabi_dsub>
 8008558:	3530      	adds	r5, #48	@ 0x30
 800855a:	4602      	mov	r2, r0
 800855c:	460b      	mov	r3, r1
 800855e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008562:	f806 5b01 	strb.w	r5, [r6], #1
 8008566:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800856a:	f7f8 fabf 	bl	8000aec <__aeabi_dcmplt>
 800856e:	2800      	cmp	r0, #0
 8008570:	d171      	bne.n	8008656 <_dtoa_r+0x65e>
 8008572:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008576:	4911      	ldr	r1, [pc, #68]	@ (80085bc <_dtoa_r+0x5c4>)
 8008578:	2000      	movs	r0, #0
 800857a:	f7f7 fe8d 	bl	8000298 <__aeabi_dsub>
 800857e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008582:	f7f8 fab3 	bl	8000aec <__aeabi_dcmplt>
 8008586:	2800      	cmp	r0, #0
 8008588:	f040 8095 	bne.w	80086b6 <_dtoa_r+0x6be>
 800858c:	42a6      	cmp	r6, r4
 800858e:	f43f af50 	beq.w	8008432 <_dtoa_r+0x43a>
 8008592:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008596:	4b0a      	ldr	r3, [pc, #40]	@ (80085c0 <_dtoa_r+0x5c8>)
 8008598:	2200      	movs	r2, #0
 800859a:	f7f8 f835 	bl	8000608 <__aeabi_dmul>
 800859e:	4b08      	ldr	r3, [pc, #32]	@ (80085c0 <_dtoa_r+0x5c8>)
 80085a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80085a4:	2200      	movs	r2, #0
 80085a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085aa:	f7f8 f82d 	bl	8000608 <__aeabi_dmul>
 80085ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80085b2:	e7c4      	b.n	800853e <_dtoa_r+0x546>
 80085b4:	0800aea8 	.word	0x0800aea8
 80085b8:	0800ae80 	.word	0x0800ae80
 80085bc:	3ff00000 	.word	0x3ff00000
 80085c0:	40240000 	.word	0x40240000
 80085c4:	401c0000 	.word	0x401c0000
 80085c8:	40140000 	.word	0x40140000
 80085cc:	3fe00000 	.word	0x3fe00000
 80085d0:	4631      	mov	r1, r6
 80085d2:	4628      	mov	r0, r5
 80085d4:	f7f8 f818 	bl	8000608 <__aeabi_dmul>
 80085d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80085dc:	9415      	str	r4, [sp, #84]	@ 0x54
 80085de:	4656      	mov	r6, sl
 80085e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085e4:	f7f8 fac0 	bl	8000b68 <__aeabi_d2iz>
 80085e8:	4605      	mov	r5, r0
 80085ea:	f7f7 ffa3 	bl	8000534 <__aeabi_i2d>
 80085ee:	4602      	mov	r2, r0
 80085f0:	460b      	mov	r3, r1
 80085f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085f6:	f7f7 fe4f 	bl	8000298 <__aeabi_dsub>
 80085fa:	3530      	adds	r5, #48	@ 0x30
 80085fc:	f806 5b01 	strb.w	r5, [r6], #1
 8008600:	4602      	mov	r2, r0
 8008602:	460b      	mov	r3, r1
 8008604:	42a6      	cmp	r6, r4
 8008606:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800860a:	f04f 0200 	mov.w	r2, #0
 800860e:	d124      	bne.n	800865a <_dtoa_r+0x662>
 8008610:	4bac      	ldr	r3, [pc, #688]	@ (80088c4 <_dtoa_r+0x8cc>)
 8008612:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008616:	f7f7 fe41 	bl	800029c <__adddf3>
 800861a:	4602      	mov	r2, r0
 800861c:	460b      	mov	r3, r1
 800861e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008622:	f7f8 fa81 	bl	8000b28 <__aeabi_dcmpgt>
 8008626:	2800      	cmp	r0, #0
 8008628:	d145      	bne.n	80086b6 <_dtoa_r+0x6be>
 800862a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800862e:	49a5      	ldr	r1, [pc, #660]	@ (80088c4 <_dtoa_r+0x8cc>)
 8008630:	2000      	movs	r0, #0
 8008632:	f7f7 fe31 	bl	8000298 <__aeabi_dsub>
 8008636:	4602      	mov	r2, r0
 8008638:	460b      	mov	r3, r1
 800863a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800863e:	f7f8 fa55 	bl	8000aec <__aeabi_dcmplt>
 8008642:	2800      	cmp	r0, #0
 8008644:	f43f aef5 	beq.w	8008432 <_dtoa_r+0x43a>
 8008648:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800864a:	1e73      	subs	r3, r6, #1
 800864c:	9315      	str	r3, [sp, #84]	@ 0x54
 800864e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008652:	2b30      	cmp	r3, #48	@ 0x30
 8008654:	d0f8      	beq.n	8008648 <_dtoa_r+0x650>
 8008656:	9f04      	ldr	r7, [sp, #16]
 8008658:	e73e      	b.n	80084d8 <_dtoa_r+0x4e0>
 800865a:	4b9b      	ldr	r3, [pc, #620]	@ (80088c8 <_dtoa_r+0x8d0>)
 800865c:	f7f7 ffd4 	bl	8000608 <__aeabi_dmul>
 8008660:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008664:	e7bc      	b.n	80085e0 <_dtoa_r+0x5e8>
 8008666:	d10c      	bne.n	8008682 <_dtoa_r+0x68a>
 8008668:	4b98      	ldr	r3, [pc, #608]	@ (80088cc <_dtoa_r+0x8d4>)
 800866a:	2200      	movs	r2, #0
 800866c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008670:	f7f7 ffca 	bl	8000608 <__aeabi_dmul>
 8008674:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008678:	f7f8 fa4c 	bl	8000b14 <__aeabi_dcmpge>
 800867c:	2800      	cmp	r0, #0
 800867e:	f000 8157 	beq.w	8008930 <_dtoa_r+0x938>
 8008682:	2400      	movs	r4, #0
 8008684:	4625      	mov	r5, r4
 8008686:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008688:	43db      	mvns	r3, r3
 800868a:	9304      	str	r3, [sp, #16]
 800868c:	4656      	mov	r6, sl
 800868e:	2700      	movs	r7, #0
 8008690:	4621      	mov	r1, r4
 8008692:	4658      	mov	r0, fp
 8008694:	f000 fbb4 	bl	8008e00 <_Bfree>
 8008698:	2d00      	cmp	r5, #0
 800869a:	d0dc      	beq.n	8008656 <_dtoa_r+0x65e>
 800869c:	b12f      	cbz	r7, 80086aa <_dtoa_r+0x6b2>
 800869e:	42af      	cmp	r7, r5
 80086a0:	d003      	beq.n	80086aa <_dtoa_r+0x6b2>
 80086a2:	4639      	mov	r1, r7
 80086a4:	4658      	mov	r0, fp
 80086a6:	f000 fbab 	bl	8008e00 <_Bfree>
 80086aa:	4629      	mov	r1, r5
 80086ac:	4658      	mov	r0, fp
 80086ae:	f000 fba7 	bl	8008e00 <_Bfree>
 80086b2:	e7d0      	b.n	8008656 <_dtoa_r+0x65e>
 80086b4:	9704      	str	r7, [sp, #16]
 80086b6:	4633      	mov	r3, r6
 80086b8:	461e      	mov	r6, r3
 80086ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80086be:	2a39      	cmp	r2, #57	@ 0x39
 80086c0:	d107      	bne.n	80086d2 <_dtoa_r+0x6da>
 80086c2:	459a      	cmp	sl, r3
 80086c4:	d1f8      	bne.n	80086b8 <_dtoa_r+0x6c0>
 80086c6:	9a04      	ldr	r2, [sp, #16]
 80086c8:	3201      	adds	r2, #1
 80086ca:	9204      	str	r2, [sp, #16]
 80086cc:	2230      	movs	r2, #48	@ 0x30
 80086ce:	f88a 2000 	strb.w	r2, [sl]
 80086d2:	781a      	ldrb	r2, [r3, #0]
 80086d4:	3201      	adds	r2, #1
 80086d6:	701a      	strb	r2, [r3, #0]
 80086d8:	e7bd      	b.n	8008656 <_dtoa_r+0x65e>
 80086da:	4b7b      	ldr	r3, [pc, #492]	@ (80088c8 <_dtoa_r+0x8d0>)
 80086dc:	2200      	movs	r2, #0
 80086de:	f7f7 ff93 	bl	8000608 <__aeabi_dmul>
 80086e2:	2200      	movs	r2, #0
 80086e4:	2300      	movs	r3, #0
 80086e6:	4604      	mov	r4, r0
 80086e8:	460d      	mov	r5, r1
 80086ea:	f7f8 f9f5 	bl	8000ad8 <__aeabi_dcmpeq>
 80086ee:	2800      	cmp	r0, #0
 80086f0:	f43f aebb 	beq.w	800846a <_dtoa_r+0x472>
 80086f4:	e6f0      	b.n	80084d8 <_dtoa_r+0x4e0>
 80086f6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80086f8:	2a00      	cmp	r2, #0
 80086fa:	f000 80db 	beq.w	80088b4 <_dtoa_r+0x8bc>
 80086fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008700:	2a01      	cmp	r2, #1
 8008702:	f300 80bf 	bgt.w	8008884 <_dtoa_r+0x88c>
 8008706:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008708:	2a00      	cmp	r2, #0
 800870a:	f000 80b7 	beq.w	800887c <_dtoa_r+0x884>
 800870e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008712:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008714:	4646      	mov	r6, r8
 8008716:	9a08      	ldr	r2, [sp, #32]
 8008718:	2101      	movs	r1, #1
 800871a:	441a      	add	r2, r3
 800871c:	4658      	mov	r0, fp
 800871e:	4498      	add	r8, r3
 8008720:	9208      	str	r2, [sp, #32]
 8008722:	f000 fc21 	bl	8008f68 <__i2b>
 8008726:	4605      	mov	r5, r0
 8008728:	b15e      	cbz	r6, 8008742 <_dtoa_r+0x74a>
 800872a:	9b08      	ldr	r3, [sp, #32]
 800872c:	2b00      	cmp	r3, #0
 800872e:	dd08      	ble.n	8008742 <_dtoa_r+0x74a>
 8008730:	42b3      	cmp	r3, r6
 8008732:	9a08      	ldr	r2, [sp, #32]
 8008734:	bfa8      	it	ge
 8008736:	4633      	movge	r3, r6
 8008738:	eba8 0803 	sub.w	r8, r8, r3
 800873c:	1af6      	subs	r6, r6, r3
 800873e:	1ad3      	subs	r3, r2, r3
 8008740:	9308      	str	r3, [sp, #32]
 8008742:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008744:	b1f3      	cbz	r3, 8008784 <_dtoa_r+0x78c>
 8008746:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008748:	2b00      	cmp	r3, #0
 800874a:	f000 80b7 	beq.w	80088bc <_dtoa_r+0x8c4>
 800874e:	b18c      	cbz	r4, 8008774 <_dtoa_r+0x77c>
 8008750:	4629      	mov	r1, r5
 8008752:	4622      	mov	r2, r4
 8008754:	4658      	mov	r0, fp
 8008756:	f000 fcc7 	bl	80090e8 <__pow5mult>
 800875a:	464a      	mov	r2, r9
 800875c:	4601      	mov	r1, r0
 800875e:	4605      	mov	r5, r0
 8008760:	4658      	mov	r0, fp
 8008762:	f000 fc17 	bl	8008f94 <__multiply>
 8008766:	4649      	mov	r1, r9
 8008768:	9004      	str	r0, [sp, #16]
 800876a:	4658      	mov	r0, fp
 800876c:	f000 fb48 	bl	8008e00 <_Bfree>
 8008770:	9b04      	ldr	r3, [sp, #16]
 8008772:	4699      	mov	r9, r3
 8008774:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008776:	1b1a      	subs	r2, r3, r4
 8008778:	d004      	beq.n	8008784 <_dtoa_r+0x78c>
 800877a:	4649      	mov	r1, r9
 800877c:	4658      	mov	r0, fp
 800877e:	f000 fcb3 	bl	80090e8 <__pow5mult>
 8008782:	4681      	mov	r9, r0
 8008784:	2101      	movs	r1, #1
 8008786:	4658      	mov	r0, fp
 8008788:	f000 fbee 	bl	8008f68 <__i2b>
 800878c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800878e:	4604      	mov	r4, r0
 8008790:	2b00      	cmp	r3, #0
 8008792:	f000 81cf 	beq.w	8008b34 <_dtoa_r+0xb3c>
 8008796:	461a      	mov	r2, r3
 8008798:	4601      	mov	r1, r0
 800879a:	4658      	mov	r0, fp
 800879c:	f000 fca4 	bl	80090e8 <__pow5mult>
 80087a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087a2:	2b01      	cmp	r3, #1
 80087a4:	4604      	mov	r4, r0
 80087a6:	f300 8095 	bgt.w	80088d4 <_dtoa_r+0x8dc>
 80087aa:	9b02      	ldr	r3, [sp, #8]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	f040 8087 	bne.w	80088c0 <_dtoa_r+0x8c8>
 80087b2:	9b03      	ldr	r3, [sp, #12]
 80087b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	f040 8089 	bne.w	80088d0 <_dtoa_r+0x8d8>
 80087be:	9b03      	ldr	r3, [sp, #12]
 80087c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80087c4:	0d1b      	lsrs	r3, r3, #20
 80087c6:	051b      	lsls	r3, r3, #20
 80087c8:	b12b      	cbz	r3, 80087d6 <_dtoa_r+0x7de>
 80087ca:	9b08      	ldr	r3, [sp, #32]
 80087cc:	3301      	adds	r3, #1
 80087ce:	9308      	str	r3, [sp, #32]
 80087d0:	f108 0801 	add.w	r8, r8, #1
 80087d4:	2301      	movs	r3, #1
 80087d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80087d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80087da:	2b00      	cmp	r3, #0
 80087dc:	f000 81b0 	beq.w	8008b40 <_dtoa_r+0xb48>
 80087e0:	6923      	ldr	r3, [r4, #16]
 80087e2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80087e6:	6918      	ldr	r0, [r3, #16]
 80087e8:	f000 fb72 	bl	8008ed0 <__hi0bits>
 80087ec:	f1c0 0020 	rsb	r0, r0, #32
 80087f0:	9b08      	ldr	r3, [sp, #32]
 80087f2:	4418      	add	r0, r3
 80087f4:	f010 001f 	ands.w	r0, r0, #31
 80087f8:	d077      	beq.n	80088ea <_dtoa_r+0x8f2>
 80087fa:	f1c0 0320 	rsb	r3, r0, #32
 80087fe:	2b04      	cmp	r3, #4
 8008800:	dd6b      	ble.n	80088da <_dtoa_r+0x8e2>
 8008802:	9b08      	ldr	r3, [sp, #32]
 8008804:	f1c0 001c 	rsb	r0, r0, #28
 8008808:	4403      	add	r3, r0
 800880a:	4480      	add	r8, r0
 800880c:	4406      	add	r6, r0
 800880e:	9308      	str	r3, [sp, #32]
 8008810:	f1b8 0f00 	cmp.w	r8, #0
 8008814:	dd05      	ble.n	8008822 <_dtoa_r+0x82a>
 8008816:	4649      	mov	r1, r9
 8008818:	4642      	mov	r2, r8
 800881a:	4658      	mov	r0, fp
 800881c:	f000 fcbe 	bl	800919c <__lshift>
 8008820:	4681      	mov	r9, r0
 8008822:	9b08      	ldr	r3, [sp, #32]
 8008824:	2b00      	cmp	r3, #0
 8008826:	dd05      	ble.n	8008834 <_dtoa_r+0x83c>
 8008828:	4621      	mov	r1, r4
 800882a:	461a      	mov	r2, r3
 800882c:	4658      	mov	r0, fp
 800882e:	f000 fcb5 	bl	800919c <__lshift>
 8008832:	4604      	mov	r4, r0
 8008834:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008836:	2b00      	cmp	r3, #0
 8008838:	d059      	beq.n	80088ee <_dtoa_r+0x8f6>
 800883a:	4621      	mov	r1, r4
 800883c:	4648      	mov	r0, r9
 800883e:	f000 fd19 	bl	8009274 <__mcmp>
 8008842:	2800      	cmp	r0, #0
 8008844:	da53      	bge.n	80088ee <_dtoa_r+0x8f6>
 8008846:	1e7b      	subs	r3, r7, #1
 8008848:	9304      	str	r3, [sp, #16]
 800884a:	4649      	mov	r1, r9
 800884c:	2300      	movs	r3, #0
 800884e:	220a      	movs	r2, #10
 8008850:	4658      	mov	r0, fp
 8008852:	f000 faf7 	bl	8008e44 <__multadd>
 8008856:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008858:	4681      	mov	r9, r0
 800885a:	2b00      	cmp	r3, #0
 800885c:	f000 8172 	beq.w	8008b44 <_dtoa_r+0xb4c>
 8008860:	2300      	movs	r3, #0
 8008862:	4629      	mov	r1, r5
 8008864:	220a      	movs	r2, #10
 8008866:	4658      	mov	r0, fp
 8008868:	f000 faec 	bl	8008e44 <__multadd>
 800886c:	9b00      	ldr	r3, [sp, #0]
 800886e:	2b00      	cmp	r3, #0
 8008870:	4605      	mov	r5, r0
 8008872:	dc67      	bgt.n	8008944 <_dtoa_r+0x94c>
 8008874:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008876:	2b02      	cmp	r3, #2
 8008878:	dc41      	bgt.n	80088fe <_dtoa_r+0x906>
 800887a:	e063      	b.n	8008944 <_dtoa_r+0x94c>
 800887c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800887e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008882:	e746      	b.n	8008712 <_dtoa_r+0x71a>
 8008884:	9b07      	ldr	r3, [sp, #28]
 8008886:	1e5c      	subs	r4, r3, #1
 8008888:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800888a:	42a3      	cmp	r3, r4
 800888c:	bfbf      	itttt	lt
 800888e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008890:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008892:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008894:	1ae3      	sublt	r3, r4, r3
 8008896:	bfb4      	ite	lt
 8008898:	18d2      	addlt	r2, r2, r3
 800889a:	1b1c      	subge	r4, r3, r4
 800889c:	9b07      	ldr	r3, [sp, #28]
 800889e:	bfbc      	itt	lt
 80088a0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80088a2:	2400      	movlt	r4, #0
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	bfb5      	itete	lt
 80088a8:	eba8 0603 	sublt.w	r6, r8, r3
 80088ac:	9b07      	ldrge	r3, [sp, #28]
 80088ae:	2300      	movlt	r3, #0
 80088b0:	4646      	movge	r6, r8
 80088b2:	e730      	b.n	8008716 <_dtoa_r+0x71e>
 80088b4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80088b6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80088b8:	4646      	mov	r6, r8
 80088ba:	e735      	b.n	8008728 <_dtoa_r+0x730>
 80088bc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80088be:	e75c      	b.n	800877a <_dtoa_r+0x782>
 80088c0:	2300      	movs	r3, #0
 80088c2:	e788      	b.n	80087d6 <_dtoa_r+0x7de>
 80088c4:	3fe00000 	.word	0x3fe00000
 80088c8:	40240000 	.word	0x40240000
 80088cc:	40140000 	.word	0x40140000
 80088d0:	9b02      	ldr	r3, [sp, #8]
 80088d2:	e780      	b.n	80087d6 <_dtoa_r+0x7de>
 80088d4:	2300      	movs	r3, #0
 80088d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80088d8:	e782      	b.n	80087e0 <_dtoa_r+0x7e8>
 80088da:	d099      	beq.n	8008810 <_dtoa_r+0x818>
 80088dc:	9a08      	ldr	r2, [sp, #32]
 80088de:	331c      	adds	r3, #28
 80088e0:	441a      	add	r2, r3
 80088e2:	4498      	add	r8, r3
 80088e4:	441e      	add	r6, r3
 80088e6:	9208      	str	r2, [sp, #32]
 80088e8:	e792      	b.n	8008810 <_dtoa_r+0x818>
 80088ea:	4603      	mov	r3, r0
 80088ec:	e7f6      	b.n	80088dc <_dtoa_r+0x8e4>
 80088ee:	9b07      	ldr	r3, [sp, #28]
 80088f0:	9704      	str	r7, [sp, #16]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	dc20      	bgt.n	8008938 <_dtoa_r+0x940>
 80088f6:	9300      	str	r3, [sp, #0]
 80088f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088fa:	2b02      	cmp	r3, #2
 80088fc:	dd1e      	ble.n	800893c <_dtoa_r+0x944>
 80088fe:	9b00      	ldr	r3, [sp, #0]
 8008900:	2b00      	cmp	r3, #0
 8008902:	f47f aec0 	bne.w	8008686 <_dtoa_r+0x68e>
 8008906:	4621      	mov	r1, r4
 8008908:	2205      	movs	r2, #5
 800890a:	4658      	mov	r0, fp
 800890c:	f000 fa9a 	bl	8008e44 <__multadd>
 8008910:	4601      	mov	r1, r0
 8008912:	4604      	mov	r4, r0
 8008914:	4648      	mov	r0, r9
 8008916:	f000 fcad 	bl	8009274 <__mcmp>
 800891a:	2800      	cmp	r0, #0
 800891c:	f77f aeb3 	ble.w	8008686 <_dtoa_r+0x68e>
 8008920:	4656      	mov	r6, sl
 8008922:	2331      	movs	r3, #49	@ 0x31
 8008924:	f806 3b01 	strb.w	r3, [r6], #1
 8008928:	9b04      	ldr	r3, [sp, #16]
 800892a:	3301      	adds	r3, #1
 800892c:	9304      	str	r3, [sp, #16]
 800892e:	e6ae      	b.n	800868e <_dtoa_r+0x696>
 8008930:	9c07      	ldr	r4, [sp, #28]
 8008932:	9704      	str	r7, [sp, #16]
 8008934:	4625      	mov	r5, r4
 8008936:	e7f3      	b.n	8008920 <_dtoa_r+0x928>
 8008938:	9b07      	ldr	r3, [sp, #28]
 800893a:	9300      	str	r3, [sp, #0]
 800893c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800893e:	2b00      	cmp	r3, #0
 8008940:	f000 8104 	beq.w	8008b4c <_dtoa_r+0xb54>
 8008944:	2e00      	cmp	r6, #0
 8008946:	dd05      	ble.n	8008954 <_dtoa_r+0x95c>
 8008948:	4629      	mov	r1, r5
 800894a:	4632      	mov	r2, r6
 800894c:	4658      	mov	r0, fp
 800894e:	f000 fc25 	bl	800919c <__lshift>
 8008952:	4605      	mov	r5, r0
 8008954:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008956:	2b00      	cmp	r3, #0
 8008958:	d05a      	beq.n	8008a10 <_dtoa_r+0xa18>
 800895a:	6869      	ldr	r1, [r5, #4]
 800895c:	4658      	mov	r0, fp
 800895e:	f000 fa0f 	bl	8008d80 <_Balloc>
 8008962:	4606      	mov	r6, r0
 8008964:	b928      	cbnz	r0, 8008972 <_dtoa_r+0x97a>
 8008966:	4b84      	ldr	r3, [pc, #528]	@ (8008b78 <_dtoa_r+0xb80>)
 8008968:	4602      	mov	r2, r0
 800896a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800896e:	f7ff bb5a 	b.w	8008026 <_dtoa_r+0x2e>
 8008972:	692a      	ldr	r2, [r5, #16]
 8008974:	3202      	adds	r2, #2
 8008976:	0092      	lsls	r2, r2, #2
 8008978:	f105 010c 	add.w	r1, r5, #12
 800897c:	300c      	adds	r0, #12
 800897e:	f7ff faa2 	bl	8007ec6 <memcpy>
 8008982:	2201      	movs	r2, #1
 8008984:	4631      	mov	r1, r6
 8008986:	4658      	mov	r0, fp
 8008988:	f000 fc08 	bl	800919c <__lshift>
 800898c:	f10a 0301 	add.w	r3, sl, #1
 8008990:	9307      	str	r3, [sp, #28]
 8008992:	9b00      	ldr	r3, [sp, #0]
 8008994:	4453      	add	r3, sl
 8008996:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008998:	9b02      	ldr	r3, [sp, #8]
 800899a:	f003 0301 	and.w	r3, r3, #1
 800899e:	462f      	mov	r7, r5
 80089a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80089a2:	4605      	mov	r5, r0
 80089a4:	9b07      	ldr	r3, [sp, #28]
 80089a6:	4621      	mov	r1, r4
 80089a8:	3b01      	subs	r3, #1
 80089aa:	4648      	mov	r0, r9
 80089ac:	9300      	str	r3, [sp, #0]
 80089ae:	f7ff fa98 	bl	8007ee2 <quorem>
 80089b2:	4639      	mov	r1, r7
 80089b4:	9002      	str	r0, [sp, #8]
 80089b6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80089ba:	4648      	mov	r0, r9
 80089bc:	f000 fc5a 	bl	8009274 <__mcmp>
 80089c0:	462a      	mov	r2, r5
 80089c2:	9008      	str	r0, [sp, #32]
 80089c4:	4621      	mov	r1, r4
 80089c6:	4658      	mov	r0, fp
 80089c8:	f000 fc70 	bl	80092ac <__mdiff>
 80089cc:	68c2      	ldr	r2, [r0, #12]
 80089ce:	4606      	mov	r6, r0
 80089d0:	bb02      	cbnz	r2, 8008a14 <_dtoa_r+0xa1c>
 80089d2:	4601      	mov	r1, r0
 80089d4:	4648      	mov	r0, r9
 80089d6:	f000 fc4d 	bl	8009274 <__mcmp>
 80089da:	4602      	mov	r2, r0
 80089dc:	4631      	mov	r1, r6
 80089de:	4658      	mov	r0, fp
 80089e0:	920e      	str	r2, [sp, #56]	@ 0x38
 80089e2:	f000 fa0d 	bl	8008e00 <_Bfree>
 80089e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089e8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80089ea:	9e07      	ldr	r6, [sp, #28]
 80089ec:	ea43 0102 	orr.w	r1, r3, r2
 80089f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80089f2:	4319      	orrs	r1, r3
 80089f4:	d110      	bne.n	8008a18 <_dtoa_r+0xa20>
 80089f6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80089fa:	d029      	beq.n	8008a50 <_dtoa_r+0xa58>
 80089fc:	9b08      	ldr	r3, [sp, #32]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	dd02      	ble.n	8008a08 <_dtoa_r+0xa10>
 8008a02:	9b02      	ldr	r3, [sp, #8]
 8008a04:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008a08:	9b00      	ldr	r3, [sp, #0]
 8008a0a:	f883 8000 	strb.w	r8, [r3]
 8008a0e:	e63f      	b.n	8008690 <_dtoa_r+0x698>
 8008a10:	4628      	mov	r0, r5
 8008a12:	e7bb      	b.n	800898c <_dtoa_r+0x994>
 8008a14:	2201      	movs	r2, #1
 8008a16:	e7e1      	b.n	80089dc <_dtoa_r+0x9e4>
 8008a18:	9b08      	ldr	r3, [sp, #32]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	db04      	blt.n	8008a28 <_dtoa_r+0xa30>
 8008a1e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008a20:	430b      	orrs	r3, r1
 8008a22:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008a24:	430b      	orrs	r3, r1
 8008a26:	d120      	bne.n	8008a6a <_dtoa_r+0xa72>
 8008a28:	2a00      	cmp	r2, #0
 8008a2a:	dded      	ble.n	8008a08 <_dtoa_r+0xa10>
 8008a2c:	4649      	mov	r1, r9
 8008a2e:	2201      	movs	r2, #1
 8008a30:	4658      	mov	r0, fp
 8008a32:	f000 fbb3 	bl	800919c <__lshift>
 8008a36:	4621      	mov	r1, r4
 8008a38:	4681      	mov	r9, r0
 8008a3a:	f000 fc1b 	bl	8009274 <__mcmp>
 8008a3e:	2800      	cmp	r0, #0
 8008a40:	dc03      	bgt.n	8008a4a <_dtoa_r+0xa52>
 8008a42:	d1e1      	bne.n	8008a08 <_dtoa_r+0xa10>
 8008a44:	f018 0f01 	tst.w	r8, #1
 8008a48:	d0de      	beq.n	8008a08 <_dtoa_r+0xa10>
 8008a4a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008a4e:	d1d8      	bne.n	8008a02 <_dtoa_r+0xa0a>
 8008a50:	9a00      	ldr	r2, [sp, #0]
 8008a52:	2339      	movs	r3, #57	@ 0x39
 8008a54:	7013      	strb	r3, [r2, #0]
 8008a56:	4633      	mov	r3, r6
 8008a58:	461e      	mov	r6, r3
 8008a5a:	3b01      	subs	r3, #1
 8008a5c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008a60:	2a39      	cmp	r2, #57	@ 0x39
 8008a62:	d052      	beq.n	8008b0a <_dtoa_r+0xb12>
 8008a64:	3201      	adds	r2, #1
 8008a66:	701a      	strb	r2, [r3, #0]
 8008a68:	e612      	b.n	8008690 <_dtoa_r+0x698>
 8008a6a:	2a00      	cmp	r2, #0
 8008a6c:	dd07      	ble.n	8008a7e <_dtoa_r+0xa86>
 8008a6e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008a72:	d0ed      	beq.n	8008a50 <_dtoa_r+0xa58>
 8008a74:	9a00      	ldr	r2, [sp, #0]
 8008a76:	f108 0301 	add.w	r3, r8, #1
 8008a7a:	7013      	strb	r3, [r2, #0]
 8008a7c:	e608      	b.n	8008690 <_dtoa_r+0x698>
 8008a7e:	9b07      	ldr	r3, [sp, #28]
 8008a80:	9a07      	ldr	r2, [sp, #28]
 8008a82:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008a86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a88:	4293      	cmp	r3, r2
 8008a8a:	d028      	beq.n	8008ade <_dtoa_r+0xae6>
 8008a8c:	4649      	mov	r1, r9
 8008a8e:	2300      	movs	r3, #0
 8008a90:	220a      	movs	r2, #10
 8008a92:	4658      	mov	r0, fp
 8008a94:	f000 f9d6 	bl	8008e44 <__multadd>
 8008a98:	42af      	cmp	r7, r5
 8008a9a:	4681      	mov	r9, r0
 8008a9c:	f04f 0300 	mov.w	r3, #0
 8008aa0:	f04f 020a 	mov.w	r2, #10
 8008aa4:	4639      	mov	r1, r7
 8008aa6:	4658      	mov	r0, fp
 8008aa8:	d107      	bne.n	8008aba <_dtoa_r+0xac2>
 8008aaa:	f000 f9cb 	bl	8008e44 <__multadd>
 8008aae:	4607      	mov	r7, r0
 8008ab0:	4605      	mov	r5, r0
 8008ab2:	9b07      	ldr	r3, [sp, #28]
 8008ab4:	3301      	adds	r3, #1
 8008ab6:	9307      	str	r3, [sp, #28]
 8008ab8:	e774      	b.n	80089a4 <_dtoa_r+0x9ac>
 8008aba:	f000 f9c3 	bl	8008e44 <__multadd>
 8008abe:	4629      	mov	r1, r5
 8008ac0:	4607      	mov	r7, r0
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	220a      	movs	r2, #10
 8008ac6:	4658      	mov	r0, fp
 8008ac8:	f000 f9bc 	bl	8008e44 <__multadd>
 8008acc:	4605      	mov	r5, r0
 8008ace:	e7f0      	b.n	8008ab2 <_dtoa_r+0xaba>
 8008ad0:	9b00      	ldr	r3, [sp, #0]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	bfcc      	ite	gt
 8008ad6:	461e      	movgt	r6, r3
 8008ad8:	2601      	movle	r6, #1
 8008ada:	4456      	add	r6, sl
 8008adc:	2700      	movs	r7, #0
 8008ade:	4649      	mov	r1, r9
 8008ae0:	2201      	movs	r2, #1
 8008ae2:	4658      	mov	r0, fp
 8008ae4:	f000 fb5a 	bl	800919c <__lshift>
 8008ae8:	4621      	mov	r1, r4
 8008aea:	4681      	mov	r9, r0
 8008aec:	f000 fbc2 	bl	8009274 <__mcmp>
 8008af0:	2800      	cmp	r0, #0
 8008af2:	dcb0      	bgt.n	8008a56 <_dtoa_r+0xa5e>
 8008af4:	d102      	bne.n	8008afc <_dtoa_r+0xb04>
 8008af6:	f018 0f01 	tst.w	r8, #1
 8008afa:	d1ac      	bne.n	8008a56 <_dtoa_r+0xa5e>
 8008afc:	4633      	mov	r3, r6
 8008afe:	461e      	mov	r6, r3
 8008b00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008b04:	2a30      	cmp	r2, #48	@ 0x30
 8008b06:	d0fa      	beq.n	8008afe <_dtoa_r+0xb06>
 8008b08:	e5c2      	b.n	8008690 <_dtoa_r+0x698>
 8008b0a:	459a      	cmp	sl, r3
 8008b0c:	d1a4      	bne.n	8008a58 <_dtoa_r+0xa60>
 8008b0e:	9b04      	ldr	r3, [sp, #16]
 8008b10:	3301      	adds	r3, #1
 8008b12:	9304      	str	r3, [sp, #16]
 8008b14:	2331      	movs	r3, #49	@ 0x31
 8008b16:	f88a 3000 	strb.w	r3, [sl]
 8008b1a:	e5b9      	b.n	8008690 <_dtoa_r+0x698>
 8008b1c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008b1e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008b7c <_dtoa_r+0xb84>
 8008b22:	b11b      	cbz	r3, 8008b2c <_dtoa_r+0xb34>
 8008b24:	f10a 0308 	add.w	r3, sl, #8
 8008b28:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008b2a:	6013      	str	r3, [r2, #0]
 8008b2c:	4650      	mov	r0, sl
 8008b2e:	b019      	add	sp, #100	@ 0x64
 8008b30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b36:	2b01      	cmp	r3, #1
 8008b38:	f77f ae37 	ble.w	80087aa <_dtoa_r+0x7b2>
 8008b3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b3e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b40:	2001      	movs	r0, #1
 8008b42:	e655      	b.n	80087f0 <_dtoa_r+0x7f8>
 8008b44:	9b00      	ldr	r3, [sp, #0]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	f77f aed6 	ble.w	80088f8 <_dtoa_r+0x900>
 8008b4c:	4656      	mov	r6, sl
 8008b4e:	4621      	mov	r1, r4
 8008b50:	4648      	mov	r0, r9
 8008b52:	f7ff f9c6 	bl	8007ee2 <quorem>
 8008b56:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008b5a:	f806 8b01 	strb.w	r8, [r6], #1
 8008b5e:	9b00      	ldr	r3, [sp, #0]
 8008b60:	eba6 020a 	sub.w	r2, r6, sl
 8008b64:	4293      	cmp	r3, r2
 8008b66:	ddb3      	ble.n	8008ad0 <_dtoa_r+0xad8>
 8008b68:	4649      	mov	r1, r9
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	220a      	movs	r2, #10
 8008b6e:	4658      	mov	r0, fp
 8008b70:	f000 f968 	bl	8008e44 <__multadd>
 8008b74:	4681      	mov	r9, r0
 8008b76:	e7ea      	b.n	8008b4e <_dtoa_r+0xb56>
 8008b78:	0800ae08 	.word	0x0800ae08
 8008b7c:	0800ad8c 	.word	0x0800ad8c

08008b80 <_free_r>:
 8008b80:	b538      	push	{r3, r4, r5, lr}
 8008b82:	4605      	mov	r5, r0
 8008b84:	2900      	cmp	r1, #0
 8008b86:	d041      	beq.n	8008c0c <_free_r+0x8c>
 8008b88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b8c:	1f0c      	subs	r4, r1, #4
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	bfb8      	it	lt
 8008b92:	18e4      	addlt	r4, r4, r3
 8008b94:	f000 f8e8 	bl	8008d68 <__malloc_lock>
 8008b98:	4a1d      	ldr	r2, [pc, #116]	@ (8008c10 <_free_r+0x90>)
 8008b9a:	6813      	ldr	r3, [r2, #0]
 8008b9c:	b933      	cbnz	r3, 8008bac <_free_r+0x2c>
 8008b9e:	6063      	str	r3, [r4, #4]
 8008ba0:	6014      	str	r4, [r2, #0]
 8008ba2:	4628      	mov	r0, r5
 8008ba4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ba8:	f000 b8e4 	b.w	8008d74 <__malloc_unlock>
 8008bac:	42a3      	cmp	r3, r4
 8008bae:	d908      	bls.n	8008bc2 <_free_r+0x42>
 8008bb0:	6820      	ldr	r0, [r4, #0]
 8008bb2:	1821      	adds	r1, r4, r0
 8008bb4:	428b      	cmp	r3, r1
 8008bb6:	bf01      	itttt	eq
 8008bb8:	6819      	ldreq	r1, [r3, #0]
 8008bba:	685b      	ldreq	r3, [r3, #4]
 8008bbc:	1809      	addeq	r1, r1, r0
 8008bbe:	6021      	streq	r1, [r4, #0]
 8008bc0:	e7ed      	b.n	8008b9e <_free_r+0x1e>
 8008bc2:	461a      	mov	r2, r3
 8008bc4:	685b      	ldr	r3, [r3, #4]
 8008bc6:	b10b      	cbz	r3, 8008bcc <_free_r+0x4c>
 8008bc8:	42a3      	cmp	r3, r4
 8008bca:	d9fa      	bls.n	8008bc2 <_free_r+0x42>
 8008bcc:	6811      	ldr	r1, [r2, #0]
 8008bce:	1850      	adds	r0, r2, r1
 8008bd0:	42a0      	cmp	r0, r4
 8008bd2:	d10b      	bne.n	8008bec <_free_r+0x6c>
 8008bd4:	6820      	ldr	r0, [r4, #0]
 8008bd6:	4401      	add	r1, r0
 8008bd8:	1850      	adds	r0, r2, r1
 8008bda:	4283      	cmp	r3, r0
 8008bdc:	6011      	str	r1, [r2, #0]
 8008bde:	d1e0      	bne.n	8008ba2 <_free_r+0x22>
 8008be0:	6818      	ldr	r0, [r3, #0]
 8008be2:	685b      	ldr	r3, [r3, #4]
 8008be4:	6053      	str	r3, [r2, #4]
 8008be6:	4408      	add	r0, r1
 8008be8:	6010      	str	r0, [r2, #0]
 8008bea:	e7da      	b.n	8008ba2 <_free_r+0x22>
 8008bec:	d902      	bls.n	8008bf4 <_free_r+0x74>
 8008bee:	230c      	movs	r3, #12
 8008bf0:	602b      	str	r3, [r5, #0]
 8008bf2:	e7d6      	b.n	8008ba2 <_free_r+0x22>
 8008bf4:	6820      	ldr	r0, [r4, #0]
 8008bf6:	1821      	adds	r1, r4, r0
 8008bf8:	428b      	cmp	r3, r1
 8008bfa:	bf04      	itt	eq
 8008bfc:	6819      	ldreq	r1, [r3, #0]
 8008bfe:	685b      	ldreq	r3, [r3, #4]
 8008c00:	6063      	str	r3, [r4, #4]
 8008c02:	bf04      	itt	eq
 8008c04:	1809      	addeq	r1, r1, r0
 8008c06:	6021      	streq	r1, [r4, #0]
 8008c08:	6054      	str	r4, [r2, #4]
 8008c0a:	e7ca      	b.n	8008ba2 <_free_r+0x22>
 8008c0c:	bd38      	pop	{r3, r4, r5, pc}
 8008c0e:	bf00      	nop
 8008c10:	20000970 	.word	0x20000970

08008c14 <malloc>:
 8008c14:	4b02      	ldr	r3, [pc, #8]	@ (8008c20 <malloc+0xc>)
 8008c16:	4601      	mov	r1, r0
 8008c18:	6818      	ldr	r0, [r3, #0]
 8008c1a:	f000 b825 	b.w	8008c68 <_malloc_r>
 8008c1e:	bf00      	nop
 8008c20:	2000001c 	.word	0x2000001c

08008c24 <sbrk_aligned>:
 8008c24:	b570      	push	{r4, r5, r6, lr}
 8008c26:	4e0f      	ldr	r6, [pc, #60]	@ (8008c64 <sbrk_aligned+0x40>)
 8008c28:	460c      	mov	r4, r1
 8008c2a:	6831      	ldr	r1, [r6, #0]
 8008c2c:	4605      	mov	r5, r0
 8008c2e:	b911      	cbnz	r1, 8008c36 <sbrk_aligned+0x12>
 8008c30:	f000 fe2c 	bl	800988c <_sbrk_r>
 8008c34:	6030      	str	r0, [r6, #0]
 8008c36:	4621      	mov	r1, r4
 8008c38:	4628      	mov	r0, r5
 8008c3a:	f000 fe27 	bl	800988c <_sbrk_r>
 8008c3e:	1c43      	adds	r3, r0, #1
 8008c40:	d103      	bne.n	8008c4a <sbrk_aligned+0x26>
 8008c42:	f04f 34ff 	mov.w	r4, #4294967295
 8008c46:	4620      	mov	r0, r4
 8008c48:	bd70      	pop	{r4, r5, r6, pc}
 8008c4a:	1cc4      	adds	r4, r0, #3
 8008c4c:	f024 0403 	bic.w	r4, r4, #3
 8008c50:	42a0      	cmp	r0, r4
 8008c52:	d0f8      	beq.n	8008c46 <sbrk_aligned+0x22>
 8008c54:	1a21      	subs	r1, r4, r0
 8008c56:	4628      	mov	r0, r5
 8008c58:	f000 fe18 	bl	800988c <_sbrk_r>
 8008c5c:	3001      	adds	r0, #1
 8008c5e:	d1f2      	bne.n	8008c46 <sbrk_aligned+0x22>
 8008c60:	e7ef      	b.n	8008c42 <sbrk_aligned+0x1e>
 8008c62:	bf00      	nop
 8008c64:	2000096c 	.word	0x2000096c

08008c68 <_malloc_r>:
 8008c68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c6c:	1ccd      	adds	r5, r1, #3
 8008c6e:	f025 0503 	bic.w	r5, r5, #3
 8008c72:	3508      	adds	r5, #8
 8008c74:	2d0c      	cmp	r5, #12
 8008c76:	bf38      	it	cc
 8008c78:	250c      	movcc	r5, #12
 8008c7a:	2d00      	cmp	r5, #0
 8008c7c:	4606      	mov	r6, r0
 8008c7e:	db01      	blt.n	8008c84 <_malloc_r+0x1c>
 8008c80:	42a9      	cmp	r1, r5
 8008c82:	d904      	bls.n	8008c8e <_malloc_r+0x26>
 8008c84:	230c      	movs	r3, #12
 8008c86:	6033      	str	r3, [r6, #0]
 8008c88:	2000      	movs	r0, #0
 8008c8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008d64 <_malloc_r+0xfc>
 8008c92:	f000 f869 	bl	8008d68 <__malloc_lock>
 8008c96:	f8d8 3000 	ldr.w	r3, [r8]
 8008c9a:	461c      	mov	r4, r3
 8008c9c:	bb44      	cbnz	r4, 8008cf0 <_malloc_r+0x88>
 8008c9e:	4629      	mov	r1, r5
 8008ca0:	4630      	mov	r0, r6
 8008ca2:	f7ff ffbf 	bl	8008c24 <sbrk_aligned>
 8008ca6:	1c43      	adds	r3, r0, #1
 8008ca8:	4604      	mov	r4, r0
 8008caa:	d158      	bne.n	8008d5e <_malloc_r+0xf6>
 8008cac:	f8d8 4000 	ldr.w	r4, [r8]
 8008cb0:	4627      	mov	r7, r4
 8008cb2:	2f00      	cmp	r7, #0
 8008cb4:	d143      	bne.n	8008d3e <_malloc_r+0xd6>
 8008cb6:	2c00      	cmp	r4, #0
 8008cb8:	d04b      	beq.n	8008d52 <_malloc_r+0xea>
 8008cba:	6823      	ldr	r3, [r4, #0]
 8008cbc:	4639      	mov	r1, r7
 8008cbe:	4630      	mov	r0, r6
 8008cc0:	eb04 0903 	add.w	r9, r4, r3
 8008cc4:	f000 fde2 	bl	800988c <_sbrk_r>
 8008cc8:	4581      	cmp	r9, r0
 8008cca:	d142      	bne.n	8008d52 <_malloc_r+0xea>
 8008ccc:	6821      	ldr	r1, [r4, #0]
 8008cce:	1a6d      	subs	r5, r5, r1
 8008cd0:	4629      	mov	r1, r5
 8008cd2:	4630      	mov	r0, r6
 8008cd4:	f7ff ffa6 	bl	8008c24 <sbrk_aligned>
 8008cd8:	3001      	adds	r0, #1
 8008cda:	d03a      	beq.n	8008d52 <_malloc_r+0xea>
 8008cdc:	6823      	ldr	r3, [r4, #0]
 8008cde:	442b      	add	r3, r5
 8008ce0:	6023      	str	r3, [r4, #0]
 8008ce2:	f8d8 3000 	ldr.w	r3, [r8]
 8008ce6:	685a      	ldr	r2, [r3, #4]
 8008ce8:	bb62      	cbnz	r2, 8008d44 <_malloc_r+0xdc>
 8008cea:	f8c8 7000 	str.w	r7, [r8]
 8008cee:	e00f      	b.n	8008d10 <_malloc_r+0xa8>
 8008cf0:	6822      	ldr	r2, [r4, #0]
 8008cf2:	1b52      	subs	r2, r2, r5
 8008cf4:	d420      	bmi.n	8008d38 <_malloc_r+0xd0>
 8008cf6:	2a0b      	cmp	r2, #11
 8008cf8:	d917      	bls.n	8008d2a <_malloc_r+0xc2>
 8008cfa:	1961      	adds	r1, r4, r5
 8008cfc:	42a3      	cmp	r3, r4
 8008cfe:	6025      	str	r5, [r4, #0]
 8008d00:	bf18      	it	ne
 8008d02:	6059      	strne	r1, [r3, #4]
 8008d04:	6863      	ldr	r3, [r4, #4]
 8008d06:	bf08      	it	eq
 8008d08:	f8c8 1000 	streq.w	r1, [r8]
 8008d0c:	5162      	str	r2, [r4, r5]
 8008d0e:	604b      	str	r3, [r1, #4]
 8008d10:	4630      	mov	r0, r6
 8008d12:	f000 f82f 	bl	8008d74 <__malloc_unlock>
 8008d16:	f104 000b 	add.w	r0, r4, #11
 8008d1a:	1d23      	adds	r3, r4, #4
 8008d1c:	f020 0007 	bic.w	r0, r0, #7
 8008d20:	1ac2      	subs	r2, r0, r3
 8008d22:	bf1c      	itt	ne
 8008d24:	1a1b      	subne	r3, r3, r0
 8008d26:	50a3      	strne	r3, [r4, r2]
 8008d28:	e7af      	b.n	8008c8a <_malloc_r+0x22>
 8008d2a:	6862      	ldr	r2, [r4, #4]
 8008d2c:	42a3      	cmp	r3, r4
 8008d2e:	bf0c      	ite	eq
 8008d30:	f8c8 2000 	streq.w	r2, [r8]
 8008d34:	605a      	strne	r2, [r3, #4]
 8008d36:	e7eb      	b.n	8008d10 <_malloc_r+0xa8>
 8008d38:	4623      	mov	r3, r4
 8008d3a:	6864      	ldr	r4, [r4, #4]
 8008d3c:	e7ae      	b.n	8008c9c <_malloc_r+0x34>
 8008d3e:	463c      	mov	r4, r7
 8008d40:	687f      	ldr	r7, [r7, #4]
 8008d42:	e7b6      	b.n	8008cb2 <_malloc_r+0x4a>
 8008d44:	461a      	mov	r2, r3
 8008d46:	685b      	ldr	r3, [r3, #4]
 8008d48:	42a3      	cmp	r3, r4
 8008d4a:	d1fb      	bne.n	8008d44 <_malloc_r+0xdc>
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	6053      	str	r3, [r2, #4]
 8008d50:	e7de      	b.n	8008d10 <_malloc_r+0xa8>
 8008d52:	230c      	movs	r3, #12
 8008d54:	6033      	str	r3, [r6, #0]
 8008d56:	4630      	mov	r0, r6
 8008d58:	f000 f80c 	bl	8008d74 <__malloc_unlock>
 8008d5c:	e794      	b.n	8008c88 <_malloc_r+0x20>
 8008d5e:	6005      	str	r5, [r0, #0]
 8008d60:	e7d6      	b.n	8008d10 <_malloc_r+0xa8>
 8008d62:	bf00      	nop
 8008d64:	20000970 	.word	0x20000970

08008d68 <__malloc_lock>:
 8008d68:	4801      	ldr	r0, [pc, #4]	@ (8008d70 <__malloc_lock+0x8>)
 8008d6a:	f7ff b8aa 	b.w	8007ec2 <__retarget_lock_acquire_recursive>
 8008d6e:	bf00      	nop
 8008d70:	20000968 	.word	0x20000968

08008d74 <__malloc_unlock>:
 8008d74:	4801      	ldr	r0, [pc, #4]	@ (8008d7c <__malloc_unlock+0x8>)
 8008d76:	f7ff b8a5 	b.w	8007ec4 <__retarget_lock_release_recursive>
 8008d7a:	bf00      	nop
 8008d7c:	20000968 	.word	0x20000968

08008d80 <_Balloc>:
 8008d80:	b570      	push	{r4, r5, r6, lr}
 8008d82:	69c6      	ldr	r6, [r0, #28]
 8008d84:	4604      	mov	r4, r0
 8008d86:	460d      	mov	r5, r1
 8008d88:	b976      	cbnz	r6, 8008da8 <_Balloc+0x28>
 8008d8a:	2010      	movs	r0, #16
 8008d8c:	f7ff ff42 	bl	8008c14 <malloc>
 8008d90:	4602      	mov	r2, r0
 8008d92:	61e0      	str	r0, [r4, #28]
 8008d94:	b920      	cbnz	r0, 8008da0 <_Balloc+0x20>
 8008d96:	4b18      	ldr	r3, [pc, #96]	@ (8008df8 <_Balloc+0x78>)
 8008d98:	4818      	ldr	r0, [pc, #96]	@ (8008dfc <_Balloc+0x7c>)
 8008d9a:	216b      	movs	r1, #107	@ 0x6b
 8008d9c:	f000 fd86 	bl	80098ac <__assert_func>
 8008da0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008da4:	6006      	str	r6, [r0, #0]
 8008da6:	60c6      	str	r6, [r0, #12]
 8008da8:	69e6      	ldr	r6, [r4, #28]
 8008daa:	68f3      	ldr	r3, [r6, #12]
 8008dac:	b183      	cbz	r3, 8008dd0 <_Balloc+0x50>
 8008dae:	69e3      	ldr	r3, [r4, #28]
 8008db0:	68db      	ldr	r3, [r3, #12]
 8008db2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008db6:	b9b8      	cbnz	r0, 8008de8 <_Balloc+0x68>
 8008db8:	2101      	movs	r1, #1
 8008dba:	fa01 f605 	lsl.w	r6, r1, r5
 8008dbe:	1d72      	adds	r2, r6, #5
 8008dc0:	0092      	lsls	r2, r2, #2
 8008dc2:	4620      	mov	r0, r4
 8008dc4:	f000 fd90 	bl	80098e8 <_calloc_r>
 8008dc8:	b160      	cbz	r0, 8008de4 <_Balloc+0x64>
 8008dca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008dce:	e00e      	b.n	8008dee <_Balloc+0x6e>
 8008dd0:	2221      	movs	r2, #33	@ 0x21
 8008dd2:	2104      	movs	r1, #4
 8008dd4:	4620      	mov	r0, r4
 8008dd6:	f000 fd87 	bl	80098e8 <_calloc_r>
 8008dda:	69e3      	ldr	r3, [r4, #28]
 8008ddc:	60f0      	str	r0, [r6, #12]
 8008dde:	68db      	ldr	r3, [r3, #12]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d1e4      	bne.n	8008dae <_Balloc+0x2e>
 8008de4:	2000      	movs	r0, #0
 8008de6:	bd70      	pop	{r4, r5, r6, pc}
 8008de8:	6802      	ldr	r2, [r0, #0]
 8008dea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008dee:	2300      	movs	r3, #0
 8008df0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008df4:	e7f7      	b.n	8008de6 <_Balloc+0x66>
 8008df6:	bf00      	nop
 8008df8:	0800ad99 	.word	0x0800ad99
 8008dfc:	0800ae19 	.word	0x0800ae19

08008e00 <_Bfree>:
 8008e00:	b570      	push	{r4, r5, r6, lr}
 8008e02:	69c6      	ldr	r6, [r0, #28]
 8008e04:	4605      	mov	r5, r0
 8008e06:	460c      	mov	r4, r1
 8008e08:	b976      	cbnz	r6, 8008e28 <_Bfree+0x28>
 8008e0a:	2010      	movs	r0, #16
 8008e0c:	f7ff ff02 	bl	8008c14 <malloc>
 8008e10:	4602      	mov	r2, r0
 8008e12:	61e8      	str	r0, [r5, #28]
 8008e14:	b920      	cbnz	r0, 8008e20 <_Bfree+0x20>
 8008e16:	4b09      	ldr	r3, [pc, #36]	@ (8008e3c <_Bfree+0x3c>)
 8008e18:	4809      	ldr	r0, [pc, #36]	@ (8008e40 <_Bfree+0x40>)
 8008e1a:	218f      	movs	r1, #143	@ 0x8f
 8008e1c:	f000 fd46 	bl	80098ac <__assert_func>
 8008e20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008e24:	6006      	str	r6, [r0, #0]
 8008e26:	60c6      	str	r6, [r0, #12]
 8008e28:	b13c      	cbz	r4, 8008e3a <_Bfree+0x3a>
 8008e2a:	69eb      	ldr	r3, [r5, #28]
 8008e2c:	6862      	ldr	r2, [r4, #4]
 8008e2e:	68db      	ldr	r3, [r3, #12]
 8008e30:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008e34:	6021      	str	r1, [r4, #0]
 8008e36:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008e3a:	bd70      	pop	{r4, r5, r6, pc}
 8008e3c:	0800ad99 	.word	0x0800ad99
 8008e40:	0800ae19 	.word	0x0800ae19

08008e44 <__multadd>:
 8008e44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e48:	690d      	ldr	r5, [r1, #16]
 8008e4a:	4607      	mov	r7, r0
 8008e4c:	460c      	mov	r4, r1
 8008e4e:	461e      	mov	r6, r3
 8008e50:	f101 0c14 	add.w	ip, r1, #20
 8008e54:	2000      	movs	r0, #0
 8008e56:	f8dc 3000 	ldr.w	r3, [ip]
 8008e5a:	b299      	uxth	r1, r3
 8008e5c:	fb02 6101 	mla	r1, r2, r1, r6
 8008e60:	0c1e      	lsrs	r6, r3, #16
 8008e62:	0c0b      	lsrs	r3, r1, #16
 8008e64:	fb02 3306 	mla	r3, r2, r6, r3
 8008e68:	b289      	uxth	r1, r1
 8008e6a:	3001      	adds	r0, #1
 8008e6c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008e70:	4285      	cmp	r5, r0
 8008e72:	f84c 1b04 	str.w	r1, [ip], #4
 8008e76:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008e7a:	dcec      	bgt.n	8008e56 <__multadd+0x12>
 8008e7c:	b30e      	cbz	r6, 8008ec2 <__multadd+0x7e>
 8008e7e:	68a3      	ldr	r3, [r4, #8]
 8008e80:	42ab      	cmp	r3, r5
 8008e82:	dc19      	bgt.n	8008eb8 <__multadd+0x74>
 8008e84:	6861      	ldr	r1, [r4, #4]
 8008e86:	4638      	mov	r0, r7
 8008e88:	3101      	adds	r1, #1
 8008e8a:	f7ff ff79 	bl	8008d80 <_Balloc>
 8008e8e:	4680      	mov	r8, r0
 8008e90:	b928      	cbnz	r0, 8008e9e <__multadd+0x5a>
 8008e92:	4602      	mov	r2, r0
 8008e94:	4b0c      	ldr	r3, [pc, #48]	@ (8008ec8 <__multadd+0x84>)
 8008e96:	480d      	ldr	r0, [pc, #52]	@ (8008ecc <__multadd+0x88>)
 8008e98:	21ba      	movs	r1, #186	@ 0xba
 8008e9a:	f000 fd07 	bl	80098ac <__assert_func>
 8008e9e:	6922      	ldr	r2, [r4, #16]
 8008ea0:	3202      	adds	r2, #2
 8008ea2:	f104 010c 	add.w	r1, r4, #12
 8008ea6:	0092      	lsls	r2, r2, #2
 8008ea8:	300c      	adds	r0, #12
 8008eaa:	f7ff f80c 	bl	8007ec6 <memcpy>
 8008eae:	4621      	mov	r1, r4
 8008eb0:	4638      	mov	r0, r7
 8008eb2:	f7ff ffa5 	bl	8008e00 <_Bfree>
 8008eb6:	4644      	mov	r4, r8
 8008eb8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008ebc:	3501      	adds	r5, #1
 8008ebe:	615e      	str	r6, [r3, #20]
 8008ec0:	6125      	str	r5, [r4, #16]
 8008ec2:	4620      	mov	r0, r4
 8008ec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ec8:	0800ae08 	.word	0x0800ae08
 8008ecc:	0800ae19 	.word	0x0800ae19

08008ed0 <__hi0bits>:
 8008ed0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008ed4:	4603      	mov	r3, r0
 8008ed6:	bf36      	itet	cc
 8008ed8:	0403      	lslcc	r3, r0, #16
 8008eda:	2000      	movcs	r0, #0
 8008edc:	2010      	movcc	r0, #16
 8008ede:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008ee2:	bf3c      	itt	cc
 8008ee4:	021b      	lslcc	r3, r3, #8
 8008ee6:	3008      	addcc	r0, #8
 8008ee8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008eec:	bf3c      	itt	cc
 8008eee:	011b      	lslcc	r3, r3, #4
 8008ef0:	3004      	addcc	r0, #4
 8008ef2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ef6:	bf3c      	itt	cc
 8008ef8:	009b      	lslcc	r3, r3, #2
 8008efa:	3002      	addcc	r0, #2
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	db05      	blt.n	8008f0c <__hi0bits+0x3c>
 8008f00:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008f04:	f100 0001 	add.w	r0, r0, #1
 8008f08:	bf08      	it	eq
 8008f0a:	2020      	moveq	r0, #32
 8008f0c:	4770      	bx	lr

08008f0e <__lo0bits>:
 8008f0e:	6803      	ldr	r3, [r0, #0]
 8008f10:	4602      	mov	r2, r0
 8008f12:	f013 0007 	ands.w	r0, r3, #7
 8008f16:	d00b      	beq.n	8008f30 <__lo0bits+0x22>
 8008f18:	07d9      	lsls	r1, r3, #31
 8008f1a:	d421      	bmi.n	8008f60 <__lo0bits+0x52>
 8008f1c:	0798      	lsls	r0, r3, #30
 8008f1e:	bf49      	itett	mi
 8008f20:	085b      	lsrmi	r3, r3, #1
 8008f22:	089b      	lsrpl	r3, r3, #2
 8008f24:	2001      	movmi	r0, #1
 8008f26:	6013      	strmi	r3, [r2, #0]
 8008f28:	bf5c      	itt	pl
 8008f2a:	6013      	strpl	r3, [r2, #0]
 8008f2c:	2002      	movpl	r0, #2
 8008f2e:	4770      	bx	lr
 8008f30:	b299      	uxth	r1, r3
 8008f32:	b909      	cbnz	r1, 8008f38 <__lo0bits+0x2a>
 8008f34:	0c1b      	lsrs	r3, r3, #16
 8008f36:	2010      	movs	r0, #16
 8008f38:	b2d9      	uxtb	r1, r3
 8008f3a:	b909      	cbnz	r1, 8008f40 <__lo0bits+0x32>
 8008f3c:	3008      	adds	r0, #8
 8008f3e:	0a1b      	lsrs	r3, r3, #8
 8008f40:	0719      	lsls	r1, r3, #28
 8008f42:	bf04      	itt	eq
 8008f44:	091b      	lsreq	r3, r3, #4
 8008f46:	3004      	addeq	r0, #4
 8008f48:	0799      	lsls	r1, r3, #30
 8008f4a:	bf04      	itt	eq
 8008f4c:	089b      	lsreq	r3, r3, #2
 8008f4e:	3002      	addeq	r0, #2
 8008f50:	07d9      	lsls	r1, r3, #31
 8008f52:	d403      	bmi.n	8008f5c <__lo0bits+0x4e>
 8008f54:	085b      	lsrs	r3, r3, #1
 8008f56:	f100 0001 	add.w	r0, r0, #1
 8008f5a:	d003      	beq.n	8008f64 <__lo0bits+0x56>
 8008f5c:	6013      	str	r3, [r2, #0]
 8008f5e:	4770      	bx	lr
 8008f60:	2000      	movs	r0, #0
 8008f62:	4770      	bx	lr
 8008f64:	2020      	movs	r0, #32
 8008f66:	4770      	bx	lr

08008f68 <__i2b>:
 8008f68:	b510      	push	{r4, lr}
 8008f6a:	460c      	mov	r4, r1
 8008f6c:	2101      	movs	r1, #1
 8008f6e:	f7ff ff07 	bl	8008d80 <_Balloc>
 8008f72:	4602      	mov	r2, r0
 8008f74:	b928      	cbnz	r0, 8008f82 <__i2b+0x1a>
 8008f76:	4b05      	ldr	r3, [pc, #20]	@ (8008f8c <__i2b+0x24>)
 8008f78:	4805      	ldr	r0, [pc, #20]	@ (8008f90 <__i2b+0x28>)
 8008f7a:	f240 1145 	movw	r1, #325	@ 0x145
 8008f7e:	f000 fc95 	bl	80098ac <__assert_func>
 8008f82:	2301      	movs	r3, #1
 8008f84:	6144      	str	r4, [r0, #20]
 8008f86:	6103      	str	r3, [r0, #16]
 8008f88:	bd10      	pop	{r4, pc}
 8008f8a:	bf00      	nop
 8008f8c:	0800ae08 	.word	0x0800ae08
 8008f90:	0800ae19 	.word	0x0800ae19

08008f94 <__multiply>:
 8008f94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f98:	4614      	mov	r4, r2
 8008f9a:	690a      	ldr	r2, [r1, #16]
 8008f9c:	6923      	ldr	r3, [r4, #16]
 8008f9e:	429a      	cmp	r2, r3
 8008fa0:	bfa8      	it	ge
 8008fa2:	4623      	movge	r3, r4
 8008fa4:	460f      	mov	r7, r1
 8008fa6:	bfa4      	itt	ge
 8008fa8:	460c      	movge	r4, r1
 8008faa:	461f      	movge	r7, r3
 8008fac:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008fb0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008fb4:	68a3      	ldr	r3, [r4, #8]
 8008fb6:	6861      	ldr	r1, [r4, #4]
 8008fb8:	eb0a 0609 	add.w	r6, sl, r9
 8008fbc:	42b3      	cmp	r3, r6
 8008fbe:	b085      	sub	sp, #20
 8008fc0:	bfb8      	it	lt
 8008fc2:	3101      	addlt	r1, #1
 8008fc4:	f7ff fedc 	bl	8008d80 <_Balloc>
 8008fc8:	b930      	cbnz	r0, 8008fd8 <__multiply+0x44>
 8008fca:	4602      	mov	r2, r0
 8008fcc:	4b44      	ldr	r3, [pc, #272]	@ (80090e0 <__multiply+0x14c>)
 8008fce:	4845      	ldr	r0, [pc, #276]	@ (80090e4 <__multiply+0x150>)
 8008fd0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008fd4:	f000 fc6a 	bl	80098ac <__assert_func>
 8008fd8:	f100 0514 	add.w	r5, r0, #20
 8008fdc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008fe0:	462b      	mov	r3, r5
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	4543      	cmp	r3, r8
 8008fe6:	d321      	bcc.n	800902c <__multiply+0x98>
 8008fe8:	f107 0114 	add.w	r1, r7, #20
 8008fec:	f104 0214 	add.w	r2, r4, #20
 8008ff0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008ff4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008ff8:	9302      	str	r3, [sp, #8]
 8008ffa:	1b13      	subs	r3, r2, r4
 8008ffc:	3b15      	subs	r3, #21
 8008ffe:	f023 0303 	bic.w	r3, r3, #3
 8009002:	3304      	adds	r3, #4
 8009004:	f104 0715 	add.w	r7, r4, #21
 8009008:	42ba      	cmp	r2, r7
 800900a:	bf38      	it	cc
 800900c:	2304      	movcc	r3, #4
 800900e:	9301      	str	r3, [sp, #4]
 8009010:	9b02      	ldr	r3, [sp, #8]
 8009012:	9103      	str	r1, [sp, #12]
 8009014:	428b      	cmp	r3, r1
 8009016:	d80c      	bhi.n	8009032 <__multiply+0x9e>
 8009018:	2e00      	cmp	r6, #0
 800901a:	dd03      	ble.n	8009024 <__multiply+0x90>
 800901c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009020:	2b00      	cmp	r3, #0
 8009022:	d05b      	beq.n	80090dc <__multiply+0x148>
 8009024:	6106      	str	r6, [r0, #16]
 8009026:	b005      	add	sp, #20
 8009028:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800902c:	f843 2b04 	str.w	r2, [r3], #4
 8009030:	e7d8      	b.n	8008fe4 <__multiply+0x50>
 8009032:	f8b1 a000 	ldrh.w	sl, [r1]
 8009036:	f1ba 0f00 	cmp.w	sl, #0
 800903a:	d024      	beq.n	8009086 <__multiply+0xf2>
 800903c:	f104 0e14 	add.w	lr, r4, #20
 8009040:	46a9      	mov	r9, r5
 8009042:	f04f 0c00 	mov.w	ip, #0
 8009046:	f85e 7b04 	ldr.w	r7, [lr], #4
 800904a:	f8d9 3000 	ldr.w	r3, [r9]
 800904e:	fa1f fb87 	uxth.w	fp, r7
 8009052:	b29b      	uxth	r3, r3
 8009054:	fb0a 330b 	mla	r3, sl, fp, r3
 8009058:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800905c:	f8d9 7000 	ldr.w	r7, [r9]
 8009060:	4463      	add	r3, ip
 8009062:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009066:	fb0a c70b 	mla	r7, sl, fp, ip
 800906a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800906e:	b29b      	uxth	r3, r3
 8009070:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009074:	4572      	cmp	r2, lr
 8009076:	f849 3b04 	str.w	r3, [r9], #4
 800907a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800907e:	d8e2      	bhi.n	8009046 <__multiply+0xb2>
 8009080:	9b01      	ldr	r3, [sp, #4]
 8009082:	f845 c003 	str.w	ip, [r5, r3]
 8009086:	9b03      	ldr	r3, [sp, #12]
 8009088:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800908c:	3104      	adds	r1, #4
 800908e:	f1b9 0f00 	cmp.w	r9, #0
 8009092:	d021      	beq.n	80090d8 <__multiply+0x144>
 8009094:	682b      	ldr	r3, [r5, #0]
 8009096:	f104 0c14 	add.w	ip, r4, #20
 800909a:	46ae      	mov	lr, r5
 800909c:	f04f 0a00 	mov.w	sl, #0
 80090a0:	f8bc b000 	ldrh.w	fp, [ip]
 80090a4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80090a8:	fb09 770b 	mla	r7, r9, fp, r7
 80090ac:	4457      	add	r7, sl
 80090ae:	b29b      	uxth	r3, r3
 80090b0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80090b4:	f84e 3b04 	str.w	r3, [lr], #4
 80090b8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80090bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80090c0:	f8be 3000 	ldrh.w	r3, [lr]
 80090c4:	fb09 330a 	mla	r3, r9, sl, r3
 80090c8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80090cc:	4562      	cmp	r2, ip
 80090ce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80090d2:	d8e5      	bhi.n	80090a0 <__multiply+0x10c>
 80090d4:	9f01      	ldr	r7, [sp, #4]
 80090d6:	51eb      	str	r3, [r5, r7]
 80090d8:	3504      	adds	r5, #4
 80090da:	e799      	b.n	8009010 <__multiply+0x7c>
 80090dc:	3e01      	subs	r6, #1
 80090de:	e79b      	b.n	8009018 <__multiply+0x84>
 80090e0:	0800ae08 	.word	0x0800ae08
 80090e4:	0800ae19 	.word	0x0800ae19

080090e8 <__pow5mult>:
 80090e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090ec:	4615      	mov	r5, r2
 80090ee:	f012 0203 	ands.w	r2, r2, #3
 80090f2:	4607      	mov	r7, r0
 80090f4:	460e      	mov	r6, r1
 80090f6:	d007      	beq.n	8009108 <__pow5mult+0x20>
 80090f8:	4c25      	ldr	r4, [pc, #148]	@ (8009190 <__pow5mult+0xa8>)
 80090fa:	3a01      	subs	r2, #1
 80090fc:	2300      	movs	r3, #0
 80090fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009102:	f7ff fe9f 	bl	8008e44 <__multadd>
 8009106:	4606      	mov	r6, r0
 8009108:	10ad      	asrs	r5, r5, #2
 800910a:	d03d      	beq.n	8009188 <__pow5mult+0xa0>
 800910c:	69fc      	ldr	r4, [r7, #28]
 800910e:	b97c      	cbnz	r4, 8009130 <__pow5mult+0x48>
 8009110:	2010      	movs	r0, #16
 8009112:	f7ff fd7f 	bl	8008c14 <malloc>
 8009116:	4602      	mov	r2, r0
 8009118:	61f8      	str	r0, [r7, #28]
 800911a:	b928      	cbnz	r0, 8009128 <__pow5mult+0x40>
 800911c:	4b1d      	ldr	r3, [pc, #116]	@ (8009194 <__pow5mult+0xac>)
 800911e:	481e      	ldr	r0, [pc, #120]	@ (8009198 <__pow5mult+0xb0>)
 8009120:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009124:	f000 fbc2 	bl	80098ac <__assert_func>
 8009128:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800912c:	6004      	str	r4, [r0, #0]
 800912e:	60c4      	str	r4, [r0, #12]
 8009130:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009134:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009138:	b94c      	cbnz	r4, 800914e <__pow5mult+0x66>
 800913a:	f240 2171 	movw	r1, #625	@ 0x271
 800913e:	4638      	mov	r0, r7
 8009140:	f7ff ff12 	bl	8008f68 <__i2b>
 8009144:	2300      	movs	r3, #0
 8009146:	f8c8 0008 	str.w	r0, [r8, #8]
 800914a:	4604      	mov	r4, r0
 800914c:	6003      	str	r3, [r0, #0]
 800914e:	f04f 0900 	mov.w	r9, #0
 8009152:	07eb      	lsls	r3, r5, #31
 8009154:	d50a      	bpl.n	800916c <__pow5mult+0x84>
 8009156:	4631      	mov	r1, r6
 8009158:	4622      	mov	r2, r4
 800915a:	4638      	mov	r0, r7
 800915c:	f7ff ff1a 	bl	8008f94 <__multiply>
 8009160:	4631      	mov	r1, r6
 8009162:	4680      	mov	r8, r0
 8009164:	4638      	mov	r0, r7
 8009166:	f7ff fe4b 	bl	8008e00 <_Bfree>
 800916a:	4646      	mov	r6, r8
 800916c:	106d      	asrs	r5, r5, #1
 800916e:	d00b      	beq.n	8009188 <__pow5mult+0xa0>
 8009170:	6820      	ldr	r0, [r4, #0]
 8009172:	b938      	cbnz	r0, 8009184 <__pow5mult+0x9c>
 8009174:	4622      	mov	r2, r4
 8009176:	4621      	mov	r1, r4
 8009178:	4638      	mov	r0, r7
 800917a:	f7ff ff0b 	bl	8008f94 <__multiply>
 800917e:	6020      	str	r0, [r4, #0]
 8009180:	f8c0 9000 	str.w	r9, [r0]
 8009184:	4604      	mov	r4, r0
 8009186:	e7e4      	b.n	8009152 <__pow5mult+0x6a>
 8009188:	4630      	mov	r0, r6
 800918a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800918e:	bf00      	nop
 8009190:	0800ae74 	.word	0x0800ae74
 8009194:	0800ad99 	.word	0x0800ad99
 8009198:	0800ae19 	.word	0x0800ae19

0800919c <__lshift>:
 800919c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091a0:	460c      	mov	r4, r1
 80091a2:	6849      	ldr	r1, [r1, #4]
 80091a4:	6923      	ldr	r3, [r4, #16]
 80091a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80091aa:	68a3      	ldr	r3, [r4, #8]
 80091ac:	4607      	mov	r7, r0
 80091ae:	4691      	mov	r9, r2
 80091b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80091b4:	f108 0601 	add.w	r6, r8, #1
 80091b8:	42b3      	cmp	r3, r6
 80091ba:	db0b      	blt.n	80091d4 <__lshift+0x38>
 80091bc:	4638      	mov	r0, r7
 80091be:	f7ff fddf 	bl	8008d80 <_Balloc>
 80091c2:	4605      	mov	r5, r0
 80091c4:	b948      	cbnz	r0, 80091da <__lshift+0x3e>
 80091c6:	4602      	mov	r2, r0
 80091c8:	4b28      	ldr	r3, [pc, #160]	@ (800926c <__lshift+0xd0>)
 80091ca:	4829      	ldr	r0, [pc, #164]	@ (8009270 <__lshift+0xd4>)
 80091cc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80091d0:	f000 fb6c 	bl	80098ac <__assert_func>
 80091d4:	3101      	adds	r1, #1
 80091d6:	005b      	lsls	r3, r3, #1
 80091d8:	e7ee      	b.n	80091b8 <__lshift+0x1c>
 80091da:	2300      	movs	r3, #0
 80091dc:	f100 0114 	add.w	r1, r0, #20
 80091e0:	f100 0210 	add.w	r2, r0, #16
 80091e4:	4618      	mov	r0, r3
 80091e6:	4553      	cmp	r3, sl
 80091e8:	db33      	blt.n	8009252 <__lshift+0xb6>
 80091ea:	6920      	ldr	r0, [r4, #16]
 80091ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80091f0:	f104 0314 	add.w	r3, r4, #20
 80091f4:	f019 091f 	ands.w	r9, r9, #31
 80091f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80091fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009200:	d02b      	beq.n	800925a <__lshift+0xbe>
 8009202:	f1c9 0e20 	rsb	lr, r9, #32
 8009206:	468a      	mov	sl, r1
 8009208:	2200      	movs	r2, #0
 800920a:	6818      	ldr	r0, [r3, #0]
 800920c:	fa00 f009 	lsl.w	r0, r0, r9
 8009210:	4310      	orrs	r0, r2
 8009212:	f84a 0b04 	str.w	r0, [sl], #4
 8009216:	f853 2b04 	ldr.w	r2, [r3], #4
 800921a:	459c      	cmp	ip, r3
 800921c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009220:	d8f3      	bhi.n	800920a <__lshift+0x6e>
 8009222:	ebac 0304 	sub.w	r3, ip, r4
 8009226:	3b15      	subs	r3, #21
 8009228:	f023 0303 	bic.w	r3, r3, #3
 800922c:	3304      	adds	r3, #4
 800922e:	f104 0015 	add.w	r0, r4, #21
 8009232:	4584      	cmp	ip, r0
 8009234:	bf38      	it	cc
 8009236:	2304      	movcc	r3, #4
 8009238:	50ca      	str	r2, [r1, r3]
 800923a:	b10a      	cbz	r2, 8009240 <__lshift+0xa4>
 800923c:	f108 0602 	add.w	r6, r8, #2
 8009240:	3e01      	subs	r6, #1
 8009242:	4638      	mov	r0, r7
 8009244:	612e      	str	r6, [r5, #16]
 8009246:	4621      	mov	r1, r4
 8009248:	f7ff fdda 	bl	8008e00 <_Bfree>
 800924c:	4628      	mov	r0, r5
 800924e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009252:	f842 0f04 	str.w	r0, [r2, #4]!
 8009256:	3301      	adds	r3, #1
 8009258:	e7c5      	b.n	80091e6 <__lshift+0x4a>
 800925a:	3904      	subs	r1, #4
 800925c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009260:	f841 2f04 	str.w	r2, [r1, #4]!
 8009264:	459c      	cmp	ip, r3
 8009266:	d8f9      	bhi.n	800925c <__lshift+0xc0>
 8009268:	e7ea      	b.n	8009240 <__lshift+0xa4>
 800926a:	bf00      	nop
 800926c:	0800ae08 	.word	0x0800ae08
 8009270:	0800ae19 	.word	0x0800ae19

08009274 <__mcmp>:
 8009274:	690a      	ldr	r2, [r1, #16]
 8009276:	4603      	mov	r3, r0
 8009278:	6900      	ldr	r0, [r0, #16]
 800927a:	1a80      	subs	r0, r0, r2
 800927c:	b530      	push	{r4, r5, lr}
 800927e:	d10e      	bne.n	800929e <__mcmp+0x2a>
 8009280:	3314      	adds	r3, #20
 8009282:	3114      	adds	r1, #20
 8009284:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009288:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800928c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009290:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009294:	4295      	cmp	r5, r2
 8009296:	d003      	beq.n	80092a0 <__mcmp+0x2c>
 8009298:	d205      	bcs.n	80092a6 <__mcmp+0x32>
 800929a:	f04f 30ff 	mov.w	r0, #4294967295
 800929e:	bd30      	pop	{r4, r5, pc}
 80092a0:	42a3      	cmp	r3, r4
 80092a2:	d3f3      	bcc.n	800928c <__mcmp+0x18>
 80092a4:	e7fb      	b.n	800929e <__mcmp+0x2a>
 80092a6:	2001      	movs	r0, #1
 80092a8:	e7f9      	b.n	800929e <__mcmp+0x2a>
	...

080092ac <__mdiff>:
 80092ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092b0:	4689      	mov	r9, r1
 80092b2:	4606      	mov	r6, r0
 80092b4:	4611      	mov	r1, r2
 80092b6:	4648      	mov	r0, r9
 80092b8:	4614      	mov	r4, r2
 80092ba:	f7ff ffdb 	bl	8009274 <__mcmp>
 80092be:	1e05      	subs	r5, r0, #0
 80092c0:	d112      	bne.n	80092e8 <__mdiff+0x3c>
 80092c2:	4629      	mov	r1, r5
 80092c4:	4630      	mov	r0, r6
 80092c6:	f7ff fd5b 	bl	8008d80 <_Balloc>
 80092ca:	4602      	mov	r2, r0
 80092cc:	b928      	cbnz	r0, 80092da <__mdiff+0x2e>
 80092ce:	4b3f      	ldr	r3, [pc, #252]	@ (80093cc <__mdiff+0x120>)
 80092d0:	f240 2137 	movw	r1, #567	@ 0x237
 80092d4:	483e      	ldr	r0, [pc, #248]	@ (80093d0 <__mdiff+0x124>)
 80092d6:	f000 fae9 	bl	80098ac <__assert_func>
 80092da:	2301      	movs	r3, #1
 80092dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80092e0:	4610      	mov	r0, r2
 80092e2:	b003      	add	sp, #12
 80092e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092e8:	bfbc      	itt	lt
 80092ea:	464b      	movlt	r3, r9
 80092ec:	46a1      	movlt	r9, r4
 80092ee:	4630      	mov	r0, r6
 80092f0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80092f4:	bfba      	itte	lt
 80092f6:	461c      	movlt	r4, r3
 80092f8:	2501      	movlt	r5, #1
 80092fa:	2500      	movge	r5, #0
 80092fc:	f7ff fd40 	bl	8008d80 <_Balloc>
 8009300:	4602      	mov	r2, r0
 8009302:	b918      	cbnz	r0, 800930c <__mdiff+0x60>
 8009304:	4b31      	ldr	r3, [pc, #196]	@ (80093cc <__mdiff+0x120>)
 8009306:	f240 2145 	movw	r1, #581	@ 0x245
 800930a:	e7e3      	b.n	80092d4 <__mdiff+0x28>
 800930c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009310:	6926      	ldr	r6, [r4, #16]
 8009312:	60c5      	str	r5, [r0, #12]
 8009314:	f109 0310 	add.w	r3, r9, #16
 8009318:	f109 0514 	add.w	r5, r9, #20
 800931c:	f104 0e14 	add.w	lr, r4, #20
 8009320:	f100 0b14 	add.w	fp, r0, #20
 8009324:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009328:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800932c:	9301      	str	r3, [sp, #4]
 800932e:	46d9      	mov	r9, fp
 8009330:	f04f 0c00 	mov.w	ip, #0
 8009334:	9b01      	ldr	r3, [sp, #4]
 8009336:	f85e 0b04 	ldr.w	r0, [lr], #4
 800933a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800933e:	9301      	str	r3, [sp, #4]
 8009340:	fa1f f38a 	uxth.w	r3, sl
 8009344:	4619      	mov	r1, r3
 8009346:	b283      	uxth	r3, r0
 8009348:	1acb      	subs	r3, r1, r3
 800934a:	0c00      	lsrs	r0, r0, #16
 800934c:	4463      	add	r3, ip
 800934e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009352:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009356:	b29b      	uxth	r3, r3
 8009358:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800935c:	4576      	cmp	r6, lr
 800935e:	f849 3b04 	str.w	r3, [r9], #4
 8009362:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009366:	d8e5      	bhi.n	8009334 <__mdiff+0x88>
 8009368:	1b33      	subs	r3, r6, r4
 800936a:	3b15      	subs	r3, #21
 800936c:	f023 0303 	bic.w	r3, r3, #3
 8009370:	3415      	adds	r4, #21
 8009372:	3304      	adds	r3, #4
 8009374:	42a6      	cmp	r6, r4
 8009376:	bf38      	it	cc
 8009378:	2304      	movcc	r3, #4
 800937a:	441d      	add	r5, r3
 800937c:	445b      	add	r3, fp
 800937e:	461e      	mov	r6, r3
 8009380:	462c      	mov	r4, r5
 8009382:	4544      	cmp	r4, r8
 8009384:	d30e      	bcc.n	80093a4 <__mdiff+0xf8>
 8009386:	f108 0103 	add.w	r1, r8, #3
 800938a:	1b49      	subs	r1, r1, r5
 800938c:	f021 0103 	bic.w	r1, r1, #3
 8009390:	3d03      	subs	r5, #3
 8009392:	45a8      	cmp	r8, r5
 8009394:	bf38      	it	cc
 8009396:	2100      	movcc	r1, #0
 8009398:	440b      	add	r3, r1
 800939a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800939e:	b191      	cbz	r1, 80093c6 <__mdiff+0x11a>
 80093a0:	6117      	str	r7, [r2, #16]
 80093a2:	e79d      	b.n	80092e0 <__mdiff+0x34>
 80093a4:	f854 1b04 	ldr.w	r1, [r4], #4
 80093a8:	46e6      	mov	lr, ip
 80093aa:	0c08      	lsrs	r0, r1, #16
 80093ac:	fa1c fc81 	uxtah	ip, ip, r1
 80093b0:	4471      	add	r1, lr
 80093b2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80093b6:	b289      	uxth	r1, r1
 80093b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80093bc:	f846 1b04 	str.w	r1, [r6], #4
 80093c0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80093c4:	e7dd      	b.n	8009382 <__mdiff+0xd6>
 80093c6:	3f01      	subs	r7, #1
 80093c8:	e7e7      	b.n	800939a <__mdiff+0xee>
 80093ca:	bf00      	nop
 80093cc:	0800ae08 	.word	0x0800ae08
 80093d0:	0800ae19 	.word	0x0800ae19

080093d4 <__d2b>:
 80093d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80093d8:	460f      	mov	r7, r1
 80093da:	2101      	movs	r1, #1
 80093dc:	ec59 8b10 	vmov	r8, r9, d0
 80093e0:	4616      	mov	r6, r2
 80093e2:	f7ff fccd 	bl	8008d80 <_Balloc>
 80093e6:	4604      	mov	r4, r0
 80093e8:	b930      	cbnz	r0, 80093f8 <__d2b+0x24>
 80093ea:	4602      	mov	r2, r0
 80093ec:	4b23      	ldr	r3, [pc, #140]	@ (800947c <__d2b+0xa8>)
 80093ee:	4824      	ldr	r0, [pc, #144]	@ (8009480 <__d2b+0xac>)
 80093f0:	f240 310f 	movw	r1, #783	@ 0x30f
 80093f4:	f000 fa5a 	bl	80098ac <__assert_func>
 80093f8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80093fc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009400:	b10d      	cbz	r5, 8009406 <__d2b+0x32>
 8009402:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009406:	9301      	str	r3, [sp, #4]
 8009408:	f1b8 0300 	subs.w	r3, r8, #0
 800940c:	d023      	beq.n	8009456 <__d2b+0x82>
 800940e:	4668      	mov	r0, sp
 8009410:	9300      	str	r3, [sp, #0]
 8009412:	f7ff fd7c 	bl	8008f0e <__lo0bits>
 8009416:	e9dd 1200 	ldrd	r1, r2, [sp]
 800941a:	b1d0      	cbz	r0, 8009452 <__d2b+0x7e>
 800941c:	f1c0 0320 	rsb	r3, r0, #32
 8009420:	fa02 f303 	lsl.w	r3, r2, r3
 8009424:	430b      	orrs	r3, r1
 8009426:	40c2      	lsrs	r2, r0
 8009428:	6163      	str	r3, [r4, #20]
 800942a:	9201      	str	r2, [sp, #4]
 800942c:	9b01      	ldr	r3, [sp, #4]
 800942e:	61a3      	str	r3, [r4, #24]
 8009430:	2b00      	cmp	r3, #0
 8009432:	bf0c      	ite	eq
 8009434:	2201      	moveq	r2, #1
 8009436:	2202      	movne	r2, #2
 8009438:	6122      	str	r2, [r4, #16]
 800943a:	b1a5      	cbz	r5, 8009466 <__d2b+0x92>
 800943c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009440:	4405      	add	r5, r0
 8009442:	603d      	str	r5, [r7, #0]
 8009444:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009448:	6030      	str	r0, [r6, #0]
 800944a:	4620      	mov	r0, r4
 800944c:	b003      	add	sp, #12
 800944e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009452:	6161      	str	r1, [r4, #20]
 8009454:	e7ea      	b.n	800942c <__d2b+0x58>
 8009456:	a801      	add	r0, sp, #4
 8009458:	f7ff fd59 	bl	8008f0e <__lo0bits>
 800945c:	9b01      	ldr	r3, [sp, #4]
 800945e:	6163      	str	r3, [r4, #20]
 8009460:	3020      	adds	r0, #32
 8009462:	2201      	movs	r2, #1
 8009464:	e7e8      	b.n	8009438 <__d2b+0x64>
 8009466:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800946a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800946e:	6038      	str	r0, [r7, #0]
 8009470:	6918      	ldr	r0, [r3, #16]
 8009472:	f7ff fd2d 	bl	8008ed0 <__hi0bits>
 8009476:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800947a:	e7e5      	b.n	8009448 <__d2b+0x74>
 800947c:	0800ae08 	.word	0x0800ae08
 8009480:	0800ae19 	.word	0x0800ae19

08009484 <__ssputs_r>:
 8009484:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009488:	688e      	ldr	r6, [r1, #8]
 800948a:	461f      	mov	r7, r3
 800948c:	42be      	cmp	r6, r7
 800948e:	680b      	ldr	r3, [r1, #0]
 8009490:	4682      	mov	sl, r0
 8009492:	460c      	mov	r4, r1
 8009494:	4690      	mov	r8, r2
 8009496:	d82d      	bhi.n	80094f4 <__ssputs_r+0x70>
 8009498:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800949c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80094a0:	d026      	beq.n	80094f0 <__ssputs_r+0x6c>
 80094a2:	6965      	ldr	r5, [r4, #20]
 80094a4:	6909      	ldr	r1, [r1, #16]
 80094a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80094aa:	eba3 0901 	sub.w	r9, r3, r1
 80094ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80094b2:	1c7b      	adds	r3, r7, #1
 80094b4:	444b      	add	r3, r9
 80094b6:	106d      	asrs	r5, r5, #1
 80094b8:	429d      	cmp	r5, r3
 80094ba:	bf38      	it	cc
 80094bc:	461d      	movcc	r5, r3
 80094be:	0553      	lsls	r3, r2, #21
 80094c0:	d527      	bpl.n	8009512 <__ssputs_r+0x8e>
 80094c2:	4629      	mov	r1, r5
 80094c4:	f7ff fbd0 	bl	8008c68 <_malloc_r>
 80094c8:	4606      	mov	r6, r0
 80094ca:	b360      	cbz	r0, 8009526 <__ssputs_r+0xa2>
 80094cc:	6921      	ldr	r1, [r4, #16]
 80094ce:	464a      	mov	r2, r9
 80094d0:	f7fe fcf9 	bl	8007ec6 <memcpy>
 80094d4:	89a3      	ldrh	r3, [r4, #12]
 80094d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80094da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094de:	81a3      	strh	r3, [r4, #12]
 80094e0:	6126      	str	r6, [r4, #16]
 80094e2:	6165      	str	r5, [r4, #20]
 80094e4:	444e      	add	r6, r9
 80094e6:	eba5 0509 	sub.w	r5, r5, r9
 80094ea:	6026      	str	r6, [r4, #0]
 80094ec:	60a5      	str	r5, [r4, #8]
 80094ee:	463e      	mov	r6, r7
 80094f0:	42be      	cmp	r6, r7
 80094f2:	d900      	bls.n	80094f6 <__ssputs_r+0x72>
 80094f4:	463e      	mov	r6, r7
 80094f6:	6820      	ldr	r0, [r4, #0]
 80094f8:	4632      	mov	r2, r6
 80094fa:	4641      	mov	r1, r8
 80094fc:	f7fe fc49 	bl	8007d92 <memmove>
 8009500:	68a3      	ldr	r3, [r4, #8]
 8009502:	1b9b      	subs	r3, r3, r6
 8009504:	60a3      	str	r3, [r4, #8]
 8009506:	6823      	ldr	r3, [r4, #0]
 8009508:	4433      	add	r3, r6
 800950a:	6023      	str	r3, [r4, #0]
 800950c:	2000      	movs	r0, #0
 800950e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009512:	462a      	mov	r2, r5
 8009514:	f000 fa0e 	bl	8009934 <_realloc_r>
 8009518:	4606      	mov	r6, r0
 800951a:	2800      	cmp	r0, #0
 800951c:	d1e0      	bne.n	80094e0 <__ssputs_r+0x5c>
 800951e:	6921      	ldr	r1, [r4, #16]
 8009520:	4650      	mov	r0, sl
 8009522:	f7ff fb2d 	bl	8008b80 <_free_r>
 8009526:	230c      	movs	r3, #12
 8009528:	f8ca 3000 	str.w	r3, [sl]
 800952c:	89a3      	ldrh	r3, [r4, #12]
 800952e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009532:	81a3      	strh	r3, [r4, #12]
 8009534:	f04f 30ff 	mov.w	r0, #4294967295
 8009538:	e7e9      	b.n	800950e <__ssputs_r+0x8a>
	...

0800953c <_svfiprintf_r>:
 800953c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009540:	4698      	mov	r8, r3
 8009542:	898b      	ldrh	r3, [r1, #12]
 8009544:	061b      	lsls	r3, r3, #24
 8009546:	b09d      	sub	sp, #116	@ 0x74
 8009548:	4607      	mov	r7, r0
 800954a:	460d      	mov	r5, r1
 800954c:	4614      	mov	r4, r2
 800954e:	d510      	bpl.n	8009572 <_svfiprintf_r+0x36>
 8009550:	690b      	ldr	r3, [r1, #16]
 8009552:	b973      	cbnz	r3, 8009572 <_svfiprintf_r+0x36>
 8009554:	2140      	movs	r1, #64	@ 0x40
 8009556:	f7ff fb87 	bl	8008c68 <_malloc_r>
 800955a:	6028      	str	r0, [r5, #0]
 800955c:	6128      	str	r0, [r5, #16]
 800955e:	b930      	cbnz	r0, 800956e <_svfiprintf_r+0x32>
 8009560:	230c      	movs	r3, #12
 8009562:	603b      	str	r3, [r7, #0]
 8009564:	f04f 30ff 	mov.w	r0, #4294967295
 8009568:	b01d      	add	sp, #116	@ 0x74
 800956a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800956e:	2340      	movs	r3, #64	@ 0x40
 8009570:	616b      	str	r3, [r5, #20]
 8009572:	2300      	movs	r3, #0
 8009574:	9309      	str	r3, [sp, #36]	@ 0x24
 8009576:	2320      	movs	r3, #32
 8009578:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800957c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009580:	2330      	movs	r3, #48	@ 0x30
 8009582:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009720 <_svfiprintf_r+0x1e4>
 8009586:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800958a:	f04f 0901 	mov.w	r9, #1
 800958e:	4623      	mov	r3, r4
 8009590:	469a      	mov	sl, r3
 8009592:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009596:	b10a      	cbz	r2, 800959c <_svfiprintf_r+0x60>
 8009598:	2a25      	cmp	r2, #37	@ 0x25
 800959a:	d1f9      	bne.n	8009590 <_svfiprintf_r+0x54>
 800959c:	ebba 0b04 	subs.w	fp, sl, r4
 80095a0:	d00b      	beq.n	80095ba <_svfiprintf_r+0x7e>
 80095a2:	465b      	mov	r3, fp
 80095a4:	4622      	mov	r2, r4
 80095a6:	4629      	mov	r1, r5
 80095a8:	4638      	mov	r0, r7
 80095aa:	f7ff ff6b 	bl	8009484 <__ssputs_r>
 80095ae:	3001      	adds	r0, #1
 80095b0:	f000 80a7 	beq.w	8009702 <_svfiprintf_r+0x1c6>
 80095b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80095b6:	445a      	add	r2, fp
 80095b8:	9209      	str	r2, [sp, #36]	@ 0x24
 80095ba:	f89a 3000 	ldrb.w	r3, [sl]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	f000 809f 	beq.w	8009702 <_svfiprintf_r+0x1c6>
 80095c4:	2300      	movs	r3, #0
 80095c6:	f04f 32ff 	mov.w	r2, #4294967295
 80095ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80095ce:	f10a 0a01 	add.w	sl, sl, #1
 80095d2:	9304      	str	r3, [sp, #16]
 80095d4:	9307      	str	r3, [sp, #28]
 80095d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80095da:	931a      	str	r3, [sp, #104]	@ 0x68
 80095dc:	4654      	mov	r4, sl
 80095de:	2205      	movs	r2, #5
 80095e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095e4:	484e      	ldr	r0, [pc, #312]	@ (8009720 <_svfiprintf_r+0x1e4>)
 80095e6:	f7f6 fdfb 	bl	80001e0 <memchr>
 80095ea:	9a04      	ldr	r2, [sp, #16]
 80095ec:	b9d8      	cbnz	r0, 8009626 <_svfiprintf_r+0xea>
 80095ee:	06d0      	lsls	r0, r2, #27
 80095f0:	bf44      	itt	mi
 80095f2:	2320      	movmi	r3, #32
 80095f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80095f8:	0711      	lsls	r1, r2, #28
 80095fa:	bf44      	itt	mi
 80095fc:	232b      	movmi	r3, #43	@ 0x2b
 80095fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009602:	f89a 3000 	ldrb.w	r3, [sl]
 8009606:	2b2a      	cmp	r3, #42	@ 0x2a
 8009608:	d015      	beq.n	8009636 <_svfiprintf_r+0xfa>
 800960a:	9a07      	ldr	r2, [sp, #28]
 800960c:	4654      	mov	r4, sl
 800960e:	2000      	movs	r0, #0
 8009610:	f04f 0c0a 	mov.w	ip, #10
 8009614:	4621      	mov	r1, r4
 8009616:	f811 3b01 	ldrb.w	r3, [r1], #1
 800961a:	3b30      	subs	r3, #48	@ 0x30
 800961c:	2b09      	cmp	r3, #9
 800961e:	d94b      	bls.n	80096b8 <_svfiprintf_r+0x17c>
 8009620:	b1b0      	cbz	r0, 8009650 <_svfiprintf_r+0x114>
 8009622:	9207      	str	r2, [sp, #28]
 8009624:	e014      	b.n	8009650 <_svfiprintf_r+0x114>
 8009626:	eba0 0308 	sub.w	r3, r0, r8
 800962a:	fa09 f303 	lsl.w	r3, r9, r3
 800962e:	4313      	orrs	r3, r2
 8009630:	9304      	str	r3, [sp, #16]
 8009632:	46a2      	mov	sl, r4
 8009634:	e7d2      	b.n	80095dc <_svfiprintf_r+0xa0>
 8009636:	9b03      	ldr	r3, [sp, #12]
 8009638:	1d19      	adds	r1, r3, #4
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	9103      	str	r1, [sp, #12]
 800963e:	2b00      	cmp	r3, #0
 8009640:	bfbb      	ittet	lt
 8009642:	425b      	neglt	r3, r3
 8009644:	f042 0202 	orrlt.w	r2, r2, #2
 8009648:	9307      	strge	r3, [sp, #28]
 800964a:	9307      	strlt	r3, [sp, #28]
 800964c:	bfb8      	it	lt
 800964e:	9204      	strlt	r2, [sp, #16]
 8009650:	7823      	ldrb	r3, [r4, #0]
 8009652:	2b2e      	cmp	r3, #46	@ 0x2e
 8009654:	d10a      	bne.n	800966c <_svfiprintf_r+0x130>
 8009656:	7863      	ldrb	r3, [r4, #1]
 8009658:	2b2a      	cmp	r3, #42	@ 0x2a
 800965a:	d132      	bne.n	80096c2 <_svfiprintf_r+0x186>
 800965c:	9b03      	ldr	r3, [sp, #12]
 800965e:	1d1a      	adds	r2, r3, #4
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	9203      	str	r2, [sp, #12]
 8009664:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009668:	3402      	adds	r4, #2
 800966a:	9305      	str	r3, [sp, #20]
 800966c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009730 <_svfiprintf_r+0x1f4>
 8009670:	7821      	ldrb	r1, [r4, #0]
 8009672:	2203      	movs	r2, #3
 8009674:	4650      	mov	r0, sl
 8009676:	f7f6 fdb3 	bl	80001e0 <memchr>
 800967a:	b138      	cbz	r0, 800968c <_svfiprintf_r+0x150>
 800967c:	9b04      	ldr	r3, [sp, #16]
 800967e:	eba0 000a 	sub.w	r0, r0, sl
 8009682:	2240      	movs	r2, #64	@ 0x40
 8009684:	4082      	lsls	r2, r0
 8009686:	4313      	orrs	r3, r2
 8009688:	3401      	adds	r4, #1
 800968a:	9304      	str	r3, [sp, #16]
 800968c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009690:	4824      	ldr	r0, [pc, #144]	@ (8009724 <_svfiprintf_r+0x1e8>)
 8009692:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009696:	2206      	movs	r2, #6
 8009698:	f7f6 fda2 	bl	80001e0 <memchr>
 800969c:	2800      	cmp	r0, #0
 800969e:	d036      	beq.n	800970e <_svfiprintf_r+0x1d2>
 80096a0:	4b21      	ldr	r3, [pc, #132]	@ (8009728 <_svfiprintf_r+0x1ec>)
 80096a2:	bb1b      	cbnz	r3, 80096ec <_svfiprintf_r+0x1b0>
 80096a4:	9b03      	ldr	r3, [sp, #12]
 80096a6:	3307      	adds	r3, #7
 80096a8:	f023 0307 	bic.w	r3, r3, #7
 80096ac:	3308      	adds	r3, #8
 80096ae:	9303      	str	r3, [sp, #12]
 80096b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096b2:	4433      	add	r3, r6
 80096b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80096b6:	e76a      	b.n	800958e <_svfiprintf_r+0x52>
 80096b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80096bc:	460c      	mov	r4, r1
 80096be:	2001      	movs	r0, #1
 80096c0:	e7a8      	b.n	8009614 <_svfiprintf_r+0xd8>
 80096c2:	2300      	movs	r3, #0
 80096c4:	3401      	adds	r4, #1
 80096c6:	9305      	str	r3, [sp, #20]
 80096c8:	4619      	mov	r1, r3
 80096ca:	f04f 0c0a 	mov.w	ip, #10
 80096ce:	4620      	mov	r0, r4
 80096d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80096d4:	3a30      	subs	r2, #48	@ 0x30
 80096d6:	2a09      	cmp	r2, #9
 80096d8:	d903      	bls.n	80096e2 <_svfiprintf_r+0x1a6>
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d0c6      	beq.n	800966c <_svfiprintf_r+0x130>
 80096de:	9105      	str	r1, [sp, #20]
 80096e0:	e7c4      	b.n	800966c <_svfiprintf_r+0x130>
 80096e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80096e6:	4604      	mov	r4, r0
 80096e8:	2301      	movs	r3, #1
 80096ea:	e7f0      	b.n	80096ce <_svfiprintf_r+0x192>
 80096ec:	ab03      	add	r3, sp, #12
 80096ee:	9300      	str	r3, [sp, #0]
 80096f0:	462a      	mov	r2, r5
 80096f2:	4b0e      	ldr	r3, [pc, #56]	@ (800972c <_svfiprintf_r+0x1f0>)
 80096f4:	a904      	add	r1, sp, #16
 80096f6:	4638      	mov	r0, r7
 80096f8:	f7fd fe6e 	bl	80073d8 <_printf_float>
 80096fc:	1c42      	adds	r2, r0, #1
 80096fe:	4606      	mov	r6, r0
 8009700:	d1d6      	bne.n	80096b0 <_svfiprintf_r+0x174>
 8009702:	89ab      	ldrh	r3, [r5, #12]
 8009704:	065b      	lsls	r3, r3, #25
 8009706:	f53f af2d 	bmi.w	8009564 <_svfiprintf_r+0x28>
 800970a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800970c:	e72c      	b.n	8009568 <_svfiprintf_r+0x2c>
 800970e:	ab03      	add	r3, sp, #12
 8009710:	9300      	str	r3, [sp, #0]
 8009712:	462a      	mov	r2, r5
 8009714:	4b05      	ldr	r3, [pc, #20]	@ (800972c <_svfiprintf_r+0x1f0>)
 8009716:	a904      	add	r1, sp, #16
 8009718:	4638      	mov	r0, r7
 800971a:	f7fe f8f5 	bl	8007908 <_printf_i>
 800971e:	e7ed      	b.n	80096fc <_svfiprintf_r+0x1c0>
 8009720:	0800af70 	.word	0x0800af70
 8009724:	0800af7a 	.word	0x0800af7a
 8009728:	080073d9 	.word	0x080073d9
 800972c:	08009485 	.word	0x08009485
 8009730:	0800af76 	.word	0x0800af76

08009734 <__sflush_r>:
 8009734:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009738:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800973c:	0716      	lsls	r6, r2, #28
 800973e:	4605      	mov	r5, r0
 8009740:	460c      	mov	r4, r1
 8009742:	d454      	bmi.n	80097ee <__sflush_r+0xba>
 8009744:	684b      	ldr	r3, [r1, #4]
 8009746:	2b00      	cmp	r3, #0
 8009748:	dc02      	bgt.n	8009750 <__sflush_r+0x1c>
 800974a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800974c:	2b00      	cmp	r3, #0
 800974e:	dd48      	ble.n	80097e2 <__sflush_r+0xae>
 8009750:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009752:	2e00      	cmp	r6, #0
 8009754:	d045      	beq.n	80097e2 <__sflush_r+0xae>
 8009756:	2300      	movs	r3, #0
 8009758:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800975c:	682f      	ldr	r7, [r5, #0]
 800975e:	6a21      	ldr	r1, [r4, #32]
 8009760:	602b      	str	r3, [r5, #0]
 8009762:	d030      	beq.n	80097c6 <__sflush_r+0x92>
 8009764:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009766:	89a3      	ldrh	r3, [r4, #12]
 8009768:	0759      	lsls	r1, r3, #29
 800976a:	d505      	bpl.n	8009778 <__sflush_r+0x44>
 800976c:	6863      	ldr	r3, [r4, #4]
 800976e:	1ad2      	subs	r2, r2, r3
 8009770:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009772:	b10b      	cbz	r3, 8009778 <__sflush_r+0x44>
 8009774:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009776:	1ad2      	subs	r2, r2, r3
 8009778:	2300      	movs	r3, #0
 800977a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800977c:	6a21      	ldr	r1, [r4, #32]
 800977e:	4628      	mov	r0, r5
 8009780:	47b0      	blx	r6
 8009782:	1c43      	adds	r3, r0, #1
 8009784:	89a3      	ldrh	r3, [r4, #12]
 8009786:	d106      	bne.n	8009796 <__sflush_r+0x62>
 8009788:	6829      	ldr	r1, [r5, #0]
 800978a:	291d      	cmp	r1, #29
 800978c:	d82b      	bhi.n	80097e6 <__sflush_r+0xb2>
 800978e:	4a2a      	ldr	r2, [pc, #168]	@ (8009838 <__sflush_r+0x104>)
 8009790:	410a      	asrs	r2, r1
 8009792:	07d6      	lsls	r6, r2, #31
 8009794:	d427      	bmi.n	80097e6 <__sflush_r+0xb2>
 8009796:	2200      	movs	r2, #0
 8009798:	6062      	str	r2, [r4, #4]
 800979a:	04d9      	lsls	r1, r3, #19
 800979c:	6922      	ldr	r2, [r4, #16]
 800979e:	6022      	str	r2, [r4, #0]
 80097a0:	d504      	bpl.n	80097ac <__sflush_r+0x78>
 80097a2:	1c42      	adds	r2, r0, #1
 80097a4:	d101      	bne.n	80097aa <__sflush_r+0x76>
 80097a6:	682b      	ldr	r3, [r5, #0]
 80097a8:	b903      	cbnz	r3, 80097ac <__sflush_r+0x78>
 80097aa:	6560      	str	r0, [r4, #84]	@ 0x54
 80097ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80097ae:	602f      	str	r7, [r5, #0]
 80097b0:	b1b9      	cbz	r1, 80097e2 <__sflush_r+0xae>
 80097b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80097b6:	4299      	cmp	r1, r3
 80097b8:	d002      	beq.n	80097c0 <__sflush_r+0x8c>
 80097ba:	4628      	mov	r0, r5
 80097bc:	f7ff f9e0 	bl	8008b80 <_free_r>
 80097c0:	2300      	movs	r3, #0
 80097c2:	6363      	str	r3, [r4, #52]	@ 0x34
 80097c4:	e00d      	b.n	80097e2 <__sflush_r+0xae>
 80097c6:	2301      	movs	r3, #1
 80097c8:	4628      	mov	r0, r5
 80097ca:	47b0      	blx	r6
 80097cc:	4602      	mov	r2, r0
 80097ce:	1c50      	adds	r0, r2, #1
 80097d0:	d1c9      	bne.n	8009766 <__sflush_r+0x32>
 80097d2:	682b      	ldr	r3, [r5, #0]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d0c6      	beq.n	8009766 <__sflush_r+0x32>
 80097d8:	2b1d      	cmp	r3, #29
 80097da:	d001      	beq.n	80097e0 <__sflush_r+0xac>
 80097dc:	2b16      	cmp	r3, #22
 80097de:	d11e      	bne.n	800981e <__sflush_r+0xea>
 80097e0:	602f      	str	r7, [r5, #0]
 80097e2:	2000      	movs	r0, #0
 80097e4:	e022      	b.n	800982c <__sflush_r+0xf8>
 80097e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80097ea:	b21b      	sxth	r3, r3
 80097ec:	e01b      	b.n	8009826 <__sflush_r+0xf2>
 80097ee:	690f      	ldr	r7, [r1, #16]
 80097f0:	2f00      	cmp	r7, #0
 80097f2:	d0f6      	beq.n	80097e2 <__sflush_r+0xae>
 80097f4:	0793      	lsls	r3, r2, #30
 80097f6:	680e      	ldr	r6, [r1, #0]
 80097f8:	bf08      	it	eq
 80097fa:	694b      	ldreq	r3, [r1, #20]
 80097fc:	600f      	str	r7, [r1, #0]
 80097fe:	bf18      	it	ne
 8009800:	2300      	movne	r3, #0
 8009802:	eba6 0807 	sub.w	r8, r6, r7
 8009806:	608b      	str	r3, [r1, #8]
 8009808:	f1b8 0f00 	cmp.w	r8, #0
 800980c:	dde9      	ble.n	80097e2 <__sflush_r+0xae>
 800980e:	6a21      	ldr	r1, [r4, #32]
 8009810:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009812:	4643      	mov	r3, r8
 8009814:	463a      	mov	r2, r7
 8009816:	4628      	mov	r0, r5
 8009818:	47b0      	blx	r6
 800981a:	2800      	cmp	r0, #0
 800981c:	dc08      	bgt.n	8009830 <__sflush_r+0xfc>
 800981e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009822:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009826:	81a3      	strh	r3, [r4, #12]
 8009828:	f04f 30ff 	mov.w	r0, #4294967295
 800982c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009830:	4407      	add	r7, r0
 8009832:	eba8 0800 	sub.w	r8, r8, r0
 8009836:	e7e7      	b.n	8009808 <__sflush_r+0xd4>
 8009838:	dfbffffe 	.word	0xdfbffffe

0800983c <_fflush_r>:
 800983c:	b538      	push	{r3, r4, r5, lr}
 800983e:	690b      	ldr	r3, [r1, #16]
 8009840:	4605      	mov	r5, r0
 8009842:	460c      	mov	r4, r1
 8009844:	b913      	cbnz	r3, 800984c <_fflush_r+0x10>
 8009846:	2500      	movs	r5, #0
 8009848:	4628      	mov	r0, r5
 800984a:	bd38      	pop	{r3, r4, r5, pc}
 800984c:	b118      	cbz	r0, 8009856 <_fflush_r+0x1a>
 800984e:	6a03      	ldr	r3, [r0, #32]
 8009850:	b90b      	cbnz	r3, 8009856 <_fflush_r+0x1a>
 8009852:	f7fe fa05 	bl	8007c60 <__sinit>
 8009856:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800985a:	2b00      	cmp	r3, #0
 800985c:	d0f3      	beq.n	8009846 <_fflush_r+0xa>
 800985e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009860:	07d0      	lsls	r0, r2, #31
 8009862:	d404      	bmi.n	800986e <_fflush_r+0x32>
 8009864:	0599      	lsls	r1, r3, #22
 8009866:	d402      	bmi.n	800986e <_fflush_r+0x32>
 8009868:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800986a:	f7fe fb2a 	bl	8007ec2 <__retarget_lock_acquire_recursive>
 800986e:	4628      	mov	r0, r5
 8009870:	4621      	mov	r1, r4
 8009872:	f7ff ff5f 	bl	8009734 <__sflush_r>
 8009876:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009878:	07da      	lsls	r2, r3, #31
 800987a:	4605      	mov	r5, r0
 800987c:	d4e4      	bmi.n	8009848 <_fflush_r+0xc>
 800987e:	89a3      	ldrh	r3, [r4, #12]
 8009880:	059b      	lsls	r3, r3, #22
 8009882:	d4e1      	bmi.n	8009848 <_fflush_r+0xc>
 8009884:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009886:	f7fe fb1d 	bl	8007ec4 <__retarget_lock_release_recursive>
 800988a:	e7dd      	b.n	8009848 <_fflush_r+0xc>

0800988c <_sbrk_r>:
 800988c:	b538      	push	{r3, r4, r5, lr}
 800988e:	4d06      	ldr	r5, [pc, #24]	@ (80098a8 <_sbrk_r+0x1c>)
 8009890:	2300      	movs	r3, #0
 8009892:	4604      	mov	r4, r0
 8009894:	4608      	mov	r0, r1
 8009896:	602b      	str	r3, [r5, #0]
 8009898:	f7f8 fd1e 	bl	80022d8 <_sbrk>
 800989c:	1c43      	adds	r3, r0, #1
 800989e:	d102      	bne.n	80098a6 <_sbrk_r+0x1a>
 80098a0:	682b      	ldr	r3, [r5, #0]
 80098a2:	b103      	cbz	r3, 80098a6 <_sbrk_r+0x1a>
 80098a4:	6023      	str	r3, [r4, #0]
 80098a6:	bd38      	pop	{r3, r4, r5, pc}
 80098a8:	20000964 	.word	0x20000964

080098ac <__assert_func>:
 80098ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80098ae:	4614      	mov	r4, r2
 80098b0:	461a      	mov	r2, r3
 80098b2:	4b09      	ldr	r3, [pc, #36]	@ (80098d8 <__assert_func+0x2c>)
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	4605      	mov	r5, r0
 80098b8:	68d8      	ldr	r0, [r3, #12]
 80098ba:	b954      	cbnz	r4, 80098d2 <__assert_func+0x26>
 80098bc:	4b07      	ldr	r3, [pc, #28]	@ (80098dc <__assert_func+0x30>)
 80098be:	461c      	mov	r4, r3
 80098c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80098c4:	9100      	str	r1, [sp, #0]
 80098c6:	462b      	mov	r3, r5
 80098c8:	4905      	ldr	r1, [pc, #20]	@ (80098e0 <__assert_func+0x34>)
 80098ca:	f000 f86f 	bl	80099ac <fiprintf>
 80098ce:	f000 f87f 	bl	80099d0 <abort>
 80098d2:	4b04      	ldr	r3, [pc, #16]	@ (80098e4 <__assert_func+0x38>)
 80098d4:	e7f4      	b.n	80098c0 <__assert_func+0x14>
 80098d6:	bf00      	nop
 80098d8:	2000001c 	.word	0x2000001c
 80098dc:	0800afc6 	.word	0x0800afc6
 80098e0:	0800af98 	.word	0x0800af98
 80098e4:	0800af8b 	.word	0x0800af8b

080098e8 <_calloc_r>:
 80098e8:	b570      	push	{r4, r5, r6, lr}
 80098ea:	fba1 5402 	umull	r5, r4, r1, r2
 80098ee:	b93c      	cbnz	r4, 8009900 <_calloc_r+0x18>
 80098f0:	4629      	mov	r1, r5
 80098f2:	f7ff f9b9 	bl	8008c68 <_malloc_r>
 80098f6:	4606      	mov	r6, r0
 80098f8:	b928      	cbnz	r0, 8009906 <_calloc_r+0x1e>
 80098fa:	2600      	movs	r6, #0
 80098fc:	4630      	mov	r0, r6
 80098fe:	bd70      	pop	{r4, r5, r6, pc}
 8009900:	220c      	movs	r2, #12
 8009902:	6002      	str	r2, [r0, #0]
 8009904:	e7f9      	b.n	80098fa <_calloc_r+0x12>
 8009906:	462a      	mov	r2, r5
 8009908:	4621      	mov	r1, r4
 800990a:	f7fe fa5c 	bl	8007dc6 <memset>
 800990e:	e7f5      	b.n	80098fc <_calloc_r+0x14>

08009910 <__ascii_mbtowc>:
 8009910:	b082      	sub	sp, #8
 8009912:	b901      	cbnz	r1, 8009916 <__ascii_mbtowc+0x6>
 8009914:	a901      	add	r1, sp, #4
 8009916:	b142      	cbz	r2, 800992a <__ascii_mbtowc+0x1a>
 8009918:	b14b      	cbz	r3, 800992e <__ascii_mbtowc+0x1e>
 800991a:	7813      	ldrb	r3, [r2, #0]
 800991c:	600b      	str	r3, [r1, #0]
 800991e:	7812      	ldrb	r2, [r2, #0]
 8009920:	1e10      	subs	r0, r2, #0
 8009922:	bf18      	it	ne
 8009924:	2001      	movne	r0, #1
 8009926:	b002      	add	sp, #8
 8009928:	4770      	bx	lr
 800992a:	4610      	mov	r0, r2
 800992c:	e7fb      	b.n	8009926 <__ascii_mbtowc+0x16>
 800992e:	f06f 0001 	mvn.w	r0, #1
 8009932:	e7f8      	b.n	8009926 <__ascii_mbtowc+0x16>

08009934 <_realloc_r>:
 8009934:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009938:	4680      	mov	r8, r0
 800993a:	4615      	mov	r5, r2
 800993c:	460c      	mov	r4, r1
 800993e:	b921      	cbnz	r1, 800994a <_realloc_r+0x16>
 8009940:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009944:	4611      	mov	r1, r2
 8009946:	f7ff b98f 	b.w	8008c68 <_malloc_r>
 800994a:	b92a      	cbnz	r2, 8009958 <_realloc_r+0x24>
 800994c:	f7ff f918 	bl	8008b80 <_free_r>
 8009950:	2400      	movs	r4, #0
 8009952:	4620      	mov	r0, r4
 8009954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009958:	f000 f841 	bl	80099de <_malloc_usable_size_r>
 800995c:	4285      	cmp	r5, r0
 800995e:	4606      	mov	r6, r0
 8009960:	d802      	bhi.n	8009968 <_realloc_r+0x34>
 8009962:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009966:	d8f4      	bhi.n	8009952 <_realloc_r+0x1e>
 8009968:	4629      	mov	r1, r5
 800996a:	4640      	mov	r0, r8
 800996c:	f7ff f97c 	bl	8008c68 <_malloc_r>
 8009970:	4607      	mov	r7, r0
 8009972:	2800      	cmp	r0, #0
 8009974:	d0ec      	beq.n	8009950 <_realloc_r+0x1c>
 8009976:	42b5      	cmp	r5, r6
 8009978:	462a      	mov	r2, r5
 800997a:	4621      	mov	r1, r4
 800997c:	bf28      	it	cs
 800997e:	4632      	movcs	r2, r6
 8009980:	f7fe faa1 	bl	8007ec6 <memcpy>
 8009984:	4621      	mov	r1, r4
 8009986:	4640      	mov	r0, r8
 8009988:	f7ff f8fa 	bl	8008b80 <_free_r>
 800998c:	463c      	mov	r4, r7
 800998e:	e7e0      	b.n	8009952 <_realloc_r+0x1e>

08009990 <__ascii_wctomb>:
 8009990:	4603      	mov	r3, r0
 8009992:	4608      	mov	r0, r1
 8009994:	b141      	cbz	r1, 80099a8 <__ascii_wctomb+0x18>
 8009996:	2aff      	cmp	r2, #255	@ 0xff
 8009998:	d904      	bls.n	80099a4 <__ascii_wctomb+0x14>
 800999a:	228a      	movs	r2, #138	@ 0x8a
 800999c:	601a      	str	r2, [r3, #0]
 800999e:	f04f 30ff 	mov.w	r0, #4294967295
 80099a2:	4770      	bx	lr
 80099a4:	700a      	strb	r2, [r1, #0]
 80099a6:	2001      	movs	r0, #1
 80099a8:	4770      	bx	lr
	...

080099ac <fiprintf>:
 80099ac:	b40e      	push	{r1, r2, r3}
 80099ae:	b503      	push	{r0, r1, lr}
 80099b0:	4601      	mov	r1, r0
 80099b2:	ab03      	add	r3, sp, #12
 80099b4:	4805      	ldr	r0, [pc, #20]	@ (80099cc <fiprintf+0x20>)
 80099b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80099ba:	6800      	ldr	r0, [r0, #0]
 80099bc:	9301      	str	r3, [sp, #4]
 80099be:	f000 f83f 	bl	8009a40 <_vfiprintf_r>
 80099c2:	b002      	add	sp, #8
 80099c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80099c8:	b003      	add	sp, #12
 80099ca:	4770      	bx	lr
 80099cc:	2000001c 	.word	0x2000001c

080099d0 <abort>:
 80099d0:	b508      	push	{r3, lr}
 80099d2:	2006      	movs	r0, #6
 80099d4:	f000 fa08 	bl	8009de8 <raise>
 80099d8:	2001      	movs	r0, #1
 80099da:	f7f8 fc05 	bl	80021e8 <_exit>

080099de <_malloc_usable_size_r>:
 80099de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099e2:	1f18      	subs	r0, r3, #4
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	bfbc      	itt	lt
 80099e8:	580b      	ldrlt	r3, [r1, r0]
 80099ea:	18c0      	addlt	r0, r0, r3
 80099ec:	4770      	bx	lr

080099ee <__sfputc_r>:
 80099ee:	6893      	ldr	r3, [r2, #8]
 80099f0:	3b01      	subs	r3, #1
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	b410      	push	{r4}
 80099f6:	6093      	str	r3, [r2, #8]
 80099f8:	da08      	bge.n	8009a0c <__sfputc_r+0x1e>
 80099fa:	6994      	ldr	r4, [r2, #24]
 80099fc:	42a3      	cmp	r3, r4
 80099fe:	db01      	blt.n	8009a04 <__sfputc_r+0x16>
 8009a00:	290a      	cmp	r1, #10
 8009a02:	d103      	bne.n	8009a0c <__sfputc_r+0x1e>
 8009a04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a08:	f000 b932 	b.w	8009c70 <__swbuf_r>
 8009a0c:	6813      	ldr	r3, [r2, #0]
 8009a0e:	1c58      	adds	r0, r3, #1
 8009a10:	6010      	str	r0, [r2, #0]
 8009a12:	7019      	strb	r1, [r3, #0]
 8009a14:	4608      	mov	r0, r1
 8009a16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a1a:	4770      	bx	lr

08009a1c <__sfputs_r>:
 8009a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a1e:	4606      	mov	r6, r0
 8009a20:	460f      	mov	r7, r1
 8009a22:	4614      	mov	r4, r2
 8009a24:	18d5      	adds	r5, r2, r3
 8009a26:	42ac      	cmp	r4, r5
 8009a28:	d101      	bne.n	8009a2e <__sfputs_r+0x12>
 8009a2a:	2000      	movs	r0, #0
 8009a2c:	e007      	b.n	8009a3e <__sfputs_r+0x22>
 8009a2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a32:	463a      	mov	r2, r7
 8009a34:	4630      	mov	r0, r6
 8009a36:	f7ff ffda 	bl	80099ee <__sfputc_r>
 8009a3a:	1c43      	adds	r3, r0, #1
 8009a3c:	d1f3      	bne.n	8009a26 <__sfputs_r+0xa>
 8009a3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009a40 <_vfiprintf_r>:
 8009a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a44:	460d      	mov	r5, r1
 8009a46:	b09d      	sub	sp, #116	@ 0x74
 8009a48:	4614      	mov	r4, r2
 8009a4a:	4698      	mov	r8, r3
 8009a4c:	4606      	mov	r6, r0
 8009a4e:	b118      	cbz	r0, 8009a58 <_vfiprintf_r+0x18>
 8009a50:	6a03      	ldr	r3, [r0, #32]
 8009a52:	b90b      	cbnz	r3, 8009a58 <_vfiprintf_r+0x18>
 8009a54:	f7fe f904 	bl	8007c60 <__sinit>
 8009a58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a5a:	07d9      	lsls	r1, r3, #31
 8009a5c:	d405      	bmi.n	8009a6a <_vfiprintf_r+0x2a>
 8009a5e:	89ab      	ldrh	r3, [r5, #12]
 8009a60:	059a      	lsls	r2, r3, #22
 8009a62:	d402      	bmi.n	8009a6a <_vfiprintf_r+0x2a>
 8009a64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a66:	f7fe fa2c 	bl	8007ec2 <__retarget_lock_acquire_recursive>
 8009a6a:	89ab      	ldrh	r3, [r5, #12]
 8009a6c:	071b      	lsls	r3, r3, #28
 8009a6e:	d501      	bpl.n	8009a74 <_vfiprintf_r+0x34>
 8009a70:	692b      	ldr	r3, [r5, #16]
 8009a72:	b99b      	cbnz	r3, 8009a9c <_vfiprintf_r+0x5c>
 8009a74:	4629      	mov	r1, r5
 8009a76:	4630      	mov	r0, r6
 8009a78:	f000 f938 	bl	8009cec <__swsetup_r>
 8009a7c:	b170      	cbz	r0, 8009a9c <_vfiprintf_r+0x5c>
 8009a7e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a80:	07dc      	lsls	r4, r3, #31
 8009a82:	d504      	bpl.n	8009a8e <_vfiprintf_r+0x4e>
 8009a84:	f04f 30ff 	mov.w	r0, #4294967295
 8009a88:	b01d      	add	sp, #116	@ 0x74
 8009a8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a8e:	89ab      	ldrh	r3, [r5, #12]
 8009a90:	0598      	lsls	r0, r3, #22
 8009a92:	d4f7      	bmi.n	8009a84 <_vfiprintf_r+0x44>
 8009a94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a96:	f7fe fa15 	bl	8007ec4 <__retarget_lock_release_recursive>
 8009a9a:	e7f3      	b.n	8009a84 <_vfiprintf_r+0x44>
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009aa0:	2320      	movs	r3, #32
 8009aa2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009aa6:	f8cd 800c 	str.w	r8, [sp, #12]
 8009aaa:	2330      	movs	r3, #48	@ 0x30
 8009aac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009c5c <_vfiprintf_r+0x21c>
 8009ab0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009ab4:	f04f 0901 	mov.w	r9, #1
 8009ab8:	4623      	mov	r3, r4
 8009aba:	469a      	mov	sl, r3
 8009abc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ac0:	b10a      	cbz	r2, 8009ac6 <_vfiprintf_r+0x86>
 8009ac2:	2a25      	cmp	r2, #37	@ 0x25
 8009ac4:	d1f9      	bne.n	8009aba <_vfiprintf_r+0x7a>
 8009ac6:	ebba 0b04 	subs.w	fp, sl, r4
 8009aca:	d00b      	beq.n	8009ae4 <_vfiprintf_r+0xa4>
 8009acc:	465b      	mov	r3, fp
 8009ace:	4622      	mov	r2, r4
 8009ad0:	4629      	mov	r1, r5
 8009ad2:	4630      	mov	r0, r6
 8009ad4:	f7ff ffa2 	bl	8009a1c <__sfputs_r>
 8009ad8:	3001      	adds	r0, #1
 8009ada:	f000 80a7 	beq.w	8009c2c <_vfiprintf_r+0x1ec>
 8009ade:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ae0:	445a      	add	r2, fp
 8009ae2:	9209      	str	r2, [sp, #36]	@ 0x24
 8009ae4:	f89a 3000 	ldrb.w	r3, [sl]
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	f000 809f 	beq.w	8009c2c <_vfiprintf_r+0x1ec>
 8009aee:	2300      	movs	r3, #0
 8009af0:	f04f 32ff 	mov.w	r2, #4294967295
 8009af4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009af8:	f10a 0a01 	add.w	sl, sl, #1
 8009afc:	9304      	str	r3, [sp, #16]
 8009afe:	9307      	str	r3, [sp, #28]
 8009b00:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009b04:	931a      	str	r3, [sp, #104]	@ 0x68
 8009b06:	4654      	mov	r4, sl
 8009b08:	2205      	movs	r2, #5
 8009b0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b0e:	4853      	ldr	r0, [pc, #332]	@ (8009c5c <_vfiprintf_r+0x21c>)
 8009b10:	f7f6 fb66 	bl	80001e0 <memchr>
 8009b14:	9a04      	ldr	r2, [sp, #16]
 8009b16:	b9d8      	cbnz	r0, 8009b50 <_vfiprintf_r+0x110>
 8009b18:	06d1      	lsls	r1, r2, #27
 8009b1a:	bf44      	itt	mi
 8009b1c:	2320      	movmi	r3, #32
 8009b1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b22:	0713      	lsls	r3, r2, #28
 8009b24:	bf44      	itt	mi
 8009b26:	232b      	movmi	r3, #43	@ 0x2b
 8009b28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b2c:	f89a 3000 	ldrb.w	r3, [sl]
 8009b30:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b32:	d015      	beq.n	8009b60 <_vfiprintf_r+0x120>
 8009b34:	9a07      	ldr	r2, [sp, #28]
 8009b36:	4654      	mov	r4, sl
 8009b38:	2000      	movs	r0, #0
 8009b3a:	f04f 0c0a 	mov.w	ip, #10
 8009b3e:	4621      	mov	r1, r4
 8009b40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b44:	3b30      	subs	r3, #48	@ 0x30
 8009b46:	2b09      	cmp	r3, #9
 8009b48:	d94b      	bls.n	8009be2 <_vfiprintf_r+0x1a2>
 8009b4a:	b1b0      	cbz	r0, 8009b7a <_vfiprintf_r+0x13a>
 8009b4c:	9207      	str	r2, [sp, #28]
 8009b4e:	e014      	b.n	8009b7a <_vfiprintf_r+0x13a>
 8009b50:	eba0 0308 	sub.w	r3, r0, r8
 8009b54:	fa09 f303 	lsl.w	r3, r9, r3
 8009b58:	4313      	orrs	r3, r2
 8009b5a:	9304      	str	r3, [sp, #16]
 8009b5c:	46a2      	mov	sl, r4
 8009b5e:	e7d2      	b.n	8009b06 <_vfiprintf_r+0xc6>
 8009b60:	9b03      	ldr	r3, [sp, #12]
 8009b62:	1d19      	adds	r1, r3, #4
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	9103      	str	r1, [sp, #12]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	bfbb      	ittet	lt
 8009b6c:	425b      	neglt	r3, r3
 8009b6e:	f042 0202 	orrlt.w	r2, r2, #2
 8009b72:	9307      	strge	r3, [sp, #28]
 8009b74:	9307      	strlt	r3, [sp, #28]
 8009b76:	bfb8      	it	lt
 8009b78:	9204      	strlt	r2, [sp, #16]
 8009b7a:	7823      	ldrb	r3, [r4, #0]
 8009b7c:	2b2e      	cmp	r3, #46	@ 0x2e
 8009b7e:	d10a      	bne.n	8009b96 <_vfiprintf_r+0x156>
 8009b80:	7863      	ldrb	r3, [r4, #1]
 8009b82:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b84:	d132      	bne.n	8009bec <_vfiprintf_r+0x1ac>
 8009b86:	9b03      	ldr	r3, [sp, #12]
 8009b88:	1d1a      	adds	r2, r3, #4
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	9203      	str	r2, [sp, #12]
 8009b8e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009b92:	3402      	adds	r4, #2
 8009b94:	9305      	str	r3, [sp, #20]
 8009b96:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009c6c <_vfiprintf_r+0x22c>
 8009b9a:	7821      	ldrb	r1, [r4, #0]
 8009b9c:	2203      	movs	r2, #3
 8009b9e:	4650      	mov	r0, sl
 8009ba0:	f7f6 fb1e 	bl	80001e0 <memchr>
 8009ba4:	b138      	cbz	r0, 8009bb6 <_vfiprintf_r+0x176>
 8009ba6:	9b04      	ldr	r3, [sp, #16]
 8009ba8:	eba0 000a 	sub.w	r0, r0, sl
 8009bac:	2240      	movs	r2, #64	@ 0x40
 8009bae:	4082      	lsls	r2, r0
 8009bb0:	4313      	orrs	r3, r2
 8009bb2:	3401      	adds	r4, #1
 8009bb4:	9304      	str	r3, [sp, #16]
 8009bb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bba:	4829      	ldr	r0, [pc, #164]	@ (8009c60 <_vfiprintf_r+0x220>)
 8009bbc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009bc0:	2206      	movs	r2, #6
 8009bc2:	f7f6 fb0d 	bl	80001e0 <memchr>
 8009bc6:	2800      	cmp	r0, #0
 8009bc8:	d03f      	beq.n	8009c4a <_vfiprintf_r+0x20a>
 8009bca:	4b26      	ldr	r3, [pc, #152]	@ (8009c64 <_vfiprintf_r+0x224>)
 8009bcc:	bb1b      	cbnz	r3, 8009c16 <_vfiprintf_r+0x1d6>
 8009bce:	9b03      	ldr	r3, [sp, #12]
 8009bd0:	3307      	adds	r3, #7
 8009bd2:	f023 0307 	bic.w	r3, r3, #7
 8009bd6:	3308      	adds	r3, #8
 8009bd8:	9303      	str	r3, [sp, #12]
 8009bda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bdc:	443b      	add	r3, r7
 8009bde:	9309      	str	r3, [sp, #36]	@ 0x24
 8009be0:	e76a      	b.n	8009ab8 <_vfiprintf_r+0x78>
 8009be2:	fb0c 3202 	mla	r2, ip, r2, r3
 8009be6:	460c      	mov	r4, r1
 8009be8:	2001      	movs	r0, #1
 8009bea:	e7a8      	b.n	8009b3e <_vfiprintf_r+0xfe>
 8009bec:	2300      	movs	r3, #0
 8009bee:	3401      	adds	r4, #1
 8009bf0:	9305      	str	r3, [sp, #20]
 8009bf2:	4619      	mov	r1, r3
 8009bf4:	f04f 0c0a 	mov.w	ip, #10
 8009bf8:	4620      	mov	r0, r4
 8009bfa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009bfe:	3a30      	subs	r2, #48	@ 0x30
 8009c00:	2a09      	cmp	r2, #9
 8009c02:	d903      	bls.n	8009c0c <_vfiprintf_r+0x1cc>
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d0c6      	beq.n	8009b96 <_vfiprintf_r+0x156>
 8009c08:	9105      	str	r1, [sp, #20]
 8009c0a:	e7c4      	b.n	8009b96 <_vfiprintf_r+0x156>
 8009c0c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c10:	4604      	mov	r4, r0
 8009c12:	2301      	movs	r3, #1
 8009c14:	e7f0      	b.n	8009bf8 <_vfiprintf_r+0x1b8>
 8009c16:	ab03      	add	r3, sp, #12
 8009c18:	9300      	str	r3, [sp, #0]
 8009c1a:	462a      	mov	r2, r5
 8009c1c:	4b12      	ldr	r3, [pc, #72]	@ (8009c68 <_vfiprintf_r+0x228>)
 8009c1e:	a904      	add	r1, sp, #16
 8009c20:	4630      	mov	r0, r6
 8009c22:	f7fd fbd9 	bl	80073d8 <_printf_float>
 8009c26:	4607      	mov	r7, r0
 8009c28:	1c78      	adds	r0, r7, #1
 8009c2a:	d1d6      	bne.n	8009bda <_vfiprintf_r+0x19a>
 8009c2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c2e:	07d9      	lsls	r1, r3, #31
 8009c30:	d405      	bmi.n	8009c3e <_vfiprintf_r+0x1fe>
 8009c32:	89ab      	ldrh	r3, [r5, #12]
 8009c34:	059a      	lsls	r2, r3, #22
 8009c36:	d402      	bmi.n	8009c3e <_vfiprintf_r+0x1fe>
 8009c38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c3a:	f7fe f943 	bl	8007ec4 <__retarget_lock_release_recursive>
 8009c3e:	89ab      	ldrh	r3, [r5, #12]
 8009c40:	065b      	lsls	r3, r3, #25
 8009c42:	f53f af1f 	bmi.w	8009a84 <_vfiprintf_r+0x44>
 8009c46:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c48:	e71e      	b.n	8009a88 <_vfiprintf_r+0x48>
 8009c4a:	ab03      	add	r3, sp, #12
 8009c4c:	9300      	str	r3, [sp, #0]
 8009c4e:	462a      	mov	r2, r5
 8009c50:	4b05      	ldr	r3, [pc, #20]	@ (8009c68 <_vfiprintf_r+0x228>)
 8009c52:	a904      	add	r1, sp, #16
 8009c54:	4630      	mov	r0, r6
 8009c56:	f7fd fe57 	bl	8007908 <_printf_i>
 8009c5a:	e7e4      	b.n	8009c26 <_vfiprintf_r+0x1e6>
 8009c5c:	0800af70 	.word	0x0800af70
 8009c60:	0800af7a 	.word	0x0800af7a
 8009c64:	080073d9 	.word	0x080073d9
 8009c68:	08009a1d 	.word	0x08009a1d
 8009c6c:	0800af76 	.word	0x0800af76

08009c70 <__swbuf_r>:
 8009c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c72:	460e      	mov	r6, r1
 8009c74:	4614      	mov	r4, r2
 8009c76:	4605      	mov	r5, r0
 8009c78:	b118      	cbz	r0, 8009c82 <__swbuf_r+0x12>
 8009c7a:	6a03      	ldr	r3, [r0, #32]
 8009c7c:	b90b      	cbnz	r3, 8009c82 <__swbuf_r+0x12>
 8009c7e:	f7fd ffef 	bl	8007c60 <__sinit>
 8009c82:	69a3      	ldr	r3, [r4, #24]
 8009c84:	60a3      	str	r3, [r4, #8]
 8009c86:	89a3      	ldrh	r3, [r4, #12]
 8009c88:	071a      	lsls	r2, r3, #28
 8009c8a:	d501      	bpl.n	8009c90 <__swbuf_r+0x20>
 8009c8c:	6923      	ldr	r3, [r4, #16]
 8009c8e:	b943      	cbnz	r3, 8009ca2 <__swbuf_r+0x32>
 8009c90:	4621      	mov	r1, r4
 8009c92:	4628      	mov	r0, r5
 8009c94:	f000 f82a 	bl	8009cec <__swsetup_r>
 8009c98:	b118      	cbz	r0, 8009ca2 <__swbuf_r+0x32>
 8009c9a:	f04f 37ff 	mov.w	r7, #4294967295
 8009c9e:	4638      	mov	r0, r7
 8009ca0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ca2:	6823      	ldr	r3, [r4, #0]
 8009ca4:	6922      	ldr	r2, [r4, #16]
 8009ca6:	1a98      	subs	r0, r3, r2
 8009ca8:	6963      	ldr	r3, [r4, #20]
 8009caa:	b2f6      	uxtb	r6, r6
 8009cac:	4283      	cmp	r3, r0
 8009cae:	4637      	mov	r7, r6
 8009cb0:	dc05      	bgt.n	8009cbe <__swbuf_r+0x4e>
 8009cb2:	4621      	mov	r1, r4
 8009cb4:	4628      	mov	r0, r5
 8009cb6:	f7ff fdc1 	bl	800983c <_fflush_r>
 8009cba:	2800      	cmp	r0, #0
 8009cbc:	d1ed      	bne.n	8009c9a <__swbuf_r+0x2a>
 8009cbe:	68a3      	ldr	r3, [r4, #8]
 8009cc0:	3b01      	subs	r3, #1
 8009cc2:	60a3      	str	r3, [r4, #8]
 8009cc4:	6823      	ldr	r3, [r4, #0]
 8009cc6:	1c5a      	adds	r2, r3, #1
 8009cc8:	6022      	str	r2, [r4, #0]
 8009cca:	701e      	strb	r6, [r3, #0]
 8009ccc:	6962      	ldr	r2, [r4, #20]
 8009cce:	1c43      	adds	r3, r0, #1
 8009cd0:	429a      	cmp	r2, r3
 8009cd2:	d004      	beq.n	8009cde <__swbuf_r+0x6e>
 8009cd4:	89a3      	ldrh	r3, [r4, #12]
 8009cd6:	07db      	lsls	r3, r3, #31
 8009cd8:	d5e1      	bpl.n	8009c9e <__swbuf_r+0x2e>
 8009cda:	2e0a      	cmp	r6, #10
 8009cdc:	d1df      	bne.n	8009c9e <__swbuf_r+0x2e>
 8009cde:	4621      	mov	r1, r4
 8009ce0:	4628      	mov	r0, r5
 8009ce2:	f7ff fdab 	bl	800983c <_fflush_r>
 8009ce6:	2800      	cmp	r0, #0
 8009ce8:	d0d9      	beq.n	8009c9e <__swbuf_r+0x2e>
 8009cea:	e7d6      	b.n	8009c9a <__swbuf_r+0x2a>

08009cec <__swsetup_r>:
 8009cec:	b538      	push	{r3, r4, r5, lr}
 8009cee:	4b29      	ldr	r3, [pc, #164]	@ (8009d94 <__swsetup_r+0xa8>)
 8009cf0:	4605      	mov	r5, r0
 8009cf2:	6818      	ldr	r0, [r3, #0]
 8009cf4:	460c      	mov	r4, r1
 8009cf6:	b118      	cbz	r0, 8009d00 <__swsetup_r+0x14>
 8009cf8:	6a03      	ldr	r3, [r0, #32]
 8009cfa:	b90b      	cbnz	r3, 8009d00 <__swsetup_r+0x14>
 8009cfc:	f7fd ffb0 	bl	8007c60 <__sinit>
 8009d00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d04:	0719      	lsls	r1, r3, #28
 8009d06:	d422      	bmi.n	8009d4e <__swsetup_r+0x62>
 8009d08:	06da      	lsls	r2, r3, #27
 8009d0a:	d407      	bmi.n	8009d1c <__swsetup_r+0x30>
 8009d0c:	2209      	movs	r2, #9
 8009d0e:	602a      	str	r2, [r5, #0]
 8009d10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d14:	81a3      	strh	r3, [r4, #12]
 8009d16:	f04f 30ff 	mov.w	r0, #4294967295
 8009d1a:	e033      	b.n	8009d84 <__swsetup_r+0x98>
 8009d1c:	0758      	lsls	r0, r3, #29
 8009d1e:	d512      	bpl.n	8009d46 <__swsetup_r+0x5a>
 8009d20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009d22:	b141      	cbz	r1, 8009d36 <__swsetup_r+0x4a>
 8009d24:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009d28:	4299      	cmp	r1, r3
 8009d2a:	d002      	beq.n	8009d32 <__swsetup_r+0x46>
 8009d2c:	4628      	mov	r0, r5
 8009d2e:	f7fe ff27 	bl	8008b80 <_free_r>
 8009d32:	2300      	movs	r3, #0
 8009d34:	6363      	str	r3, [r4, #52]	@ 0x34
 8009d36:	89a3      	ldrh	r3, [r4, #12]
 8009d38:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009d3c:	81a3      	strh	r3, [r4, #12]
 8009d3e:	2300      	movs	r3, #0
 8009d40:	6063      	str	r3, [r4, #4]
 8009d42:	6923      	ldr	r3, [r4, #16]
 8009d44:	6023      	str	r3, [r4, #0]
 8009d46:	89a3      	ldrh	r3, [r4, #12]
 8009d48:	f043 0308 	orr.w	r3, r3, #8
 8009d4c:	81a3      	strh	r3, [r4, #12]
 8009d4e:	6923      	ldr	r3, [r4, #16]
 8009d50:	b94b      	cbnz	r3, 8009d66 <__swsetup_r+0x7a>
 8009d52:	89a3      	ldrh	r3, [r4, #12]
 8009d54:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009d58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d5c:	d003      	beq.n	8009d66 <__swsetup_r+0x7a>
 8009d5e:	4621      	mov	r1, r4
 8009d60:	4628      	mov	r0, r5
 8009d62:	f000 f883 	bl	8009e6c <__smakebuf_r>
 8009d66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d6a:	f013 0201 	ands.w	r2, r3, #1
 8009d6e:	d00a      	beq.n	8009d86 <__swsetup_r+0x9a>
 8009d70:	2200      	movs	r2, #0
 8009d72:	60a2      	str	r2, [r4, #8]
 8009d74:	6962      	ldr	r2, [r4, #20]
 8009d76:	4252      	negs	r2, r2
 8009d78:	61a2      	str	r2, [r4, #24]
 8009d7a:	6922      	ldr	r2, [r4, #16]
 8009d7c:	b942      	cbnz	r2, 8009d90 <__swsetup_r+0xa4>
 8009d7e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009d82:	d1c5      	bne.n	8009d10 <__swsetup_r+0x24>
 8009d84:	bd38      	pop	{r3, r4, r5, pc}
 8009d86:	0799      	lsls	r1, r3, #30
 8009d88:	bf58      	it	pl
 8009d8a:	6962      	ldrpl	r2, [r4, #20]
 8009d8c:	60a2      	str	r2, [r4, #8]
 8009d8e:	e7f4      	b.n	8009d7a <__swsetup_r+0x8e>
 8009d90:	2000      	movs	r0, #0
 8009d92:	e7f7      	b.n	8009d84 <__swsetup_r+0x98>
 8009d94:	2000001c 	.word	0x2000001c

08009d98 <_raise_r>:
 8009d98:	291f      	cmp	r1, #31
 8009d9a:	b538      	push	{r3, r4, r5, lr}
 8009d9c:	4605      	mov	r5, r0
 8009d9e:	460c      	mov	r4, r1
 8009da0:	d904      	bls.n	8009dac <_raise_r+0x14>
 8009da2:	2316      	movs	r3, #22
 8009da4:	6003      	str	r3, [r0, #0]
 8009da6:	f04f 30ff 	mov.w	r0, #4294967295
 8009daa:	bd38      	pop	{r3, r4, r5, pc}
 8009dac:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009dae:	b112      	cbz	r2, 8009db6 <_raise_r+0x1e>
 8009db0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009db4:	b94b      	cbnz	r3, 8009dca <_raise_r+0x32>
 8009db6:	4628      	mov	r0, r5
 8009db8:	f000 f830 	bl	8009e1c <_getpid_r>
 8009dbc:	4622      	mov	r2, r4
 8009dbe:	4601      	mov	r1, r0
 8009dc0:	4628      	mov	r0, r5
 8009dc2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009dc6:	f000 b817 	b.w	8009df8 <_kill_r>
 8009dca:	2b01      	cmp	r3, #1
 8009dcc:	d00a      	beq.n	8009de4 <_raise_r+0x4c>
 8009dce:	1c59      	adds	r1, r3, #1
 8009dd0:	d103      	bne.n	8009dda <_raise_r+0x42>
 8009dd2:	2316      	movs	r3, #22
 8009dd4:	6003      	str	r3, [r0, #0]
 8009dd6:	2001      	movs	r0, #1
 8009dd8:	e7e7      	b.n	8009daa <_raise_r+0x12>
 8009dda:	2100      	movs	r1, #0
 8009ddc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009de0:	4620      	mov	r0, r4
 8009de2:	4798      	blx	r3
 8009de4:	2000      	movs	r0, #0
 8009de6:	e7e0      	b.n	8009daa <_raise_r+0x12>

08009de8 <raise>:
 8009de8:	4b02      	ldr	r3, [pc, #8]	@ (8009df4 <raise+0xc>)
 8009dea:	4601      	mov	r1, r0
 8009dec:	6818      	ldr	r0, [r3, #0]
 8009dee:	f7ff bfd3 	b.w	8009d98 <_raise_r>
 8009df2:	bf00      	nop
 8009df4:	2000001c 	.word	0x2000001c

08009df8 <_kill_r>:
 8009df8:	b538      	push	{r3, r4, r5, lr}
 8009dfa:	4d07      	ldr	r5, [pc, #28]	@ (8009e18 <_kill_r+0x20>)
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	4604      	mov	r4, r0
 8009e00:	4608      	mov	r0, r1
 8009e02:	4611      	mov	r1, r2
 8009e04:	602b      	str	r3, [r5, #0]
 8009e06:	f7f8 f9df 	bl	80021c8 <_kill>
 8009e0a:	1c43      	adds	r3, r0, #1
 8009e0c:	d102      	bne.n	8009e14 <_kill_r+0x1c>
 8009e0e:	682b      	ldr	r3, [r5, #0]
 8009e10:	b103      	cbz	r3, 8009e14 <_kill_r+0x1c>
 8009e12:	6023      	str	r3, [r4, #0]
 8009e14:	bd38      	pop	{r3, r4, r5, pc}
 8009e16:	bf00      	nop
 8009e18:	20000964 	.word	0x20000964

08009e1c <_getpid_r>:
 8009e1c:	f7f8 b9cc 	b.w	80021b8 <_getpid>

08009e20 <__swhatbuf_r>:
 8009e20:	b570      	push	{r4, r5, r6, lr}
 8009e22:	460c      	mov	r4, r1
 8009e24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e28:	2900      	cmp	r1, #0
 8009e2a:	b096      	sub	sp, #88	@ 0x58
 8009e2c:	4615      	mov	r5, r2
 8009e2e:	461e      	mov	r6, r3
 8009e30:	da0d      	bge.n	8009e4e <__swhatbuf_r+0x2e>
 8009e32:	89a3      	ldrh	r3, [r4, #12]
 8009e34:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009e38:	f04f 0100 	mov.w	r1, #0
 8009e3c:	bf14      	ite	ne
 8009e3e:	2340      	movne	r3, #64	@ 0x40
 8009e40:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009e44:	2000      	movs	r0, #0
 8009e46:	6031      	str	r1, [r6, #0]
 8009e48:	602b      	str	r3, [r5, #0]
 8009e4a:	b016      	add	sp, #88	@ 0x58
 8009e4c:	bd70      	pop	{r4, r5, r6, pc}
 8009e4e:	466a      	mov	r2, sp
 8009e50:	f000 f848 	bl	8009ee4 <_fstat_r>
 8009e54:	2800      	cmp	r0, #0
 8009e56:	dbec      	blt.n	8009e32 <__swhatbuf_r+0x12>
 8009e58:	9901      	ldr	r1, [sp, #4]
 8009e5a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009e5e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009e62:	4259      	negs	r1, r3
 8009e64:	4159      	adcs	r1, r3
 8009e66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e6a:	e7eb      	b.n	8009e44 <__swhatbuf_r+0x24>

08009e6c <__smakebuf_r>:
 8009e6c:	898b      	ldrh	r3, [r1, #12]
 8009e6e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e70:	079d      	lsls	r5, r3, #30
 8009e72:	4606      	mov	r6, r0
 8009e74:	460c      	mov	r4, r1
 8009e76:	d507      	bpl.n	8009e88 <__smakebuf_r+0x1c>
 8009e78:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009e7c:	6023      	str	r3, [r4, #0]
 8009e7e:	6123      	str	r3, [r4, #16]
 8009e80:	2301      	movs	r3, #1
 8009e82:	6163      	str	r3, [r4, #20]
 8009e84:	b003      	add	sp, #12
 8009e86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e88:	ab01      	add	r3, sp, #4
 8009e8a:	466a      	mov	r2, sp
 8009e8c:	f7ff ffc8 	bl	8009e20 <__swhatbuf_r>
 8009e90:	9f00      	ldr	r7, [sp, #0]
 8009e92:	4605      	mov	r5, r0
 8009e94:	4639      	mov	r1, r7
 8009e96:	4630      	mov	r0, r6
 8009e98:	f7fe fee6 	bl	8008c68 <_malloc_r>
 8009e9c:	b948      	cbnz	r0, 8009eb2 <__smakebuf_r+0x46>
 8009e9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ea2:	059a      	lsls	r2, r3, #22
 8009ea4:	d4ee      	bmi.n	8009e84 <__smakebuf_r+0x18>
 8009ea6:	f023 0303 	bic.w	r3, r3, #3
 8009eaa:	f043 0302 	orr.w	r3, r3, #2
 8009eae:	81a3      	strh	r3, [r4, #12]
 8009eb0:	e7e2      	b.n	8009e78 <__smakebuf_r+0xc>
 8009eb2:	89a3      	ldrh	r3, [r4, #12]
 8009eb4:	6020      	str	r0, [r4, #0]
 8009eb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009eba:	81a3      	strh	r3, [r4, #12]
 8009ebc:	9b01      	ldr	r3, [sp, #4]
 8009ebe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009ec2:	b15b      	cbz	r3, 8009edc <__smakebuf_r+0x70>
 8009ec4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ec8:	4630      	mov	r0, r6
 8009eca:	f000 f81d 	bl	8009f08 <_isatty_r>
 8009ece:	b128      	cbz	r0, 8009edc <__smakebuf_r+0x70>
 8009ed0:	89a3      	ldrh	r3, [r4, #12]
 8009ed2:	f023 0303 	bic.w	r3, r3, #3
 8009ed6:	f043 0301 	orr.w	r3, r3, #1
 8009eda:	81a3      	strh	r3, [r4, #12]
 8009edc:	89a3      	ldrh	r3, [r4, #12]
 8009ede:	431d      	orrs	r5, r3
 8009ee0:	81a5      	strh	r5, [r4, #12]
 8009ee2:	e7cf      	b.n	8009e84 <__smakebuf_r+0x18>

08009ee4 <_fstat_r>:
 8009ee4:	b538      	push	{r3, r4, r5, lr}
 8009ee6:	4d07      	ldr	r5, [pc, #28]	@ (8009f04 <_fstat_r+0x20>)
 8009ee8:	2300      	movs	r3, #0
 8009eea:	4604      	mov	r4, r0
 8009eec:	4608      	mov	r0, r1
 8009eee:	4611      	mov	r1, r2
 8009ef0:	602b      	str	r3, [r5, #0]
 8009ef2:	f7f8 f9c9 	bl	8002288 <_fstat>
 8009ef6:	1c43      	adds	r3, r0, #1
 8009ef8:	d102      	bne.n	8009f00 <_fstat_r+0x1c>
 8009efa:	682b      	ldr	r3, [r5, #0]
 8009efc:	b103      	cbz	r3, 8009f00 <_fstat_r+0x1c>
 8009efe:	6023      	str	r3, [r4, #0]
 8009f00:	bd38      	pop	{r3, r4, r5, pc}
 8009f02:	bf00      	nop
 8009f04:	20000964 	.word	0x20000964

08009f08 <_isatty_r>:
 8009f08:	b538      	push	{r3, r4, r5, lr}
 8009f0a:	4d06      	ldr	r5, [pc, #24]	@ (8009f24 <_isatty_r+0x1c>)
 8009f0c:	2300      	movs	r3, #0
 8009f0e:	4604      	mov	r4, r0
 8009f10:	4608      	mov	r0, r1
 8009f12:	602b      	str	r3, [r5, #0]
 8009f14:	f7f8 f9c8 	bl	80022a8 <_isatty>
 8009f18:	1c43      	adds	r3, r0, #1
 8009f1a:	d102      	bne.n	8009f22 <_isatty_r+0x1a>
 8009f1c:	682b      	ldr	r3, [r5, #0]
 8009f1e:	b103      	cbz	r3, 8009f22 <_isatty_r+0x1a>
 8009f20:	6023      	str	r3, [r4, #0]
 8009f22:	bd38      	pop	{r3, r4, r5, pc}
 8009f24:	20000964 	.word	0x20000964

08009f28 <roundf>:
 8009f28:	ee10 0a10 	vmov	r0, s0
 8009f2c:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8009f30:	3a7f      	subs	r2, #127	@ 0x7f
 8009f32:	2a16      	cmp	r2, #22
 8009f34:	dc15      	bgt.n	8009f62 <roundf+0x3a>
 8009f36:	2a00      	cmp	r2, #0
 8009f38:	da08      	bge.n	8009f4c <roundf+0x24>
 8009f3a:	3201      	adds	r2, #1
 8009f3c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8009f40:	d101      	bne.n	8009f46 <roundf+0x1e>
 8009f42:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 8009f46:	ee00 3a10 	vmov	s0, r3
 8009f4a:	4770      	bx	lr
 8009f4c:	4907      	ldr	r1, [pc, #28]	@ (8009f6c <roundf+0x44>)
 8009f4e:	4111      	asrs	r1, r2
 8009f50:	4201      	tst	r1, r0
 8009f52:	d0fa      	beq.n	8009f4a <roundf+0x22>
 8009f54:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8009f58:	4113      	asrs	r3, r2
 8009f5a:	4403      	add	r3, r0
 8009f5c:	ea23 0301 	bic.w	r3, r3, r1
 8009f60:	e7f1      	b.n	8009f46 <roundf+0x1e>
 8009f62:	2a80      	cmp	r2, #128	@ 0x80
 8009f64:	d1f1      	bne.n	8009f4a <roundf+0x22>
 8009f66:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009f6a:	4770      	bx	lr
 8009f6c:	007fffff 	.word	0x007fffff

08009f70 <_init>:
 8009f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f72:	bf00      	nop
 8009f74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f76:	bc08      	pop	{r3}
 8009f78:	469e      	mov	lr, r3
 8009f7a:	4770      	bx	lr

08009f7c <_fini>:
 8009f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f7e:	bf00      	nop
 8009f80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f82:	bc08      	pop	{r3}
 8009f84:	469e      	mov	lr, r3
 8009f86:	4770      	bx	lr
