##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: Clock_1       | Frequency: 61.02 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK     | Frequency: 70.68 MHz  | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        41666.7          25279       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_1        41666.7          27519       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase  
------------  ------------  ----------------  
cs(0)_PAD     24980         CyBUS_CLK:R       
dc(0)_PAD     24822         CyBUS_CLK:R       
mosi(0)_PAD   22570         Clock_1:R         
rt_cs(0)_PAD  25632         CyBUS_CLK:R       
sclk(0)_PAD   23490         Clock_1:R         
ss(0)_PAD     25890         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 61.02 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/status_6
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/clock
Path slack     : 25279p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14817
-------------------------------------   ----- 
End-of-path arrival time (ps)           14817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  25279  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\/main_5          macrocell8      3870   9150  25279  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\/q               macrocell8      3350  12500  25279  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/status_6           statusicell1    2318  14817  25279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/clock                  statusicell1        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 70.68 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : miso(0)/fb
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/route_si
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 27519p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -6780
----------------------------------------------   ----- 
End-of-path required time (ps)                   34887

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7368
-------------------------------------   ---- 
End-of-path arrival time (ps)           7368
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
miso(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
miso(0)/fb                                     iocell3         2133   2133  27519  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/route_si  datapathcell1   5235   7368  27519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/status_6
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/clock
Path slack     : 25279p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14817
-------------------------------------   ----- 
End-of-path arrival time (ps)           14817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  25279  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\/main_5          macrocell8      3870   9150  25279  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\/q               macrocell8      3350  12500  25279  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/status_6           statusicell1    2318  14817  25279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/clock                  statusicell1        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : miso(0)/fb
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/route_si
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 27519p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -6780
----------------------------------------------   ----- 
End-of-path required time (ps)                   34887

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7368
-------------------------------------   ---- 
End-of-path arrival time (ps)           7368
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
miso(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
miso(0)/fb                                     iocell3         2133   2133  27519  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/route_si  datapathcell1   5235   7368  27519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/status_6
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/clock
Path slack     : 25279p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14817
-------------------------------------   ----- 
End-of-path arrival time (ps)           14817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  25279  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\/main_5          macrocell8      3870   9150  25279  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\/q               macrocell8      3350  12500  25279  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/status_6           statusicell1    2318  14817  25279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/clock                  statusicell1        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : miso(0)/fb
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/route_si
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 27519p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -6780
----------------------------------------------   ----- 
End-of-path required time (ps)                   34887

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7368
-------------------------------------   ---- 
End-of-path arrival time (ps)           7368
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
miso(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
miso(0)/fb                                     iocell3         2133   2133  27519  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/route_si  datapathcell1   5235   7368  27519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_20/main_4
Capture Clock  : Net_20/clock_0
Path slack     : 27550p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10606
-------------------------------------   ----- 
End-of-path arrival time (ps)           10606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   8300   8300  27550  RISE       1
Net_20/main_4                                 macrocell3      2306  10606  27550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/status_3
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 28429p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11668
-------------------------------------   ----- 
End-of-path arrival time (ps)           11668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4   count7cell     2110   2110  28429  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\/main_0  macrocell7     2831   4941  28429  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\/q       macrocell7     3350   8291  28429  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/status_3    statusicell2   3377  11668  28429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/clock                  statusicell2        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/main_3
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 28461p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9696
-------------------------------------   ---- 
End-of-path arrival time (ps)           9696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  28461  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/main_3              macrocell9      4416   9696  28461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell9          0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/status_0
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 28858p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11238
-------------------------------------   ----- 
End-of-path arrival time (ps)           11238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q           macrocell10    1250   1250  28858  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_0\/main_1  macrocell12    4315   5565  28858  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_0\/q       macrocell12    3350   8915  28858  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/status_0   statusicell2   2323  11238  28858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/clock                  statusicell2        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 28882p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1850
--------------------------------------------   ----- 
End-of-path required time (ps)                 39817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10935
-------------------------------------   ----- 
End-of-path arrival time (ps)           10935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4   count7cell      2110   2110  28429  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\/main_0  macrocell7      2831   4941  28429  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\/q       macrocell7      3350   8291  28429  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   2644  10935  28882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29436p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 35367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5931
-------------------------------------   ---- 
End-of-path arrival time (ps)           5931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q            macrocell9      1250   1250  29436  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   4681   5931  29436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_8
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 30219p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7938
-------------------------------------   ---- 
End-of-path arrival time (ps)           7938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  28461  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_8              macrocell10     2658   7938  30219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell10         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_8
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 30219p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7938
-------------------------------------   ---- 
End-of-path arrival time (ps)           7938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  28461  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_8              macrocell11     2658   7938  30219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 31053p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 35367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q            macrocell10     1250   1250  28858  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   3063   4313  31053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 31220p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 35367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q            macrocell11     1250   1250  29023  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   2897   4147  31220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : Net_20/main_3
Capture Clock  : Net_20/clock_0
Path slack     : 31265p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6891
-------------------------------------   ---- 
End-of-path arrival time (ps)           6891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q  macrocell9    1250   1250  29436  RISE       1
Net_20/main_3                         macrocell3    5641   6891  31265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_2
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 31817p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6340
-------------------------------------   ---- 
End-of-path arrival time (ps)           6340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q        macrocell9    1250   1250  29436  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_2  macrocell5    5090   6340  31817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell5          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_2
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 31817p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6340
-------------------------------------   ---- 
End-of-path arrival time (ps)           6340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q       macrocell9    1250   1250  29436  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_2  macrocell10   5090   6340  31817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell10         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_2
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 31817p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6340
-------------------------------------   ---- 
End-of-path arrival time (ps)           6340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q       macrocell9    1250   1250  29436  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_2  macrocell11   5090   6340  31817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_3
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 32290p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4  count7cell    2110   2110  28429  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_3    macrocell6    3756   5866  32290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell6          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_4
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 32313p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5844
-------------------------------------   ---- 
End-of-path arrival time (ps)           5844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3  count7cell    2110   2110  28454  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_4    macrocell6    3734   5844  32313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell6          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_6
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 32331p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5826
-------------------------------------   ---- 
End-of-path arrival time (ps)           5826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1  count7cell    2110   2110  28468  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_6    macrocell6    3716   5826  32331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell6          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_7
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 32492p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0  count7cell    2110   2110  28633  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_7    macrocell6    3554   5664  32492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell6          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_5
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 32498p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5658
-------------------------------------   ---- 
End-of-path arrival time (ps)           5658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2  count7cell    2110   2110  28636  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_5    macrocell6    3548   5658  32498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell6          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/main_1
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 32563p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5594
-------------------------------------   ---- 
End-of-path arrival time (ps)           5594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q          macrocell10   1250   1250  28858  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/main_1  macrocell4    4344   5594  32563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0              macrocell4          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_1
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 32566p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q         macrocell10   1250   1250  28858  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_1  macrocell6    4340   5590  32566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell6          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/main_1
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 32566p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q       macrocell10   1250   1250  28858  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/main_1  macrocell9    4340   5590  32566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell9          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : Net_17/main_2
Capture Clock  : Net_17/clock_0
Path slack     : 32592p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5565
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q  macrocell10   1250   1250  28858  RISE       1
Net_17/main_2                         macrocell1    4315   5565  32592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_17/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : Net_19/main_2
Capture Clock  : Net_19/clock_0
Path slack     : 32592p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5565
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q  macrocell10   1250   1250  28858  RISE       1
Net_19/main_2                         macrocell2    4315   5565  32592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_19/clock_0                                             macrocell2          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/main_0
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 32737p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5420
-------------------------------------   ---- 
End-of-path arrival time (ps)           5420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q          macrocell11   1250   1250  29023  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/main_0  macrocell4    4170   5420  32737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0              macrocell4          0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_0
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 32738p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q         macrocell11   1250   1250  29023  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_0  macrocell6    4169   5419  32738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell6          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/main_0
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 32738p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q       macrocell11   1250   1250  29023  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/main_0  macrocell9    4169   5419  32738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell9          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : Net_17/main_1
Capture Clock  : Net_17/clock_0
Path slack     : 32756p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q  macrocell11   1250   1250  29023  RISE       1
Net_17/main_1                         macrocell1    4151   5401  32756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_17/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : Net_19/main_1
Capture Clock  : Net_19/clock_0
Path slack     : 32756p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q  macrocell11   1250   1250  29023  RISE       1
Net_19/main_1                         macrocell2    4151   5401  32756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_19/clock_0                                             macrocell2          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_17/q
Path End       : Net_17/main_0
Capture Clock  : Net_17/clock_0
Path slack     : 33087p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5070
-------------------------------------   ---- 
End-of-path arrival time (ps)           5070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_17/clock_0                                             macrocell1          0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_17/q       macrocell1    1250   1250  33087  RISE       1
Net_17/main_0  macrocell1    3820   5070  33087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_17/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4
Path End       : Net_20/main_5
Capture Clock  : Net_20/clock_0
Path slack     : 33216p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4941
-------------------------------------   ---- 
End-of-path arrival time (ps)           4941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4  count7cell    2110   2110  28429  RISE       1
Net_20/main_5                                  macrocell3    2831   4941  33216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_4
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 33228p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3  count7cell    2110   2110  28454  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_4     macrocell5    2819   4929  33228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell5          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_4
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 33228p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3  count7cell    2110   2110  28454  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_4      macrocell10   2819   4929  33228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell10         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_4
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 33228p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3  count7cell    2110   2110  28454  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_4      macrocell11   2819   4929  33228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_3
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 33233p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4  count7cell    2110   2110  28429  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_3     macrocell5    2813   4923  33233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell5          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_3
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 33233p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4  count7cell    2110   2110  28429  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_3      macrocell10   2813   4923  33233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell10         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_3
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 33233p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4  count7cell    2110   2110  28429  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_3      macrocell11   2813   4923  33233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3
Path End       : Net_20/main_6
Capture Clock  : Net_20/clock_0
Path slack     : 33241p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3  count7cell    2110   2110  28454  RISE       1
Net_20/main_6                                  macrocell3    2806   4916  33241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1
Path End       : Net_20/main_8
Capture Clock  : Net_20/clock_0
Path slack     : 33256p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1  count7cell    2110   2110  28468  RISE       1
Net_20/main_8                                  macrocell3    2791   4901  33256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_6
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 33257p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1  count7cell    2110   2110  28468  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_6     macrocell5    2789   4899  33257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell5          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_6
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 33257p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1  count7cell    2110   2110  28468  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_6      macrocell10   2789   4899  33257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell10         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_6
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 33257p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1  count7cell    2110   2110  28468  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_6      macrocell11   2789   4899  33257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_19/q
Path End       : Net_19/main_0
Capture Clock  : Net_19/clock_0
Path slack     : 33411p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_19/clock_0                                             macrocell2          0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_19/q       macrocell2    1250   1250  33411  RISE       1
Net_19/main_0  macrocell2    3496   4746  33411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_19/clock_0                                             macrocell2          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0
Path End       : Net_20/main_9
Capture Clock  : Net_20/clock_0
Path slack     : 33421p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0  count7cell    2110   2110  28633  RISE       1
Net_20/main_9                                  macrocell3    2626   4736  33421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2
Path End       : Net_20/main_7
Capture Clock  : Net_20/clock_0
Path slack     : 33424p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2  count7cell    2110   2110  28636  RISE       1
Net_20/main_7                                  macrocell3    2623   4733  33424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_20/q
Path End       : Net_20/main_0
Capture Clock  : Net_20/clock_0
Path slack     : 33430p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell3          0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_20/q       macrocell3    1250   1250  33430  RISE       1
Net_20/main_0  macrocell3    3477   4727  33430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_7
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 33431p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0  count7cell    2110   2110  28633  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_7     macrocell5    2616   4726  33431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell5          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_7
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 33431p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0  count7cell    2110   2110  28633  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_7      macrocell10   2616   4726  33431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell10         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_7
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 33431p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0  count7cell    2110   2110  28633  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_7      macrocell11   2616   4726  33431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_5
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 33436p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2  count7cell    2110   2110  28636  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_5     macrocell5    2611   4721  33436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell5          0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_5
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 33436p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2  count7cell    2110   2110  28636  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_5      macrocell10   2611   4721  33436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell10         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_5
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 33436p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2  count7cell    2110   2110  28636  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_5      macrocell11   2611   4721  33436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/enable
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock
Path slack     : 33650p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3340
--------------------------------------------   ----- 
End-of-path required time (ps)                 38327

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/q       macrocell4    1250   1250  33650  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/enable  count7cell    3426   4676  33650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/main_2
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 33821p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q          macrocell9    1250   1250  29436  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/main_2  macrocell4    3086   4336  33821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0              macrocell4          0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : Net_17/main_3
Capture Clock  : Net_17/clock_0
Path slack     : 33823p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q  macrocell9    1250   1250  29436  RISE       1
Net_17/main_3                         macrocell1    3083   4333  33823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_17/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : Net_19/main_3
Capture Clock  : Net_19/clock_0
Path slack     : 33823p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q  macrocell9    1250   1250  29436  RISE       1
Net_19/main_3                         macrocell2    3083   4333  33823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_19/clock_0                                             macrocell2          0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : Net_20/main_2
Capture Clock  : Net_20/clock_0
Path slack     : 33847p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q  macrocell10   1250   1250  28858  RISE       1
Net_20/main_2                         macrocell3    3059   4309  33847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_2
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 33956p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q         macrocell9    1250   1250  29436  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_2  macrocell6    2950   4200  33956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell6          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/main_2
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 33956p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q       macrocell9    1250   1250  29436  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/main_2  macrocell9    2950   4200  33956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell9          0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_1
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 33971p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q        macrocell10   1250   1250  28858  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_1  macrocell5    2936   4186  33971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell5          0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_1
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 33971p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q       macrocell10   1250   1250  28858  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_1  macrocell10   2936   4186  33971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell10         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_1
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 33971p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q       macrocell10   1250   1250  28858  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_1  macrocell11   2936   4186  33971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_0
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 34015p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q        macrocell11   1250   1250  29023  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_0  macrocell5    2891   4141  34015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell5          0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_0
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 34015p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q       macrocell11   1250   1250  29023  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_0  macrocell10   2891   4141  34015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell10         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_0
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 34015p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q       macrocell11   1250   1250  29023  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_0  macrocell11   2891   4141  34015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : Net_20/main_1
Capture Clock  : Net_20/clock_0
Path slack     : 34018p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q  macrocell11   1250   1250  29023  RISE       1
Net_20/main_1                         macrocell3    2889   4139  34018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/main_3
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 34290p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0              macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/q       macrocell4    1250   1250  33650  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/main_3  macrocell4    2617   3867  34290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0              macrocell4          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/q
Path End       : Net_20/main_10
Capture Clock  : Net_20/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/q  macrocell5    1250   1250  34306  RISE       1
Net_20/main_10                         macrocell3    2601   3851  34306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_8
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/q       macrocell5    1250   1250  34306  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_8  macrocell5    2600   3850  34306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell5          0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_9
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/q      macrocell5    1250   1250  34306  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_9  macrocell10   2600   3850  34306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell10         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_9
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/q      macrocell5    1250   1250  34306  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_9  macrocell11   2600   3850  34306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_8
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 34600p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/q       macrocell6    1250   1250  34600  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_8  macrocell6    2307   3557  34600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell6          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

