Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Jul  5 14:50:23 2024
| Host         : e16fpga01 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -file top_block_wrapper_utilization_placed.rpt -pb top_block_wrapper_utilization_placed.pb
| Design       : top_block_wrapper
| Device       : xcau15p-sbvb484-1-i
| Speed File   : -1
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 4686 |     0 |          0 |     77760 |  6.03 |
|   LUT as Logic             | 4601 |     0 |          0 |     77760 |  5.92 |
|   LUT as Memory            |   85 |     0 |          0 |     40320 |  0.21 |
|     LUT as Distributed RAM |   54 |     0 |            |           |       |
|     LUT as Shift Register  |   31 |     0 |            |           |       |
| CLB Registers              | 6533 |     0 |          0 |    155520 |  4.20 |
|   Register as Flip Flop    | 6528 |     0 |          0 |    155520 |  4.20 |
|   Register as Latch        |    5 |     0 |          0 |    155520 | <0.01 |
| CARRY8                     |  122 |     0 |          0 |      9720 |  1.26 |
| F7 Muxes                   |   54 |     0 |          0 |     38880 |  0.14 |
| F8 Muxes                   |   15 |     0 |          0 |     19440 |  0.08 |
| F9 Muxes                   |    0 |     0 |          0 |      9720 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 15    |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 130   |          Yes |           - |          Set |
| 341   |          Yes |           - |        Reset |
| 186   |          Yes |         Set |            - |
| 5861  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        | 1156 |     0 |          0 |      9720 | 11.89 |
|   CLBL                                     |  520 |     0 |            |           |       |
|   CLBM                                     |  636 |     0 |            |           |       |
| LUT as Logic                               | 4601 |     0 |          0 |     77760 |  5.92 |
|   using O5 output only                     |  156 |       |            |           |       |
|   using O6 output only                     | 3260 |       |            |           |       |
|   using O5 and O6                          | 1185 |       |            |           |       |
| LUT as Memory                              |   85 |     0 |          0 |     40320 |  0.21 |
|   LUT as Distributed RAM                   |   54 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        |   54 |       |            |           |       |
|   LUT as Shift Register                    |   31 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |   29 |       |            |           |       |
|     using O5 and O6                        |    2 |       |            |           |       |
| CLB Registers                              | 6533 |     0 |          0 |    155520 |  4.20 |
|   Register driven from within the CLB      | 3009 |       |            |           |       |
|   Register driven from outside the CLB     | 3524 |       |            |           |       |
|     LUT in front of the register is unused | 2621 |       |            |           |       |
|     LUT in front of the register is used   |  903 |       |            |           |       |
| Unique Control Sets                        |  379 |       |          0 |     19440 |  1.95 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 28.5 |     0 |          0 |       144 | 19.79 |
|   RAMB36/FIFO*    |   23 |     0 |          0 |       144 | 15.97 |
|     RAMB36E2 only |   23 |       |            |           |       |
|   RAMB18          |   11 |     0 |          0 |       288 |  3.82 |
|     RAMB18E2 only |   11 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       576 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    5 |     5 |          0 |       204 |  2.45 |
| HPIOB_M          |    1 |     1 |          0 |        72 |  1.39 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    0 |     0 |          0 |        72 |  0.00 |
| HDIOB_M          |    2 |     2 |          0 |        24 |  8.33 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    2 |     2 |          0 |        24 |  8.33 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        36 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |       936 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    7 |     0 |          0 |       192 |  3.65 |
|   BUFGCE             |    4 |     0 |          0 |        84 |  4.76 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        12 |  0.00 |
|   BUFG_GT            |    3 |     0 |          0 |        72 |  4.17 |
|   BUFGCTRL*          |    0 |     0 |          0 |        24 |  0.00 |
| PLL                  |    0 |     0 |          0 |         6 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         3 | 33.33 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    1 |     1 |          0 |        12 |  8.33 |
| GTHE4_COMMON    |    0 |     0 |          0 |         3 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         6 |  0.00 |
| PCIE4CE4        |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+--------+
|  Site Type  | Used | Fixed | Prohibited | Available |  Util% |
+-------------+------+-------+------------+-----------+--------+
| BSCANE2     |    1 |     0 |          0 |         4 |  25.00 |
| DNA_PORTE2  |    1 |     0 |          0 |         1 | 100.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |   0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |   0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |   0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |   0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |   0.00 |
+-------------+------+-------+------------+-----------+--------+


9. Primitives
-------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| FDRE          | 5861 |            Register |
| LUT6          | 2033 |                 CLB |
| LUT4          | 1054 |                 CLB |
| LUT5          |  885 |                 CLB |
| LUT2          |  858 |                 CLB |
| LUT3          |  820 |                 CLB |
| FDCE          |  346 |            Register |
| FDSE          |  186 |            Register |
| LUT1          |  136 |                 CLB |
| FDPE          |  135 |            Register |
| CARRY8        |  122 |                 CLB |
| RAMD32        |   96 |                 CLB |
| MUXF7         |   54 |                 CLB |
| SRL16E        |   33 |                 CLB |
| RAMB36E2      |   23 |            BLOCKRAM |
| MUXF8         |   15 |                 CLB |
| RAMS32        |   12 |                 CLB |
| RAMB18E2      |   11 |            BLOCKRAM |
| LDCE          |    5 |            Register |
| OBUF          |    4 |                 I/O |
| BUFGCE        |    4 |               Clock |
| BUFG_GT       |    3 |               Clock |
| MMCME4_ADV    |    1 |               Clock |
| INBUF         |    1 |                 I/O |
| IBUFDS_GTE4   |    1 |                 I/O |
| IBUFCTRL      |    1 |              Others |
| GTHE4_CHANNEL |    1 |            Advanced |
| DNA_PORTE2    |    1 |       Configuration |
| BUFG_GT_SYNC  |    1 |               Clock |
| BSCANE2       |    1 |       Configuration |
+---------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| top_block_xbar_0                   |    1 |
| top_block_vio_0_1                  |    1 |
| top_block_vio_0_0                  |    1 |
| top_block_util_vector_logic_3_0    |    1 |
| top_block_util_vector_logic_2_1    |    1 |
| top_block_util_vector_logic_2_0    |    1 |
| top_block_util_vector_logic_1_1    |    1 |
| top_block_util_vector_logic_0_1    |    1 |
| top_block_util_vector_logic_0_0    |    1 |
| top_block_u_led_inst_0_0           |    1 |
| top_block_s01_regslice_0           |    1 |
| top_block_s01_data_fifo_0          |    1 |
| top_block_s00_regslice_0           |    1 |
| top_block_s00_data_fifo_0          |    1 |
| top_block_rst_clk_wiz_0_125M_0     |    1 |
| top_block_native_to_axi_lite_v_0_0 |    1 |
| top_block_mii_initializer_0_0      |    1 |
| top_block_m00_regslice_0           |    1 |
| top_block_m00_data_fifo_0          |    1 |
| top_block_gig_ethernet_pcs_pma_0_0 |    1 |
| top_block_fakernet_top_0_0         |    1 |
| top_block_clk_wiz_0_0              |    1 |
| top_block_blk_mem_gen_0_0          |    1 |
| top_block_axi_bram_ctrl_1_0        |    1 |
| top_block_axi_bram_ctrl_0_0        |    1 |
| top_block_RESET_INST_0_0           |    1 |
| top_block_LED_REG_READ_SEPARAT_1_0 |    1 |
| top_block_LED_REG_READ_SEPARAT_0_0 |    1 |
| gig_ethernet_pcs_pma_0             |    1 |
| dbg_hub                            |    1 |
+------------------------------------+------+


