core/taiga_config.sv
core/riscv_types.sv
core/csr_types.sv  
core/taiga_types.sv  
core/fpu/fpu_types.sv
l2_arbiter/l2_config_and_types.sv 
l2_arbiter/l2_interfaces.sv
l2_arbiter/l2_external_interfaces.sv
local_memory/local_memory_interface.sv 
local_memory/local_mem.sv

core/interfaces.sv  
core/fpu/fp_interfaces.sv
core/external_interfaces.sv  

core/gc_unit.sv  
core/csr_unit.sv

core/branch_comparator.sv
core/branch_unit.sv  

core/barrel_shifter.sv  
core/alu_unit.sv  

core/axi_master.sv  
core/avalon_master.sv  
core/wishbone_master.sv  

core/axi_to_arb.sv  

core/one_hot_occupancy.sv 
core/binary_occupancy.sv 
core/lfsr.sv
core/taiga_fifo.sv  
core/shift_counter.sv

core/set_clr_reg_with_rst.sv

core/intel/intel_byte_enable_ram.sv
core/xilinx/xilinx_byte_enable_ram.sv
core/byte_en_BRAM.sv 

core/one_hot_to_integer.sv  

core/cycler.sv  

core/tag_bank.sv  
core/dbram.sv  
core/ddata_bank.sv  
core/dtag_banks.sv  
core/amo_alu.sv  
core/dcache.sv  
core/addr_hash.sv
core/load_queue.sv
core/store_queue.sv
core/load_store_queue.sv
core/load_store_unit.sv  


core/ibram.sv  
core/itag_banks.sv  
core/icache.sv  







core/clz.sv
core/fpu/clz_tree.sv
core/div_core.sv
core/div_algorithms/div_quick_clz.sv
core/div_algorithms/div_algorithm.sv  
core/div_unit.sv  

core/lutrams/lutram_1w_mr.sv
core/lutrams/lutram_1w_1r.sv
core/tlb_lut_ram.sv  
core/mmu.sv  

core/mul_unit.sv  




core/l1_arbiter.sv  
core/ras.sv  
core/branch_predictor_ram.sv
core/branch_predictor.sv  
core/fetch.sv

core/illegal_instruction_checker.sv
core/decode_and_issue.sv

core/register_free_list.sv
core/renamer.sv
core/register_bank.sv
core/register_file.sv
core/writeback.sv


core/fpu/parallel_AND.sv
core/fpu/parallel_OR.sv
core/fpu/pre_normalize.sv
core/fpu/swap.sv
core/fpu/unsigned_multiplier.sv
core/fpu/fp_mul_madd_fused.sv
core/fpu/fp_madd_fused.sv
core/fpu/sticky_generator.sv
core/fpu/fp_add_madd_fused.sv
core/fpu/fp_wb2fp_misc.sv
core/fpu/fp_wb2int_misc.sv
core/fpu/fp_class.sv
core/fpu/fp_cmp.sv
core/fpu/fp_f2i.sv
core/fpu/fp_i2f.sv
core/fpu/fp_minmax.sv
core/fpu/fp_DS.sv
core/fpu/fp_normalize.sv
core/fpu/fp_round_simplified.sv
core/fpu/fp_sign_inj.sv
core/fpu/fp_div.sv
core/fpu/fp_div_core.sv
core/fpu/fp_special_case_detection.sv
core/div_algorithms/fp_div_quick_clz.sv
core/div_algorithms/fp_div_radix2.sv
core/div_algorithms/fp_div_radix2_shortened.sv
core/fpu/fp_illegal_instruction_checker.sv
core/fpu/fp_decode_and_issue.sv
core/fpu/fp_renamer.sv
core/fpu/fp_register_bank.sv
core/fpu/fp_register_file.sv
core/fpu/fp_writeback.sv
core/fpu/sqrt_mantissa.sv
core/fpu/fp_sqrt.sv
core/fpu/fp_div_sqrt_wrapper.sv
core/fpu/fflag_mux.sv
core/fpu/sandbox.sv
core/fpu/fpu_top.sv
core/fpu/fp_pre_processing.sv
core/fpu/fp_normalize_rounding_top.sv


core/placer_randomizer.sv

l2_arbiter/l2_fifo.sv
l2_arbiter/l2_reservation_logic.sv
l2_arbiter/l2_round_robin.sv
l2_arbiter/l2_arbiter.sv

core/toggle_memory.sv
core/toggle_memory_set.sv
core/priority_encoder.sv
core/instruction_metadata_and_id_management.sv
core/fpu/fp_instruction_metadata_and_id_management.sv

core/taiga.sv

