Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Dec  8 02:18:33 2021
| Host         : LAPTOP-TDKNUURL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Test_Parallel_control_sets_placed.rpt
| Design       : Test_Parallel
| Device       : xc7a200t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     3 |
|    Minimum number of control sets                        |     3 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     3 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               9 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             256 |          133 |
| Yes          | No                    | Yes                    |             262 |          120 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |              Enable Signal              |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                         | test_pa/se_mul_1/count[8]_i_2_n_0 |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG | test_pa/se_mul_1/i_/OutTmp[255]_i_1_n_0 |                                   |              133 |            256 |         1.92 |
|  clk_IBUF_BUFG | test_pa/se_mul_1/D                      | test_pa/se_mul_1/count[8]_i_2_n_0 |              120 |            262 |         2.18 |
+----------------+-----------------------------------------+-----------------------------------+------------------+----------------+--------------+


