// Seed: 1753595510
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_1.id_1 = 0;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  inout tri id_1;
  assign id_5 = id_3[1] ? id_1 : id_1;
  assign id_3[1==1] = id_2;
  assign id_1 = id_4 - -1;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_4,
      id_1
  );
endmodule
