5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (rshift1.2.vcd) 2 -o (rshift1.2.cdd) 2 -v (rshift1.2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 rshift1.2.v 10 29 1 
2 1 14 14 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 12 107000b 1 0 31 0 32 17 0 ffffffff 0 0 88000000 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 rshift1.2.v 14 18 1 
2 2 15 15 15 f0013 1 0 61004 0 0 27 16 0 0
2 3 15 15 15 6000d 1 0 21000 0 0 5 16 15 c
2 4 15 15 15 60013 1 31 1000 2 3 32 18 0 ffffffff 17ffffff 88000000 0 0
2 5 15 15 15 50014 1 26 1000 4 0 32 18 0 ffffffff 17ffffff 88000000 0 0
2 6 15 15 15 10001 0 1 1410 0 0 32 1 a
2 7 15 15 15 10014 1 37 12 5 6
2 8 16 16 16 20002 1 0 1008 0 0 32 48 5 0
2 9 16 16 16 10002 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 17 17 17 a000b 1 0 1008 0 0 32 48 20 0
2 11 17 17 17 50005 1 1 1010 0 0 32 1 a
2 12 17 17 17 5000b 1 10 1014 10 11 32 18 0 ffffffff ffffffff 0 0 0
2 13 17 17 17 10001 0 1 1410 0 0 32 1 a
2 14 17 17 17 1000b 1 37 36 12 13
4 7 11 9 9 7
4 9 0 14 0 7
4 14 0 0 0 7
3 1 main.u$1 "main.u$1" 0 rshift1.2.v 20 27 1 
