<def f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='769' ll='771' type='iterator_range&lt;llvm::LiveInterval::subrange_iterator&gt; llvm::LiveInterval::subranges()'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='936' u='c' c='_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEENS_11LaneBitmaskESt8functionIFvRNS0_8Sub11903546'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1395' u='c' c='_ZN4llvm24ConnectedVNInfoEqClasses10DistributeERNS_12LiveIntervalEPPS1_RNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervalCalc.cpp' l='103' u='c' c='_ZN4llvm16LiveIntervalCalc9calculateERNS_12LiveIntervalEb'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervalCalc.cpp' l='123' u='c' c='_ZN4llvm16LiveIntervalCalc31constructMainRangeFromSubrangesERNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='462' u='c' c='_ZN4llvm13LiveIntervals12shrinkToUsesEPNS_12LiveIntervalEPNS_15SmallVectorImplIPNS_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1015' u='c' c='_ZN4llvm13LiveIntervals8HMEditor15updateAllRangesEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1028' u='c' c='_ZN4llvm13LiveIntervals8HMEditor15updateAllRangesEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1681' u='c' c='_ZN4llvm13LiveIntervals22repairIntervalsInRangeEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_NS_8ArrayRefINS_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1706' u='c' c='_ZN4llvm13LiveIntervals15removeVRegDefAtERNS_12LiveIntervalENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeEdit.cpp' l='48' u='c' c='_ZN4llvm13LiveRangeEdit23createEmptyIntervalFromENS_8RegisterEb'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='87' u='c' c='_ZL11foreachUnitPKN4llvm18TargetRegisterInfoERNS_12LiveIntervalENS_10MCRegisterET_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='684' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer20adjustCopiesBackFromERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='720' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer20adjustCopiesBackFromERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='951' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='978' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1007' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1181' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1210' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1411' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1444' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1471' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1641' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1663' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1850' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer26setUndefOnPrunedSubRegUsesERN4llvm12LiveIntervalENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1932' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer8joinCopyEPN4llvm12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2070' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer8joinCopyEPN4llvm12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3176' u='c' c='_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3217' u='c' c='_ZL15isDefInSubRangeRN4llvm12LiveIntervalENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3295' u='c' c='_ZN12_GLOBAL__N_18JoinVals11eraseInstrsERN4llvm15SmallPtrSetImplIPNS1_12MachineInstrEEERNS1_15SmallVectorImplINS1_8RegisterEEEPNS1_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3479' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3495' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='161' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs14findComponentsERN4llvm12IntEqClassesERNS1_15SmallVectorImplINS0_12SubRangeInfoEEERNS1_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='314' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs25computeMainRangesFixFlagsERKN4llvm12IntEqClassesERKNS1_15SmallVectorImplINS0_12SubRangeInfoEEERKNS5_IPNS1_12LiveIntervalEEE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='337' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs25computeMainRangesFixFlagsERKN4llvm12IntEqClassesERKNS1_15SmallVectorImplINS0_12SubRangeInfoEEERKNS5_IPNS1_12LiveIntervalEEE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='404' u='c' c='_ZN4llvm11SplitEditor23getSubRangeForMaskExactENS_11LaneBitmaskERNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='412' u='c' c='_ZN4llvm11SplitEditor18getSubRangeForMaskENS_11LaneBitmaskERNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='429' u='c' c='_ZN4llvm11SplitEditor10addDeadDefERNS_12LiveIntervalEPNS_6VNInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='453' u='c' c='_ZN4llvm11SplitEditor10addDeadDefERNS_12LiveIntervalEPNS_6VNInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='662' u='c' c='_ZN4llvm11SplitEditor13defFromParentEjPNS_6VNInfoENS_9SlotIndexERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1292' u='c' c='_ZN4llvm11SplitEditor19extendPHIKillRangesEv'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1389' u='c' c='_ZN4llvm11SplitEditor15rewriteAssignedEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.h' l='231' u='c' c='_ZN4llvm13getLiveRegMapEOT_bRNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2182' u='c' c='_ZNK4llvm14SIRegisterInfo15findReachingDefENS_8RegisterEjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='355' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateKillFlagsEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='531' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateDeadFlagsEN4llvm8RegisterE'/>
