

================================================================
== Vivado HLS Report for 'sin_or_cos_float_s'
================================================================
* Date:           Fri Jul 31 17:04:19 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DOA_Estimation_proj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.665|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   26|   32|   26|   32|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |                                |                     |  Latency  |  Interval | Pipeline|
        |            Instance            |        Module       | min | max | min | max |   Type  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |grp_scaled_fixed2ieee_1_fu_218  |scaled_fixed2ieee_1  |   10|   16|   10|   16|   none  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      6|      40|   1276|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|      5|     781|   1127|    0|
|Memory           |        -|      -|     168|    293|    -|
|Multiplexer      |        -|      -|       -|     89|    -|
|Register         |        -|      -|     600|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     13|    1589|   2785|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      5|       1|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+-----+-----+-----+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------------+----------------------+---------+-------+-----+-----+-----+
    |music_mul_80ns_24hbi_U5         |music_mul_80ns_24hbi  |        0|      5|  441|  256|    0|
    |music_mux_164_1_1_1_U7          |music_mux_164_1_1_1   |        0|      0|    0|   65|    0|
    |music_mux_164_1_1_1_U8          |music_mux_164_1_1_1   |        0|      0|    0|   65|    0|
    |music_mux_83_1_1_1_U6           |music_mux_83_1_1_1    |        0|      0|    0|   65|    0|
    |grp_scaled_fixed2ieee_1_fu_218  |scaled_fixed2ieee_1   |        2|      0|  340|  676|    0|
    +--------------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                           |                      |        2|      5|  781| 1127|    0|
    +--------------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |music_mul_mul_15nibs_U9   |music_mul_mul_15nibs  |  i0 * i0  |
    |music_mul_mul_15njbC_U10  |music_mul_mul_15njbC  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +------------------------+----------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |ref_4oPi_table_100_V_U  |sin_or_cos_float_dEe  |        0|  100|   21|    0|    13|  100|     1|         1300|
    |second_order_float_2_U  |sin_or_cos_float_eOg  |        0|   30|  120|    0|   256|   30|     1|         7680|
    |second_order_float_3_U  |sin_or_cos_float_fYi  |        0|   23|   92|    0|   256|   23|     1|         5888|
    |second_order_float_s_U  |sin_or_cos_float_g8j  |        0|   15|   60|    0|   256|   15|     1|         3840|
    +------------------------+----------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total                   |                      |        0|  168|  293|    0|   781|  168|     4|        18708|
    +------------------------+----------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+----+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+----+-----+------------+------------+
    |r_V_12_fu_629_p2          |     *    |      2|   0|   33|          23|          22|
    |r_V_14_fu_709_p2          |     *    |      4|   0|   28|          30|          29|
    |add_ln1146_fu_687_p2      |     +    |      0|   0|   30|          23|          23|
    |add_ln114_1_fu_256_p2     |     +    |      0|   0|   15|           7|           8|
    |add_ln114_fu_423_p2       |     +    |      0|   0|   15|           8|           8|
    |ret_V_4_fu_697_p2         |     +    |      0|   0|   37|          30|          30|
    |Ex_V_fu_456_p2            |     -    |      0|   0|   15|           8|           8|
    |Mx_bits_V_1_fu_363_p2     |     -    |      0|   0|   65|           1|          58|
    |ret_V_fu_735_p2           |     -    |      0|   0|   15|           1|           9|
    |sub_ln1311_fu_474_p2      |     -    |      0|   0|   15|           1|           9|
    |and_ln300_1_fu_901_p2     |    and   |      0|   0|    2|           1|           1|
    |and_ln300_fu_857_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln307_fu_932_p2       |    and   |      0|   0|    2|           1|           1|
    |val_assign_fu_411_p3      |   cttz   |      0|  40|   36|          32|           0|
    |closepath_fu_250_p2       |   icmp   |      0|   0|   11|           8|           7|
    |icmp_ln833_1_fu_328_p2    |   icmp   |      0|   0|   18|          23|           1|
    |icmp_ln833_2_fu_493_p2    |   icmp   |      0|   0|   11|           8|           2|
    |icmp_ln833_fu_488_p2      |   icmp   |      0|   0|   11|           8|           1|
    |lshr_ln1287_fu_507_p2     |   lshr   |      0|   0|   89|          29|          29|
    |or_ln300_fu_919_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln311_fu_873_p2        |    or    |      0|   0|    2|           1|           1|
    |addr_V_fu_262_p3          |  select  |      0|   0|    8|           1|           6|
    |cos_basis_fu_665_p3       |  select  |      0|   0|    2|           1|           1|
    |p_Repl2_3_fu_936_p3       |  select  |      0|   0|    2|           1|           1|
    |p_Val2_24_fu_353_p3       |  select  |      0|   0|    3|           1|           1|
    |p_Val2_7_fu_368_p3        |  select  |      0|   0|   58|           1|          58|
    |ret_V_5_fu_893_p3         |  select  |      0|   0|    8|           1|           8|
    |ret_V_6_fu_924_p3         |  select  |      0|   0|   23|           1|          23|
    |select_ln1310_fu_522_p3   |  select  |      0|   0|   32|           1|          32|
    |select_ln271_fu_850_p3    |  select  |      0|   0|    2|           1|           1|
    |select_ln272_1_fu_671_p3  |  select  |      0|   0|   29|           1|           2|
    |select_ln272_fu_725_p3    |  select  |      0|   0|    8|           1|           1|
    |select_ln300_2_fu_911_p3  |  select  |      0|   0|    2|           1|           2|
    |select_ln307_fu_861_p3    |  select  |      0|   0|    7|           1|           7|
    |select_ln311_1_fu_886_p3  |  select  |      0|   0|    8|           1|           2|
    |select_ln311_fu_878_p3    |  select  |      0|   0|    2|           1|           1|
    |select_ln482_fu_428_p3    |  select  |      0|   0|    8|           1|           8|
    |ush_fu_480_p3             |  select  |      0|   0|    9|           1|           9|
    |r_V_10_fu_438_p2          |    shl   |      0|   0|  170|          58|          58|
    |r_V_9_fu_292_p2           |    shl   |      0|   0|  330|         100|         100|
    |shl_ln1253_fu_516_p2      |    shl   |      0|   0|  101|          32|          32|
    |sin_basis_fu_580_p2       |    xor   |      0|   0|    2|           1|           1|
    |xor_ln25_fu_574_p2        |    xor   |      0|   0|    2|           1|           2|
    |xor_ln271_fu_660_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln300_fu_905_p2       |    xor   |      0|   0|    2|           2|           1|
    |xor_ln311_fu_868_p2       |    xor   |      0|   0|    2|           1|           2|
    +--------------------------+----------+-------+----+-----+------------+------------+
    |Total                     |          |      6|  40| 1276|         458|         610|
    +--------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  89|         18|    1|         18|
    +-----------+----+-----------+-----+-----------+
    |Total      |  89|         18|    1|         18|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |B_V_reg_1101                                 |  22|   0|   22|          0|
    |B_squared_V_reg_1131                         |  15|   0|   15|          0|
    |B_trunc_V_reg_1106                           |  15|   0|   15|          0|
    |Ex_V_reg_1059                                |   8|   0|    8|          0|
    |Med_V_reg_1003                               |  80|   0|   80|          0|
    |Mx_V_reg_1052                                |  29|   0|   29|          0|
    |Mx_zeros_V_reg_1046                          |   5|   0|    5|          0|
    |and_ln300_reg_1187                           |   1|   0|    1|          0|
    |ap_CS_fsm                                    |  17|   0|   17|          0|
    |closepath_reg_987                            |   1|   0|    1|          0|
    |cos_basis_reg_1161                           |   1|   0|    1|          0|
    |grp_scaled_fixed2ieee_1_fu_218_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln833_1_reg_1018                        |   1|   0|    1|          0|
    |icmp_ln833_2_reg_1081                        |   1|   0|    1|          0|
    |icmp_ln833_reg_1075                          |   1|   0|    1|          0|
    |isNeg_reg_1064                               |   1|   0|    1|          0|
    |p_Result_s_reg_968                           |   1|   0|    1|          0|
    |p_Val2_23_reg_1024                           |  58|   0|   58|          0|
    |p_Val2_24_reg_1035                           |   3|   0|    3|          0|
    |p_Val2_7_reg_1041                            |  58|   0|   58|          0|
    |result_V_reg_1177                            |  29|   0|   29|          0|
    |ret_V_4_reg_1172                             |  30|   0|   30|          0|
    |ret_V_5_reg_1197                             |   8|   0|    8|          0|
    |ret_V_6_reg_1202                             |  23|   0|   23|          0|
    |ret_V_reg_1182                               |   9|   0|    9|          0|
    |second_order_float_6_reg_1141                |  23|   0|   23|          0|
    |second_order_float_8_reg_1146                |  15|   0|   15|          0|
    |select_ln272_1_reg_1167                      |  29|   0|   29|          0|
    |select_ln311_reg_1192                        |   1|   0|    1|          0|
    |t1_V_reg_1136                                |  29|   0|   29|          0|
    |tmp_V_1_reg_981                              |  23|   0|   23|          0|
    |tmp_V_reg_974                                |   8|   0|    8|          0|
    |tmp_s_reg_1095                               |   1|   0|    1|          0|
    |trunc_ln1_reg_1151                           |  22|   0|   22|          0|
    |trunc_ln601_reg_998                          |   4|   0|    4|          0|
    |trunc_ln662_2_reg_1156                       |  14|   0|   14|          0|
    |trunc_ln_i_reg_1030                          |   3|   0|    3|          0|
    |ush_reg_1069                                 |   9|   0|    9|          0|
    |xor_ln25_reg_1111                            |   1|   0|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 600|   0|  600|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | sin_or_cos<float> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | sin_or_cos<float> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | sin_or_cos<float> | return value |
|ap_done    | out |    1| ap_ctrl_hs | sin_or_cos<float> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | sin_or_cos<float> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | sin_or_cos<float> | return value |
|ap_return  | out |   32| ap_ctrl_hs | sin_or_cos<float> | return value |
|t_in       |  in |   32|   ap_none  |        t_in       |    scalar    |
|do_cos     |  in |    1|   ap_none  |       do_cos      |    scalar    |
+-----------+-----+-----+------------+-------------------+--------------+

