Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Oct 18 21:19:15 2024
| Host         : LAPTOP-DUUNQKAE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LED_timing_summary_routed.rpt -pb LED_timing_summary_routed.pb -rpx LED_timing_summary_routed.rpx -warn_on_violation
| Design       : LED
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (53)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (53)
-------------------------------------------------
 There are 53 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   54          inf        0.000                      0                   54           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_r_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.675ns  (logic 3.991ns (70.322%)  route 1.684ns (29.678%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE                         0.000     0.000 r  led_r_reg/C
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_r_reg/Q
                         net (fo=2, routed)           1.684     2.140    led_OBUF
    P20                  OBUF (Prop_obuf_I_O)         3.535     5.675 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     5.675    led
    P20                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.583ns  (logic 0.766ns (21.380%)  route 2.817ns (78.620%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDRE                         0.000     0.000 r  cnt_reg[20]/C
    SLICE_X112Y65        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt_reg[20]/Q
                         net (fo=2, routed)           1.138     1.656    cnt[20]
    SLICE_X113Y65        LUT4 (Prop_lut4_I1_O)        0.124     1.780 f  cnt[25]_i_6/O
                         net (fo=1, routed)           0.797     2.577    cnt[25]_i_6_n_0
    SLICE_X113Y64        LUT6 (Prop_lut6_I3_O)        0.124     2.701 r  cnt[25]_i_1/O
                         net (fo=27, routed)          0.881     3.583    led_r
    SLICE_X112Y67        FDRE                                         r  cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.500ns  (logic 0.766ns (21.888%)  route 2.734ns (78.112%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDRE                         0.000     0.000 r  cnt_reg[20]/C
    SLICE_X112Y65        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt_reg[20]/Q
                         net (fo=2, routed)           1.138     1.656    cnt[20]
    SLICE_X113Y65        LUT4 (Prop_lut4_I1_O)        0.124     1.780 f  cnt[25]_i_6/O
                         net (fo=1, routed)           0.797     2.577    cnt[25]_i_6_n_0
    SLICE_X113Y64        LUT6 (Prop_lut6_I3_O)        0.124     2.701 r  cnt[25]_i_1/O
                         net (fo=27, routed)          0.798     3.500    led_r
    SLICE_X113Y61        FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.500ns  (logic 0.766ns (21.888%)  route 2.734ns (78.112%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDRE                         0.000     0.000 r  cnt_reg[20]/C
    SLICE_X112Y65        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt_reg[20]/Q
                         net (fo=2, routed)           1.138     1.656    cnt[20]
    SLICE_X113Y65        LUT4 (Prop_lut4_I1_O)        0.124     1.780 f  cnt[25]_i_6/O
                         net (fo=1, routed)           0.797     2.577    cnt[25]_i_6_n_0
    SLICE_X113Y64        LUT6 (Prop_lut6_I3_O)        0.124     2.701 r  cnt[25]_i_1/O
                         net (fo=27, routed)          0.798     3.500    led_r
    SLICE_X112Y61        FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.500ns  (logic 0.766ns (21.888%)  route 2.734ns (78.112%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDRE                         0.000     0.000 r  cnt_reg[20]/C
    SLICE_X112Y65        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt_reg[20]/Q
                         net (fo=2, routed)           1.138     1.656    cnt[20]
    SLICE_X113Y65        LUT4 (Prop_lut4_I1_O)        0.124     1.780 f  cnt[25]_i_6/O
                         net (fo=1, routed)           0.797     2.577    cnt[25]_i_6_n_0
    SLICE_X113Y64        LUT6 (Prop_lut6_I3_O)        0.124     2.701 r  cnt[25]_i_1/O
                         net (fo=27, routed)          0.798     3.500    led_r
    SLICE_X112Y61        FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.500ns  (logic 0.766ns (21.888%)  route 2.734ns (78.112%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDRE                         0.000     0.000 r  cnt_reg[20]/C
    SLICE_X112Y65        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt_reg[20]/Q
                         net (fo=2, routed)           1.138     1.656    cnt[20]
    SLICE_X113Y65        LUT4 (Prop_lut4_I1_O)        0.124     1.780 f  cnt[25]_i_6/O
                         net (fo=1, routed)           0.797     2.577    cnt[25]_i_6_n_0
    SLICE_X113Y64        LUT6 (Prop_lut6_I3_O)        0.124     2.701 r  cnt[25]_i_1/O
                         net (fo=27, routed)          0.798     3.500    led_r
    SLICE_X112Y61        FDRE                                         r  cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.500ns  (logic 0.766ns (21.888%)  route 2.734ns (78.112%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDRE                         0.000     0.000 r  cnt_reg[20]/C
    SLICE_X112Y65        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt_reg[20]/Q
                         net (fo=2, routed)           1.138     1.656    cnt[20]
    SLICE_X113Y65        LUT4 (Prop_lut4_I1_O)        0.124     1.780 f  cnt[25]_i_6/O
                         net (fo=1, routed)           0.797     2.577    cnt[25]_i_6_n_0
    SLICE_X113Y64        LUT6 (Prop_lut6_I3_O)        0.124     2.701 r  cnt[25]_i_1/O
                         net (fo=27, routed)          0.798     3.500    led_r
    SLICE_X112Y61        FDRE                                         r  cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.444ns  (logic 0.766ns (22.239%)  route 2.678ns (77.761%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDRE                         0.000     0.000 r  cnt_reg[20]/C
    SLICE_X112Y65        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt_reg[20]/Q
                         net (fo=2, routed)           1.138     1.656    cnt[20]
    SLICE_X113Y65        LUT4 (Prop_lut4_I1_O)        0.124     1.780 f  cnt[25]_i_6/O
                         net (fo=1, routed)           0.797     2.577    cnt[25]_i_6_n_0
    SLICE_X113Y64        LUT6 (Prop_lut6_I3_O)        0.124     2.701 r  cnt[25]_i_1/O
                         net (fo=27, routed)          0.743     3.444    led_r
    SLICE_X112Y66        FDRE                                         r  cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.444ns  (logic 0.766ns (22.239%)  route 2.678ns (77.761%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDRE                         0.000     0.000 r  cnt_reg[20]/C
    SLICE_X112Y65        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt_reg[20]/Q
                         net (fo=2, routed)           1.138     1.656    cnt[20]
    SLICE_X113Y65        LUT4 (Prop_lut4_I1_O)        0.124     1.780 f  cnt[25]_i_6/O
                         net (fo=1, routed)           0.797     2.577    cnt[25]_i_6_n_0
    SLICE_X113Y64        LUT6 (Prop_lut6_I3_O)        0.124     2.701 r  cnt[25]_i_1/O
                         net (fo=27, routed)          0.743     3.444    led_r
    SLICE_X112Y66        FDRE                                         r  cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[23]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.444ns  (logic 0.766ns (22.239%)  route 2.678ns (77.761%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDRE                         0.000     0.000 r  cnt_reg[20]/C
    SLICE_X112Y65        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt_reg[20]/Q
                         net (fo=2, routed)           1.138     1.656    cnt[20]
    SLICE_X113Y65        LUT4 (Prop_lut4_I1_O)        0.124     1.780 f  cnt[25]_i_6/O
                         net (fo=1, routed)           0.797     2.577    cnt[25]_i_6_n_0
    SLICE_X113Y64        LUT6 (Prop_lut6_I3_O)        0.124     2.701 r  cnt[25]_i_1/O
                         net (fo=27, routed)          0.743     3.444    led_r
    SLICE_X112Y66        FDRE                                         r  cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    cnt[0]
    SLICE_X113Y61        LUT1 (Prop_lut1_I0_O)        0.042     0.350 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.350    p_1_in[0]
    SLICE_X113Y61        FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_r_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE                         0.000     0.000 r  led_r_reg/C
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_r_reg/Q
                         net (fo=2, routed)           0.168     0.309    led_OBUF
    SLICE_X113Y63        LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  led_r_i_1/O
                         net (fo=1, routed)           0.000     0.354    led_r_i_1_n_0
    SLICE_X113Y63        FDRE                                         r  led_r_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE                         0.000     0.000 r  cnt_reg[15]/C
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[15]/Q
                         net (fo=2, routed)           0.126     0.290    cnt[15]
    SLICE_X112Y64        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.400 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.400    p_1_in[15]
    SLICE_X112Y64        FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE                         0.000     0.000 r  cnt_reg[7]/C
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[7]/Q
                         net (fo=2, routed)           0.126     0.290    cnt[7]
    SLICE_X112Y62        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.400 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.400    p_1_in[7]
    SLICE_X112Y62        FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y63        FDRE                         0.000     0.000 r  cnt_reg[11]/C
    SLICE_X112Y63        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[11]/Q
                         net (fo=2, routed)           0.127     0.291    cnt[11]
    SLICE_X112Y63        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    p_1_in[11]
    SLICE_X112Y63        FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDRE                         0.000     0.000 r  cnt_reg[19]/C
    SLICE_X112Y65        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[19]/Q
                         net (fo=2, routed)           0.127     0.291    cnt[19]
    SLICE_X112Y65        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    p_1_in[19]
    SLICE_X112Y65        FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.127     0.291    cnt[3]
    SLICE_X112Y61        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    p_1_in[3]
    SLICE_X112Y61        FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE                         0.000     0.000 r  cnt_reg[23]/C
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[23]/Q
                         net (fo=2, routed)           0.129     0.293    cnt[23]
    SLICE_X112Y66        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.403 r  cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.403    p_1_in[23]
    SLICE_X112Y66        FDRE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.299ns (70.143%)  route 0.127ns (29.857%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.127     0.268    cnt[0]
    SLICE_X112Y61        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     0.426 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.426    p_1_in[1]
    SLICE_X112Y61        FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE                         0.000     0.000 r  cnt_reg[15]/C
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[15]/Q
                         net (fo=2, routed)           0.126     0.290    cnt[15]
    SLICE_X112Y64        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.436 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.436    p_1_in[16]
    SLICE_X112Y64        FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------





