<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <title>Priyanjana Pal — Personal Webpage</title>
  <meta name="description" content="Analog • ESD • Reliability — publications, projects, resume, education." />
  <link rel="preconnect" href="https://fonts.googleapis.com">
  <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
  <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;600;700;800&family=Source+Serif+4:opsz,wght@8..60,400;8..60,600&display=swap" rel="stylesheet">
  <style>
    :root{
      --bg:#ffffff; --surface:#f9fafc; --text:#222222; --muted:#555555; --accent:#0066cc; --accent2:#004a99;
      --card:#ffffff; --border:#e0e0e0; --ok:#0a7f2e;
      --max:1100px;
    }

	:root{
  --bg:#0d1b2a; --surface:#1b263b; --text:#e0e1dd; --muted:#a8b2c3;
  --accent:#4da8da; --accent2:#0077b6;
  --card:#1b263b; --border:#2e3c50; --ok:#33cc66;
  --max:1100px;
}
    *{box-sizing:border-box}
    html{scroll-behavior:smooth}
    body{margin:0; font-family:Inter, system-ui, -apple-system, Segoe UI, Roboto, Arial, sans-serif; color:var(--text); background:var(--bg)}
    a{color:var(--accent); text-decoration:none}
    a:hover{text-decoration:underline}
    .wrap{max-width:var(--max); margin:0 auto; padding:0 20px}
    .nav{position:sticky; top:0; z-index:50; background:rgba(255,255,255,0.9); backdrop-filter:saturate(120%) blur(10px); border-bottom:1px solid var(--border)}
    .nav .inner{display:flex; align-items:center; justify-content:space-between; height:64px}
    .brand{font-weight:800; letter-spacing:.2px}
    .brand small{color:var(--muted); font-weight:500}
    .menu{display:flex; gap:18px}
    .menu a{color:var(--muted); font-weight:600; font-size:14px}
    .menu a:hover{color:var(--text)}
    .hero{padding:72px 0 40px; border-bottom:1px solid var(--border)}
    .hero .cols{display:grid; grid-template-columns:1.2fr .8fr; gap:36px}
    .title{font-size:46px; line-height:1.05; margin:0 0 16px; font-weight:800}
    .subtitle{color:var(--muted); font-size:18px; line-height:1.6}
    .badge{display:inline-block; border:1px solid var(--accent2); color:var(--accent2); padding:6px 10px; border-radius:999px; font-size:12px; font-weight:700; letter-spacing:.4px}
    .cta{margin-top:22px; display:flex; gap:12px; flex-wrap:wrap}
    .btn{display:inline-flex; align-items:center; gap:8px; padding:10px 14px; border-radius:10px; border:1px solid var(--border); background:var(--card); color:var(--text); font-weight:600}
    .btn.primary{background:linear-gradient(135deg, var(--accent2), var(--accent)); color:#ffffff; border-color:transparent}
    .btn:hover{filter:brightness(1.05)}

	.nav {
  position: sticky;
  top: 0;
  z-index: 50;
  background: #ffffff !important;   /* White top bar */
  border-bottom: 1px solid #e0e0e0; /* Subtle divider */
}

.brand {
  font-weight: 800;
  letter-spacing: .2px;
  color: #1a1a1a !important;        /* Dark text for your name */
}

.brand small {
  color: #4a4a4a !important;        /* Grey for subtitle */
  font-weight: 500;
}

.menu {
  display: flex;
  gap: 18px;
}

.menu a {
  color: #004080 !important;        /* Corporate blue menu items */
  font-weight: 600;
  font-size: 14px;
  transition: color 0.2s ease;
}

.menu a:hover {
  color: #0077b6 !important;        /* Lighter blue hover */
}


    .avatar{width:160px; height:160px; border-radius:16px; background:#dddddd; border:1px solid var(--border); box-shadow:0 4px 12px rgba(0,0,0,.1)}
    section{padding:56px 0; border-bottom:1px solid var(--border)}
    h2{font-size:28px; margin:0 0 18px}
    p{color:var(--text); line-height:1.7}
    .muted{color:var(--muted)}
    .grid{display:grid; gap:16px}
    .two{grid-template-columns:repeat(2,1fr)}
    .three{grid-template-columns:repeat(3,1fr)}
    .card{border:1px solid var(--border); background:var(--card); border-radius:14px; padding:18px; box-shadow:0 2px 6px rgba(0,0,0,.05)}
    .row{display:flex; gap:16px; align-items:flex-start}
    .kvs{display:grid; gap:8px}
    .kv{display:grid; grid-template-columns:160px 1fr; gap:8px}
    .kv .k{color:var(--muted)}
    .item{padding:16px; border:1px solid var(--border); background:var(--surface); border-radius:12px}
    .item h3{margin:0 0 4px; font-size:18px}
    .item .meta{color:var(--muted); font-size:13px}
    .bullets{margin:10px 0 0 18px}
    .bullets li{margin:6px 0}
    footer{padding:24px 0; color:var(--muted)}
    @media (max-width: 900px){
      .hero .cols{grid-template-columns:1fr}
      .avatar{width:120px; height:120px}
      .two{grid-template-columns:1fr}
      .three{grid-template-columns:1fr}
      .kv{grid-template-columns:120px 1fr}
    }
    /* Education: timeline style */
    #education .timeline{position:relative; margin:20px 0}
    #education .timeline:before{content:""; position:absolute; left:14px; top:0; bottom:0; width:2px; background:var(--border)}
    #education .entry{position:relative; display:grid; grid-template-columns:32px 1fr; gap:16px; margin-bottom:24px}
    #education .dot{width:12px; height:12px; border-radius:50%; background:var(--accent); border:2px solid #fff; box-shadow:0 0 0 3px rgba(0,102,204,.15); margin-top:6px}
    #education .cardx{border:1px solid var(--border); background:var(--card); border-radius:12px; padding:14px 16px; box-shadow:0 2px 6px rgba(0,0,0,.04)}
    #education .cardx h3{margin:0 0 6px; font-size:18px}
    #education .meta{color:var(--muted); font-size:13px; margin-bottom:6px}
  </style>
</head>
<body>
  <nav class="nav">
    <div class="wrap inner">
      <div class="brand">Priyanjana Pal <small>— Personal Webpage</small></div>
      <div class="menu">
        <a href="#about">About</a>
        <a href="#research">Research</a>
        <a href="#projects">Projects</a>
        <a href="#publications">Publications</a>
        <a href="#education">Education</a>
        <a href="#teaching">Teaching</a>
        <a href="#resume">Resume</a>
        <a href="#contact">Contact</a>
      </div>
    </div>
  </nav>

  <header class="hero">
    <div class="wrap">
      <div class="cols">
        <div>
          <span class="badge">• Circuit Design • ESD • Reliability </span>
          <h1 class="title">Doctoral Researcher at KIT</h1>
          <p class="subtitle">Experienced Senior Design Engineer at Global Foundries with a demonstrated history of working in the semiconductors industry and academic researcher with expertise in analog circuit design and optimzation using ML methods, reliability analysis, and robust circuit design. </p> <!-- Previously at GlobalFoundries (Device Enablement), now focusing on reliability-aware design for next‑gen circuits and flexible electronics.</p>-->
          <div class="cta">
            <a class="btn primary" href="https://scholar.google.com/citations?hl=en&user=0pknZjIAAAAJ&view_op=list_works&authuser=2&sortby=pubdate">View Publications</a>
            <a href="PP.pdf" class="btn primary" download>Download CV</a>
            <a class="btn" href="#contact">Contact</a>
          </div>
        </div>
        <div class="row" style="justify-content:center;">
          <!--<div class="avatar" aria-label="Profile photo placeholder"></div>-->
		  <div class="avatar" style="background-image: url('pp.jpg'); background-size: cover; background-position: center;"></div>
        </div>

      </div>
    </div>
  </header>

  <section id="about">
    <div class="wrap">
      <h2>About</h2>
      <div class="grid two">
        <div>
          <p>
            I am a Ph.D researcher with a background in <strong>analog/ESD</strong> and <strong>circuit reliability</strong>. I work on reliable analog circuit design and computing at <a href="https://www.kit.edu/" target="_blank" rel="noopener"> Karlsruhe Institute of Technology, Germany </a> with <a href="https://www.upatras.gr/en/" target="_blank" rel="noopener">University of Patras</a> and <a href="https://www.pragmaticsemi.com/" target="_blank" rel="noopener"> Pragmatic Semiconductors</a>. Previously at <a href="https://gf.com/" target="_blank" rel="noopener"> Global Foundries, Bangalore</a>, I focused on ESD circuit design and device modeling and enablement for advanced nodes.
          </p>
          <!-- <p class="muted">Keywords: • Circuit design • ESD modeling • Reliability • Robust analog circuit design • Neuromorphic circuits</p>-->
        </div>
        <div class="card">
          <div class="kvs">
            <div class="kv"><div class="k">Focus Areas</div><div>Circuit design, Design Automation, ESD, Reliability </div></div>
            <div class="kv"><div class="k">Tools</div><div>Cadence Virtuoso, Layout XL, Calibre, Synopsys Design Compiler, Primetime, R, Conformal, Spectre, HSPICE, MATLAB, Python, EMX</div></div>
            <div class="kv"><div class="k">Location</div><div>Karlsruhe, Germany</div></div>
          </div>
        </div>
      </div>
    </div>
  </section>

  <!--<section id="research">
    <div class="wrap">
      <h2>Research Highlights</h2>
      <div class="grid two">
        <div class="card">
          <h3>Analog & ESD Modeling</h3>
          <p class="muted">Device‑level modeling and enablement for robust protection. Bridging compact models with circuit‑level reliability to derisk silicon and flexible electronics.</p>
          <ul class="bullets">
             <li>ESD Compact Modeling: Measured and modeled the DC-IV, CV, TLP (HBM, CDM) characteristics of LV, MV, and HV ESD
devices (e.g., LDMOS, VPNPs, BiSCR, Switch FETs) for nodes including 130nm, 45SPCLO, 28nm BCDlite, and 22FDX using
SPECTRE and SPICE.</li>
            <li>RF ESD Device and Circuit Design (with DE and US team): Designed RF-compatible ESD designs i.e., RF-diodes, ggNMOS, SCR-based clamps for mmWave applications
and optimized device performance using EMX tools.</li>
			<li> Model Automation and QA(with DE and US team): Developed QA scripts (R and Python) for validating compact models,
hardware correlation, and processing data across multiple technologies </li>
			<li> Layout Design and Tape-out: Designed and taped out DC and RF test structures for compact modeling, including LVS/PEX
extraction for BEOL resistance and capacitance using EMX and RF (S-parameter) modeling.</li>
			<li>Collaboration and Training: Trained peers in compact modeling workflows, including spectre simulations, layout design, and
EMX/PEX extraction</li> 

		<ul>
			<li><b>ESD Compact Modeling:</b> Developed and validated compact models for LV, MV, and HV ESD devices (LDMOS, VPNPs, BiSCR, Switch FETs) across advanced nodes (130nm–22FDX).</li>
			<li><b>RF ESD Design:</b> Designed mmWave-compatible ESD protection circuits and optimized performance using EMX.</li>
			<li><b>Automation & QA:</b> Built Python/R scripts for model validation, hardware correlation, and data processing across technologies.</li>
			<li><b>Layout & Tape-out:</b> Designed DC/RF test structures, performed LVS/PEX extraction, and conducted RF modeling.</li>
			<li><b>Collaboration & Training:</b> Mentored peers on compact modeling, simulation, and layout workflows.</li>
		</ul>

          </ul>
        </div>
        <div class="card">
          <h3>Reliability‑Aware Neuromorphic Circuits</h3>
          <p class="muted">Variation‑resilient architectures and power‑aware training for analog neuromorphic systems.</p>
          <ul class="bullets">
            <li> Low power and power-constrained circuit design and optimzation.</li>
            <li>Fault‑tolerant circuit design using PRINT‑SAFE and SpikeSynth frameworks.</li>
          </ul>
        </div>
        <div class="card">
          <h3>Testing & Robustness</h3>
          <p class="muted">Structured testing and design‑for‑test in analog circuits.</p>
          <ul class="bullets">
            <li>ATPG for analog neuromorphic circuits.</li>
            <li>Delay‑based testing methodologies for LDOs in flexible PDKs.</li>
          </ul>
        </div>
        <div class="card">
          <h3>Mentoring & Leadership</h3>
          <p class="muted">Supervising MSc theses and PSE projects; leading collaborations in analog neuromorphic circuit design.</p>
          <ul class="bullets">
            <li>Mentoring students on neuromorphic computing of spiking neural networks.</li>
            <li>Horizon EU project (PRICOM) coordination, report writing and proposal contributions.</li>
          </ul>
        </div>
      </div>
    </div>
  </section> -->

  <section id="resume">
    <div class="wrap">
      <h2>Experience</h2>
      <div class="grid two">
        <div class="item">
          <h3>Research Assistant</h3><img src="kit.png" alt="KIT Logo" style="height:40px;margin-right:12px;">
          <div class="meta">Karlsruhe Institute of Technology (KIT) — Dec 2022–Present</div>
          <ul class="bullets">
            <li>Lead research on circuit design, bespoke hardware-aware machine-learning classifers, reliability and robustness of analog and digital computing circuits.</li>
            <li>Developed variation‑aware methods and fault‑tolerant design flows.</li>
            <li>Mentored undergraduate and graduate students; coordinated collaborations with <a href="https://www.upatras.gr/en/" target="_blank" rel="noopener">University of Patras</a>, <a href="https://www.asu.edu/" target="_blank" rel="noopener">Arizona State University</a> and <a href="https://www.pragmaticsemi.com/" target="_blank" rel="noopener"> Pragmatic Semiconductors</a>.</li>
          </ul>
        </div>
        <div class="item">
          <h3>Senior Engineer (Device Enablement) — ESD Modelling</h3><img src="gf.png" alt="GF Logo" style="height:40px;margin-right:12px;">
          <div class="meta">GlobalFoundries, Bangalore — Aug 2020–Nov 2022</div>
		<ul>
			<li><b>ESD Compact Modeling:</b> Developed and validated compact models for LV, MV, and HV ESD devices (LDMOS, VPNPs, BiSCR, Switch FETs) across advanced nodes (130nm–22FDX).</li>
			<li><b>RF ESD Design:</b> Designed mmWave-compatible ESD protection circuits  i.e., RF-diodes, ggNMOS, SCR-based clamps, and optimized performance using S-parameter model and EMX.</li>
			<li><b>Automation & QA:</b> Built Python/R scripts for model validation, hardware correlation, and data processing across technologies.</li>
			<li><b>Layout & Tape-out:</b> Designed DC/RF test structures, performed LVS/PEX extraction, and conducted RF modeling.</li>
			<li><b>Collaboration & Training:</b> Mentored peers on compact modeling, simulation, and layout workflows.</li>
		</ul>
        </div>
      </div>
    </div>
  </section>


  <section id="projects">
    <div class="wrap">
      <h2>Technical Projects</h2>
      <div class="grid five">
        <div class="item">
          <h3>Analog Design</h3>
          <div class="meta">IITGn, KIT, January 01, 2019 — Present</div>
          <ul class="bullets">
            <!--<li><strong>Band‑Gap Reference (SCL 180nm):</strong> Spec: VDD=1.8V; supply variation 1.8–2.5V; temp −40 to 125 °C; <span style="color:var(--ok);font-weight:600">P<500 µW</span>.</li>-->
            <li>Designed a three-stage OTA achieving stable gain (≈0.9 V/V) and output current (≈10.6 µA) across −20 °C to 185 °C, with reference voltage stability (0.5–0.8 V at VDD = 1–3 V) and robust PVT tolerance.</li>
			<li>Designed a flexible LDO regulator with stable output voltage across wide PVT and thermal variations, and integrate structural BIST ensuring reliable operation.</li>
			<li> Designed a pruned binary-search ADC design that reduces area by ~2× versus SOTA ADCs and ~5.4× versus flash ADCs, with ~5× transistor-count reduction through in-training optimization.</li>
			<!--<li>Two‑stage fully differential Op‑Amp (SCL/UMC 180nm): Gain 80 V/V; CM gain 0.1 V/V; ICMR 0.3–0.9 V; <abbr title="Unity‑gain frequency">UGF</abbr>≈100 MHz; <span style="color:var(--ok);font-weight:600">P≈100 µW</span>.</li>-->
			<li>Low Dropout Regulator (LDO): Designed in SCL 180 nm technology for digital applications with 200 mV dropout (Vin 2 V → 1.8 V), 200 ns settling time, 10 μA quiescent current, and PSRR of –40 dB @ 1 MHz.</li>  
			<li>Bandgap Reference Circuit (BGR): Developed in SCL 180 nm with 1.8 V supply (tolerant up to 2.5 V), –40 °C to 125 °C temperature range, and ultra-low power dissipation of 50 μW.</li>

		  </ul>
        </div>
        <div class="item">
          <h3>Memories</h3>
          <div class="meta">IITGn, KIT, June 01, 2019 — January, 2025</div>
          <ul class="bullets">
		    <li>Developed a trim-circuitry based dynamic testing scheme for CIM resistive memories, enabling faster testing while maintaining high defect coverage.</li>
            <li><strong>SRAM cell & 16×16 array (UMC 28nm):</strong> Read/write simulation; DRC/LVS in Cadence.</li>
            <li><strong>Radiation‑Hardened cells (SCL 180nm):</strong> Compact layouts for 6T/8T, DICE, BISER, BCDMR; DRC, LVS, PEX with Calibre.</li>
          </ul>
        </div>
        <!--<div class="item">
          <h3>Verilog Projects</h3>
          <div class="meta">June 01, 2018 — January, 2019</div>
          <ul class="bullets">
            <li><strong>4‑stage pipelined processor</strong> with 16×32‑bit register file; 16‑bit ISA; mul/div as multi‑cycle.</li>
            <li><strong>32‑bit synchronous FIFO (depth 16)</strong> with read/write control (synthesizable).</li>
          </ul>
        </div>-->
        <div class="item">
          <h3>LDMOS Characterization</h3>
          <div class="meta">IITGn, June 01, 2019 — Aug, 2019</div>
          <p class="muted">Measured I‑V on LDMOS wafers using Keysight 1500; extracted breakdown voltage and transconductance across DUTs.</p>
        </div>
        <!--<div class="item">
          <h3>PRINT‑SAFE</h3>
          <div class="meta">Reliability • Printed Electronics</div>
          <p class="muted">Adaptive fault‑endurance framework enabling robust ultra‑low‑cost printed circuits.</p>
        </div>-->
        <div class="item">
          <h3>Reliable Analog Computing</h3>
          <div class="meta">KIT, December 2022 -Present</div>
          <p class="muted">Energy‑efficient adaptive analog spiking networks and neuromorphic computing implemented on printed/flexible substrates.</p>
		  <p class="muted">Adaptive fault‑endurance framework enabling robust ultra‑low‑cost printed circuits.</p>
        </div>
      </div>
      <!--<p class="muted" style="margin-top:12px">More projects: <a href="/Personal_webpage/portfolio/index.html" target="_blank" rel="noopener">portfolio page</a>.</p>-->
    </div>
  </section>

<!--<section id="talks">
  <div class="wrap">
    <h2>Talks & Presentations</h2>
    <div class="grid two">

      <div class="item">
        <h3>PhD Forum Presentation</h3>
        <div class="meta">DATE 2024, Lyon, France</div>
        <p class="muted">
          Presented research on "Reliable Analog Computing for ultra-resource constrained edge intelligence" at the PhD Forum of the DATE 2025 conference.
        </p>
      </div>

      <div class="item">
        <h3>Neural Architecture Search for Highly Bespoke Robust Printed Neuromorphic Circuits</h3>
        <div class="meta">ICCAD 2024, New Jersey, USA</div>
        <p class="muted">
          Presented evolutionary NAS framework tailored for printed analog neuromorphic circuits to improve robustness under variation.
        </p>
      </div>

      <div class="item">
        <h3>Fault Sensitivity Analysis of Printed Bespoke Multilayer Perceptron Classifiers</h3>
        <div class="meta">ETS 2024, Den Hague, Netherlands</div>
        <p class="muted">
          Presented fault-sensitivity evaluation across digital/analog realizations of printed MLPs.
        </p>
      </div>

      <div class="item">
        <h3>Power-Constrained Printed Neuromorphic Hardware Training</h3>
        <div class="meta">DAC 2025, San Fransisco, USA</div>
        <p class="muted">
          Presented augmented Lagrangian training framework for printed neuromorphic circuits achieving power–accuracy trade-offs.
        </p>
      </div>

    </div>
  </div>
</section>-->

<section id="talks">
  <div class="wrap">
    <h2>Talks & Presentations</h2>
    <ul class="bullets">
      </li>
      <li>
        <strong>Power-Constrained Printed Neuromorphic Hardware Training</strong> — DAC 2025, San Francisco, USA - 
        <span class="muted">Augmented Lagrangian framework achieving power–accuracy trade-offs.</span>
      </li>
	  <li>
        <strong>PhD Forum Presentation</strong> — DATE 2025, Lyon, France - 
        <span class="muted">Reliable Analog Computing for ultra-resource constrained edge intelligence.</span>
      </li>
      <li>
        <strong>Neural Architecture Search for Highly Bespoke Robust Printed Neuromorphic Circuits</strong> — ICCAD 2024, New Jersey, USA - 
        <span class="muted">Evolutionary NAS framework improving robustness under variation.</span>
      </li>
      <li>
        <strong>Fault Sensitivity Analysis of Printed Bespoke Multilayer Perceptron Classifiers</strong> — ETS 2024, Den Hague, Netherlands - 
        <span class="muted">Comprehensive fault-sensitivity evaluation for printed MLPs.</span>
      
    </ul>
  </div>
</section>

<section id="publications">
  <div class="wrap">
    <h2>Publications</h2>

    <!-- 2025 -->
    <h3>2025</h3>
    <div class="grid two">
      <div class="item">
        <h4><a href="https://publikationen.bibliothek.kit.edu/1000179715" target="_blank" rel="noopener">Power-Constrained Printed Neuromorphic Hardware Training</a></h4>
        <div class="meta">DAC 2025</div>
        <p class="muted">Design power-constrained <strong> analog neuromorphic circuit</strong> and optimise using augmented Lagrangian training framework that enforces task-specific power constraints while preserving accuracy and achieving efficient Pareto-optimal power–accuracy trade-offs.</p>
      </div>
      <div class="item">
        <h4><a href="https://publikationen.bibliothek.kit.edu/1000183906" target="_blank" rel="noopener">SpikeSynth: Energy-Efficient Adaptive Analog Printed Spiking Neural Networks</a></h4>
        <div class="meta">ICCAD 2025</div>
        <p class="muted">Analog printed SNN demonstrating energy-efficient operation with adaptive learning.</p>
      </div>
      <div class="item">
        <h4><a href="https://dl.acm.org/doi/10.1145/3758096" target="_blank" rel="noopener">PRINT-SAFE: Printed Ultra-Low-Cost Electronic X-Design with Scalable Adaptive Fault Endurance</a></h4>
        <div class="meta">ESWEEK/CASES-Journal Track 2025</div>
        <p class="muted">Co-design of fault-tolerant printed circuits with adaptive endurance at ultra-low cost.</p>
      </div>
      <div class="item">
        <h4><a href="https://doi.org/10.1109/TCAD.2025.3570162" target="_blank" rel="noopener">Efficient Analog Error Correction for Printed Unary-Encoded Computing</a></h4>
        <div class="meta">IEEE TCAD 2025</div>
        <p class="muted">Lightweight analog error-correction for unary-encoded computing in flexible/printed platforms.</p>
      </div>
    </div>

    <!-- 2024 -->
    <h3>2024</h3>
    <div class="grid two">
      <div class="item">
        <h4><a href="https://dl.acm.org/doi/10.1145/3676536.3676812" target="_blank" rel="noopener">Neural Architecture Search for Highly Bespoke Robust Printed Neuromorphic Circuits</a></h4>
        <div class="meta">ICCAD 2024</div>
        <p class="muted">Evolutionary NAS tailored to printed analog neuromorphic circuits; improves robustness under device/process variation.</p>
      </div>
      <div class="item">
        <h4><a href="https://ieeexplore.ieee.org/abstract/document/10473815" target="_blank" rel="noopener">A Dynamic Testing Scheme for Resistive-Based Computation-In-Memory Architectures</a></h4>
        <div class="meta">ASPDAC 2024</div>
        <p class="muted">Design <strong> trim-circuitry</strong> and develop trim-circuitry based testing scheme for CIM memories that reduces test time while ensuring high defect coverage.</p>
      </div>
      <div class="item">
        <h4><a href="https://doi.org/10.1109/ETS61313.2024.10567964" target="_blank" rel="noopener">Fault Sensitivity Analysis of Printed Bespoke Multilayer Perceptron Classifiers</a></h4>
        <div class="meta">ETS 2024</div>
        <p class="muted">Comprehensive fault-sensitivity evaluation across digital/analog realizations of printed MLPs.</p>
      </div>
      <div class="item">
        <h4><a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=10546585&casa_token=PWnGvA0iassAAAAA:gWzXhHseddULOdN5dvqgu_c2p0xwLr_z9mkCfEzpHQRfvqwwbkoowZeKrr49c25_GZ4vgD_j" target="_blank" rel="noopener">On-sensor printed machine learning classification via bespoke adc and decision tree co-design</a></h4>
        <div class="meta">DATE 2024</div>
        <p class="muted">Propose the design of fully customized <strong> binary search ADCs </strong> and a co-design framework with Decision Tree classifiers, enabling self-powered on-sensor printed classifiers</p>
      </div>
	  <div class="item">
        <h4><a href="https://past.date-conference.com/proceedings-archive/2024/DATA/776_pdf_upload.pdf" target="_blank" rel="noopener">Analog Printed Spiking Neuromorphic Circuit</a></h4>
        <div class="meta">DATE 2024</div>
        <p class="muted">Printed analog spiking building block toward low-cost neuromorphic processors.</p>
      </div>
    </div>

    <!-- Example if 2023 papers get added -->
    
    <h3>2023</h3>
    <div class="grid two">
      <div class="item">
        <h4><a href="https://dl.acm.org/doi/abs/10.1145/3611315.3633249" target="_blank" rel="noopener">On-sensor printed machine learning classification via bespoke adc and decision tree co-design</a></h4>
        <div class="meta">NanoArch 2023</div>
        <p class="muted">Introduce a temporal processing block with learnable filters, extending neuromorphic circuits to handle time-series data efficiently with near-RNN accuracy.</p>
      </div>
	 <div class="item">
        <h4><a href="https://ieeexplore.ieee.org/abstract/document/10323917" target="_blank" rel="noopener">Power-Aware Training for Energy-Efficient Printed Neuromorphic Circuits</a></h4>
        <div class="meta">ICCAD 2024</div>
        <p class="muted">Developed power-aware design methodology for neuromorphic circuits, achieving ~2× reduction in power while maintaining 95% classification accuracy</p>
      </div>
    </div>
    

  </div>
</section>


  <section id="education">
    <div class="wrap">
      <h2>Education</h2>
      <div class="timeline">
        <div class="entry">
          <div class="dot" aria-hidden="true"></div>
          <div class="cardx">
            <h3>PhD in Electrical Engineering (ongoing)  <img src="kit.png" alt="KIT Logo" style="height:45px;margin-right:12px;"></h3>
            <div class="meta">Karlsruhe Institute of Technology (KIT) — <strong>2022–Present</strong></div>
            <p class="muted">Reliable Analog Computing for ultra-resource constrained edge intelligence.<em>Graduation 2026.</em></p>
          </div>
        </div>
        <div class="entry">
          <div class="dot" aria-hidden="true"></div>
          <div class="cardx">
            <h3>M.Tech in Electrical Engineering  <img src="iitgn.png" alt="KIT Logo" style="height:45px;margin-right:12px;"></h3>
            <div class="meta">Indian Institute of Technology Gandhinagar — <strong>2018–2020</strong></div>
            <p class="muted"><strong>Thesis:</strong> Design and optimisation of high‑voltage drain‑extended FinFET transistors for analog SoC applications. <em>Graduated 2020.</em></p>
          </div>
        </div>
        <div class="entry">
          <div class="dot" aria-hidden="true"></div>
          <div class="cardx">
            <h3>B.Tech in Electronics & Communication Engineering  <img src="nit.jpeg" alt="KIT Logo" style="height:45px;margin-right:12px;"></h3>
            <div class="meta">National Institute of Technology (NIT) Agartala — <strong>2014–2018</strong></div>
            <p class="muted"><strong>Thesis:</strong> Area-Power-Power Density Aware OR-XNOR Network Synthesis Based on Fixed Polarity Dual Reed-Muller Expansion (FPDRM). <em>Graduated 2018.</em></p>
          </div>
        </div>
      </div>
    </div>
  </section>

  <section id="teaching">
    <div class="wrap">
      <h2>Teaching & Mentoring</h2>
      <div class="grid two">
        <div class="item">
          <h3>Graduate Supervision (KIT)</h3>
          <div class="meta">2023–Present</div>
          <ul class="bullets">
            <li>Master’s theses on spiking neuromophic circuits and computing systems.</li>
			<li>STDP-based supervised learning techniques.</li>
            <li>Project guidance on variation‑aware design and testing methodology.</li>
          </ul>
        </div>
        <div class="item">
          <h3>PSE/TSE Project Supervision</h3>
          <div class="meta">2024–Present</div>
          <ul class="bullets">
            <!--<li>Coordinated student teams; milestones, reviews, integration guidance.</li>-->
			<li>Developed a University Chatbot under the PSE program, enabling automated Q&A and student support.</li>
			<li>Implemented an LSTM-based music generation project to compose melodies using LLM and LSTM networks.</li>
          </ul>
        </div>
        <div class="item">
          <h3>Labs</h3>
          <div class="meta">Analog & Reliability</div>
          <ul class="bullets">
            <!--<li>Talks on ESD modeling, analog reliability, and printed circuit testing.</li>-->
            <li>Hands‑on chip-design labs with Cadence/measurement and layout automation.</li>
          </ul>
        </div>
		<div class="item">
          <h3>Leadership</h3>
          <div class="meta">PRICOM Project Proposal (September 1st, 2022 -March 31, 2025)</div>
          <ul class="bullets">
            <!--<li>Talks on ESD modeling, analog reliability, and printed circuit testing.</li>-->
			<li> Engaged with PragmatIC and IMEC to get access to their flexIC PDK and also with layout-automation collaboration.</li>
           <li>Horizon EU project (PRICOM) coordination, report writing and proposal contributions.</li>
          </ul>
        </div>
      </div>
    </div>
  </section>



  <section id="contact">
    <div class="wrap">
      <h2>Contact</h2>
      <div class="grid two">
        <div class="card">
          <p>Email: <a href="mailto:your.email@kit.edu">pal.priyanjana@gmail.com</a></p>
		  <p>Mobile: <a href="tel:+49-15750799038">+49-15750799038</a></p>
          <!--<p>GitHub: <a href="https://github.com/Priyanjana95" target="_blank" rel="noopener">@Priyanjana95</a></p>-->
          <p>Google Scholar: <a href="https://scholar.google.com/citations?hl=en&user=0pknZjIAAAAJ" target="_blank" rel="noopener">Scholar Profile</a></p>
          <p>LinkedIn: <a href="https://www.linkedin.com/in/priyanjanapal/" target="_blank" rel="noopener">LinkedIn</a></p>
        </div>
        <div class="card">
          <p class="muted">Open to collaborations in analog/ESD circuit design and circuit reliability.</p>
        </div>
      </div>
    </div>
  </section>

<section id="references">
  <div class="wrap">
    <h2>References</h2>
    <div class="grid two">
      <div class="item">
        <h3>Prof. Mehdi B. Tahoori (Ph.D. Advisor)</h3>
        <p class="muted">Chair of Dependable Nano-Computing (CDNC)<br>
        Karlsruhe Institute of Technology (KIT)<br>
        <a href="mailto:mehdi.tahoori@kit.edu">mehdi.tahoori@kit.edu</a></p>
      </div>
      <div class="item">
        <h3>Dr. Dattatreya Prabhu Rachakonda</h3>
        <p class="muted">ESD Team Manager<br>
        Global Foundries, Bangalore, India<br>
        <a href="mailto:dattatreyaprabhu.rachakonda@globalfoundries.com">dattatreyaprabhu.rachakonda@globalfoundries.com</a></p>
      </div>
      <div class="item">
        <h3>Dr. Sani R. Nassif</h3>
        <p class="muted">Visting Professor at KIT<br>
        CEO, Radyalis<br>
        <a href="mailto:srn@radyalis.com ">srn@radyalis.com </a></p>
      </div>
	  <div class="item">
        <h3>Dr. Anindya Nath</h3>
        <p class="muted">Staff Engineer<br>
        IBM Research, Albany, NY, USA<br>
        <a href="mailto:anindya.nath@gmail.com">anindya.nath@gmail.com</a></p>
      </div>
    </div>
    <p class="muted" style="margin-top:20px;">Additional references available upon request.</p>
  </div>
</section>



  <footer>
    <div class="wrap">© <span id="y"></span> Priyanjana Pal • Personal Webpage</div>
  </footer>

  <script>
    document.getElementById('y').textContent = new Date().getFullYear();
    const links = document.querySelectorAll('.menu a');
    const sections = Array.from(links).map(a => document.querySelector(a.getAttribute('href')));
    const onScroll = () => {
      const y = window.scrollY + 100;
      let active = 0;
      sections.forEach((s, i) => { if (s && s.offsetTop <= y) active = i; });
      links.forEach((l,i)=> l.style.color = i===active ? 'var(--text)' : 'var(--muted)');
    };
    document.addEventListener('scroll', onScroll, {passive:true});
    onScroll();
  </script>
</body>
</html>
