#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x12c167010 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12c17ac30 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x12c1b13f0 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x120040010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12c1ba670_0 .net "in", 31 0, o0x120040010;  0 drivers
v0x12c1cb070_0 .var "out", 31 0;
S_0x12c1b01a0 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1200400d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12c1cb130_0 .net "clk", 0 0, o0x1200400d0;  0 drivers
o0x120040100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12c1cb1d0_0 .net "data_address", 31 0, o0x120040100;  0 drivers
o0x120040130 .functor BUFZ 1, C4<z>; HiZ drive
v0x12c1cb280_0 .net "data_read", 0 0, o0x120040130;  0 drivers
v0x12c1cb330_0 .var "data_readdata", 31 0;
o0x120040190 .functor BUFZ 1, C4<z>; HiZ drive
v0x12c1cb3e0_0 .net "data_write", 0 0, o0x120040190;  0 drivers
o0x1200401c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12c1cb4c0_0 .net "data_writedata", 31 0, o0x1200401c0;  0 drivers
S_0x12c19beb0 .scope module, "jal_tb" "jal_tb" 6 1;
 .timescale 0 0;
v0x12c1d7f10_0 .net "active", 0 0, L_0x12c1e0c20;  1 drivers
v0x12c1d7fc0_0 .var "clk", 0 0;
v0x12c1d80d0_0 .var "clk_enable", 0 0;
v0x12c1d8160_0 .net "data_address", 31 0, v0x12c1d5ef0_0;  1 drivers
v0x12c1d81f0_0 .net "data_read", 0 0, L_0x12c1e0260;  1 drivers
v0x12c1d8280_0 .var "data_readdata", 31 0;
v0x12c1d8310_0 .net "data_write", 0 0, L_0x12c1dfcf0;  1 drivers
v0x12c1d83a0_0 .net "data_writedata", 31 0, v0x12c1ced00_0;  1 drivers
v0x12c1d8470_0 .net "instr_address", 31 0, L_0x12c1e0d50;  1 drivers
v0x12c1d8580_0 .var "instr_readdata", 31 0;
v0x12c1d8610_0 .net "register_v0", 31 0, L_0x12c1de5a0;  1 drivers
v0x12c1d86e0_0 .var "reset", 0 0;
S_0x12c1cb600 .scope begin, "$unm_blk_3" "$unm_blk_3" 6 36, 6 36 0, S_0x12c19beb0;
 .timescale 0 0;
v0x12c1cb7d0_0 .var "b_imm", 17 0;
v0x12c1cb890_0 .var "b_offset", 31 0;
v0x12c1cb940_0 .var "curr_addr", 31 0;
v0x12c1cba00_0 .var "i", 4 0;
v0x12c1cbab0_0 .var "imm", 15 0;
v0x12c1cbba0_0 .var "imm_instr", 31 0;
v0x12c1cbc50_0 .var "opcode", 5 0;
v0x12c1cbd00_0 .var "rs", 4 0;
v0x12c1cbdb0_0 .var "rt", 4 0;
v0x12c1cbec0_0 .var "test", 31 0;
E_0x12c1bae10 .event posedge, v0x12c1cf010_0;
S_0x12c1cbf70 .scope module, "dut" "mips_cpu_harvard" 6 208, 7 1 0, S_0x12c19beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x12c1d9760 .functor OR 1, L_0x12c1d9410, L_0x12c1d9620, C4<0>, C4<0>;
L_0x12c1d9850 .functor BUFZ 1, L_0x12c1d8f00, C4<0>, C4<0>, C4<0>;
L_0x12c1d9c80 .functor AND 1, L_0x12c1d8f00, L_0x12c1d9dd0, C4<1>, C4<1>;
L_0x12c1d9f50 .functor OR 1, L_0x12c1d9c80, L_0x12c1d9cf0, C4<0>, C4<0>;
L_0x12c1da080 .functor OR 1, L_0x12c1d9f50, L_0x12c1d9b00, C4<0>, C4<0>;
L_0x12c1da1a0 .functor OR 1, L_0x12c1da080, L_0x12c1db440, C4<0>, C4<0>;
L_0x12c1da250 .functor OR 1, L_0x12c1da1a0, L_0x12c1daed0, C4<0>, C4<0>;
L_0x12c1dade0 .functor AND 1, L_0x12c1da8f0, L_0x12c1daa10, C4<1>, C4<1>;
L_0x12c1daed0 .functor OR 1, L_0x12c1da690, L_0x12c1dade0, C4<0>, C4<0>;
L_0x12c1db440 .functor AND 1, L_0x12c1dabc0, L_0x12c1db0f0, C4<1>, C4<1>;
L_0x12c1db9a0 .functor OR 1, L_0x12c1db2e0, L_0x12c1db610, C4<0>, C4<0>;
L_0x12c1d9a20 .functor OR 1, L_0x12c1dbd90, L_0x12c1dc040, C4<0>, C4<0>;
L_0x12c1dc370 .functor AND 1, L_0x12c1db860, L_0x12c1d9a20, C4<1>, C4<1>;
L_0x12c1dc570 .functor OR 1, L_0x12c1dc200, L_0x12c1dc6b0, C4<0>, C4<0>;
L_0x12c1dca00 .functor OR 1, L_0x12c1dc570, L_0x12c1dc8e0, C4<0>, C4<0>;
L_0x12c1dc460 .functor AND 1, L_0x12c1d8f00, L_0x12c1dca00, C4<1>, C4<1>;
L_0x12c1dc790 .functor AND 1, L_0x12c1d8f00, L_0x12c1dcbf0, C4<1>, C4<1>;
L_0x12c1dcab0 .functor AND 1, L_0x12c1d8f00, L_0x12c1dacc0, C4<1>, C4<1>;
L_0x12c1dd6b0 .functor AND 1, v0x12c1d5dd0_0, v0x12c1d7c10_0, C4<1>, C4<1>;
L_0x12c1dd720 .functor AND 1, L_0x12c1dd6b0, L_0x12c1da250, C4<1>, C4<1>;
L_0x12c1dd850 .functor OR 1, L_0x12c1daed0, L_0x12c1db440, C4<0>, C4<0>;
L_0x12c1de610 .functor BUFZ 32, L_0x12c1de200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12c1de700 .functor BUFZ 32, L_0x12c1de4b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12c1df670 .functor AND 1, v0x12c1d80d0_0, L_0x12c1dc460, C4<1>, C4<1>;
L_0x12c1df6e0 .functor AND 1, L_0x12c1df670, v0x12c1d5dd0_0, C4<1>, C4<1>;
L_0x12c1ddf20 .functor AND 1, L_0x12c1df6e0, L_0x12c1df8c0, C4<1>, C4<1>;
L_0x12c1dfba0 .functor AND 1, v0x12c1d5dd0_0, v0x12c1d7c10_0, C4<1>, C4<1>;
L_0x12c1dfcf0 .functor AND 1, L_0x12c1dfba0, L_0x12c1da420, C4<1>, C4<1>;
L_0x12c1df960 .functor OR 1, L_0x12c1dfda0, L_0x12c1dfe40, C4<0>, C4<0>;
L_0x12c1e01f0 .functor AND 1, L_0x12c1df960, L_0x12c1dfa50, C4<1>, C4<1>;
L_0x12c1e0260 .functor OR 1, L_0x12c1d9b00, L_0x12c1e01f0, C4<0>, C4<0>;
L_0x12c1e0c20 .functor BUFZ 1, v0x12c1d5dd0_0, C4<0>, C4<0>, C4<0>;
L_0x12c1e0d50 .functor BUFZ 32, v0x12c1d5e60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c1d10a0_0 .net *"_ivl_100", 31 0, L_0x12c1db050;  1 drivers
L_0x1200784d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c1d1130_0 .net *"_ivl_103", 25 0, L_0x1200784d8;  1 drivers
L_0x120078520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c1d11c0_0 .net/2u *"_ivl_104", 31 0, L_0x120078520;  1 drivers
v0x12c1d1250_0 .net *"_ivl_106", 0 0, L_0x12c1dabc0;  1 drivers
v0x12c1d12e0_0 .net *"_ivl_109", 5 0, L_0x12c1db240;  1 drivers
L_0x120078568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x12c1d1380_0 .net/2u *"_ivl_110", 5 0, L_0x120078568;  1 drivers
v0x12c1d1430_0 .net *"_ivl_112", 0 0, L_0x12c1db0f0;  1 drivers
v0x12c1d14d0_0 .net *"_ivl_116", 31 0, L_0x12c1db570;  1 drivers
L_0x1200785b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c1d1580_0 .net *"_ivl_119", 25 0, L_0x1200785b0;  1 drivers
L_0x1200780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x12c1d1690_0 .net/2u *"_ivl_12", 5 0, L_0x1200780a0;  1 drivers
L_0x1200785f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12c1d1740_0 .net/2u *"_ivl_120", 31 0, L_0x1200785f8;  1 drivers
v0x12c1d17f0_0 .net *"_ivl_122", 0 0, L_0x12c1db2e0;  1 drivers
v0x12c1d1890_0 .net *"_ivl_124", 31 0, L_0x12c1db780;  1 drivers
L_0x120078640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c1d1940_0 .net *"_ivl_127", 25 0, L_0x120078640;  1 drivers
L_0x120078688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12c1d19f0_0 .net/2u *"_ivl_128", 31 0, L_0x120078688;  1 drivers
v0x12c1d1aa0_0 .net *"_ivl_130", 0 0, L_0x12c1db610;  1 drivers
v0x12c1d1b40_0 .net *"_ivl_134", 31 0, L_0x12c1dbaf0;  1 drivers
L_0x1200786d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c1d1cd0_0 .net *"_ivl_137", 25 0, L_0x1200786d0;  1 drivers
L_0x120078718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c1d1d60_0 .net/2u *"_ivl_138", 31 0, L_0x120078718;  1 drivers
v0x12c1d1e10_0 .net *"_ivl_140", 0 0, L_0x12c1db860;  1 drivers
v0x12c1d1eb0_0 .net *"_ivl_143", 5 0, L_0x12c1dbea0;  1 drivers
L_0x120078760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x12c1d1f60_0 .net/2u *"_ivl_144", 5 0, L_0x120078760;  1 drivers
v0x12c1d2010_0 .net *"_ivl_146", 0 0, L_0x12c1dbd90;  1 drivers
v0x12c1d20b0_0 .net *"_ivl_149", 5 0, L_0x12c1dc160;  1 drivers
L_0x1200787a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x12c1d2160_0 .net/2u *"_ivl_150", 5 0, L_0x1200787a8;  1 drivers
v0x12c1d2210_0 .net *"_ivl_152", 0 0, L_0x12c1dc040;  1 drivers
v0x12c1d22b0_0 .net *"_ivl_155", 0 0, L_0x12c1d9a20;  1 drivers
v0x12c1d2350_0 .net *"_ivl_159", 1 0, L_0x12c1dc4d0;  1 drivers
L_0x1200780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x12c1d2400_0 .net/2u *"_ivl_16", 5 0, L_0x1200780e8;  1 drivers
L_0x1200787f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x12c1d24b0_0 .net/2u *"_ivl_160", 1 0, L_0x1200787f0;  1 drivers
v0x12c1d2560_0 .net *"_ivl_162", 0 0, L_0x12c1dc200;  1 drivers
L_0x120078838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x12c1d2600_0 .net/2u *"_ivl_164", 5 0, L_0x120078838;  1 drivers
v0x12c1d26b0_0 .net *"_ivl_166", 0 0, L_0x12c1dc6b0;  1 drivers
v0x12c1d1be0_0 .net *"_ivl_169", 0 0, L_0x12c1dc570;  1 drivers
L_0x120078880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x12c1d2940_0 .net/2u *"_ivl_170", 5 0, L_0x120078880;  1 drivers
v0x12c1d29d0_0 .net *"_ivl_172", 0 0, L_0x12c1dc8e0;  1 drivers
v0x12c1d2a60_0 .net *"_ivl_175", 0 0, L_0x12c1dca00;  1 drivers
L_0x1200788c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x12c1d2af0_0 .net/2u *"_ivl_178", 5 0, L_0x1200788c8;  1 drivers
v0x12c1d2b90_0 .net *"_ivl_180", 0 0, L_0x12c1dcbf0;  1 drivers
L_0x120078910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x12c1d2c30_0 .net/2u *"_ivl_184", 5 0, L_0x120078910;  1 drivers
v0x12c1d2ce0_0 .net *"_ivl_186", 0 0, L_0x12c1dacc0;  1 drivers
L_0x120078958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x12c1d2d80_0 .net/2u *"_ivl_194", 4 0, L_0x120078958;  1 drivers
v0x12c1d2e30_0 .net *"_ivl_197", 4 0, L_0x12c1dd2e0;  1 drivers
v0x12c1d2ee0_0 .net *"_ivl_199", 4 0, L_0x12c1dd170;  1 drivers
v0x12c1d2f90_0 .net *"_ivl_20", 31 0, L_0x12c1d9270;  1 drivers
v0x12c1d3040_0 .net *"_ivl_200", 4 0, L_0x12c1dd210;  1 drivers
v0x12c1d30f0_0 .net *"_ivl_205", 0 0, L_0x12c1dd6b0;  1 drivers
v0x12c1d3190_0 .net *"_ivl_209", 0 0, L_0x12c1dd850;  1 drivers
L_0x1200789a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12c1d3230_0 .net/2u *"_ivl_210", 31 0, L_0x1200789a0;  1 drivers
v0x12c1d32e0_0 .net *"_ivl_212", 31 0, L_0x12c1dc840;  1 drivers
v0x12c1d3390_0 .net *"_ivl_214", 31 0, L_0x12c1dd380;  1 drivers
v0x12c1d3440_0 .net *"_ivl_216", 31 0, L_0x12c1ddbf0;  1 drivers
v0x12c1d34f0_0 .net *"_ivl_218", 31 0, L_0x12c1ddab0;  1 drivers
v0x12c1d35a0_0 .net *"_ivl_227", 0 0, L_0x12c1df670;  1 drivers
v0x12c1d3640_0 .net *"_ivl_229", 0 0, L_0x12c1df6e0;  1 drivers
L_0x120078130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c1d36e0_0 .net *"_ivl_23", 25 0, L_0x120078130;  1 drivers
v0x12c1d3790_0 .net *"_ivl_230", 31 0, L_0x12c1df820;  1 drivers
L_0x120078ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c1d3840_0 .net *"_ivl_233", 30 0, L_0x120078ac0;  1 drivers
L_0x120078b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12c1d38f0_0 .net/2u *"_ivl_234", 31 0, L_0x120078b08;  1 drivers
v0x12c1d39a0_0 .net *"_ivl_236", 0 0, L_0x12c1df8c0;  1 drivers
L_0x120078178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12c1d3a40_0 .net/2u *"_ivl_24", 31 0, L_0x120078178;  1 drivers
v0x12c1d3af0_0 .net *"_ivl_241", 0 0, L_0x12c1dfba0;  1 drivers
L_0x120078b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x12c1d3b90_0 .net/2u *"_ivl_244", 5 0, L_0x120078b50;  1 drivers
L_0x120078b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x12c1d3c40_0 .net/2u *"_ivl_248", 5 0, L_0x120078b98;  1 drivers
v0x12c1d3cf0_0 .net *"_ivl_255", 0 0, L_0x12c1dfa50;  1 drivers
v0x12c1d2750_0 .net *"_ivl_257", 0 0, L_0x12c1e01f0;  1 drivers
v0x12c1d27f0_0 .net *"_ivl_26", 0 0, L_0x12c1d9410;  1 drivers
v0x12c1d2890_0 .net *"_ivl_261", 15 0, L_0x12c1e0690;  1 drivers
v0x12c1d3d80_0 .net *"_ivl_262", 17 0, L_0x12c1dff20;  1 drivers
L_0x120078c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c1d3e30_0 .net *"_ivl_265", 1 0, L_0x120078c28;  1 drivers
v0x12c1d3ee0_0 .net *"_ivl_268", 15 0, L_0x12c1e0940;  1 drivers
L_0x120078c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c1d3f90_0 .net *"_ivl_270", 1 0, L_0x120078c70;  1 drivers
v0x12c1d4040_0 .net *"_ivl_273", 0 0, L_0x12c1e0870;  1 drivers
L_0x120078cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x12c1d40f0_0 .net/2u *"_ivl_274", 13 0, L_0x120078cb8;  1 drivers
L_0x120078d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c1d41a0_0 .net/2u *"_ivl_276", 13 0, L_0x120078d00;  1 drivers
v0x12c1d4250_0 .net *"_ivl_278", 13 0, L_0x12c1e09e0;  1 drivers
v0x12c1d4300_0 .net *"_ivl_28", 31 0, L_0x12c1d9530;  1 drivers
L_0x1200781c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c1d43b0_0 .net *"_ivl_31", 25 0, L_0x1200781c0;  1 drivers
L_0x120078208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12c1d4460_0 .net/2u *"_ivl_32", 31 0, L_0x120078208;  1 drivers
v0x12c1d4510_0 .net *"_ivl_34", 0 0, L_0x12c1d9620;  1 drivers
v0x12c1d45b0_0 .net *"_ivl_4", 31 0, L_0x12c1d8dd0;  1 drivers
v0x12c1d4660_0 .net *"_ivl_41", 2 0, L_0x12c1d9900;  1 drivers
L_0x120078250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x12c1d4710_0 .net/2u *"_ivl_42", 2 0, L_0x120078250;  1 drivers
v0x12c1d47c0_0 .net *"_ivl_47", 2 0, L_0x12c1d9be0;  1 drivers
L_0x120078298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x12c1d4870_0 .net/2u *"_ivl_48", 2 0, L_0x120078298;  1 drivers
v0x12c1d4920_0 .net *"_ivl_53", 0 0, L_0x12c1d9dd0;  1 drivers
v0x12c1d49c0_0 .net *"_ivl_55", 0 0, L_0x12c1d9c80;  1 drivers
v0x12c1d4a60_0 .net *"_ivl_57", 0 0, L_0x12c1d9f50;  1 drivers
v0x12c1d4b00_0 .net *"_ivl_59", 0 0, L_0x12c1da080;  1 drivers
v0x12c1d4ba0_0 .net *"_ivl_61", 0 0, L_0x12c1da1a0;  1 drivers
v0x12c1d4c40_0 .net *"_ivl_65", 2 0, L_0x12c1da360;  1 drivers
L_0x1200782e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x12c1d4cf0_0 .net/2u *"_ivl_66", 2 0, L_0x1200782e0;  1 drivers
L_0x120078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c1d4da0_0 .net *"_ivl_7", 25 0, L_0x120078010;  1 drivers
v0x12c1d4e50_0 .net *"_ivl_70", 31 0, L_0x12c1da5f0;  1 drivers
L_0x120078328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c1d4f00_0 .net *"_ivl_73", 25 0, L_0x120078328;  1 drivers
L_0x120078370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12c1d4fb0_0 .net/2u *"_ivl_74", 31 0, L_0x120078370;  1 drivers
v0x12c1d5060_0 .net *"_ivl_76", 0 0, L_0x12c1da690;  1 drivers
v0x12c1d5100_0 .net *"_ivl_78", 31 0, L_0x12c1da850;  1 drivers
L_0x120078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c1d51b0_0 .net/2u *"_ivl_8", 31 0, L_0x120078058;  1 drivers
L_0x1200783b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c1d5260_0 .net *"_ivl_81", 25 0, L_0x1200783b8;  1 drivers
L_0x120078400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12c1d5310_0 .net/2u *"_ivl_82", 31 0, L_0x120078400;  1 drivers
v0x12c1d53c0_0 .net *"_ivl_84", 0 0, L_0x12c1da8f0;  1 drivers
v0x12c1d5460_0 .net *"_ivl_87", 0 0, L_0x12c1da7b0;  1 drivers
v0x12c1d5510_0 .net *"_ivl_88", 31 0, L_0x12c1daac0;  1 drivers
L_0x120078448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c1d55c0_0 .net *"_ivl_91", 30 0, L_0x120078448;  1 drivers
L_0x120078490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12c1d5670_0 .net/2u *"_ivl_92", 31 0, L_0x120078490;  1 drivers
v0x12c1d5720_0 .net *"_ivl_94", 0 0, L_0x12c1daa10;  1 drivers
v0x12c1d57c0_0 .net *"_ivl_97", 0 0, L_0x12c1dade0;  1 drivers
v0x12c1d5860_0 .net "active", 0 0, L_0x12c1e0c20;  alias, 1 drivers
v0x12c1d5900_0 .net "alu_op1", 31 0, L_0x12c1de610;  1 drivers
v0x12c1d59a0_0 .net "alu_op2", 31 0, L_0x12c1de700;  1 drivers
v0x12c1d5a40_0 .net "alui_instr", 0 0, L_0x12c1d9cf0;  1 drivers
v0x12c1d5ae0_0 .net "b_flag", 0 0, v0x12c1ccbc0_0;  1 drivers
v0x12c1d5b90_0 .net "b_imm", 17 0, L_0x12c1e0750;  1 drivers
v0x12c1d5c20_0 .net "b_offset", 31 0, L_0x12c1e0b40;  1 drivers
v0x12c1d5cb0_0 .net "clk", 0 0, v0x12c1d7fc0_0;  1 drivers
v0x12c1d5d40_0 .net "clk_enable", 0 0, v0x12c1d80d0_0;  1 drivers
v0x12c1d5dd0_0 .var "cpu_active", 0 0;
v0x12c1d5e60_0 .var "curr_addr", 31 0;
v0x12c1d5ef0_0 .var "data_address", 31 0;
v0x12c1d5f90_0 .net "data_read", 0 0, L_0x12c1e0260;  alias, 1 drivers
v0x12c1d6030_0 .net "data_readdata", 31 0, v0x12c1d8280_0;  1 drivers
v0x12c1d6110_0 .net "data_write", 0 0, L_0x12c1dfcf0;  alias, 1 drivers
v0x12c1d61b0_0 .net "data_writedata", 31 0, v0x12c1ced00_0;  alias, 1 drivers
v0x12c1d6250_0 .var "delay_slot", 31 0;
v0x12c1d62f0_0 .net "effective_addr", 31 0, v0x12c1ccf80_0;  1 drivers
v0x12c1d6390_0 .net "funct_code", 5 0, L_0x12c1d8d30;  1 drivers
v0x12c1d6440_0 .net "hi_out", 31 0, v0x12c1cf0c0_0;  1 drivers
v0x12c1d6500_0 .net "hl_reg_enable", 0 0, L_0x12c1ddf20;  1 drivers
v0x12c1d65d0_0 .net "instr_address", 31 0, L_0x12c1e0d50;  alias, 1 drivers
v0x12c1d6670_0 .net "instr_opcode", 5 0, L_0x12c1d8bd0;  1 drivers
v0x12c1d6710_0 .net "instr_readdata", 31 0, v0x12c1d8580_0;  1 drivers
v0x12c1d67e0_0 .net "j_imm", 0 0, L_0x12c1db9a0;  1 drivers
v0x12c1d6880_0 .net "j_reg", 0 0, L_0x12c1dc370;  1 drivers
v0x12c1d6920_0 .net "link_const", 0 0, L_0x12c1daed0;  1 drivers
v0x12c1d69c0_0 .net "link_reg", 0 0, L_0x12c1db440;  1 drivers
v0x12c1d6a60_0 .net "lo_out", 31 0, v0x12c1cf7f0_0;  1 drivers
v0x12c1d6b00_0 .net "load_data", 31 0, v0x12c1ce070_0;  1 drivers
v0x12c1d6bb0_0 .net "load_instr", 0 0, L_0x12c1d9b00;  1 drivers
v0x12c1d6c40_0 .net "lw", 0 0, L_0x12c1d9020;  1 drivers
v0x12c1d6ce0_0 .net "mfhi", 0 0, L_0x12c1dc790;  1 drivers
v0x12c1d6d80_0 .net "mflo", 0 0, L_0x12c1dcab0;  1 drivers
v0x12c1d6e20_0 .net "movefrom", 0 0, L_0x12c1d9760;  1 drivers
v0x12c1d6ec0_0 .net "muldiv", 0 0, L_0x12c1dc460;  1 drivers
v0x12c1d6f60_0 .var "next_delay_slot", 31 0;
v0x12c1d7010_0 .net "partial_store", 0 0, L_0x12c1df960;  1 drivers
v0x12c1d70b0_0 .net "r_format", 0 0, L_0x12c1d8f00;  1 drivers
v0x12c1d7150_0 .net "reg_a_read_data", 31 0, L_0x12c1de200;  1 drivers
v0x12c1d7210_0 .net "reg_a_read_index", 4 0, L_0x12c1dd090;  1 drivers
v0x12c1d72c0_0 .net "reg_b_read_data", 31 0, L_0x12c1de4b0;  1 drivers
v0x12c1d7350_0 .net "reg_b_read_index", 4 0, L_0x12c1dccd0;  1 drivers
v0x12c1d7410_0 .net "reg_dst", 0 0, L_0x12c1d9850;  1 drivers
v0x12c1d74a0_0 .net "reg_write", 0 0, L_0x12c1da250;  1 drivers
v0x12c1d7540_0 .net "reg_write_data", 31 0, L_0x12c1dde80;  1 drivers
v0x12c1d7600_0 .net "reg_write_enable", 0 0, L_0x12c1dd720;  1 drivers
v0x12c1d76b0_0 .net "reg_write_index", 4 0, L_0x12c1dd550;  1 drivers
v0x12c1d7760_0 .net "register_v0", 31 0, L_0x12c1de5a0;  alias, 1 drivers
v0x12c1d7810_0 .net "reset", 0 0, v0x12c1d86e0_0;  1 drivers
v0x12c1d78a0_0 .net "result", 31 0, v0x12c1cd3d0_0;  1 drivers
v0x12c1d7950_0 .net "result_hi", 31 0, v0x12c1ccd70_0;  1 drivers
v0x12c1d7a20_0 .net "result_lo", 31 0, v0x12c1cced0_0;  1 drivers
v0x12c1d7af0_0 .net "sb", 0 0, L_0x12c1dfda0;  1 drivers
v0x12c1d7b80_0 .net "sh", 0 0, L_0x12c1dfe40;  1 drivers
v0x12c1d7c10_0 .var "state", 0 0;
v0x12c1d7cb0_0 .net "store_instr", 0 0, L_0x12c1da420;  1 drivers
v0x12c1d7d50_0 .net "sw", 0 0, L_0x12c1d9190;  1 drivers
E_0x12c1cbb40/0 .event edge, v0x12c1ccbc0_0, v0x12c1d6250_0, v0x12c1d5c20_0, v0x12c1d67e0_0;
E_0x12c1cbb40/1 .event edge, v0x12c1cce20_0, v0x12c1d6880_0, v0x12c1d04b0_0;
E_0x12c1cbb40 .event/or E_0x12c1cbb40/0, E_0x12c1cbb40/1;
E_0x12c1cc300 .event edge, v0x12c1ce9e0_0, v0x12c1ccf80_0;
L_0x12c1d8bd0 .part v0x12c1d8580_0, 26, 6;
L_0x12c1d8d30 .part v0x12c1d8580_0, 0, 6;
L_0x12c1d8dd0 .concat [ 6 26 0 0], L_0x12c1d8bd0, L_0x120078010;
L_0x12c1d8f00 .cmp/eq 32, L_0x12c1d8dd0, L_0x120078058;
L_0x12c1d9020 .cmp/eq 6, L_0x12c1d8bd0, L_0x1200780a0;
L_0x12c1d9190 .cmp/eq 6, L_0x12c1d8bd0, L_0x1200780e8;
L_0x12c1d9270 .concat [ 6 26 0 0], L_0x12c1d8bd0, L_0x120078130;
L_0x12c1d9410 .cmp/eq 32, L_0x12c1d9270, L_0x120078178;
L_0x12c1d9530 .concat [ 6 26 0 0], L_0x12c1d8bd0, L_0x1200781c0;
L_0x12c1d9620 .cmp/eq 32, L_0x12c1d9530, L_0x120078208;
L_0x12c1d9900 .part L_0x12c1d8bd0, 3, 3;
L_0x12c1d9b00 .cmp/eq 3, L_0x12c1d9900, L_0x120078250;
L_0x12c1d9be0 .part L_0x12c1d8bd0, 3, 3;
L_0x12c1d9cf0 .cmp/eq 3, L_0x12c1d9be0, L_0x120078298;
L_0x12c1d9dd0 .reduce/nor L_0x12c1dc460;
L_0x12c1da360 .part L_0x12c1d8bd0, 3, 3;
L_0x12c1da420 .cmp/eq 3, L_0x12c1da360, L_0x1200782e0;
L_0x12c1da5f0 .concat [ 6 26 0 0], L_0x12c1d8bd0, L_0x120078328;
L_0x12c1da690 .cmp/eq 32, L_0x12c1da5f0, L_0x120078370;
L_0x12c1da850 .concat [ 6 26 0 0], L_0x12c1d8bd0, L_0x1200783b8;
L_0x12c1da8f0 .cmp/eq 32, L_0x12c1da850, L_0x120078400;
L_0x12c1da7b0 .part v0x12c1d8580_0, 20, 1;
L_0x12c1daac0 .concat [ 1 31 0 0], L_0x12c1da7b0, L_0x120078448;
L_0x12c1daa10 .cmp/eq 32, L_0x12c1daac0, L_0x120078490;
L_0x12c1db050 .concat [ 6 26 0 0], L_0x12c1d8bd0, L_0x1200784d8;
L_0x12c1dabc0 .cmp/eq 32, L_0x12c1db050, L_0x120078520;
L_0x12c1db240 .part v0x12c1d8580_0, 0, 6;
L_0x12c1db0f0 .cmp/eq 6, L_0x12c1db240, L_0x120078568;
L_0x12c1db570 .concat [ 6 26 0 0], L_0x12c1d8bd0, L_0x1200785b0;
L_0x12c1db2e0 .cmp/eq 32, L_0x12c1db570, L_0x1200785f8;
L_0x12c1db780 .concat [ 6 26 0 0], L_0x12c1d8bd0, L_0x120078640;
L_0x12c1db610 .cmp/eq 32, L_0x12c1db780, L_0x120078688;
L_0x12c1dbaf0 .concat [ 6 26 0 0], L_0x12c1d8bd0, L_0x1200786d0;
L_0x12c1db860 .cmp/eq 32, L_0x12c1dbaf0, L_0x120078718;
L_0x12c1dbea0 .part v0x12c1d8580_0, 0, 6;
L_0x12c1dbd90 .cmp/eq 6, L_0x12c1dbea0, L_0x120078760;
L_0x12c1dc160 .part v0x12c1d8580_0, 0, 6;
L_0x12c1dc040 .cmp/eq 6, L_0x12c1dc160, L_0x1200787a8;
L_0x12c1dc4d0 .part L_0x12c1d8d30, 3, 2;
L_0x12c1dc200 .cmp/eq 2, L_0x12c1dc4d0, L_0x1200787f0;
L_0x12c1dc6b0 .cmp/eq 6, L_0x12c1d8d30, L_0x120078838;
L_0x12c1dc8e0 .cmp/eq 6, L_0x12c1d8d30, L_0x120078880;
L_0x12c1dcbf0 .cmp/eq 6, L_0x12c1d8d30, L_0x1200788c8;
L_0x12c1dacc0 .cmp/eq 6, L_0x12c1d8d30, L_0x120078910;
L_0x12c1dd090 .part v0x12c1d8580_0, 21, 5;
L_0x12c1dccd0 .part v0x12c1d8580_0, 16, 5;
L_0x12c1dd2e0 .part v0x12c1d8580_0, 11, 5;
L_0x12c1dd170 .part v0x12c1d8580_0, 16, 5;
L_0x12c1dd210 .functor MUXZ 5, L_0x12c1dd170, L_0x12c1dd2e0, L_0x12c1d9850, C4<>;
L_0x12c1dd550 .functor MUXZ 5, L_0x12c1dd210, L_0x120078958, L_0x12c1daed0, C4<>;
L_0x12c1dc840 .arith/sum 32, v0x12c1d6250_0, L_0x1200789a0;
L_0x12c1dd380 .functor MUXZ 32, v0x12c1cd3d0_0, v0x12c1ce070_0, L_0x12c1d9b00, C4<>;
L_0x12c1ddbf0 .functor MUXZ 32, L_0x12c1dd380, v0x12c1cf7f0_0, L_0x12c1dcab0, C4<>;
L_0x12c1ddab0 .functor MUXZ 32, L_0x12c1ddbf0, v0x12c1cf0c0_0, L_0x12c1dc790, C4<>;
L_0x12c1dde80 .functor MUXZ 32, L_0x12c1ddab0, L_0x12c1dc840, L_0x12c1dd850, C4<>;
L_0x12c1df820 .concat [ 1 31 0 0], v0x12c1d7c10_0, L_0x120078ac0;
L_0x12c1df8c0 .cmp/eq 32, L_0x12c1df820, L_0x120078b08;
L_0x12c1dfda0 .cmp/eq 6, L_0x12c1d8bd0, L_0x120078b50;
L_0x12c1dfe40 .cmp/eq 6, L_0x12c1d8bd0, L_0x120078b98;
L_0x12c1dfa50 .reduce/nor v0x12c1d7c10_0;
L_0x12c1e0690 .part v0x12c1d8580_0, 0, 16;
L_0x12c1dff20 .concat [ 16 2 0 0], L_0x12c1e0690, L_0x120078c28;
L_0x12c1e0940 .part L_0x12c1dff20, 0, 16;
L_0x12c1e0750 .concat [ 2 16 0 0], L_0x120078c70, L_0x12c1e0940;
L_0x12c1e0870 .part L_0x12c1e0750, 17, 1;
L_0x12c1e09e0 .functor MUXZ 14, L_0x120078d00, L_0x120078cb8, L_0x12c1e0870, C4<>;
L_0x12c1e0b40 .concat [ 18 14 0 0], L_0x12c1e0750, L_0x12c1e09e0;
S_0x12c1cc330 .scope module, "cpu_alu" "alu" 7 134, 8 1 0, S_0x12c1cbf70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x12c1cc690_0 .net *"_ivl_10", 15 0, L_0x12c1df000;  1 drivers
L_0x120078a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c1cc750_0 .net/2u *"_ivl_14", 15 0, L_0x120078a78;  1 drivers
v0x12c1cc800_0 .net *"_ivl_17", 15 0, L_0x12c1df140;  1 drivers
v0x12c1cc8c0_0 .net *"_ivl_5", 0 0, L_0x12c1de950;  1 drivers
v0x12c1cc970_0 .net *"_ivl_6", 15 0, L_0x12c1dbf40;  1 drivers
v0x12c1cca60_0 .net *"_ivl_9", 15 0, L_0x12c1ded00;  1 drivers
v0x12c1ccb10_0 .net "addr_rt", 4 0, L_0x12c1df3b0;  1 drivers
v0x12c1ccbc0_0 .var "b_flag", 0 0;
v0x12c1ccc60_0 .net "funct", 5 0, L_0x12c1dd940;  1 drivers
v0x12c1ccd70_0 .var "hi", 31 0;
v0x12c1cce20_0 .net "instructionword", 31 0, v0x12c1d8580_0;  alias, 1 drivers
v0x12c1cced0_0 .var "lo", 31 0;
v0x12c1ccf80_0 .var "memaddroffset", 31 0;
v0x12c1cd030_0 .var "multresult", 63 0;
v0x12c1cd0e0_0 .net "op1", 31 0, L_0x12c1de610;  alias, 1 drivers
v0x12c1cd190_0 .net "op2", 31 0, L_0x12c1de700;  alias, 1 drivers
v0x12c1cd240_0 .net "opcode", 5 0, L_0x12c1de8b0;  1 drivers
v0x12c1cd3d0_0 .var "result", 31 0;
v0x12c1cd460_0 .net "shamt", 4 0, L_0x12c1df310;  1 drivers
v0x12c1cd510_0 .net/s "sign_op1", 31 0, L_0x12c1de610;  alias, 1 drivers
v0x12c1cd5d0_0 .net/s "sign_op2", 31 0, L_0x12c1de700;  alias, 1 drivers
v0x12c1cd660_0 .net "simmediatedata", 31 0, L_0x12c1df0a0;  1 drivers
v0x12c1cd6f0_0 .net "simmediatedatas", 31 0, L_0x12c1df0a0;  alias, 1 drivers
v0x12c1cd780_0 .net "uimmediatedata", 31 0, L_0x12c1df1e0;  1 drivers
v0x12c1cd810_0 .net "unsign_op1", 31 0, L_0x12c1de610;  alias, 1 drivers
v0x12c1cd8e0_0 .net "unsign_op2", 31 0, L_0x12c1de700;  alias, 1 drivers
v0x12c1cd9c0_0 .var "unsigned_result", 31 0;
E_0x12c1cc600/0 .event edge, v0x12c1cd240_0, v0x12c1cd0e0_0, v0x12c1cd660_0, v0x12c1ccc60_0;
E_0x12c1cc600/1 .event edge, v0x12c1cd190_0, v0x12c1cd460_0, v0x12c1cd030_0, v0x12c1ccb10_0;
E_0x12c1cc600/2 .event edge, v0x12c1cd780_0, v0x12c1cd9c0_0;
E_0x12c1cc600 .event/or E_0x12c1cc600/0, E_0x12c1cc600/1, E_0x12c1cc600/2;
L_0x12c1de8b0 .part v0x12c1d8580_0, 26, 6;
L_0x12c1dd940 .part v0x12c1d8580_0, 0, 6;
L_0x12c1de950 .part v0x12c1d8580_0, 15, 1;
LS_0x12c1dbf40_0_0 .concat [ 1 1 1 1], L_0x12c1de950, L_0x12c1de950, L_0x12c1de950, L_0x12c1de950;
LS_0x12c1dbf40_0_4 .concat [ 1 1 1 1], L_0x12c1de950, L_0x12c1de950, L_0x12c1de950, L_0x12c1de950;
LS_0x12c1dbf40_0_8 .concat [ 1 1 1 1], L_0x12c1de950, L_0x12c1de950, L_0x12c1de950, L_0x12c1de950;
LS_0x12c1dbf40_0_12 .concat [ 1 1 1 1], L_0x12c1de950, L_0x12c1de950, L_0x12c1de950, L_0x12c1de950;
L_0x12c1dbf40 .concat [ 4 4 4 4], LS_0x12c1dbf40_0_0, LS_0x12c1dbf40_0_4, LS_0x12c1dbf40_0_8, LS_0x12c1dbf40_0_12;
L_0x12c1ded00 .part v0x12c1d8580_0, 0, 16;
L_0x12c1df000 .concat [ 16 0 0 0], L_0x12c1ded00;
L_0x12c1df0a0 .concat [ 16 16 0 0], L_0x12c1df000, L_0x12c1dbf40;
L_0x12c1df140 .part v0x12c1d8580_0, 0, 16;
L_0x12c1df1e0 .concat [ 16 16 0 0], L_0x12c1df140, L_0x120078a78;
L_0x12c1df310 .part v0x12c1d8580_0, 6, 5;
L_0x12c1df3b0 .part v0x12c1d8580_0, 16, 5;
S_0x12c1cdb10 .scope module, "cpu_load_block" "load_block" 7 147, 9 1 0, S_0x12c1cbf70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x12c1cddb0_0 .net "address", 31 0, v0x12c1ccf80_0;  alias, 1 drivers
v0x12c1cde60_0 .net "datafromMem", 31 0, v0x12c1d8280_0;  alias, 1 drivers
v0x12c1cdf00_0 .net "instr_word", 31 0, v0x12c1d8580_0;  alias, 1 drivers
v0x12c1cdfd0_0 .net "opcode", 5 0, L_0x12c1df4b0;  1 drivers
v0x12c1ce070_0 .var "out_transformed", 31 0;
v0x12c1ce160_0 .net "regword", 31 0, L_0x12c1de4b0;  alias, 1 drivers
v0x12c1ce210_0 .net "whichbyte", 1 0, L_0x12c1df550;  1 drivers
E_0x12c1cdd50/0 .event edge, v0x12c1cdfd0_0, v0x12c1cde60_0, v0x12c1ce210_0, v0x12c1cce20_0;
E_0x12c1cdd50/1 .event edge, v0x12c1ce160_0;
E_0x12c1cdd50 .event/or E_0x12c1cdd50/0, E_0x12c1cdd50/1;
L_0x12c1df4b0 .part v0x12c1d8580_0, 26, 6;
L_0x12c1df550 .part v0x12c1ccf80_0, 0, 2;
S_0x12c1ce340 .scope module, "dut" "store_block" 7 204, 10 1 0, S_0x12c1cbf70;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x12c1ce5e0_0 .net *"_ivl_1", 1 0, L_0x12c1e0450;  1 drivers
L_0x120078be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c1ce6a0_0 .net *"_ivl_5", 0 0, L_0x120078be0;  1 drivers
v0x12c1ce750_0 .net "bytenum", 2 0, L_0x12c1e0100;  1 drivers
v0x12c1ce810_0 .net "dataword", 31 0, v0x12c1d8280_0;  alias, 1 drivers
v0x12c1ce8d0_0 .net "eff_addr", 31 0, v0x12c1ccf80_0;  alias, 1 drivers
v0x12c1ce9e0_0 .net "opcode", 5 0, L_0x12c1d8bd0;  alias, 1 drivers
v0x12c1cea70_0 .net "regbyte", 7 0, L_0x12c1e0530;  1 drivers
v0x12c1ceb20_0 .net "reghalfword", 15 0, L_0x12c1e05d0;  1 drivers
v0x12c1cebd0_0 .net "regword", 31 0, L_0x12c1de4b0;  alias, 1 drivers
v0x12c1ced00_0 .var "storedata", 31 0;
E_0x12c1ce580/0 .event edge, v0x12c1ce9e0_0, v0x12c1ce160_0, v0x12c1ce750_0, v0x12c1cea70_0;
E_0x12c1ce580/1 .event edge, v0x12c1cde60_0, v0x12c1ceb20_0;
E_0x12c1ce580 .event/or E_0x12c1ce580/0, E_0x12c1ce580/1;
L_0x12c1e0450 .part v0x12c1ccf80_0, 0, 2;
L_0x12c1e0100 .concat [ 2 1 0 0], L_0x12c1e0450, L_0x120078be0;
L_0x12c1e0530 .part L_0x12c1de4b0, 0, 8;
L_0x12c1e05d0 .part L_0x12c1de4b0, 0, 16;
S_0x12c1cedd0 .scope module, "hi" "hl_reg" 7 171, 11 1 0, S_0x12c1cbf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x12c1cf010_0 .net "clk", 0 0, v0x12c1d7fc0_0;  alias, 1 drivers
v0x12c1cf0c0_0 .var "data", 31 0;
v0x12c1cf170_0 .net "data_in", 31 0, v0x12c1ccd70_0;  alias, 1 drivers
v0x12c1cf240_0 .net "data_out", 31 0, v0x12c1cf0c0_0;  alias, 1 drivers
v0x12c1cf2e0_0 .net "enable", 0 0, L_0x12c1ddf20;  alias, 1 drivers
v0x12c1cf3c0_0 .net "reset", 0 0, v0x12c1d86e0_0;  alias, 1 drivers
S_0x12c1cf4e0 .scope module, "lo" "hl_reg" 7 163, 11 1 0, S_0x12c1cbf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x12c1cf760_0 .net "clk", 0 0, v0x12c1d7fc0_0;  alias, 1 drivers
v0x12c1cf7f0_0 .var "data", 31 0;
v0x12c1cf880_0 .net "data_in", 31 0, v0x12c1cced0_0;  alias, 1 drivers
v0x12c1cf950_0 .net "data_out", 31 0, v0x12c1cf7f0_0;  alias, 1 drivers
v0x12c1cf9f0_0 .net "enable", 0 0, L_0x12c1ddf20;  alias, 1 drivers
v0x12c1cfac0_0 .net "reset", 0 0, v0x12c1d86e0_0;  alias, 1 drivers
S_0x12c1cfbd0 .scope module, "register" "regfile" 7 105, 12 1 0, S_0x12c1cbf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x12c1de200 .functor BUFZ 32, L_0x12c1ddd90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12c1de4b0 .functor BUFZ 32, L_0x12c1de2f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c1d0860_2 .array/port v0x12c1d0860, 2;
L_0x12c1de5a0 .functor BUFZ 32, v0x12c1d0860_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c1cff00_0 .net *"_ivl_0", 31 0, L_0x12c1ddd90;  1 drivers
v0x12c1cffc0_0 .net *"_ivl_10", 6 0, L_0x12c1de390;  1 drivers
L_0x120078a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c1d0060_0 .net *"_ivl_13", 1 0, L_0x120078a30;  1 drivers
v0x12c1d0100_0 .net *"_ivl_2", 6 0, L_0x12c1de0e0;  1 drivers
L_0x1200789e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c1d01b0_0 .net *"_ivl_5", 1 0, L_0x1200789e8;  1 drivers
v0x12c1d02a0_0 .net *"_ivl_8", 31 0, L_0x12c1de2f0;  1 drivers
v0x12c1d0350_0 .net "r_clk", 0 0, v0x12c1d7fc0_0;  alias, 1 drivers
v0x12c1d0420_0 .net "r_clk_enable", 0 0, v0x12c1d80d0_0;  alias, 1 drivers
v0x12c1d04b0_0 .net "read_data1", 31 0, L_0x12c1de200;  alias, 1 drivers
v0x12c1d05c0_0 .net "read_data2", 31 0, L_0x12c1de4b0;  alias, 1 drivers
v0x12c1d0650_0 .net "read_reg1", 4 0, L_0x12c1dd090;  alias, 1 drivers
v0x12c1d0700_0 .net "read_reg2", 4 0, L_0x12c1dccd0;  alias, 1 drivers
v0x12c1d07b0_0 .net "register_v0", 31 0, L_0x12c1de5a0;  alias, 1 drivers
v0x12c1d0860 .array "registers", 0 31, 31 0;
v0x12c1d0c00_0 .net "reset", 0 0, v0x12c1d86e0_0;  alias, 1 drivers
v0x12c1d0cd0_0 .net "write_control", 0 0, L_0x12c1dd720;  alias, 1 drivers
v0x12c1d0d60_0 .net "write_data", 31 0, L_0x12c1dde80;  alias, 1 drivers
v0x12c1d0ef0_0 .net "write_reg", 4 0, L_0x12c1dd550;  alias, 1 drivers
L_0x12c1ddd90 .array/port v0x12c1d0860, L_0x12c1de0e0;
L_0x12c1de0e0 .concat [ 5 2 0 0], L_0x12c1dd090, L_0x1200789e8;
L_0x12c1de2f0 .array/port v0x12c1d0860, L_0x12c1de390;
L_0x12c1de390 .concat [ 5 2 0 0], L_0x12c1dccd0, L_0x120078a30;
S_0x12c1af430 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x120043910 .functor BUFZ 1, C4<z>; HiZ drive
v0x12c1d87f0_0 .net "clk", 0 0, o0x120043910;  0 drivers
v0x12c1d88a0_0 .var "curr_addr", 31 0;
o0x120043970 .functor BUFZ 1, C4<z>; HiZ drive
v0x12c1d8940_0 .net "enable", 0 0, o0x120043970;  0 drivers
o0x1200439a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12c1d89d0_0 .net "next_addr", 31 0, o0x1200439a0;  0 drivers
o0x1200439d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12c1d8a70_0 .net "reset", 0 0, o0x1200439d0;  0 drivers
E_0x12c1cc150 .event posedge, v0x12c1d87f0_0;
    .scope S_0x12c1cfbd0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c1d0860, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x12c1cfbd0;
T_1 ;
    %wait E_0x12c1bae10;
    %load/vec4 v0x12c1d0c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12c1d0420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x12c1d0cd0_0;
    %load/vec4 v0x12c1d0ef0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x12c1d0d60_0;
    %load/vec4 v0x12c1d0ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c1d0860, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12c1cc330;
T_2 ;
    %wait E_0x12c1cc600;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c1ccbc0_0, 0, 1;
    %load/vec4 v0x12c1cd240_0;
    %parti/s 2, 4, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x12c1cd510_0;
    %load/vec4 v0x12c1cd660_0;
    %add;
    %store/vec4 v0x12c1ccf80_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x12c1cd240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0x12c1ccc60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %jmp T_2.38;
T_2.17 ;
    %load/vec4 v0x12c1cd5d0_0;
    %ix/getv 4, v0x12c1cd460_0;
    %shiftl 4;
    %store/vec4 v0x12c1cd9c0_0, 0, 32;
    %jmp T_2.38;
T_2.18 ;
    %load/vec4 v0x12c1cd5d0_0;
    %ix/getv 4, v0x12c1cd460_0;
    %shiftr 4;
    %store/vec4 v0x12c1cd9c0_0, 0, 32;
    %jmp T_2.38;
T_2.19 ;
    %load/vec4 v0x12c1cd5d0_0;
    %ix/getv 4, v0x12c1cd460_0;
    %shiftr/s 4;
    %store/vec4 v0x12c1cd9c0_0, 0, 32;
    %jmp T_2.38;
T_2.20 ;
    %load/vec4 v0x12c1cd5d0_0;
    %load/vec4 v0x12c1cd810_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12c1cd9c0_0, 0, 32;
    %jmp T_2.38;
T_2.21 ;
    %load/vec4 v0x12c1cd5d0_0;
    %load/vec4 v0x12c1cd810_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12c1cd9c0_0, 0, 32;
    %jmp T_2.38;
T_2.22 ;
    %load/vec4 v0x12c1cd5d0_0;
    %load/vec4 v0x12c1cd810_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x12c1cd9c0_0, 0, 32;
    %jmp T_2.38;
T_2.23 ;
    %load/vec4 v0x12c1cd510_0;
    %pad/s 64;
    %load/vec4 v0x12c1cd5d0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x12c1cd030_0, 0, 64;
    %load/vec4 v0x12c1cd030_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x12c1ccd70_0, 0, 32;
    %load/vec4 v0x12c1cd030_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x12c1cced0_0, 0, 32;
    %jmp T_2.38;
T_2.24 ;
    %load/vec4 v0x12c1cd810_0;
    %pad/u 64;
    %load/vec4 v0x12c1cd8e0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x12c1cd030_0, 0, 64;
    %load/vec4 v0x12c1cd030_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x12c1ccd70_0, 0, 32;
    %load/vec4 v0x12c1cd030_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x12c1cced0_0, 0, 32;
    %jmp T_2.38;
T_2.25 ;
    %load/vec4 v0x12c1cd510_0;
    %load/vec4 v0x12c1cd5d0_0;
    %mod/s;
    %store/vec4 v0x12c1ccd70_0, 0, 32;
    %load/vec4 v0x12c1cd510_0;
    %load/vec4 v0x12c1cd5d0_0;
    %div/s;
    %store/vec4 v0x12c1cced0_0, 0, 32;
    %jmp T_2.38;
T_2.26 ;
    %load/vec4 v0x12c1cd810_0;
    %load/vec4 v0x12c1cd8e0_0;
    %mod;
    %store/vec4 v0x12c1ccd70_0, 0, 32;
    %load/vec4 v0x12c1cd810_0;
    %load/vec4 v0x12c1cd8e0_0;
    %div;
    %store/vec4 v0x12c1cced0_0, 0, 32;
    %jmp T_2.38;
T_2.27 ;
    %load/vec4 v0x12c1cd0e0_0;
    %store/vec4 v0x12c1ccd70_0, 0, 32;
    %jmp T_2.38;
T_2.28 ;
    %load/vec4 v0x12c1cd0e0_0;
    %store/vec4 v0x12c1cced0_0, 0, 32;
    %jmp T_2.38;
T_2.29 ;
    %load/vec4 v0x12c1cd510_0;
    %load/vec4 v0x12c1cd5d0_0;
    %add;
    %store/vec4 v0x12c1cd9c0_0, 0, 32;
    %jmp T_2.38;
T_2.30 ;
    %load/vec4 v0x12c1cd810_0;
    %load/vec4 v0x12c1cd8e0_0;
    %add;
    %store/vec4 v0x12c1cd9c0_0, 0, 32;
    %jmp T_2.38;
T_2.31 ;
    %load/vec4 v0x12c1cd810_0;
    %load/vec4 v0x12c1cd8e0_0;
    %sub;
    %store/vec4 v0x12c1cd9c0_0, 0, 32;
    %jmp T_2.38;
T_2.32 ;
    %load/vec4 v0x12c1cd810_0;
    %load/vec4 v0x12c1cd8e0_0;
    %and;
    %store/vec4 v0x12c1cd9c0_0, 0, 32;
    %jmp T_2.38;
T_2.33 ;
    %load/vec4 v0x12c1cd810_0;
    %load/vec4 v0x12c1cd8e0_0;
    %or;
    %store/vec4 v0x12c1cd9c0_0, 0, 32;
    %jmp T_2.38;
T_2.34 ;
    %load/vec4 v0x12c1cd810_0;
    %load/vec4 v0x12c1cd8e0_0;
    %xor;
    %store/vec4 v0x12c1cd9c0_0, 0, 32;
    %jmp T_2.38;
T_2.35 ;
    %load/vec4 v0x12c1cd810_0;
    %load/vec4 v0x12c1cd8e0_0;
    %or;
    %inv;
    %store/vec4 v0x12c1cd9c0_0, 0, 32;
    %jmp T_2.38;
T_2.36 ;
    %load/vec4 v0x12c1cd510_0;
    %load/vec4 v0x12c1cd5d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.40, 8;
T_2.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.40, 8;
 ; End of false expr.
    %blend;
T_2.40;
    %store/vec4 v0x12c1cd9c0_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %load/vec4 v0x12c1cd810_0;
    %load/vec4 v0x12c1cd8e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.41, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.42, 8;
T_2.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.42, 8;
 ; End of false expr.
    %blend;
T_2.42;
    %store/vec4 v0x12c1cd9c0_0, 0, 32;
    %jmp T_2.38;
T_2.38 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0x12c1ccb10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.45, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.46, 6;
    %jmp T_2.47;
T_2.43 ;
    %load/vec4 v0x12c1cd510_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.48, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c1ccbc0_0, 0, 1;
    %jmp T_2.49;
T_2.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c1ccbc0_0, 0, 1;
T_2.49 ;
    %jmp T_2.47;
T_2.44 ;
    %load/vec4 v0x12c1cd510_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.50, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c1ccbc0_0, 0, 1;
    %jmp T_2.51;
T_2.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c1ccbc0_0, 0, 1;
T_2.51 ;
    %jmp T_2.47;
T_2.45 ;
    %load/vec4 v0x12c1cd510_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.52, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c1ccbc0_0, 0, 1;
    %jmp T_2.53;
T_2.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c1ccbc0_0, 0, 1;
T_2.53 ;
    %jmp T_2.47;
T_2.46 ;
    %load/vec4 v0x12c1cd510_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c1ccbc0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c1ccbc0_0, 0, 1;
T_2.55 ;
    %jmp T_2.47;
T_2.47 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0x12c1cd510_0;
    %load/vec4 v0x12c1cd5d0_0;
    %cmp/e;
    %jmp/0xz  T_2.56, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c1ccbc0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c1ccbc0_0, 0, 1;
T_2.57 ;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0x12c1cd510_0;
    %load/vec4 v0x12c1cd190_0;
    %cmp/ne;
    %jmp/0xz  T_2.58, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c1ccbc0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c1ccbc0_0, 0, 1;
T_2.59 ;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0x12c1cd510_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c1ccbc0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c1ccbc0_0, 0, 1;
T_2.61 ;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0x12c1cd510_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c1ccbc0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c1ccbc0_0, 0, 1;
T_2.63 ;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0x12c1cd510_0;
    %load/vec4 v0x12c1cd660_0;
    %add;
    %store/vec4 v0x12c1cd9c0_0, 0, 32;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0x12c1cd810_0;
    %load/vec4 v0x12c1cd660_0;
    %add;
    %store/vec4 v0x12c1cd9c0_0, 0, 32;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0x12c1cd510_0;
    %load/vec4 v0x12c1cd660_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.65, 8;
T_2.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.65, 8;
 ; End of false expr.
    %blend;
T_2.65;
    %store/vec4 v0x12c1cd9c0_0, 0, 32;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0x12c1cd810_0;
    %load/vec4 v0x12c1cd6f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.66, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.67, 8;
T_2.66 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.67, 8;
 ; End of false expr.
    %blend;
T_2.67;
    %store/vec4 v0x12c1cd9c0_0, 0, 32;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0x12c1cd810_0;
    %load/vec4 v0x12c1cd780_0;
    %and;
    %store/vec4 v0x12c1cd9c0_0, 0, 32;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0x12c1cd810_0;
    %load/vec4 v0x12c1cd780_0;
    %or;
    %store/vec4 v0x12c1cd9c0_0, 0, 32;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0x12c1cd810_0;
    %load/vec4 v0x12c1cd780_0;
    %xor;
    %store/vec4 v0x12c1cd9c0_0, 0, 32;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0x12c1cd780_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12c1cd9c0_0, 0, 32;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0x12c1cd9c0_0;
    %store/vec4 v0x12c1cd3d0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12c1cdb10;
T_3 ;
    %wait E_0x12c1cdd50;
    %load/vec4 v0x12c1cdfd0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1ce070_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x12c1ce210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.9 ;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1ce070_0, 0, 32;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1ce070_0, 0, 32;
    %jmp T_3.13;
T_3.11 ;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1ce070_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1ce070_0, 0, 32;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x12c1ce210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1ce070_0, 0, 32;
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1ce070_0, 0, 32;
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1ce070_0, 0, 32;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1ce070_0, 0, 32;
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x12c1ce210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %jmp T_3.21;
T_3.19 ;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1ce070_0, 0, 32;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1ce070_0, 0, 32;
    %jmp T_3.21;
T_3.21 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x12c1ce210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1ce070_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1ce070_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x12c1cdf00_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x12c1ce070_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x12c1ce210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %jmp T_3.29;
T_3.25 ;
    %load/vec4 v0x12c1ce160_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1ce070_0, 0, 32;
    %jmp T_3.29;
T_3.26 ;
    %load/vec4 v0x12c1ce160_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1ce070_0, 0, 32;
    %jmp T_3.29;
T_3.27 ;
    %load/vec4 v0x12c1ce160_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1ce070_0, 0, 32;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1ce070_0, 0, 32;
    %jmp T_3.29;
T_3.29 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x12c1ce210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.30 ;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1ce070_0, 0, 32;
    %jmp T_3.34;
T_3.31 ;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c1ce160_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1ce070_0, 0, 32;
    %jmp T_3.34;
T_3.32 ;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c1ce160_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1ce070_0, 0, 32;
    %jmp T_3.34;
T_3.33 ;
    %load/vec4 v0x12c1cde60_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x12c1ce160_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1ce070_0, 0, 32;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12c1cf4e0;
T_4 ;
    %wait E_0x12c1bae10;
    %load/vec4 v0x12c1cfac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c1cf7f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12c1cf9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x12c1cf880_0;
    %assign/vec4 v0x12c1cf7f0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12c1cedd0;
T_5 ;
    %wait E_0x12c1bae10;
    %load/vec4 v0x12c1cf3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c1cf0c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12c1cf2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x12c1cf170_0;
    %assign/vec4 v0x12c1cf0c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12c1ce340;
T_6 ;
    %wait E_0x12c1ce580;
    %load/vec4 v0x12c1ce9e0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x12c1cebd0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c1ced00_0, 4, 8;
    %load/vec4 v0x12c1cebd0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c1ced00_0, 4, 8;
    %load/vec4 v0x12c1cebd0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c1ced00_0, 4, 8;
    %load/vec4 v0x12c1cebd0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c1ced00_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x12c1ce9e0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x12c1ce750_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x12c1cea70_0;
    %load/vec4 v0x12c1ce810_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1ced00_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x12c1ce810_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x12c1cea70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c1ce810_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x12c1ced00_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x12c1ce810_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x12c1cea70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c1ce810_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1ced00_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x12c1ce810_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x12c1cea70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1ced00_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x12c1ce9e0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x12c1ce750_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x12c1ceb20_0;
    %load/vec4 v0x12c1ce810_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1ced00_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x12c1ce810_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x12c1ceb20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1ced00_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12c1cbf70;
T_7 ;
    %wait E_0x12c1cc300;
    %load/vec4 v0x12c1d6670_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x12c1d62f0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12c1d5ef0_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12c1cbf70;
T_8 ;
    %wait E_0x12c1cbb40;
    %load/vec4 v0x12c1d5ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12c1d6250_0;
    %load/vec4 v0x12c1d5c20_0;
    %add;
    %store/vec4 v0x12c1d6f60_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x12c1d67e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x12c1d6250_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x12c1d6710_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12c1d6f60_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x12c1d6880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x12c1d7150_0;
    %store/vec4 v0x12c1d6f60_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x12c1d6250_0;
    %addi 4, 0, 32;
    %store/vec4 v0x12c1d6f60_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12c1cbf70;
T_9 ;
    %wait E_0x12c1bae10;
    %load/vec4 v0x12c1d5d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x12c1d7810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12c1d5e60_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x12c1d6250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12c1d5dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c1d7c10_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x12c1d5dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x12c1d7c10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12c1d7c10_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x12c1d7c10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c1d7c10_0, 0;
    %load/vec4 v0x12c1d6250_0;
    %assign/vec4 v0x12c1d5e60_0, 0;
    %load/vec4 v0x12c1d6f60_0;
    %assign/vec4 v0x12c1d6250_0, 0;
    %load/vec4 v0x12c1d5e60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c1d5dd0_0, 0;
T_9.10 ;
T_9.8 ;
T_9.7 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12c1cbf70;
T_10 ;
    %wait E_0x12c1bae10;
    %vpi_call/w 7 271 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 7 272 "$display", "reset=%h, clk_enable=%h", v0x12c1d7810_0, v0x12c1d5d40_0 {0 0 0};
    %vpi_call/w 7 273 "$display", "i_word=%b, active=%h, reg_write_enable=%h", v0x12c1d6710_0, v0x12c1d5860_0, v0x12c1d7600_0 {0 0 0};
    %vpi_call/w 7 274 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x12c1d7210_0, v0x12c1d7350_0 {0 0 0};
    %vpi_call/w 7 275 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x12c1d7150_0, v0x12c1d72c0_0 {0 0 0};
    %vpi_call/w 7 276 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d, load_instr=%h", v0x12c1d7540_0, v0x12c1d78a0_0, v0x12c1d76b0_0, v0x12c1d6bb0_0 {0 0 0};
    %vpi_call/w 7 277 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x12c1d6ec0_0, v0x12c1d7a20_0, v0x12c1d7950_0, v0x12c1d6a60_0, v0x12c1d6440_0 {0 0 0};
    %vpi_call/w 7 278 "$display", "b_flag=%h, b_offset=%h", v0x12c1d5ae0_0, v0x12c1d5c20_0 {0 0 0};
    %vpi_call/w 7 279 "$display", "pc=%h, state=%h, delay_slot=%h, next_delay=%h, j_reg=%b", v0x12c1d5e60_0, v0x12c1d7c10_0, v0x12c1d6250_0, v0x12c1d6f60_0, v0x12c1d6880_0 {0 0 0};
    %vpi_call/w 7 280 "$display", "instr_address=%h", v0x12c1d65d0_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x12c19beb0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c1d7fc0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12c1d7fc0_0;
    %inv;
    %store/vec4 v0x12c1d7fc0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x12c19beb0;
T_12 ;
    %fork t_1, S_0x12c1cb600;
    %jmp t_0;
    .scope S_0x12c1cb600;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c1d86e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c1d80d0_0, 0, 1;
    %wait E_0x12c1bae10;
    %delay 2, 0;
    %wait E_0x12c1bae10;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c1d86e0_0, 0, 1;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x12c1cbc50_0, 0, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x12c1cbd00_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x12c1cbdb0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12c1cbab0_0, 0, 16;
    %load/vec4 v0x12c1cbc50_0;
    %load/vec4 v0x12c1cbd00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c1cbdb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c1cbab0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1cbba0_0, 0, 32;
    %load/vec4 v0x12c1cbba0_0;
    %store/vec4 v0x12c1d8580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c1d8280_0, 0, 32;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x12c1cb940_0, 0, 32;
    %load/vec4 v0x12c1d8470_0;
    %load/vec4 v0x12c1cb940_0;
    %cmp/e;
    %jmp/0xz  T_12.0, 4;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 6 86 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x12c1cb940_0, v0x12c1d8470_0 {0 0 0};
T_12.1 ;
    %wait E_0x12c1bae10;
    %delay 2, 0;
    %load/vec4 v0x12c1cb940_0;
    %addi 4, 0, 32;
    %store/vec4 v0x12c1cb940_0, 0, 32;
    %load/vec4 v0x12c1d8470_0;
    %load/vec4 v0x12c1cb940_0;
    %cmp/e;
    %jmp/0xz  T_12.2, 4;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 6 91 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x12c1cb940_0, v0x12c1d8470_0 {0 0 0};
T_12.3 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12c1cba00_0, 0, 5;
    %pushi/vec4 30, 0, 32;
T_12.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.5, 5;
    %jmp/1 T_12.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x12c1cbc50_0, 0, 6;
    %load/vec4 v0x12c1cba00_0;
    %store/vec4 v0x12c1cbd00_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x12c1cbdb0_0, 0, 5;
    %load/vec4 v0x12c1cba00_0;
    %pad/u 16;
    %muli 15, 0, 16;
    %store/vec4 v0x12c1cbab0_0, 0, 16;
    %load/vec4 v0x12c1cbc50_0;
    %load/vec4 v0x12c1cbd00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c1cbdb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c1cbab0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1cbba0_0, 0, 32;
    %load/vec4 v0x12c1cbba0_0;
    %store/vec4 v0x12c1d8580_0, 0, 32;
    %wait E_0x12c1bae10;
    %delay 2, 0;
    %load/vec4 v0x12c1cbab0_0;
    %pad/u 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12c1cb7d0_0, 0, 18;
    %load/vec4 v0x12c1cb7d0_0;
    %parti/s 1, 17, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.6, 8;
    %pushi/vec4 16383, 0, 14;
    %jmp/1 T_12.7, 8;
T_12.6 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_12.7, 8;
 ; End of false expr.
    %blend;
T_12.7;
    %load/vec4 v0x12c1cb7d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1cb890_0, 0, 32;
    %load/vec4 v0x12c1cb940_0;
    %addi 4, 0, 32;
    %load/vec4 v0x12c1cb890_0;
    %add;
    %store/vec4 v0x12c1cb940_0, 0, 32;
    %load/vec4 v0x12c1d8470_0;
    %load/vec4 v0x12c1cb940_0;
    %cmp/e;
    %jmp/0xz  T_12.8, 4;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 6 112 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x12c1cb940_0, v0x12c1d8470_0 {0 0 0};
T_12.9 ;
    %load/vec4 v0x12c1cba00_0;
    %addi 1, 0, 5;
    %store/vec4 v0x12c1cba00_0, 0, 5;
    %jmp T_12.4;
T_12.5 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12c1cba00_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x12c1cbec0_0, 0, 32;
    %pushi/vec4 30, 0, 32;
T_12.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.11, 5;
    %jmp/1 T_12.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x12c1cbc50_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12c1cbd00_0, 0, 5;
    %load/vec4 v0x12c1cba00_0;
    %store/vec4 v0x12c1cbdb0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12c1cbab0_0, 0, 16;
    %load/vec4 v0x12c1cbc50_0;
    %load/vec4 v0x12c1cbd00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c1cbdb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c1cbab0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1cbba0_0, 0, 32;
    %load/vec4 v0x12c1cbba0_0;
    %store/vec4 v0x12c1d8580_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12c1cbec0_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1d8280_0, 0, 32;
    %wait E_0x12c1bae10;
    %delay 2, 0;
    %load/vec4 v0x12c1d8310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 6 134 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.13 ;
    %load/vec4 v0x12c1d81f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %jmp T_12.15;
T_12.14 ;
    %vpi_call/w 6 135 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.15 ;
    %load/vec4 v0x12c1cb940_0;
    %addi 4, 0, 32;
    %store/vec4 v0x12c1cb940_0, 0, 32;
    %load/vec4 v0x12c1d8470_0;
    %load/vec4 v0x12c1cb940_0;
    %cmp/e;
    %jmp/0xz  T_12.16, 4;
    %jmp T_12.17;
T_12.16 ;
    %vpi_call/w 6 137 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x12c1cb940_0, v0x12c1d8470_0 {0 0 0};
T_12.17 ;
    %load/vec4 v0x12c1cbec0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x12c1cbec0_0, 0, 32;
    %load/vec4 v0x12c1cba00_0;
    %addi 1, 0, 5;
    %store/vec4 v0x12c1cba00_0, 0, 5;
    %jmp T_12.10;
T_12.11 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12c1cba00_0, 0, 5;
    %pushi/vec4 30, 0, 32;
T_12.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.19, 5;
    %jmp/1 T_12.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x12c1cbc50_0, 0, 6;
    %load/vec4 v0x12c1cba00_0;
    %store/vec4 v0x12c1cbd00_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x12c1cbdb0_0, 0, 5;
    %load/vec4 v0x12c1cba00_0;
    %pad/u 16;
    %muli 15, 0, 16;
    %store/vec4 v0x12c1cbab0_0, 0, 16;
    %load/vec4 v0x12c1cbc50_0;
    %load/vec4 v0x12c1cbd00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c1cbdb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c1cbab0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1cbba0_0, 0, 32;
    %load/vec4 v0x12c1cbba0_0;
    %store/vec4 v0x12c1d8580_0, 0, 32;
    %wait E_0x12c1bae10;
    %delay 2, 0;
    %load/vec4 v0x12c1cbab0_0;
    %pad/u 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12c1cb7d0_0, 0, 18;
    %load/vec4 v0x12c1cb7d0_0;
    %parti/s 1, 17, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.20, 8;
    %pushi/vec4 16383, 0, 14;
    %jmp/1 T_12.21, 8;
T_12.20 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_12.21, 8;
 ; End of false expr.
    %blend;
T_12.21;
    %load/vec4 v0x12c1cb7d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1cb890_0, 0, 32;
    %load/vec4 v0x12c1cb940_0;
    %addi 4, 0, 32;
    %load/vec4 v0x12c1cb890_0;
    %add;
    %store/vec4 v0x12c1cb940_0, 0, 32;
    %load/vec4 v0x12c1d8470_0;
    %load/vec4 v0x12c1cb940_0;
    %cmp/e;
    %jmp/0xz  T_12.22, 4;
    %jmp T_12.23;
T_12.22 ;
    %vpi_call/w 6 159 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x12c1cb940_0, v0x12c1d8470_0 {0 0 0};
T_12.23 ;
    %load/vec4 v0x12c1cba00_0;
    %addi 1, 0, 5;
    %store/vec4 v0x12c1cba00_0, 0, 5;
    %jmp T_12.18;
T_12.19 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12c1cba00_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x12c1cbec0_0, 0, 32;
    %pushi/vec4 30, 0, 32;
T_12.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.25, 5;
    %jmp/1 T_12.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x12c1cbc50_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12c1cbd00_0, 0, 5;
    %load/vec4 v0x12c1cba00_0;
    %store/vec4 v0x12c1cbdb0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12c1cbab0_0, 0, 16;
    %load/vec4 v0x12c1cbc50_0;
    %load/vec4 v0x12c1cbd00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c1cbdb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c1cbab0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1cbba0_0, 0, 32;
    %load/vec4 v0x12c1cbba0_0;
    %store/vec4 v0x12c1d8580_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12c1cbec0_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1d8280_0, 0, 32;
    %wait E_0x12c1bae10;
    %delay 2, 0;
    %load/vec4 v0x12c1d8310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.26, 8;
    %jmp T_12.27;
T_12.26 ;
    %vpi_call/w 6 181 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.27 ;
    %load/vec4 v0x12c1d81f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.28, 8;
    %jmp T_12.29;
T_12.28 ;
    %vpi_call/w 6 182 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.29 ;
    %load/vec4 v0x12c1cb940_0;
    %addi 4, 0, 32;
    %store/vec4 v0x12c1cb940_0, 0, 32;
    %load/vec4 v0x12c1d8470_0;
    %load/vec4 v0x12c1cb940_0;
    %cmp/e;
    %jmp/0xz  T_12.30, 4;
    %jmp T_12.31;
T_12.30 ;
    %vpi_call/w 6 184 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x12c1cb940_0, v0x12c1d8470_0 {0 0 0};
T_12.31 ;
    %load/vec4 v0x12c1cba00_0;
    %addi 1, 0, 5;
    %store/vec4 v0x12c1cba00_0, 0, 5;
    %jmp T_12.24;
T_12.25 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12c1cba00_0, 0, 5;
    %pushi/vec4 30, 0, 32;
T_12.32 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.33, 5;
    %jmp/1 T_12.33, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x12c1cbc50_0, 0, 6;
    %load/vec4 v0x12c1cba00_0;
    %store/vec4 v0x12c1cbd00_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x12c1cbdb0_0, 0, 5;
    %load/vec4 v0x12c1cba00_0;
    %pad/u 16;
    %muli 15, 0, 16;
    %store/vec4 v0x12c1cbab0_0, 0, 16;
    %load/vec4 v0x12c1cbc50_0;
    %load/vec4 v0x12c1cbd00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c1cbdb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c1cbab0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c1cbba0_0, 0, 32;
    %load/vec4 v0x12c1cbba0_0;
    %store/vec4 v0x12c1d8580_0, 0, 32;
    %wait E_0x12c1bae10;
    %delay 2, 0;
    %load/vec4 v0x12c1cb940_0;
    %addi 4, 0, 32;
    %store/vec4 v0x12c1cb940_0, 0, 32;
    %load/vec4 v0x12c1d8470_0;
    %load/vec4 v0x12c1cb940_0;
    %cmp/e;
    %jmp/0xz  T_12.34, 4;
    %jmp T_12.35;
T_12.34 ;
    %vpi_call/w 6 203 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x12c1cb940_0, v0x12c1d8470_0 {0 0 0};
T_12.35 ;
    %load/vec4 v0x12c1cba00_0;
    %addi 1, 0, 5;
    %store/vec4 v0x12c1cba00_0, 0, 5;
    %jmp T_12.32;
T_12.33 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12c19beb0;
t_0 %join;
    %end;
    .thread T_12;
    .scope S_0x12c1af430;
T_13 ;
    %wait E_0x12c1cc150;
    %load/vec4 v0x12c1d8a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12c1d88a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x12c1d8940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x12c1d89d0_0;
    %assign/vec4 v0x12c1d88a0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "test/tb/bgez_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/pc.v";
