<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_WDataecc1bus</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_WDataecc1bus</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c.html">Component : ALT_ECC_DMAC</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[4:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> </td></tr>
<tr>
<td align="left">[7:5] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[12:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> </td></tr>
<tr>
<td align="left">[15:13] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[20:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> </td></tr>
<tr>
<td align="left">[23:21] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[28:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> </td></tr>
<tr>
<td align="left">[31:29] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc4BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp43ce45262516dae421f775f56cc8adb8"></a><a class="anchor" id="ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga962b14ee5cf9f88cf126cc8711f74030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga962b14ee5cf9f88cf126cc8711f74030">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga962b14ee5cf9f88cf126cc8711f74030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaae1c53ac0d45866dc23a37325a3ab95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaaae1c53ac0d45866dc23a37325a3ab95">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaaae1c53ac0d45866dc23a37325a3ab95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab518356838596fb044c6274e06f48ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#gab518356838596fb044c6274e06f48ce9">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gab518356838596fb044c6274e06f48ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb09d576c3b9b8239dbf06f0badc61ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#gabb09d576c3b9b8239dbf06f0badc61ad">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET_MSK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:gabb09d576c3b9b8239dbf06f0badc61ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc890857e8894d18e013d963b46736b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga4dc890857e8894d18e013d963b46736b">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffffe0</td></tr>
<tr class="separator:ga4dc890857e8894d18e013d963b46736b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7e3a5e97e1e37495b39cef8ad4963e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaa7e3a5e97e1e37495b39cef8ad4963e2">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa7e3a5e97e1e37495b39cef8ad4963e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d415c475b1fccbcc978396800b2f50d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga3d415c475b1fccbcc978396800b2f50d">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga3d415c475b1fccbcc978396800b2f50d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae908b572271c72236f593662eaf27a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#gae908b572271c72236f593662eaf27a2c">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td></tr>
<tr class="separator:gae908b572271c72236f593662eaf27a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc5BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe6858e4badb95115af5668a3b31b4660"></a><a class="anchor" id="ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9885ccab6094fd8c6ad24373f568e7d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga9885ccab6094fd8c6ad24373f568e7d3">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga9885ccab6094fd8c6ad24373f568e7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf08eb992ba5b576ea2cb8bfccf19c527"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaf08eb992ba5b576ea2cb8bfccf19c527">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gaf08eb992ba5b576ea2cb8bfccf19c527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04c7917326290863427daadb2db42651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga04c7917326290863427daadb2db42651">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga04c7917326290863427daadb2db42651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa523e38a69aaaa501aa3dbd84d22cec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaa523e38a69aaaa501aa3dbd84d22cec7">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET_MSK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:gaa523e38a69aaaa501aa3dbd84d22cec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25f8fd531be9d2032b6a479bca33cb46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga25f8fd531be9d2032b6a479bca33cb46">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffe0ff</td></tr>
<tr class="separator:ga25f8fd531be9d2032b6a479bca33cb46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c9969a80c845c71cd0cf286e70b039c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga9c9969a80c845c71cd0cf286e70b039c">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9c9969a80c845c71cd0cf286e70b039c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751f59f28114e0f430019a16c9d405d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga751f59f28114e0f430019a16c9d405d5">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga751f59f28114e0f430019a16c9d405d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e84cff7035f0d78d663932f4f37f37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga24e84cff7035f0d78d663932f4f37f37">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td></tr>
<tr class="separator:ga24e84cff7035f0d78d663932f4f37f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc6BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8d3cbce18a8c0440c8a2d6cc4d788885"></a><a class="anchor" id="ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa8f865221745cd4d4beb3b8feadb0c68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaa8f865221745cd4d4beb3b8feadb0c68">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaa8f865221745cd4d4beb3b8feadb0c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c8ea46c917bd7cb5480c4dd752ac8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga67c8ea46c917bd7cb5480c4dd752ac8b">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS_MSB</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga67c8ea46c917bd7cb5480c4dd752ac8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e878693bfed092401b864dfa2ffd6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaf3e878693bfed092401b864dfa2ffd6e">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaf3e878693bfed092401b864dfa2ffd6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4201e480cb80fd3a123308a4ed2555a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga4201e480cb80fd3a123308a4ed2555a2">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET_MSK</a>&#160;&#160;&#160;0x001f0000</td></tr>
<tr class="separator:ga4201e480cb80fd3a123308a4ed2555a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d2d12ee25a5b17bf3c0196a2ca03ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaa7d2d12ee25a5b17bf3c0196a2ca03ae">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS_CLR_MSK</a>&#160;&#160;&#160;0xffe0ffff</td></tr>
<tr class="separator:gaa7d2d12ee25a5b17bf3c0196a2ca03ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e6c401e69586c1108cc9311dcd24b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga2e6c401e69586c1108cc9311dcd24b52">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2e6c401e69586c1108cc9311dcd24b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ceeb0ccc80661a55deeba02b0613fcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga9ceeb0ccc80661a55deeba02b0613fcd">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x001f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga9ceeb0ccc80661a55deeba02b0613fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7323e56ff286af3bc090f12c3fb6546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#gac7323e56ff286af3bc090f12c3fb6546">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x001f0000)</td></tr>
<tr class="separator:gac7323e56ff286af3bc090f12c3fb6546"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc7BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfe22c76abf03e56a1a7f3472306c2de8"></a><a class="anchor" id="ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga521a6fef8634d000d2f4d39b8c436023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga521a6fef8634d000d2f4d39b8c436023">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga521a6fef8634d000d2f4d39b8c436023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a81532ede648dc6198540f566bbbf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga67a81532ede648dc6198540f566bbbf7">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS_MSB</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga67a81532ede648dc6198540f566bbbf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e5a5e9b8e014f410dcfdf4299f3369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga85e5a5e9b8e014f410dcfdf4299f3369">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga85e5a5e9b8e014f410dcfdf4299f3369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab15e6650eace3ef4fe9a27b8afa628e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#gab15e6650eace3ef4fe9a27b8afa628e6">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET_MSK</a>&#160;&#160;&#160;0x1f000000</td></tr>
<tr class="separator:gab15e6650eace3ef4fe9a27b8afa628e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26db793e3332dd6997e84d826db6e62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#gae26db793e3332dd6997e84d826db6e62">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS_CLR_MSK</a>&#160;&#160;&#160;0xe0ffffff</td></tr>
<tr class="separator:gae26db793e3332dd6997e84d826db6e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ec3ce5660683c2e727ecd5f31907f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga9ec3ce5660683c2e727ecd5f31907f81">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9ec3ce5660683c2e727ecd5f31907f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bc715a380929cbc1c246a00f3cbbf81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga9bc715a380929cbc1c246a00f3cbbf81">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x1f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga9bc715a380929cbc1c246a00f3cbbf81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d2b37d0b24e587a5b83a18579a6ed43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga2d2b37d0b24e587a5b83a18579a6ed43">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x1f000000)</td></tr>
<tr class="separator:ga2d2b37d0b24e587a5b83a18579a6ed43"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_DMAC_WDATAECC1BUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5ec0ce16b5b36ce17cebe2c21406866a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga5ec0ce16b5b36ce17cebe2c21406866a">ALT_ECC_DMAC_WDATAECC1BUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga5ec0ce16b5b36ce17cebe2c21406866a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70cb6f2932b3933dfabe8830812052a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga70cb6f2932b3933dfabe8830812052a4">ALT_ECC_DMAC_WDATAECC1BUS_OFST</a>&#160;&#160;&#160;0x70</td></tr>
<tr class="separator:ga70cb6f2932b3933dfabe8830812052a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa774843d1fe206efb1ed4ce2c30ae619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaa774843d1fe206efb1ed4ce2c30ae619">ALT_ECC_DMAC_WDATAECC1BUS_ADDR</a>(base)&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga70cb6f2932b3933dfabe8830812052a4">ALT_ECC_DMAC_WDATAECC1BUS_OFST</a>))</td></tr>
<tr class="separator:gaa774843d1fe206efb1ed4ce2c30ae619"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gad4f182bd809aff935bfce204fd962a60"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_DMAC_WDATAECC1BUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#gad4f182bd809aff935bfce204fd962a60">ALT_ECC_DMAC_WDATAECC1BUS_t</a></td></tr>
<tr class="separator:gad4f182bd809aff935bfce204fd962a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s__s" id="struct_a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_DMAC_WDATAECC1BUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_DMAC_WDATAECC1BUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="affa2d895cb9f3e9eb5bfe9939df1e44f"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc4BUS: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa284193f959f419d6bb6f89f6a65534a"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aca39b46ca8ac78821b4709cfc0865e9c"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc5BUS: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3d6b0c94a7e2c8e9526488ca266725d4"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 3</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7c5a5d5ce46684509e6eb67a865d2d6c"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc6BUS: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a93b576efb2e7e8467fcdfe774cb9f1df"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 3</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2689dc1a745d423a176d0d91220a739b"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc7BUS: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab81bf386b96b2e2656da631384e698ae"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 3</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga962b14ee5cf9f88cf126cc8711f74030"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaae1c53ac0d45866dc23a37325a3ab95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab518356838596fb044c6274e06f48ce9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabb09d576c3b9b8239dbf06f0badc61ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET_MSK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4dc890857e8894d18e013d963b46736b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS_CLR_MSK&#160;&#160;&#160;0xffffffe0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa7e3a5e97e1e37495b39cef8ad4963e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3d415c475b1fccbcc978396800b2f50d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae908b572271c72236f593662eaf27a2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9885ccab6094fd8c6ad24373f568e7d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf08eb992ba5b576ea2cb8bfccf19c527"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga04c7917326290863427daadb2db42651"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa523e38a69aaaa501aa3dbd84d22cec7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET_MSK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga25f8fd531be9d2032b6a479bca33cb46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS_CLR_MSK&#160;&#160;&#160;0xffffe0ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9c9969a80c845c71cd0cf286e70b039c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga751f59f28114e0f430019a16c9d405d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga24e84cff7035f0d78d663932f4f37f37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa8f865221745cd4d4beb3b8feadb0c68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga67c8ea46c917bd7cb5480c4dd752ac8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS_MSB&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf3e878693bfed092401b864dfa2ffd6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4201e480cb80fd3a123308a4ed2555a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET_MSK&#160;&#160;&#160;0x001f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa7d2d12ee25a5b17bf3c0196a2ca03ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS_CLR_MSK&#160;&#160;&#160;0xffe0ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2e6c401e69586c1108cc9311dcd24b52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9ceeb0ccc80661a55deeba02b0613fcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x001f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac7323e56ff286af3bc090f12c3fb6546"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x001f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga521a6fef8634d000d2f4d39b8c436023"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga67a81532ede648dc6198540f566bbbf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS_MSB&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga85e5a5e9b8e014f410dcfdf4299f3369"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab15e6650eace3ef4fe9a27b8afa628e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET_MSK&#160;&#160;&#160;0x1f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae26db793e3332dd6997e84d826db6e62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS_CLR_MSK&#160;&#160;&#160;0xe0ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9ec3ce5660683c2e727ecd5f31907f81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9bc715a380929cbc1c246a00f3cbbf81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x1f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga2d2b37d0b24e587a5b83a18579a6ed43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x1f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_DMAC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5ec0ce16b5b36ce17cebe2c21406866a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_DMAC_WDATAECC1BUS</a> register. </p>

</div>
</div>
<a class="anchor" id="ga70cb6f2932b3933dfabe8830812052a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_OFST&#160;&#160;&#160;0x70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_DMAC_WDATAECC1BUS</a> register from the beginning of the component. </p>

</div>
</div>
<a class="anchor" id="gaa774843d1fe206efb1ed4ce2c30ae619"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_DMAC_WDATAECC1BUS_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga70cb6f2932b3933dfabe8830812052a4">ALT_ECC_DMAC_WDATAECC1BUS_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_DMAC_WDATAECC1BUS</a> register. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gad4f182bd809aff935bfce204fd962a60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_DMAC_WDATAECC1BUS_s</a> <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html#gad4f182bd809aff935bfce204fd962a60">ALT_ECC_DMAC_WDATAECC1BUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___d_m_a_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_DMAC_WDATAECC1BUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:38 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
