Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Dec  6 16:56:13 2024
| Host         : Sam-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.056      -11.641                      3                 1338        0.118        0.000                      0                 1338        4.500        0.000                       0                   703  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.056      -11.641                      3                 1338        0.118        0.000                      0                 1338        4.500        0.000                       0                   703  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -4.056ns,  Total Violation      -11.641ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.056ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.077ns  (logic 6.195ns (44.008%)  route 7.882ns (55.992%))
  Logic Levels:           25  (CARRY4=14 LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.543     5.064    vga/CLK
    SLICE_X8Y71          FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDCE (Prop_fdce_C_Q)         0.518     5.582 r  vga/v_count_reg_reg[4]/Q
                         net (fo=28, routed)          0.740     6.322    vga/y[4]
    SLICE_X9Y70          LUT5 (Prop_lut5_I1_O)        0.124     6.446 f  vga/rgb_reg[7]_i_203/O
                         net (fo=10, routed)          0.750     7.196    vga/rgb_reg[7]_i_203_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I2_O)        0.124     7.320 r  vga/rgb_reg[7]_i_322_comp_2/O
                         net (fo=5, routed)           0.860     8.179    vga/rgb_reg[7]_i_322_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.705 r  vga/rgb_reg_reg[7]_i_471/CO[3]
                         net (fo=1, routed)           0.000     8.705    vga/rgb_reg_reg[7]_i_471_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.927 r  vga/rgb_reg_reg[7]_i_425/O[0]
                         net (fo=3, routed)           0.584     9.511    vga_n_10
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.299     9.810 r  rgb_reg[7]_i_422/O
                         net (fo=1, routed)           0.000     9.810    vga/rgb_reg_reg[7]_i_308_1[1]
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.360 r  vga/rgb_reg_reg[7]_i_362/CO[3]
                         net (fo=1, routed)           0.000    10.360    vga/rgb_reg_reg[7]_i_362_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.474 r  vga/rgb_reg_reg[7]_i_308/CO[3]
                         net (fo=1, routed)           0.000    10.474    vga/rgb_reg_reg[7]_i_308_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.588 r  vga/rgb_reg_reg[7]_i_253/CO[3]
                         net (fo=1, routed)           0.000    10.588    vga/rgb_reg_reg[7]_i_253_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.702 r  vga/rgb_reg_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    10.702    vga/rgb_reg_reg[7]_i_192_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.816 r  vga/rgb_reg_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    10.816    vga/rgb_reg_reg[7]_i_138_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.038 r  vga/rgb_reg_reg[7]_i_71/O[0]
                         net (fo=5, routed)           0.626    11.664    vga_n_21
    SLICE_X4Y73          LUT2 (Prop_lut2_I0_O)        0.299    11.963 r  rgb_reg[7]_i_218/O
                         net (fo=1, routed)           0.000    11.963    rgb_reg[7]_i_218_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.513 r  rgb_reg_reg[7]_i_154/CO[3]
                         net (fo=1, routed)           0.000    12.513    vga/rgb_reg[7]_i_445_0[0]
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.627 f  vga/rgb_reg_reg[7]_i_73/CO[3]
                         net (fo=45, routed)          1.092    13.719    vga/rgb_reg_reg[7]_i_73_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124    13.843 r  vga/rgb_reg[7]_i_328/O
                         net (fo=1, routed)           0.613    14.456    vga/rgb_reg[7]_i_328_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.841 r  vga/rgb_reg_reg[7]_i_267/CO[3]
                         net (fo=1, routed)           0.009    14.850    vga/rgb_reg_reg[7]_i_267_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.964 r  vga/rgb_reg_reg[7]_i_206/CO[3]
                         net (fo=1, routed)           0.000    14.964    vga/rgb_reg_reg[7]_i_206_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.078 r  vga/rgb_reg_reg[7]_i_147/CO[3]
                         net (fo=1, routed)           0.000    15.078    vga/rgb_reg_reg[7]_i_147_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.306 r  vga/rgb_reg_reg[7]_i_72/CO[2]
                         net (fo=8, routed)           0.462    15.768    vga/rgb_reg_reg[7]_i_72_n_1
    SLICE_X3Y78          LUT5 (Prop_lut5_I1_O)        0.313    16.081 r  vga/rgb_reg[7]_i_160/O
                         net (fo=32, routed)          0.631    16.713    tetris_inst/rgb_reg_reg[7]_i_34_1
    SLICE_X3Y80          LUT6 (Prop_lut6_I4_O)        0.124    16.837 r  tetris_inst/rgb_reg[7]_i_77/O
                         net (fo=1, routed)           0.000    16.837    tetris_inst/rgb_reg[7]_i_77_n_0
    SLICE_X3Y80          MUXF7 (Prop_muxf7_I1_O)      0.245    17.082 r  tetris_inst/rgb_reg_reg[7]_i_30/O
                         net (fo=1, routed)           0.000    17.082    tetris_inst/rgb_reg_reg[7]_i_30_n_0
    SLICE_X3Y80          MUXF8 (Prop_muxf8_I0_O)      0.104    17.186 r  tetris_inst/rgb_reg_reg[7]_i_7/O
                         net (fo=1, routed)           0.948    18.134    tetris_inst/rgb_reg_reg[7]_i_7_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.316    18.450 r  tetris_inst/rgb_reg[7]_i_2/O
                         net (fo=2, routed)           0.567    19.017    vga/rgb_reg_reg[4]_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    19.141 r  vga/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    19.141    rgb_next[4]
    SLICE_X7Y76          FDCE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.492    14.833    clk_IBUF_BUFG
    SLICE_X7Y76          FDCE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X7Y76          FDCE (Setup_fdce_C_D)        0.029    15.085    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -19.141    
  -------------------------------------------------------------------
                         slack                                 -4.056    

Slack (VIOLATED) :        -3.933ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.955ns  (logic 6.195ns (44.394%)  route 7.760ns (55.606%))
  Logic Levels:           25  (CARRY4=14 LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.543     5.064    vga/CLK
    SLICE_X8Y71          FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDCE (Prop_fdce_C_Q)         0.518     5.582 r  vga/v_count_reg_reg[4]/Q
                         net (fo=28, routed)          0.740     6.322    vga/y[4]
    SLICE_X9Y70          LUT5 (Prop_lut5_I1_O)        0.124     6.446 f  vga/rgb_reg[7]_i_203/O
                         net (fo=10, routed)          0.750     7.196    vga/rgb_reg[7]_i_203_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I2_O)        0.124     7.320 r  vga/rgb_reg[7]_i_322_comp_2/O
                         net (fo=5, routed)           0.860     8.179    vga/rgb_reg[7]_i_322_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.705 r  vga/rgb_reg_reg[7]_i_471/CO[3]
                         net (fo=1, routed)           0.000     8.705    vga/rgb_reg_reg[7]_i_471_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.927 r  vga/rgb_reg_reg[7]_i_425/O[0]
                         net (fo=3, routed)           0.584     9.511    vga_n_10
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.299     9.810 r  rgb_reg[7]_i_422/O
                         net (fo=1, routed)           0.000     9.810    vga/rgb_reg_reg[7]_i_308_1[1]
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.360 r  vga/rgb_reg_reg[7]_i_362/CO[3]
                         net (fo=1, routed)           0.000    10.360    vga/rgb_reg_reg[7]_i_362_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.474 r  vga/rgb_reg_reg[7]_i_308/CO[3]
                         net (fo=1, routed)           0.000    10.474    vga/rgb_reg_reg[7]_i_308_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.588 r  vga/rgb_reg_reg[7]_i_253/CO[3]
                         net (fo=1, routed)           0.000    10.588    vga/rgb_reg_reg[7]_i_253_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.702 r  vga/rgb_reg_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    10.702    vga/rgb_reg_reg[7]_i_192_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.816 r  vga/rgb_reg_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    10.816    vga/rgb_reg_reg[7]_i_138_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.038 r  vga/rgb_reg_reg[7]_i_71/O[0]
                         net (fo=5, routed)           0.626    11.664    vga_n_21
    SLICE_X4Y73          LUT2 (Prop_lut2_I0_O)        0.299    11.963 r  rgb_reg[7]_i_218/O
                         net (fo=1, routed)           0.000    11.963    rgb_reg[7]_i_218_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.513 r  rgb_reg_reg[7]_i_154/CO[3]
                         net (fo=1, routed)           0.000    12.513    vga/rgb_reg[7]_i_445_0[0]
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.627 f  vga/rgb_reg_reg[7]_i_73/CO[3]
                         net (fo=45, routed)          1.092    13.719    vga/rgb_reg_reg[7]_i_73_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124    13.843 r  vga/rgb_reg[7]_i_328/O
                         net (fo=1, routed)           0.613    14.456    vga/rgb_reg[7]_i_328_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.841 r  vga/rgb_reg_reg[7]_i_267/CO[3]
                         net (fo=1, routed)           0.009    14.850    vga/rgb_reg_reg[7]_i_267_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.964 r  vga/rgb_reg_reg[7]_i_206/CO[3]
                         net (fo=1, routed)           0.000    14.964    vga/rgb_reg_reg[7]_i_206_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.078 r  vga/rgb_reg_reg[7]_i_147/CO[3]
                         net (fo=1, routed)           0.000    15.078    vga/rgb_reg_reg[7]_i_147_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.306 r  vga/rgb_reg_reg[7]_i_72/CO[2]
                         net (fo=8, routed)           0.462    15.768    vga/rgb_reg_reg[7]_i_72_n_1
    SLICE_X3Y78          LUT5 (Prop_lut5_I1_O)        0.313    16.081 r  vga/rgb_reg[7]_i_160/O
                         net (fo=32, routed)          0.631    16.713    tetris_inst/rgb_reg_reg[7]_i_34_1
    SLICE_X3Y80          LUT6 (Prop_lut6_I4_O)        0.124    16.837 r  tetris_inst/rgb_reg[7]_i_77/O
                         net (fo=1, routed)           0.000    16.837    tetris_inst/rgb_reg[7]_i_77_n_0
    SLICE_X3Y80          MUXF7 (Prop_muxf7_I1_O)      0.245    17.082 r  tetris_inst/rgb_reg_reg[7]_i_30/O
                         net (fo=1, routed)           0.000    17.082    tetris_inst/rgb_reg_reg[7]_i_30_n_0
    SLICE_X3Y80          MUXF8 (Prop_muxf8_I0_O)      0.104    17.186 r  tetris_inst/rgb_reg_reg[7]_i_7/O
                         net (fo=1, routed)           0.948    18.134    tetris_inst/rgb_reg_reg[7]_i_7_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.316    18.450 r  tetris_inst/rgb_reg[7]_i_2/O
                         net (fo=2, routed)           0.445    18.894    vga/rgb_reg_reg[4]_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I1_O)        0.124    19.018 r  vga/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    19.018    rgb_next[7]
    SLICE_X7Y77          FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.493    14.834    clk_IBUF_BUFG
    SLICE_X7Y77          FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X7Y77          FDCE (Setup_fdce_C_D)        0.029    15.086    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -19.018    
  -------------------------------------------------------------------
                         slack                                 -3.933    

Slack (VIOLATED) :        -3.652ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.597ns  (logic 6.438ns (47.347%)  route 7.159ns (52.653%))
  Logic Levels:           24  (CARRY4=17 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.543     5.064    vga/CLK
    SLICE_X8Y71          FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDCE (Prop_fdce_C_Q)         0.518     5.582 r  vga/v_count_reg_reg[4]/Q
                         net (fo=28, routed)          0.740     6.322    vga/y[4]
    SLICE_X9Y70          LUT5 (Prop_lut5_I1_O)        0.124     6.446 f  vga/rgb_reg[7]_i_203/O
                         net (fo=10, routed)          0.750     7.196    vga/rgb_reg[7]_i_203_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I2_O)        0.124     7.320 r  vga/rgb_reg[7]_i_322_comp_2/O
                         net (fo=5, routed)           0.860     8.179    vga/rgb_reg[7]_i_322_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.705 r  vga/rgb_reg_reg[7]_i_471/CO[3]
                         net (fo=1, routed)           0.000     8.705    vga/rgb_reg_reg[7]_i_471_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.927 r  vga/rgb_reg_reg[7]_i_425/O[0]
                         net (fo=3, routed)           0.584     9.511    vga_n_10
    SLICE_X5Y68          LUT4 (Prop_lut4_I3_O)        0.299     9.810 r  rgb_reg[7]_i_422/O
                         net (fo=1, routed)           0.000     9.810    vga/rgb_reg_reg[7]_i_308_1[1]
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.360 r  vga/rgb_reg_reg[7]_i_362/CO[3]
                         net (fo=1, routed)           0.000    10.360    vga/rgb_reg_reg[7]_i_362_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.474 r  vga/rgb_reg_reg[7]_i_308/CO[3]
                         net (fo=1, routed)           0.000    10.474    vga/rgb_reg_reg[7]_i_308_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.588 r  vga/rgb_reg_reg[7]_i_253/CO[3]
                         net (fo=1, routed)           0.000    10.588    vga/rgb_reg_reg[7]_i_253_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.702 r  vga/rgb_reg_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    10.702    vga/rgb_reg_reg[7]_i_192_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.816 r  vga/rgb_reg_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    10.816    vga/rgb_reg_reg[7]_i_138_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.038 r  vga/rgb_reg_reg[7]_i_71/O[0]
                         net (fo=5, routed)           0.626    11.664    vga_n_21
    SLICE_X4Y73          LUT2 (Prop_lut2_I0_O)        0.299    11.963 r  rgb_reg[7]_i_218/O
                         net (fo=1, routed)           0.000    11.963    rgb_reg[7]_i_218_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.513 r  rgb_reg_reg[7]_i_154/CO[3]
                         net (fo=1, routed)           0.000    12.513    vga/rgb_reg[7]_i_445_0[0]
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.627 f  vga/rgb_reg_reg[7]_i_73/CO[3]
                         net (fo=45, routed)          1.092    13.719    vga/rgb_reg_reg[7]_i_73_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124    13.843 r  vga/rgb_reg[7]_i_328/O
                         net (fo=1, routed)           0.613    14.456    vga/rgb_reg[7]_i_328_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.841 r  vga/rgb_reg_reg[7]_i_267/CO[3]
                         net (fo=1, routed)           0.009    14.850    vga/rgb_reg_reg[7]_i_267_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.964 r  vga/rgb_reg_reg[7]_i_206/CO[3]
                         net (fo=1, routed)           0.000    14.964    vga/rgb_reg_reg[7]_i_206_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.078 r  vga/rgb_reg_reg[7]_i_147/CO[3]
                         net (fo=1, routed)           0.000    15.078    vga/rgb_reg_reg[7]_i_147_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.306 r  vga/rgb_reg_reg[7]_i_72/CO[2]
                         net (fo=8, routed)           0.488    15.794    vga/rgb_reg_reg[7]_i_72_n_1
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.313    16.107 r  vga/rgb_reg[11]_i_25/O
                         net (fo=1, routed)           0.498    16.605    vga/rgb_reg[11]_i_25_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.155 r  vga/rgb_reg_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.009    17.164    vga/rgb_reg_reg[11]_i_15_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.281 r  vga/rgb_reg_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.281    vga/rgb_reg_reg[11]_i_8_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.438 r  vga/rgb_reg_reg[11]_i_4/CO[1]
                         net (fo=2, routed)           0.502    17.939    vga/tetris_inst/rgb2
    SLICE_X7Y77          LUT6 (Prop_lut6_I2_O)        0.332    18.271 r  vga/rgb_reg[11]_i_1/O
                         net (fo=2, routed)           0.390    18.661    rgb_next[11]
    SLICE_X7Y77          FDCE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.493    14.834    clk_IBUF_BUFG
    SLICE_X7Y77          FDCE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X7Y77          FDCE (Setup_fdce_C_D)       -0.047    15.010    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -18.661    
  -------------------------------------------------------------------
                         slack                                 -3.652    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/player_board_next_reg[6][6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.374ns  (logic 1.566ns (16.706%)  route 7.808ns (83.294%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.618     5.139    vga/CLK
    SLICE_X4Y64          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  vga/h_count_reg_reg[0]/Q
                         net (fo=26, routed)          1.817     7.412    vga/x[0]
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.148     7.560 f  vga/current_board_next[0][7]_i_16/O
                         net (fo=1, routed)           0.782     8.341    vga/current_board_next[0][7]_i_16_n_0
    SLICE_X8Y72          LUT5 (Prop_lut5_I4_O)        0.328     8.669 f  vga/current_board_next[0][7]_i_13/O
                         net (fo=1, routed)           0.452     9.121    vga/current_board_next[0][7]_i_13_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I1_O)        0.124     9.245 r  vga/current_board_next[0][7]_i_5/O
                         net (fo=142, routed)         1.333    10.579    tetris_inst/refresh_tick
    SLICE_X14Y79         LUT3 (Prop_lut3_I1_O)        0.153    10.732 f  tetris_inst/player_board_next[15][7]_i_3/O
                         net (fo=131, routed)         1.824    12.556    tetris_inst/player_board_next[15][7]_i_3_n_0
    SLICE_X8Y88          LUT2 (Prop_lut2_I1_O)        0.357    12.913 r  tetris_inst/player_board_next[13][7]_i_1/O
                         net (fo=112, routed)         1.600    14.513    tetris_inst/player_board_next
    SLICE_X0Y83          FDCE                                         r  tetris_inst/player_board_next_reg[6][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.502    14.843    tetris_inst/clk_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  tetris_inst/player_board_next_reg[6][6]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X0Y83          FDCE (Setup_fdce_C_CE)      -0.409    14.657    tetris_inst/player_board_next_reg[6][6]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -14.513    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/player_board_next_reg[7][6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.374ns  (logic 1.566ns (16.706%)  route 7.808ns (83.294%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.618     5.139    vga/CLK
    SLICE_X4Y64          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  vga/h_count_reg_reg[0]/Q
                         net (fo=26, routed)          1.817     7.412    vga/x[0]
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.148     7.560 f  vga/current_board_next[0][7]_i_16/O
                         net (fo=1, routed)           0.782     8.341    vga/current_board_next[0][7]_i_16_n_0
    SLICE_X8Y72          LUT5 (Prop_lut5_I4_O)        0.328     8.669 f  vga/current_board_next[0][7]_i_13/O
                         net (fo=1, routed)           0.452     9.121    vga/current_board_next[0][7]_i_13_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I1_O)        0.124     9.245 r  vga/current_board_next[0][7]_i_5/O
                         net (fo=142, routed)         1.333    10.579    tetris_inst/refresh_tick
    SLICE_X14Y79         LUT3 (Prop_lut3_I1_O)        0.153    10.732 f  tetris_inst/player_board_next[15][7]_i_3/O
                         net (fo=131, routed)         1.824    12.556    tetris_inst/player_board_next[15][7]_i_3_n_0
    SLICE_X8Y88          LUT2 (Prop_lut2_I1_O)        0.357    12.913 r  tetris_inst/player_board_next[13][7]_i_1/O
                         net (fo=112, routed)         1.600    14.513    tetris_inst/player_board_next
    SLICE_X0Y83          FDCE                                         r  tetris_inst/player_board_next_reg[7][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.502    14.843    tetris_inst/clk_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  tetris_inst/player_board_next_reg[7][6]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X0Y83          FDCE (Setup_fdce_C_CE)      -0.409    14.657    tetris_inst/player_board_next_reg[7][6]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -14.513    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/player_board_next_reg[8][6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.299ns  (logic 1.566ns (16.841%)  route 7.733ns (83.159%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.618     5.139    vga/CLK
    SLICE_X4Y64          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  vga/h_count_reg_reg[0]/Q
                         net (fo=26, routed)          1.817     7.412    vga/x[0]
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.148     7.560 f  vga/current_board_next[0][7]_i_16/O
                         net (fo=1, routed)           0.782     8.341    vga/current_board_next[0][7]_i_16_n_0
    SLICE_X8Y72          LUT5 (Prop_lut5_I4_O)        0.328     8.669 f  vga/current_board_next[0][7]_i_13/O
                         net (fo=1, routed)           0.452     9.121    vga/current_board_next[0][7]_i_13_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I1_O)        0.124     9.245 r  vga/current_board_next[0][7]_i_5/O
                         net (fo=142, routed)         1.333    10.579    tetris_inst/refresh_tick
    SLICE_X14Y79         LUT3 (Prop_lut3_I1_O)        0.153    10.732 f  tetris_inst/player_board_next[15][7]_i_3/O
                         net (fo=131, routed)         1.824    12.556    tetris_inst/player_board_next[15][7]_i_3_n_0
    SLICE_X8Y88          LUT2 (Prop_lut2_I1_O)        0.357    12.913 r  tetris_inst/player_board_next[13][7]_i_1/O
                         net (fo=112, routed)         1.525    14.438    tetris_inst/player_board_next
    SLICE_X7Y80          FDCE                                         r  tetris_inst/player_board_next_reg[8][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.496    14.837    tetris_inst/clk_IBUF_BUFG
    SLICE_X7Y80          FDCE                                         r  tetris_inst/player_board_next_reg[8][6]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X7Y80          FDCE (Setup_fdce_C_CE)      -0.409    14.651    tetris_inst/player_board_next_reg[8][6]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -14.438    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/player_board_next_reg[6][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 1.566ns (16.844%)  route 7.731ns (83.156%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.618     5.139    vga/CLK
    SLICE_X4Y64          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  vga/h_count_reg_reg[0]/Q
                         net (fo=26, routed)          1.817     7.412    vga/x[0]
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.148     7.560 f  vga/current_board_next[0][7]_i_16/O
                         net (fo=1, routed)           0.782     8.341    vga/current_board_next[0][7]_i_16_n_0
    SLICE_X8Y72          LUT5 (Prop_lut5_I4_O)        0.328     8.669 f  vga/current_board_next[0][7]_i_13/O
                         net (fo=1, routed)           0.452     9.121    vga/current_board_next[0][7]_i_13_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I1_O)        0.124     9.245 r  vga/current_board_next[0][7]_i_5/O
                         net (fo=142, routed)         1.333    10.579    tetris_inst/refresh_tick
    SLICE_X14Y79         LUT3 (Prop_lut3_I1_O)        0.153    10.732 f  tetris_inst/player_board_next[15][7]_i_3/O
                         net (fo=131, routed)         1.824    12.556    tetris_inst/player_board_next[15][7]_i_3_n_0
    SLICE_X8Y88          LUT2 (Prop_lut2_I1_O)        0.357    12.913 r  tetris_inst/player_board_next[13][7]_i_1/O
                         net (fo=112, routed)         1.523    14.436    tetris_inst/player_board_next
    SLICE_X5Y81          FDCE                                         r  tetris_inst/player_board_next_reg[6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.497    14.838    tetris_inst/clk_IBUF_BUFG
    SLICE_X5Y81          FDCE                                         r  tetris_inst/player_board_next_reg[6][1]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X5Y81          FDCE (Setup_fdce_C_CE)      -0.409    14.652    tetris_inst/player_board_next_reg[6][1]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                         -14.436    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/player_board_next_reg[7][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 1.566ns (16.844%)  route 7.731ns (83.156%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.618     5.139    vga/CLK
    SLICE_X4Y64          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  vga/h_count_reg_reg[0]/Q
                         net (fo=26, routed)          1.817     7.412    vga/x[0]
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.148     7.560 f  vga/current_board_next[0][7]_i_16/O
                         net (fo=1, routed)           0.782     8.341    vga/current_board_next[0][7]_i_16_n_0
    SLICE_X8Y72          LUT5 (Prop_lut5_I4_O)        0.328     8.669 f  vga/current_board_next[0][7]_i_13/O
                         net (fo=1, routed)           0.452     9.121    vga/current_board_next[0][7]_i_13_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I1_O)        0.124     9.245 r  vga/current_board_next[0][7]_i_5/O
                         net (fo=142, routed)         1.333    10.579    tetris_inst/refresh_tick
    SLICE_X14Y79         LUT3 (Prop_lut3_I1_O)        0.153    10.732 f  tetris_inst/player_board_next[15][7]_i_3/O
                         net (fo=131, routed)         1.824    12.556    tetris_inst/player_board_next[15][7]_i_3_n_0
    SLICE_X8Y88          LUT2 (Prop_lut2_I1_O)        0.357    12.913 r  tetris_inst/player_board_next[13][7]_i_1/O
                         net (fo=112, routed)         1.523    14.436    tetris_inst/player_board_next
    SLICE_X5Y81          FDCE                                         r  tetris_inst/player_board_next_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.497    14.838    tetris_inst/clk_IBUF_BUFG
    SLICE_X5Y81          FDCE                                         r  tetris_inst/player_board_next_reg[7][3]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X5Y81          FDCE (Setup_fdce_C_CE)      -0.409    14.652    tetris_inst/player_board_next_reg[7][3]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                         -14.436    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/player_board_next_reg[0][6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.262ns  (logic 1.566ns (16.908%)  route 7.696ns (83.092%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.618     5.139    vga/CLK
    SLICE_X4Y64          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  vga/h_count_reg_reg[0]/Q
                         net (fo=26, routed)          1.817     7.412    vga/x[0]
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.148     7.560 f  vga/current_board_next[0][7]_i_16/O
                         net (fo=1, routed)           0.782     8.341    vga/current_board_next[0][7]_i_16_n_0
    SLICE_X8Y72          LUT5 (Prop_lut5_I4_O)        0.328     8.669 f  vga/current_board_next[0][7]_i_13/O
                         net (fo=1, routed)           0.452     9.121    vga/current_board_next[0][7]_i_13_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I1_O)        0.124     9.245 r  vga/current_board_next[0][7]_i_5/O
                         net (fo=142, routed)         1.333    10.579    tetris_inst/refresh_tick
    SLICE_X14Y79         LUT3 (Prop_lut3_I1_O)        0.153    10.732 f  tetris_inst/player_board_next[15][7]_i_3/O
                         net (fo=131, routed)         1.824    12.556    tetris_inst/player_board_next[15][7]_i_3_n_0
    SLICE_X8Y88          LUT2 (Prop_lut2_I1_O)        0.357    12.913 r  tetris_inst/player_board_next[13][7]_i_1/O
                         net (fo=112, routed)         1.488    14.401    tetris_inst/player_board_next
    SLICE_X0Y90          FDCE                                         r  tetris_inst/player_board_next_reg[0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.507    14.848    tetris_inst/clk_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  tetris_inst/player_board_next_reg[0][6]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X0Y90          FDCE (Setup_fdce_C_CE)      -0.409    14.662    tetris_inst/player_board_next_reg[0][6]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -14.401    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/player_board_next_reg[3][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.262ns  (logic 1.566ns (16.908%)  route 7.696ns (83.092%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.618     5.139    vga/CLK
    SLICE_X4Y64          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  vga/h_count_reg_reg[0]/Q
                         net (fo=26, routed)          1.817     7.412    vga/x[0]
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.148     7.560 f  vga/current_board_next[0][7]_i_16/O
                         net (fo=1, routed)           0.782     8.341    vga/current_board_next[0][7]_i_16_n_0
    SLICE_X8Y72          LUT5 (Prop_lut5_I4_O)        0.328     8.669 f  vga/current_board_next[0][7]_i_13/O
                         net (fo=1, routed)           0.452     9.121    vga/current_board_next[0][7]_i_13_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I1_O)        0.124     9.245 r  vga/current_board_next[0][7]_i_5/O
                         net (fo=142, routed)         1.333    10.579    tetris_inst/refresh_tick
    SLICE_X14Y79         LUT3 (Prop_lut3_I1_O)        0.153    10.732 f  tetris_inst/player_board_next[15][7]_i_3/O
                         net (fo=131, routed)         1.824    12.556    tetris_inst/player_board_next[15][7]_i_3_n_0
    SLICE_X8Y88          LUT2 (Prop_lut2_I1_O)        0.357    12.913 r  tetris_inst/player_board_next[13][7]_i_1/O
                         net (fo=112, routed)         1.488    14.401    tetris_inst/player_board_next
    SLICE_X0Y90          FDCE                                         r  tetris_inst/player_board_next_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.507    14.848    tetris_inst/clk_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  tetris_inst/player_board_next_reg[3][0]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X0Y90          FDCE (Setup_fdce_C_CE)      -0.409    14.662    tetris_inst/player_board_next_reg[3][0]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -14.401    
  -------------------------------------------------------------------
                         slack                                  0.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 tetris_inst/current_board_reg[4][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/display_board_reg[4][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.590     1.473    tetris_inst/clk_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  tetris_inst/current_board_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  tetris_inst/current_board_reg[4][5]/Q
                         net (fo=2, routed)           0.066     1.680    tetris_inst/current_board[4][5]
    SLICE_X6Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.725 r  tetris_inst/display_board[4][5]_i_1/O
                         net (fo=1, routed)           0.000     1.725    tetris_inst/display_board[4][5]_i_1_n_0
    SLICE_X6Y90          FDCE                                         r  tetris_inst/display_board_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.860     1.988    tetris_inst/clk_IBUF_BUFG
    SLICE_X6Y90          FDCE                                         r  tetris_inst/display_board_reg[4][5]/C
                         clock pessimism             -0.502     1.486    
    SLICE_X6Y90          FDCE (Hold_fdce_C_D)         0.121     1.607    tetris_inst/display_board_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 tetris_inst/current_board_reg[14][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/current_board_next_reg[14][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.554     1.437    tetris_inst/clk_IBUF_BUFG
    SLICE_X11Y78         FDCE                                         r  tetris_inst/current_board_reg[14][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  tetris_inst/current_board_reg[14][5]/Q
                         net (fo=2, routed)           0.066     1.644    tetris_inst/out[5]
    SLICE_X10Y78         LUT4 (Prop_lut4_I2_O)        0.045     1.689 r  tetris_inst/current_board_next[14][5]_i_1/O
                         net (fo=1, routed)           0.000     1.689    tetris_inst/current_board_next[14][5]_i_1_n_0
    SLICE_X10Y78         FDCE                                         r  tetris_inst/current_board_next_reg[14][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.822     1.949    tetris_inst/clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  tetris_inst/current_board_next_reg[14][5]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X10Y78         FDCE (Hold_fdce_C_D)         0.121     1.571    tetris_inst/current_board_next_reg[14][5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 tetris_inst/current_board_reg[13][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/display_board_reg[13][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.555     1.438    tetris_inst/clk_IBUF_BUFG
    SLICE_X11Y79         FDCE                                         r  tetris_inst/current_board_reg[13][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  tetris_inst/current_board_reg[13][7]/Q
                         net (fo=2, routed)           0.066     1.645    tetris_inst/current_board[13][7]
    SLICE_X10Y79         LUT2 (Prop_lut2_I0_O)        0.045     1.690 r  tetris_inst/display_board[13][7]_i_1/O
                         net (fo=1, routed)           0.000     1.690    tetris_inst/display_board[13][7]_i_1_n_0
    SLICE_X10Y79         FDCE                                         r  tetris_inst/display_board_reg[13][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.822     1.950    tetris_inst/clk_IBUF_BUFG
    SLICE_X10Y79         FDCE                                         r  tetris_inst/display_board_reg[13][7]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X10Y79         FDCE (Hold_fdce_C_D)         0.121     1.572    tetris_inst/display_board_reg[13][7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 tetris_inst/current_board_reg[1][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/display_board_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.587     1.470    tetris_inst/clk_IBUF_BUFG
    SLICE_X7Y85          FDCE                                         r  tetris_inst/current_board_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  tetris_inst/current_board_reg[1][4]/Q
                         net (fo=2, routed)           0.066     1.678    tetris_inst/current_board[1][4]
    SLICE_X6Y85          LUT2 (Prop_lut2_I0_O)        0.045     1.723 r  tetris_inst/display_board[1][4]_i_1/O
                         net (fo=1, routed)           0.000     1.723    tetris_inst/display_board[1][4]_i_1_n_0
    SLICE_X6Y85          FDCE                                         r  tetris_inst/display_board_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.856     1.984    tetris_inst/clk_IBUF_BUFG
    SLICE_X6Y85          FDCE                                         r  tetris_inst/display_board_reg[1][4]/C
                         clock pessimism             -0.501     1.483    
    SLICE_X6Y85          FDCE (Hold_fdce_C_D)         0.121     1.604    tetris_inst/display_board_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 tetris_inst/current_board_reg[8][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/display_board_reg[8][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.584     1.467    tetris_inst/clk_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  tetris_inst/current_board_reg[8][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  tetris_inst/current_board_reg[8][4]/Q
                         net (fo=2, routed)           0.066     1.675    tetris_inst/current_board[8][4]
    SLICE_X2Y79          LUT2 (Prop_lut2_I0_O)        0.045     1.720 r  tetris_inst/display_board[8][4]_i_1/O
                         net (fo=1, routed)           0.000     1.720    tetris_inst/display_board[8][4]_i_1_n_0
    SLICE_X2Y79          FDCE                                         r  tetris_inst/display_board_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.852     1.980    tetris_inst/clk_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  tetris_inst/display_board_reg[8][4]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X2Y79          FDCE (Hold_fdce_C_D)         0.121     1.601    tetris_inst/display_board_reg[8][4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 tetris_inst/player_board_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/player_board_next_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.587     1.470    tetris_inst/clk_IBUF_BUFG
    SLICE_X7Y84          FDCE                                         r  tetris_inst/player_board_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  tetris_inst/player_board_reg[0][3]/Q
                         net (fo=2, routed)           0.068     1.679    tetris_inst/player_board[0][3]
    SLICE_X6Y84          LUT4 (Prop_lut4_I3_O)        0.045     1.724 r  tetris_inst/player_board_next[0][3]_i_1/O
                         net (fo=1, routed)           0.000     1.724    tetris_inst/player_board_next[0][3]_i_1_n_0
    SLICE_X6Y84          FDCE                                         r  tetris_inst/player_board_next_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.855     1.983    tetris_inst/clk_IBUF_BUFG
    SLICE_X6Y84          FDCE                                         r  tetris_inst/player_board_next_reg[0][3]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X6Y84          FDCE (Hold_fdce_C_D)         0.120     1.603    tetris_inst/player_board_next_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 tetris_inst/current_board_reg[11][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/display_board_reg[11][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.849%)  route 0.092ns (33.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.560     1.443    tetris_inst/clk_IBUF_BUFG
    SLICE_X15Y84         FDCE                                         r  tetris_inst/current_board_reg[11][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  tetris_inst/current_board_reg[11][7]/Q
                         net (fo=2, routed)           0.092     1.676    tetris_inst/current_board[11][7]
    SLICE_X14Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.721 r  tetris_inst/display_board[11][7]_i_1/O
                         net (fo=1, routed)           0.000     1.721    tetris_inst/display_board[11][7]_i_1_n_0
    SLICE_X14Y84         FDCE                                         r  tetris_inst/display_board_reg[11][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.827     1.955    tetris_inst/clk_IBUF_BUFG
    SLICE_X14Y84         FDCE                                         r  tetris_inst/display_board_reg[11][7]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X14Y84         FDCE (Hold_fdce_C_D)         0.121     1.577    tetris_inst/display_board_reg[11][7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 tetris_inst/current_board_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/display_board_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.764%)  route 0.070ns (27.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.590     1.473    tetris_inst/clk_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  tetris_inst/current_board_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  tetris_inst/current_board_reg[1][0]/Q
                         net (fo=2, routed)           0.070     1.684    tetris_inst/current_board[1][0]
    SLICE_X0Y87          LUT2 (Prop_lut2_I0_O)        0.045     1.729 r  tetris_inst/display_board[1][0]_i_1/O
                         net (fo=1, routed)           0.000     1.729    tetris_inst/display_board[1][0]_i_1_n_0
    SLICE_X0Y87          FDCE                                         r  tetris_inst/display_board_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.859     1.987    tetris_inst/clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  tetris_inst/display_board_reg[1][0]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X0Y87          FDCE (Hold_fdce_C_D)         0.092     1.578    tetris_inst/display_board_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 tetris_inst/current_board_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/current_board_next_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.589     1.472    tetris_inst/clk_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  tetris_inst/current_board_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  tetris_inst/current_board_reg[0][1]/Q
                         net (fo=2, routed)           0.099     1.712    tetris_inst/current_board[0][1]
    SLICE_X2Y86          LUT4 (Prop_lut4_I2_O)        0.045     1.757 r  tetris_inst/current_board_next[0][1]_i_1/O
                         net (fo=1, routed)           0.000     1.757    tetris_inst/current_board_next[0][1]_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  tetris_inst/current_board_next_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.858     1.986    tetris_inst/clk_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  tetris_inst/current_board_next_reg[0][1]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X2Y86          FDCE (Hold_fdce_C_D)         0.120     1.605    tetris_inst/current_board_next_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 tetris_inst/current_board_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/current_board_next_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.589     1.472    tetris_inst/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  tetris_inst/current_board_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  tetris_inst/current_board_reg[0][2]/Q
                         net (fo=2, routed)           0.099     1.712    tetris_inst/current_board[0][2]
    SLICE_X2Y85          LUT4 (Prop_lut4_I2_O)        0.045     1.757 r  tetris_inst/current_board_next[0][2]_i_1/O
                         net (fo=1, routed)           0.000     1.757    tetris_inst/current_board_next[0][2]_i_1_n_0
    SLICE_X2Y85          FDCE                                         r  tetris_inst/current_board_next_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.858     1.986    tetris_inst/clk_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  tetris_inst/current_board_next_reg[0][2]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.120     1.605    tetris_inst/current_board_next_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90    tetris_inst/current_board_next_reg[3][5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91    tetris_inst/current_board_next_reg[3][6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91    tetris_inst/current_board_next_reg[3][7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y91    tetris_inst/current_board_next_reg[4][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y90    tetris_inst/current_board_next_reg[4][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y88    tetris_inst/current_board_next_reg[4][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y91    tetris_inst/current_board_next_reg[4][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y88    tetris_inst/current_board_next_reg[4][4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y90    tetris_inst/current_board_next_reg[4][5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    tetris_inst/current_board_next_reg[3][6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y91    tetris_inst/current_board_next_reg[4][3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89    tetris_inst/current_board_next_reg[4][7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88    tetris_inst/current_board_next_reg[5][7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87    tetris_inst/current_board_reg[2][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87    tetris_inst/current_board_reg[2][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87    tetris_inst/current_board_reg[2][4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87    tetris_inst/current_board_reg[2][6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87    tetris_inst/current_board_reg[2][7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91    tetris_inst/current_board_reg[3][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91    tetris_inst/current_board_next_reg[3][7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91    tetris_inst/current_board_next_reg[4][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y90    tetris_inst/current_board_next_reg[4][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y88    tetris_inst/current_board_next_reg[4][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y88    tetris_inst/current_board_next_reg[4][4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y90    tetris_inst/current_board_next_reg[4][5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y90    tetris_inst/current_board_next_reg[4][6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81    tetris_inst/current_board_next_reg[6][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83    tetris_inst/current_board_next_reg[6][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y88    tetris_inst/current_board_reg[4][2]/C



