#ignore all simulation outputs
*verilog/simulation/*
*verilog/*.lx2
*verilog/*.vcd

#ignore all compiled files
**/*.hex
**/*_annotation.json
**/*.csv
*testCode/assemblyTest/*.hex
*testCode/assemblyTest/*.csv
*testCode/assemblyTest/*.json
*testCode/c_Code/*.hex
*testCode/c_Code/*.asm
*testCode/c_Code/*.csv
*testCode/c_Code/*_annotation.json

#Ignore all synthesized files
*verilog/qflowSynthesis/*
*qflowSynthesis/*
verilog/qflowSynthesis/
qflowSynthesis/

#ignore pycache
*pythonScripts/*/__pycache__/*