// Seed: 747825801
module module_0 (
    input wire id_0,
    input wand id_1,
    output uwire id_2,
    input tri1 id_3,
    output supply0 id_4,
    output supply1 id_5,
    input wire id_6,
    input supply1 id_7,
    input wand id_8,
    input tri id_9,
    output uwire id_10,
    input supply1 id_11,
    output uwire id_12,
    output wand id_13,
    input tri1 id_14,
    input tri1 id_15,
    output supply0 id_16,
    input supply1 id_17,
    input supply0 id_18
);
  generate
    if (1) begin : LABEL_0
    end else begin : LABEL_1
      assign id_12 = -1;
      if (1) begin : LABEL_2
        logic id_20;
        ;
      end
      assign id_4 = id_7;
      assign id_5 = -1 == -1;
    end
  endgenerate
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd28,
    parameter id_14 = 32'd39,
    parameter id_4  = 32'd98,
    parameter id_6  = 32'd88
) (
    input tri1 id_0,
    output tri0 id_1,
    output logic id_2,
    output supply0 id_3,
    input tri _id_4,
    input uwire id_5,
    input tri1 _id_6,
    input supply0 id_7,
    output tri id_8,
    input wand id_9,
    input uwire id_10,
    input tri _id_11,
    output wor id_12,
    output supply1 id_13,
    input supply1 _id_14
    , id_22,
    input wand id_15,
    output tri1 id_16,
    input wor id_17,
    input wor id_18,
    input supply1 id_19,
    input tri id_20
);
  always @* begin : LABEL_0
    id_2 <= -1;
  end
  wire [-1  !=  1 : id_11  -  -1  &  id_6  &  1] id_23;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_13,
      id_9,
      id_1,
      id_8,
      id_19,
      id_9,
      id_20,
      id_20,
      id_16,
      id_19,
      id_16,
      id_8,
      id_5,
      id_10,
      id_3,
      id_7,
      id_10
  );
  wire [1 : -1  *  id_14] id_24;
  logic [id_4 : -1] id_25;
  ;
endmodule
