module uart_tx(
    input clk,
    input rst,
    input tx_start,
    input [7:0] tx_data,
    output reg tx,
    output reg busy
);

reg [3:0] bit_index;
reg [9:0] shift_reg;

always @(posedge clk or posedge rst) begin
    if (rst) begin
        tx <= 1'b1;
        busy <= 1'b0;
        bit_index <= 0;
    end
    else begin
        if (tx_start && !busy) begin
            busy <= 1'b1;
            shift_reg <= {1'b1, tx_data, 1'b0};
            bit_index <= 0;
        end
        else if (busy) begin
            tx <= shift_reg[0];
            shift_reg <= shift_reg >> 1;
            bit_index <= bit_index + 1;

            if (bit_index == 9) begin
                busy <= 1'b0;
                tx <= 1'b1;
            end
        end
    end
end

endmodule