Analysis for QUEUE_SIZE = 3, ENQ_ENA = 1

Frequency: 100 MHz -> Synthesis: 13s -> 13s
Frequency: 100 MHz -> Implementation: 2m 33s -> 153s
Frequency: 100 MHz -> Power: 5.819 W
Frequency: 100 MHz -> CLB LUTs Used: 81
Frequency: 100 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 100 MHz -> CLB Registers Used: 50
Frequency: 100 MHz -> CLB Registers Util%: <0.01 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 6.638 ns
Frequency: 100 MHz -> Achieved Frequency: 297.442 MHz


Frequency: 150 MHz -> Synthesis: 7s -> 7s
Frequency: 150 MHz -> Implementation: 2m 5s -> 125s
Frequency: 150 MHz -> Power: 5.822 W
Frequency: 150 MHz -> CLB LUTs Used: 81
Frequency: 150 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 150 MHz -> CLB Registers Used: 50
Frequency: 150 MHz -> CLB Registers Util%: <0.01 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 3.605 ns
Frequency: 150 MHz -> Achieved Frequency: 326.619 MHz


Frequency: 200 MHz -> Synthesis: 7s -> 7s
Frequency: 200 MHz -> Implementation: 2m 6s -> 126s
Frequency: 200 MHz -> Power: 5.824 W
Frequency: 200 MHz -> CLB LUTs Used: 81
Frequency: 200 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 200 MHz -> CLB Registers Used: 50
Frequency: 200 MHz -> CLB Registers Util%: <0.01 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 2.745 ns
Frequency: 200 MHz -> Achieved Frequency: 443.459 MHz


Frequency: 250 MHz -> Synthesis: 7s -> 7s
Frequency: 250 MHz -> Implementation: 2m 4s -> 124s
Frequency: 250 MHz -> Power: 5.826 W
Frequency: 250 MHz -> CLB LUTs Used: 81
Frequency: 250 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 250 MHz -> CLB Registers Used: 50
Frequency: 250 MHz -> CLB Registers Util%: <0.01 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 1.638 ns
Frequency: 250 MHz -> Achieved Frequency: 423.370 MHz


Frequency: 300 MHz -> Synthesis: 7s -> 7s
Frequency: 300 MHz -> Implementation: 2m 6s -> 126s
Frequency: 300 MHz -> Power: 5.829 W
Frequency: 300 MHz -> CLB LUTs Used: 81
Frequency: 300 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 300 MHz -> CLB Registers Used: 50
Frequency: 300 MHz -> CLB Registers Util%: <0.01 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 1.326 ns
Frequency: 300 MHz -> Achieved Frequency: 498.173 MHz


Frequency: 350 MHz -> Synthesis: 7s -> 7s
Frequency: 350 MHz -> Implementation: 2m 5s -> 125s
Frequency: 350 MHz -> Power: 5.831 W
Frequency: 350 MHz -> CLB LUTs Used: 81
Frequency: 350 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 350 MHz -> CLB Registers Used: 50
Frequency: 350 MHz -> CLB Registers Util%: <0.01 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.918 ns
Frequency: 350 MHz -> Achieved Frequency: 515.692 MHz


Frequency: 400 MHz -> Synthesis: 8s -> 8s
Frequency: 400 MHz -> Implementation: 2m 7s -> 127s
Frequency: 400 MHz -> Power: 5.834 W
Frequency: 400 MHz -> CLB LUTs Used: 81
Frequency: 400 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 400 MHz -> CLB Registers Used: 50
Frequency: 400 MHz -> CLB Registers Util%: <0.01 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: 0.727 ns
Frequency: 400 MHz -> Achieved Frequency: 564.016 MHz


Frequency: 450 MHz -> Synthesis: 8s -> 8s
Frequency: 450 MHz -> Implementation: 2m 7s -> 127s
Frequency: 450 MHz -> Power: 5.837 W
Frequency: 450 MHz -> CLB LUTs Used: 81
Frequency: 450 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 450 MHz -> CLB Registers Used: 50
Frequency: 450 MHz -> CLB Registers Util%: <0.01 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: 0.478 ns
Frequency: 450 MHz -> Achieved Frequency: 573.321 MHz


Frequency: 500 MHz -> Synthesis: 7s -> 7s
Frequency: 500 MHz -> Implementation: 2m 20s -> 140s
Frequency: 500 MHz -> Power: 5.838 W
Frequency: 500 MHz -> CLB LUTs Used: 81
Frequency: 500 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 500 MHz -> CLB Registers Used: 50
Frequency: 500 MHz -> CLB Registers Util%: <0.01 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: 0.264 ns
Frequency: 500 MHz -> Achieved Frequency: 576.037 MHz


Frequency: 550 MHz -> Synthesis: 7s -> 7s
Frequency: 550 MHz -> Implementation: 2m 19s -> 139s
Frequency: 550 MHz -> Power: 5.841 W
Frequency: 550 MHz -> CLB LUTs Used: 81
Frequency: 550 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 550 MHz -> CLB Registers Used: 50
Frequency: 550 MHz -> CLB Registers Util%: <0.01 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: 0.214 ns
Frequency: 550 MHz -> Achieved Frequency: 623.371 MHz


Frequency: 600 MHz -> Synthesis: 7s -> 7s
Frequency: 600 MHz -> Implementation: 2m 30s -> 150s
Frequency: 600 MHz -> Power: 5.843 W
Frequency: 600 MHz -> CLB LUTs Used: 82
Frequency: 600 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 600 MHz -> CLB Registers Used: 50
Frequency: 600 MHz -> CLB Registers Util%: <0.01 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: 0.128 ns
Frequency: 600 MHz -> Achieved Frequency: 649.913 MHz


Frequency: 650 MHz -> Synthesis: 8s -> 8s
Frequency: 650 MHz -> Implementation: 2m 30s -> 150s
Frequency: 650 MHz -> Power: 5.846 W
Frequency: 650 MHz -> CLB LUTs Used: 82
Frequency: 650 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 650 MHz -> CLB Registers Used: 50
Frequency: 650 MHz -> CLB Registers Util%: <0.01 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: 0.038 ns
Frequency: 650 MHz -> Achieved Frequency: 666.462 MHz


Frequency: 700 MHz -> Synthesis: 8s -> 8s
Frequency: 700 MHz -> Implementation: 3m 21s -> 201s
Frequency: 700 MHz -> Power: 5.848 W
Frequency: 700 MHz -> CLB LUTs Used: 82
Frequency: 700 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 700 MHz -> CLB Registers Used: 51
Frequency: 700 MHz -> CLB Registers Util%: <0.01 %
Frequency: 700 MHz -> BRAM Util: 0
Frequency: 700 MHz -> BRAM Util%: 0.00 %
Frequency: 700 MHz -> WNS: -0.014 ns
Frequency: 700 MHz -> Achieved Frequency: 693.207 MHz


Frequency: 750 MHz -> Synthesis: 8s -> 8s
Frequency: 750 MHz -> Implementation: 3m 23s -> 203s
Frequency: 750 MHz -> Power: 5.850 W
Frequency: 750 MHz -> CLB LUTs Used: 82
Frequency: 750 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 750 MHz -> CLB Registers Used: 50
Frequency: 750 MHz -> CLB Registers Util%: <0.01 %
Frequency: 750 MHz -> BRAM Util: 0
Frequency: 750 MHz -> BRAM Util%: 0.00 %
Frequency: 750 MHz -> WNS: -0.285 ns
Frequency: 750 MHz -> Achieved Frequency: 617.920 MHz


Frequency: 800 MHz -> Synthesis: 8s -> 8s
Frequency: 800 MHz -> Implementation: 3m 29s -> 209s
Frequency: 800 MHz -> Power: 5.853 W
Frequency: 800 MHz -> CLB LUTs Used: 82
Frequency: 800 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 800 MHz -> CLB Registers Used: 51
Frequency: 800 MHz -> CLB Registers Util%: <0.01 %
Frequency: 800 MHz -> BRAM Util: 0
Frequency: 800 MHz -> BRAM Util%: 0.00 %
Frequency: 800 MHz -> WNS: -0.199 ns
Frequency: 800 MHz -> Achieved Frequency: 690.131 MHz


