--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu_instructor_copy.twx cpu_instructor_copy.ncd -o
cpu_instructor_copy.twr cpu_instructor_copy.pcf -ucf nexys3.ucf

Design file:              cpu_instructor_copy.ncd
Physical constraint file: cpu_instructor_copy.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 736912 paths analyzed, 1386 endpoints analyzed, 44 failing endpoints
 44 timing errors detected. (44 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.310ns.
--------------------------------------------------------------------------------

Paths for end point Mmult_n0360 (DSP48_X1Y7.B7), 53110 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          Mmult_n0360 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.246ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.367 - 0.396)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to Mmult_n0360
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOA0     Trcko_DOA             1.850   cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X25Y25.B6      net (fanout=1)        2.748   cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta
    SLICE_X25Y25.B       Tilo                  0.259   Mmux_n06652011
                                                       cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux31
    DSP48_X1Y8.A2        net (fanout=14)       1.206   mem_data_out<2>
    DSP48_X1Y8.M4        Tdspdo_A_M            2.835   Mmult_n0501
                                                       Mmult_n0501
    SLICE_X26Y35.A6      net (fanout=2)        0.718   n0501<4>
    SLICE_X26Y35.A       Tilo                  0.203   brain.current_opcode[7]_brain.pc[5]_mux_7_OUT<1>13
                                                       Mmux__n0983_A_2_f7_3_F_SW0
    SLICE_X24Y35.D4      net (fanout=1)        0.415   N250
    SLICE_X24Y35.CMUX    Topdc                 0.338   N138
                                                       Mmux__n0983_A_2_f7_3_F
                                                       Mmux__n0983_A_2_f7_3
    SLICE_X24Y30.AX      net (fanout=1)        0.677   Mmux__n0983_rs_A<4>
    SLICE_X24Y30.DMUX    Taxd                  0.369   brain.pc_0_1
                                                       Mmux__n0983_rs_xor<7>
    SLICE_X29Y31.D4      net (fanout=1)        0.694   _n0983<7>
    SLICE_X29Y31.D       Tilo                  0.259   register_a<7>
                                                       Mmux__n098981
    DSP48_X1Y7.B7        net (fanout=2)        0.526   _n0989<7>
    DSP48_X1Y7.CLK       Tdspdck_B_B0REG       0.149   Mmult_n0360
                                                       Mmult_n0360
    -------------------------------------------------  ---------------------------
    Total                                     13.246ns (6.262ns logic, 6.984ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          Mmult_n0360 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.122ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.454 - 0.479)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to Mmult_n0360
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y28.DOA0    Trcko_DOA             1.850   cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X27Y42.C2      net (fanout=1)        2.811   cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta
    SLICE_X27Y42.C       Tilo                  0.259   mem_data_out<6>
                                                       cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71
    DSP48_X1Y8.A6        net (fanout=12)       1.019   mem_data_out<6>
    DSP48_X1Y8.M4        Tdspdo_A_M            2.835   Mmult_n0501
                                                       Mmult_n0501
    SLICE_X26Y35.A6      net (fanout=2)        0.718   n0501<4>
    SLICE_X26Y35.A       Tilo                  0.203   brain.current_opcode[7]_brain.pc[5]_mux_7_OUT<1>13
                                                       Mmux__n0983_A_2_f7_3_F_SW0
    SLICE_X24Y35.D4      net (fanout=1)        0.415   N250
    SLICE_X24Y35.CMUX    Topdc                 0.338   N138
                                                       Mmux__n0983_A_2_f7_3_F
                                                       Mmux__n0983_A_2_f7_3
    SLICE_X24Y30.AX      net (fanout=1)        0.677   Mmux__n0983_rs_A<4>
    SLICE_X24Y30.DMUX    Taxd                  0.369   brain.pc_0_1
                                                       Mmux__n0983_rs_xor<7>
    SLICE_X29Y31.D4      net (fanout=1)        0.694   _n0983<7>
    SLICE_X29Y31.D       Tilo                  0.259   register_a<7>
                                                       Mmux__n098981
    DSP48_X1Y7.B7        net (fanout=2)        0.526   _n0989<7>
    DSP48_X1Y7.CLK       Tdspdck_B_B0REG       0.149   Mmult_n0360
                                                       Mmult_n0360
    -------------------------------------------------  ---------------------------
    Total                                     13.122ns (6.262ns logic, 6.860ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          Mmult_n0360 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.112ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.367 - 0.387)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to Mmult_n0360
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA0     Trcko_DOA             1.850   cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X28Y25.D2      net (fanout=1)        2.860   cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta
    SLICE_X28Y25.D       Tilo                  0.205   mem_data_out<1>
                                                       cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux21
    DSP48_X1Y8.A1        net (fanout=15)       1.014   mem_data_out<1>
    DSP48_X1Y8.M4        Tdspdo_A_M            2.835   Mmult_n0501
                                                       Mmult_n0501
    SLICE_X26Y35.A6      net (fanout=2)        0.718   n0501<4>
    SLICE_X26Y35.A       Tilo                  0.203   brain.current_opcode[7]_brain.pc[5]_mux_7_OUT<1>13
                                                       Mmux__n0983_A_2_f7_3_F_SW0
    SLICE_X24Y35.D4      net (fanout=1)        0.415   N250
    SLICE_X24Y35.CMUX    Topdc                 0.338   N138
                                                       Mmux__n0983_A_2_f7_3_F
                                                       Mmux__n0983_A_2_f7_3
    SLICE_X24Y30.AX      net (fanout=1)        0.677   Mmux__n0983_rs_A<4>
    SLICE_X24Y30.DMUX    Taxd                  0.369   brain.pc_0_1
                                                       Mmux__n0983_rs_xor<7>
    SLICE_X29Y31.D4      net (fanout=1)        0.694   _n0983<7>
    SLICE_X29Y31.D       Tilo                  0.259   register_a<7>
                                                       Mmux__n098981
    DSP48_X1Y7.B7        net (fanout=2)        0.526   _n0989<7>
    DSP48_X1Y7.CLK       Tdspdck_B_B0REG       0.149   Mmult_n0360
                                                       Mmult_n0360
    -------------------------------------------------  ---------------------------
    Total                                     13.112ns (6.208ns logic, 6.904ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point Mmult_n0501 (DSP48_X1Y8.B6), 39049 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          Mmult_n0501 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.133ns (Levels of Logic = 6)
  Clock Path Skew:      -0.035ns (0.453 - 0.488)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to Mmult_n0501
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOA0     Trcko_DOA             1.850   cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X25Y25.B6      net (fanout=1)        2.748   cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta
    SLICE_X25Y25.B       Tilo                  0.259   Mmux_n06652011
                                                       cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux31
    DSP48_X1Y8.A2        net (fanout=14)       1.206   mem_data_out<2>
    DSP48_X1Y8.M4        Tdspdo_A_M            2.835   Mmult_n0501
                                                       Mmult_n0501
    SLICE_X26Y35.A6      net (fanout=2)        0.718   n0501<4>
    SLICE_X26Y35.A       Tilo                  0.203   brain.current_opcode[7]_brain.pc[5]_mux_7_OUT<1>13
                                                       Mmux__n0983_A_2_f7_3_F_SW0
    SLICE_X24Y35.D4      net (fanout=1)        0.415   N250
    SLICE_X24Y35.CMUX    Topdc                 0.338   N138
                                                       Mmux__n0983_A_2_f7_3_F
                                                       Mmux__n0983_A_2_f7_3
    SLICE_X24Y30.AX      net (fanout=1)        0.677   Mmux__n0983_rs_A<4>
    SLICE_X24Y30.CMUX    Taxc                  0.344   brain.pc_0_1
                                                       Mmux__n0983_rs_xor<7>
    SLICE_X27Y28.C5      net (fanout=1)        0.567   _n0983<6>
    SLICE_X27Y28.C       Tilo                  0.259   register_a<6>
                                                       Mmux__n098971
    DSP48_X1Y8.B6        net (fanout=2)        0.565   _n0989<6>
    DSP48_X1Y8.CLK       Tdspdck_B_B0REG       0.149   Mmult_n0501
                                                       Mmult_n0501
    -------------------------------------------------  ---------------------------
    Total                                     13.133ns (6.237ns logic, 6.896ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          Mmult_n0501 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.009ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.366 - 0.387)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to Mmult_n0501
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y28.DOA0    Trcko_DOA             1.850   cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X27Y42.C2      net (fanout=1)        2.811   cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta
    SLICE_X27Y42.C       Tilo                  0.259   mem_data_out<6>
                                                       cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71
    DSP48_X1Y8.A6        net (fanout=12)       1.019   mem_data_out<6>
    DSP48_X1Y8.M4        Tdspdo_A_M            2.835   Mmult_n0501
                                                       Mmult_n0501
    SLICE_X26Y35.A6      net (fanout=2)        0.718   n0501<4>
    SLICE_X26Y35.A       Tilo                  0.203   brain.current_opcode[7]_brain.pc[5]_mux_7_OUT<1>13
                                                       Mmux__n0983_A_2_f7_3_F_SW0
    SLICE_X24Y35.D4      net (fanout=1)        0.415   N250
    SLICE_X24Y35.CMUX    Topdc                 0.338   N138
                                                       Mmux__n0983_A_2_f7_3_F
                                                       Mmux__n0983_A_2_f7_3
    SLICE_X24Y30.AX      net (fanout=1)        0.677   Mmux__n0983_rs_A<4>
    SLICE_X24Y30.CMUX    Taxc                  0.344   brain.pc_0_1
                                                       Mmux__n0983_rs_xor<7>
    SLICE_X27Y28.C5      net (fanout=1)        0.567   _n0983<6>
    SLICE_X27Y28.C       Tilo                  0.259   register_a<6>
                                                       Mmux__n098971
    DSP48_X1Y8.B6        net (fanout=2)        0.565   _n0989<6>
    DSP48_X1Y8.CLK       Tdspdck_B_B0REG       0.149   Mmult_n0501
                                                       Mmult_n0501
    -------------------------------------------------  ---------------------------
    Total                                     13.009ns (6.237ns logic, 6.772ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          Mmult_n0501 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      12.999ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.453 - 0.479)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to Mmult_n0501
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA0     Trcko_DOA             1.850   cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X28Y25.D2      net (fanout=1)        2.860   cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta
    SLICE_X28Y25.D       Tilo                  0.205   mem_data_out<1>
                                                       cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux21
    DSP48_X1Y8.A1        net (fanout=15)       1.014   mem_data_out<1>
    DSP48_X1Y8.M4        Tdspdo_A_M            2.835   Mmult_n0501
                                                       Mmult_n0501
    SLICE_X26Y35.A6      net (fanout=2)        0.718   n0501<4>
    SLICE_X26Y35.A       Tilo                  0.203   brain.current_opcode[7]_brain.pc[5]_mux_7_OUT<1>13
                                                       Mmux__n0983_A_2_f7_3_F_SW0
    SLICE_X24Y35.D4      net (fanout=1)        0.415   N250
    SLICE_X24Y35.CMUX    Topdc                 0.338   N138
                                                       Mmux__n0983_A_2_f7_3_F
                                                       Mmux__n0983_A_2_f7_3
    SLICE_X24Y30.AX      net (fanout=1)        0.677   Mmux__n0983_rs_A<4>
    SLICE_X24Y30.CMUX    Taxc                  0.344   brain.pc_0_1
                                                       Mmux__n0983_rs_xor<7>
    SLICE_X27Y28.C5      net (fanout=1)        0.567   _n0983<6>
    SLICE_X27Y28.C       Tilo                  0.259   register_a<6>
                                                       Mmux__n098971
    DSP48_X1Y8.B6        net (fanout=2)        0.565   _n0989<6>
    DSP48_X1Y8.CLK       Tdspdck_B_B0REG       0.149   Mmult_n0501
                                                       Mmult_n0501
    -------------------------------------------------  ---------------------------
    Total                                     12.999ns (6.183ns logic, 6.816ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point Mmult_n0501 (DSP48_X1Y8.B7), 53110 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          Mmult_n0501 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.075ns (Levels of Logic = 6)
  Clock Path Skew:      -0.035ns (0.453 - 0.488)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to Mmult_n0501
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOA0     Trcko_DOA             1.850   cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X25Y25.B6      net (fanout=1)        2.748   cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta
    SLICE_X25Y25.B       Tilo                  0.259   Mmux_n06652011
                                                       cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux31
    DSP48_X1Y8.A2        net (fanout=14)       1.206   mem_data_out<2>
    DSP48_X1Y8.M4        Tdspdo_A_M            2.835   Mmult_n0501
                                                       Mmult_n0501
    SLICE_X26Y35.A6      net (fanout=2)        0.718   n0501<4>
    SLICE_X26Y35.A       Tilo                  0.203   brain.current_opcode[7]_brain.pc[5]_mux_7_OUT<1>13
                                                       Mmux__n0983_A_2_f7_3_F_SW0
    SLICE_X24Y35.D4      net (fanout=1)        0.415   N250
    SLICE_X24Y35.CMUX    Topdc                 0.338   N138
                                                       Mmux__n0983_A_2_f7_3_F
                                                       Mmux__n0983_A_2_f7_3
    SLICE_X24Y30.AX      net (fanout=1)        0.677   Mmux__n0983_rs_A<4>
    SLICE_X24Y30.DMUX    Taxd                  0.369   brain.pc_0_1
                                                       Mmux__n0983_rs_xor<7>
    SLICE_X29Y31.D4      net (fanout=1)        0.694   _n0983<7>
    SLICE_X29Y31.D       Tilo                  0.259   register_a<7>
                                                       Mmux__n098981
    DSP48_X1Y8.B7        net (fanout=2)        0.355   _n0989<7>
    DSP48_X1Y8.CLK       Tdspdck_B_B0REG       0.149   Mmult_n0501
                                                       Mmult_n0501
    -------------------------------------------------  ---------------------------
    Total                                     13.075ns (6.262ns logic, 6.813ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          Mmult_n0501 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      12.951ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.366 - 0.387)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to Mmult_n0501
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y28.DOA0    Trcko_DOA             1.850   cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X27Y42.C2      net (fanout=1)        2.811   cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta
    SLICE_X27Y42.C       Tilo                  0.259   mem_data_out<6>
                                                       cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71
    DSP48_X1Y8.A6        net (fanout=12)       1.019   mem_data_out<6>
    DSP48_X1Y8.M4        Tdspdo_A_M            2.835   Mmult_n0501
                                                       Mmult_n0501
    SLICE_X26Y35.A6      net (fanout=2)        0.718   n0501<4>
    SLICE_X26Y35.A       Tilo                  0.203   brain.current_opcode[7]_brain.pc[5]_mux_7_OUT<1>13
                                                       Mmux__n0983_A_2_f7_3_F_SW0
    SLICE_X24Y35.D4      net (fanout=1)        0.415   N250
    SLICE_X24Y35.CMUX    Topdc                 0.338   N138
                                                       Mmux__n0983_A_2_f7_3_F
                                                       Mmux__n0983_A_2_f7_3
    SLICE_X24Y30.AX      net (fanout=1)        0.677   Mmux__n0983_rs_A<4>
    SLICE_X24Y30.DMUX    Taxd                  0.369   brain.pc_0_1
                                                       Mmux__n0983_rs_xor<7>
    SLICE_X29Y31.D4      net (fanout=1)        0.694   _n0983<7>
    SLICE_X29Y31.D       Tilo                  0.259   register_a<7>
                                                       Mmux__n098981
    DSP48_X1Y8.B7        net (fanout=2)        0.355   _n0989<7>
    DSP48_X1Y8.CLK       Tdspdck_B_B0REG       0.149   Mmult_n0501
                                                       Mmult_n0501
    -------------------------------------------------  ---------------------------
    Total                                     12.951ns (6.262ns logic, 6.689ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          Mmult_n0501 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      12.941ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.453 - 0.479)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to Mmult_n0501
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA0     Trcko_DOA             1.850   cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X28Y25.D2      net (fanout=1)        2.860   cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta
    SLICE_X28Y25.D       Tilo                  0.205   mem_data_out<1>
                                                       cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux21
    DSP48_X1Y8.A1        net (fanout=15)       1.014   mem_data_out<1>
    DSP48_X1Y8.M4        Tdspdo_A_M            2.835   Mmult_n0501
                                                       Mmult_n0501
    SLICE_X26Y35.A6      net (fanout=2)        0.718   n0501<4>
    SLICE_X26Y35.A       Tilo                  0.203   brain.current_opcode[7]_brain.pc[5]_mux_7_OUT<1>13
                                                       Mmux__n0983_A_2_f7_3_F_SW0
    SLICE_X24Y35.D4      net (fanout=1)        0.415   N250
    SLICE_X24Y35.CMUX    Topdc                 0.338   N138
                                                       Mmux__n0983_A_2_f7_3_F
                                                       Mmux__n0983_A_2_f7_3
    SLICE_X24Y30.AX      net (fanout=1)        0.677   Mmux__n0983_rs_A<4>
    SLICE_X24Y30.DMUX    Taxd                  0.369   brain.pc_0_1
                                                       Mmux__n0983_rs_xor<7>
    SLICE_X29Y31.D4      net (fanout=1)        0.694   _n0983<7>
    SLICE_X29Y31.D       Tilo                  0.259   register_a<7>
                                                       Mmux__n098981
    DSP48_X1Y8.B7        net (fanout=2)        0.355   _n0989<7>
    DSP48_X1Y8.CLK       Tdspdck_B_B0REG       0.149   Mmult_n0501
                                                       Mmult_n0501
    -------------------------------------------------  ---------------------------
    Total                                     12.941ns (6.208ns logic, 6.733ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_data_in_5 (SLICE_X24Y39.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               brain.wide_buffer_5 (FF)
  Destination:          mem_data_in_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: brain.wide_buffer_5 to mem_data_in_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y39.AQ      Tcko                  0.198   brain.wide_buffer<6>
                                                       brain.wide_buffer_5
    SLICE_X24Y39.B6      net (fanout=2)        0.023   brain.wide_buffer<5>
    SLICE_X24Y39.CLK     Tah         (-Th)    -0.190   mem_data_in<7>
                                                       Mmux__n0983_A_2_f7151
                                                       mem_data_in_5
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.388ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point brain.wide_buffer_6 (SLICE_X25Y39.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               brain.wide_buffer_6 (FF)
  Destination:          brain.wide_buffer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: brain.wide_buffer_6 to brain.wide_buffer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y39.CQ      Tcko                  0.198   brain.wide_buffer<6>
                                                       brain.wide_buffer_6
    SLICE_X25Y39.C5      net (fanout=2)        0.056   brain.wide_buffer<6>
    SLICE_X25Y39.CLK     Tah         (-Th)    -0.215   brain.wide_buffer<6>
                                                       Mmux__n0983_A_2_f7303
                                                       brain.wide_buffer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.413ns logic, 0.056ns route)
                                                       (88.1% logic, 11.9% route)

--------------------------------------------------------------------------------

Paths for end point brain.current_opcode_3 (SLICE_X23Y33.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               brain.current_opcode_3 (FF)
  Destination:          brain.current_opcode_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: brain.current_opcode_3 to brain.current_opcode_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.CQ      Tcko                  0.198   brain.current_opcode<3>
                                                       brain.current_opcode_3
    SLICE_X23Y33.C5      net (fanout=3)        0.059   brain.current_opcode<3>
    SLICE_X23Y33.CLK     Tah         (-Th)    -0.215   brain.current_opcode<3>
                                                       Mmux_brain.current_opcode[7]_brain.pc[5]_mux_7_OUT41
                                                       brain.current_opcode_3
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.413ns logic, 0.059ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.310|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 44  Score: 91220  (Setup/Max: 91220, Hold: 0)

Constraints cover 736912 paths, 0 nets, and 4592 connections

Design statistics:
   Minimum period:  13.310ns{1}   (Maximum frequency:  75.131MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 11 10:26:30 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 414 MB



