-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity arp_server_subnet_top_process_arp_pkg_512_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    arpDataIn_internal_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    arpDataIn_internal_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    arpDataIn_internal_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    arpDataIn_internal_empty_n : IN STD_LOGIC;
    arpDataIn_internal_read : OUT STD_LOGIC;
    myIpAddress_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    myIpAddress_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    myIpAddress_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    myIpAddress_empty_n : IN STD_LOGIC;
    myIpAddress_read : OUT STD_LOGIC;
    myIpAddress_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    myIpAddress_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    myIpAddress_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    myIpAddress_c_full_n : IN STD_LOGIC;
    myIpAddress_c_write : OUT STD_LOGIC;
    arpTableInsertFifo_din : OUT STD_LOGIC_VECTOR (80 downto 0);
    arpTableInsertFifo_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    arpTableInsertFifo_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    arpTableInsertFifo_full_n : IN STD_LOGIC;
    arpTableInsertFifo_write : OUT STD_LOGIC;
    arpReplyMetaFifo_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    arpReplyMetaFifo_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    arpReplyMetaFifo_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    arpReplyMetaFifo_full_n : IN STD_LOGIC;
    arpReplyMetaFifo_write : OUT STD_LOGIC;
    regRequestCount : OUT STD_LOGIC_VECTOR (15 downto 0);
    regRequestCount_ap_vld : OUT STD_LOGIC;
    regReplyCount : OUT STD_LOGIC_VECTOR (15 downto 0);
    regReplyCount_ap_vld : OUT STD_LOGIC );
end;


architecture behav of arp_server_subnet_top_process_arp_pkg_512_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv16_200 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_const_lv16_100 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1024_lc_1 : STD_LOGIC_VECTOR (1023 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv25_14F : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000101001111";
    constant ap_const_lv335_lc_3 : STD_LOGIC_VECTOR (334 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_14F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001111";
    constant ap_const_lv336_lc_4 : STD_LOGIC_VECTOR (335 downto 0) := "011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv336_lc_3 : STD_LOGIC_VECTOR (335 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv336_lc_5 : STD_LOGIC_VECTOR (335 downto 0) := "111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110";
    constant ap_const_lv336_lc_6 : STD_LOGIC_VECTOR (335 downto 0) := "111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_130 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110000";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_i_nbreadreq_fu_132_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal tmp_i_reg_515 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_515_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_525 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_525_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_542 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_i5_reg_546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_op73_write_state4 : BOOLEAN;
    signal ap_predicate_op80_write_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal header_ready : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal header_idx : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal header_header_V : STD_LOGIC_VECTOR (335 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000110000000000000100000000001000000000000011000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal pag_requestCounter_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pag_replyCounter_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal myIpAddress_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal myIpAddress_c_blk_n : STD_LOGIC;
    signal arpDataIn_internal_blk_n : STD_LOGIC;
    signal arpReplyMetaFifo_blk_n : STD_LOGIC;
    signal arpTableInsertFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_i_reg_515_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal arpDataIn_internal_read_reg_519 : STD_LOGIC_VECTOR (1023 downto 0);
    signal tmp_last_V_fu_254_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_525_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_368_p2 : STD_LOGIC_VECTOR (335 downto 0);
    signal header_ready_load_load_fu_262_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_fu_409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_i5_fu_415_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_i7_reg_550 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_i_reg_555 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_8_i6_reg_560 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_2_i_reg_565 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_header_ready_flag_0_i_phi_fu_191_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_header_ready_flag_0_i_reg_188 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_header_idx_new_0_i_phi_fu_202_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln67_fu_380_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_header_idx_new_0_i_reg_199 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_header_ready_flag_1_i_phi_fu_213_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_header_ready_flag_1_i_reg_209 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_header_ready_flag_1_i_reg_209 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_header_ready_new_1_i_phi_fu_225_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_header_ready_new_1_i_reg_221 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_header_ready_new_1_i_reg_221 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_header_idx_new_1_i_phi_fu_237_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_header_idx_new_1_i_reg_233 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_header_idx_new_1_i_reg_233 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_1_reg_245 : STD_LOGIC_VECTOR (335 downto 0);
    signal ap_phi_reg_pp0_iter1_p_Val2_1_reg_245 : STD_LOGIC_VECTOR (335 downto 0);
    signal ap_phi_reg_pp0_iter2_p_Val2_1_reg_245 : STD_LOGIC_VECTOR (335 downto 0);
    signal add_ln886_fu_502_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln886_1_fu_478_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal regReplyCount_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal regRequestCount_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal shl_ln_fu_274_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln414_fu_291_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_fu_285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal st_fu_294_p3 : STD_LOGIC_VECTOR (335 downto 0);
    signal tmp_1_fu_282_p1 : STD_LOGIC_VECTOR (335 downto 0);
    signal select_ln414_fu_302_p3 : STD_LOGIC_VECTOR (335 downto 0);
    signal tmp_fu_310_p4 : STD_LOGIC_VECTOR (335 downto 0);
    signal select_ln414_2_fu_328_p3 : STD_LOGIC_VECTOR (335 downto 0);
    signal select_ln414_3_fu_336_p3 : STD_LOGIC_VECTOR (335 downto 0);
    signal or_ln414_fu_344_p2 : STD_LOGIC_VECTOR (335 downto 0);
    signal select_ln414_1_fu_320_p3 : STD_LOGIC_VECTOR (335 downto 0);
    signal xor_ln414_fu_350_p2 : STD_LOGIC_VECTOR (335 downto 0);
    signal and_ln414_fu_356_p2 : STD_LOGIC_VECTOR (335 downto 0);
    signal and_ln414_1_fu_362_p2 : STD_LOGIC_VECTOR (335 downto 0);
    signal tmp_6_i4_fu_399_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_223 : BOOLEAN;
    signal ap_condition_212 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    regReplyCount_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                regReplyCount_preg <= ap_const_lv16_0;
            else
                if (((tmp_7_i5_reg_546 = ap_const_lv16_200) and (icmp_ln1065_reg_542 = ap_const_lv1_1) and (tmp_last_V_reg_525_pp0_iter2_reg = ap_const_lv1_1) and (tmp_i_reg_515_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
                    regReplyCount_preg <= add_ln886_1_fu_478_p2;
                end if; 
            end if;
        end if;
    end process;


    regRequestCount_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                regRequestCount_preg <= ap_const_lv16_0;
            else
                if (((tmp_7_i5_reg_546 = ap_const_lv16_100) and (icmp_ln1065_reg_542 = ap_const_lv1_1) and (tmp_last_V_reg_525_pp0_iter2_reg = ap_const_lv1_1) and (tmp_i_reg_515_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
                    regRequestCount_preg <= add_ln886_fu_502_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_header_idx_new_1_i_reg_233_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_223)) then
                if (((tmp_i_nbreadreq_fu_132_p3 = ap_const_lv1_1) and (tmp_last_V_fu_254_p3 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_header_idx_new_1_i_reg_233 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_header_idx_new_1_i_reg_233 <= ap_phi_reg_pp0_iter0_header_idx_new_1_i_reg_233;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_header_ready_flag_1_i_reg_209_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_223)) then
                if (((tmp_i_nbreadreq_fu_132_p3 = ap_const_lv1_1) and (tmp_last_V_fu_254_p3 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_header_ready_flag_1_i_reg_209 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_header_ready_flag_1_i_reg_209 <= ap_phi_reg_pp0_iter0_header_ready_flag_1_i_reg_209;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_header_ready_new_1_i_reg_221_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_223)) then
                if (((tmp_i_nbreadreq_fu_132_p3 = ap_const_lv1_1) and (tmp_last_V_fu_254_p3 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_header_ready_new_1_i_reg_221 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_header_ready_new_1_i_reg_221 <= ap_phi_reg_pp0_iter0_header_ready_new_1_i_reg_221;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_p_Val2_1_reg_245_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_212)) then
                if (((tmp_i_reg_515 = ap_const_lv1_1) and (header_ready_load_load_fu_262_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_p_Val2_1_reg_245 <= p_Result_s_fu_368_p2;
                elsif (((tmp_i_reg_515 = ap_const_lv1_1) and (header_ready_load_load_fu_262_p1 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter2_p_Val2_1_reg_245 <= header_header_V;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_p_Val2_1_reg_245 <= ap_phi_reg_pp0_iter1_p_Val2_1_reg_245;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_p_Val2_1_reg_245 <= ap_phi_reg_pp0_iter0_p_Val2_1_reg_245;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_132_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                arpDataIn_internal_read_reg_519 <= arpDataIn_internal_dout;
                tmp_last_V_reg_525 <= arpDataIn_internal_dout(576 downto 576);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_reg_515 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (header_ready_load_load_fu_262_p1 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                header_header_V <= p_Result_s_fu_368_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_reg_515 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_phi_mux_header_ready_flag_1_i_phi_fu_213_p4 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                header_idx <= ap_phi_mux_header_idx_new_1_i_phi_fu_237_p4;
                header_ready <= ap_phi_mux_header_ready_new_1_i_phi_fu_225_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_last_V_reg_525_pp0_iter1_reg = ap_const_lv1_1) and (tmp_i_reg_515_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1065_reg_542 <= icmp_ln1065_fu_409_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_7_i5_reg_546 = ap_const_lv16_200) and (icmp_ln1065_reg_542 = ap_const_lv1_1) and (tmp_last_V_reg_525_pp0_iter2_reg = ap_const_lv1_1) and (tmp_i_reg_515_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                pag_replyCounter_V <= add_ln886_1_fu_478_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_7_i5_reg_546 = ap_const_lv16_100) and (icmp_ln1065_reg_542 = ap_const_lv1_1) and (tmp_last_V_reg_525_pp0_iter2_reg = ap_const_lv1_1) and (tmp_i_reg_515_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                pag_requestCounter_V <= add_ln886_fu_502_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_7_i5_fu_415_p4 = ap_const_lv16_100) and (icmp_ln1065_fu_409_p2 = ap_const_lv1_1) and (tmp_last_V_reg_525_pp0_iter1_reg = ap_const_lv1_1) and (tmp_i_reg_515_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_2_i_reg_565 <= ap_phi_reg_pp0_iter2_p_Val2_1_reg_245(255 downto 176);
                tmp_8_i6_reg_560 <= ap_phi_reg_pp0_iter2_p_Val2_1_reg_245(95 downto 48);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_7_i5_fu_415_p4 = ap_const_lv16_200) and (icmp_ln1065_fu_409_p2 = ap_const_lv1_1) and (tmp_last_V_reg_525_pp0_iter1_reg = ap_const_lv1_1) and (tmp_i_reg_515_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_3_i7_reg_550 <= ap_phi_reg_pp0_iter2_p_Val2_1_reg_245(255 downto 224);
                tmp_4_i_reg_555 <= ap_phi_reg_pp0_iter2_p_Val2_1_reg_245(223 downto 176);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1065_fu_409_p2 = ap_const_lv1_1) and (tmp_last_V_reg_525_pp0_iter1_reg = ap_const_lv1_1) and (tmp_i_reg_515_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_7_i5_reg_546 <= ap_phi_reg_pp0_iter2_p_Val2_1_reg_245(175 downto 160);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_reg_515 <= tmp_i_nbreadreq_fu_132_p3;
                tmp_i_reg_515_pp0_iter1_reg <= tmp_i_reg_515;
                tmp_last_V_reg_525_pp0_iter1_reg <= tmp_last_V_reg_525;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                tmp_i_reg_515_pp0_iter2_reg <= tmp_i_reg_515_pp0_iter1_reg;
                tmp_last_V_reg_525_pp0_iter2_reg <= tmp_last_V_reg_525_pp0_iter1_reg;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln67_fu_380_p2 <= std_logic_vector(unsigned(header_idx) + unsigned(ap_const_lv16_1));
    add_ln886_1_fu_478_p2 <= std_logic_vector(unsigned(pag_replyCounter_V) + unsigned(ap_const_lv16_1));
    add_ln886_fu_502_p2 <= std_logic_vector(unsigned(pag_requestCounter_V) + unsigned(ap_const_lv16_1));
    and_ln414_1_fu_362_p2 <= (xor_ln414_fu_350_p2 and select_ln414_1_fu_320_p3);
    and_ln414_fu_356_p2 <= (or_ln414_fu_344_p2 and header_header_V);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, arpDataIn_internal_empty_n, tmp_i_nbreadreq_fu_132_p3, ap_done_reg, myIpAddress_empty_n, myIpAddress_c_full_n, arpTableInsertFifo_full_n, ap_predicate_op73_write_state4, arpReplyMetaFifo_full_n, ap_predicate_op80_write_state4)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((myIpAddress_c_full_n = ap_const_logic_0) or (myIpAddress_empty_n = ap_const_logic_0))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_132_p3 = ap_const_lv1_1) and (arpDataIn_internal_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_predicate_op73_write_state4 = ap_const_boolean_1) and (arpTableInsertFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op80_write_state4 = ap_const_boolean_1) and (arpReplyMetaFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, arpDataIn_internal_empty_n, tmp_i_nbreadreq_fu_132_p3, ap_done_reg, myIpAddress_empty_n, myIpAddress_c_full_n, arpTableInsertFifo_full_n, ap_predicate_op73_write_state4, arpReplyMetaFifo_full_n, ap_predicate_op80_write_state4)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((myIpAddress_c_full_n = ap_const_logic_0) or (myIpAddress_empty_n = ap_const_logic_0))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_132_p3 = ap_const_lv1_1) and (arpDataIn_internal_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_predicate_op73_write_state4 = ap_const_boolean_1) and (arpTableInsertFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op80_write_state4 = ap_const_boolean_1) and (arpReplyMetaFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, arpDataIn_internal_empty_n, tmp_i_nbreadreq_fu_132_p3, ap_done_reg, myIpAddress_empty_n, myIpAddress_c_full_n, arpTableInsertFifo_full_n, ap_predicate_op73_write_state4, arpReplyMetaFifo_full_n, ap_predicate_op80_write_state4)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((myIpAddress_c_full_n = ap_const_logic_0) or (myIpAddress_empty_n = ap_const_logic_0))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_132_p3 = ap_const_lv1_1) and (arpDataIn_internal_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_predicate_op73_write_state4 = ap_const_boolean_1) and (arpTableInsertFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op80_write_state4 = ap_const_boolean_1) and (arpReplyMetaFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(arpDataIn_internal_empty_n, tmp_i_nbreadreq_fu_132_p3, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_132_p3 = ap_const_lv1_1) and (arpDataIn_internal_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter2_assign_proc : process(myIpAddress_empty_n, myIpAddress_c_full_n)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((myIpAddress_c_full_n = ap_const_logic_0) or (myIpAddress_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage0_iter3_assign_proc : process(arpTableInsertFifo_full_n, ap_predicate_op73_write_state4, arpReplyMetaFifo_full_n, ap_predicate_op80_write_state4)
    begin
                ap_block_state4_pp0_stage0_iter3 <= (((ap_predicate_op73_write_state4 = ap_const_boolean_1) and (arpTableInsertFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op80_write_state4 = ap_const_boolean_1) and (arpReplyMetaFifo_full_n = ap_const_logic_0)));
    end process;


    ap_condition_212_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_212 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_223_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_223 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter3, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_header_idx_new_0_i_phi_fu_202_p4_assign_proc : process(tmp_i_reg_515, header_ready_load_load_fu_262_p1, add_ln67_fu_380_p2, ap_phi_reg_pp0_iter1_header_idx_new_0_i_reg_199)
    begin
        if (((tmp_i_reg_515 = ap_const_lv1_1) and (header_ready_load_load_fu_262_p1 = ap_const_lv1_0))) then 
            ap_phi_mux_header_idx_new_0_i_phi_fu_202_p4 <= add_ln67_fu_380_p2;
        else 
            ap_phi_mux_header_idx_new_0_i_phi_fu_202_p4 <= ap_phi_reg_pp0_iter1_header_idx_new_0_i_reg_199;
        end if; 
    end process;


    ap_phi_mux_header_idx_new_1_i_phi_fu_237_p4_assign_proc : process(tmp_i_reg_515, tmp_last_V_reg_525, ap_phi_mux_header_idx_new_0_i_phi_fu_202_p4, ap_phi_reg_pp0_iter1_header_idx_new_1_i_reg_233)
    begin
        if (((tmp_last_V_reg_525 = ap_const_lv1_0) and (tmp_i_reg_515 = ap_const_lv1_1))) then 
            ap_phi_mux_header_idx_new_1_i_phi_fu_237_p4 <= ap_phi_mux_header_idx_new_0_i_phi_fu_202_p4;
        else 
            ap_phi_mux_header_idx_new_1_i_phi_fu_237_p4 <= ap_phi_reg_pp0_iter1_header_idx_new_1_i_reg_233;
        end if; 
    end process;


    ap_phi_mux_header_ready_flag_0_i_phi_fu_191_p4_assign_proc : process(tmp_i_reg_515, header_ready_load_load_fu_262_p1, ap_phi_reg_pp0_iter1_header_ready_flag_0_i_reg_188)
    begin
        if ((tmp_i_reg_515 = ap_const_lv1_1)) then
            if ((header_ready_load_load_fu_262_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_header_ready_flag_0_i_phi_fu_191_p4 <= ap_const_lv1_1;
            elsif ((header_ready_load_load_fu_262_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_header_ready_flag_0_i_phi_fu_191_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_header_ready_flag_0_i_phi_fu_191_p4 <= ap_phi_reg_pp0_iter1_header_ready_flag_0_i_reg_188;
            end if;
        else 
            ap_phi_mux_header_ready_flag_0_i_phi_fu_191_p4 <= ap_phi_reg_pp0_iter1_header_ready_flag_0_i_reg_188;
        end if; 
    end process;


    ap_phi_mux_header_ready_flag_1_i_phi_fu_213_p4_assign_proc : process(tmp_i_reg_515, tmp_last_V_reg_525, ap_phi_mux_header_ready_flag_0_i_phi_fu_191_p4, ap_phi_reg_pp0_iter1_header_ready_flag_1_i_reg_209)
    begin
        if (((tmp_last_V_reg_525 = ap_const_lv1_0) and (tmp_i_reg_515 = ap_const_lv1_1))) then 
            ap_phi_mux_header_ready_flag_1_i_phi_fu_213_p4 <= ap_phi_mux_header_ready_flag_0_i_phi_fu_191_p4;
        else 
            ap_phi_mux_header_ready_flag_1_i_phi_fu_213_p4 <= ap_phi_reg_pp0_iter1_header_ready_flag_1_i_reg_209;
        end if; 
    end process;


    ap_phi_mux_header_ready_new_1_i_phi_fu_225_p4_assign_proc : process(tmp_i_reg_515, tmp_last_V_reg_525, ap_phi_reg_pp0_iter1_header_ready_new_1_i_reg_221)
    begin
        if (((tmp_last_V_reg_525 = ap_const_lv1_0) and (tmp_i_reg_515 = ap_const_lv1_1))) then 
            ap_phi_mux_header_ready_new_1_i_phi_fu_225_p4 <= ap_const_lv1_1;
        else 
            ap_phi_mux_header_ready_new_1_i_phi_fu_225_p4 <= ap_phi_reg_pp0_iter1_header_ready_new_1_i_reg_221;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_header_idx_new_1_i_reg_233 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_header_ready_flag_1_i_reg_209 <= "X";
    ap_phi_reg_pp0_iter0_header_ready_new_1_i_reg_221 <= "X";
    ap_phi_reg_pp0_iter0_p_Val2_1_reg_245 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_header_idx_new_0_i_reg_199 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_header_ready_flag_0_i_reg_188 <= "X";

    ap_predicate_op73_write_state4_assign_proc : process(tmp_i_reg_515_pp0_iter2_reg, tmp_last_V_reg_525_pp0_iter2_reg, icmp_ln1065_reg_542, tmp_7_i5_reg_546)
    begin
                ap_predicate_op73_write_state4 <= ((tmp_7_i5_reg_546 = ap_const_lv16_200) and (icmp_ln1065_reg_542 = ap_const_lv1_1) and (tmp_last_V_reg_525_pp0_iter2_reg = ap_const_lv1_1) and (tmp_i_reg_515_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op80_write_state4_assign_proc : process(tmp_i_reg_515_pp0_iter2_reg, tmp_last_V_reg_525_pp0_iter2_reg, icmp_ln1065_reg_542, tmp_7_i5_reg_546)
    begin
                ap_predicate_op80_write_state4 <= ((tmp_7_i5_reg_546 = ap_const_lv16_100) and (icmp_ln1065_reg_542 = ap_const_lv1_1) and (tmp_last_V_reg_525_pp0_iter2_reg = ap_const_lv1_1) and (tmp_i_reg_515_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    arpDataIn_internal_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, arpDataIn_internal_empty_n, tmp_i_nbreadreq_fu_132_p3, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (tmp_i_nbreadreq_fu_132_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            arpDataIn_internal_blk_n <= arpDataIn_internal_empty_n;
        else 
            arpDataIn_internal_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    arpDataIn_internal_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_132_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_i_nbreadreq_fu_132_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            arpDataIn_internal_read <= ap_const_logic_1;
        else 
            arpDataIn_internal_read <= ap_const_logic_0;
        end if; 
    end process;


    arpReplyMetaFifo_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, arpReplyMetaFifo_full_n, ap_predicate_op80_write_state4, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op80_write_state4 = ap_const_boolean_1))) then 
            arpReplyMetaFifo_blk_n <= arpReplyMetaFifo_full_n;
        else 
            arpReplyMetaFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    arpReplyMetaFifo_din <= (tmp_2_i_reg_565 & tmp_8_i6_reg_560);

    arpReplyMetaFifo_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_predicate_op80_write_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op80_write_state4 = ap_const_boolean_1))) then 
            arpReplyMetaFifo_write <= ap_const_logic_1;
        else 
            arpReplyMetaFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    arpTableInsertFifo_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, arpTableInsertFifo_full_n, ap_predicate_op73_write_state4, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op73_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            arpTableInsertFifo_blk_n <= arpTableInsertFifo_full_n;
        else 
            arpTableInsertFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    arpTableInsertFifo_din <= ((ap_const_lv1_1 & tmp_4_i_reg_555) & tmp_3_i7_reg_550);

    arpTableInsertFifo_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_predicate_op73_write_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op73_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            arpTableInsertFifo_write <= ap_const_logic_1;
        else 
            arpTableInsertFifo_write <= ap_const_logic_0;
        end if; 
    end process;

    header_ready_load_load_fu_262_p1 <= header_ready;
    icmp_ln1065_fu_409_p2 <= "1" when (tmp_6_i4_fu_399_p4 = myIpAddress_dout) else "0";
    icmp_ln414_fu_285_p2 <= "1" when (unsigned(shl_ln_fu_274_p3) > unsigned(ap_const_lv25_14F)) else "0";

    myIpAddress_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, myIpAddress_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            myIpAddress_blk_n <= myIpAddress_empty_n;
        else 
            myIpAddress_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    myIpAddress_c_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, myIpAddress_c_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            myIpAddress_c_blk_n <= myIpAddress_c_full_n;
        else 
            myIpAddress_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    myIpAddress_c_din <= myIpAddress_dout;

    myIpAddress_c_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            myIpAddress_c_write <= ap_const_logic_1;
        else 
            myIpAddress_c_write <= ap_const_logic_0;
        end if; 
    end process;


    myIpAddress_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            myIpAddress_read <= ap_const_logic_1;
        else 
            myIpAddress_read <= ap_const_logic_0;
        end if; 
    end process;

    or_ln414_fu_344_p2 <= (select_ln414_3_fu_336_p3 or select_ln414_2_fu_328_p3);
    p_Result_s_fu_368_p2 <= (and_ln414_fu_356_p2 or and_ln414_1_fu_362_p2);

    regReplyCount_assign_proc : process(ap_enable_reg_pp0_iter3, tmp_i_reg_515_pp0_iter2_reg, tmp_last_V_reg_525_pp0_iter2_reg, icmp_ln1065_reg_542, tmp_7_i5_reg_546, add_ln886_1_fu_478_p2, ap_block_pp0_stage0_01001, regReplyCount_preg)
    begin
        if (((tmp_7_i5_reg_546 = ap_const_lv16_200) and (icmp_ln1065_reg_542 = ap_const_lv1_1) and (tmp_last_V_reg_525_pp0_iter2_reg = ap_const_lv1_1) and (tmp_i_reg_515_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            regReplyCount <= add_ln886_1_fu_478_p2;
        else 
            regReplyCount <= regReplyCount_preg;
        end if; 
    end process;


    regReplyCount_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, tmp_i_reg_515_pp0_iter2_reg, tmp_last_V_reg_525_pp0_iter2_reg, icmp_ln1065_reg_542, tmp_7_i5_reg_546, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_7_i5_reg_546 = ap_const_lv16_200) and (icmp_ln1065_reg_542 = ap_const_lv1_1) and (tmp_last_V_reg_525_pp0_iter2_reg = ap_const_lv1_1) and (tmp_i_reg_515_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            regReplyCount_ap_vld <= ap_const_logic_1;
        else 
            regReplyCount_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    regRequestCount_assign_proc : process(ap_enable_reg_pp0_iter3, tmp_i_reg_515_pp0_iter2_reg, tmp_last_V_reg_525_pp0_iter2_reg, icmp_ln1065_reg_542, tmp_7_i5_reg_546, add_ln886_fu_502_p2, ap_block_pp0_stage0_01001, regRequestCount_preg)
    begin
        if (((tmp_7_i5_reg_546 = ap_const_lv16_100) and (icmp_ln1065_reg_542 = ap_const_lv1_1) and (tmp_last_V_reg_525_pp0_iter2_reg = ap_const_lv1_1) and (tmp_i_reg_515_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            regRequestCount <= add_ln886_fu_502_p2;
        else 
            regRequestCount <= regRequestCount_preg;
        end if; 
    end process;


    regRequestCount_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, tmp_i_reg_515_pp0_iter2_reg, tmp_last_V_reg_525_pp0_iter2_reg, icmp_ln1065_reg_542, tmp_7_i5_reg_546, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_7_i5_reg_546 = ap_const_lv16_100) and (icmp_ln1065_reg_542 = ap_const_lv1_1) and (tmp_last_V_reg_525_pp0_iter2_reg = ap_const_lv1_1) and (tmp_i_reg_515_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            regRequestCount_ap_vld <= ap_const_logic_1;
        else 
            regRequestCount_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln414_1_fu_320_p3 <= 
        tmp_fu_310_p4 when (icmp_ln414_fu_285_p2(0) = '1') else 
        tmp_1_fu_282_p1;
    select_ln414_2_fu_328_p3 <= 
        ap_const_lv336_lc_4 when (icmp_ln414_fu_285_p2(0) = '1') else 
        ap_const_lv336_lc_3;
    select_ln414_3_fu_336_p3 <= 
        ap_const_lv336_lc_5 when (icmp_ln414_fu_285_p2(0) = '1') else 
        ap_const_lv336_lc_3;
    select_ln414_fu_302_p3 <= 
        st_fu_294_p3 when (icmp_ln414_fu_285_p2(0) = '1') else 
        tmp_1_fu_282_p1;
    shl_ln_fu_274_p3 <= (header_idx & ap_const_lv9_0);
    st_fu_294_p3 <= (trunc_ln414_fu_291_p1 & ap_const_lv335_lc_3);
    tmp_1_fu_282_p1 <= arpDataIn_internal_read_reg_519(336 - 1 downto 0);
    tmp_6_i4_fu_399_p4 <= ap_phi_reg_pp0_iter2_p_Val2_1_reg_245(335 downto 304);
    tmp_7_i5_fu_415_p4 <= ap_phi_reg_pp0_iter2_p_Val2_1_reg_245(175 downto 160);
    
    tmp_fu_310_p4_proc : process(select_ln414_fu_302_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(336+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(336+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(336 - 1 downto 0);
    variable tmp_fu_310_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(336 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(336 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(336 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(9 - 1 downto 0) := ap_const_lv32_14F(9 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(9 - 1 downto 0) := ap_const_lv32_0(9 - 1 downto 0);
        v0_cpy := select_ln414_fu_302_p3;
        if (vlo_cpy(9 - 1 downto 0) > vhi_cpy(9 - 1 downto 0)) then
            vhi_cpy(9-1 downto 0) := std_logic_vector(336-1-unsigned(ap_const_lv32_0(9-1 downto 0)));
            vlo_cpy(9-1 downto 0) := std_logic_vector(336-1-unsigned(ap_const_lv32_14F(9-1 downto 0)));
            for tmp_fu_310_p4_i in 0 to 336-1 loop
                v0_cpy(tmp_fu_310_p4_i) := select_ln414_fu_302_p3(336-1-tmp_fu_310_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(9-1 downto 0)))));

        section := (others=>'0');
        section(9-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(9-1 downto 0)) - unsigned(vlo_cpy(9-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(336-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_fu_310_p4 <= resvalue(336-1 downto 0);
    end process;

    tmp_i_nbreadreq_fu_132_p3 <= (0=>(arpDataIn_internal_empty_n), others=>'-');
    tmp_last_V_fu_254_p3 <= arpDataIn_internal_dout(576 downto 576);
    trunc_ln414_fu_291_p1 <= arpDataIn_internal_read_reg_519(1 - 1 downto 0);
    xor_ln414_fu_350_p2 <= (or_ln414_fu_344_p2 xor ap_const_lv336_lc_6);
end behav;
