// Seed: 2440550594
module module_0 (
    input uwire id_0
);
  assign id_2 = id_0 + id_2;
  reg id_3;
  reg id_4;
  assign id_4 = id_2;
  reg id_5;
  initial
    @(negedge id_3, posedge id_4) begin
      id_2 <= 1'b0;
    end
  wire id_6;
  if (1) wire id_7;
  else assign id_4 = id_5;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input wand id_2,
    input tri id_3,
    output supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input wand id_7,
    output wor id_8
    , id_14,
    input supply1 id_9,
    input wand id_10,
    input wire id_11,
    input wand id_12
);
  module_0(
      id_3
  );
endmodule
