(S (NP (DT This) (NN paper)) (VP (VP (VBZ addresses) (NP (DT a) (JJ novel) (NML (NML (CD five) (HYPH -) (NN transistor)) (-LRB- -LRB-) (NML (NN 5T)) (-RRB- -RRB-)) (NN CMOS) (NN SRAM) (NN design)) (PP (IN with) (NP (NP (JJ high) (NN performance) (CC and) (NN reliability)) (PP (IN in) (NP (JJ 65nm) (NN CMOS)))))) (, ,) (CC and) (VP (VBZ illustrates) (SBAR (WHADVP (WRB how)) (S (NP (PRP it)) (VP (VBZ reduces) (NP (NP (DT the) (JJ dynamic) (NN power) (NN consumption)) (PP (IN in) (NP (NN comparison)))) (PP (IN with) (NP (DT the) (NML (UCP (ADJP (JJ conventional)) (CC and) (NML (JJ low) (HYPH -) (NN power))) (NN 6T)) (NNP SRAM) (NNS counterparts)))))))) (. .))
(S (NP (DT This) (NN design)) (VP (MD can) (VP (VB be) (VP (VBN used) (PP (IN as) (NP (NP (NN cache) (NN memory)) (PP (IN in) (NP (NML (NML (NNS processors)) (CC and) (NML (JJ low) (HYPH -) (NN power))) (JJ portable) (NNS devices)))))))) (. .))
(S (NP (DT The) (VBN proposed) (NN SRAM) (NN cell)) (VP (VP (VBZ features) (NP (NP (NML (QP (SYM ~) (CD 13)) (NN %)) (NN area) (NN reduction)) (PP (VBN compared) (PP (IN to) (NP (DT a) (JJ conventional) (NN 6T) (NN cell)))))) (, ,) (CC and) (VP (VBZ features) (NP (NP (DT a) (JJ unique) (NML (NML (NN bit) (HYPH -) (NN line)) (CC and) (NML (JJ negative) (NN supply))) (NN voltage)) (VP (VBG biasing) (NP (NML (NN methodology) (CC and) (NN ground)) (NN control) (NN architecture)) (S (VP (TO to) (VP (VP (VB enhance) (NP (NN performance))) (, ,) (CC and) (VP (VB suppress) (NP (JJ standby) (NN leakage) (NN power)))))))))) (. .))
