read -sv run_verilog_mid/adder_32b_18_79_3b31401de837e0f1fe63f2b8278ad561.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_79_3b31401de837e0f1fe63f2b8278ad561_yosys.v
