$comment
	File created using the following command:
		vcd file BCD_7seg.msim.vcd -direction
$end
$date
	Tue Feb 24 08:36:33 2026
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module BCD_7seg_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var wire 1 " SEG [6] $end
$var wire 1 # SEG [5] $end
$var wire 1 $ SEG [4] $end
$var wire 1 % SEG [3] $end
$var wire 1 & SEG [2] $end
$var wire 1 ' SEG [1] $end
$var wire 1 ( SEG [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / SEG[0]~output_o $end
$var wire 1 0 SEG[1]~output_o $end
$var wire 1 1 SEG[2]~output_o $end
$var wire 1 2 SEG[3]~output_o $end
$var wire 1 3 SEG[4]~output_o $end
$var wire 1 4 SEG[5]~output_o $end
$var wire 1 5 SEG[6]~output_o $end
$var wire 1 6 A[3]~input_o $end
$var wire 1 7 A[1]~input_o $end
$var wire 1 8 A[2]~input_o $end
$var wire 1 9 Mux6~0_combout $end
$var wire 1 : A[0]~input_o $end
$var wire 1 ; Mux5~0_combout $end
$var wire 1 < Mux4~0_combout $end
$var wire 1 = Mux3~0_combout $end
$var wire 1 > Mux2~0_combout $end
$var wire 1 ? Mux1~0_combout $end
$var wire 1 @ Mux0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
0(
0'
0&
0%
1$
1#
0"
0)
1*
x+
1,
1-
1.
0/
00
01
02
13
14
05
06
07
08
09
1:
1;
1<
1=
0>
0?
1@
$end
#1000000
