OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/riscvcpu/runs/RUN_2025.12.28_22.18.08/results/cts/top.odb'…
define_corners Slowest Typical Fastest
read_liberty -corner Slowest /home/demeil/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib
read_liberty -corner Typical /home/demeil/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_liberty -corner Fastest /home/demeil/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/riscvcpu/runs/RUN_2025.12.28_22.18.08/results/cts/top.sdc'…
[INFO]: Setting RC values...
[INFO RSZ-0041] Resized 166 instances.
[INFO RSZ-0046] Found 818 endpoints with hold violations.
[INFO RSZ-0032] Inserted 818 hold buffers.
Placement Analysis
---------------------------------
total displacement       3593.1 u
average displacement        0.3 u
max displacement           11.1 u
original HPWL          394418.5 u
legalized HPWL         402550.6 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 3239 instances
[INFO DPL-0021] HPWL before          402550.6 u
[INFO DPL-0022] HPWL after           396133.6 u
[INFO DPL-0023] HPWL delta               -1.6 %
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/riscvcpu/runs/RUN_2025.12.28_22.18.08/tmp/cts/13-top.resized.odb'…
Writing netlist to '/openlane/designs/riscvcpu/runs/RUN_2025.12.28_22.18.08/tmp/cts/13-top.resized.nl.v'…
Writing powered netlist to '/openlane/designs/riscvcpu/runs/RUN_2025.12.28_22.18.08/tmp/cts/13-top.resized.pnl.v'…
Writing layout to '/openlane/designs/riscvcpu/runs/RUN_2025.12.28_22.18.08/tmp/cts/13-top.resized.def'…
Writing timing constraints to '/openlane/designs/riscvcpu/runs/RUN_2025.12.28_22.18.08/tmp/cts/13-top.resized.sdc'…
area_report

===========================================================================
report_design_area
============================================================================
Design area 93148 u^2 43% utilization.
area_report_end
