# FPGA-Based Acceleration of Convolutional Neural Networks for Facial Recognition
### Washington University in St. Louis - CSE 462M Capstone Design Project


Authors: 
* Ben Ko, B.S. Computer Science, B.S Computer Engineering, <ben.k@wustl.edu> 
* Chiagozie Okoye, B.S. Computer Engineering, <c.i.okoye@wustl.edu> 
* Sandro Xiao, B.S. Computer Science, <sandro@wustl.edu>

The SystemVerilog files provided include all relevant sources files as well as a block 
diagram. If re-synthesis of the design is desired, it should be ensured that the block 
design is the Top Level Module, and that a Verilog wrapper for the diagram is 
properly generated.