// Seed: 1817139543
module module_0 (
    id_1
);
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1'b0;
  specify
    if (id_2) (negedge id_6 => (id_7  : id_1)) = (id_7  : id_7  : 1'd0, 1  : $realtime : 1'b0);
    $width(posedge id_8, 1, id_5, id_9);
    (id_10 + => id_11) = (1  : $realtime == $realtime : 1, -1'h0);
  endspecify
  module_0 modCall_1 (id_3);
endmodule
