/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

#include "xsi.h"

struct XSI_INFO xsi_info;



int main(int argc, char **argv)
{
    xsi_init_design(argc, argv);
    xsi_register_info(&xsi_info);

    xsi_register_min_prec_unit(-12);
    unisims_ver_m_00000000003510477262_2316096324_init();
    unisims_ver_m_00000000003927721830_1593237687_init();
    unisims_ver_m_00000000003317509437_1759035934_init();
    unisims_ver_m_00000000000236260522_2449448540_init();
    work_m_00000000004283241652_3207707098_init();
    work_m_00000000002568809824_0013231083_init();
    work_m_00000000002677022119_1183724617_init();
    work_m_00000000002422286147_4188813536_init();
    work_m_00000000001396806419_2453209237_init();
    work_m_00000000002680733295_1794281440_init();
    work_m_00000000000971230366_2200796170_init();
    work_m_00000000001893733847_0314915569_init();
    unisims_ver_m_00000000003848737514_1058825862_init();
    work_m_00000000004133823919_1262715345_init();
    work_m_00000000003014751036_3893692280_init();
    work_m_00000000003014751036_1976110187_init();
    work_m_00000000000957229181_2720762931_init();
    work_m_00000000003014751036_0024971930_init();
    work_m_00000000003014751036_3600779970_init();
    work_m_00000000000714311051_3105431955_init();
    work_m_00000000001267858903_2426010131_init();
    work_m_00000000002509599452_1213075522_init();
    work_m_00000000001247932831_1609541383_init();
    work_m_00000000000074481250_1634020029_init();
    work_m_00000000001505185428_3258166292_init();
    work_m_00000000003922554422_2282563423_init();
    work_m_00000000001685108981_0727425526_init();
    work_m_00000000001505185428_4239991214_init();
    work_m_00000000001175483838_4218207919_init();
    work_m_00000000001740563461_3744298627_init();
    work_m_00000000001505185428_2736966801_init();
    work_m_00000000001933898580_0318735470_init();
    unisims_ver_m_00000000002123152668_0970595058_init();
    unisims_ver_m_00000000002549801008_4245414866_init();
    unisims_ver_m_00000000001162476414_1323117156_init();
    unisims_ver_m_00000000000924517765_3125220529_init();
    unisims_ver_m_00000000003149700083_1668249201_init();
    work_m_00000000003340149381_2780887485_init();
    work_m_00000000000725042126_1141648016_init();
    work_m_00000000001100218884_0441427770_init();
    work_m_00000000002643728416_0726385407_init();
    work_m_00000000002679879822_4158775929_init();
    xilinxcorelib_ver_m_00000000001067635404_3667409327_init();
    work_m_00000000000008281514_2170483501_init();
    work_m_00000000000585641299_3196738686_init();
    work_m_00000000004200314715_2162701223_init();
    work_m_00000000000828591543_4106404008_init();
    work_m_00000000004134447467_2073120511_init();


    xsi_register_tops("work_m_00000000000828591543_4106404008");
    xsi_register_tops("work_m_00000000004134447467_2073120511");


    return xsi_run_simulation(argc, argv);

}
