
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.34

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency bit_counter[3]$_SDFFE_PN0P_/CK ^
  -0.07 target latency rx_shift_reg[5]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rx_shift_reg[6]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_data[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.70    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.80    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   11.98    0.01    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.07 ^ rx_shift_reg[6]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.48    0.01    0.09    0.16 v rx_shift_reg[6]$_SDFFE_PN0P_/Q (DFF_X1)
                                         rx_shift_reg[6] (net)
                  0.01    0.00    0.16 v _282_/A2 (NAND2_X1)
     1    1.82    0.01    0.02    0.17 ^ _282_/ZN (NAND2_X1)
                                         _089_ (net)
                  0.01    0.00    0.17 ^ _284_/B1 (AOI21_X1)
     1    1.17    0.01    0.01    0.18 v _284_/ZN (AOI21_X1)
                                         _015_ (net)
                  0.01    0.00    0.18 v rx_data[6]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.18   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.70    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.80    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   11.98    0.01    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.07 ^ rx_data[6]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.00    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: bit_counter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.70    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.80    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   11.98    0.01    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.07 ^ bit_counter[1]$_SDFFE_PN0P_/CK (DFF_X1)
     3    6.82    0.02    0.10    0.17 ^ bit_counter[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         bit_counter[1] (net)
                  0.02    0.00    0.17 ^ _371_/B (HA_X1)
     1    3.54    0.01    0.04    0.21 ^ _371_/CO (HA_X1)
                                         _191_ (net)
                  0.01    0.00    0.21 ^ _211_/A (BUF_X4)
     4   10.51    0.01    0.02    0.23 ^ _211_/Z (BUF_X4)
                                         _157_ (net)
                  0.01    0.00    0.24 ^ _212_/A2 (NAND2_X1)
     2    3.67    0.01    0.02    0.25 v _212_/ZN (NAND2_X1)
                                         _158_ (net)
                  0.01    0.00    0.25 v _213_/A2 (OR2_X2)
     4   12.18    0.01    0.06    0.31 v _213_/ZN (OR2_X2)
                                         _197_ (net)
                  0.01    0.00    0.31 v _375_/B (HA_X1)
     1    1.75    0.01    0.03    0.34 v _375_/CO (HA_X1)
                                         _202_ (net)
                  0.01    0.00    0.34 v _235_/A (BUF_X2)
     6   12.58    0.01    0.03    0.37 v _235_/Z (BUF_X2)
                                         _055_ (net)
                  0.01    0.00    0.37 v _290_/A2 (OR2_X1)
     2    2.56    0.01    0.05    0.43 v _290_/ZN (OR2_X1)
                                         _095_ (net)
                  0.01    0.00    0.43 v _303_/A3 (OR4_X1)
     3    4.99    0.02    0.12    0.55 v _303_/ZN (OR4_X1)
                                         _107_ (net)
                  0.02    0.00    0.55 v _311_/A3 (NOR4_X1)
     1    2.21    0.05    0.08    0.63 ^ _311_/ZN (NOR4_X1)
                                         _113_ (net)
                  0.05    0.00    0.63 ^ _312_/S (MUX2_X1)
     1    1.15    0.01    0.06    0.69 v _312_/Z (MUX2_X1)
                                         _020_ (net)
                  0.01    0.00    0.69 v rx_shift_reg[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.69   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    4.70    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.80    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   11.98    0.01    0.04    1.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    1.07 ^ rx_shift_reg[3]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.04    1.03   library setup time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: bit_counter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.70    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.80    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   11.98    0.01    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.07 ^ bit_counter[1]$_SDFFE_PN0P_/CK (DFF_X1)
     3    6.82    0.02    0.10    0.17 ^ bit_counter[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         bit_counter[1] (net)
                  0.02    0.00    0.17 ^ _371_/B (HA_X1)
     1    3.54    0.01    0.04    0.21 ^ _371_/CO (HA_X1)
                                         _191_ (net)
                  0.01    0.00    0.21 ^ _211_/A (BUF_X4)
     4   10.51    0.01    0.02    0.23 ^ _211_/Z (BUF_X4)
                                         _157_ (net)
                  0.01    0.00    0.24 ^ _212_/A2 (NAND2_X1)
     2    3.67    0.01    0.02    0.25 v _212_/ZN (NAND2_X1)
                                         _158_ (net)
                  0.01    0.00    0.25 v _213_/A2 (OR2_X2)
     4   12.18    0.01    0.06    0.31 v _213_/ZN (OR2_X2)
                                         _197_ (net)
                  0.01    0.00    0.31 v _375_/B (HA_X1)
     1    1.75    0.01    0.03    0.34 v _375_/CO (HA_X1)
                                         _202_ (net)
                  0.01    0.00    0.34 v _235_/A (BUF_X2)
     6   12.58    0.01    0.03    0.37 v _235_/Z (BUF_X2)
                                         _055_ (net)
                  0.01    0.00    0.37 v _290_/A2 (OR2_X1)
     2    2.56    0.01    0.05    0.43 v _290_/ZN (OR2_X1)
                                         _095_ (net)
                  0.01    0.00    0.43 v _303_/A3 (OR4_X1)
     3    4.99    0.02    0.12    0.55 v _303_/ZN (OR4_X1)
                                         _107_ (net)
                  0.02    0.00    0.55 v _311_/A3 (NOR4_X1)
     1    2.21    0.05    0.08    0.63 ^ _311_/ZN (NOR4_X1)
                                         _113_ (net)
                  0.05    0.00    0.63 ^ _312_/S (MUX2_X1)
     1    1.15    0.01    0.06    0.69 v _312_/Z (MUX2_X1)
                                         _020_ (net)
                  0.01    0.00    0.69 v rx_shift_reg[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.69   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    4.70    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.80    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   11.98    0.01    0.04    1.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    1.07 ^ rx_shift_reg[3]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.04    1.03   library setup time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.14952251315116882

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7531

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
8.018166542053223

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7657

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_counter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ bit_counter[1]$_SDFFE_PN0P_/CK (DFF_X1)
   0.10    0.17 ^ bit_counter[1]$_SDFFE_PN0P_/Q (DFF_X1)
   0.04    0.21 ^ _371_/CO (HA_X1)
   0.02    0.23 ^ _211_/Z (BUF_X4)
   0.02    0.25 v _212_/ZN (NAND2_X1)
   0.06    0.31 v _213_/ZN (OR2_X2)
   0.03    0.34 v _375_/CO (HA_X1)
   0.03    0.37 v _235_/Z (BUF_X2)
   0.05    0.43 v _290_/ZN (OR2_X1)
   0.12    0.55 v _303_/ZN (OR4_X1)
   0.08    0.63 ^ _311_/ZN (NOR4_X1)
   0.06    0.69 v _312_/Z (MUX2_X1)
   0.00    0.69 v rx_shift_reg[3]$_SDFFE_PN0P_/D (DFF_X1)
           0.69   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    1.07 ^ rx_shift_reg[3]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.07   clock reconvergence pessimism
  -0.04    1.03   library setup time
           1.03   data required time
---------------------------------------------------------
           1.03   data required time
          -0.69   data arrival time
---------------------------------------------------------
           0.34   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rx_shift_reg[6]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_data[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ rx_shift_reg[6]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.16 v rx_shift_reg[6]$_SDFFE_PN0P_/Q (DFF_X1)
   0.02    0.17 ^ _282_/ZN (NAND2_X1)
   0.01    0.18 v _284_/ZN (AOI21_X1)
   0.00    0.18 v rx_data[6]$_SDFFE_PN0P_/D (DFF_X1)
           0.18   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ rx_data[6]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.00    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.18   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.0708

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.0707

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.6936

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.3406

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
49.106113

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.37e-04   5.49e-06   2.73e-06   2.46e-04  54.0%
Combinational          3.94e-05   3.64e-05   5.55e-06   8.13e-05  17.9%
Clock                  5.69e-05   7.13e-05   1.96e-07   1.28e-04  28.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.34e-04   1.13e-04   8.48e-06   4.55e-04 100.0%
                          73.3%      24.8%       1.9%
