set ::env(PROJECT_NAME) gsm_switch
set ::env(DESIGN_TOP) gsm_sys
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/gsm_switch/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/gsm_switch/rtl/gsm_sys.v
set ::env(CLOCK_COUNT) 4
set ::env(DOMAIN) digital_design
