Version 4.1
SHEET 1 3268 13168
WIRE 1136 -800 976 -800
WIRE 976 -688 976 -800
WIRE 1024 -688 976 -688
WIRE 1136 -672 1136 -800
WIRE 1136 -672 1088 -672
WIRE 1200 -672 1136 -672
WIRE 1024 -656 752 -656
WIRE 1280 -560 1120 -560
WIRE 1120 -448 1120 -560
WIRE 1168 -448 1120 -448
WIRE 1280 -432 1280 -560
WIRE 1280 -432 1232 -432
WIRE 1344 -432 1280 -432
WIRE 1168 -416 896 -416
WIRE 1472 -304 1312 -304
WIRE 1312 -192 1312 -304
WIRE 1360 -192 1312 -192
WIRE 1472 -176 1472 -304
WIRE 1472 -176 1424 -176
WIRE 1536 -176 1472 -176
WIRE 1360 -160 1088 -160
WIRE 752 -96 752 -656
WIRE 784 -96 752 -96
WIRE 896 -96 896 -416
WIRE 896 -96 848 -96
WIRE 944 -96 896 -96
WIRE 1088 -96 1088 -160
WIRE 1088 -96 1008 -96
WIRE 1184 -96 1088 -96
WIRE 1312 -96 1248 -96
WIRE 1760 -48 1600 -48
WIRE 624 16 560 16
WIRE 752 16 752 -96
WIRE 752 16 704 16
WIRE 784 16 752 16
WIRE 880 16 864 16
WIRE 896 16 896 -96
WIRE 896 16 880 16
WIRE 928 16 896 16
WIRE 944 16 928 16
WIRE 1088 16 1088 -96
WIRE 1088 16 1024 16
WIRE 1168 16 1088 16
WIRE 1184 16 1168 16
WIRE 1312 16 1312 -96
WIRE 1312 16 1264 16
WIRE 1376 16 1312 16
WIRE 1600 64 1600 -48
WIRE 1648 64 1600 64
WIRE 1760 80 1760 -48
WIRE 1760 80 1712 80
WIRE 1824 80 1760 80
WIRE 1376 96 1376 16
WIRE 1648 96 1376 96
WIRE 752 112 752 16
WIRE 784 112 752 112
WIRE 880 112 880 16
WIRE 928 112 928 16
WIRE 1024 112 1024 16
WIRE 1168 112 1168 16
WIRE 1264 112 1264 16
WIRE 992 160 848 160
WIRE 1088 160 992 160
WIRE 1232 160 1088 160
WIRE 560 400 560 16
WIRE 560 400 368 400
WIRE 608 400 560 400
WIRE 1376 416 1376 96
WIRE 1376 416 672 416
WIRE 608 432 576 432
WIRE 368 464 368 400
WIRE 576 592 576 432
FLAG 368 544 0
FLAG 640 448 0
FLAG 640 384 5V
FLAG 16 432 0
FLAG 16 352 5V
FLAG 576 592 0
FLAG 1088 240 0
FLAG 1344 -432 vout3
FLAG 1200 -400 0
FLAG 1200 -464 5V
FLAG 1200 -672 vout4
FLAG 1056 -640 0
FLAG 1056 -704 5V
FLAG 1536 -176 vout2
FLAG 1392 -144 0
FLAG 1392 -208 5V
FLAG 1824 80 vout1
FLAG 1680 112 0
FLAG 1680 48 5V
SYMBOL current 368 464 R0
WINDOW 123 24 108 Left 2
WINDOW 39 0 0 Left 0
WINDOW 3 -499 84 Left 2
SYMATTR Value PULSE(0 100n 10u 1n 1n 50m 50m 1)
SYMATTR InstName I1
SYMBOL voltage 16 336 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V2
SYMATTR Value 5
SYMBOL res 1040 0 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R1
SYMATTR Value 20Meg
SYMBOL res 1280 0 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R2
SYMATTR Value 400Meg
SYMBOL pjf 928 160 R270
SYMATTR InstName J1
SYMATTR Value J177
SYMBOL pjf 1168 160 R270
SYMATTR InstName J2
SYMATTR Value J177
SYMBOL res 880 0 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R3
SYMATTR Value 1Meg
SYMBOL voltage 1088 144 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V1
SYMATTR Value 2.5
SYMBOL pjf 784 160 R270
SYMATTR InstName J3
SYMATTR Value J177
SYMBOL res 720 0 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R4
SYMATTR Value 50k
SYMBOL OpAmps\\UniversalOpAmp 1680 80 R0
SYMATTR InstName U2
SYMATTR SpiceLine En=0 Enk=0 In=0 Ink=0 Rin=5000Meg
SYMBOL OpAmps\\UniversalOpAmp 1392 -176 R0
SYMATTR InstName U3
SYMATTR SpiceLine En=0 Enk=0 In=0 Ink=0 Rin=5000Meg
SYMBOL OpAmps\\UniversalOpAmp 1200 -432 R0
SYMATTR InstName U4
SYMATTR SpiceLine En=0 Enk=0 In=0 Ink=0 Rin=5000Meg
SYMBOL OpAmps\\UniversalOpAmp 1056 -672 R0
SYMATTR InstName U5
SYMBOL cap 848 -112 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C1
SYMATTR Value 56p
SYMBOL cap 1008 -112 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C2
SYMATTR Value 56p
SYMBOL cap 1248 -112 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C3
SYMATTR Value 56p
SYMBOL OpAmps\\opamp2 640 352 R0
SYMATTR InstName U6
SYMATTR Value TLC2272
TEXT -1464 -48 Left 2 !* LMX58_LM2904 - Rev. B\n* Created by Paul Goedeke; November 16, 2018 - Revised by GPAMPS Team; 2021-06-29\n* Created with Green-Williams-Lis Op Amp Macro-model Architecture\n* Copyright 2018 by Texas Instruments Corporation\n******************************************************\n* MACRO-MODEL SIMULATED PARAMETERS:\n******************************************************\n* OPEN-LOOP GAIN AND PHASE VS. FREQUENCY  WITH RL, CL EFFECTS (Aol)\n* UNITY GAIN BANDWIDTH (GBW)\n* INPUT COMMON-MODE REJECTION RATIO VS. FREQUENCY (CMRR)\n* POWER SUPPLY REJECTION RATIO VS. FREQUENCY (PSRR)\n* DIFFERENTIAL INPUT IMPEDANCE (Zid)\n* COMMON-MODE INPUT IMPEDANCE (Zic)\n* OPEN-LOOP OUTPUT IMPEDANCE VS. FREQUENCY (Zo)\n* OUTPUT CURRENT THROUGH THE SUPPLY (Iout)\n* INPUT VOLTAGE NOISE DENSITY VS. FREQUENCY (en)\n* INPUT CURRENT NOISE DENSITY VS. FREQUENCY (in)\n* OUTPUT VOLTAGE SWING vs. OUTPUT CURRENT (Vo)\n* SHORT-CIRCUIT OUTPUT CURRENT (Isc)\n* QUIESCENT CURRENT (Iq)\n* SETTLING TIME VS. CAPACITIVE LOAD (ts)\n* SLEW RATE (SR)\n* SMALL SIGNAL OVERSHOOT VS. CAPACITIVE LOAD\n* LARGE SIGNAL RESPONSE\n* OVERLOAD RECOVERY TIME (tor)\n* INPUT BIAS CURRENT (Ib)\n* INPUT OFFSET CURRENT (Ios)\n* INPUT OFFSET VOLTAGE (Vos)\n* INPUT COMMON-MODE VOLTAGE RANGE (Vcm)\n* INPUT OFFSET VOLTAGE VS. INPUT COMMON-MODE VOLTAGE (Vos vs. Vcm)\n* INPUT/OUTPUT ESD CELLS (ESDin, ESDout)\n******************************************************\n.subckt LMX58_LM2904 IN+ IN- VCC VEE OUT\n******************************************************\n* MODEL DEFINITIONS:\n.model BB_SW VSWITCH(Ron=50 Roff=1e12 Von=700e-3 Voff=0)\n.model ESD_SW VSWITCH(Ron=50 Roff=1e12 Von=250e-3 Voff=0)\n.model OL_SW VSWITCH(Ron=1e-3 Roff=1e9 Von=900e-3 Voff=800e-3)\n.model OR_SW VSWITCH(Ron=10e-3 Roff=1e9 Von=1e-3 Voff=0)\n.model R_NOISELESS RES(T_ABS=-273.15)\n******************************************************\n \n\nI_OS        ESDn MID -18N\nI_B         37 MID -20N\nV_GRp       57 MID 180\nV_GRn       58 MID -180\nV_ISCp      51 MID 40\nV_ISCn      52 MID -40\nV_ORn       45 VCLP -1.2\nV11         56 44 0\nV_ORp       43 VCLP 1.2\nV12         55 42 0\nV4          33 OUT 0\nVCM_MIN     79 VEE_B 0\nVCM_MAX     80 VCC_B -1.5\nI_Q         VCC VEE 350U\nV_OS        86 37 1.8M\nR61         MID 22 R_NOISELESS 8.001K \nC16         22 23 19.89P \nR58         23 22 R_NOISELESS 100MEG \nGVCCS2      23 MID VEE_B MID  -992.9M\nR57         MID 23 R_NOISELESS 1 \nXU3         VCC_B VEE_B 24 25 26 27 MID PHASEREV_0\nXU1         VIMON MID CRS CRS_DIST_0\nC21         28 29 313.8N  \nC22         30 31 636.6F  \nR70         31 MID R_NOISELESS 2.5 \nR67         31 30 R_NOISELESS 10K \nR66         30 MID R_NOISELESS 1 \nXU2         31 MID MID 32 VCCS_LIM_ZO_0\nGVCCS4      30 MID 29 MID  -4.3\nR65         29 MID R_NOISELESS 3.03K \nR64         29 28 R_NOISELESS 10K \nR63         28 MID R_NOISELESS 1 \nGVCCS3      28 MID CL_CLAMP 33  -90\nR62         32 MID R_NOISELESS 1 \nC29         34 MID 72F \nR78         MID 34 R_NOISELESS 1MEG \nGVCCS9      34 MID 35 MID  -1U\nXU5         36 MID MID CLAMP CRS MID VCCS_LIM_2_EN_0\nC28         38 MID 1P \nR77         39 38 R_NOISELESS 100 \nC27         40 MID 1P \nR76         41 40 R_NOISELESS 100 \nR75         MID 42 R_NOISELESS 1 \nGVCCS8      42 MID 43 MID  -1\nR74         44 MID R_NOISELESS 1 \nGVCCS7      44 MID 45 MID  -1\nXi_nn       ESDn MID FEMT_0\nXi_np       MID 37 FEMT_0\nXe_n        ESDp 37 VNSE_0\nC25         35 MID 72F \nR69         MID 35 R_NOISELESS 1MEG \nGVCCS6      35 MID VSENSE MID  -1U\nC20         CLAMP MID 13.5N \nR68         MID CLAMP R_NOISELESS 1MEG \nR44         MID 36 R_NOISELESS 1MEG \nXVCCS_LIM_1 46 27 MID 36 VCCS_LIM_1_0\nRdummy      MID 33 R_NOISELESS 25K \nRx          33 32 R_NOISELESS 250K \nR56         MID 47 R_NOISELESS 1K \nC15         47 48 1.592P \nR55         48 47 R_NOISELESS 100MEG \nGVCCS1      48 MID VCC_B MID  -100M\nR54         MID 48 R_NOISELESS 1 \nR49         MID 49 R_NOISELESS 4.616K \nC14         49 50 26.53P \nR48         50 49 R_NOISELESS 100MEG \nG_adjust    50 MID ESDp MID  -685.2M\nRsrc        MID 50 R_NOISELESS 1 \nXIQPos      VIMON MID MID VCC VCCS_LIMIT_IQ_0\nXIQNeg      MID VIMON VEE MID VCCS_LIMIT_IQ_0\nC_DIFF      ESDp ESDn 1P \nXCL_AMP     51 52 VIMON MID 53 54 CLAMP_AMP_LO_0\nSOR_SWp     CLAMP 55 CLAMP 55  S_VSWITCH_1\nSOR_SWn     56 CLAMP 56 CLAMP  S_VSWITCH_2\nXGR_AMP     57 58 59 MID 60 61 CLAMP_AMP_HI_0\nR39         57 MID R_NOISELESS 1T \nR37         58 MID R_NOISELESS 1T \nR42         VSENSE 59 R_NOISELESS 1M \nC19         59 MID 1F \nR38         60 MID R_NOISELESS 1 \nR36         MID 61 R_NOISELESS 1 \nR40         60 62 R_NOISELESS 1M \nR41         61 63 R_NOISELESS 1M \nC17         62 MID 1F \nC18         MID 63 1F \nXGR_SRC     62 63 CLAMP MID VCCS_LIM_GR_0\nR21         53 MID R_NOISELESS 1 \nR20         MID 54 R_NOISELESS 1 \nR29         53 64 R_NOISELESS 1M \nR30         54 65 R_NOISELESS 1M \nC9          64 MID 1F \nC8          MID 65 1F \nXCL_SRC     64 65 CL_CLAMP MID VCCS_LIM_4_0\nR22         51 MID R_NOISELESS 1T \nR19         MID 52 R_NOISELESS 1T \nXCLAWp      VIMON MID 66 VCC_B VCCS_LIM_CLAW+_0\nXCLAWn      MID VIMON VEE_B 67 VCCS_LIM_CLAW-_0\nR12         66 VCC_B R_NOISELESS 1K \nR16         66 68 R_NOISELESS 1M \nR13         VEE_B 67 R_NOISELESS 1K \nR17         69 67 R_NOISELESS 1M \nC6          69 MID 1F \nC5          MID 68 1F \nG2          VCC_CLP MID 68 MID  -1M\nR15         VCC_CLP MID R_NOISELESS 1K \nG3          VEE_CLP MID 69 MID  -1M\nR14         MID VEE_CLP R_NOISELESS 1K \nXCLAW_AMP   VCC_CLP VEE_CLP VOUT_S MID 70 71 CLAMP_AMP_LO_0\nR26         VCC_CLP MID R_NOISELESS 1T \nR23         VEE_CLP MID R_NOISELESS 1T \nR25         70 MID R_NOISELESS 1 \nR24         MID 71 R_NOISELESS 1 \nR27         70 72 R_NOISELESS 1M \nR28         71 73 R_NOISELESS 1M \nC11         72 MID 1F \nC10         MID 73 1F \nXCLAW_SRC   72 73 CLAW_CLAMP MID VCCS_LIM_3_0\nH2          41 MID V11 -1\nH3          39 MID V12 1\nC12         SW_OL MID 100P \nR32         74 SW_OL R_NOISELESS 100 \nR31         74 MID R_NOISELESS 1 \nXOL_SENSE   MID 74 40 38 OL_SENSE_0\nS1          28 29 SW_OL MID  S_VSWITCH_3\nH1          75 MID V4 1K\nS7          VEE OUT VEE OUT  S_VSWITCH_4\nS6          OUT VCC OUT VCC  S_VSWITCH_5\nR11         MID 76 R_NOISELESS 1T \nR18         76 VOUT_S R_NOISELESS 100 \nC7          VOUT_S MID 10P \nE5          76 MID OUT MID  1\nC13         VIMON MID 10P \nR33         75 VIMON R_NOISELESS 100 \nR10         MID 75 R_NOISELESS 1T \nR47         77 VCLP R_NOISELESS 100 \nC24         VCLP MID 100P \nE4          77 MID CL_CLAMP MID  1\nR46         MID CL_CLAMP R_NOISELESS 1K \nG9          CL_CLAMP MID CLAW_CLAMP MID  -1M\nR45         MID CLAW_CLAMP R_NOISELESS 1K \nG8          CLAW_CLAMP MID 34 MID  -1M\nR43         MID VSENSE R_NOISELESS 1K \nG15         VSENSE MID CLAMP MID  -1M\nC4          46 MID 1F \nR9          46 78 R_NOISELESS 1M \nR7          MID 79 R_NOISELESS 1T \nR6          80 MID R_NOISELESS 1T \nR8          MID 78 R_NOISELESS 1 \nXVCM_CLAMP  26 MID 78 MID 80 79 VCCS_EXT_LIM_0\nE1          MID 0 81 0  1\nR89         VEE_B 0 R_NOISELESS 1 \nR5          82 VEE_B R_NOISELESS 1M \nC3          82 0 1F \nR60         81 82 R_NOISELESS 1MEG \nC1          81 0 100e-9 \nR3          81 0 R_NOISELESS 1T \nR59         83 81 R_NOISELESS 1MEG \nC2          83 0 1F \nR4          VCC_B 83 R_NOISELESS 1M \nR88         VCC_B 0 R_NOISELESS 1 \nG17         VEE_B 0 VEE 0  -1\nG16         VCC_B 0 VCC 0  -1\nR_PSR       84 24 R_NOISELESS 1K \nG_PSR       24 84 47 22  -1M\nR2          25 ESDn R_NOISELESS 1M \nR1          84 85 R_NOISELESS 1M \nR_CMR       86 85 R_NOISELESS 1K \nG_CMR       85 86 49 MID  -1M\nC_CMn       ESDn MID 2P \nC_CMp       MID ESDp 2P \nR53         ESDn MID R_NOISELESS 1T \nR52         MID ESDp R_NOISELESS 1T \nR35         IN- ESDn R_NOISELESS 10M \nR34         IN+ ESDp R_NOISELESS 10M \n \n.MODEL S_VSWITCH_1 VSWITCH (RON=10M ROFF=1T VON=10M VOFF=0)\n.MODEL S_VSWITCH_2 VSWITCH (RON=10M ROFF=1T VON=10M VOFF=0)\n.MODEL S_VSWITCH_3 VSWITCH (RON=1M ROFF=1T VON=500M VOFF=100M)\n.MODEL S_VSWITCH_4 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)\n.MODEL S_VSWITCH_5 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)\n \n.ENDS LMX58_LM2904\n*\n.SUBCKT PHASEREV_0  VCC VEE VIN+ VIN- VOUT+ VOUT- MID\nE1 VOUT+ MID VALUE={IF(V(VIN+,MID)<V(VEE,MID)-0.3,V(VCC,MID),V(VIN+,MID))}\nE2 VOUT- MID VALUE={IF(V(VIN-,MID)<V(VEE,MID)-0.3,V(VCC,MID),V(VIN-,MID))}\n.ENDS\n*\n \n\n.SUBCKT CRS_DIST_0  VIMON MID OUT\nV1 VREF MID -40M\nESHF VSHF MID VIMON VREF 1\nGZC MID ZC VALUE = {SGN(V(VSHF,MID))}\nR1 ZC MID 1\nC1 ZC MID 2U\nGCR MID OUT VALUE = {IF((ABS(V(ZC,MID))<=0.9),0,1)}\nR2 OUT MID 1\n.ENDS\n*\n \n\n.SUBCKT VCCS_LIM_ZO_0  VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 4E3\n.PARAM IPOS = 1E6\n.PARAM INEG = -1E6\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n*\n \n\n.SUBCKT VCCS_LIM_2_EN_0  VC+ VC- IOUT+ IOUT- EN MID\n.PARAM GAIN = 8.4E-4\n.PARAM IPOS = 0.005\n.PARAM INEG = -0.005\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(EN,MID)*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n*\n \n\n.SUBCKT FEMT_0  1 2\n.PARAM FLWF=1E-3\n.PARAM NLFF=500\n.PARAM NVRF=500\n.PARAM GLFF={PWR(FLWF,0.25)*NLFF/1164}\n.PARAM RNVF={1.184*PWR(NVRF,2)}\n.MODEL DVNF D KF={PWR(FLWF,0.5)/1E11} IS=1.0E-16\nI1 0 7 10E-3\nI2 0 8 10E-3\nD1 7 0 DVNF\nD2 8 0 DVNF\nE1 3 6 7 8 {GLFF}\nR1 3 0 1E9\nR2 3 0 1E9\nR3 3 6 1E9\nE2 6 4 5 0 10\nR4 5 0 {RNVF}\nR5 5 0 {RNVF}\nR6 3 4 1E9\nR7 4 0 1E9\nG1 1 2 3 4 1E-6\n.ENDS\n*\n \n\n.SUBCKT VNSE_0  1 2\n.PARAM FLW=10\n.PARAM NLF=80\n.PARAM NVR=35\n.PARAM GLF={PWR(FLW,0.25)*NLF/1164}\n.PARAM RNV={1.184*PWR(NVR,2)}\n.MODEL DVN D KF={PWR(FLW,0.5)/1E11} IS=1.0E-16\nI1 0 7 10E-3\nI2 0 8 10E-3\nD1 7 0 DVN\nD2 8 0 DVN\nE1 3 6 7 8 {GLF}\nR1 3 0 1E9\nR2 3 0 1E9\nR3 3 6 1E9\nE2 6 4 5 0 10\nR4 5 0 {RNV}\nR5 5 0 {RNV}\nR6 3 4 1E9\nR7 4 0 1E9\nE3 1 2 3 4 1\n.ENDS\n*\n \n\n.SUBCKT VCCS_LIM_1_0  VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 1E-4\n.PARAM IPOS = .5\n.PARAM INEG = -.5\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n*\n \n\n.SUBCKT VCCS_LIMIT_IQ_0  VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 1E-3\nG1 IOUT- IOUT+ VALUE={IF( (V(VC+,VC-)<=0),0,GAIN*V(VC+,VC-) )}\n.ENDS\n*\n \n\n.SUBCKT CLAMP_AMP_LO_0  VC+ VC- VIN COM VO+ VO-\n.PARAM G=1\nGVO+ COM VO+ VALUE = {IF(V(VIN,COM)>V(VC+,COM),((V(VIN,COM)-V(VC+,COM))*G),0)}\nGVO- COM VO- VALUE = {IF(V(VIN,COM)<V(VC-,COM),((V(VC-,COM)-V(VIN,COM))*G),0)}\n.ENDS\n*\n \n\n.SUBCKT CLAMP_AMP_HI_0  VC+ VC- VIN COM VO+ VO-\n.PARAM G=10\nGVO+ COM VO+ VALUE = {IF(V(VIN,COM)>V(VC+,COM),((V(VIN,COM)-V(VC+,COM))*G),0)}\nGVO- COM VO- VALUE = {IF(V(VIN,COM)<V(VC-,COM),((V(VC-,COM)-V(VIN,COM))*G),0)}\n.ENDS\n*\n \n\n.SUBCKT VCCS_LIM_GR_0  VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 1\n.PARAM IPOS = 0.013\n.PARAM INEG = -0.013\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n*\n \n\n.SUBCKT VCCS_LIM_4_0  VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 1\n.PARAM IPOS = 1.04\n.PARAM INEG = -1.04\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n*\n \n\n.SUBCKT VCCS_LIM_CLAW+_0  VC+ VC- IOUT+ IOUT-\nG1 IOUT+ IOUT- TABLE {ABS(V(VC+,VC-))} =\n+(0, 1.17E-03)\n+(0.0046251, 1.17E-3)\n+(0.15716, 1.21E-3)\n+(1.3309, 1.28E-3)\n+(35.075, 2.12E-3)\n+(35.680, 2.55E-3)\n+(36.033, 2.84E-3)\n+(37.416, 7.97E-3)\n.ENDS\n*\n \n\n.SUBCKT VCCS_LIM_CLAW-_0  VC+ VC- IOUT+ IOUT-\nG1 IOUT+ IOUT- TABLE {ABS(V(VC+,VC-))} =\n+(0.010, 2.50E-5)\n+(0.070, 2.50E-5)\n+(0.090, 5.80E-4)\n+(0.100, 6.06E-4)\n+(0.760, 7.14E-4) \n+(1.440, 7.62E-4)\n+(8.000, 1.10E-3)\n+(13.60, 1.55E-3)\n+(15.45, 1.75E-3)\n+(17.26, 2.15E-3)\n+(18.87, 2.94E-3)\n+(21.58, 4.50E-3)\n+(25.53, 1.02E-2)\n.ENDS\n*\n \n\n \n.SUBCKT VCCS_LIM_3_0  VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 1\n.PARAM IPOS = 0.435\n.PARAM INEG = -0.435\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n*\n \n\n.SUBCKT OL_SENSE_0  COM SW+ OLN  OLP\nGSW+ COM SW+ VALUE = {IF((V(OLN,COM)>10E-3 | V(OLP,COM)>10E-3),1,0)}\n.ENDS\n*\n \n\n.SUBCKT VCCS_EXT_LIM_0  VIN+ VIN- IOUT- IOUT+ VP+ VP-\n.PARAM GAIN = 1\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VIN+,VIN-),V(VP-,VIN-), V(VP+,VIN-))}\n.ENDS\n*
TEXT 760 568 Left 2 !.tran 0 5m 0 1u
TEXT -3192 -96 Left 2 !*$\n* TLC2272\n*************************************************************************************************\n* (C) Copyright 2019 Texas Instruments Incorporated. All rights reserved.                                            \n*************************************************************************************************\n** This model is designed as an aid for customers of Texas Instruments.\n** TI and its licensors and suppliers make no warranties, either expressed\n** or implied, with respect to this model, including the warranties of \n** merchantability or fitness for a particular purpose.  The model is\n** provided solely on an "as is" basis.  The entire risk as to its quality\n** and performance is with the customer\n*************************************************************************************************\n*\n* This model is subject to change without notice. Texas Instruments\n* Incorporated is not responsible for updating this model.\n*\n*************************************************************************************************\n*\n** Released by: Online Design Tools, Texas Instruments Inc.\n* Part: TLC2272\n* Date: 18FEB2019\n* Model Type: Generic (suitable for all analysis types)\n* EVM Order Number: N/A \n* EVM Users Guide:  N/A \n* Datasheet: SLOS190H -FEBRUARY 1997-REVISED MARCH 2016\n* Created with Green-Williams-Lis Op Amp Macro-model Architecture\n*\n* Model Version: Final 1.1\n*\n*****************************************************************************\n*\n* Updates:\n*\n* Final 1.1\n* VOS drift feature is added\n* Added Unique subckt name, removed Claw ABS. \n* Simplified subckt for current noise.\n*\n* Final 1.0 \n* Release to Web.\n*\n****************************************************************************\n* Model Usage Notes:\n* 1. The following parameters are modeled: \n*                               OPEN-LOOP GAIN AND PHASE VS. FREQUENCY  WITH RL, CL EFFECTS (Aol)\n*                               UNITY GAIN BANDWIDTH (GBW)\n*                               INPUT COMMON-MODE REJECTION RATIO VS. FREQUENCY (CMRR)\n*                               POWER SUPPLY REJECTION RATIO VS. FREQUENCY (PSRR)\n*                               DIFFERENTIAL INPUT IMPEDANCE (Zid)\n*                               COMMON-MODE INPUT IMPEDANCE (Zic)\n*                               OPEN-LOOP OUTPUT IMPEDANCE VS. FREQUENCY (Zo)\n*                               OUTPUT CURRENT THROUGH THE SUPPLY (Iout)\n*                               INPUT VOLTAGE NOISE DENSITY VS. FREQUENCY (en)\n*                               INPUT CURRENT NOISE DENSITY VS. FREQUENCY (in)\n*                               OUTPUT VOLTAGE SWING vs. OUTPUT CURRENT (Vo)\n*                               SHORT-CIRCUIT OUTPUT CURRENT (Isc)\n*                               QUIESCENT CURRENT (Iq)\n*                               SETTLING TIME VS. CAPACITIVE LOAD (ts)\n*                               SLEW RATE (SR)\n*                               SMALL SIGNAL OVERSHOOT VS. CAPACITIVE LOAD\n*                               LARGE SIGNAL RESPONSE\n*                               OVERLOAD RECOVERY TIME (tor)\n*                               INPUT BIAS CURRENT (Ib)\n*                               INPUT OFFSET CURRENT (Ios)\n*                               INPUT OFFSET VOLTAGE (Vos) \n*                               INPUT OFFSET VOLTAGE VS. TEMPERATURE (Vos Drift)\n*                               INPUT COMMON-MODE VOLTAGE RANGE (Vcm)\n*                               INPUT OFFSET VOLTAGE VS. INPUT COMMON-MODE VOLTAGE (Vos vs. Vcm)\n*                               INPUT/OUTPUT ESD CELLS (ESDin, ESDout)\n******************************************************\n.subckt TLC2272 IN+ IN- VCC VEE OUT\n******************************************************\n.model R_NOISELESS RES (TCE=0 T_ABS=-273.15)\n******************************************************\nI_OS        ESDn MID 5e-13\nI_B         30 MID 1e-12\nV_GRp       45 MID 74\nV_GRn       46 MID -84\nV_ISCp      39 MID 3.6881\nV_ISCn      40 MID -5.9852\nV_ORn       38 VCLP -4.1621\nV11         44 37 0\nV_ORp       36 VCLP 4.6776\nV12         43 35 0\nV4          27 OUT 0\nVCM_MIN     67 VEE_B -0.3\nVCM_MAX     68 VCC_B -1\nI_Q         VCC VEE 0.0024\nXV_OS        75 30 VOS_DRIFT_TLC2272\nXU5         ESDp ESDn VCC VEE ESD_0_TLC2272\nXU4         19 ESDp MID PSRR_CMRR_0_TLC2272\nXU3         20 VEE_B MID PSRR_CMRR_1_TLC2272\nXU2         21 VCC_B MID PSRR_CMRR_2_TLC2272\nXU1         23 22 CLAMP VSENSE CLAW_CLAMP CL_CLAMP 24 26 27 MID AOL_ZO_0_TLC2272\nC28         31 MID 1P  \nR77         32 31 R_NOISELESS 100 \nC27         33 MID 1P  \nR76         34 33 R_NOISELESS 100 \nR75         MID 35 R_NOISELESS 1 \nGVCCS8      35 MID 36 MID  -1\nR74         37 MID R_NOISELESS 1 \nGVCCS7      37 MID 38 MID  -1\nXi_nn       ESDn MID FEMT_0_TLC2272\nXi_np       MID 30 FEMT_0_TLC2272\nXe_n        ESDp 30 VNSE_0_TLC2272\nXIQPos      VIMON MID MID VCC VCCS_LIMIT_IQ_0_TLC2272\nXIQNeg      MID VIMON VEE MID VCCS_LIMIT_IQ_0_TLC2272\nC_DIFF      ESDp ESDn 4e-12  \nXCL_AMP     39 40 VIMON MID 41 42 CLAMP_AMP_LO_0_TLC2272\nSOR_SWp     CLAMP 43 CLAMP 43  S_VSWITCH_1\nSOR_SWn     44 CLAMP 44 CLAMP  S_VSWITCH_1\nXGR_AMP     45 46 47 MID 48 49 CLAMP_AMP_HI_0_TLC2272\nR39         45 MID R_NOISELESS 1T \nR37         46 MID R_NOISELESS 1T \nR42         VSENSE 47 R_NOISELESS 1M \nC19         47 MID 1F  \nR38         48 MID R_NOISELESS 1 \nR36         MID 49 R_NOISELESS 1 \nR40         48 50 R_NOISELESS 1M \nR41         49 51 R_NOISELESS 1M \nC17         50 MID 1F  \nC18         MID 51 1F  \nXGR_SRC     50 51 CLAMP MID VCCS_LIM_GR_0_TLC2272\nR21         41 MID R_NOISELESS 1 \nR20         MID 42 R_NOISELESS 1 \nR29         41 52 R_NOISELESS 1M \nR30         42 53 R_NOISELESS 1M \nC9          52 MID 1F  \nC8          MID 53 1F  \nXCL_SRC     52 53 CL_CLAMP MID VCCS_LIM_4_0_TLC2272\nR22         39 MID R_NOISELESS 1T \nR19         MID 40 R_NOISELESS 1T \nXCLAWp      VIMON MID 54 VCC_B VCCS_LIM_CLAW+_0_TLC2272\nXCLAWn      MID VIMON VEE_B 55 VCCS_LIM_CLAW-_0_TLC2272\nR12         54 VCC_B R_NOISELESS 1K \nR16         54 56 R_NOISELESS 1M \nR13         VEE_B 55 R_NOISELESS 1K \nR17         57 55 R_NOISELESS 1M \nC6          57 MID 1F  \nC5          MID 56 1F  \nG2          VCC_CLP MID 56 MID  -1M\nR15         VCC_CLP MID R_NOISELESS 1K \nG3          VEE_CLP MID 57 MID  -1M\nR14         MID VEE_CLP R_NOISELESS 1K \nXCLAW_AMP   VCC_CLP VEE_CLP VOUT_S MID 58 59 CLAMP_AMP_LO_0_TLC2272\nR26         VCC_CLP MID R_NOISELESS 1T \nR23         VEE_CLP MID R_NOISELESS 1T \nR25         58 MID R_NOISELESS 1 \nR24         MID 59 R_NOISELESS 1 \nR27         58 60 R_NOISELESS 1M \nR28         59 61 R_NOISELESS 1M \nC11         60 MID 1F  \nC10         MID 61 1F  \nXCLAW_SRC   60 61 CLAW_CLAMP MID VCCS_LIM_3_0_TLC2272\nH2          34 MID V11 -1\nH3          32 MID V12 1\nC12         SW_OL MID 100P  \nR32         62 SW_OL R_NOISELESS 100 \nR31         62 MID R_NOISELESS 1 \nXOL_SENSE   MID 62 33 31 OL_SENSE_0_TLC2272\nS1          24 26 SW_OL MID  S_VSWITCH_3\nH1          63 MID V4 1K\nS7          VEE OUT VEE OUT  S_VSWITCH_4\nS6          OUT VCC OUT VCC  S_VSWITCH_4\nR11         MID 64 R_NOISELESS 1T \nR18         64 VOUT_S R_NOISELESS 100 \nC7          VOUT_S MID 1N  \nE5          64 MID OUT MID  1\nC13         VIMON MID 1N  \nR33         63 VIMON R_NOISELESS 100 \nR10         MID 63 R_NOISELESS 1T \nR47         65 VCLP R_NOISELESS 100 \nC24         VCLP MID 100P  \nE4          65 MID CL_CLAMP MID  1\nC4          23 MID 1F  \nR9          23 66 R_NOISELESS 1M \nR7          MID 67 R_NOISELESS 1T \nR6          68 MID R_NOISELESS 1T \nR8          MID 66 R_NOISELESS 1 \nXVCM_CLAMP  69 MID 66 MID 68 67 VCCS_EXT_LIM_0_TLC2272\nE1          MID 0 70 0  1\nR89         VEE_B 0 R_NOISELESS 1 \nR5          71 VEE_B R_NOISELESS 1M \nC3          71 0 1F  \nR60         70 71 R_NOISELESS 1MEG \nC1          70 0 1  \nR3          70 0 R_NOISELESS 1T \nR59         72 70 R_NOISELESS 1MEG \nC2          72 0 1F  \nR4          VCC_B 72 R_NOISELESS 1M \nR88         VCC_B 0 R_NOISELESS 1 \nG17         VEE_B 0 VEE 0  -1\nG16         VCC_B 0 VCC 0  -1\nR_PSR       73 69 R_NOISELESS 1K \nG_PSR       69 73 21 20  -1M\nR2          22 ESDn R_NOISELESS 1M \nR1          73 74 R_NOISELESS 1M \nR_CMR       75 74 R_NOISELESS 1K \nG_CMR       74 75 19 MID  -1M\nC_CMn       ESDn MID 8e-12  \nC_CMp       MID ESDp 8e-12  \nR53         ESDn MID R_NOISELESS 1T \nR52         MID ESDp R_NOISELESS 1T \nR35         IN- ESDn R_NOISELESS 10M \nR34         IN+ ESDp R_NOISELESS 10M \n.MODEL S_VSWITCH_1 VSWITCH (RON=10e-3 ROFF=1e9 VON=10e-3 VOFF=0)\n.MODEL S_VSWITCH_3 VSWITCH (RON=1e-3 ROFF=1e9 VON=900e-3 VOFF=800e-3)\n.MODEL S_VSWITCH_4 VSWITCH (RON=50 ROFF=1e12 VON=500e-3 VOFF=450e-3)\n.ENDS TLC2272\n*\n.SUBCKT VOS_DRIFT_TLC2272 VOS+ VOS-\n.PARAM DC = 0.00017041\n.PARAM POL = 1\n.PARAM DRIFT = 2E-06\nE1 VOS+ VOS- VALUE={DC+POL*DRIFT*(TEMP-27)}\n.ENDS\n*\n.SUBCKT ESD_0_TLC2272 ESDp ESDn VCC VEE\nS2          ESDn VCC ESDn VCC  S_VSWITCH_1\nS4          VEE ESDn VEE ESDn  S_VSWITCH_1\nS3          ESDp VCC ESDp VCC  S_VSWITCH_1\nS5          VEE ESDp VEE ESDp  S_VSWITCH_1\n.MODEL S_VSWITCH_1 VSWITCH (RON=50 ROFF=1e12 VON=500e-3 VOFF=450e-3)\n.ENDS\n*\n.SUBCKT PSRR_CMRR_0_TLC2272 psrr_in psrr_vccb mid \n.model R_NOISELESS RES ( TCE=0 T_ABS=-273.15)\nR74         mid psrr_in R_NOISELESS 1 \nG_2         psrr_in mid 4 mid  -17.3094\nR2b         mid 4 R_NOISELESS 6131418.3051 \nC2a         4 5 1.3774e-15 \nR73         5 4 R_NOISELESS 100MEG \nR49         mid 5 R_NOISELESS 1 \nGVCCS7      5 mid 6 mid  -1\nR2a         mid 6 R_NOISELESS 857286.939 \nC1a         6 7 9.3621e-14 \nR48         7 6 R_NOISELESS 100MEG \nG_1         7 mid psrr_vccb mid  -0.011765\nRsrc        mid 7 R_NOISELESS 1 \n.ENDS\n*\n.SUBCKT PSRR_CMRR_1_TLC2272 psrr_in psrr_vccb mid \n.model R_NOISELESS RES ( TCE=0 T_ABS=-273.15)\nR74         mid psrr_in R_NOISELESS 1 \nG_2         psrr_in mid 4 mid  -1375\nR2b         mid 4 R_NOISELESS 72780.2038 \nC2a         4 5 3.9789e-13 \nR73         5 4 R_NOISELESS 100MEG \nR49         mid 5 R_NOISELESS 1 \nGVCCS7      5 mid 6 mid  -1\nR2a         mid 6 R_NOISELESS 2301790.2813 \nC1a         6 7 3.5368e-11 \nR48         7 6 R_NOISELESS 100MEG \nG_1         7 mid psrr_vccb mid  -0.00070744\nRsrc        mid 7 R_NOISELESS 1 \n.ENDS\n*\n.SUBCKT PSRR_CMRR_2_TLC2272 psrr_in psrr_vccb mid \n.model R_NOISELESS RES ( TCE=0 T_ABS=-273.15)\nR74         mid psrr_in R_NOISELESS 1 \nG_2         psrr_in mid 4 mid  -111.8906\nR2b         mid 4 R_NOISELESS 901789.9422 \nC2a         4 5 3.71e-15 \nR73         5 4 R_NOISELESS 100MEG \nR49         mid 5 R_NOISELESS 1 \nGVCCS7      5 mid 6 mid  -1\nR2a         mid 6 R_NOISELESS 107808.4091 \nC1a         6 7 1.1368e-12 \nR48         7 6 R_NOISELESS 100MEG \nG_1         7 mid psrr_vccb mid  -0.0092857\nRsrc        mid 7 R_NOISELESS 1 \n.ENDS\n*\n.SUBCKT VCCS_LIM_2_0_TLC2272  VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 0.00072565\n.PARAM IPOS = 0.014956\n.PARAM INEG = -0.01495\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n*\n.SUBCKT VCCS_LIM_1_0_TLC2272  VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 1E-4\n.PARAM IPOS = .5\n.PARAM INEG = -.5\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n*\n.SUBCKT AOL_ZO_0_TLC2272 AOL_INP AOL_INN CLAMP VSENSE CLAW_CLAMP CL_CLAMP ZO_CLEFT ZO_CRIGHT ZO_OUT MID\n.MODEL R_NOISELESS RES ( TCE=0 T_ABS=-273.15)\nC1_A0          CLAMP MID 4.0563e-09\nR4_A0          MID CLAMP R_NOISELESS 1MEG \nXVCCS_LIM_2_A0 4_A0 MID MID CLAMP VCCS_LIM_2_0_TLC2272\nR3_A0          MID 4_A0 R_NOISELESS 1MEG \nXVCCS_LIM_1_A0 AOL_INP AOL_INN MID 4_A0 VCCS_LIM_1_0_TLC2272\nR4_VS         VSENSE MID R_NOISELESS 1K \nGVCCS4_VS     VSENSE MID CLAMP MID  -1M\nC2_A2          out2 MID 7.0324e-14 \nR3_A2          out2 MID R_NOISELESS 1MEG \nGVCCS3_A2      out2 MID VSENSE MID  -1U\nC3_A3          4_A3 out3 7.2343e-13\nGVCCS4_A3      4_A3 MID out2 MID  -12.4354\nR4_A3          4_A3 MID R_NOISELESS 1 \nR5_A3          out3 4_A3 R_NOISELESS 10K \nR6_A3          out3 MID R_NOISELESS 874.477 \nC3_A4          4_A4 out4 2.8799e-12\nGVCCS4_A4      4_A4 MID out3 MID  -20.7696\nR4_A4          4_A4 MID R_NOISELESS 1 \nR5_A4          out4 4_A4 R_NOISELESS 10K \nR6_A4          out4 MID R_NOISELESS 505.8275 \nC2_A5          out5 MID 1.9175e-15 \nR3_A5          out5 MID R_NOISELESS 1MEG \nGVCCS3_A5      out5 MID out4 MID  -1U\nR4_CC         CLAW_CLAMP MID R_NOISELESS 1K \nGVCCS4_CC     CLAW_CLAMP MID out5 MID  -1M\nR4_CL         CL_CLAMP MID R_NOISELESS 1K \nGVCCS4_CL     CL_CLAMP MID CLAW_CLAMP MID  -1M\nG_Aol_Zo    Zo_Cleft MID CL_CLAMP ZO_OUT  -89.0464\nGVCCS1_1      outz1 MID Zo_Cright MID  -28.8389\nC1_1          Zo_Cleft Zo_Cright 1.9201e-07 \nR2_1          Zo_Cright MID R_NOISELESS 359.2095 \nR1_1          Zo_Cright Zo_Cleft R_NOISELESS 10K \nRdc_1         Zo_Cleft MID R_NOISELESS 1 \nGVCCS2_2      outz2 MID net2 MID  -1\nC2_2          5_2 MID 3.6378e-12 \nR5_2          net2 5_2 R_NOISELESS 10K \nR4_2          net2 outz1 R_NOISELESS 7600\nR7_2          outz1 MID R_NOISELESS 1 \nR1_3          2_3  MID R_NOISELESS 1 \nR11_3         5_3  MID R_NOISELESS 0.0285\nC4_3          5_3  outz2 1.7684e-13\nR10_3         5_3  outz2 R_NOISELESS 10K \nXVCVS_LIM_1 5_3  MID MID 2_3   VCCS_LIM_ZO_0_TLC2272\nR9_3          outz2 MID R_NOISELESS 1 \nRdummy      MID ZO_OUT R_NOISELESS 44700 \nRx          ZO_OUT 2_3 R_NOISELESS 447000 \n.ENDS\n*\n.SUBCKT VCCS_LIM_ZO_0_TLC2272  VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 350877.6667\n.PARAM IPOS = 3297.18e3\n.PARAM INEG = -5350.725e3\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n*\n.SUBCKT FEMT_0_TLC2272  1 2\n.PARAM NVRF=0.6\n.PARAM RNVF={1.184*PWR(NVRF,2)}\nE1 3 0 5 0 10 \nR1 5 0 {RNVF}\nR2 5 0 {RNVF}\nG1 1 2 3 0 1E-6\n.ENDS\n*\n.SUBCKT VNSE_0_TLC2272  1 2\n.PARAM FLW=10\n.PARAM NLF=50.597\n.PARAM NVR=8.3582\n.PARAM GLF={PWR(FLW,0.25)*NLF/1164}\n.PARAM RNV={1.184*PWR(NVR,2)}\n.MODEL DVN D KF={PWR(FLW,0.5)/1E11} IS=1.0E-16\nI1 0 7 10E-3\nI2 0 8 10E-3\nD1 7 0 DVN\nD2 8 0 DVN\nE1 3 6 7 8 {GLF}\nR1 3 0 1E9\nR2 3 0 1E9\nR3 3 6 1E9\nE2 6 4 5 0 10\nR4 5 0 {RNV}\nR5 5 0 {RNV}\nR6 3 4 1E9\nR7 4 0 1E9\nE3 1 2 3 4 1\n.ENDS\n*\n.SUBCKT VCCS_LIMIT_IQ_0_TLC2272  VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 1E-3\nG1 IOUT- IOUT+ VALUE={IF( (V(VC+,VC-)<=0),0,GAIN*V(VC+,VC-) )}\n.ENDS\n*\n.SUBCKT CLAMP_AMP_LO_0_TLC2272  VC+ VC- VIN COM VO+ VO-\n.PARAM G=1\nGVO+ COM VO+ VALUE = {IF(V(VIN,COM)>V(VC+,COM),((V(VIN,COM)-V(VC+,COM))*G),0)}\nGVO- COM VO- VALUE = {IF(V(VIN,COM)<V(VC-,COM),((V(VC-,COM)-V(VIN,COM))*G),0)}\n.ENDS\n*\n.SUBCKT CLAMP_AMP_HI_0_TLC2272  VC+ VC- VIN COM VO+ VO-\n.PARAM G=10\nGVO+ COM VO+ VALUE = {IF(V(VIN,COM)>V(VC+,COM),((V(VIN,COM)-V(VC+,COM))*G),0)}\nGVO- COM VO- VALUE = {IF(V(VIN,COM)<V(VC-,COM),((V(VC-,COM)-V(VIN,COM))*G),0)}\n.ENDS\n*\n.SUBCKT VCCS_LIM_GR_0_TLC2272  VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 1\n.PARAM IPOS = 0.031552e2\n.PARAM INEG = -0.031552e2\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n*\n.SUBCKT VCCS_LIM_4_0_TLC2272  VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 1\n.PARAM IPOS = 0.1848e2\n.PARAM INEG = -0.2268e2\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n*\n.SUBCKT VCCS_LIM_CLAW+_0_TLC2272  VC+ VC- IOUT+ IOUT-\nG1 IOUT+ IOUT- TABLE {(V(VC+,VC-))} =\n+(0, 13.54e-6)\n+(0.940594, 2.28e-4)\n+(1.74505, 4.67e-4)\n+(2.74752, 8.64e-4)\n+(3.00743, 1.04e-3)\n+(3.20545,1.35e-3)\n+(3.34158, 1.66e-3)\n+(3.5396, 2.33e-3)\n+(3.65099, 3.16e-3)\n+(3.67574, 3.83e-3)\n.ENDS\n*\n.SUBCKT VCCS_LIM_CLAW-_0_TLC2272  VC+ VC- IOUT+ IOUT-\nG1 IOUT+ IOUT- TABLE {(V(VC+,VC-))} =\n+(0, 13.32e-6)\n+(1.9951, 0.00034788)\n+(3.9901, 0.00069593)\n+(5.3201, 0.00092902)\n+(5.3866, 0.00094059)\n+(5.5196, 0.00096556)\n+(5.6526, 0.0009884)\n+(5.7856, 0.0010102)\n+(5.9186, 0.001034)\n+(5.9852, 0.0010444)\n.ENDS\n*\n.SUBCKT VCCS_LIM_3_0_TLC2272  VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 1\n.PARAM IPOS = 0.0924e2\n.PARAM INEG = -0.1134e2\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n*\n.SUBCKT OL_SENSE_0_TLC2272  COM SW+ OLN  OLP\nGSW+ COM SW+ VALUE = {IF((V(OLN,COM)>10E-3 | V(OLP,COM)>10E-3),1,0)}\n.ENDS\n*\n.SUBCKT VCCS_EXT_LIM_0_TLC2272  VIN+ VIN- IOUT- IOUT+ VP+ VP-\n.PARAM GAIN = 1\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VIN+,VIN-),V(VP-,VIN-), V(VP+,VIN-))}\n.ENDS\n*
