This is a VHDL model title section
Improve formatting of the title section descriptions
Output in a formatted code box

-- Header Section
-- Generated by HDLGen, Github https://github.com/fearghal1/HDLGen

-- Component Name : singleShot
-- Title          : Pulse generator, one clock period duration

-- Description
-- One clock period duration pulse aShot asserted (h) when sw is asserted (h).
-- aShot deasserted on subsequent clk active (l-h) edge.
-- If rst asserted while sw is asserted, wait for sw to deassert before generating aShot 
-- pulse on next rising edge on sw

-- Author(s)      : Fearghal Morgan
-- Company        : University of Galway
-- Email          : fearghal.morgan@universityofgalway.ie
-- Date           : 14/06/2023

-- entity signal dictionary
-- clk	clk signal
-- rst	rst signal
-- sw	Assertion L-H edge asserts signal aShot. Signal sw must 
-- deassert before reassertion to genersate the subsequent 
-- aShot pulse.
-- aShot	Asserted on L-H edge of signal sw. Deasserts on subsequent 
-- active clk edge. Asserted for maximum one clock period.

-- internal signal dictionary
-- NS	Current / Next state signal
-- CS	Current / Next state signal

