#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2760200 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2760390 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x27578d0 .functor NOT 1, L_0x278ecd0, C4<0>, C4<0>, C4<0>;
L_0x278ea80 .functor XOR 1, L_0x278e920, L_0x278e9e0, C4<0>, C4<0>;
L_0x278ebc0 .functor XOR 1, L_0x278ea80, L_0x278eaf0, C4<0>, C4<0>;
v0x278c140_0 .net *"_ivl_10", 0 0, L_0x278eaf0;  1 drivers
v0x278c240_0 .net *"_ivl_12", 0 0, L_0x278ebc0;  1 drivers
v0x278c320_0 .net *"_ivl_2", 0 0, L_0x278e880;  1 drivers
v0x278c3e0_0 .net *"_ivl_4", 0 0, L_0x278e920;  1 drivers
v0x278c4c0_0 .net *"_ivl_6", 0 0, L_0x278e9e0;  1 drivers
v0x278c5f0_0 .net *"_ivl_8", 0 0, L_0x278ea80;  1 drivers
v0x278c6d0_0 .var "clk", 0 0;
v0x278c770_0 .net "f_dut", 0 0, L_0x278e6c0;  1 drivers
v0x278c810_0 .net "f_ref", 0 0, L_0x278d980;  1 drivers
v0x278c940_0 .var/2u "stats1", 159 0;
v0x278c9e0_0 .var/2u "strobe", 0 0;
v0x278ca80_0 .net "tb_match", 0 0, L_0x278ecd0;  1 drivers
v0x278cb40_0 .net "tb_mismatch", 0 0, L_0x27578d0;  1 drivers
v0x278cc00_0 .net "wavedrom_enable", 0 0, v0x278ac70_0;  1 drivers
v0x278cca0_0 .net "wavedrom_title", 511 0, v0x278ad30_0;  1 drivers
v0x278cd70_0 .net "x1", 0 0, v0x278adf0_0;  1 drivers
v0x278ce10_0 .net "x2", 0 0, v0x278ae90_0;  1 drivers
v0x278cfc0_0 .net "x3", 0 0, v0x278af80_0;  1 drivers
L_0x278e880 .concat [ 1 0 0 0], L_0x278d980;
L_0x278e920 .concat [ 1 0 0 0], L_0x278d980;
L_0x278e9e0 .concat [ 1 0 0 0], L_0x278e6c0;
L_0x278eaf0 .concat [ 1 0 0 0], L_0x278d980;
L_0x278ecd0 .cmp/eeq 1, L_0x278e880, L_0x278ebc0;
S_0x2760520 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x2760390;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x274ce70 .functor NOT 1, v0x278af80_0, C4<0>, C4<0>, C4<0>;
L_0x2760c40 .functor AND 1, L_0x274ce70, v0x278ae90_0, C4<1>, C4<1>;
L_0x2757940 .functor NOT 1, v0x278adf0_0, C4<0>, C4<0>, C4<0>;
L_0x278d260 .functor AND 1, L_0x2760c40, L_0x2757940, C4<1>, C4<1>;
L_0x278d330 .functor NOT 1, v0x278af80_0, C4<0>, C4<0>, C4<0>;
L_0x278d3a0 .functor AND 1, L_0x278d330, v0x278ae90_0, C4<1>, C4<1>;
L_0x278d450 .functor AND 1, L_0x278d3a0, v0x278adf0_0, C4<1>, C4<1>;
L_0x278d510 .functor OR 1, L_0x278d260, L_0x278d450, C4<0>, C4<0>;
L_0x278d670 .functor NOT 1, v0x278ae90_0, C4<0>, C4<0>, C4<0>;
L_0x278d6e0 .functor AND 1, v0x278af80_0, L_0x278d670, C4<1>, C4<1>;
L_0x278d800 .functor AND 1, L_0x278d6e0, v0x278adf0_0, C4<1>, C4<1>;
L_0x278d870 .functor OR 1, L_0x278d510, L_0x278d800, C4<0>, C4<0>;
L_0x278d9f0 .functor AND 1, v0x278af80_0, v0x278ae90_0, C4<1>, C4<1>;
L_0x278da60 .functor AND 1, L_0x278d9f0, v0x278adf0_0, C4<1>, C4<1>;
L_0x278d980 .functor OR 1, L_0x278d870, L_0x278da60, C4<0>, C4<0>;
v0x2757b40_0 .net *"_ivl_0", 0 0, L_0x274ce70;  1 drivers
v0x2757be0_0 .net *"_ivl_10", 0 0, L_0x278d3a0;  1 drivers
v0x274cee0_0 .net *"_ivl_12", 0 0, L_0x278d450;  1 drivers
v0x27895d0_0 .net *"_ivl_14", 0 0, L_0x278d510;  1 drivers
v0x27896b0_0 .net *"_ivl_16", 0 0, L_0x278d670;  1 drivers
v0x27897e0_0 .net *"_ivl_18", 0 0, L_0x278d6e0;  1 drivers
v0x27898c0_0 .net *"_ivl_2", 0 0, L_0x2760c40;  1 drivers
v0x27899a0_0 .net *"_ivl_20", 0 0, L_0x278d800;  1 drivers
v0x2789a80_0 .net *"_ivl_22", 0 0, L_0x278d870;  1 drivers
v0x2789bf0_0 .net *"_ivl_24", 0 0, L_0x278d9f0;  1 drivers
v0x2789cd0_0 .net *"_ivl_26", 0 0, L_0x278da60;  1 drivers
v0x2789db0_0 .net *"_ivl_4", 0 0, L_0x2757940;  1 drivers
v0x2789e90_0 .net *"_ivl_6", 0 0, L_0x278d260;  1 drivers
v0x2789f70_0 .net *"_ivl_8", 0 0, L_0x278d330;  1 drivers
v0x278a050_0 .net "f", 0 0, L_0x278d980;  alias, 1 drivers
v0x278a110_0 .net "x1", 0 0, v0x278adf0_0;  alias, 1 drivers
v0x278a1d0_0 .net "x2", 0 0, v0x278ae90_0;  alias, 1 drivers
v0x278a290_0 .net "x3", 0 0, v0x278af80_0;  alias, 1 drivers
S_0x278a3d0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x2760390;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x278abb0_0 .net "clk", 0 0, v0x278c6d0_0;  1 drivers
v0x278ac70_0 .var "wavedrom_enable", 0 0;
v0x278ad30_0 .var "wavedrom_title", 511 0;
v0x278adf0_0 .var "x1", 0 0;
v0x278ae90_0 .var "x2", 0 0;
v0x278af80_0 .var "x3", 0 0;
E_0x275b050/0 .event negedge, v0x278abb0_0;
E_0x275b050/1 .event posedge, v0x278abb0_0;
E_0x275b050 .event/or E_0x275b050/0, E_0x275b050/1;
E_0x275ae10 .event negedge, v0x278abb0_0;
E_0x27469f0 .event posedge, v0x278abb0_0;
S_0x278a6b0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x278a3d0;
 .timescale -12 -12;
v0x278a8b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x278a9b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x278a3d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x278b080 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x2760390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x278dc90 .functor NOT 1, v0x278ae90_0, C4<0>, C4<0>, C4<0>;
L_0x278de10 .functor AND 1, L_0x278dc90, v0x278adf0_0, C4<1>, C4<1>;
L_0x278e000 .functor NOT 1, v0x278af80_0, C4<0>, C4<0>, C4<0>;
L_0x278e180 .functor AND 1, L_0x278e000, v0x278ae90_0, C4<1>, C4<1>;
L_0x278e270 .functor OR 1, L_0x278de10, L_0x278e180, C4<0>, C4<0>;
L_0x278e380 .functor NOT 1, v0x278adf0_0, C4<0>, C4<0>, C4<0>;
L_0x278e430 .functor AND 1, v0x278af80_0, L_0x278e380, C4<1>, C4<1>;
L_0x278e4f0 .functor NOT 1, v0x278ae90_0, C4<0>, C4<0>, C4<0>;
L_0x278e5b0 .functor AND 1, L_0x278e430, L_0x278e4f0, C4<1>, C4<1>;
L_0x278e6c0 .functor OR 1, L_0x278e270, L_0x278e5b0, C4<0>, C4<0>;
v0x278b290_0 .net *"_ivl_0", 0 0, L_0x278dc90;  1 drivers
v0x278b370_0 .net *"_ivl_10", 0 0, L_0x278e380;  1 drivers
v0x278b450_0 .net *"_ivl_12", 0 0, L_0x278e430;  1 drivers
v0x278b540_0 .net *"_ivl_14", 0 0, L_0x278e4f0;  1 drivers
v0x278b620_0 .net *"_ivl_16", 0 0, L_0x278e5b0;  1 drivers
v0x278b750_0 .net *"_ivl_2", 0 0, L_0x278de10;  1 drivers
v0x278b830_0 .net *"_ivl_4", 0 0, L_0x278e000;  1 drivers
v0x278b910_0 .net *"_ivl_6", 0 0, L_0x278e180;  1 drivers
v0x278b9f0_0 .net *"_ivl_8", 0 0, L_0x278e270;  1 drivers
v0x278bb60_0 .net "f", 0 0, L_0x278e6c0;  alias, 1 drivers
v0x278bc20_0 .net "x1", 0 0, v0x278adf0_0;  alias, 1 drivers
v0x278bcc0_0 .net "x2", 0 0, v0x278ae90_0;  alias, 1 drivers
v0x278bdb0_0 .net "x3", 0 0, v0x278af80_0;  alias, 1 drivers
S_0x278bf20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x2760390;
 .timescale -12 -12;
E_0x275b2a0 .event anyedge, v0x278c9e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x278c9e0_0;
    %nor/r;
    %assign/vec4 v0x278c9e0_0, 0;
    %wait E_0x275b2a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x278a3d0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x278adf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278ae90_0, 0;
    %assign/vec4 v0x278af80_0, 0;
    %wait E_0x275ae10;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27469f0;
    %load/vec4 v0x278af80_0;
    %load/vec4 v0x278ae90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x278adf0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x278adf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278ae90_0, 0;
    %assign/vec4 v0x278af80_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x275ae10;
    %fork TD_tb.stim1.wavedrom_stop, S_0x278a9b0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x275b050;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x278adf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278ae90_0, 0;
    %assign/vec4 v0x278af80_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2760390;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278c6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278c9e0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2760390;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x278c6d0_0;
    %inv;
    %store/vec4 v0x278c6d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2760390;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x278abb0_0, v0x278cb40_0, v0x278cfc0_0, v0x278ce10_0, v0x278cd70_0, v0x278c810_0, v0x278c770_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2760390;
T_7 ;
    %load/vec4 v0x278c940_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x278c940_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x278c940_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x278c940_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x278c940_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x278c940_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x278c940_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2760390;
T_8 ;
    %wait E_0x275b050;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x278c940_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x278c940_0, 4, 32;
    %load/vec4 v0x278ca80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x278c940_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x278c940_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x278c940_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x278c940_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x278c810_0;
    %load/vec4 v0x278c810_0;
    %load/vec4 v0x278c770_0;
    %xor;
    %load/vec4 v0x278c810_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x278c940_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x278c940_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x278c940_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x278c940_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/human/truthtable1/iter1/response0/top_module.sv";
