Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  4 14:39:42 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     120         
SYNTH-16   Warning           Address collision               1           
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (156)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (226)
5. checking no_input_delay (12)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (156)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: set (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ffdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].div/clkDiv_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uartBoardToBoard/baudrate_gen/baud_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uartBoardToBoard/receiver/received_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uartMyKeyboardToMyBasys/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (226)
--------------------------------------------------
 There are 226 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.580        0.000                      0                  231        0.155        0.000                      0                  231        4.500        0.000                       0                   149  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.580        0.000                      0                  231        0.155        0.000                      0                  231        4.500        0.000                       0                   149  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.289ns  (logic 2.511ns (30.294%)  route 5.778ns (69.706%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.604     5.125    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     6.007 r  tsg/dp_ram/ram_reg/DOBDO[1]
                         net (fo=250, routed)         1.836     7.843    tsg/a_rom/DOBDO[1]
    SLICE_X1Y24          LUT5 (Prop_lut5_I0_O)        0.152     7.995 r  tsg/a_rom/rgb_reg[7]_i_394/O
                         net (fo=1, routed)           0.728     8.723    tsg/a_rom/rgb_reg[7]_i_394_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I2_O)        0.326     9.049 r  tsg/a_rom/rgb_reg[7]_i_187/O
                         net (fo=1, routed)           0.945     9.994    tsg/a_rom/rgb_reg[7]_i_187_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.124    10.118 r  tsg/a_rom/rgb_reg[7]_i_88/O
                         net (fo=1, routed)           0.000    10.118    tsg/dp_ram/rgb_reg[7]_i_16_0
    SLICE_X5Y24          MUXF7 (Prop_muxf7_I1_O)      0.217    10.335 r  tsg/dp_ram/rgb_reg_reg[7]_i_41/O
                         net (fo=1, routed)           1.051    11.386    tsg/dp_ram/rgb_reg_reg[7]_i_41_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I1_O)        0.299    11.685 f  tsg/dp_ram/rgb_reg[7]_i_16/O
                         net (fo=1, routed)           0.000    11.685    tsg/dp_ram/rgb_reg[7]_i_16_n_0
    SLICE_X6Y19          MUXF7 (Prop_muxf7_I1_O)      0.214    11.899 f  tsg/dp_ram/rgb_reg_reg[7]_i_5/O
                         net (fo=1, routed)           0.580    12.480    tsg/dp_ram/rgb_reg_reg[7]_i_5_n_0
    SLICE_X6Y17          LUT5 (Prop_lut5_I4_O)        0.297    12.777 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.637    13.414    rgb_next[7]
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X1Y18          FDRE (Setup_fdre_C_D)       -0.081    14.994    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                         -13.414    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.289ns  (logic 2.511ns (30.294%)  route 5.778ns (69.706%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.604     5.125    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     6.007 r  tsg/dp_ram/ram_reg/DOBDO[1]
                         net (fo=250, routed)         1.836     7.843    tsg/a_rom/DOBDO[1]
    SLICE_X1Y24          LUT5 (Prop_lut5_I0_O)        0.152     7.995 r  tsg/a_rom/rgb_reg[7]_i_394/O
                         net (fo=1, routed)           0.728     8.723    tsg/a_rom/rgb_reg[7]_i_394_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I2_O)        0.326     9.049 r  tsg/a_rom/rgb_reg[7]_i_187/O
                         net (fo=1, routed)           0.945     9.994    tsg/a_rom/rgb_reg[7]_i_187_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.124    10.118 r  tsg/a_rom/rgb_reg[7]_i_88/O
                         net (fo=1, routed)           0.000    10.118    tsg/dp_ram/rgb_reg[7]_i_16_0
    SLICE_X5Y24          MUXF7 (Prop_muxf7_I1_O)      0.217    10.335 r  tsg/dp_ram/rgb_reg_reg[7]_i_41/O
                         net (fo=1, routed)           1.051    11.386    tsg/dp_ram/rgb_reg_reg[7]_i_41_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I1_O)        0.299    11.685 f  tsg/dp_ram/rgb_reg[7]_i_16/O
                         net (fo=1, routed)           0.000    11.685    tsg/dp_ram/rgb_reg[7]_i_16_n_0
    SLICE_X6Y19          MUXF7 (Prop_muxf7_I1_O)      0.214    11.899 f  tsg/dp_ram/rgb_reg_reg[7]_i_5/O
                         net (fo=1, routed)           0.580    12.480    tsg/dp_ram/rgb_reg_reg[7]_i_5_n_0
    SLICE_X6Y17          LUT5 (Prop_lut5_I4_O)        0.297    12.777 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.637    13.414    rgb_next[7]
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X1Y18          FDRE (Setup_fdre_C_D)       -0.061    15.014    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -13.414    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.733ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.150ns  (logic 2.511ns (30.811%)  route 5.639ns (69.189%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.604     5.125    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     6.007 r  tsg/dp_ram/ram_reg/DOBDO[1]
                         net (fo=250, routed)         1.836     7.843    tsg/a_rom/DOBDO[1]
    SLICE_X1Y24          LUT5 (Prop_lut5_I0_O)        0.152     7.995 r  tsg/a_rom/rgb_reg[7]_i_394/O
                         net (fo=1, routed)           0.728     8.723    tsg/a_rom/rgb_reg[7]_i_394_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I2_O)        0.326     9.049 r  tsg/a_rom/rgb_reg[7]_i_187/O
                         net (fo=1, routed)           0.945     9.994    tsg/a_rom/rgb_reg[7]_i_187_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.124    10.118 r  tsg/a_rom/rgb_reg[7]_i_88/O
                         net (fo=1, routed)           0.000    10.118    tsg/dp_ram/rgb_reg[7]_i_16_0
    SLICE_X5Y24          MUXF7 (Prop_muxf7_I1_O)      0.217    10.335 r  tsg/dp_ram/rgb_reg_reg[7]_i_41/O
                         net (fo=1, routed)           1.051    11.386    tsg/dp_ram/rgb_reg_reg[7]_i_41_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I1_O)        0.299    11.685 f  tsg/dp_ram/rgb_reg[7]_i_16/O
                         net (fo=1, routed)           0.000    11.685    tsg/dp_ram/rgb_reg[7]_i_16_n_0
    SLICE_X6Y19          MUXF7 (Prop_muxf7_I1_O)      0.214    11.899 f  tsg/dp_ram/rgb_reg_reg[7]_i_5/O
                         net (fo=1, routed)           0.580    12.480    tsg/dp_ram/rgb_reg_reg[7]_i_5_n_0
    SLICE_X6Y17          LUT5 (Prop_lut5_I4_O)        0.297    12.777 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.498    13.275    rgb_next[7]
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X1Y18          FDRE (Setup_fdre_C_D)       -0.067    15.008    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -13.275    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 2.511ns (30.798%)  route 5.642ns (69.202%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.604     5.125    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     6.007 r  tsg/dp_ram/ram_reg/DOBDO[1]
                         net (fo=250, routed)         1.836     7.843    tsg/a_rom/DOBDO[1]
    SLICE_X1Y24          LUT5 (Prop_lut5_I0_O)        0.152     7.995 r  tsg/a_rom/rgb_reg[7]_i_394/O
                         net (fo=1, routed)           0.728     8.723    tsg/a_rom/rgb_reg[7]_i_394_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I2_O)        0.326     9.049 r  tsg/a_rom/rgb_reg[7]_i_187/O
                         net (fo=1, routed)           0.945     9.994    tsg/a_rom/rgb_reg[7]_i_187_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.124    10.118 r  tsg/a_rom/rgb_reg[7]_i_88/O
                         net (fo=1, routed)           0.000    10.118    tsg/dp_ram/rgb_reg[7]_i_16_0
    SLICE_X5Y24          MUXF7 (Prop_muxf7_I1_O)      0.217    10.335 r  tsg/dp_ram/rgb_reg_reg[7]_i_41/O
                         net (fo=1, routed)           1.051    11.386    tsg/dp_ram/rgb_reg_reg[7]_i_41_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I1_O)        0.299    11.685 f  tsg/dp_ram/rgb_reg[7]_i_16/O
                         net (fo=1, routed)           0.000    11.685    tsg/dp_ram/rgb_reg[7]_i_16_n_0
    SLICE_X6Y19          MUXF7 (Prop_muxf7_I1_O)      0.214    11.899 f  tsg/dp_ram/rgb_reg_reg[7]_i_5/O
                         net (fo=1, routed)           0.580    12.480    tsg/dp_ram/rgb_reg_reg[7]_i_5_n_0
    SLICE_X6Y17          LUT5 (Prop_lut5_I4_O)        0.297    12.777 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.501    13.278    rgb_next[7]
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X1Y18          FDRE (Setup_fdre_C_D)       -0.058    15.017    rgb_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -13.278    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 uartBoardToBoard/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartBoardToBoard/baudrate_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 2.567ns (43.365%)  route 3.352ns (56.635%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.564     5.085    uartBoardToBoard/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uartBoardToBoard/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.586     6.127    uartBoardToBoard/baudrate_gen/counter_reg[5]
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.783 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     6.783    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_9__0_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.897 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     6.897    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_11__0_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.011 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     7.011    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_8__0_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.125    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_10__0_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.239    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_13__0_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.353    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_14__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.687 f  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_19__0/O[1]
                         net (fo=1, routed)           0.840     8.527    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_19__0_n_6
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.303     8.830 f  uartBoardToBoard/baudrate_gen/counter[0]_i_18__0/O
                         net (fo=1, routed)           0.452     9.282    uartBoardToBoard/baudrate_gen/counter[0]_i_18__0_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I4_O)        0.124     9.406 f  uartBoardToBoard/baudrate_gen/counter[0]_i_6__0/O
                         net (fo=2, routed)           0.504     9.911    uartBoardToBoard/baudrate_gen/counter[0]_i_6__0_n_0
    SLICE_X34Y44         LUT4 (Prop_lut4_I3_O)        0.124    10.035 r  uartBoardToBoard/baudrate_gen/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.970    11.005    uartBoardToBoard/baudrate_gen/counter[0]_i_1__0_n_0
    SLICE_X33Y40         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.443    14.784    uartBoardToBoard/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[0]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.429    14.595    uartBoardToBoard/baudrate_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 uartBoardToBoard/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartBoardToBoard/baudrate_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 2.567ns (43.365%)  route 3.352ns (56.635%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.564     5.085    uartBoardToBoard/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uartBoardToBoard/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.586     6.127    uartBoardToBoard/baudrate_gen/counter_reg[5]
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.783 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     6.783    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_9__0_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.897 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     6.897    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_11__0_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.011 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     7.011    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_8__0_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.125    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_10__0_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.239    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_13__0_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.353    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_14__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.687 f  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_19__0/O[1]
                         net (fo=1, routed)           0.840     8.527    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_19__0_n_6
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.303     8.830 f  uartBoardToBoard/baudrate_gen/counter[0]_i_18__0/O
                         net (fo=1, routed)           0.452     9.282    uartBoardToBoard/baudrate_gen/counter[0]_i_18__0_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I4_O)        0.124     9.406 f  uartBoardToBoard/baudrate_gen/counter[0]_i_6__0/O
                         net (fo=2, routed)           0.504     9.911    uartBoardToBoard/baudrate_gen/counter[0]_i_6__0_n_0
    SLICE_X34Y44         LUT4 (Prop_lut4_I3_O)        0.124    10.035 r  uartBoardToBoard/baudrate_gen/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.970    11.005    uartBoardToBoard/baudrate_gen/counter[0]_i_1__0_n_0
    SLICE_X33Y40         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.443    14.784    uartBoardToBoard/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[1]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.429    14.595    uartBoardToBoard/baudrate_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 uartBoardToBoard/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartBoardToBoard/baudrate_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 2.567ns (43.365%)  route 3.352ns (56.635%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.564     5.085    uartBoardToBoard/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uartBoardToBoard/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.586     6.127    uartBoardToBoard/baudrate_gen/counter_reg[5]
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.783 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     6.783    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_9__0_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.897 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     6.897    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_11__0_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.011 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     7.011    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_8__0_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.125    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_10__0_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.239    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_13__0_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.353    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_14__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.687 f  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_19__0/O[1]
                         net (fo=1, routed)           0.840     8.527    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_19__0_n_6
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.303     8.830 f  uartBoardToBoard/baudrate_gen/counter[0]_i_18__0/O
                         net (fo=1, routed)           0.452     9.282    uartBoardToBoard/baudrate_gen/counter[0]_i_18__0_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I4_O)        0.124     9.406 f  uartBoardToBoard/baudrate_gen/counter[0]_i_6__0/O
                         net (fo=2, routed)           0.504     9.911    uartBoardToBoard/baudrate_gen/counter[0]_i_6__0_n_0
    SLICE_X34Y44         LUT4 (Prop_lut4_I3_O)        0.124    10.035 r  uartBoardToBoard/baudrate_gen/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.970    11.005    uartBoardToBoard/baudrate_gen/counter[0]_i_1__0_n_0
    SLICE_X33Y40         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.443    14.784    uartBoardToBoard/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[2]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.429    14.595    uartBoardToBoard/baudrate_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 uartBoardToBoard/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartBoardToBoard/baudrate_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 2.567ns (43.365%)  route 3.352ns (56.635%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.564     5.085    uartBoardToBoard/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uartBoardToBoard/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.586     6.127    uartBoardToBoard/baudrate_gen/counter_reg[5]
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.783 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     6.783    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_9__0_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.897 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     6.897    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_11__0_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.011 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     7.011    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_8__0_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.125    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_10__0_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.239    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_13__0_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.353    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_14__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.687 f  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_19__0/O[1]
                         net (fo=1, routed)           0.840     8.527    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_19__0_n_6
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.303     8.830 f  uartBoardToBoard/baudrate_gen/counter[0]_i_18__0/O
                         net (fo=1, routed)           0.452     9.282    uartBoardToBoard/baudrate_gen/counter[0]_i_18__0_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I4_O)        0.124     9.406 f  uartBoardToBoard/baudrate_gen/counter[0]_i_6__0/O
                         net (fo=2, routed)           0.504     9.911    uartBoardToBoard/baudrate_gen/counter[0]_i_6__0_n_0
    SLICE_X34Y44         LUT4 (Prop_lut4_I3_O)        0.124    10.035 r  uartBoardToBoard/baudrate_gen/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.970    11.005    uartBoardToBoard/baudrate_gen/counter[0]_i_1__0_n_0
    SLICE_X33Y40         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.443    14.784    uartBoardToBoard/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[3]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.429    14.595    uartBoardToBoard/baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.909ns  (logic 2.567ns (43.440%)  route 3.342ns (56.560%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.564     5.085    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.605     6.146    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.802 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.802    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_9_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.916 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.916    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.030 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.030    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_8_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.144 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.144    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.258    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.372    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.706 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.827     8.533    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_19_n_6
    SLICE_X38Y47         LUT4 (Prop_lut4_I0_O)        0.303     8.836 f  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_18/O
                         net (fo=1, routed)           0.452     9.288    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_18_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.124     9.412 f  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_6/O
                         net (fo=2, routed)           0.504     9.916    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_6_n_0
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.124    10.040 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=32, routed)          0.955    10.995    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X37Y41         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.444    14.785    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.909ns  (logic 2.567ns (43.440%)  route 3.342ns (56.560%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.564     5.085    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.605     6.146    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.802 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.802    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_9_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.916 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.916    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.030 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.030    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_8_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.144 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.144    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.258    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.372    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.706 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.827     8.533    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_19_n_6
    SLICE_X38Y47         LUT4 (Prop_lut4_I0_O)        0.303     8.836 f  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_18/O
                         net (fo=1, routed)           0.452     9.288    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_18_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.124     9.412 f  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_6/O
                         net (fo=2, routed)           0.504     9.916    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_6_n_0
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.124    10.040 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=32, routed)          0.955    10.995    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X37Y41         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.444    14.785    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[1]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                  3.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.855%)  route 0.252ns (64.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X9Y14          FDCE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/v_count_reg_reg[7]/Q
                         net (fo=8, routed)           0.252     1.838    tsg/dp_ram/ADDRBWRADDR[10]
    RAMB36_X0Y3          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.871     1.999    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.501    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.684    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.352%)  route 0.253ns (60.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.562     1.445    tsg/clk_IBUF_BUFG
    SLICE_X10Y15         FDCE                                         r  tsg/cur_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  tsg/cur_x_reg_reg[5]/Q
                         net (fo=7, routed)           0.253     1.862    tsg/dp_ram/ADDRARDADDR[5]
    RAMB36_X0Y3          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.869     1.997    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.702    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.148ns (41.720%)  route 0.207ns (58.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.560     1.443    vga/clk_IBUF_BUFG
    SLICE_X8Y17          FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.148     1.591 r  vga/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.207     1.798    tsg/dp_ram/ADDRBWRADDR[2]
    RAMB36_X0Y3          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.871     1.999    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.501    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.130     1.631    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.712%)  route 0.277ns (66.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X9Y14          FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/v_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.277     1.863    tsg/dp_ram/ADDRBWRADDR[9]
    RAMB36_X0Y3          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.871     1.999    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.501    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.684    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.612%)  route 0.284ns (63.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.562     1.445    tsg/clk_IBUF_BUFG
    SLICE_X10Y15         FDPE                                         r  tsg/cur_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDPE (Prop_fdpe_C_Q)         0.164     1.609 r  tsg/cur_x_reg_reg[1]/Q
                         net (fo=9, routed)           0.284     1.893    tsg/dp_ram/ADDRARDADDR[1]
    RAMB36_X0Y3          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.869     1.997    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.702    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.562     1.445    tsg/clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  tsg/pix_x1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  tsg/pix_x1_reg_reg[6]/Q
                         net (fo=1, routed)           0.110     1.719    tsg/pix_x1_reg[6]
    SLICE_X10Y13         FDCE                                         r  tsg/pix_x2_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.831     1.958    tsg/clk_IBUF_BUFG
    SLICE_X10Y13         FDCE                                         r  tsg/pix_x2_reg_reg[6]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X10Y13         FDCE (Hold_fdce_C_D)         0.063     1.523    tsg/pix_x2_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.705%)  route 0.295ns (64.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.561     1.444    vga/clk_IBUF_BUFG
    SLICE_X10Y16         FDCE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  vga/h_count_reg_reg[7]/Q
                         net (fo=10, routed)          0.295     1.903    tsg/dp_ram/ADDRBWRADDR[4]
    RAMB36_X0Y3          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.871     1.999    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.521    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.704    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.408%)  route 0.294ns (67.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.588     1.471    vga/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  vga/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.294     1.906    tsg/dp_ram/ADDRBWRADDR[8]
    RAMB36_X0Y3          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.871     1.999    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.521    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.704    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.195%)  route 0.277ns (62.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.562     1.445    tsg/clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  tsg/cur_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  tsg/cur_x_reg_reg[4]/Q
                         net (fo=8, routed)           0.277     1.886    tsg/dp_ram/ADDRARDADDR[4]
    RAMB36_X0Y3          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.869     1.997    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.682    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.562     1.445    tsg/clk_IBUF_BUFG
    SLICE_X10Y13         FDCE                                         r  tsg/pix_x1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  tsg/pix_x1_reg_reg[7]/Q
                         net (fo=1, routed)           0.110     1.719    tsg/pix_x1_reg[7]
    SLICE_X10Y13         FDCE                                         r  tsg/pix_x2_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.831     1.958    tsg/clk_IBUF_BUFG
    SLICE_X10Y13         FDCE                                         r  tsg/pix_x2_reg_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X10Y13         FDCE (Hold_fdce_C_D)         0.063     1.508    tsg/pix_x2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3    tsg/dp_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3    tsg/dp_ram/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y18    rgb_reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y18    rgb_reg_reg[7]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y18    rgb_reg_reg[7]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y18    rgb_reg_reg[7]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y23   genblk1[0].div/clkDiv_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y15   tsg/FSM_sequential_stage_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y15   tsg/FSM_sequential_stage_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[7]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[7]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[7]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[7]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[7]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[7]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y23   genblk1[0].div/clkDiv_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y23   genblk1[0].div/clkDiv_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[7]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[7]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[7]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[7]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[7]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[7]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y23   genblk1[0].div/clkDiv_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y23   genblk1[0].div/clkDiv_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           209 Endpoints
Min Delay           209 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.817ns  (logic 4.438ns (41.031%)  route 6.379ns (58.969%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tdm/ps_reg[0]/Q
                         net (fo=10, routed)          1.504     1.960    uartMyKeyboardToMyBasys/receiver/seg_OBUF[1]_inst_i_1_1[0]
    SLICE_X11Y26         LUT6 (Prop_lut6_I4_O)        0.124     2.084 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.747     3.831    uartMyKeyboardToMyBasys/receiver/sel0[3]
    SLICE_X28Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.983 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.128     7.111    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    10.817 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.817    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.814ns  (logic 4.468ns (41.321%)  route 6.346ns (58.679%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE                         0.000     0.000 r  tdm/ps_reg[1]/C
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tdm/ps_reg[1]/Q
                         net (fo=9, routed)           1.421     1.877    uartMyKeyboardToMyBasys/receiver/seg_OBUF[1]_inst_i_1_1[1]
    SLICE_X11Y26         LUT6 (Prop_lut6_I3_O)        0.124     2.001 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.789     3.790    uartMyKeyboardToMyBasys/receiver/sel0[2]
    SLICE_X28Y24         LUT4 (Prop_lut4_I2_O)        0.154     3.944 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.136     7.080    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    10.814 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.814    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.528ns  (logic 4.476ns (42.512%)  route 6.052ns (57.488%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tdm/ps_reg[0]/Q
                         net (fo=10, routed)          1.504     1.960    uartMyKeyboardToMyBasys/receiver/seg_OBUF[1]_inst_i_1_1[0]
    SLICE_X11Y26         LUT6 (Prop_lut6_I4_O)        0.124     2.084 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.750     3.833    uartMyKeyboardToMyBasys/receiver/sel0[3]
    SLICE_X28Y24         LUT4 (Prop_lut4_I0_O)        0.152     3.985 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.799     6.784    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    10.528 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.528    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.490ns  (logic 4.239ns (40.413%)  route 6.251ns (59.587%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE                         0.000     0.000 r  tdm/ps_reg[1]/C
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tdm/ps_reg[1]/Q
                         net (fo=9, routed)           1.421     1.877    uartMyKeyboardToMyBasys/receiver/seg_OBUF[1]_inst_i_1_1[1]
    SLICE_X11Y26         LUT6 (Prop_lut6_I3_O)        0.124     2.001 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.789     3.790    uartMyKeyboardToMyBasys/receiver/sel0[2]
    SLICE_X28Y24         LUT4 (Prop_lut4_I3_O)        0.124     3.914 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.041     6.955    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.490 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.490    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.343ns  (logic 4.215ns (40.749%)  route 6.128ns (59.251%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tdm/ps_reg[0]/Q
                         net (fo=10, routed)          1.504     1.960    uartMyKeyboardToMyBasys/receiver/seg_OBUF[1]_inst_i_1_1[0]
    SLICE_X11Y26         LUT6 (Prop_lut6_I4_O)        0.124     2.084 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.747     3.831    uartMyKeyboardToMyBasys/receiver/sel0[3]
    SLICE_X28Y24         LUT4 (Prop_lut4_I0_O)        0.124     3.955 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.878     6.832    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.343 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.343    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.235ns  (logic 4.233ns (41.360%)  route 6.002ns (58.640%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tdm/ps_reg[0]/Q
                         net (fo=10, routed)          1.504     1.960    uartMyKeyboardToMyBasys/receiver/seg_OBUF[1]_inst_i_1_1[0]
    SLICE_X11Y26         LUT6 (Prop_lut6_I4_O)        0.124     2.084 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.750     3.833    uartMyKeyboardToMyBasys/receiver/sel0[3]
    SLICE_X28Y24         LUT4 (Prop_lut4_I0_O)        0.124     3.957 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.748     6.706    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.235 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.235    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.121ns  (logic 4.224ns (41.733%)  route 5.897ns (58.267%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE                         0.000     0.000 r  tdm/ps_reg[1]/C
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tdm/ps_reg[1]/Q
                         net (fo=9, routed)           1.421     1.877    uartMyKeyboardToMyBasys/receiver/seg_OBUF[1]_inst_i_1_1[1]
    SLICE_X11Y26         LUT6 (Prop_lut6_I3_O)        0.124     2.001 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.783     3.784    uartMyKeyboardToMyBasys/receiver/sel0[2]
    SLICE_X28Y24         LUT4 (Prop_lut4_I2_O)        0.124     3.908 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.693     6.601    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.121 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.121    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ja2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.084ns  (logic 4.034ns (44.406%)  route 5.050ns (55.594%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE                         0.000     0.000 r  uartBoardToBoard/transmitter/bit_out_reg/C
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uartBoardToBoard/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           5.050     5.568    ja2_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516     9.084 r  ja2_OBUF_inst/O
                         net (fo=0)                   0.000     9.084    ja2
    L2                                                                r  ja2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.143ns  (logic 4.320ns (53.059%)  route 3.822ns (46.941%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE                         0.000     0.000 r  tdm/ps_reg[1]/C
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tdm/ps_reg[1]/Q
                         net (fo=9, routed)           0.681     1.137    tdm/Q[1]
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.152     1.289 r  tdm/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.141     4.430    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     8.143 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.143    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.084ns  (logic 4.036ns (49.924%)  route 4.048ns (50.076%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/transmitter/bit_out_reg/C
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uartMyKeyboardToMyBasys/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           4.048     4.566    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.084 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     8.084    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/transmitter/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.836%)  route 0.097ns (34.164%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/transmitter/count_reg[3]/C
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartMyKeyboardToMyBasys/transmitter/count_reg[3]/Q
                         net (fo=6, routed)           0.097     0.238    uartMyKeyboardToMyBasys/transmitter/count_reg[3]
    SLICE_X12Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.283 r  uartMyKeyboardToMyBasys/transmitter/count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.283    uartMyKeyboardToMyBasys/transmitter/count[5]_i_1__1_n_0
    SLICE_X12Y39         FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/transmitter/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/transmitter/count_reg[3]/C
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartMyKeyboardToMyBasys/transmitter/count_reg[3]/Q
                         net (fo=6, routed)           0.099     0.240    uartMyKeyboardToMyBasys/transmitter/count_reg[3]
    SLICE_X12Y39         LUT6 (Prop_lut6_I3_O)        0.045     0.285 r  uartMyKeyboardToMyBasys/transmitter/count[7]_i_2__0/O
                         net (fo=1, routed)           0.000     0.285    uartMyKeyboardToMyBasys/transmitter/p_0_in__1[7]
    SLICE_X12Y39         FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/last_bit_reg/C
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uartMyKeyboardToMyBasys/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uartMyKeyboardToMyBasys/receiver/last_bit
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uartMyKeyboardToMyBasys/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.295    uartMyKeyboardToMyBasys/receiver/receiving_i_1_n_0
    SLICE_X15Y25         FDRE                                         r  uartMyKeyboardToMyBasys/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/last_bit_reg/C
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uartMyKeyboardToMyBasys/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.069     0.197    uartMyKeyboardToMyBasys/receiver/last_bit
    SLICE_X15Y25         LUT5 (Prop_lut5_I2_O)        0.099     0.296 r  uartMyKeyboardToMyBasys/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.296    uartMyKeyboardToMyBasys/receiver/received_i_1_n_0
    SLICE_X15Y25         FDRE                                         r  uartMyKeyboardToMyBasys/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE                         0.000     0.000 r  uartBoardToBoard/receiver/last_bit_reg/C
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uartBoardToBoard/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.070     0.198    uartBoardToBoard/receiver/last_bit
    SLICE_X9Y28          LUT5 (Prop_lut5_I2_O)        0.099     0.297 r  uartBoardToBoard/receiver/received_i_1__0/O
                         net (fo=1, routed)           0.000     0.297    uartBoardToBoard/receiver/received_i_1__0_n_0
    SLICE_X9Y28          FDRE                                         r  uartBoardToBoard/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/last_rec_reg/C
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  uartMyKeyboardToMyBasys/last_rec_reg/Q
                         net (fo=1, routed)           0.059     0.207    uartMyKeyboardToMyBasys/receiver/last_rec
    SLICE_X12Y28         LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  uartMyKeyboardToMyBasys/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.305    uartMyKeyboardToMyBasys/receiver_n_1
    SLICE_X12Y28         FDRE                                         r  uartMyKeyboardToMyBasys/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/transmitter/count_reg[1]/C
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartMyKeyboardToMyBasys/transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.120     0.261    uartMyKeyboardToMyBasys/transmitter/count_reg[1]
    SLICE_X12Y39         LUT3 (Prop_lut3_I1_O)        0.048     0.309 r  uartMyKeyboardToMyBasys/transmitter/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.309    uartMyKeyboardToMyBasys/transmitter/p_0_in__1[2]
    SLICE_X12Y39         FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/transmitter/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/transmitter/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.240%)  route 0.128ns (40.760%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE                         0.000     0.000 r  uartBoardToBoard/transmitter/count_reg[5]/C
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartBoardToBoard/transmitter/count_reg[5]/Q
                         net (fo=8, routed)           0.128     0.269    uartBoardToBoard/transmitter/count_reg[5]
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.314 r  uartBoardToBoard/transmitter/count[5]_i_1__2/O
                         net (fo=1, routed)           0.000     0.314    uartBoardToBoard/transmitter/count[5]_i_1__2_n_0
    SLICE_X11Y31         FDRE                                         r  uartBoardToBoard/transmitter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/transmitter/temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/transmitter/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE                         0.000     0.000 r  uartBoardToBoard/transmitter/temp_reg[7]/C
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uartBoardToBoard/transmitter/temp_reg[7]/Q
                         net (fo=1, routed)           0.110     0.274    uartBoardToBoard/transmitter/temp_reg_n_0_[7]
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.045     0.319 r  uartBoardToBoard/transmitter/bit_out_i_3__0/O
                         net (fo=1, routed)           0.000     0.319    uartBoardToBoard/transmitter/bit_out_i_3__0_n_0
    SLICE_X8Y30          FDRE                                         r  uartBoardToBoard/transmitter/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/transmitter/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/transmitter/count_reg[2]/C
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uartMyKeyboardToMyBasys/transmitter/count_reg[2]/Q
                         net (fo=6, routed)           0.117     0.281    uartMyKeyboardToMyBasys/transmitter/count_reg[2]
    SLICE_X13Y39         LUT4 (Prop_lut4_I3_O)        0.045     0.326 r  uartMyKeyboardToMyBasys/transmitter/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.326    uartMyKeyboardToMyBasys/transmitter/p_0_in__1[3]
    SLICE_X13Y39         FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.568ns  (logic 3.986ns (60.696%)  route 2.582ns (39.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.582     8.186    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.716 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.716    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.482ns  (logic 3.985ns (61.478%)  route 2.497ns (38.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  rgb_reg_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           2.497     8.101    rgb_reg_reg[7]_lopt_replica_3_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.630 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.630    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.457ns  (logic 3.961ns (61.356%)  route 2.495ns (38.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  rgb_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           2.495     8.099    rgb_reg_reg[7]_lopt_replica_2_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.605 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.605    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.399ns  (logic 4.015ns (62.733%)  route 2.385ns (37.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.564     5.085    vga/clk_IBUF_BUFG
    SLICE_X8Y14          FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDCE (Prop_fdce_C_Q)         0.518     5.603 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.385     7.988    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.485 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.485    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.123ns  (logic 3.977ns (64.952%)  route 2.146ns (35.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  rgb_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.146     7.750    rgb_reg_reg[7]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.271 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.271    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.091ns  (logic 3.959ns (64.998%)  route 2.132ns (35.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.628     5.149    vga/clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.132     7.737    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.241 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.241    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.151ns  (logic 1.426ns (34.356%)  route 2.725ns (65.644%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.630     5.151    vga/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  vga/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           1.172     6.742    vga/v_count_reg_reg[8]_0[2]
    SLICE_X6Y16          LUT5 (Prop_lut5_I3_O)        0.323     7.065 r  vga/v_count_next[8]_i_2/O
                         net (fo=4, routed)           1.009     8.074    vga/v_count_next[8]_i_2_n_0
    SLICE_X9Y15          LUT5 (Prop_lut5_I0_O)        0.357     8.431 r  vga/v_count_next[9]_i_3/O
                         net (fo=1, routed)           0.544     8.975    vga/v_count_next[9]_i_3_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I0_O)        0.327     9.302 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     9.302    vga/v_count_next[9]_i_2_n_0
    SLICE_X6Y14          FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.814ns  (logic 1.376ns (36.079%)  route 2.438ns (63.921%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.560     5.081    vga/clk_IBUF_BUFG
    SLICE_X8Y17          FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.518     5.599 r  vga/h_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.868     6.467    vga/Q[1]
    SLICE_X9Y17          LUT4 (Prop_lut4_I2_O)        0.152     6.619 r  vga/h_count_next[7]_i_2/O
                         net (fo=3, routed)           0.607     7.227    vga/h_count_next[7]_i_2_n_0
    SLICE_X10Y17         LUT5 (Prop_lut5_I4_O)        0.358     7.585 r  vga/h_count_next[9]_i_3/O
                         net (fo=2, routed)           0.962     8.547    vga/h_count_next[9]_i_3_n_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.348     8.895 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     8.895    vga/h_count_next_0[8]
    SLICE_X11Y14         FDCE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.812ns  (logic 1.376ns (36.098%)  route 2.436ns (63.902%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.560     5.081    vga/clk_IBUF_BUFG
    SLICE_X8Y17          FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.518     5.599 r  vga/h_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.868     6.467    vga/Q[1]
    SLICE_X9Y17          LUT4 (Prop_lut4_I2_O)        0.152     6.619 r  vga/h_count_next[7]_i_2/O
                         net (fo=3, routed)           0.607     7.227    vga/h_count_next[7]_i_2_n_0
    SLICE_X10Y17         LUT5 (Prop_lut5_I4_O)        0.358     7.585 r  vga/h_count_next[9]_i_3/O
                         net (fo=2, routed)           0.960     8.545    vga/h_count_next[9]_i_3_n_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I1_O)        0.348     8.893 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     8.893    vga/h_count_next_0[9]
    SLICE_X11Y14         FDCE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.591ns  (logic 1.070ns (29.794%)  route 2.521ns (70.206%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.630     5.151    vga/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  vga/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           1.172     6.742    vga/v_count_reg_reg[8]_0[2]
    SLICE_X6Y16          LUT5 (Prop_lut5_I3_O)        0.323     7.065 r  vga/v_count_next[8]_i_2/O
                         net (fo=4, routed)           1.009     8.074    vga/v_count_next[8]_i_2_n_0
    SLICE_X9Y15          LUT5 (Prop_lut5_I1_O)        0.328     8.402 r  vga/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.340     8.743    vga/v_count_next[8]_i_1_n_0
    SLICE_X9Y15          FDCE                                         r  vga/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.588     1.471    vga/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  vga/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.066     1.678    vga/v_count_reg_reg[8]_0[5]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.045     1.723 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.723    vga/v_count_next[5]_i_1_n_0
    SLICE_X6Y16          FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.209ns (68.619%)  route 0.096ns (31.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.560     1.443    vga/clk_IBUF_BUFG
    SLICE_X8Y17          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.164     1.607 f  vga/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.096     1.703    vga/Q[0]
    SLICE_X9Y17          LUT1 (Prop_lut1_I0_O)        0.045     1.748 r  vga/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.748    vga/h_count_next_0[0]
    SLICE_X9Y17          FDCE                                         r  vga/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.186ns (56.999%)  route 0.140ns (43.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/v_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.140     1.753    vga/v_count_reg_reg[8]_0[0]
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.045     1.798 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.798    vga/v_count_next[3]_i_1_n_0
    SLICE_X6Y14          FDCE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.186ns (52.158%)  route 0.171ns (47.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X9Y14          FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/v_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.171     1.757    vga/v_count_reg_reg[8]_0[6]
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.045     1.802 r  vga/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.802    vga/v_count_next[6]_i_1_n_0
    SLICE_X9Y15          FDCE                                         r  vga/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.061%)  route 0.146ns (43.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.588     1.471    vga/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  vga/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.146     1.758    vga/v_count_reg_reg[8]_0[1]
    SLICE_X6Y16          LUT5 (Prop_lut5_I1_O)        0.045     1.803 r  vga/v_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.803    vga/v_count_next[4]_i_1_n_0
    SLICE_X6Y16          FDCE                                         r  vga/v_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.190ns (52.689%)  route 0.171ns (47.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X9Y14          FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/v_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.171     1.757    vga/v_count_reg_reg[8]_0[6]
    SLICE_X9Y15          LUT4 (Prop_lut4_I2_O)        0.049     1.806 r  vga/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.806    vga/v_count_next[7]_i_1_n_0
    SLICE_X9Y15          FDCE                                         r  vga/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.910%)  route 0.166ns (47.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  vga/v_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.166     1.779    vga/w_y[9]
    SLICE_X6Y14          LUT5 (Prop_lut5_I3_O)        0.045     1.824 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.824    vga/v_count_next[0]_i_1_n_0
    SLICE_X6Y14          FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.189ns (53.308%)  route 0.166ns (46.692%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  vga/v_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.166     1.779    vga/w_y[9]
    SLICE_X6Y14          LUT5 (Prop_lut5_I1_O)        0.048     1.827 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.827    vga/v_count_next[2]_i_1_n_0
    SLICE_X6Y14          FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.539%)  route 0.174ns (45.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.561     1.444    vga/clk_IBUF_BUFG
    SLICE_X10Y16         FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  vga/h_count_reg_reg[6]/Q
                         net (fo=10, routed)          0.174     1.782    vga/Q[6]
    SLICE_X11Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.827    vga/h_count_next_0[8]
    SLICE_X11Y14         FDCE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.314%)  route 0.170ns (47.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/v_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.170     1.783    vga/w_y[9]
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.045     1.828 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.828    vga/v_count_next[9]_i_2_n_0
    SLICE_X6Y14          FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            97 Endpoints
Min Delay            97 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_y1_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.895ns  (logic 1.456ns (24.701%)  route 4.439ns (75.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.439     5.895    tsg/AR[0]
    SLICE_X7Y14          FDCE                                         f  tsg/pix_y1_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.512     4.853    tsg/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  tsg/pix_y1_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_y1_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.895ns  (logic 1.456ns (24.701%)  route 4.439ns (75.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.439     5.895    tsg/AR[0]
    SLICE_X7Y14          FDCE                                         f  tsg/pix_y1_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.512     4.853    tsg/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  tsg/pix_y1_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_y1_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.895ns  (logic 1.456ns (24.701%)  route 4.439ns (75.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.439     5.895    tsg/AR[0]
    SLICE_X7Y14          FDCE                                         f  tsg/pix_y1_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.512     4.853    tsg/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  tsg/pix_y1_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_y2_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.895ns  (logic 1.456ns (24.701%)  route 4.439ns (75.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.439     5.895    tsg/AR[0]
    SLICE_X7Y14          FDCE                                         f  tsg/pix_y2_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.512     4.853    tsg/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  tsg/pix_y2_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_y2_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.895ns  (logic 1.456ns (24.701%)  route 4.439ns (75.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.439     5.895    tsg/AR[0]
    SLICE_X7Y14          FDCE                                         f  tsg/pix_y2_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.512     4.853    tsg/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  tsg/pix_y2_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_y2_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.895ns  (logic 1.456ns (24.701%)  route 4.439ns (75.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.439     5.895    tsg/AR[0]
    SLICE_X7Y14          FDCE                                         f  tsg/pix_y2_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.512     4.853    tsg/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  tsg/pix_y2_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.895ns  (logic 1.456ns (24.701%)  route 4.439ns (75.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.439     5.895    vga/AR[0]
    SLICE_X7Y14          FDCE                                         f  vga/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.512     4.853    vga/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.895ns  (logic 1.456ns (24.701%)  route 4.439ns (75.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.439     5.895    vga/AR[0]
    SLICE_X7Y14          FDCE                                         f  vga/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.512     4.853    vga/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.889ns  (logic 1.456ns (24.728%)  route 4.433ns (75.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.433     5.889    vga/AR[0]
    SLICE_X5Y14          FDCE                                         f  vga/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.512     4.853    vga/clk_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  vga/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.889ns  (logic 1.456ns (24.728%)  route 4.433ns (75.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.433     5.889    vga/AR[0]
    SLICE_X5Y14          FDCE                                         f  vga/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.512     4.853    vga/clk_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  vga/v_count_reg_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.059     0.207    vga/v_count_next[2]
    SLICE_X7Y14          FDCE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.859     1.986    vga/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDCE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X9Y15          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.114     0.242    vga/v_count_next[7]
    SLICE_X9Y14          FDCE                                         r  vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X9Y14          FDCE                                         r  vga/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE                         0.000     0.000 r  vga/h_count_next_reg[1]/C
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.110     0.251    vga/h_count_next[1]
    SLICE_X8Y17          FDCE                                         r  vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.828     1.955    vga/clk_IBUF_BUFG
    SLICE_X8Y17          FDCE                                         r  vga/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDCE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X11Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.110     0.251    vga/h_count_next[9]
    SLICE_X10Y14         FDCE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE                         0.000     0.000 r  vga/h_count_next_reg[5]/C
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.112     0.253    vga/h_count_next[5]
    SLICE_X8Y17          FDCE                                         r  vga/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.828     1.955    vga/clk_IBUF_BUFG
    SLICE_X8Y17          FDCE                                         r  vga/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    vga/h_count_next[0]
    SLICE_X8Y17          FDCE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.828     1.955    vga/clk_IBUF_BUFG
    SLICE_X8Y17          FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE                         0.000     0.000 r  vga/h_count_next_reg[2]/C
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.116     0.257    vga/h_count_next[2]
    SLICE_X8Y17          FDCE                                         r  vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.828     1.955    vga/clk_IBUF_BUFG
    SLICE_X8Y17          FDCE                                         r  vga/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.101     0.265    vga/v_count_next[9]
    SLICE_X5Y14          FDCE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.859     1.986    vga/clk_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  vga/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDCE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X10Y17         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.110     0.274    vga/h_count_next[3]
    SLICE_X10Y16         FDCE                                         r  vga/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.829     1.956    vga/clk_IBUF_BUFG
    SLICE_X10Y16         FDCE                                         r  vga/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDCE                         0.000     0.000 r  vga/h_count_next_reg[6]/C
    SLICE_X10Y17         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.110     0.274    vga/h_count_next[6]
    SLICE_X10Y16         FDCE                                         r  vga/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.829     1.956    vga/clk_IBUF_BUFG
    SLICE_X10Y16         FDCE                                         r  vga/h_count_reg_reg[6]/C





