
../repos/prog2/1.5:     file format elf32-littlearm


Disassembly of section .init:

000103c4 <.init>:
   103c4:	push	{r3, lr}
   103c8:	bl	1048c <abort@plt+0x3c>
   103cc:	pop	{r3, pc}

Disassembly of section .plt:

000103d0 <strcmp@plt-0x14>:
   103d0:	push	{lr}		; (str lr, [sp, #-4]!)
   103d4:	ldr	lr, [pc, #4]	; 103e0 <strcmp@plt-0x4>
   103d8:	add	lr, pc, lr
   103dc:	ldr	pc, [lr, #8]!
   103e0:	andeq	r0, r1, r0, lsr #24

000103e4 <strcmp@plt>:
   103e4:	add	ip, pc, #0, 12
   103e8:	add	ip, ip, #16, 20	; 0x10000
   103ec:	ldr	pc, [ip, #3104]!	; 0xc20

000103f0 <printf@plt>:
   103f0:	add	ip, pc, #0, 12
   103f4:	add	ip, ip, #16, 20	; 0x10000
   103f8:	ldr	pc, [ip, #3096]!	; 0xc18

000103fc <fopen@plt>:
   103fc:	add	ip, pc, #0, 12
   10400:	add	ip, ip, #16, 20	; 0x10000
   10404:	ldr	pc, [ip, #3088]!	; 0xc10

00010408 <__libc_start_main@plt>:
   10408:	add	ip, pc, #0, 12
   1040c:	add	ip, ip, #16, 20	; 0x10000
   10410:	ldr	pc, [ip, #3080]!	; 0xc08

00010414 <__gmon_start__@plt>:
   10414:	add	ip, pc, #0, 12
   10418:	add	ip, ip, #16, 20	; 0x10000
   1041c:	ldr	pc, [ip, #3072]!	; 0xc00

00010420 <strlen@plt>:
   10420:	add	ip, pc, #0, 12
   10424:	add	ip, ip, #16, 20	; 0x10000
   10428:	ldr	pc, [ip, #3064]!	; 0xbf8

0001042c <fgetc@plt>:
   1042c:	add	ip, pc, #0, 12
   10430:	add	ip, ip, #16, 20	; 0x10000
   10434:	ldr	pc, [ip, #3056]!	; 0xbf0

00010438 <fclose@plt>:
   10438:	add	ip, pc, #0, 12
   1043c:	add	ip, ip, #16, 20	; 0x10000
   10440:	ldr	pc, [ip, #3048]!	; 0xbe8

00010444 <fseek@plt>:
   10444:	add	ip, pc, #0, 12
   10448:	add	ip, ip, #16, 20	; 0x10000
   1044c:	ldr	pc, [ip, #3040]!	; 0xbe0

00010450 <abort@plt>:
   10450:	add	ip, pc, #0, 12
   10454:	add	ip, ip, #16, 20	; 0x10000
   10458:	ldr	pc, [ip, #3032]!	; 0xbd8

Disassembly of section .text:

0001045c <.text>:
   1045c:	bleq	4c5a0 <abort@plt+0x3c150>
   10460:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   10464:	strbtmi	fp, [sl], -r2, lsl #24
   10468:	strlt	fp, [r1], #-1028	; 0xfffffbfc
   1046c:			; <UNDEFINED> instruction: 0xc010f8df
   10470:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
   10474:	blmi	122488 <abort@plt+0x112038>
   10478:	svc	0x00c6f7ff
   1047c:	svc	0x00e8f7ff
   10480:	andeq	r0, r1, r9, asr r8
   10484:	andeq	r0, r1, ip, lsl r5
   10488:	andeq	r0, r1, r9, lsl r8
   1048c:	ldr	r3, [pc, #20]	; 104a8 <abort@plt+0x58>
   10490:	ldr	r2, [pc, #20]	; 104ac <abort@plt+0x5c>
   10494:	add	r3, pc, r3
   10498:	ldr	r2, [r3, r2]
   1049c:	cmp	r2, #0
   104a0:	bxeq	lr
   104a4:	b	10414 <__gmon_start__@plt>
   104a8:	andeq	r0, r1, r4, ror #22
   104ac:	andeq	r0, r0, r4, lsr r0
   104b0:	subeq	pc, r0, r1, asr #4
   104b4:	andeq	pc, r2, r0, asr #5
   104b8:	movteq	pc, #577	; 0x241	; <UNPREDICTABLE>
   104bc:	movweq	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
   104c0:	andle	r4, r5, r3, lsl #5
   104c4:	movweq	pc, #576	; 0x240	; <UNPREDICTABLE>
   104c8:	movweq	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   104cc:	ldrmi	fp, [r8, -r3, lsl #2]
   104d0:	svclt	0x00004770
   104d4:	subeq	pc, r0, r1, asr #4
   104d8:	andeq	pc, r2, r0, asr #5
   104dc:	cmpeq	r0, r1, asr #4	; <UNPREDICTABLE>
   104e0:	smlabteq	r2, r0, r2, pc	; <UNPREDICTABLE>
   104e4:	svceq	0x00d91a0b
   104e8:			; <UNDEFINED> instruction: 0x01a3eb01
   104ec:	andle	r1, r5, r9, asr #32
   104f0:	movweq	pc, #576	; 0x240	; <UNPREDICTABLE>
   104f4:	movweq	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   104f8:	ldrmi	fp, [r8, -r3, lsl #2]
   104fc:	svclt	0x00004770
   10500:	vqrshl.s8	d27, d0, d1
   10504:	vmls.i<illegal width 8>	d16, d0, d0[0]
   10508:	stmdavc	r3!, {r1, sl}
   1050c:			; <UNDEFINED> instruction: 0xf7ffb91b
   10510:	movwcs	pc, #8143	; 0x1fcf	; <UNPREDICTABLE>
   10514:	ldclt	0, cr7, [r0, #-140]	; 0xffffff74
   10518:	svclt	0x0000e7dc
   1051c:	mov	ip, sp
   10520:	sub	sp, sp, #32
   10524:	str	ip, [sp]
   10528:	str	lr, [sp, #4]
   1052c:	str	r4, [sp, #8]
   10530:	str	r5, [sp, #12]
   10534:	str	r6, [sp, #16]
   10538:	str	r7, [sp, #20]
   1053c:	str	r8, [sp, #24]
   10540:	str	r9, [sp, #28]
   10544:	mov	r8, #0
   10548:	mov	r4, #1
   1054c:	mov	r6, #0
   10550:	mov	r7, #0
   10554:	mov	r9, #0
   10558:	ldr	r0, [pc, #432]	; 10710 <abort@plt+0x2c0>
   1055c:	ldr	r1, [pc, #420]	; 10708 <abort@plt+0x2b8>
   10560:	bl	103fc <fopen@plt>
   10564:	mov	r5, r0
   10568:	mov	r0, r5
   1056c:	bl	1042c <fgetc@plt>
   10570:	and	r0, r0, #255	; 0xff
   10574:	cmn	r0, #1
   10578:	beq	10678 <abort@plt+0x228>
   1057c:	add	r6, r6, #1
   10580:	cmp	r0, #10
   10584:	beq	10670 <abort@plt+0x220>
   10588:	cmp	r0, #115	; 0x73
   1058c:	beq	10650 <abort@plt+0x200>
   10590:	cmp	r0, #112	; 0x70
   10594:	beq	10630 <abort@plt+0x1e0>
   10598:	cmp	r0, #47	; 0x2f
   1059c:	beq	105ec <abort@plt+0x19c>
   105a0:	cmp	r0, #42	; 0x2a
   105a4:	bne	10568 <abort@plt+0x118>
   105a8:	mov	r0, r5
   105ac:	bl	1042c <fgetc@plt>
   105b0:	mov	ip, #0
   105b4:	cmp	r0, #47	; 0x2f
   105b8:	moveq	r1, r9
   105bc:	movne	r1, ip
   105c0:	cmp	r1, #0
   105c4:	bne	105dc <abort@plt+0x18c>
   105c8:	mvn	r1, #0
   105cc:	mov	r2, #1
   105d0:	mov	r0, r5
   105d4:	bl	10444 <fseek@plt>
   105d8:	b	10568 <abort@plt+0x118>
   105dc:	add	r6, r6, #1
   105e0:	add	r8, r8, #1
   105e4:	mov	r9, #0
   105e8:	b	10568 <abort@plt+0x118>
   105ec:	mov	r0, r5
   105f0:	bl	1042c <fgetc@plt>
   105f4:	eor	ip, r9, #1
   105f8:	mov	r1, #0
   105fc:	cmp	r0, #42	; 0x2a
   10600:	moveq	r1, ip
   10604:	movne	r1, r1
   10608:	cmp	r1, #0
   1060c:	bne	10624 <abort@plt+0x1d4>
   10610:	mvn	r1, #0
   10614:	mov	r2, #1
   10618:	mov	r0, r5
   1061c:	bl	10444 <fseek@plt>
   10620:	b	10568 <abort@plt+0x118>
   10624:	mov	r9, #1
   10628:	add	r6, r6, #1
   1062c:	b	10568 <abort@plt+0x118>
   10630:	ldr	r0, [pc, #196]	; 106fc <abort@plt+0x2ac>
   10634:	mov	r1, r5
   10638:	bl	10720 <abort@plt+0x2d0>
   1063c:	add	r2, r7, #1
   10640:	cmp	r0, #0
   10644:	movne	r7, r2
   10648:	moveq	r7, r7
   1064c:	b	10568 <abort@plt+0x118>
   10650:	ldr	r0, [pc, #180]	; 1070c <abort@plt+0x2bc>
   10654:	mov	r1, r5
   10658:	bl	10720 <abort@plt+0x2d0>
   1065c:	add	r2, r7, #1
   10660:	cmp	r0, #0
   10664:	movne	r7, r2
   10668:	moveq	r7, r7
   1066c:	b	10568 <abort@plt+0x118>
   10670:	add	r4, r4, #1
   10674:	b	10568 <abort@plt+0x118>
   10678:	ldr	r0, [pc, #148]	; 10714 <abort@plt+0x2c4>
   1067c:	mov	r1, r4
   10680:	bl	103f0 <printf@plt>
   10684:	ldr	r0, [pc, #120]	; 10704 <abort@plt+0x2b4>
   10688:	vmov	s4, r6
   1068c:	vcvt.f32.s32	s4, s4
   10690:	vmov	s12, r4
   10694:	vcvt.f32.s32	s12, s12
   10698:	vdiv.f32	s8, s4, s12
   1069c:	vcvt.f64.f32	d2, s8
   106a0:	vmov	r2, r3, d2
   106a4:	bl	103f0 <printf@plt>
   106a8:	ldr	r0, [pc, #108]	; 1071c <abort@plt+0x2cc>
   106ac:	mov	r1, r6
   106b0:	bl	103f0 <printf@plt>
   106b4:	ldr	r0, [pc, #92]	; 10718 <abort@plt+0x2c8>
   106b8:	mov	r1, r7
   106bc:	bl	103f0 <printf@plt>
   106c0:	ldr	r0, [pc, #56]	; 10700 <abort@plt+0x2b0>
   106c4:	mov	r1, r8
   106c8:	bl	103f0 <printf@plt>
   106cc:	mov	r0, r5
   106d0:	bl	10438 <fclose@plt>
   106d4:	mov	r0, #0
   106d8:	ldr	r4, [sp, #8]
   106dc:	ldr	r5, [sp, #12]
   106e0:	ldr	r6, [sp, #16]
   106e4:	ldr	r7, [sp, #20]
   106e8:	ldr	r8, [sp, #24]
   106ec:	ldr	r9, [sp, #28]
   106f0:	ldr	lr, [sp, #4]
   106f4:	add	sp, sp, #32
   106f8:	bx	lr
   106fc:	andeq	r0, r1, pc, asr r9
   10700:	andeq	r0, r1, lr, lsr #18
   10704:	andeq	r0, r1, r8, ror r9
   10708:	strdeq	r0, [r1], -r8
   1070c:	andeq	r0, r1, r3, lsr #19
   10710:	andeq	r0, r1, r6, ror #18
   10714:	andeq	r0, r1, r9, asr #18
   10718:	strdeq	r0, [r1], -sl
   1071c:	andeq	r0, r1, r9, lsr #19
   10720:	mov	ip, sp
   10724:	sub	sp, sp, #32
   10728:	str	ip, [sp]
   1072c:	str	lr, [sp, #4]
   10730:	str	r4, [sp, #8]
   10734:	str	r5, [sp, #12]
   10738:	str	r6, [sp, #16]
   1073c:	str	r7, [sp, #20]
   10740:	mov	r4, r1
   10744:	mov	r5, r0
   10748:	mvn	r1, #0
   1074c:	mov	r2, #1
   10750:	mov	r0, r4
   10754:	bl	10444 <fseek@plt>
   10758:	mov	r0, r5
   1075c:	bl	10420 <strlen@plt>
   10760:	mov	r6, r0
   10764:	mov	r0, #0
   10768:	strb	r0, [sp, #24]
   1076c:	mov	r0, #0
   10770:	strb	r0, [sp, #25]
   10774:	mov	r2, #0
   10778:	strb	r2, [sp, #26]
   1077c:	mov	ip, #0
   10780:	strb	ip, [sp, #27]
   10784:	mov	r0, #0
   10788:	strb	r0, [sp, #28]
   1078c:	mov	r2, #0
   10790:	strb	r2, [sp, #29]
   10794:	mov	ip, #0
   10798:	strb	ip, [sp, #30]
   1079c:	mov	r7, #0
   107a0:	cmp	r7, r6
   107a4:	bge	107c0 <abort@plt+0x370>
   107a8:	mov	r0, r4
   107ac:	bl	1042c <fgetc@plt>
   107b0:	add	r1, sp, #24
   107b4:	strb	r0, [r1, r7]
   107b8:	add	r7, r7, #1
   107bc:	b	107a0 <abort@plt+0x350>
   107c0:	add	r1, sp, #24
   107c4:	mov	r2, #0
   107c8:	strb	r2, [r1, r7]
   107cc:	rsb	r1, r6, #1
   107d0:	mov	r2, #1
   107d4:	mov	r0, r4
   107d8:	bl	10444 <fseek@plt>
   107dc:	add	r1, sp, #24
   107e0:	mov	r0, r5
   107e4:	bl	103e4 <strcmp@plt>
   107e8:	cmp	r0, #0
   107ec:	bne	107f8 <abort@plt+0x3a8>
   107f0:	mov	r0, #1
   107f4:	b	107fc <abort@plt+0x3ac>
   107f8:	mov	r0, #0
   107fc:	ldr	r4, [sp, #8]
   10800:	ldr	r5, [sp, #12]
   10804:	ldr	r6, [sp, #16]
   10808:	ldr	r7, [sp, #20]
   1080c:	ldr	lr, [sp, #4]
   10810:	add	sp, sp, #32
   10814:	bx	lr
   10818:	mvnsmi	lr, #737280	; 0xb4000
   1081c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   10820:	strmi	r4, [r8], ip, lsl #26
   10824:			; <UNDEFINED> instruction: 0x4691447e
   10828:			; <UNDEFINED> instruction: 0xf7ff447d
   1082c:	blne	1dcbf64 <abort@plt+0x1dbbb14>
   10830:	strhle	r1, [sl], -r6
   10834:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   10838:	svccc	0x0004f855
   1083c:	strbmi	r4, [r1], -sl, asr #12
   10840:	strcc	r4, [r1], #-1592	; 0xfffff9c8
   10844:	adcmi	r4, r6, #152, 14	; 0x2600000
   10848:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1084c:	svclt	0x000083f8
   10850:	andeq	r0, r1, ip, ror #13
   10854:	andeq	r0, r1, r4, ror #13
   10858:	svclt	0x00004770

Disassembly of section .fini:

0001085c <.fini>:
   1085c:	push	{r3, lr}
   10860:	pop	{r3, pc}
