0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x000c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x000f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0013: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x001f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0024: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x002a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x002d: mov_imm:
	regs[5] = 0xc779f765, opcode= 0x04
0x0034: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0039: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x003c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x003f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0042: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0045: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0048: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x004b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x004e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0051: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0054: mov_imm:
	regs[5] = 0x9e7ecf6c, opcode= 0x04
0x005b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0060: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0064: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0069: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x006d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0072: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0078: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x007e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0082: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0087: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x008a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x008d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0090: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0094: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0099: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x009c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x00a0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00a5: mov_imm:
	regs[5] = 0xdb9ec076, opcode= 0x04
0x00ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x00ae: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x00b1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x00b5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00ba: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x00bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x00c1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x00c9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x00cd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x00d5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x00d9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00de: mov_imm:
	regs[5] = 0xa686c3e0, opcode= 0x04
0x00e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x00e7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x00ea: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x00f0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x00f6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x00f9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x00fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x00ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0102: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0106: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x010b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x010e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0111: mov_imm:
	regs[5] = 0x76b968f5, opcode= 0x04
0x0117: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x011b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0120: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0124: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0129: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x012c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x012f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0132: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0135: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0138: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x013b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x013e: mov_imm:
	regs[5] = 0x76f855c2, opcode= 0x04
0x0144: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0147: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x014a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0150: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0157: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x015c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x015f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0162: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0165: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0169: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x016e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0171: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0174: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0177: mov_imm:
	regs[5] = 0x977cfc10, opcode= 0x04
0x017d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0181: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0186: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x018a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x018f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0192: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0196: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x019b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x019e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x01a1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x01a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x01a7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x01aa: mov_imm:
	regs[5] = 0xa42a3cde, opcode= 0x04
0x01b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x01b3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x01b6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x01bc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x01c2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x01c6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01cb: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x01cf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x01d8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x01e1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01e6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x01e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x01ec: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x01ef: mov_imm:
	regs[5] = 0xfad23f36, opcode= 0x04
0x01f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x01f9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01fe: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0201: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0205: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x020a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x020d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0210: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0213: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0216: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0219: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x021c: mov_imm:
	regs[5] = 0x14485502, opcode= 0x04
0x0223: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0228: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x022c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0231: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0234: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x023b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0240: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0247: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x024c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x024f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0253: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0258: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x025b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x025e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0261: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0264: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0267: mov_imm:
	regs[5] = 0x2c7409d4, opcode= 0x04
0x026d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0271: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0276: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0279: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x027c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x027f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0282: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0285: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0288: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x028b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x028e: mov_imm:
	regs[5] = 0x2e54c816, opcode= 0x04
0x0294: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0298: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x029d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x02a0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x02a6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x02ad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02b2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x02b6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02bb: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x02bf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x02c8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x02d0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x02d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x02d6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x02d9: mov_imm:
	regs[5] = 0xc0021651, opcode= 0x04
0x02e0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x02e8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x02ec: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02f1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x02f5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02fa: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x02fe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0303: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0306: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0309: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x030c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x030f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0312: mov_imm:
	regs[5] = 0x2e44ad81, opcode= 0x04
0x0318: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x031b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x031e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0324: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x032b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0330: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0333: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0337: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x033c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0340: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0345: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0349: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x034e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0351: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0355: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x035a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x035d: mov_imm:
	regs[5] = 0x591b2f33, opcode= 0x04
0x0363: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0366: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0369: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x036c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x036f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0373: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0378: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x037b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x037f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0384: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0387: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x038a: mov_imm:
	regs[5] = 0x2341291f, opcode= 0x04
0x0390: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0393: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0397: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x039c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x03a2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x03a8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x03ac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03b1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x03b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x03b8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x03c0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x03c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x03c6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x03c9: mov_imm:
	regs[5] = 0x74ff75fe, opcode= 0x04
0x03cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x03d2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x03d5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x03d8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x03db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x03df: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x03e7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x03ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x03ed: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x03f0: mov_imm:
	regs[5] = 0x15d6d697, opcode= 0x04
0x03f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x03fa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03ff: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0402: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0408: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x040f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0414: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0417: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x041a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x041d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0420: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0423: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0426: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0429: mov_imm:
	regs[5] = 0x4e6e938c, opcode= 0x04
0x0430: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0435: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0438: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x043b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x043f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0444: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0447: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x044a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x044d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0450: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0454: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0459: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x045c: mov_imm:
	regs[5] = 0x27a9fa9f, opcode= 0x04
0x0463: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0468: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x046b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x046e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0474: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x047a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x047d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0481: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0486: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0489: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x048c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x048f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0492: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0495: mov_imm:
	regs[5] = 0xbd094eb5, opcode= 0x04
0x049b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x049e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x04a1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x04a4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x04a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x04aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x04ad: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x04b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x04b3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x04b6: mov_imm:
	regs[5] = 0x5fc11a0c, opcode= 0x04
0x04bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x04c0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04c5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x04c8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x04cf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04d4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x04da: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x04dd: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x04e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x04e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x04e6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x04e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x04ec: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x04f0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04f5: mov_imm:
	regs[5] = 0x17607754, opcode= 0x04
0x04fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x04fe: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0502: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0507: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x050a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x050d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0510: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0513: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0516: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0519: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x051c: mov_imm:
	regs[5] = 0xf1ad0503, opcode= 0x04
0x0522: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0526: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x052b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x052e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0534: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x053b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0540: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0543: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0546: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0549: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x054c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x054f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0552: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0556: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x055b: mov_imm:
	regs[5] = 0xec55f2d, opcode= 0x04
0x0561: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0564: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0567: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x056a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x056d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0571: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0576: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x057a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x057f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0582: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0585: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0589: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x058e: mov_imm:
	regs[5] = 0x72fed19e, opcode= 0x04
0x0595: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x059a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x059d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x05a1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05a6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x05ad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05b2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x05b8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x05bb: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x05bf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x05c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x05ca: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x05cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x05d1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05d6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x05d9: mov_imm:
	regs[5] = 0x469f2ff0, opcode= 0x04
0x05df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x05e2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x05e6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05eb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x05ee: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x05f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x05f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x05f8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05fd: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0600: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0603: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0606: mov_imm:
	regs[5] = 0x43d9ef18, opcode= 0x04
0x060c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0610: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0615: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0619: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x061e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0625: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x062a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0630: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0633: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0636: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0639: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x063c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0640: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0645: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0648: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x064b: mov_imm:
	regs[5] = 0x83f006e6, opcode= 0x04
0x0651: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0654: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0657: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x065a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x065d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0660: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0663: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0666: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0669: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x066c: mov_imm:
	regs[5] = 0x4211d0bd, opcode= 0x04
0x0673: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0678: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x067b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x067e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0684: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x068a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x068d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0690: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0694: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0699: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x069c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x069f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x06a3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06a8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x06ab: mov_imm:
	regs[5] = 0x215a5a14, opcode= 0x04
0x06b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x06b4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x06b7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x06ba: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x06be: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x06c7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x06d0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06d5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x06d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x06dc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06e1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x06e4: mov_imm:
	regs[5] = 0xaf16e8f0, opcode= 0x04
0x06ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x06ee: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06f3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x06f7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06fc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0702: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0708: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x070b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x070e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0711: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0714: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0717: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x071a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x071e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0723: mov_imm:
	regs[5] = 0xa11b7469, opcode= 0x04
0x0729: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x072c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x072f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0732: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0735: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0738: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x073c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0741: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0744: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0747: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x074a: mov_imm:
	regs[5] = 0x381a0db0, opcode= 0x04
0x0750: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0754: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0759: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x075c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0763: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0768: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x076f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0774: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0777: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x077a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x077e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0783: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0786: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0789: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x078c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x078f: mov_imm:
	regs[5] = 0x98d5e2b3, opcode= 0x04
0x0795: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0798: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x079b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x079e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x07a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x07a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x07a7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x07aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x07ad: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x07b0: mov_imm:
	regs[5] = 0xe708835, opcode= 0x04
0x07b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x07b9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x07bd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07c2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x07c8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x07cf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07d4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x07d8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07dd: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x07e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x07e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x07e6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x07ea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x07f2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x07f5: mov_imm:
	regs[5] = 0x87e04fb0, opcode= 0x04
0x07fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x07ff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0804: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0807: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x080a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x080d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0810: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0813: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0816: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0819: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x081c: mov_imm:
	regs[5] = 0xe1a4402b, opcode= 0x04
0x0822: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0826: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x082b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x082e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0835: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x083a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0840: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0843: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0846: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0849: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x084c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x084f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0852: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0855: mov_imm:
	regs[5] = 0xe0a009a, opcode= 0x04
0x085b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x085e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0862: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0867: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x086a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x086e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0873: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0877: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x087c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x087f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0882: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0885: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0888: mov_imm:
	regs[5] = 0x44429a33, opcode= 0x04
0x088f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0894: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0897: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x089b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08a0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x08a6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x08ac: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x08af: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x08b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x08b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x08b8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x08bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x08be: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x08c1: mov_imm:
	regs[5] = 0x8fe00311, opcode= 0x04
0x08c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x08cb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08d0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x08d3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x08d6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x08d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x08dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x08df: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x08e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x08e5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x08e9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08ee: mov_imm:
	regs[5] = 0x9bc7130b, opcode= 0x04
0x08f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x08f7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x08fb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0900: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0906: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x090c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0910: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0915: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0918: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x091b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x091e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0921: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0924: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0927: mov_imm:
	regs[5] = 0x739665e6, opcode= 0x04
0x092e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0933: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0936: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0939: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x093d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0942: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0945: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0948: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x094c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0951: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0954: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0957: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x095a: mov_imm:
	regs[5] = 0xe27a144, opcode= 0x04
0x0960: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0963: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0966: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x096c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0972: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0975: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0978: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x097b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x097f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0984: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0987: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x098a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x098d: mov_imm:
	regs[5] = 0xe6fb2a82, opcode= 0x04
0x0994: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0999: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x099d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09a2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x09a6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09ab: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x09af: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09b4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x09b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x09ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x09bd: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x09c1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x09c9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x09cd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09d2: mov_imm:
	regs[5] = 0x2cc9c94, opcode= 0x04
0x09d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x09db: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x09df: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09e4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x09eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09f0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x09f6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x09f9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x09fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x09ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0a02: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0a05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0a08: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0a0b: mov_imm:
	regs[5] = 0x62038e36, opcode= 0x04
0x0a11: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0a14: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0a17: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0a1a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0a1e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0a27: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a2c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0a2f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0a32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0a35: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0a39: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a3e: mov_imm:
	regs[5] = 0x19a63b26, opcode= 0x04
0x0a44: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0a47: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0a4a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0a50: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0a56: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0a59: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0a5c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0a5f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0a62: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0a65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0a68: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0a6c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a71: mov_imm:
	regs[5] = 0x6ed7568b, opcode= 0x04
0x0a78: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a7d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0a80: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0a83: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0a86: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0a89: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0a8d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a92: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0a96: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a9b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0a9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0aa1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0aa4: mov_imm:
	regs[5] = 0xa7fafcf1, opcode= 0x04
0x0aaa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0aad: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0ab0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0ab6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0abc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0abf: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0ac2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0ac6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0acb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0ace: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0ad1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0ad4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0ad8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0add: mov_imm:
	regs[5] = 0x4888c47c, opcode= 0x04
0x0ae3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0ae6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0ae9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0aec: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0aef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0af2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0af6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0afb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0afe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0b01: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0b04: mov_imm:
	regs[5] = 0x614ef753, opcode= 0x04
0x0b0a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0b0d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0b11: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b16: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0b1d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b22: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0b28: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0b2c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b31: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0b34: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0b37: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0b3a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0b3d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0b40: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0b43: mov_imm:
	regs[5] = 0xd28236e9, opcode= 0x04
0x0b49: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0b4d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b52: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0b55: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0b58: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0b5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0b5f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b64: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0b68: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b6d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0b70: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0b73: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0b77: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b7c: mov_imm:
	regs[5] = 0x6088744, opcode= 0x04
0x0b83: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0b8b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0b8e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0b94: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0b9b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ba0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0ba3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0ba6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0baa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0baf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0bb2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0bb5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0bb8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0bbb: mov_imm:
	regs[5] = 0xeb860509, opcode= 0x04
0x0bc1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0bc5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bca: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0bcd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0bd0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0bd3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0bd6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0bd9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0bdc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0bdf: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0be2: mov_imm:
	regs[5] = 0x38cff505, opcode= 0x04
0x0be8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0beb: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0bee: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0bf4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0bfa: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0bfd: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0c00: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0c03: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0c06: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0c09: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0c0c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0c10: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c15: mov_imm:
	regs[5] = 0x22a38e0d, opcode= 0x04
0x0c1c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c21: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0c24: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0c27: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0c2a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0c2e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c33: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0c36: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0c39: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0c3c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0c3f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0c43: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c48: mov_imm:
	regs[5] = 0xfecad381, opcode= 0x04
0x0c4e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0c51: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0c54: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0c5a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0c60: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0c63: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0c66: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0c69: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0c6c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0c6f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0c72: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0c76: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c7b: mov_imm:
	regs[5] = 0xe039e04b, opcode= 0x04
0x0c81: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0c84: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0c87: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0c8a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0c8d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0c90: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0c93: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0c96: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0c9a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c9f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0ca2: mov_imm:
	regs[5] = 0xfffc9cf1, opcode= 0x04
0x0ca8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0cab: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0caf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cb4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0cbb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cc0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0cc7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ccc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0ccf: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0cd3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cd8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0cdb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0cde: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0ce1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0ce4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0ce8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ced: mov_imm:
	regs[5] = 0xbaaf010a, opcode= 0x04
0x0cf3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0cf6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0cf9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0cfc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0d00: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d05: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0d08: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0d0c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d11: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0d15: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d1a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0d1e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d23: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0d27: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d2c: mov_imm:
	regs[5] = 0x6852b81b, opcode= 0x04
0x0d32: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0d35: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0d38: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0d3e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0d44: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0d48: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d4d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0d50: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0d54: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d59: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0d5d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d62: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0d66: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0d6e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0d71: mov_imm:
	regs[5] = 0x1b3cba00, opcode= 0x04
0x0d78: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d7d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0d80: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0d83: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0d86: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0d89: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0d8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0d8f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0d93: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d98: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0d9b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0d9e: mov_imm:
	regs[5] = 0xe02fcf99, opcode= 0x04
0x0da4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0da8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0dad: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0db0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0db6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0dbc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0dbf: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0dc3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0dc8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0dcb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0dcf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0dd4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0dd7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0dda: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0ddd: mov_imm:
	regs[5] = 0x6cc1e614, opcode= 0x04
0x0de4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0de9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0dec: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0def: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0df2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0df6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0dfb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0dfe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0e01: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0e04: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0e07: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0e0a: mov_imm:
	regs[5] = 0xce25a04, opcode= 0x04
0x0e10: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0e14: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e19: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0e1c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0e22: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0e28: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0e2b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0e2e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0e31: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0e34: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0e37: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0e3a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0e3d: mov_imm:
	regs[5] = 0x8de5f429, opcode= 0x04
0x0e44: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e49: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0e4d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e52: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0e56: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e5b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0e5e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0e61: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0e64: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0e67: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0e6a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0e6e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e73: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0e76: mov_imm:
	regs[5] = 0xf17c8398, opcode= 0x04
0x0e7d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e82: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0e85: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0e88: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0e8e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0e95: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e9a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0e9d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0ea0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0ea3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0ea6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0eaa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0eaf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0eb3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0eb8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0ebb: mov_imm:
	regs[5] = 0x92df9b93, opcode= 0x04
0x0ec1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0ec5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0eca: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0ecd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0ed0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0ed3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0ed6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0eda: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0edf: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0ee3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ee8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0eeb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0eee: mov_imm:
	regs[5] = 0xb7bfe9d, opcode= 0x04
0x0ef4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0ef8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0efd: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0f01: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f06: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0f0d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f12: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0f18: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0f1c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f21: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0f24: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0f27: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0f2a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0f2e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f33: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0f36: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0f39: mov_imm:
	regs[5] = 0x4d2c7c29, opcode= 0x04
0x0f3f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0f42: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0f46: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f4b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0f4e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0f52: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f57: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0f5a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0f5d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0f61: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f66: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0f69: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0f6d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f72: mov_imm:
	regs[5] = 0x8220f8e, opcode= 0x04
0x0f78: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0f7b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0f7f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f84: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0f8b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f90: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0f96: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0f99: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0f9c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0f9f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0fa2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0fa5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0fa8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0fac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fb1: mov_imm:
	regs[5] = 0x53249f91, opcode= 0x04
0x0fb7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0fba: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0fbd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0fc0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0fc3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0fc6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0fca: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fcf: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0fd2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0fd6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fdb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0fde: mov_imm:
	regs[5] = 0xa985a7ea, opcode= 0x04
0x0fe5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0fed: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0ff0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0ff6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0ffc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1000: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1005: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1008: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x100b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x100e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1012: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1017: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x101a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x101d: mov_imm:
	regs[5] = 0xe268343a, opcode= 0x04
0x1024: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1029: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x102c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1030: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1035: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1038: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x103b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x103e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1041: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1044: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1047: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x104a: mov_imm:
	regs[5] = 0x7e1bc346, opcode= 0x04
0x1050: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1053: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1057: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x105c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1062: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1069: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x106e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1071: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1074: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1077: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x107b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1080: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1083: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1087: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x108c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x108f: mov_imm:
	regs[5] = 0x28925c7, opcode= 0x04
0x1096: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x109b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x109f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10a4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x10a7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x10aa: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x10ae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x10b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x10ba: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10bf: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x10c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x10c6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10cb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x10ce: mov_imm:
	regs[5] = 0x2fd97773, opcode= 0x04
0x10d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x10d8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10dd: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x10e0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x10e6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x10ed: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10f2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x10f6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10fb: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x10ff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1104: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1107: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x110a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x110e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1113: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1116: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x111a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x111f: mov_imm:
	regs[5] = 0x195d0369, opcode= 0x04
0x1125: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1129: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x112e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1131: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1134: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1138: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x113d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1140: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1144: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1149: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x114c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x114f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1152: mov_imm:
	regs[5] = 0x1c9ab83c, opcode= 0x04
0x1159: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x115e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1161: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1164: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x116a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1171: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1176: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1179: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x117c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x117f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1182: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1185: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1188: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x118c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1191: mov_imm:
	regs[5] = 0x5b0284d3, opcode= 0x04
0x1197: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x119a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x119d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x11a1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11a6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x11a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x11ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x11b0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11b5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x11b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x11bb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x11bf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11c4: mov_imm:
	regs[5] = 0x6c5d8b19, opcode= 0x04
0x11cb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x11d3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x11d6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x11dd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11e2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x11e8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x11eb: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x11ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x11f2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x11fb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1200: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1203: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1207: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x120c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x120f: mov_imm:
	regs[5] = 0x4fed038f, opcode= 0x04
0x1215: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1218: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x121b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x121f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1224: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1227: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x122a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x122d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1231: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1236: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1239: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x123c: mov_imm:
	regs[5] = 0xb4d7c3be, opcode= 0x04
0x1242: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1245: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1248: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x124e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1255: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x125a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x125e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1263: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1266: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x126a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x126f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1272: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1275: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1278: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x127c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1281: mov_imm:
	regs[5] = 0x1c666d8a, opcode= 0x04
0x1287: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x128a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x128e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1293: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1296: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1299: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x129c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x129f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x12a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x12a5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x12a8: mov_imm:
	regs[5] = 0x440003e2, opcode= 0x04
0x12ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x12b1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x12b5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12ba: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x12c0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x12c6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x12c9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x12cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x12cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x12d2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x12d5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x12d8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x12db: mov_imm:
	regs[5] = 0xa63f3799, opcode= 0x04
0x12e2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x12eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12f0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x12f4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12f9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x12fc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x12ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1302: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1305: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1308: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x130b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x130e: mov_imm:
	regs[5] = 0xdb5596c8, opcode= 0x04
0x1314: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1317: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x131a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1320: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1326: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1329: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x132c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x132f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1333: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1338: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x133c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1341: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1345: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x134a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x134d: mov_imm:
	regs[5] = 0x2f4096d3, opcode= 0x04
0x1353: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1356: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1359: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x135c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1360: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1365: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1368: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x136c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1371: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1375: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x137a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x137d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1380: mov_imm:
	regs[5] = 0xce04b123, opcode= 0x04
0x1387: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x138c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1390: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1395: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1398: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x139e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x13a5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13aa: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x13ae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13b3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x13b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x13ba: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x13c2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x13c6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x13ce: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x13d1: mov_imm:
	regs[5] = 0x8c017d42, opcode= 0x04
0x13d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x13da: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x13dd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x13e1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13e6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x13ea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x13f3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x13fb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x13ff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1404: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1407: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x140a: mov_imm:
	regs[5] = 0x1c6ac2b5, opcode= 0x04
0x1410: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1413: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1416: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x141d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1422: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1428: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x142b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x142e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1431: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1435: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x143a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x143d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1440: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1444: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1449: mov_imm:
	regs[5] = 0x71e33bcc, opcode= 0x04
0x144f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1453: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1458: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x145b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x145e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1461: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1464: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1467: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x146a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x146d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1470: mov_imm:
	regs[5] = 0xcb5a15b, opcode= 0x04
0x1477: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x147c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x147f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1483: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1488: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x148f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1494: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x149a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x149d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x14a1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x14a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x14ac: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x14af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x14b2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x14b5: mov_imm:
	regs[5] = 0x9c6ffa4d, opcode= 0x04
0x14bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x14be: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x14c1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x14c4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x14c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x14ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x14cd: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x14d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x14d4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14d9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x14dc: mov_imm:
	regs[5] = 0xf50f592c, opcode= 0x04
0x14e3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x14ec: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14f1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x14f4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x14fb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1500: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1507: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x150c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1510: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1515: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1518: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x151b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x151f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1524: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1528: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x152d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1530: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1534: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1539: mov_imm:
	regs[5] = 0x8966d88a, opcode= 0x04
0x153f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1542: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1545: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1548: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x154b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x154e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1552: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1557: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x155a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x155d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1560: mov_imm:
	regs[5] = 0xb868fb69, opcode= 0x04
0x1566: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1569: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x156c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1573: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1578: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x157e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1581: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1584: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1587: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x158b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1590: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1593: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1596: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x159a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x159f: mov_imm:
	regs[5] = 0xa36ae91e, opcode= 0x04
0x15a6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x15ae: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x15b1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x15b5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15ba: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x15bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x15c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x15c4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15c9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x15cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x15cf: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x15d2: mov_imm:
	regs[5] = 0xb366935e, opcode= 0x04
0x15d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x15db: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x15de: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x15e4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x15ea: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x15ed: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x15f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x15f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x15f6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x15f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x15fc: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x15ff: mov_imm:
	regs[5] = 0x8378a0fe, opcode= 0x04
0x1605: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1608: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x160b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x160f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1614: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1617: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x161a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x161d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1620: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1623: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1626: mov_imm:
	regs[5] = 0x9a8f5e4c, opcode= 0x04
0x162d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1632: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1635: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1638: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x163e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1644: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1647: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x164a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x164e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1653: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1656: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1659: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x165d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1662: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1665: mov_imm:
	regs[5] = 0x47f0d732, opcode= 0x04
0x166b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x166f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1674: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1678: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x167d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1680: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1683: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1687: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x168c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x168f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1692: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1695: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1699: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x169e: mov_imm:
	regs[5] = 0x78332448, opcode= 0x04
0x16a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x16a7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x16ab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16b0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x16b6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x16bd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16c2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x16c5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x16c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x16cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x16cf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16d4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x16d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x16da: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x16de: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16e3: mov_imm:
	regs[5] = 0xbc448626, opcode= 0x04
0x16e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x16ec: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x16ef: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x16f2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x16f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x16f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x16fb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x16fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1701: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1704: mov_imm:
	regs[5] = 0xebff18bd, opcode= 0x04
0x170a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x170d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1711: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1716: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x171c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1723: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1728: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x172b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x172e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1731: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1734: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1737: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x173a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x173d: mov_imm:
	regs[5] = 0x217096b, opcode= 0x04
0x1743: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1746: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1749: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x174d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1752: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1755: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1758: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x175c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1761: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1765: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x176a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x176d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1771: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1776: mov_imm:
	regs[5] = 0xd9875052, opcode= 0x04
0x177c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1780: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1785: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1789: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x178e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1794: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x179b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17a0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x17a3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x17a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x17a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x17ac: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x17af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x17b2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x17b5: mov_imm:
	regs[5] = 0xa5d47cca, opcode= 0x04
0x17bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x17be: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x17c1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x17c4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x17c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x17cb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x17d3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x17d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x17d9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x17dc: mov_imm:
	regs[5] = 0x5cd5437, opcode= 0x04
0x17e3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x17eb: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x17ef: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17f4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x17fa: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1801: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1806: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1809: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x180c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x180f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1812: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1816: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x181b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x181e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1821: mov_imm:
	regs[5] = 0x579268f3, opcode= 0x04
0x1827: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x182a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x182d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1830: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1833: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1837: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x183c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x183f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1843: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1848: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x184b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x184e: mov_imm:
	regs[5] = 0xa80f99af, opcode= 0x04
0x1854: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1857: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x185a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1860: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1866: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1869: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x186c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x186f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1873: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1878: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x187c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1881: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1884: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1887: mov_imm:
	regs[5] = 0xc770a34a, opcode= 0x04
0x188e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1893: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1896: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x189a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x189f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x18a3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18a8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x18ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x18af: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x18b7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x18ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x18bd: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x18c0: mov_imm:
	regs[5] = 0xf0fa6124, opcode= 0x04
0x18c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x18c9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x18cc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x18d3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18d8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x18df: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18e4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x18e7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x18eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x18f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x18f7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18fc: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x18ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1902: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1905: mov_imm:
	regs[5] = 0xa169aaa2, opcode= 0x04
0x190b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x190f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1914: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1917: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x191a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x191d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1920: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1923: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1926: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1929: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x192c: mov_imm:
	regs[5] = 0xcc46f6e7, opcode= 0x04
0x1932: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1935: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1938: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x193e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1944: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1947: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x194b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1950: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1954: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1959: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x195c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1960: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1965: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1968: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x196c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1971: mov_imm:
	regs[5] = 0xaeb6cd37, opcode= 0x04
0x1977: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x197b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1980: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1983: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1987: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x198c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x198f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1992: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1995: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1998: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x199b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x199e: mov_imm:
	regs[5] = 0x836ac970, opcode= 0x04
0x19a5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x19ad: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x19b0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x19b6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x19bc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x19c0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19c5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x19c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x19cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x19ce: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x19d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x19d4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x19d7: mov_imm:
	regs[5] = 0xa4e762f5, opcode= 0x04
0x19dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x19e1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19e6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x19e9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x19ec: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x19ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x19f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x19f5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x19f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x19fb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x19fe: mov_imm:
	regs[5] = 0x42564caf, opcode= 0x04
0x1a05: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a0a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1a0d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1a10: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1a16: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1a1c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1a1f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1a23: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a28: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1a2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1a2f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a34: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1a37: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1a3b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a40: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1a43: mov_imm:
	regs[5] = 0x6e6c5730, opcode= 0x04
0x1a49: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1a4c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1a4f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1a52: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1a55: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1a59: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a5e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1a61: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1a64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1a67: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1a6a: mov_imm:
	regs[5] = 0xf24d8c5c, opcode= 0x04
0x1a70: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1a73: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1a76: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1a7c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1a83: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a88: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1a8c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a91: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1a95: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1a9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1aa0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1aa3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1aa6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1aa9: mov_imm:
	regs[5] = 0xcc9ad66, opcode= 0x04
0x1aaf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1ab2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1ab5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1ab8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1abb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1abf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ac4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1ac7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1aca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1acd: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1ad0: mov_imm:
	regs[5] = 0xbcc1e7f, opcode= 0x04
0x1ad6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1ad9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1add: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ae2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1ae8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1aee: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1af1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1af4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1af7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1afa: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1afd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1b00: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1b03: mov_imm:
	regs[5] = 0xbe3eca13, opcode= 0x04
0x1b0a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b0f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1b12: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1b16: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b1b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1b1e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1b21: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1b24: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1b27: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1b2a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1b2d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1b30: mov_imm:
	regs[5] = 0x8bc81a26, opcode= 0x04
0x1b36: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1b39: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1b3c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1b42: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1b48: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1b4b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1b4e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1b51: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1b54: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1b57: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1b5a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1b5d: mov_imm:
	regs[5] = 0xef7b68a9, opcode= 0x04
0x1b63: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1b66: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1b69: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1b6c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1b70: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b75: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1b79: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b7e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1b81: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1b84: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1b88: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b8d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1b90: mov_imm:
	regs[5] = 0x9b0c09bc, opcode= 0x04
0x1b96: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1b9a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b9f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1ba3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ba8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1bae: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1bb5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bba: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1bbd: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1bc1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bc6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1bc9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1bcd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bd2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1bd6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bdb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1bdf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1be4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1be8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bed: mov_imm:
	regs[5] = 0x89efe364, opcode= 0x04
0x1bf3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1bf7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bfc: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1bff: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1c02: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1c05: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1c09: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c0e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1c12: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c17: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1c1a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1c1e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c23: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1c26: mov_imm:
	regs[5] = 0x9a21f027, opcode= 0x04
0x1c2d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c32: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1c35: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1c39: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c3e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1c44: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1c4b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c50: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1c54: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c59: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1c5c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1c5f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1c63: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c68: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1c6c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c71: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1c74: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1c77: mov_imm:
	regs[5] = 0xbbceb1b, opcode= 0x04
0x1c7d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1c80: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1c83: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1c87: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c8c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1c8f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1c93: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c98: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1c9b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1c9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1ca2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ca7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1caa: mov_imm:
	regs[5] = 0x1da8aff9, opcode= 0x04
0x1cb0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1cb4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cb9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1cbc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1cc2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1cc8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1ccb: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1cce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1cd1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1cd4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1cd8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cdd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1ce0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1ce3: mov_imm:
	regs[5] = 0xacd0a0a5, opcode= 0x04
0x1ce9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1cec: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1cef: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1cf2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1cf6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cfb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1cfe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1d01: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1d04: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1d07: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1d0a: mov_imm:
	regs[5] = 0x58a40b54, opcode= 0x04
0x1d11: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d16: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1d19: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1d1c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1d22: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1d28: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1d2b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1d2f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d34: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1d37: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1d3a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1d3e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d43: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1d46: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1d4a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d4f: mov_imm:
	regs[5] = 0x9ff6589c, opcode= 0x04
0x1d55: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1d58: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1d5b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1d5e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1d62: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1d6b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d70: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1d73: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1d76: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1d7a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d7f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1d82: mov_imm:
	regs[5] = 0xb9e2c871, opcode= 0x04
0x1d88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1d8b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1d8e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1d94: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1d9a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1d9d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1da0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1da3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1da6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1da9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1dad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1db2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1db6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1dbb: mov_imm:
	regs[5] = 0x456badb, opcode= 0x04
0x1dc2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1dc7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1dca: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1dcd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1dd1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1dd6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1dd9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1ddc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1ddf: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1de2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1de5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1de9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1dee: mov_imm:
	regs[5] = 0x1dc06372, opcode= 0x04
0x1df5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1dfa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1dfd: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1e00: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1e06: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1e0c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1e10: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e15: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1e18: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1e1c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e21: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1e24: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1e27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1e2b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e30: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1e33: mov_imm:
	regs[5] = 0x2bd88218, opcode= 0x04
0x1e39: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1e3c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1e3f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1e42: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1e46: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e4b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1e4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1e51: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1e54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1e57: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1e5a: mov_imm:
	regs[5] = 0x857a1464, opcode= 0x04
0x1e60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1e63: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1e66: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1e6c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1e72: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1e75: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1e78: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1e7c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1e85: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e8a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1e8d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1e90: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1e93: mov_imm:
	regs[5] = 0x2ebfb217, opcode= 0x04
0x1e99: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1e9c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1e9f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1ea3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ea8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1eac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1eb1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1eb4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1eb7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1eba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1ebd: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1ec1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ec6: mov_imm:
	regs[5] = 0xecc48717, opcode= 0x04
0x1ecd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ed2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1ed5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1ed8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1edf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ee4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1eea: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1eed: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1ef0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1ef3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1ef6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1ef9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1efc: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1eff: mov_imm:
	regs[5] = 0xb2dbc5e8, opcode= 0x04
0x1f05: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1f09: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f0e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1f11: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1f15: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f1a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1f1d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1f20: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1f23: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1f27: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f2c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1f2f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1f32: mov_imm:
	regs[5] = 0x1bbe0919, opcode= 0x04
0x1f38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1f3b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1f3e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1f44: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1f4a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1f4d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1f50: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1f54: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f59: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1f5c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1f5f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1f62: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1f65: mov_imm:
	regs[5] = 0x6b4cd62b, opcode= 0x04
0x1f6b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1f6f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f74: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1f77: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1f7a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1f7d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1f80: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1f83: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1f86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1f89: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1f8d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f92: mov_imm:
	regs[5] = 0xb81e1dbc, opcode= 0x04
0x1f99: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f9e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1fa1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1fa4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1faa: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1fb1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fb6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1fb9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1fbc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1fc0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fc5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1fc8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1fcb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1fce: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1fd1: mov_imm:
	regs[5] = 0x12abf180, opcode= 0x04
0x1fd7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1fda: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1fdd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1fe0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1fe3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1fe6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1fea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fef: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1ff2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1ff5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1ff9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ffe: mov_imm:
	regs[5] = 0xcca64fea, opcode= 0x04
0x2005: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x200a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x200d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2010: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2017: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x201c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2022: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2025: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2029: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x202e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2032: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2037: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x203b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2040: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2044: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2049: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x204c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2050: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2055: mov_imm:
	regs[5] = 0xe3477f81, opcode= 0x04
0x205b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x205e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2061: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2064: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2067: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x206b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2070: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2073: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2076: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2079: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x207c: mov_imm:
	regs[5] = 0x9d0dae1a, opcode= 0x04
0x2082: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2085: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2089: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x208e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2094: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x209a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x209d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x20a1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x20aa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x20b2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x20b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x20b8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x20bb: mov_imm:
	regs[5] = 0x96d97001, opcode= 0x04
0x20c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x20c4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x20c8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20cd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x20d0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x20d4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x20dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x20e0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20e5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x20e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x20eb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x20ef: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20f4: mov_imm:
	regs[5] = 0x6baea69a, opcode= 0x04
0x20fb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2100: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2103: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2107: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x210c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2112: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2118: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x211b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x211e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2121: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2124: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2127: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x212b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2130: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2133: mov_imm:
	regs[5] = 0xe9dad60a, opcode= 0x04
0x2139: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x213c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x213f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2142: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2145: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2148: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x214b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x214e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2151: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2155: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x215a: mov_imm:
	regs[5] = 0xdb0968f8, opcode= 0x04
0x2160: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2164: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2169: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x216c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2173: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2178: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x217e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2181: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2185: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x218a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x218e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2193: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2197: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x219c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x219f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x21a3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21a8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x21ab: mov_imm:
	regs[5] = 0xe8f1c39b, opcode= 0x04
0x21b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x21b4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x21b8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21bd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x21c0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x21c4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x21cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x21cf: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x21d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x21d6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21db: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x21df: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21e4: mov_imm:
	regs[5] = 0x2b09fab0, opcode= 0x04
0x21ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x21ed: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x21f1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21f6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x21fd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2202: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2208: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x220b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x220f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2214: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2218: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x221d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2221: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2226: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2229: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x222c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x222f: mov_imm:
	regs[5] = 0xc3769992, opcode= 0x04
0x2235: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2238: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x223c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2241: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2244: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2247: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x224a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x224d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2251: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2256: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x225a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x225f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2262: mov_imm:
	regs[5] = 0x20335e7d, opcode= 0x04
0x2268: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x226b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x226e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2274: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x227b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2280: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2283: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2287: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x228c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x228f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2292: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2295: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2299: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x229e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x22a1: mov_imm:
	regs[5] = 0xa9c949f1, opcode= 0x04
0x22a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x22aa: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x22ae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22b3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x22b6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x22b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x22bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x22bf: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x22c3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x22cc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22d1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x22d5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22da: mov_imm:
	regs[5] = 0xf2d5f1ca, opcode= 0x04
0x22e1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x22e9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x22ec: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x22f3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22f8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x22fe: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2301: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2304: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2307: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x230a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x230d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2311: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2316: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2319: mov_imm:
	regs[5] = 0xe42a3bd9, opcode= 0x04
0x231f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2322: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2325: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2328: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x232c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2331: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2334: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2337: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x233a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x233d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2340: mov_imm:
	regs[5] = 0x4847870b, opcode= 0x04
0x2346: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x234a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x234f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2352: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2358: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x235e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2362: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2367: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x236a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x236d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2370: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2373: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2376: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x237a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x237f: mov_imm:
	regs[5] = 0x1ae84c0a, opcode= 0x04
0x2385: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2388: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x238b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x238e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2391: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2395: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x239a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x239e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23a3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x23a7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x23af: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x23b3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23b8: mov_imm:
	regs[5] = 0xf67145d1, opcode= 0x04
0x23be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x23c1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x23c4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x23cb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23d0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x23d6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x23d9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x23dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x23e0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x23e8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x23ec: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x23f4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x23f7: mov_imm:
	regs[5] = 0xc7c76e8f, opcode= 0x04
0x23fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2400: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2403: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2406: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2409: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x240c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x240f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2412: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2415: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2418: mov_imm:
	regs[5] = 0xf90269cf, opcode= 0x04
0x241e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2421: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2424: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x242a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2430: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2433: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2436: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2439: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x243c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x243f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2443: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2448: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x244b: mov_imm:
	regs[5] = 0xf4c4f818, opcode= 0x04
0x2452: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2457: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x245b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2460: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2463: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2467: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x246c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2470: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2475: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2478: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x247c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2481: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2484: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2487: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x248b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2490: mov_imm:
	regs[5] = 0xbb8f67aa, opcode= 0x04
0x2496: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2499: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x249c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x24a2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x24a9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24ae: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x24b1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x24b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x24b8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x24c0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x24c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x24c6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x24c9: mov_imm:
	regs[5] = 0xb4a789a, opcode= 0x04
0x24cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x24d2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x24d6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24db: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x24de: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x24e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x24e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x24e7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x24eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x24f3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x24f6: mov_imm:
	regs[5] = 0xc621005d, opcode= 0x04
0x24fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x24ff: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2502: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2508: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x250e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2512: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2517: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x251a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x251d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2520: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2523: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2526: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2529: mov_imm:
	regs[5] = 0x40646d78, opcode= 0x04
0x2530: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2535: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2538: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x253b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x253e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2541: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2544: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2547: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x254a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x254e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2553: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2557: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x255c: mov_imm:
	regs[5] = 0xac664663, opcode= 0x04
0x2562: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2565: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2568: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x256e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2574: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2577: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x257b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2580: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2584: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2589: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x258c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x258f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2592: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2596: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x259b: mov_imm:
	regs[5] = 0x22afbfd7, opcode= 0x04
0x25a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x25a4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x25a7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x25aa: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x25ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x25b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x25b3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x25b7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x25bf: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x25c2: mov_imm:
	regs[5] = 0x3c6c6dde, opcode= 0x04
0x25c9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x25d1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x25d4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x25da: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x25e0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x25e4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25e9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x25ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x25f0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x25f9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25fe: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2601: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2605: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x260a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x260e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2613: mov_imm:
	regs[5] = 0xb0e8d326, opcode= 0x04
0x2619: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x261c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x261f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2623: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2628: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x262b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x262f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2634: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2637: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x263a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x263d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2640: mov_imm:
	regs[5] = 0x66524d8, opcode= 0x04
0x2646: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2649: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x264c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2652: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2658: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x265b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x265e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2661: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2664: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2667: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x266a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x266d: mov_imm:
	regs[5] = 0x1b3305cd, opcode= 0x04
0x2674: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2679: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x267d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2682: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2685: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2688: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x268b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x268e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2691: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2694: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2697: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x269a: mov_imm:
	regs[5] = 0x937ba7da, opcode= 0x04
0x26a1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x26a9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x26ac: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x26b2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x26b8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x26bb: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x26be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x26c2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x26ca: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x26cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x26d0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x26d3: mov_imm:
	regs[5] = 0xf91318c1, opcode= 0x04
0x26da: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x26e2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x26e5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x26e8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x26eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x26ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x26f1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x26f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x26f7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x26fa: mov_imm:
	regs[5] = 0x430f78f5, opcode= 0x04
0x2700: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2703: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2706: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x270c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2713: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2718: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x271c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2721: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2724: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2727: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x272a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x272d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2731: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2736: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2739: mov_imm:
	regs[5] = 0x54f918c3, opcode= 0x04
0x273f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2742: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2746: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x274b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x274e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2751: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2754: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2757: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x275a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x275d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2760: mov_imm:
	regs[5] = 0xf19cb8fa, opcode= 0x04
0x2766: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2769: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x276c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2772: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2778: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x277c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2781: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2784: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2787: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x278b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2790: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2793: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2796: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x279a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x279f: mov_imm:
	regs[5] = 0x7064a479, opcode= 0x04
0x27a6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x27ae: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x27b1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x27b4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x27b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x27ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x27bd: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x27c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x27c3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x27c6: mov_imm:
	regs[5] = 0x28105dea, opcode= 0x04
0x27cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x27cf: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x27d3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27d8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x27df: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27e4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x27ea: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x27ed: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x27f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x27f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x27f6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x27f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x27fc: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2800: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2805: mov_imm:
	regs[5] = 0x5fa80285, opcode= 0x04
0x280b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x280e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2811: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2814: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2817: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x281a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x281d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2821: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2826: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2829: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x282d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2832: mov_imm:
	regs[5] = 0x3a532942, opcode= 0x04
0x2838: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x283b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x283e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2844: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x284a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x284d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2851: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2856: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2859: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x285c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x285f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2862: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2865: mov_imm:
	regs[5] = 0x3002e9dc, opcode= 0x04
0x286c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2871: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2874: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2878: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x287d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2880: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2883: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2886: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2889: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x288c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x288f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2892: mov_imm:
	regs[5] = 0xb9e40798, opcode= 0x04
0x2898: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x289b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x289e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x28a4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x28aa: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x28ad: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x28b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x28b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x28b7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28bc: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x28c0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x28c9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28ce: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x28d2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28d7: mov_imm:
	regs[5] = 0x2286e4f, opcode= 0x04
0x28dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x28e1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28e6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x28ea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28ef: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x28f3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28f8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x28fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x28ff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2904: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2908: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x290d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2910: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2913: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2916: mov_imm:
	regs[5] = 0x6625bea3, opcode= 0x04
0x291c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x291f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2922: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2929: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x292e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2934: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2937: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x293a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x293d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2940: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2943: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2947: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x294c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x294f: mov_imm:
	regs[5] = 0xaa39451b, opcode= 0x04
0x2955: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2958: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x295c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2961: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2964: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2968: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x296d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2970: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2973: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2976: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2979: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x297c: mov_imm:
	regs[5] = 0x67cfff6, opcode= 0x04
0x2982: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2986: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x298b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x298f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2994: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x299b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29a0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x29a6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x29aa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29af: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x29b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x29b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x29b8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x29bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x29be: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x29c1: mov_imm:
	regs[5] = 0x4a821b46, opcode= 0x04
0x29c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x29ca: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x29ce: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29d3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x29d7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29dc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x29e0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x29e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x29eb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x29ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x29f1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x29f4: mov_imm:
	regs[5] = 0x17314f63, opcode= 0x04
0x29fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x29fd: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2a00: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2a06: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2a0c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2a0f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2a12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2a15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2a18: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2a1c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a21: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2a24: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2a27: mov_imm:
	regs[5] = 0xdf3ada4f, opcode= 0x04
0x2a2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2a31: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a36: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2a39: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2a3d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a42: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2a45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2a48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2a4c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a51: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2a54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2a57: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2a5a: mov_imm:
	regs[5] = 0x53a6b9f2, opcode= 0x04
0x2a60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2a64: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a69: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2a6c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2a72: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2a78: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2a7c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a81: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2a84: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2a88: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a8d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2a90: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2a93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2a97: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a9c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2a9f: mov_imm:
	regs[5] = 0x1f7d5b3, opcode= 0x04
0x2aa5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2aa8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2aab: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2aaf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ab4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2ab7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2aba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2abd: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2ac0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2ac3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2ac6: mov_imm:
	regs[5] = 0x120e161, opcode= 0x04
0x2acc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2ad0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ad5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2ad8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2ade: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2ae4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2ae7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2aea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2aed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2af1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2af6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2af9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2afd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b02: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2b06: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b0b: mov_imm:
	regs[5] = 0x946de5c2, opcode= 0x04
0x2b11: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2b14: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2b17: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2b1a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2b1d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2b21: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2b29: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2b2c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2b2f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2b32: mov_imm:
	regs[5] = 0x5d1ab88a, opcode= 0x04
0x2b38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2b3b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2b3e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2b44: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2b4a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2b4d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2b50: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2b53: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2b56: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2b59: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2b5d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b62: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2b65: mov_imm:
	regs[5] = 0x42951d9e, opcode= 0x04
0x2b6b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2b6e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2b71: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2b74: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2b77: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2b7a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2b7d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2b80: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2b83: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2b86: mov_imm:
	regs[5] = 0x4fb27024, opcode= 0x04
0x2b8c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2b90: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b95: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2b98: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2b9e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2ba4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2ba7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2bab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bb0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2bb3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2bb6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2bb9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2bbc: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2bbf: mov_imm:
	regs[5] = 0x5f925716, opcode= 0x04
0x2bc5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2bc8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2bcb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2bcf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bd4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2bd7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2bda: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2bdd: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2be1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2be6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2be9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2bec: mov_imm:
	regs[5] = 0xf011a6c2, opcode= 0x04
0x2bf2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2bf5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2bf9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bfe: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2c04: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2c0a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2c0d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2c10: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2c13: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2c17: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c1c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2c20: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c25: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2c28: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2c2b: mov_imm:
	regs[5] = 0xcb594677, opcode= 0x04
0x2c31: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2c34: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2c38: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c3d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2c40: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2c43: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2c46: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2c49: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2c4c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2c50: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c55: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2c58: mov_imm:
	regs[5] = 0x9a44e658, opcode= 0x04
0x2c5f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c64: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2c67: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2c6a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2c70: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2c76: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2c79: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2c7c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2c7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2c82: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2c85: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2c88: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2c8b: mov_imm:
	regs[5] = 0x53d6b269, opcode= 0x04
0x2c92: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c97: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2c9a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2c9d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2ca0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2ca3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2ca7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2caf: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2cb2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2cb6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cbb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2cbe: mov_imm:
	regs[5] = 0x48426a8b, opcode= 0x04
0x2cc4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2cc7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2cca: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2cd0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2cd6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2cda: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cdf: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2ce3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ce8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2ceb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2cee: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2cf2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cf7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2cfa: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2cfe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d03: mov_imm:
	regs[5] = 0xba86636a, opcode= 0x04
0x2d09: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2d0d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d12: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2d15: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2d18: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2d1b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2d1e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2d21: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2d24: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2d28: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d2d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2d30: mov_imm:
	regs[5] = 0xef7f8806, opcode= 0x04
0x2d36: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2d39: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2d3c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2d43: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d48: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2d4e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2d52: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d57: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2d5a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2d5d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2d60: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2d63: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2d67: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d6c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2d6f: mov_imm:
	regs[5] = 0x11d8ee24, opcode= 0x04
0x2d75: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2d78: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2d7b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2d7e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2d81: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2d84: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2d87: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2d8a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2d8d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2d90: mov_imm:
	regs[5] = 0xd8a5fd0a, opcode= 0x04
0x2d96: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2d99: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2d9c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2da2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2da8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2dac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2db1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2db4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2db7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2dbb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dc0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2dc4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dc9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2dcc: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2dcf: mov_imm:
	regs[5] = 0x8b6eab1a, opcode= 0x04
0x2dd5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2dd9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dde: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2de1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2de5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dea: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2dee: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2df3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2df6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2df9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2dfd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2e05: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2e08: mov_imm:
	regs[5] = 0x8c6aec89, opcode= 0x04
0x2e0e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2e11: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2e14: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2e1a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2e20: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2e23: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2e26: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2e29: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2e2c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2e2f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2e32: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2e35: mov_imm:
	regs[5] = 0x76da4b7, opcode= 0x04
0x2e3b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2e3e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2e41: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2e44: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2e48: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e4d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2e50: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2e53: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2e56: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2e5a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e5f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2e62: mov_imm:
	regs[5] = 0x296381d6, opcode= 0x04
0x2e69: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e6e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2e71: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2e74: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2e7a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2e80: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2e83: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2e86: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2e89: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2e8c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2e8f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2e92: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2e95: mov_imm:
	regs[5] = 0xe313239b, opcode= 0x04
0x2e9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2e9e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2ea1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2ea4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2ea7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2eab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2eb0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2eb3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2eb6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2eb9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2ebc: mov_imm:
	regs[5] = 0xb05aab8d, opcode= 0x04
0x2ec2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2ec5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2ec8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2ece: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2ed5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2eda: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2ede: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ee3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2ee6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2ee9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2eed: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ef2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2ef5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2ef9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2efe: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2f01: mov_imm:
	regs[5] = 0x6b2a101, opcode= 0x04
0x2f07: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2f0a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2f0e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f13: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2f17: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f1c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2f1f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2f22: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2f25: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2f28: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2f2b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2f2e: mov_imm:
	regs[5] = 0x9c21582e, opcode= 0x04
0x2f34: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2f38: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f3d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2f40: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2f46: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2f4c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2f50: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f55: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2f59: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2f61: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2f65: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f6a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2f6e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f73: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2f77: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f7c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2f7f: mov_imm:
	regs[5] = 0x4e73b9c1, opcode= 0x04
0x2f85: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2f88: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2f8b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2f8e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2f91: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2f94: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2f97: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2f9a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2f9e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fa3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2fa6: mov_imm:
	regs[5] = 0x9e420552, opcode= 0x04
0x2fac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2faf: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2fb2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2fb8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2fbf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fc4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2fc7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2fca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2fce: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fd3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2fd7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fdc: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2fdf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2fe2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2fe5: mov_imm:
	regs[5] = 0x82be2444, opcode= 0x04
0x2feb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2fee: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2ff2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ff7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2ffb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3000: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3004: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3009: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x300c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x300f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3012: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3015: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3018: mov_imm:
	regs[5] = 0x84e1447c, opcode= 0x04
0x301e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3022: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3027: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x302a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3030: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3037: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x303c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x303f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3042: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3045: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3048: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x304c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3051: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3054: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3058: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x305d: mov_imm:
	regs[5] = 0xe7f8b399, opcode= 0x04
0x3063: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3067: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x306c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x306f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3072: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3075: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3079: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x307e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3081: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3084: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3088: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x308d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3091: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3096: mov_imm:
	regs[5] = 0x4b76db3b, opcode= 0x04
0x309c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x309f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x30a3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30a8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x30ae: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x30b4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x30b7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x30bb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x30c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x30c6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x30c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x30cc: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x30cf: mov_imm:
	regs[5] = 0xd9d6f7e2, opcode= 0x04
0x30d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x30d8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x30db: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x30df: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30e4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x30e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x30ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x30ed: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x30f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x30f3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x30f6: mov_imm:
	regs[5] = 0x6a97f170, opcode= 0x04
0x30fd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3102: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3105: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3108: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x310e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3114: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3117: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x311a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x311e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3123: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3126: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3129: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x312c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3130: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3135: mov_imm:
	regs[5] = 0x16bc150c, opcode= 0x04
0x313b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x313f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3144: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3147: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x314b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3150: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3153: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3157: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x315c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x315f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3162: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3165: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3168: mov_imm:
	regs[5] = 0xf048d67f, opcode= 0x04
0x316e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3171: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3174: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x317b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3180: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3186: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3189: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x318c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3190: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3195: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3198: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x319b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x319e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x31a1: mov_imm:
	regs[5] = 0x69740625, opcode= 0x04
0x31a8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x31b0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x31b3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x31b7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31bc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x31bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x31c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x31c5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x31c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x31cc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31d1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x31d5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31da: mov_imm:
	regs[5] = 0x4b0e7f6f, opcode= 0x04
0x31e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x31e3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x31e6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x31ec: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x31f3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31f8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x31fc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3201: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3204: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3207: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x320a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x320d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3211: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3216: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3219: mov_imm:
	regs[5] = 0x4de8b7f6, opcode= 0x04
0x321f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3222: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3225: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3228: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x322b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x322e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3232: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3237: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x323a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x323e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3243: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3246: mov_imm:
	regs[5] = 0x297e4de1, opcode= 0x04
0x324c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x324f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3253: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3258: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x325f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3264: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x326a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x326d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3270: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3273: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3276: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3279: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x327d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3282: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3285: mov_imm:
	regs[5] = 0x6c49e367, opcode= 0x04
0x328c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3291: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3294: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3297: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x329a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x329e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x32a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x32a9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x32ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x32af: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x32b2: mov_imm:
	regs[5] = 0x27faa6e2, opcode= 0x04
0x32b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x32bb: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x32bf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32c4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x32ca: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x32d0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x32d3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x32d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x32d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x32dc: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x32df: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x32e2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x32e5: mov_imm:
	regs[5] = 0xa7d9108e, opcode= 0x04
0x32eb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x32ee: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x32f1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x32f4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x32f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x32fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x32fd: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3300: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3303: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3306: mov_imm:
	regs[5] = 0x217ea5ef, opcode= 0x04
0x330d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3312: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3316: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x331b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x331e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3325: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x332a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3330: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3333: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3336: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3339: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x333c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x333f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3342: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3345: mov_imm:
	regs[5] = 0x3eaa6f5d, opcode= 0x04
0x334b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x334e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3351: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3354: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3357: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x335a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x335d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3360: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3364: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3369: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x336d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3372: mov_imm:
	regs[5] = 0x536ac717, opcode= 0x04
0x3379: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x337e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3382: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3387: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x338a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3391: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3396: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x339c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x339f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x33a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x33a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x33a8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x33ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x33ae: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x33b2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33b7: mov_imm:
	regs[5] = 0xd6957c3d, opcode= 0x04
0x33bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x33c0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x33c3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x33c6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x33c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x33cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x33cf: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x33d3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x33db: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x33de: mov_imm:
	regs[5] = 0xf508b4a5, opcode= 0x04
0x33e5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x33ed: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x33f1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33f6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x33fd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3402: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3408: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x340b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x340e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3411: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3414: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3417: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x341a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x341d: mov_imm:
	regs[5] = 0xe50ab675, opcode= 0x04
0x3423: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3426: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3429: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x342c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3430: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3435: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3438: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x343b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x343f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3444: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3447: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x344a: mov_imm:
	regs[5] = 0x7f7eab80, opcode= 0x04
0x3450: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3453: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3456: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x345c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3463: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3468: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x346b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x346e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3471: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3474: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3477: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x347a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x347d: mov_imm:
	regs[5] = 0x36a5727d, opcode= 0x04
0x3484: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3489: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x348c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x348f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3492: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3495: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3498: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x349c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34a1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x34a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x34a7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x34ab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34b0: mov_imm:
	regs[5] = 0x721ce466, opcode= 0x04
0x34b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x34ba: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34bf: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x34c2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x34c8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x34ce: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x34d2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34d7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x34db: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x34e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x34e6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x34e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x34ec: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x34ef: mov_imm:
	regs[5] = 0x47f546d, opcode= 0x04
0x34f6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x34ff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3504: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3507: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x350b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3510: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3513: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3516: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x351a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x351f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3523: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3528: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x352b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x352e: mov_imm:
	regs[5] = 0x29bbc290, opcode= 0x04
0x3534: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3538: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x353d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3540: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3546: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x354c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x354f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3552: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3555: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3558: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x355b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x355e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3562: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3567: mov_imm:
	regs[5] = 0x5273fdbf, opcode= 0x04
0x356d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3571: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3576: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3579: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x357c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x357f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3582: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3585: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3588: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x358b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x358e: mov_imm:
	regs[5] = 0xdb4f0db8, opcode= 0x04
0x3594: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3597: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x359a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x35a1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35a6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x35ac: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x35b0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35b5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x35b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x35bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x35be: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x35c2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x35ca: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x35cd: mov_imm:
	regs[5] = 0xafab26d0, opcode= 0x04
0x35d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x35d6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x35d9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x35dc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x35df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x35e3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x35eb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x35ef: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x35f7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x35fa: mov_imm:
	regs[5] = 0xaa0239e2, opcode= 0x04
0x3600: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3603: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3606: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x360c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3613: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3618: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x361b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x361f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3624: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3627: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x362a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x362d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3631: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3636: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3639: mov_imm:
	regs[5] = 0xa3cdbe14, opcode= 0x04
0x363f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3642: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3646: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x364b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x364e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3652: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3657: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x365b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3660: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3663: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3666: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3669: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x366d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3672: mov_imm:
	regs[5] = 0xb0f25ab1, opcode= 0x04
0x3678: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x367b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x367e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3685: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x368a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3690: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3694: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3699: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x369c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x369f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x36a3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36a8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x36ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x36af: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36b4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x36b8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36bd: mov_imm:
	regs[5] = 0xcf3df31b, opcode= 0x04
0x36c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x36c7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36cc: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x36d0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36d5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x36d8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x36dc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x36e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x36e7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x36ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x36ed: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x36f0: mov_imm:
	regs[5] = 0xad489f46, opcode= 0x04
0x36f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x36f9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x36fd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3702: mov_imm:
	regs[30] = 0xe78be8be, opcode= 0x04
0x3708: mov_imm:
	regs[31] = 0x309122cb, opcode= 0x04
0x370e: xor_regs:
	regs[0] ^= regs[30], opcode= 0x02
0x3712: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3717: xor_regs:
	regs[1] ^= regs[31], opcode= 0x02
max register index:31
