// Seed: 3854004159
module module_0 (
    input wire id_0
    , id_4,
    input tri0 id_1,
    input wand id_2
);
  wire id_5;
  ;
  assign id_4 = id_5;
  logic id_6 = id_4;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1
    , id_13, id_14,
    input supply1 id_2,
    output wand id_3,
    output uwire id_4,
    input wand id_5,
    input wand id_6,
    output uwire id_7,
    input tri0 id_8,
    input wand id_9,
    input wire id_10,
    input tri id_11
);
  logic id_15;
  xnor primCall (id_4, id_11, id_15, id_13, id_9, id_1, id_5, id_10, id_8, id_14, id_2, id_6);
  module_0 modCall_1 (
      id_8,
      id_11,
      id_11
  );
  assign modCall_1.id_0 = 0;
endmodule
