module counter(clk, reset, dec, inc, out); 

	input logic clk, reset; 
	input logic dec, inc; 
	output logic [2:0] out;
	
	always_ff @(posedge clk) begin
			if (reset)
				out <= 3b'0; 
				
			else 
				 
		end
	
	