{
  "54672737": {
    "file_id": "54672737",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754205473/artifacts/designs/adder_16bit.v",
    "file_type": "verilog",
    "content_hash": "5917737189515049995",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T15:18:53.751541",
    "description": "由enhanced_real_verilog_agent创建的verilog文件",
    "metadata": {}
  },
  "72f41aa2": {
    "file_id": "72f41aa2",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754205473/artifacts/testbenches/adder_16bit_tb.v",
    "file_type": "testbench",
    "content_hash": "-1577550514552177572",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T15:18:53.744397",
    "description": "由enhanced_real_verilog_agent创建的testbench文件",
    "metadata": {}
  },
  "0029dfbc": {
    "file_id": "0029dfbc",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754205473/artifacts/testbenches/testbench_adder_16bit.v",
    "file_type": "testbench",
    "content_hash": "3713073742063814265",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T15:18:53.758320",
    "description": "由enhanced_real_verilog_agent创建的testbench文件",
    "metadata": {}
  }
}