Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a899832bf8344b2a8da91d2ddb41be13 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L xlconstant_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axi_verifier_testbench_behav xil_defaultlib.axi_verifier_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_AWUSER [/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ip/axi_verifier_Core2AXI_0_0/sim/axi_verifier_Core2AXI_0_0.v:244]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_WUSER [/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ip/axi_verifier_Core2AXI_0_0/sim/axi_verifier_Core2AXI_0_0.v:251]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_BUSER [/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ip/axi_verifier_Core2AXI_0_0/sim/axi_verifier_Core2AXI_0_0.v:257]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_ARUSER [/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ip/axi_verifier_Core2AXI_0_0/sim/axi_verifier_Core2AXI_0_0.v:267]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_RUSER [/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ip/axi_verifier_Core2AXI_0_0/sim/axi_verifier_Core2AXI_0_0.v:275]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_AWUSER [/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ip/axi_verifier_Core2AXI_1_0/sim/axi_verifier_Core2AXI_1_0.v:244]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_WUSER [/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ip/axi_verifier_Core2AXI_1_0/sim/axi_verifier_Core2AXI_1_0.v:251]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_BUSER [/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ip/axi_verifier_Core2AXI_1_0/sim/axi_verifier_Core2AXI_1_0.v:257]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_ARUSER [/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ip/axi_verifier_Core2AXI_1_0/sim/axi_verifier_Core2AXI_1_0.v:267]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_RUSER [/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ip/axi_verifier_Core2AXI_1_0/sim/axi_verifier_Core2AXI_1_0.v:275]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port core_id_i [/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/godai_wrapper.v:78]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 6 for port cluster_id_i [/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/godai_wrapper.v:79]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port data_be_o [/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/godai_wrapper.v:89]
Completed static elaboration
WARNING: [XSIM 43-4127] File "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/prefetch_buffer.sv" Line 260 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/if_stage.sv" Line 388 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/if_stage.sv" Line 393 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/controller.sv" Line 595 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/hwloop_regs.sv" Line 131 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/id_stage.sv" Line 1204 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/id_stage.sv" Line 1208 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/mult.sv" Line 290 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/mult.sv" Line 296 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/mult.sv" Line 302 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/load_store_unit.sv" Line 475 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/load_store_unit.sv" Line 479 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/load_store_unit.sv" Line 483 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/load_store_unit.sv" Line 486 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/debug_unit.sv" Line 525 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/debug_unit.sv" Line 533 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4764 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4767 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4773 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4776 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4782 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4785 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4791 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4794 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4800 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4803 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4809 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4812 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4818 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4821 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4827 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4830 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4836 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4839 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4845 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4850 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4856 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4859 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4865 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4868 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4876 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4881 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4887 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4892 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4898 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4903 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4909 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4914 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4920 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4925 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4932 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4937 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4943 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4948 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4954 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4959 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4965 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4970 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4976 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4981 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4987 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4992 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4998 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5003 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5009 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5014 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5020 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5025 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5031 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5036 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5042 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5047 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5053 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5058 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5064 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5069 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5075 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5080 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5086 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5091 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5097 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5102 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5108 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5113 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5119 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5124 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5130 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5135 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5141 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5146 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5152 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5157 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5163 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5168 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/511c/rtl/core2axi_wrapper.v" Line 1. Module core2axi_wrapper(C_M_TARGET_SLAVE_BASE_ADDR=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/511c/rtl/core2axi.sv" Line 11. Module core2axi(AXI4_ID_WIDTH=1,AXI4_USER_WIDTH=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/511c/rtl/core2axi_wrapper.v" Line 1. Module core2axi_wrapper(C_M_TARGET_SLAVE_BASE_ADDR=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/511c/rtl/core2axi.sv" Line 11. Module core2axi(AXI4_ID_WIDTH=1,AXI4_USER_WIDTH=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/riscv_core.sv" Line 31. Module riscv_core_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/cluster_clock_gating.sv" Line 11. Module cluster_clock_gating doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/if_stage.sv" Line 31. Module riscv_if_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/prefetch_buffer.sv" Line 266. Module riscv_prefetch_buffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/prefetch_buffer.sv" Line 26. Module riscv_fetch_fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/hwloop_controller.sv" Line 25. Module riscv_hwloop_controller_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/compressed_decoder.sv" Line 26. Module riscv_compressed_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/id_stage.sv" Line 37. Module riscv_id_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/register_file_ff.sv" Line 23. Module riscv_register_file_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/decoder.sv" Line 29. Module riscv_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/controller.sv" Line 29. Module riscv_controller_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/exc_controller.sv" Line 27. Module riscv_exc_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/hwloop_regs.sv" Line 25. Module riscv_hwloop_regs_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/ex_stage.sv" Line 32. Module riscv_ex_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/alu.sv" Line 28. Module riscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/alu.sv" Line 1005. Module alu_popcnt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/alu.sv" Line 929. Module alu_ff_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/alu_div.sv" Line 26. Module riscv_alu_div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/mult.sv" Line 28. Module riscv_mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/load_store_unit.sv" Line 27. Module riscv_load_store_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/cs_registers.sv" Line 34. Module riscv_cs_registers_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/rtl/debug_unit.sv" Line 25. Module riscv_debug_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jonathanrainer/Documents/PhD/Kuuga/work/Kuuga.ip_user_files/bd/axi_verifier/ipshared/96c1/include/riscv_defines.sv" Line 26. Module riscv_defines doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module xil_defaultlib.core2axi(AXI4_ID_WIDTH=1,AXI4_US...
Compiling module xil_defaultlib.core2axi_wrapper(C_M_TARGET_SLAV...
Compiling module xil_defaultlib.axi_verifier_Core2AXI_0_0
Compiling module xil_defaultlib.axi_verifier_Core2AXI_1_0
Compiling module xil_defaultlib.cluster_clock_gating
Compiling module xil_defaultlib.riscv_fetch_fifo
Compiling module xil_defaultlib.riscv_prefetch_buffer
Compiling module xil_defaultlib.riscv_hwloop_controller_default
Compiling module xil_defaultlib.riscv_compressed_decoder
Compiling module xil_defaultlib.riscv_if_stage_default
Compiling module xil_defaultlib.riscv_register_file_default
Compiling module xil_defaultlib.riscv_decoder
Compiling module xil_defaultlib.riscv_controller_1
Compiling module xil_defaultlib.riscv_exc_controller
Compiling module xil_defaultlib.riscv_hwloop_regs_default
Compiling module xil_defaultlib.riscv_id_stage_default
Compiling module xil_defaultlib.alu_popcnt
Compiling module xil_defaultlib.alu_ff_default
Compiling module xil_defaultlib.riscv_alu_div
Compiling module xil_defaultlib.riscv_alu
Compiling module xil_defaultlib.riscv_mult
Compiling module xil_defaultlib.riscv_ex_stage
Compiling module xil_defaultlib.riscv_load_store_unit
Compiling module xil_defaultlib.riscv_cs_registers_default
Compiling module xil_defaultlib.riscv_debug_unit
Compiling module xil_defaultlib.riscv_core_default
Compiling module xil_defaultlib.godai_wrapper
Compiling module xil_defaultlib.axi_verifier_Godai_0_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_WID_WIDTH=1,C_A...
Compiling module smartconnect_v1_0.sc_util_v1_0_3_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_3_srl_rtl(C_A_WIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_3_axic_reg_srl_fifo...
Compiling module axi_protocol_checker_v2_0_3.axi_protocol_checker_v2_0_3_thre...
Compiling module axi_protocol_checker_v2_0_3.axi_protocol_checker_v2_0_3_syn_...
Compiling module axi_protocol_checker_v2_0_3.axi_protocol_checker_v2_0_3_axi4...
Compiling module axi_protocol_checker_v2_0_3.axi_protocol_checker_v2_0_3_syn_...
Compiling module axi_protocol_checker_v2_0_3.axi_protocol_checker_v2_0_3_syn_...
Compiling module axi_protocol_checker_v2_0_3.axi_protocol_checker_v2_0_3_core...
Compiling module axi_protocol_checker_v2_0_3.axi_protocol_checker_v2_0_3_repo...
Compiling module axi_protocol_checker_v2_0_3.axi_protocol_checker_v2_0_3_top(...
Compiling module axi_vip_v1_1_3.axi_vip_v1_1_3_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.axi_verifier_axi_vip_0_0
Compiling module xil_defaultlib.axi_verifier_axi_vip_1_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.proc_sys_reset [\proc_sys_reset(c_aux_reset_high...]
Compiling architecture axi_verifier_proc_sys_reset_0_0_arch of entity xil_defaultlib.axi_verifier_proc_sys_reset_0_0 [axi_verifier_proc_sys_reset_0_0_...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.axi_verifier_xlconstant_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.axi_verifier_xlconstant_1_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.axi_verifier_xlconstant_2_0
Compiling module xil_defaultlib.axi_verifier
Compiling module xil_defaultlib.axi_verifier_testbench
Compiling module xil_defaultlib.glbl
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.riscv_defines
Compiling package smartconnect_v1_0.sc_util_v1_0_3_pkg
Built simulation snapshot axi_verifier_testbench_behav
