--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf
-ucf mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc7k325t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" 
TS_CLKIN / 0.05 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 70896701 paths analyzed, 8963 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  44.130ns.
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/CP0/jump_addr_24 (SLICE_X116Y63.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/CP0/jump_addr_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.640ns (Levels of Logic = 2)
  Clock Path Skew:      -0.558ns (3.870 - 4.428)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/CP0/jump_addr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y14.AQ     Tcko                  0.223   BTN_X_4_OBUF
                                                       BTN_SCAN/result_16
    SLICE_X131Y45.A3     net (fanout=6)        1.303   btn<16>
    SLICE_X131Y45.AMUX   Tilo                  0.144   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux_result1166
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_if_en11
    SLICE_X113Y46.A2     net (fanout=43)       0.862   MIPS/MIPS_CORE/id_en
    SLICE_X113Y46.A      Tilo                  0.043   jump_en
                                                       MIPS/MIPS_CORE/CP0/_n1308_inv1
    SLICE_X116Y63.CE     net (fanout=9)        0.890   MIPS/MIPS_CORE/CP0/_n1308_inv
    SLICE_X116Y63.CLK    Tceck                 0.175   MIPS/MIPS_CORE/jump_addr<27>
                                                       MIPS/MIPS_CORE/CP0/jump_addr_24
    -------------------------------------------------  ---------------------------
    Total                                      3.640ns (0.585ns logic, 3.055ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          MIPS/MIPS_CORE/CP0/jump_addr_24 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.063ns (Levels of Logic = 2)
  Clock Path Skew:      -0.405ns (1.006 - 1.411)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_all to MIPS/MIPS_CORE/CP0/jump_addr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y1.AQ      Tcko                  0.259   rst_all
                                                       rst_all
    SLICE_X131Y45.A4     net (fanout=131)      1.689   rst_all
    SLICE_X131Y45.AMUX   Tilo                  0.145   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux_result1166
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_if_en11
    SLICE_X113Y46.A2     net (fanout=43)       0.862   MIPS/MIPS_CORE/id_en
    SLICE_X113Y46.A      Tilo                  0.043   jump_en
                                                       MIPS/MIPS_CORE/CP0/_n1308_inv1
    SLICE_X116Y63.CE     net (fanout=9)        0.890   MIPS/MIPS_CORE/CP0/_n1308_inv
    SLICE_X116Y63.CLK    Tceck                 0.175   MIPS/MIPS_CORE/jump_addr<27>
                                                       MIPS/MIPS_CORE/CP0/jump_addr_24
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (0.622ns logic, 3.441ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_28 (FF)
  Destination:          MIPS/MIPS_CORE/CP0/jump_addr_24 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.038ns (Levels of Logic = 3)
  Clock Path Skew:      -0.345ns (1.006 - 1.351)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_28 to MIPS/MIPS_CORE/CP0/jump_addr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y48.AQ     Tcko                  0.223   MIPS/MIPS_CORE/inst_data_ctrl<30>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_28
    SLICE_X126Y38.C5     net (fanout=9)        0.944   MIPS/MIPS_CORE/inst_data_ctrl<28>
    SLICE_X126Y38.CMUX   Tilo                  0.134   MIPS/MIPS_CORE/DATAPATH/alu_sign_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/wb_addr_src<2>11
    SLICE_X131Y40.A1     net (fanout=6)        0.643   MIPS/MIPS_CORE/CONTROLLER/wb_addr_src<2>1
    SLICE_X131Y40.A      Tilo                  0.043   MIPS/MIPS_CORE/wb_wen_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_oper21
    SLICE_X113Y46.A4     net (fanout=69)       0.943   MIPS/MIPS_CORE/oper<1>
    SLICE_X113Y46.A      Tilo                  0.043   jump_en
                                                       MIPS/MIPS_CORE/CP0/_n1308_inv1
    SLICE_X116Y63.CE     net (fanout=9)        0.890   MIPS/MIPS_CORE/CP0/_n1308_inv
    SLICE_X116Y63.CLK    Tceck                 0.175   MIPS/MIPS_CORE/jump_addr<27>
                                                       MIPS/MIPS_CORE/CP0/jump_addr_24
    -------------------------------------------------  ---------------------------
    Total                                      4.038ns (0.618ns logic, 3.420ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/CP0/jump_addr_25 (SLICE_X116Y63.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/CP0/jump_addr_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.640ns (Levels of Logic = 2)
  Clock Path Skew:      -0.558ns (3.870 - 4.428)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/CP0/jump_addr_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y14.AQ     Tcko                  0.223   BTN_X_4_OBUF
                                                       BTN_SCAN/result_16
    SLICE_X131Y45.A3     net (fanout=6)        1.303   btn<16>
    SLICE_X131Y45.AMUX   Tilo                  0.144   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux_result1166
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_if_en11
    SLICE_X113Y46.A2     net (fanout=43)       0.862   MIPS/MIPS_CORE/id_en
    SLICE_X113Y46.A      Tilo                  0.043   jump_en
                                                       MIPS/MIPS_CORE/CP0/_n1308_inv1
    SLICE_X116Y63.CE     net (fanout=9)        0.890   MIPS/MIPS_CORE/CP0/_n1308_inv
    SLICE_X116Y63.CLK    Tceck                 0.175   MIPS/MIPS_CORE/jump_addr<27>
                                                       MIPS/MIPS_CORE/CP0/jump_addr_25
    -------------------------------------------------  ---------------------------
    Total                                      3.640ns (0.585ns logic, 3.055ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          MIPS/MIPS_CORE/CP0/jump_addr_25 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.063ns (Levels of Logic = 2)
  Clock Path Skew:      -0.405ns (1.006 - 1.411)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_all to MIPS/MIPS_CORE/CP0/jump_addr_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y1.AQ      Tcko                  0.259   rst_all
                                                       rst_all
    SLICE_X131Y45.A4     net (fanout=131)      1.689   rst_all
    SLICE_X131Y45.AMUX   Tilo                  0.145   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux_result1166
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_if_en11
    SLICE_X113Y46.A2     net (fanout=43)       0.862   MIPS/MIPS_CORE/id_en
    SLICE_X113Y46.A      Tilo                  0.043   jump_en
                                                       MIPS/MIPS_CORE/CP0/_n1308_inv1
    SLICE_X116Y63.CE     net (fanout=9)        0.890   MIPS/MIPS_CORE/CP0/_n1308_inv
    SLICE_X116Y63.CLK    Tceck                 0.175   MIPS/MIPS_CORE/jump_addr<27>
                                                       MIPS/MIPS_CORE/CP0/jump_addr_25
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (0.622ns logic, 3.441ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_28 (FF)
  Destination:          MIPS/MIPS_CORE/CP0/jump_addr_25 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.038ns (Levels of Logic = 3)
  Clock Path Skew:      -0.345ns (1.006 - 1.351)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_28 to MIPS/MIPS_CORE/CP0/jump_addr_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y48.AQ     Tcko                  0.223   MIPS/MIPS_CORE/inst_data_ctrl<30>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_28
    SLICE_X126Y38.C5     net (fanout=9)        0.944   MIPS/MIPS_CORE/inst_data_ctrl<28>
    SLICE_X126Y38.CMUX   Tilo                  0.134   MIPS/MIPS_CORE/DATAPATH/alu_sign_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/wb_addr_src<2>11
    SLICE_X131Y40.A1     net (fanout=6)        0.643   MIPS/MIPS_CORE/CONTROLLER/wb_addr_src<2>1
    SLICE_X131Y40.A      Tilo                  0.043   MIPS/MIPS_CORE/wb_wen_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_oper21
    SLICE_X113Y46.A4     net (fanout=69)       0.943   MIPS/MIPS_CORE/oper<1>
    SLICE_X113Y46.A      Tilo                  0.043   jump_en
                                                       MIPS/MIPS_CORE/CP0/_n1308_inv1
    SLICE_X116Y63.CE     net (fanout=9)        0.890   MIPS/MIPS_CORE/CP0/_n1308_inv
    SLICE_X116Y63.CLK    Tceck                 0.175   MIPS/MIPS_CORE/jump_addr<27>
                                                       MIPS/MIPS_CORE/CP0/jump_addr_25
    -------------------------------------------------  ---------------------------
    Total                                      4.038ns (0.618ns logic, 3.420ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/CP0/jump_addr_26 (SLICE_X116Y63.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/CP0/jump_addr_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.640ns (Levels of Logic = 2)
  Clock Path Skew:      -0.558ns (3.870 - 4.428)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/CP0/jump_addr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y14.AQ     Tcko                  0.223   BTN_X_4_OBUF
                                                       BTN_SCAN/result_16
    SLICE_X131Y45.A3     net (fanout=6)        1.303   btn<16>
    SLICE_X131Y45.AMUX   Tilo                  0.144   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux_result1166
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_if_en11
    SLICE_X113Y46.A2     net (fanout=43)       0.862   MIPS/MIPS_CORE/id_en
    SLICE_X113Y46.A      Tilo                  0.043   jump_en
                                                       MIPS/MIPS_CORE/CP0/_n1308_inv1
    SLICE_X116Y63.CE     net (fanout=9)        0.890   MIPS/MIPS_CORE/CP0/_n1308_inv
    SLICE_X116Y63.CLK    Tceck                 0.175   MIPS/MIPS_CORE/jump_addr<27>
                                                       MIPS/MIPS_CORE/CP0/jump_addr_26
    -------------------------------------------------  ---------------------------
    Total                                      3.640ns (0.585ns logic, 3.055ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          MIPS/MIPS_CORE/CP0/jump_addr_26 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.063ns (Levels of Logic = 2)
  Clock Path Skew:      -0.405ns (1.006 - 1.411)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_all to MIPS/MIPS_CORE/CP0/jump_addr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y1.AQ      Tcko                  0.259   rst_all
                                                       rst_all
    SLICE_X131Y45.A4     net (fanout=131)      1.689   rst_all
    SLICE_X131Y45.AMUX   Tilo                  0.145   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux_result1166
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_if_en11
    SLICE_X113Y46.A2     net (fanout=43)       0.862   MIPS/MIPS_CORE/id_en
    SLICE_X113Y46.A      Tilo                  0.043   jump_en
                                                       MIPS/MIPS_CORE/CP0/_n1308_inv1
    SLICE_X116Y63.CE     net (fanout=9)        0.890   MIPS/MIPS_CORE/CP0/_n1308_inv
    SLICE_X116Y63.CLK    Tceck                 0.175   MIPS/MIPS_CORE/jump_addr<27>
                                                       MIPS/MIPS_CORE/CP0/jump_addr_26
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (0.622ns logic, 3.441ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_28 (FF)
  Destination:          MIPS/MIPS_CORE/CP0/jump_addr_26 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.038ns (Levels of Logic = 3)
  Clock Path Skew:      -0.345ns (1.006 - 1.351)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_28 to MIPS/MIPS_CORE/CP0/jump_addr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y48.AQ     Tcko                  0.223   MIPS/MIPS_CORE/inst_data_ctrl<30>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_28
    SLICE_X126Y38.C5     net (fanout=9)        0.944   MIPS/MIPS_CORE/inst_data_ctrl<28>
    SLICE_X126Y38.CMUX   Tilo                  0.134   MIPS/MIPS_CORE/DATAPATH/alu_sign_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/wb_addr_src<2>11
    SLICE_X131Y40.A1     net (fanout=6)        0.643   MIPS/MIPS_CORE/CONTROLLER/wb_addr_src<2>1
    SLICE_X131Y40.A      Tilo                  0.043   MIPS/MIPS_CORE/wb_wen_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_oper21
    SLICE_X113Y46.A4     net (fanout=69)       0.943   MIPS/MIPS_CORE/oper<1>
    SLICE_X113Y46.A      Tilo                  0.043   jump_en
                                                       MIPS/MIPS_CORE/CP0/_n1308_inv1
    SLICE_X116Y63.CE     net (fanout=9)        0.890   MIPS/MIPS_CORE/CP0/_n1308_inv
    SLICE_X116Y63.CLK    Tceck                 0.175   MIPS/MIPS_CORE/jump_addr<27>
                                                       MIPS/MIPS_CORE/CP0/jump_addr_26
    -------------------------------------------------  ---------------------------
    Total                                      4.038ns (0.618ns logic, 3.420ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_27 (SLICE_X116Y49.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_addr_27 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.763 - 0.500)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_addr_27 to MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y50.BQ     Tcko                  0.100   MIPS/inst_addr<17>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_27
    SLICE_X116Y49.B5     net (fanout=8)        0.191   MIPS/inst_addr<27>
    SLICE_X116Y49.CLK    Tah         (-Th)     0.017   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id<29>
                                                       MIPS/inst_addr<27>_rt
                                                       MIPS/MIPS_CORE/DATAPATH/Madd_inst_addr_next_cy<29>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_27
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.083ns logic, 0.191ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_mem_19 (SLICE_X124Y50.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_19 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_mem_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.191ns (Levels of Logic = 0)
  Clock Path Skew:      0.142ns (0.721 - 0.579)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_19 to MIPS/MIPS_CORE/DATAPATH/inst_addr_mem_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y49.DQ     Tcko                  0.118   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<19>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_19
    SLICE_X124Y50.DX     net (fanout=2)        0.116   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<19>
    SLICE_X124Y50.CLK    Tckdi       (-Th)     0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_mem<19>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_mem_19
    -------------------------------------------------  ---------------------------
    Total                                      0.191ns (0.075ns logic, 0.116ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/CP0/jump_addr_19 (SLICE_X109Y49.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/CP0/regs_1927 (FF)
  Destination:          MIPS/MIPS_CORE/CP0/jump_addr_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 1)
  Clock Path Skew:      0.267ns (0.762 - 0.495)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_cpu falling at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/CP0/regs_1927 to MIPS/MIPS_CORE/CP0/jump_addr_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y58.BQ     Tcko                  0.107   MIPS/MIPS_CORE/CP0/regs_1929
                                                       MIPS/MIPS_CORE/CP0/regs_1927
    SLICE_X109Y49.D6     net (fanout=3)        0.256   MIPS/MIPS_CORE/CP0/regs_1927
    SLICE_X109Y49.CLK    Tah         (-Th)     0.041   MIPS/MIPS_CORE/jump_addr<19>
                                                       MIPS/MIPS_CORE/CP0/Mmux_jump_addr[31]_regs[2][31]_mux_43_OUT111
                                                       MIPS/MIPS_CORE/CP0/jump_addr_19
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (0.066ns logic, 0.256ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data/CLKARDCLKL
  Logical resource: MIPS/DATA_RAM/Mram_data/CLKARDCLKL
  Location pin: RAMB36_X5Y7.CLKARDCLKL
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data/CLKARDCLKU
  Logical resource: MIPS/DATA_RAM/Mram_data/CLKARDCLKU
  Location pin: RAMB36_X5Y7.CLKARDCLKU
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: MIPS/DATA_RAM/Mram_data/CLKBWRCLKL
  Logical resource: MIPS/DATA_RAM/Mram_data/CLKBWRCLKL
  Location pin: RAMB36_X5Y7.CLKBWRCLKL
  Clock network: clk_cpu
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" 
TS_CLKIN / 0.125 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 132851 paths analyzed, 1358 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.876ns.
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf4_RAMC_D1 (SLICE_X104Y59.CX), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMC_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf4_RAMC_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.796ns (Levels of Logic = 2)
  Clock Path Skew:      -0.458ns (3.868 - 4.326)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMC_D1 to VGA_DEBUG/Mram_data_buf4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y49.C      Tshcko                0.700   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<23>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMC_D1
    SLICE_X120Y50.A1     net (fanout=1)        0.646   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<23>
    SLICE_X120Y50.A      Tilo                  0.043   debug_data<24>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data161
    SLICE_X120Y50.C1     net (fanout=1)        0.363   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<23>
    SLICE_X120Y50.CMUX   Tilo                  0.135   debug_data<24>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data161
    SLICE_X104Y59.CX     net (fanout=1)        0.762   debug_data<23>
    SLICE_X104Y59.CLK    Tds                   0.147   VGA_DEBUG/Sh51
                                                       VGA_DEBUG/Mram_data_buf4_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (1.025ns logic, 1.771ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_23 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf4_RAMC_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.859ns (Levels of Logic = 1)
  Clock Path Skew:      -0.507ns (3.868 - 4.375)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_23 to VGA_DEBUG/Mram_data_buf4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y47.CQ     Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<23>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_23
    SLICE_X120Y50.C4     net (fanout=1)        0.589   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<23>
    SLICE_X120Y50.CMUX   Tilo                  0.138   debug_data<24>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data161
    SLICE_X104Y59.CX     net (fanout=1)        0.762   debug_data<23>
    SLICE_X104Y59.CLK    Tds                   0.147   VGA_DEBUG/Sh51
                                                       VGA_DEBUG/Mram_data_buf4_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.859ns (0.508ns logic, 1.351ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf4_RAMC_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.144ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (1.004 - 1.089)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to VGA_DEBUG/Mram_data_buf4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y69.CQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_2
    SLICE_X79Y74.B1      net (fanout=10)       0.691   vga_v_count<2>
    SLICE_X79Y74.B       Tilo                  0.043   VGA_DEBUG/strdata<26>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X83Y73.D4      net (fanout=30)       0.546   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X83Y73.D       Tilo                  0.043   VGA_DEBUG/strdata<8>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X120Y49.C5     net (fanout=128)      1.459   debug_addr<4>
    SLICE_X120Y49.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<23>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMC_D1
    SLICE_X120Y50.A1     net (fanout=1)        0.646   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<23>
    SLICE_X120Y50.A      Tilo                  0.043   debug_data<24>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data161
    SLICE_X120Y50.C1     net (fanout=1)        0.363   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<23>
    SLICE_X120Y50.CMUX   Tilo                  0.135   debug_data<24>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data161
    SLICE_X104Y59.CX     net (fanout=1)        0.762   debug_data<23>
    SLICE_X104Y59.CLK    Tds                   0.147   VGA_DEBUG/Sh51
                                                       VGA_DEBUG/Mram_data_buf4_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.144ns (0.677ns logic, 4.467ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf5_RAMC_D1 (SLICE_X110Y58.CX), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMC_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMC_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.593ns (Levels of Logic = 2)
  Clock Path Skew:      -0.504ns (3.871 - 4.375)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMC_D1 to VGA_DEBUG/Mram_data_buf5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y49.C      Tshcko                0.700   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMC_D1
    SLICE_X121Y49.A1     net (fanout=1)        0.587   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
    SLICE_X121Y49.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<19>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data221
    SLICE_X121Y49.C1     net (fanout=1)        0.355   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<29>
    SLICE_X121Y49.CMUX   Tilo                  0.139   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<19>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data221
    SLICE_X110Y58.CX     net (fanout=1)        0.622   debug_data<29>
    SLICE_X110Y58.CLK    Tds                   0.147   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.593ns (1.029ns logic, 1.564ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_29 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMC_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.707ns (Levels of Logic = 1)
  Clock Path Skew:      -0.504ns (3.871 - 4.375)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_29 to VGA_DEBUG/Mram_data_buf5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y49.CQ     Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<29>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_29
    SLICE_X121Y49.C2     net (fanout=1)        0.576   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<29>
    SLICE_X121Y49.CMUX   Tilo                  0.139   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<19>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data221
    SLICE_X110Y58.CX     net (fanout=1)        0.622   debug_data<29>
    SLICE_X110Y58.CLK    Tds                   0.147   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.707ns (0.509ns logic, 1.198ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMC_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.239ns (Levels of Logic = 5)
  Clock Path Skew:      -0.082ns (1.007 - 1.089)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to VGA_DEBUG/Mram_data_buf5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y69.CQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_2
    SLICE_X79Y74.B1      net (fanout=10)       0.691   vga_v_count<2>
    SLICE_X79Y74.B       Tilo                  0.043   VGA_DEBUG/strdata<26>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X83Y73.D4      net (fanout=30)       0.546   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X83Y73.D       Tilo                  0.043   VGA_DEBUG/strdata<8>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X126Y49.C5     net (fanout=128)      1.757   debug_addr<4>
    SLICE_X126Y49.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMC_D1
    SLICE_X121Y49.A1     net (fanout=1)        0.587   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
    SLICE_X121Y49.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<19>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data221
    SLICE_X121Y49.C1     net (fanout=1)        0.355   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<29>
    SLICE_X121Y49.CMUX   Tilo                  0.139   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<19>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data221
    SLICE_X110Y58.CX     net (fanout=1)        0.622   debug_data<29>
    SLICE_X110Y58.CLK    Tds                   0.147   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.239ns (0.681ns logic, 4.558ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf2_RAMC_D1 (SLICE_X106Y59.CX), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMC_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMC_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.617ns (Levels of Logic = 2)
  Clock Path Skew:      -0.453ns (3.869 - 4.322)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMC_D1 to VGA_DEBUG/Mram_data_buf2_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y39.C      Tshcko                0.700   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMC_D1
    SLICE_X112Y43.A2     net (fanout=1)        0.563   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>
    SLICE_X112Y43.A      Tilo                  0.043   debug_data<12>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data31
    SLICE_X112Y43.C4     net (fanout=1)        0.334   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<11>
    SLICE_X112Y43.CMUX   Tilo                  0.141   debug_data<12>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data31
    SLICE_X106Y59.CX     net (fanout=1)        0.689   debug_data<11>
    SLICE_X106Y59.CLK    Tds                   0.147   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (1.031ns logic, 1.586ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMC_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.902ns (Levels of Logic = 1)
  Clock Path Skew:      -0.449ns (3.869 - 4.318)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11 to VGA_DEBUG/Mram_data_buf2_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y35.AQ     Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    SLICE_X112Y43.C1     net (fanout=1)        0.668   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
    SLICE_X112Y43.CMUX   Tilo                  0.139   debug_data<12>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data31
    SLICE_X106Y59.CX     net (fanout=1)        0.689   debug_data<11>
    SLICE_X106Y59.CLK    Tds                   0.147   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.902ns (0.545ns logic, 1.357ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMC_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.913ns (Levels of Logic = 5)
  Clock Path Skew:      -0.084ns (1.005 - 1.089)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to VGA_DEBUG/Mram_data_buf2_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y69.CQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_2
    SLICE_X79Y74.B1      net (fanout=10)       0.691   vga_v_count<2>
    SLICE_X79Y74.B       Tilo                  0.043   VGA_DEBUG/strdata<26>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X83Y73.D4      net (fanout=30)       0.546   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X83Y73.D       Tilo                  0.043   VGA_DEBUG/strdata<8>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X114Y39.C5     net (fanout=128)      1.407   debug_addr<4>
    SLICE_X114Y39.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMC_D1
    SLICE_X112Y43.A2     net (fanout=1)        0.563   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>
    SLICE_X112Y43.A      Tilo                  0.043   debug_data<12>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data31
    SLICE_X112Y43.C4     net (fanout=1)        0.334   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<11>
    SLICE_X112Y43.CMUX   Tilo                  0.141   debug_data<12>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data31
    SLICE_X106Y59.CX     net (fanout=1)        0.689   debug_data<11>
    SLICE_X106Y59.CLK    Tds                   0.147   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.913ns (0.683ns logic, 4.230ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/strdata_52 (SLICE_X81Y74.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/v_count_8 (FF)
  Destination:          VGA_DEBUG/strdata_52 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.328ns (Levels of Logic = 1)
  Clock Path Skew:      0.189ns (0.658 - 0.469)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/v_count_8 to VGA_DEBUG/strdata_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y71.AQ      Tcko                  0.100   vga_v_count<9>
                                                       VGA/v_count_8
    SLICE_X81Y74.A5      net (fanout=17)       0.260   vga_v_count<8>
    SLICE_X81Y74.CLK     Tah         (-Th)     0.032   VGA_DEBUG/strdata<52>
                                                       VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_23_o_select_58_OUT431
                                                       VGA_DEBUG/strdata_52
    -------------------------------------------------  ---------------------------
    Total                                      0.328ns (0.068ns logic, 0.260ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point DISPLAY/P2S_LED/data_count_3 (SLICE_X130Y55.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DISPLAY/P2S_LED/state_FSM_FFd2 (FF)
  Destination:          DISPLAY/P2S_LED/data_count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.155ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DISPLAY/P2S_LED/state_FSM_FFd2 to DISPLAY/P2S_LED/data_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y55.BQ     Tcko                  0.100   DISPLAY/P2S_LED/state_FSM_FFd2
                                                       DISPLAY/P2S_LED/state_FSM_FFd2
    SLICE_X130Y55.D6     net (fanout=22)       0.114   DISPLAY/P2S_LED/state_FSM_FFd2
    SLICE_X130Y55.CLK    Tah         (-Th)     0.059   DISPLAY/P2S_LED/data_count<3>
                                                       DISPLAY/P2S_LED/Mcount_data_count_xor<3>11
                                                       DISPLAY/P2S_LED/data_count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.155ns (0.041ns logic, 0.114ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point DISPLAY/P2S_LED/data_count_0 (SLICE_X130Y55.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DISPLAY/P2S_LED/state_FSM_FFd1 (FF)
  Destination:          DISPLAY/P2S_LED/data_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.157ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DISPLAY/P2S_LED/state_FSM_FFd1 to DISPLAY/P2S_LED/data_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y55.AQ     Tcko                  0.100   DISPLAY/P2S_LED/state_FSM_FFd2
                                                       DISPLAY/P2S_LED/state_FSM_FFd1
    SLICE_X130Y55.B5     net (fanout=21)       0.116   DISPLAY/P2S_LED/state_FSM_FFd1
    SLICE_X130Y55.CLK    Tah         (-Th)     0.059   DISPLAY/P2S_LED/data_count<3>
                                                       DISPLAY/P2S_LED/Mcount_data_count_xor<0>11
                                                       DISPLAY/P2S_LED/data_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.157ns (0.041ns logic, 0.116ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 38.161ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Logical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Location pin: RAMB18_X2Y30.RDCLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh45/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf3_RAMA/CLK
  Location pin: SLICE_X102Y61.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh45/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf3_RAMA/CLK
  Location pin: SLICE_X102Y61.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLKIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLKIN                       |      5.000ns|      2.800ns|      2.207ns|            0|            0|            0|     71029552|
| TS_CLK_GEN_clkout3            |    100.000ns|     44.130ns|          N/A|            0|            0|     70896701|            0|
| TS_CLK_GEN_clkout2            |     40.000ns|     13.876ns|          N/A|            0|            0|       132851|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_200M_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    9.654|    7.852|    9.292|    7.490|
CLK_200M_P     |    9.654|    7.852|    9.292|    7.490|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    9.654|    7.852|    9.292|    7.490|
CLK_200M_P     |    9.654|    7.852|    9.292|    7.490|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 71029552 paths, 0 nets, and 15976 connections

Design statistics:
   Minimum period:  44.130ns{1}   (Maximum frequency:  22.660MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 28 00:54:19 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5309 MB



