#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8d42c06550 .scope module, "ALU_Adder" "ALU_Adder" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Operand1"
    .port_info 1 /INPUT 32 "Operand2"
    .port_info 2 /OUTPUT 32 "Result"
o0x7f8d42d32008 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8d42c07fe0_0 .net "Operand1", 31 0, o0x7f8d42d32008;  0 drivers
o0x7f8d42d32038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8d42c17f70_0 .net "Operand2", 31 0, o0x7f8d42d32038;  0 drivers
v0x7f8d42c18010_0 .var "Result", 31 0;
E_0x7f8d42c066b0 .event edge, v0x7f8d42c17f70_0, v0x7f8d42c07fe0_0;
    .scope S_0x7f8d42c06550;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8d42c18010_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7f8d42c06550;
T_1 ;
    %wait E_0x7f8d42c066b0;
    %load/vec4 v0x7f8d42c07fe0_0;
    %load/vec4 v0x7f8d42c17f70_0;
    %add;
    %store/vec4 v0x7f8d42c18010_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ALU_Adder.v";
