<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::R600InstrInfo Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classllvm_1_1R600InstrInfo.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classllvm_1_1R600InstrInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::R600InstrInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="R600InstrInfo_8h_source.html">R600InstrInfo.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::R600InstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1R600InstrInfo__inherit__graph.png" border="0" usemap="#llvm_1_1R600InstrInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1R600InstrInfo_inherit__map" id="llvm_1_1R600InstrInfo_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1AMDGPUInstrInfo.html" title="llvm::AMDGPUInstrInfo" alt="" coords="5,80,160,107"/>
<area shape="rect" id="node3" href="classAMDGPUGenInstrInfo.html" title="AMDGPUGenInstrInfo" alt="" coords="7,5,158,32"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::R600InstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1R600InstrInfo__coll__graph.png" border="0" usemap="#llvm_1_1R600InstrInfo_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1R600InstrInfo_coll__map" id="llvm_1_1R600InstrInfo_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1AMDGPUInstrInfo.html" title="llvm::AMDGPUInstrInfo" alt="" coords="953,372,1108,399"/>
<area shape="rect" id="node3" href="classAMDGPUGenInstrInfo.html" title="AMDGPUGenInstrInfo" alt="" coords="732,351,883,377"/>
<area shape="rect" id="node4" href="classllvm_1_1TargetMachine.html" title="llvm::TargetMachine" alt="" coords="739,401,876,428"/>
<area shape="rect" id="node5" href="classllvm_1_1TargetOptions.html" title="llvm::TargetOptions" alt="" coords="465,64,597,91"/>
<area shape="rect" id="node12" href="classllvm_1_1MCAsmInfo.html" title="llvm::MCAsmInfo" alt="" coords="471,747,590,773"/>
<area shape="rect" id="node10" href="classllvm_1_1Target.html" title="llvm::Target" alt="" coords="487,432,575,459"/>
<area shape="rect" id="node11" href="classllvm_1_1MCCodeGenInfo.html" title="llvm::MCCodeGenInfo" alt="" coords="457,483,604,509"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a684a33b88b11aeed1300272bb4cf9f73"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> { <br />
&#160;&#160;<a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">ALU_VEC_012_SCL_210</a> = 0, 
<a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">ALU_VEC_021_SCL_122</a>, 
<a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">ALU_VEC_120_SCL_212</a>, 
<a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">ALU_VEC_102_SCL_221</a>, 
<br />
&#160;&#160;<a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703">ALU_VEC_201</a>, 
<a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">ALU_VEC_210</a>
<br />
 }</td></tr>
<tr class="separator:a684a33b88b11aeed1300272bb4cf9f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a1fe42bb2767f8a1779048285fedd6ff0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a1fe42bb2767f8a1779048285fedd6ff0">R600InstrInfo</a> (<a class="el" href="classllvm_1_1AMDGPUTargetMachine.html">AMDGPUTargetMachine</a> &amp;tm)</td></tr>
<tr class="separator:a1fe42bb2767f8a1779048285fedd6ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace87802d98aa558e3ab9e6bd927f9fb4"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ace87802d98aa558e3ab9e6bd927f9fb4">getRegisterInfo</a> () const </td></tr>
<tr class="separator:ace87802d98aa558e3ab9e6bd927f9fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6a69e796fe08ae6005ea6cfec70c4fe"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ac6a69e796fe08ae6005ea6cfec70c4fe">copyPhysReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const </td></tr>
<tr class="separator:ac6a69e796fe08ae6005ea6cfec70c4fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed7311bb5bbc5336f3383020e86f334f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#aed7311bb5bbc5336f3383020e86f334f">isLegalToSplitMBBAt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI) const </td></tr>
<tr class="separator:aed7311bb5bbc5336f3383020e86f334f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53dddf32a33d6570134a6864e4add034"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a53dddf32a33d6570134a6864e4add034">isTrig</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) const </td></tr>
<tr class="separator:a53dddf32a33d6570134a6864e4add034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fc6641e5ec1428e507a60f29afb6fae"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a1fc6641e5ec1428e507a60f29afb6fae">isPlaceHolderOpcode</a> (unsigned opcode) const </td></tr>
<tr class="separator:a1fc6641e5ec1428e507a60f29afb6fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a520bbb1242cd198cb0e5b3d157870f32"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a520bbb1242cd198cb0e5b3d157870f32">isReductionOp</a> (unsigned opcode) const </td></tr>
<tr class="separator:a520bbb1242cd198cb0e5b3d157870f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f287b5a8a0375ca8a96ebfee2dd90c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a75f287b5a8a0375ca8a96ebfee2dd90c">isCubeOp</a> (unsigned opcode) const </td></tr>
<tr class="separator:a75f287b5a8a0375ca8a96ebfee2dd90c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af84cb86f767529ac5d4123e1ca51cffd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#af84cb86f767529ac5d4123e1ca51cffd">isALUInstr</a> (unsigned Opcode) const </td></tr>
<tr class="separator:af84cb86f767529ac5d4123e1ca51cffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae980cc9f29a054fbb25fa7f115c007c7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ae980cc9f29a054fbb25fa7f115c007c7">hasInstrModifiers</a> (unsigned Opcode) const </td></tr>
<tr class="separator:ae980cc9f29a054fbb25fa7f115c007c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a567a6676662ac8d89a37818491f96f3d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a567a6676662ac8d89a37818491f96f3d">isLDSInstr</a> (unsigned Opcode) const </td></tr>
<tr class="separator:a567a6676662ac8d89a37818491f96f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b39400c798e317e9525d46fc8221012"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a4b39400c798e317e9525d46fc8221012">isLDSNoRetInstr</a> (unsigned Opcode) const </td></tr>
<tr class="separator:a4b39400c798e317e9525d46fc8221012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff4929f96b07058beefbcb3097a7da7f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#aff4929f96b07058beefbcb3097a7da7f">isLDSRetInstr</a> (unsigned Opcode) const </td></tr>
<tr class="separator:aff4929f96b07058beefbcb3097a7da7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92f6df613d52302f1a53f4ff4881c64b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a92f6df613d52302f1a53f4ff4881c64b">canBeConsideredALU</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a92f6df613d52302f1a53f4ff4881c64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5ecb6a9739febf2aaaaa4eb2d13f9cb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#af5ecb6a9739febf2aaaaa4eb2d13f9cb">isTransOnly</a> (unsigned Opcode) const </td></tr>
<tr class="separator:af5ecb6a9739febf2aaaaa4eb2d13f9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac73525c8fa86113a1eaec4162167fe48"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ac73525c8fa86113a1eaec4162167fe48">isTransOnly</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="separator:ac73525c8fa86113a1eaec4162167fe48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57f33975d02029c2b80eaabde0ca0651"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a57f33975d02029c2b80eaabde0ca0651">isVectorOnly</a> (unsigned Opcode) const </td></tr>
<tr class="separator:a57f33975d02029c2b80eaabde0ca0651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06e2e4717324b4ae879cc266a87925a3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a06e2e4717324b4ae879cc266a87925a3">isVectorOnly</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a06e2e4717324b4ae879cc266a87925a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77846ac8ec94d5174217aa30016bf1b6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a77846ac8ec94d5174217aa30016bf1b6">isExport</a> (unsigned Opcode) const </td></tr>
<tr class="separator:a77846ac8ec94d5174217aa30016bf1b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46661663b36c2b24c3ade17a417714a4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a46661663b36c2b24c3ade17a417714a4">usesVertexCache</a> (unsigned Opcode) const </td></tr>
<tr class="separator:a46661663b36c2b24c3ade17a417714a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc3ea57a381540e109688f135d2dfe8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a0bc3ea57a381540e109688f135d2dfe8">usesVertexCache</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a0bc3ea57a381540e109688f135d2dfe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a343c9f04399965fa729dc486f772abba"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a343c9f04399965fa729dc486f772abba">usesTextureCache</a> (unsigned Opcode) const </td></tr>
<tr class="separator:a343c9f04399965fa729dc486f772abba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16f2739df0a4f591637df744371aa4e5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a16f2739df0a4f591637df744371aa4e5">usesTextureCache</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a16f2739df0a4f591637df744371aa4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62318be18f9fc4ffb5247c9bae6befb4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a62318be18f9fc4ffb5247c9bae6befb4">mustBeLastInClause</a> (unsigned Opcode) const </td></tr>
<tr class="separator:a62318be18f9fc4ffb5247c9bae6befb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b2205f736365a9d76695a91376b7ac4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a6b2205f736365a9d76695a91376b7ac4">usesAddressRegister</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a6b2205f736365a9d76695a91376b7ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4ec3d27914ec6ec1495dcf58d66599e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#aa4ec3d27914ec6ec1495dcf58d66599e">definesAddressRegister</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="separator:aa4ec3d27914ec6ec1495dcf58d66599e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbb7558feda98e76dc116e0bf4a26222"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#adbb7558feda98e76dc116e0bf4a26222">readsLDSSrcReg</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="separator:adbb7558feda98e76dc116e0bf4a26222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5415539cc75acfd63a95de2707ce2b55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a5415539cc75acfd63a95de2707ce2b55">getSrcIdx</a> (unsigned Opcode, unsigned SrcNum) const </td></tr>
<tr class="separator:a5415539cc75acfd63a95de2707ce2b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a1cf472c1334619a363dfcb9f377649"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a0a1cf472c1334619a363dfcb9f377649">getSelIdx</a> (unsigned Opcode, unsigned SrcIdx) const </td></tr>
<tr class="separator:a0a1cf472c1334619a363dfcb9f377649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6055deb7ab8c9eb563d8b3ea3220c4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; std::pair&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *, int64_t &gt;, 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#af6055deb7ab8c9eb563d8b3ea3220c4e">getSrcs</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="separator:af6055deb7ab8c9eb563d8b3ea3220c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a5b9275f43c09965817c3a9645852c4"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a1a5b9275f43c09965817c3a9645852c4">isLegalUpTo</a> (const std::vector&lt; std::vector&lt; std::pair&lt; <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>, unsigned &gt; &gt; &gt; &amp;IGSrcs, const std::vector&lt; <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> &gt; &amp;Swz, const std::vector&lt; std::pair&lt; <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>, unsigned &gt; &gt; &amp;TransSrcs, <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz) const </td></tr>
<tr class="separator:a1a5b9275f43c09965817c3a9645852c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0baaa57666a845a35e579bfa1c94aad9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a0baaa57666a845a35e579bfa1c94aad9">FindSwizzleForVectorSlot</a> (const std::vector&lt; std::vector&lt; std::pair&lt; <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>, unsigned &gt; &gt; &gt; &amp;IGSrcs, std::vector&lt; <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> &gt; &amp;SwzCandidate, const std::vector&lt; std::pair&lt; <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>, unsigned &gt; &gt; &amp;TransSrcs, <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz) const </td></tr>
<tr class="separator:a0baaa57666a845a35e579bfa1c94aad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9087763ca81614578fd3b20271a5f38"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ac9087763ca81614578fd3b20271a5f38">fitsReadPortLimitations</a> (const std::vector&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;MIs, const <a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; unsigned, unsigned &gt; &amp;PV, std::vector&lt; <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> &gt; &amp;BS, bool isLastAluTrans) const </td></tr>
<tr class="separator:ac9087763ca81614578fd3b20271a5f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adac9d699d7dcdfb4f5f92432cb7ac4b4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#adac9d699d7dcdfb4f5f92432cb7ac4b4">fitsConstReadLimitations</a> (const std::vector&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;) const </td></tr>
<tr class="separator:adac9d699d7dcdfb4f5f92432cb7ac4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a725f268bb265a9d71d7303f9db46e9ce"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a725f268bb265a9d71d7303f9db46e9ce">fitsConstReadLimitations</a> (const std::vector&lt; unsigned &gt; &amp;) const </td></tr>
<tr class="memdesc:a725f268bb265a9d71d7303f9db46e9ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Same but using const index set instead of MI set.  <a href="#a725f268bb265a9d71d7303f9db46e9ce">More...</a><br /></td></tr>
<tr class="separator:a725f268bb265a9d71d7303f9db46e9ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74f5793375f2d6bd33bd6ebfc4ca2eb5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a74f5793375f2d6bd33bd6ebfc4ca2eb5">isVector</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) const </td></tr>
<tr class="separator:a74f5793375f2d6bd33bd6ebfc4ca2eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4e7436eaa9120a5ab201de314735a48"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ae4e7436eaa9120a5ab201de314735a48">getIEQOpcode</a> () const </td></tr>
<tr class="separator:ae4e7436eaa9120a5ab201de314735a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1adf84c71798a4f0aa78ddf235320c88"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a1adf84c71798a4f0aa78ddf235320c88">isMov</a> (unsigned Opcode) const </td></tr>
<tr class="separator:a1adf84c71798a4f0aa78ddf235320c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3221cbd8ae4c796e46f4c4d7b318dd38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DFAPacketizer.html">DFAPacketizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a3221cbd8ae4c796e46f4c4d7b318dd38">CreateTargetScheduleState</a> (const <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> *<a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a8be174821a853a8166c14fa44a8fba64">TM</a>, const <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) const </td></tr>
<tr class="separator:a3221cbd8ae4c796e46f4c4d7b318dd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28109dffa32be2b2f9cf318174f6cdb4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a28109dffa32be2b2f9cf318174f6cdb4">ReverseBranchCondition</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond) const </td></tr>
<tr class="separator:a28109dffa32be2b2f9cf318174f6cdb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad094f465c946d6d12c67fd70900a0e64"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ad094f465c946d6d12c67fd70900a0e64">AnalyzeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond, bool AllowModify) const </td></tr>
<tr class="separator:ad094f465c946d6d12c67fd70900a0e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82ba91233cc87a7fcdaa6f41c32219a5"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a82ba91233cc87a7fcdaa6f41c32219a5">InsertBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL) const </td></tr>
<tr class="separator:a82ba91233cc87a7fcdaa6f41c32219a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf8d9ff79f3e2ce2e2b24587c00dfc4a"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#adf8d9ff79f3e2ce2e2b24587c00dfc4a">RemoveBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) const </td></tr>
<tr class="separator:adf8d9ff79f3e2ce2e2b24587c00dfc4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cbbfa9f3f58a5117d8faf6f9f2175e5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a7cbbfa9f3f58a5117d8faf6f9f2175e5">isPredicated</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a7cbbfa9f3f58a5117d8faf6f9f2175e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b002b03ea1213b23598231f183d8e1d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a2b002b03ea1213b23598231f183d8e1d">isPredicable</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a2b002b03ea1213b23598231f183d8e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa178c1bd1b1e7866c5d86efdcc9a9759"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#aa178c1bd1b1e7866c5d86efdcc9a9759">isProfitableToDupForIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, unsigned NumCyles, const <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) const </td></tr>
<tr class="separator:aa178c1bd1b1e7866c5d86efdcc9a9759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7b7cc08d963d094cc66f42d563b1874"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#af7b7cc08d963d094cc66f42d563b1874">isProfitableToIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, unsigned NumCyles, unsigned ExtraPredCycles, const <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) const </td></tr>
<tr class="separator:af7b7cc08d963d094cc66f42d563b1874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7de21236f37a6f428869fe0c0f8994a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ad7de21236f37a6f428869fe0c0f8994a">isProfitableToIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, unsigned NumTCycles, unsigned ExtraTCycles, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB, unsigned NumFCycles, unsigned ExtraFCycles, const <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) const </td></tr>
<tr class="separator:ad7de21236f37a6f428869fe0c0f8994a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83f0503b0b6524f6152fb17abc0972ae"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a83f0503b0b6524f6152fb17abc0972ae">DefinesPredicate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred) const </td></tr>
<tr class="separator:a83f0503b0b6524f6152fb17abc0972ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6cbe56d89b87c5e1d2f0f33eba03f1c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#aa6cbe56d89b87c5e1d2f0f33eba03f1c">SubsumesPredicate</a> (const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred1, const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred2) const </td></tr>
<tr class="separator:aa6cbe56d89b87c5e1d2f0f33eba03f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0f1a975fffe996f08baad4ac73feb38"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ad0f1a975fffe996f08baad4ac73feb38">isProfitableToUnpredicate</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB) const </td></tr>
<tr class="separator:ad0f1a975fffe996f08baad4ac73feb38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5e7faaa306fac3ba0087f6dd28ca031"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ab5e7faaa306fac3ba0087f6dd28ca031">PredicateInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred) const </td></tr>
<tr class="separator:ab5e7faaa306fac3ba0087f6dd28ca031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e31e0153b282f4c388cdc6880cb9720"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a5e31e0153b282f4c388cdc6880cb9720">getPredicationCost</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *) const </td></tr>
<tr class="separator:a5e31e0153b282f4c388cdc6880cb9720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8319c256f5ec9ff1854d38b1c9319db4"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a8319c256f5ec9ff1854d38b1c9319db4">getInstrLatency</a> (const <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned *PredCost=0) const </td></tr>
<tr class="separator:a8319c256f5ec9ff1854d38b1c9319db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac9555cfce3f5ae467d6b9dca8944a8"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a2ac9555cfce3f5ae467d6b9dca8944a8">getInstrLatency</a> (const <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Node) const </td></tr>
<tr class="separator:a2ac9555cfce3f5ae467d6b9dca8944a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60dbe072b2564dd885c0273a1ddae5c5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a60dbe072b2564dd885c0273a1ddae5c5">reserveIndirectRegisters</a> (<a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;Reserved, const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) const </td></tr>
<tr class="memdesc:a60dbe072b2564dd885c0273a1ddae5c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserve the registers that may be accesed using indirect addressing.  <a href="#a60dbe072b2564dd885c0273a1ddae5c5">More...</a><br /></td></tr>
<tr class="separator:a60dbe072b2564dd885c0273a1ddae5c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0091b90309b3cf01a3d4051aad5cea4d"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a0091b90309b3cf01a3d4051aad5cea4d">calculateIndirectAddress</a> (unsigned RegIndex, unsigned Channel) const </td></tr>
<tr class="memdesc:a0091b90309b3cf01a3d4051aad5cea4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculate the "Indirect Address" for the given <code>RegIndex</code> and <code>Channel</code>.  <a href="#a0091b90309b3cf01a3d4051aad5cea4d">More...</a><br /></td></tr>
<tr class="separator:a0091b90309b3cf01a3d4051aad5cea4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4833be56fd15da4e4b29b94a7249f489"><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a4833be56fd15da4e4b29b94a7249f489">getIndirectAddrRegClass</a> () const </td></tr>
<tr class="separator:a4833be56fd15da4e4b29b94a7249f489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaea8786c6d68fe810a1fb03a1c258bc1"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#aaea8786c6d68fe810a1fb03a1c258bc1">buildIndirectWrite</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const </td></tr>
<tr class="memdesc:aaea8786c6d68fe810a1fb03a1c258bc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build instruction(s) for an indirect register write.  <a href="#aaea8786c6d68fe810a1fb03a1c258bc1">More...</a><br /></td></tr>
<tr class="separator:aaea8786c6d68fe810a1fb03a1c258bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab82728796f30c6a4042ed935219f5e3"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#aab82728796f30c6a4042ed935219f5e3">buildIndirectRead</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const </td></tr>
<tr class="memdesc:aab82728796f30c6a4042ed935219f5e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build instruction(s) for an indirect register read.  <a href="#aab82728796f30c6a4042ed935219f5e3">More...</a><br /></td></tr>
<tr class="separator:aab82728796f30c6a4042ed935219f5e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb29912c607d99a0dbc42453b3fdeadf"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#abb29912c607d99a0dbc42453b3fdeadf">getMaxAlusPerClause</a> () const </td></tr>
<tr class="separator:abb29912c607d99a0dbc42453b3fdeadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c959d12d983263ee65720ec2004b030"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, unsigned Opcode, unsigned DstReg, unsigned Src0Reg, unsigned Src1Reg=0) const </td></tr>
<tr class="separator:a6c959d12d983263ee65720ec2004b030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9097347d4de52acbe81850951651e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a7d9097347d4de52acbe81850951651e5">buildSlotOfVectorInstruction</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned Slot, unsigned DstReg) const </td></tr>
<tr class="separator:a7d9097347d4de52acbe81850951651e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4b65c4d557e278d52ff6e39616a6184"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ae4b65c4d557e278d52ff6e39616a6184">buildMovImm</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="README-SSE_8txt.html#a416d8990f02a0b4d8c5e0cc3c802a036">BB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, unsigned DstReg, uint64_t Imm) const </td></tr>
<tr class="separator:ae4b65c4d557e278d52ff6e39616a6184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fcdf3063fe5258c5286d395f8762e7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a7fcdf3063fe5258c5286d395f8762e7d">buildMovInstr</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, unsigned DstReg, unsigned SrcReg) const </td></tr>
<tr class="memdesc:a7fcdf3063fe5258c5286d395f8762e7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build a MOV instruction.  <a href="#a7fcdf3063fe5258c5286d395f8762e7d">More...</a><br /></td></tr>
<tr class="separator:a7fcdf3063fe5258c5286d395f8762e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1804b7629c6b7dfd42443e6e429dbc12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, unsigned Op) const </td></tr>
<tr class="memdesc:a1804b7629c6b7dfd42443e6e429dbc12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the index of Op in the <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>.  <a href="#a1804b7629c6b7dfd42443e6e429dbc12">More...</a><br /></td></tr>
<tr class="separator:a1804b7629c6b7dfd42443e6e429dbc12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af878de35e24d39ed75443c4e2be8aabd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#af878de35e24d39ed75443c4e2be8aabd">getOperandIdx</a> (unsigned Opcode, unsigned Op) const </td></tr>
<tr class="memdesc:af878de35e24d39ed75443c4e2be8aabd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the index of <code>Op</code> for the given Opcode.  <a href="#af878de35e24d39ed75443c4e2be8aabd">More...</a><br /></td></tr>
<tr class="separator:af878de35e24d39ed75443c4e2be8aabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31dcaab13280a54270c4ebb93d65383a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">setImmOperand</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned Op, int64_t Imm) const </td></tr>
<tr class="memdesc:a31dcaab13280a54270c4ebb93d65383a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function for setting instruction flag values.  <a href="#a31dcaab13280a54270c4ebb93d65383a">More...</a><br /></td></tr>
<tr class="separator:a31dcaab13280a54270c4ebb93d65383a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ce59b75b4fc3e8d75d6ec2cfce1140"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ab5ce59b75b4fc3e8d75d6ec2cfce1140">hasFlagOperand</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) const </td></tr>
<tr class="separator:ab5ce59b75b4fc3e8d75d6ec2cfce1140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab47bdd7d4e6c3fe1c04ad4c006f13ecc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">addFlag</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned Operand, unsigned Flag) const </td></tr>
<tr class="memdesc:ab47bdd7d4e6c3fe1c04ad4c006f13ecc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add one of the MO_FLAG* flags to the specified <code>Operand</code>.  <a href="#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">More...</a><br /></td></tr>
<tr class="separator:ab47bdd7d4e6c3fe1c04ad4c006f13ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b3f73606d1639b3c2c02b42af38b466"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a6b3f73606d1639b3c2c02b42af38b466">isFlagSet</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, unsigned Operand, unsigned Flag) const </td></tr>
<tr class="memdesc:a6b3f73606d1639b3c2c02b42af38b466"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine if the specified <code>Flag</code> is set on this <code>Operand</code>.  <a href="#a6b3f73606d1639b3c2c02b42af38b466">More...</a><br /></td></tr>
<tr class="separator:a6b3f73606d1639b3c2c02b42af38b466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4671f8263c7cec241186ad392534117e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a4671f8263c7cec241186ad392534117e">getFlagOp</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned SrcIdx=0, unsigned Flag=0) const </td></tr>
<tr class="separator:a4671f8263c7cec241186ad392534117e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5609377ee9fdd461062a7f91de4c192"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ae5609377ee9fdd461062a7f91de4c192">clearFlag</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned Operand, unsigned Flag) const </td></tr>
<tr class="memdesc:ae5609377ee9fdd461062a7f91de4c192"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the specified flag on the instruction.  <a href="#ae5609377ee9fdd461062a7f91de4c192">More...</a><br /></td></tr>
<tr class="separator:ae5609377ee9fdd461062a7f91de4c192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1AMDGPUInstrInfo"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1AMDGPUInstrInfo')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td></tr>
<tr class="memitem:acfe7b23c2d93d3bc70d81f54af71237b inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#acfe7b23c2d93d3bc70d81f54af71237b">AMDGPUInstrInfo</a> (<a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;tm)</td></tr>
<tr class="separator:acfe7b23c2d93d3bc70d81f54af71237b inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360265f8b2178d1354b394db471e77bc inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a360265f8b2178d1354b394db471e77bc">isCoalescableExtInstr</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const </td></tr>
<tr class="separator:a360265f8b2178d1354b394db471e77bc inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4151279ace46422f320ea00168005ba3 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a4151279ace46422f320ea00168005ba3">isLoadFromStackSlot</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) const </td></tr>
<tr class="separator:a4151279ace46422f320ea00168005ba3 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a241bf63a31c38e6305e2ab3fb7347c inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a6a241bf63a31c38e6305e2ab3fb7347c">isLoadFromStackSlotPostFE</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) const </td></tr>
<tr class="separator:a6a241bf63a31c38e6305e2ab3fb7347c inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec5a03e7f3e7df0d3ac48039b8768223 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#aec5a03e7f3e7df0d3ac48039b8768223">hasLoadFromStackSlot</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, const <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;MMO, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) const </td></tr>
<tr class="separator:aec5a03e7f3e7df0d3ac48039b8768223 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad07122fc4a7c80c85acfb78381944c48 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad07122fc4a7c80c85acfb78381944c48">isStoreFromStackSlot</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) const </td></tr>
<tr class="separator:ad07122fc4a7c80c85acfb78381944c48 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae80e25b498543ac8e3ba829b2c3f39a3 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ae80e25b498543ac8e3ba829b2c3f39a3">isStoreFromStackSlotPostFE</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) const </td></tr>
<tr class="separator:ae80e25b498543ac8e3ba829b2c3f39a3 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a414227bd606c05e0afbdff99c7075408 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a414227bd606c05e0afbdff99c7075408">hasStoreFromStackSlot</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, const <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;MMO, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) const </td></tr>
<tr class="separator:a414227bd606c05e0afbdff99c7075408 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2783e64098b00db21f65ad37d44bb5de inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a2783e64098b00db21f65ad37d44bb5de">convertToThreeAddress</a> (<a class="el" href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> &amp;MFI, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI, <a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV) const </td></tr>
<tr class="separator:a2783e64098b00db21f65ad37d44bb5de inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbd52ae2b4f5c82cac91683f21078039 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#afbd52ae2b4f5c82cac91683f21078039">storeRegToStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, unsigned SrcReg, bool isKill, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) const </td></tr>
<tr class="separator:afbd52ae2b4f5c82cac91683f21078039 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd90797762412081551c6b7eca92de0a inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#abd90797762412081551c6b7eca92de0a">loadRegFromStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, unsigned DestReg, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) const </td></tr>
<tr class="separator:abd90797762412081551c6b7eca92de0a inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaf523c57158238414a5f12d69e26327 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#abaf523c57158238414a5f12d69e26327">expandPostRAPseudo</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI) const </td></tr>
<tr class="separator:abaf523c57158238414a5f12d69e26327 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a326b1aff8710530a3d6bfdf45060259f inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a326b1aff8710530a3d6bfdf45060259f">canFoldMemoryOperand</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;Ops) const </td></tr>
<tr class="separator:a326b1aff8710530a3d6bfdf45060259f inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d580624c5a1812b8dec7ed4ee253412 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a6d580624c5a1812b8dec7ed4ee253412">unfoldMemoryOperand</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, bool UnfoldLoad, bool UnfoldStore, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;NewMIs) const </td></tr>
<tr class="separator:a6d580624c5a1812b8dec7ed4ee253412 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af344ed96c23dc20c147d6a45288d2661 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#af344ed96c23dc20c147d6a45288d2661">unfoldMemoryOperand</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * &gt; &amp;NewNodes) const </td></tr>
<tr class="separator:af344ed96c23dc20c147d6a45288d2661 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25d69bd7d512ac98ce80cd9b906a7a62 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a25d69bd7d512ac98ce80cd9b906a7a62">getOpcodeAfterMemoryUnfold</a> (unsigned Opc, bool UnfoldLoad, bool UnfoldStore, unsigned *LoadRegIndex=0) const </td></tr>
<tr class="separator:a25d69bd7d512ac98ce80cd9b906a7a62 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace2884c270084d7e90eba5a2ab7d5d10 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ace2884c270084d7e90eba5a2ab7d5d10">shouldScheduleLoadsNear</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) const </td></tr>
<tr class="separator:ace2884c270084d7e90eba5a2ab7d5d10 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab93ea6290440943337fbd87d376e144c inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ab93ea6290440943337fbd87d376e144c">ReverseBranchCondition</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond) const </td></tr>
<tr class="separator:ab93ea6290440943337fbd87d376e144c inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afab6535b5f27043efd2bfa5e04489bdb inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#afab6535b5f27043efd2bfa5e04489bdb">insertNoop</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI) const </td></tr>
<tr class="separator:afab6535b5f27043efd2bfa5e04489bdb inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abea59318692f008a1a100e4b99c713e2 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#abea59318692f008a1a100e4b99c713e2">isPredicated</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="separator:abea59318692f008a1a100e4b99c713e2 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91edfa6ad83993482bcc7dbe76ef02d6 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a91edfa6ad83993482bcc7dbe76ef02d6">SubsumesPredicate</a> (const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred1, const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred2) const </td></tr>
<tr class="separator:a91edfa6ad83993482bcc7dbe76ef02d6 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ebe52f47d4fe269bbec2ef933f1ac56 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a7ebe52f47d4fe269bbec2ef933f1ac56">DefinesPredicate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred) const </td></tr>
<tr class="separator:a7ebe52f47d4fe269bbec2ef933f1ac56 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb7950e2619b4e76c914054f22cd3ac8 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#adb7950e2619b4e76c914054f22cd3ac8">isPredicable</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="separator:adb7950e2619b4e76c914054f22cd3ac8 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4532d1b1ef1f3d8871891ba73fd39007 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a4532d1b1ef1f3d8871891ba73fd39007">isSafeToMoveRegClassDefs</a> (const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) const </td></tr>
<tr class="separator:a4532d1b1ef1f3d8871891ba73fd39007 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad40a1dc6eed2b622bf405bbb71063c46 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad40a1dc6eed2b622bf405bbb71063c46">isLoadInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *MI) const </td></tr>
<tr class="separator:ad40a1dc6eed2b622bf405bbb71063c46 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abac964851a197e25d39272b55aefccd1 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#abac964851a197e25d39272b55aefccd1">isExtLoadInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *MI) const </td></tr>
<tr class="separator:abac964851a197e25d39272b55aefccd1 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a680bf10f132027b98f36653d4dc763ed inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a680bf10f132027b98f36653d4dc763ed">isSWSExtLoadInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a680bf10f132027b98f36653d4dc763ed inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a46762570cc6c948901e6b4fbf8377f inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a3a46762570cc6c948901e6b4fbf8377f">isSExtLoadInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a3a46762570cc6c948901e6b4fbf8377f inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ac33db40aef61ba4fdae018bfb60e8b inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a9ac33db40aef61ba4fdae018bfb60e8b">isZExtLoadInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a9ac33db40aef61ba4fdae018bfb60e8b inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f277b1638fc703f81876c0251202324 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a0f277b1638fc703f81876c0251202324">isAExtLoadInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a0f277b1638fc703f81876c0251202324 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3202477fd2149645069442b05cd815ab inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a3202477fd2149645069442b05cd815ab">isStoreInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a3202477fd2149645069442b05cd815ab inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fa08d23385b7a2e3e5387a52194ba4a inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a4fa08d23385b7a2e3e5387a52194ba4a">isTruncStoreInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a4fa08d23385b7a2e3e5387a52194ba4a inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b692e8b0d9c8ba1c6360eac7b7498f8 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a5b692e8b0d9c8ba1c6360eac7b7498f8">isRegisterStore</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) const </td></tr>
<tr class="separator:a5b692e8b0d9c8ba1c6360eac7b7498f8 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad79cd3ceb75195eaa8575901993057b2 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad79cd3ceb75195eaa8575901993057b2">isRegisterLoad</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) const </td></tr>
<tr class="separator:ad79cd3ceb75195eaa8575901993057b2 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b599d370879f07e61be9b5a66b83103 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a1b599d370879f07e61be9b5a66b83103">convertToISA</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL) const </td></tr>
<tr class="memdesc:a1b599d370879f07e61be9b5a66b83103 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert the AMDIL <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> to a supported ISA <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>.  <a href="#a1b599d370879f07e61be9b5a66b83103">More...</a><br /></td></tr>
<tr class="separator:a1b599d370879f07e61be9b5a66b83103 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a771052863e62bcef0be2aeac85173006 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a771052863e62bcef0be2aeac85173006">getMaskedMIMGOp</a> (uint16_t Opcode, unsigned Channels) const </td></tr>
<tr class="memdesc:a771052863e62bcef0be2aeac85173006 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a MIMG <code>Opcode</code> that writes all 4 channels, return the equivalent opcode that writes <code>Channels</code> Channels.  <a href="#a771052863e62bcef0be2aeac85173006">More...</a><br /></td></tr>
<tr class="separator:a771052863e62bcef0be2aeac85173006 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1AMDGPUInstrInfo"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classllvm_1_1AMDGPUInstrInfo')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td></tr>
<tr class="memitem:a2ba66a29278456cd7070e9868871f3a7 inherit pro_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a2ba66a29278456cd7070e9868871f3a7">foldMemoryOperandImpl</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;Ops, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex) const </td></tr>
<tr class="separator:a2ba66a29278456cd7070e9868871f3a7 inherit pro_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04f8a2b85dec0be27382429510e1660c inherit pro_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a04f8a2b85dec0be27382429510e1660c">foldMemoryOperandImpl</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;Ops, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LoadMI) const </td></tr>
<tr class="separator:a04f8a2b85dec0be27382429510e1660c inherit pro_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3a2c4e0d9761fadeb987d4e723a0ea inherit pro_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">getIndirectIndexBegin</a> (const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) const </td></tr>
<tr class="separator:aeb3a2c4e0d9761fadeb987d4e723a0ea inherit pro_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31cbc052d92742c2b149cd5c40baf11d inherit pro_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a31cbc052d92742c2b149cd5c40baf11d">getIndirectIndexEnd</a> (const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) const </td></tr>
<tr class="separator:a31cbc052d92742c2b149cd5c40baf11d inherit pro_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1AMDGPUInstrInfo"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classllvm_1_1AMDGPUInstrInfo')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td></tr>
<tr class="memitem:a8be174821a853a8166c14fa44a8fba64 inherit pro_attribs_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a8be174821a853a8166c14fa44a8fba64">TM</a></td></tr>
<tr class="separator:a8be174821a853a8166c14fa44a8fba64 inherit pro_attribs_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="R600InstrInfo_8h_source.html#l00032">32</a> of file <a class="el" href="R600InstrInfo_8h_source.html">R600InstrInfo.h</a>.</p>
</div><h2 class="groupheader">Member Enumeration Documentation</h2>
<a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">llvm::R600InstrInfo::BankSwizzle</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e"></a>ALU_VEC_012_SCL_210&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c"></a>ALU_VEC_021_SCL_122&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335"></a>ALU_VEC_120_SCL_212&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35"></a>ALU_VEC_102_SCL_221&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703"></a>ALU_VEC_201&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669"></a>ALU_VEC_210&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="R600InstrInfo_8h_source.html#l00042">42</a> of file <a class="el" href="R600InstrInfo_8h_source.html">R600InstrInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a1fe42bb2767f8a1779048285fedd6ff0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">R600InstrInfo::R600InstrInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AMDGPUTargetMachine.html">AMDGPUTargetMachine</a> &amp;&#160;</td>
          <td class="paramname"><em>tm</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00031">31</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="ab47bdd7d4e6c3fe1c04ad4c006f13ecc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R600InstrInfo::addFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Operand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Add one of the MO_FLAG* flags to the specified <code>Operand</code>. </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01356">1356</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01377">clearFlag()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01301">getFlagOp()</a>, <a class="el" href="MachineOperand_8h_source.html#l00402">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="R600Defines_8h_source.html#l00053">HAS_NATIVE_OPERANDS</a>, <a class="el" href="R600Defines_8h_source.html#l00023">MO_FLAG_LAST</a>, <a class="el" href="R600Defines_8h_source.html#l00020">MO_FLAG_MASK</a>, <a class="el" href="R600Defines_8h_source.html#l00022">MO_FLAG_NOT_LAST</a>, <a class="el" href="R600Defines_8h_source.html#l00024">NUM_MO_FLAGS</a>, and <a class="el" href="MachineOperand_8h_source.html#l00488">llvm::MachineOperand::setImm()</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l00127">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="R600InstrInfo_8h_source.html#l00197">getInstrLatency()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00787">InsertBranch()</a>.</p>

</div>
</div>
<a class="anchor" id="ad094f465c946d6d12c67fd70900a0e64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::AnalyzeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowModify</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00694">694</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8h_source.html#l00236">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineOperand_8h_source.html#l00560">llvm::MachineOperand::CreateReg()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00238">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8h_source.html#l00257">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00417">llvm::MachineOperand::getMBB()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00204">llvm::MachineOperand::getParent()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00688">isBranch()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00684">isJump()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00661">isPredicateSetter()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00148">llvm::MCInstrDesc::OpInfo</a>, <a class="el" href="SmallVector_8h_source.html#l00236">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00064">llvm::MCOperandInfo::RegClass</a>.</p>

</div>
</div>
<a class="anchor" id="a6c959d12d983263ee65720ec2004b030"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> R600InstrInfo::buildDefaultInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Src0Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Src1Reg</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>buildDefaultInstruction - This function returns a <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> with all the instruction modifiers initialized to their default values. You can use this function to avoid manually specifying each instruction modifier operand when building a new instruction.</p>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> with all the instruction modifiers initialized to their default values. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01133">1133</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00083">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00064">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00223">llvm::BuildMI()</a>, and <a class="el" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">llvm::MachineBasicBlock::findDebugLoc()</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01110">buildIndirectRead()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01093">buildIndirectWrite()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01261">buildMovImm()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01271">buildMovInstr()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01212">buildSlotOfVectorInstruction()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00050">copyPhysReg()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00127">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, and <a class="el" href="R600InstrInfo_8h_source.html#l00197">getInstrLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="aab82728796f30c6a4042ed935219f5e3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> R600InstrInfo::buildIndirectRead </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ValueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OffsetReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build instruction(s) for an indirect register read. </p>
<dl class="section return"><dt>Returns</dt><dd>The instruction that performs the indirect register read </dd></dl>

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ac206a9e05497ffaa6378d1a152953ab7">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01110">1110</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00064">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01133">buildDefaultInstruction()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00032">llvm::RegState::Implicit</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00033">llvm::RegState::Kill</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01285">setImmOperand()</a>, and <a class="el" href="TargetLibraryInfo_8h_source.html#l00648">llvm::LibFunc::write</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8h_source.html#l00197">getInstrLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="aaea8786c6d68fe810a1fb03a1c258bc1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> R600InstrInfo::buildIndirectWrite </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ValueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OffsetReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build instruction(s) for an indirect register write. </p>
<dl class="section return"><dt>Returns</dt><dd>The instruction that performs the indirect register write </dd></dl>

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a512b0ea372fdcec9afe4a47f376b63ce">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01093">1093</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00064">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01133">buildDefaultInstruction()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00032">llvm::RegState::Implicit</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00033">llvm::RegState::Kill</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01285">setImmOperand()</a>, and <a class="el" href="TargetLibraryInfo_8h_source.html#l00648">llvm::LibFunc::write</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8h_source.html#l00197">getInstrLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="ae4b65c4d557e278d52ff6e39616a6184"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * R600InstrInfo::buildMovImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>BB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01261">1261</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01133">buildDefaultInstruction()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l01285">setImmOperand()</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l00127">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, and <a class="el" href="R600InstrInfo_8h_source.html#l00197">getInstrLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="a7fcdf3063fe5258c5286d395f8762e7d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * R600InstrInfo::buildMovInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build a MOV instruction. </p>

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a4dd3274adf847c8498e68477749de20d">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01271">1271</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01133">buildDefaultInstruction()</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8h_source.html#l00197">getInstrLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="a7d9097347d4de52acbe81850951651e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * R600InstrInfo::buildSlotOfVectorInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Slot</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DstReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01212">1212</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01133">buildDefaultInstruction()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00058">llvm::AMDGPUSubtarget::getGeneration()</a>, <a class="el" href="MachineOperand_8h_source.html#l00402">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01277">getOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01186">getSlotedOps()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00132">llvm::TargetMachine::getSubtarget()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineOperand_8h_source.html#l00226">llvm::MachineOperand::isImm()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00033">llvm::AMDGPUSubtarget::R700</a>, <a class="el" href="MachineOperand_8h_source.html#l00488">llvm::MachineOperand::setImm()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01285">setImmOperand()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>, <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00048">llvm::AMDGPUInstrInfo::TM</a>, and <a class="el" href="TargetLibraryInfo_8h_source.html#l00648">llvm::LibFunc::write</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8h_source.html#l00197">getInstrLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="a0091b90309b3cf01a3d4051aad5cea4d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned R600InstrInfo::calculateIndirectAddress </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Calculate the "Indirect Address" for the given <code>RegIndex</code> and <code>Channel</code>. </p>
<p>We model indirect addressing using a virtual address space that can be accesed with loads and stores. The "Indirect Address" is the memory address in this virtual address space that maps to the given <code>RegIndex</code> and <code>Channel</code>. </p>

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad568e7cafe11152d84bc91da24e1fa20">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01082">1082</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8h_source.html#l00197">getInstrLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="a92f6df613d52302f1a53f4ff4881c64b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::canBeConsideredALU </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this <code>Opcode</code> represents an ALU instruction or an instruction that will be lowered in ExpandSpecialInstrs <a class="el" href="classllvm_1_1Pass.html">Pass</a>. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00164">164</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00134">isALUInstr()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00123">isCubeOp()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00045">isVector()</a>.</p>

</div>
</div>
<a class="anchor" id="ae5609377ee9fdd461062a7f91de4c192"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R600InstrInfo::clearFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Operand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear the specified flag on the instruction. </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01377">1377</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01301">getFlagOp()</a>, <a class="el" href="MachineOperand_8h_source.html#l00402">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="R600Defines_8h_source.html#l00053">HAS_NATIVE_OPERANDS</a>, <a class="el" href="R600Defines_8h_source.html#l00024">NUM_MO_FLAGS</a>, and <a class="el" href="MachineOperand_8h_source.html#l00488">llvm::MachineOperand::setImm()</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01356">addFlag()</a>, <a class="el" href="R600InstrInfo_8h_source.html#l00197">getInstrLatency()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00833">RemoveBranch()</a>.</p>

</div>
</div>
<a class="anchor" id="ac6a69e796fe08ae6005ea6cfec70c4fe"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void R600InstrInfo::copyPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>KillSrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a3c208e5af77c8f1d9ec52c3f3eeaaac7">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00050">50</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01133">buildDefaultInstruction()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00031">llvm::RegState::Define</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01277">getOperandIdx()</a>, <a class="el" href="AMDGPURegisterInfo_8cpp_source.html#l00049">llvm::AMDGPURegisterInfo::getSubRegFromChannel()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00032">llvm::RegState::Implicit</a>, and <a class="el" href="MachineOperand_8h_source.html#l00367">llvm::MachineOperand::setIsKill()</a>.</p>

</div>
</div>
<a class="anchor" id="a3221cbd8ae4c796e46f4c4d7b318dd38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1DFAPacketizer.html">DFAPacketizer</a> * R600InstrInfo::CreateTargetScheduleState </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> *&#160;</td>
          <td class="paramname"><em>TM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00654">654</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="Target_2TargetMachine_8h_source.html#l00155">llvm::TargetMachine::getInstrItineraryData()</a>, and <a class="el" href="Target_2TargetMachine_8h_source.html#l00132">llvm::TargetMachine::getSubtarget()</a>.</p>

</div>
</div>
<a class="anchor" id="aa4ec3d27914ec6ec1495dcf58d66599e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::definesAddressRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00237">237</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8cpp_source.html#l01053">llvm::MachineInstr::findRegisterDefOperandIdx()</a>.</p>

</div>
</div>
<a class="anchor" id="a83f0503b0b6524f6152fb17abc0972ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::DefinesPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01001">1001</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00661">isPredicateSetter()</a>.</p>

</div>
</div>
<a class="anchor" id="a0baaa57666a845a35e579bfa1c94aad9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::FindSwizzleForVectorSlot </td>
          <td>(</td>
          <td class="paramtype">const std::vector&lt; std::vector&lt; std::pair&lt; <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>, unsigned &gt; &gt; &gt; &amp;&#160;</td>
          <td class="paramname"><em>IGSrcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>SwzCandidate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::vector&lt; std::pair&lt; <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>, unsigned &gt; &gt; &amp;&#160;</td>
          <td class="paramname"><em>TransSrcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a>&#160;</td>
          <td class="paramname"><em>TransSwz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerate all possible Swizzle sequence to find one that can meet all read port requirements. </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00512">512</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l00443">isLegalUpTo()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00493">NextPossibleSolution()</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00549">fitsReadPortLimitations()</a>.</p>

</div>
</div>
<a class="anchor" id="adac9d699d7dcdfb4f5f92432cb7ac4b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::fitsConstReadLimitations </td>
          <td>(</td>
          <td class="paramtype">const std::vector&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>MIs</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>An instruction group can only access 2 channel pair (either [XY] or [ZW]) from KCache bank on R700+. This function check if MI set in input meet this limitations </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00623">623</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600RegisterInfo_8cpp_source.html#l00068">llvm::R600RegisterInfo::getHWRegChan()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00294">getSrcs()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="SmallSet_8h_source.html#l00059">llvm::SmallSet&lt; T, N, C &gt;::insert()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00134">isALUInstr()</a>, <a class="el" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="Target_2README_8txt_source.html#l00723">n</a>, <a class="el" href="SmallSet_8h_source.html#l00043">llvm::SmallSet&lt; T, N, C &gt;::size()</a>, and <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T &gt;::size()</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l01714">FoldOperand()</a>, and <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>.</p>

</div>
</div>
<a class="anchor" id="a725f268bb265a9d71d7303f9db46e9ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::fitsConstReadLimitations </td>
          <td>(</td>
          <td class="paramtype">const std::vector&lt; unsigned &gt; &amp;&#160;</td>
          <td class="paramname"><em>Consts</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Same but using const index set instead of MI set. </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00598">598</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, and <a class="el" href="Target_2README_8txt_source.html#l00723">n</a>.</p>

</div>
</div>
<a class="anchor" id="ac9087763ca81614578fd3b20271a5f38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::fitsReadPortLimitations </td>
          <td>(</td>
          <td class="paramtype">const std::vector&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>MIs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; unsigned, unsigned &gt; &amp;&#160;</td>
          <td class="paramname"><em>PV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>BS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isLastAluTrans</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Given the order VEC_012 &lt; VEC_021 &lt; VEC_120 &lt; VEC_102 &lt; VEC_201 &lt; VEC_210 returns true and the first (in lexical order) BankSwizzle affectation starting from the one already provided in the <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> Group MIs that fits Read Port limitations in BS if available. Otherwise returns false and undefined content in BS. isLastAluTrans should be set if the last Alu of MIs will be executed on Trans ALU. In this case, ValidTSwizzle returns the BankSwizzle value to apply to the last instruction. PV holds GPR to PV registers in the <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> Group MIs. </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00549">549</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8h_source.html#l00043">ALU_VEC_012_SCL_210</a>, <a class="el" href="R600InstrInfo_8h_source.html#l00044">ALU_VEC_021_SCL_122</a>, <a class="el" href="R600InstrInfo_8h_source.html#l00046">ALU_VEC_102_SCL_221</a>, <a class="el" href="R600InstrInfo_8h_source.html#l00045">ALU_VEC_120_SCL_212</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00512">FindSwizzleForVectorSlot()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01277">getOperandIdx()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00529">isConstCompatible()</a>.</p>

</div>
</div>
<a class="anchor" id="a4671f8263c7cec241186ad392534117e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp; R600InstrInfo::getFlagOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcIdx</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Flag</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">SrcIdx</td><td>The register source to set the flag on (e.g src0, src1, src2) </td></tr>
    <tr><td class="paramname">Flag</td><td>The flag being set.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the operand containing the flags for this instruction. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01301">1301</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600Defines_8h_source.html#l00028">GET_FLAG_OPERAND_IDX</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01277">getOperandIdx()</a>, <a class="el" href="R600Defines_8h_source.html#l00053">HAS_NATIVE_OPERANDS</a>, <a class="el" href="MachineOperand_8h_source.html#l00226">llvm::MachineOperand::isImm()</a>, <a class="el" href="R600Defines_8h_source.html#l00019">MO_FLAG_ABS</a>, <a class="el" href="R600Defines_8h_source.html#l00017">MO_FLAG_CLAMP</a>, <a class="el" href="R600Defines_8h_source.html#l00023">MO_FLAG_LAST</a>, <a class="el" href="R600Defines_8h_source.html#l00020">MO_FLAG_MASK</a>, <a class="el" href="R600Defines_8h_source.html#l00018">MO_FLAG_NEG</a>, <a class="el" href="R600Defines_8h_source.html#l00022">MO_FLAG_NOT_LAST</a>, <a class="el" href="R600Defines_8h_source.html#l00037">R600_InstFlag::OP3</a>, and <a class="el" href="TargetLibraryInfo_8h_source.html#l00648">llvm::LibFunc::write</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01356">addFlag()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01377">clearFlag()</a>, and <a class="el" href="R600InstrInfo_8h_source.html#l00197">getInstrLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="ae4e7436eaa9120a5ab201de314735a48"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned R600InstrInfo::getIEQOpcode </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#af513df032272063fa87ed85c671fd9bf">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00092">92</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a4833be56fd15da4e4b29b94a7249f489"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * R600InstrInfo::getIndirectAddrRegClass </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The register class to be used for loading and storing values from an "Indirect Address" . </dd></dl>

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a92318009134773a0f9e5a348f4175680">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01089">1089</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8h_source.html#l00197">getInstrLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="a8319c256f5ec9ff1854d38b1c9319db4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> R600InstrInfo::getInstrLatency </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned *&#160;</td>
          <td class="paramname"><em>PredCost</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01053">1053</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a2ac9555cfce3f5ae467d6b9dca8944a8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::R600InstrInfo::getInstrLatency </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Node</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8h_source.html#l00197">197</a> of file <a class="el" href="R600InstrInfo_8h_source.html">R600InstrInfo.h</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01356">addFlag()</a>, <a class="el" href="CodeGen_2README_8txt_source.html#l00036">BB</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01133">buildDefaultInstruction()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01110">buildIndirectRead()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01093">buildIndirectWrite()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01261">buildMovImm()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01271">buildMovInstr()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01212">buildSlotOfVectorInstruction()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01082">calculateIndirectAddress()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01377">clearFlag()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01301">getFlagOp()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01089">getIndirectAddrRegClass()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#abdea5cc579b732f069fb0eaa5c764dc5">llvm::AMDGPU::getLDSNoRetOp()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01129">getMaxAlusPerClause()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01277">getOperandIdx()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01297">hasFlagOperand()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="classllvm_1_1R600InstrInfo.html#a6b3f73606d1639b3c2c02b42af38b466">isFlagSet()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01061">reserveIndirectRegisters()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l01285">setImmOperand()</a>.</p>

</div>
</div>
<a class="anchor" id="abb29912c607d99a0dbc42453b3fdeadf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned R600InstrInfo::getMaxAlusPerClause </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01129">1129</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8h_source.html#l00197">getInstrLatency()</a>, and <a class="el" href="R600MachineScheduler_8cpp_source.html#l00026">llvm::R600SchedStrategy::initialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a1804b7629c6b7dfd42443e6e429dbc12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> R600InstrInfo::getOperandIdx </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the index of Op in the <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>. </p>
<dl class="section return"><dt>Returns</dt><dd>-1 if the <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> does not contain the specified <code>Op</code>. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01277">1277</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01212">buildSlotOfVectorInstruction()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00050">copyPhysReg()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00127">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00549">fitsReadPortLimitations()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l01714">FoldOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01301">getFlagOp()</a>, <a class="el" href="R600InstrInfo_8h_source.html#l00197">getInstrLatency()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00269">getSelIdx()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00257">getSrcIdx()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00294">getSrcs()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00156">isLDSNoRetInstr()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00160">isLDSRetInstr()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01015">PredicateInstruction()</a>, <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l01285">setImmOperand()</a>.</p>

</div>
</div>
<a class="anchor" id="af878de35e24d39ed75443c4e2be8aabd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> R600InstrInfo::getOperandIdx </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the index of <code>Op</code> for the given Opcode. </p>
<dl class="section return"><dt>Returns</dt><dd>-1 if the <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> does not contain the specified <code>Op</code>. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01281">1281</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">llvm::AMDGPU::getNamedOperandIdx()</a>.</p>

</div>
</div>
<a class="anchor" id="a5e31e0153b282f4c388cdc6880cb9720"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> R600InstrInfo::getPredicationCost </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01049">1049</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ace87802d98aa558e3ab9e6bd927f9fb4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> &amp; R600InstrInfo::getRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a76592c8eef5f3496cfdc43368880371f">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00037">37</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l00508">llvm::R600TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a0a1cf472c1334619a363dfcb9f377649"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> R600InstrInfo::getSelIdx </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The operand Index for the Sel operand given an index to one of the instruction's src operands. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00269">269</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01277">getOperandIdx()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00268">SRC_SEL_ROWS</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l01714">FoldOperand()</a>.</p>

</div>
</div>
<a class="anchor" id="a5415539cc75acfd63a95de2707ce2b55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> R600InstrInfo::getSrcIdx </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The operand index for the given source number. Legal values for SrcNum are 0, 1, and 2. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00257">257</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01277">getOperandIdx()</a>.</p>

</div>
</div>
<a class="anchor" id="af6055deb7ab8c9eb563d8b3ea3220c4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; std::pair&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *, int64_t &gt;, 3 &gt; R600InstrInfo::getSrcs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>a pair for each src of an ALU instructions. The first member of a pair is the register id. If register is ALU_CONST, second member is SEL. If register is ALU_LITERAL, second member is IMM. Otherwise, second member value is undefined. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00294">294</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="DenseMap_8h_source.html#l00057">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT &gt;::end()</a>, <a class="el" href="DenseMap_8h_source.html#l00108">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT &gt;::find()</a>, <a class="el" href="R600RegisterInfo_8cpp_source.html#l00068">llvm::R600RegisterInfo::getHWRegChan()</a>, <a class="el" href="MachineOperand_8h_source.html#l00402">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01277">getOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>, <a class="el" href="Target_2README_8txt_source.html#l00723">n</a>, <a class="el" href="SmallVector_8h_source.html#l00236">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, and <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T &gt;::size()</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00623">fitsConstReadLimitations()</a>.</p>

</div>
</div>
<a class="anchor" id="ab5ce59b75b4fc3e8d75d6ec2cfce1140"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::hasFlagOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this instruction has an operand for storing target flags. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01297">1297</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600Defines_8h_source.html#l00028">GET_FLAG_OPERAND_IDX</a>, and <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8h_source.html#l00197">getInstrLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="ae980cc9f29a054fbb25fa7f115c007c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::hasInstrModifiers </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00140">140</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600Defines_8h_source.html#l00041">R600_InstFlag::OP1</a>, <a class="el" href="R600Defines_8h_source.html#l00042">R600_InstFlag::OP2</a>, and <a class="el" href="R600Defines_8h_source.html#l00037">R600_InstFlag::OP3</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l01714">FoldOperand()</a>.</p>

</div>
</div>
<a class="anchor" id="a82ba91233cc87a7fcdaa6f41c32219a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned R600InstrInfo::InsertBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00787">787</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01356">addFlag()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00064">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00223">llvm::BuildMI()</a>, <a class="el" href="SmallVector_8h_source.html#l00056">llvm::SmallVectorBase::empty()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00238">llvm::MachineBasicBlock::end()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00671">findFirstPredicateSetterFrom()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00776">FindLastAluClause()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00033">llvm::RegState::Kill</a>, <a class="el" href="R600Defines_8h_source.html#l00021">MO_FLAG_PUSH</a>, and <a class="el" href="MachineOperand_8h_source.html#l00488">llvm::MachineOperand::setImm()</a>.</p>

</div>
</div>
<a class="anchor" id="af84cb86f767529ac5d4123e1ca51cffd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isALUInstr </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this <code>Opcode</code> represents an ALU instruction. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00134">134</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600Defines_8h_source.html#l00045">R600_InstFlag::ALU_INST</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00164">canBeConsideredALU()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00623">fitsConstReadLimitations()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00241">readsLDSSrcReg()</a>, and <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>.</p>

</div>
</div>
<a class="anchor" id="a75f287b5a8a0375ca8a96ebfee2dd90c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isCubeOp </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00123">123</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00164">canBeConsideredALU()</a>, and <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>.</p>

</div>
</div>
<a class="anchor" id="a77846ac8ec94d5174217aa30016bf1b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isExport </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00200">200</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600Defines_8h_source.html#l00048">R600_InstFlag::IS_EXPORT</a>.</p>

</div>
</div>
<a class="anchor" id="a6b3f73606d1639b3c2c02b42af38b466"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::R600InstrInfo::isFlagSet </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Operand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Determine if the specified <code>Flag</code> is set on this <code>Operand</code>. </p>

<p>Referenced by <a class="el" href="R600InstrInfo_8h_source.html#l00197">getInstrLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="a567a6676662ac8d89a37818491f96f3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isLDSInstr </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00148">148</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600Defines_8h_source.html#l00046">R600_InstFlag::LDS_1A</a>, <a class="el" href="R600Defines_8h_source.html#l00047">R600_InstFlag::LDS_1A1D</a>, and <a class="el" href="R600Defines_8h_source.html#l00049">R600_InstFlag::LDS_1A2D</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00156">isLDSNoRetInstr()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00160">isLDSRetInstr()</a>, and <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>.</p>

</div>
</div>
<a class="anchor" id="a4b39400c798e317e9525d46fc8221012"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isLDSNoRetInstr </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00156">156</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01277">getOperandIdx()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00148">isLDSInstr()</a>.</p>

</div>
</div>
<a class="anchor" id="aff4929f96b07058beefbcb3097a7da7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isLDSRetInstr </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00160">160</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01277">getOperandIdx()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00148">isLDSInstr()</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l00127">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a class="anchor" id="aed7311bb5bbc5336f3383020e86f334f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isLegalToSplitMBBAt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if <code>MBBI</code> can be moved into a new basic. </dd></dl>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00081">81</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="R600RegisterInfo_8cpp_source.html#l00089">llvm::R600RegisterInfo::isPhysRegLiveAcrossClauses()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00287">llvm::TargetRegisterInfo::isVirtualRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="a1a5b9275f43c09965817c3a9645852c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned R600InstrInfo::isLegalUpTo </td>
          <td>(</td>
          <td class="paramtype">const std::vector&lt; std::vector&lt; std::pair&lt; <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>, unsigned &gt; &gt; &gt; &amp;&#160;</td>
          <td class="paramname"><em>IGSrcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::vector&lt; <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Swz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::vector&lt; std::pair&lt; <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>, unsigned &gt; &gt; &amp;&#160;</td>
          <td class="paramname"><em>TransSrcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a>&#160;</td>
          <td class="paramname"><em>TransSwz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>returns how many MIs (whose inputs are represented by IGSrcs) can be packed in the same <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> Group while meeting read port limitations given a Swz swizzle sequence. </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00443">443</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8h_source.html#l00043">ALU_VEC_012_SCL_210</a>, <a class="el" href="R600InstrInfo_8h_source.html#l00044">ALU_VEC_021_SCL_122</a>, <a class="el" href="R600Defines_8h_source.html#l00060">GET_REG_INDEX</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00416">getTransSwizzle()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="Intrinsics_8h_source.html#l01262">llvm::Intrinsic::memset</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00387">Swizzle()</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00512">FindSwizzleForVectorSlot()</a>.</p>

</div>
</div>
<a class="anchor" id="a1adf84c71798a4f0aa78ddf235320c88"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isMov </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a3d112b13793e75de470d7aed30ac5e60">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00096">96</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a1fc6641e5ec1428e507a60f29afb6fae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isPlaceHolderOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00111">111</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="NVPTXISelLowering_8h_source.html#l00049">llvm::NVPTXISD::RETURN</a>.</p>

</div>
</div>
<a class="anchor" id="a2b002b03ea1213b23598231f183d8e1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isPredicable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00907">907</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8h_source.html#l00236">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineOperand_8h_source.html#l00402">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00119">llvm::MachineInstr::getParent()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00260">llvm::AMDGPUInstrInfo::isPredicable()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00045">isVector()</a>.</p>

</div>
</div>
<a class="anchor" id="a7cbbfa9f3f58a5117d8faf6f9f2175e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isPredicated </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00891">891</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8cpp_source.html#l01082">llvm::MachineInstr::findFirstPredOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>.</p>

</div>
</div>
<a class="anchor" id="aa178c1bd1b1e7866c5d86efdcc9a9759"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isProfitableToDupForIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>NumCyles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00952">952</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="af7b7cc08d963d094cc66f42d563b1874"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isProfitableToIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>NumCyles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ExtraPredCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00933">933</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ad7de21236f37a6f428869fe0c0f8994a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isProfitableToIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>TMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>NumTCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ExtraTCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>FMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>NumFCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ExtraFCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00941">941</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ad0f1a975fffe996f08baad4ac73feb38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isProfitableToUnpredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>TMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>FMBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00960">960</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a520bbb1242cd198cb0e5b3d157870f32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isReductionOp </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00119">119</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>.</p>

</div>
</div>
<a class="anchor" id="af5ecb6a9739febf2aaaaa4eb2d13f9cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isTransOnly </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00182">182</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00066">llvm::AMDGPUSubtarget::hasCaymanISA()</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00188">isTransOnly()</a>, and <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>.</p>

</div>
</div>
<a class="anchor" id="ac73525c8fa86113a1eaec4162167fe48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isTransOnly </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00188">188</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00182">isTransOnly()</a>.</p>

</div>
</div>
<a class="anchor" id="a53dddf32a33d6570134a6864e4add034"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isTrig </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00041">41</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="R600Defines_8h_source.html#l00036">R600_InstFlag::TRIG</a>.</p>

</div>
</div>
<a class="anchor" id="a74f5793375f2d6bd33bd6ebfc4ca2eb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isVector </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Vector instructions are instructions that must fill all instruction slots within an instruction group. </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00045">45</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="R600Defines_8h_source.html#l00038">R600_InstFlag::VECTOR</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00164">canBeConsideredALU()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00907">isPredicable()</a>, and <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>.</p>

</div>
</div>
<a class="anchor" id="a57f33975d02029c2b80eaabde0ca0651"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isVectorOnly </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00192">192</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00196">isVectorOnly()</a>, and <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>.</p>

</div>
</div>
<a class="anchor" id="a06e2e4717324b4ae879cc266a87925a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isVectorOnly </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00196">196</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00192">isVectorOnly()</a>.</p>

</div>
</div>
<a class="anchor" id="a62318be18f9fc4ffb5247c9bae6befb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::mustBeLastInClause </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00223">223</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ab5e7faaa306fac3ba0087f6dd28ca031"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::PredicateInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01015">1015</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00064">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01082">llvm::MachineInstr::findFirstPredOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01277">getOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00119">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="AArch64Disassembler_8cpp_source.html#l00299">getReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00032">llvm::RegState::Implicit</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>, <a class="el" href="MachineOperand_8h_source.html#l00488">llvm::MachineOperand::setImm()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>.</p>

</div>
</div>
<a class="anchor" id="adbb7558feda98e76dc116e0bf4a26222"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::readsLDSSrcReg </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00241">241</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00134">isALUInstr()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00287">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="MachineInstr_8h_source.html#l00284">llvm::MachineInstr::operands_begin()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00285">llvm::MachineInstr::operands_end()</a>.</p>

<p>Referenced by <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>.</p>

</div>
</div>
<a class="anchor" id="adf8d9ff79f3e2ce2e2b24587c00dfc4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned R600InstrInfo::RemoveBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00833">833</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8h_source.html#l00236">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01377">clearFlag()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00238">llvm::MachineBasicBlock::end()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00671">findFirstPredicateSetterFrom()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00776">FindLastAluClause()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, and <a class="el" href="R600Defines_8h_source.html#l00021">MO_FLAG_PUSH</a>.</p>

</div>
</div>
<a class="anchor" id="a60dbe072b2564dd885c0273a1ddae5c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R600InstrInfo::reserveIndirectRegisters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td>
          <td class="paramname"><em>Reserved</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserve the registers that may be accesed using indirect addressing. </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01061">1061</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="Target_2TargetMachine_8h_source.html#l00120">llvm::TargetMachine::getFrameLowering()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00279">llvm::AMDGPUInstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00314">llvm::AMDGPUInstrInfo::getIndirectIndexEnd()</a>, <a class="el" href="AMDGPUFrameLowering_8cpp_source.html#l00027">llvm::AMDGPUFrameLowering::getStackWidth()</a>, <a class="el" href="BitVector_8h_source.html#l00236">llvm::BitVector::set()</a>, and <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00048">llvm::AMDGPUInstrInfo::TM</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8h_source.html#l00197">getInstrLatency()</a>, and <a class="el" href="R600RegisterInfo_8cpp_source.html#l00028">llvm::R600RegisterInfo::getReservedRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="a28109dffa32be2b2f9cf318174f6cdb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::ReverseBranchCondition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00967">967</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00402">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00032">OPCODE_IS_NOT_ZERO</a>, <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00030">OPCODE_IS_NOT_ZERO_INT</a>, <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00031">OPCODE_IS_ZERO</a>, <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00029">OPCODE_IS_ZERO_INT</a>, <a class="el" href="MachineOperand_8h_source.html#l00488">llvm::MachineOperand::setImm()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a31dcaab13280a54270c4ebb93d65383a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R600InstrInfo::setImmOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Helper function for setting instruction flag values. </p>

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01285">1285</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01277">getOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00226">llvm::MachineOperand::isImm()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00488">llvm::MachineOperand::setImm()</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01110">buildIndirectRead()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01093">buildIndirectWrite()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01261">buildMovImm()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01212">buildSlotOfVectorInstruction()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00127">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, and <a class="el" href="R600InstrInfo_8h_source.html#l00197">getInstrLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="aa6cbe56d89b87c5e1d2f0f33eba03f1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::SubsumesPredicate </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01008">1008</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a6b2205f736365a9d76695a91376b7ac4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::usesAddressRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00233">233</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8cpp_source.html#l01000">llvm::MachineInstr::findRegisterUseOperandIdx()</a>.</p>

</div>
</div>
<a class="anchor" id="a343c9f04399965fa729dc486f772abba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::usesTextureCache </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00213">213</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00050">llvm::AMDGPUSubtarget::hasVertexCache()</a>, <a class="el" href="R600Defines_8h_source.html#l00063">IS_TEX</a>, and <a class="el" href="R600Defines_8h_source.html#l00062">IS_VTX</a>.</p>

<p>Referenced by <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00217">usesTextureCache()</a>.</p>

</div>
</div>
<a class="anchor" id="a16f2739df0a4f591637df744371aa4e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::usesTextureCache </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00217">217</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPU_8h_source.html#l00063">ShaderType::COMPUTE</a>, <a class="el" href="MachineFunction_8h_source.html#l00236">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00119">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00025">llvm::AMDGPUMachineFunction::ShaderType</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00213">usesTextureCache()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00204">usesVertexCache()</a>.</p>

</div>
</div>
<a class="anchor" id="a46661663b36c2b24c3ade17a417714a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::usesVertexCache </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00204">204</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00050">llvm::AMDGPUSubtarget::hasVertexCache()</a>, and <a class="el" href="R600Defines_8h_source.html#l00062">IS_VTX</a>.</p>

<p>Referenced by <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00217">usesTextureCache()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00208">usesVertexCache()</a>.</p>

</div>
</div>
<a class="anchor" id="a0bc3ea57a381540e109688f135d2dfe8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::usesVertexCache </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00208">208</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPU_8h_source.html#l00063">ShaderType::COMPUTE</a>, <a class="el" href="MachineFunction_8h_source.html#l00236">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00119">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00025">llvm::AMDGPUMachineFunction::ShaderType</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00204">usesVertexCache()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="R600InstrInfo_8h_source.html">R600InstrInfo.h</a></li>
<li><a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:04:46 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
