

Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Wed Feb 05 18:08:27 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           1209
LUT:           2993
FF:            3732
DSP:              0
BRAM:           534
SRL:             55
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    2.823
CP achieved post-implementation:    4.062
Timing not met
