{
  "module_name": "sie.h",
  "hash_id": "5807d9db36ba09823afc9cc35cfb6ca7481ba8026d58a8c83a13f94e03a279e7",
  "original_prompt": "Ingested from linux-6.6.14/tools/arch/s390/include/uapi/asm/sie.h",
  "human_readable_source": " \n#ifndef _UAPI_ASM_S390_SIE_H\n#define _UAPI_ASM_S390_SIE_H\n\n#define diagnose_codes\t\t\t\t\t\t\\\n\t{ 0x10, \"DIAG (0x10) release pages\" },\t\t\t\\\n\t{ 0x44, \"DIAG (0x44) time slice end\" },\t\t\t\\\n\t{ 0x9c, \"DIAG (0x9c) time slice end directed\" },\t\\\n\t{ 0x204, \"DIAG (0x204) logical-cpu utilization\" },\t\\\n\t{ 0x258, \"DIAG (0x258) page-reference services\" },\t\\\n\t{ 0x288, \"DIAG (0x288) watchdog functions\" },\t\t\\\n\t{ 0x308, \"DIAG (0x308) ipl functions\" },\t\t\\\n\t{ 0x500, \"DIAG (0x500) KVM virtio functions\" },\t\t\\\n\t{ 0x501, \"DIAG (0x501) KVM breakpoint\" }\n\n#define sigp_order_codes\t\t\t\t\t\\\n\t{ 0x01, \"SIGP sense\" },\t\t\t\t\t\\\n\t{ 0x02, \"SIGP external call\" },\t\t\t\t\\\n\t{ 0x03, \"SIGP emergency signal\" },\t\t\t\\\n\t{ 0x04, \"SIGP start\" },\t\t\t\t\t\\\n\t{ 0x05, \"SIGP stop\" },\t\t\t\t\t\\\n\t{ 0x06, \"SIGP restart\" },\t\t\t\t\\\n\t{ 0x09, \"SIGP stop and store status\" },\t\t\t\\\n\t{ 0x0b, \"SIGP initial cpu reset\" },\t\t\t\\\n\t{ 0x0c, \"SIGP cpu reset\" },\t\t\t\t\\\n\t{ 0x0d, \"SIGP set prefix\" },\t\t\t\t\\\n\t{ 0x0e, \"SIGP store status at address\" },\t\t\\\n\t{ 0x12, \"SIGP set architecture\" },\t\t\t\\\n\t{ 0x13, \"SIGP conditional emergency signal\" },\t\t\\\n\t{ 0x15, \"SIGP sense running\" },\t\t\t\t\\\n\t{ 0x16, \"SIGP set multithreading\"},\t\t\t\\\n\t{ 0x17, \"SIGP store additional status at address\"}\n\n#define icpt_prog_codes\t\t\t\t\t\t\\\n\t{ 0x0001, \"Prog Operation\" },\t\t\t\t\\\n\t{ 0x0002, \"Prog Privileged Operation\" },\t\t\\\n\t{ 0x0003, \"Prog Execute\" },\t\t\t\t\\\n\t{ 0x0004, \"Prog Protection\" },\t\t\t\t\\\n\t{ 0x0005, \"Prog Addressing\" },\t\t\t\t\\\n\t{ 0x0006, \"Prog Specification\" },\t\t\t\\\n\t{ 0x0007, \"Prog Data\" },\t\t\t\t\\\n\t{ 0x0008, \"Prog Fixedpoint overflow\" },\t\t\t\\\n\t{ 0x0009, \"Prog Fixedpoint divide\" },\t\t\t\\\n\t{ 0x000A, \"Prog Decimal overflow\" },\t\t\t\\\n\t{ 0x000B, \"Prog Decimal divide\" },\t\t\t\\\n\t{ 0x000C, \"Prog HFP exponent overflow\" },\t\t\\\n\t{ 0x000D, \"Prog HFP exponent underflow\" },\t\t\\\n\t{ 0x000E, \"Prog HFP significance\" },\t\t\t\\\n\t{ 0x000F, \"Prog HFP divide\" },\t\t\t\t\\\n\t{ 0x0010, \"Prog Segment translation\" },\t\t\t\\\n\t{ 0x0011, \"Prog Page translation\" },\t\t\t\\\n\t{ 0x0012, \"Prog Translation specification\" },\t\t\\\n\t{ 0x0013, \"Prog Special operation\" },\t\t\t\\\n\t{ 0x0015, \"Prog Operand\" },\t\t\t\t\\\n\t{ 0x0016, \"Prog Trace table\" },\t\t\t\t\\\n\t{ 0x0017, \"Prog ASNtranslation specification\" },\t\\\n\t{ 0x001C, \"Prog Spaceswitch event\" },\t\t\t\\\n\t{ 0x001D, \"Prog HFP square root\" },\t\t\t\\\n\t{ 0x001F, \"Prog PCtranslation specification\" },\t\t\\\n\t{ 0x0020, \"Prog AFX translation\" },\t\t\t\\\n\t{ 0x0021, \"Prog ASX translation\" },\t\t\t\\\n\t{ 0x0022, \"Prog LX translation\" },\t\t\t\\\n\t{ 0x0023, \"Prog EX translation\" },\t\t\t\\\n\t{ 0x0024, \"Prog Primary authority\" },\t\t\t\\\n\t{ 0x0025, \"Prog Secondary authority\" },\t\t\t\\\n\t{ 0x0026, \"Prog LFXtranslation exception\" },\t\t\\\n\t{ 0x0027, \"Prog LSXtranslation exception\" },\t\t\\\n\t{ 0x0028, \"Prog ALET specification\" },\t\t\t\\\n\t{ 0x0029, \"Prog ALEN translation\" },\t\t\t\\\n\t{ 0x002A, \"Prog ALE sequence\" },\t\t\t\\\n\t{ 0x002B, \"Prog ASTE validity\" },\t\t\t\\\n\t{ 0x002C, \"Prog ASTE sequence\" },\t\t\t\\\n\t{ 0x002D, \"Prog Extended authority\" },\t\t\t\\\n\t{ 0x002E, \"Prog LSTE sequence\" },\t\t\t\\\n\t{ 0x002F, \"Prog ASTE instance\" },\t\t\t\\\n\t{ 0x0030, \"Prog Stack full\" },\t\t\t\t\\\n\t{ 0x0031, \"Prog Stack empty\" },\t\t\t\t\\\n\t{ 0x0032, \"Prog Stack specification\" },\t\t\t\\\n\t{ 0x0033, \"Prog Stack type\" },\t\t\t\t\\\n\t{ 0x0034, \"Prog Stack operation\" },\t\t\t\\\n\t{ 0x0039, \"Prog Region first translation\" },\t\t\\\n\t{ 0x003A, \"Prog Region second translation\" },\t\t\\\n\t{ 0x003B, \"Prog Region third translation\" },\t\t\\\n\t{ 0x0040, \"Prog Monitor event\" },\t\t\t\\\n\t{ 0x0080, \"Prog PER event\" },\t\t\t\t\\\n\t{ 0x0119, \"Prog Crypto operation\" }\n\n#define exit_code_ipa0(ipa0, opcode, mnemonic)\t\t\\\n\t{ (ipa0 << 8 | opcode), #ipa0 \" \" mnemonic }\n#define exit_code(opcode, mnemonic)\t\t\t\\\n\t{ opcode, mnemonic }\n\n#define icpt_insn_codes\t\t\t\t\\\n\texit_code_ipa0(0x01, 0x01, \"PR\"),\t\\\n\texit_code_ipa0(0x01, 0x04, \"PTFF\"),\t\\\n\texit_code_ipa0(0x01, 0x07, \"SCKPF\"),\t\\\n\texit_code_ipa0(0xAA, 0x00, \"RINEXT\"),\t\\\n\texit_code_ipa0(0xAA, 0x01, \"RION\"),\t\\\n\texit_code_ipa0(0xAA, 0x02, \"TRIC\"),\t\\\n\texit_code_ipa0(0xAA, 0x03, \"RIOFF\"),\t\\\n\texit_code_ipa0(0xAA, 0x04, \"RIEMIT\"),\t\\\n\texit_code_ipa0(0xB2, 0x02, \"STIDP\"),\t\\\n\texit_code_ipa0(0xB2, 0x04, \"SCK\"),\t\\\n\texit_code_ipa0(0xB2, 0x05, \"STCK\"),\t\\\n\texit_code_ipa0(0xB2, 0x06, \"SCKC\"),\t\\\n\texit_code_ipa0(0xB2, 0x07, \"STCKC\"),\t\\\n\texit_code_ipa0(0xB2, 0x08, \"SPT\"),\t\\\n\texit_code_ipa0(0xB2, 0x09, \"STPT\"),\t\\\n\texit_code_ipa0(0xB2, 0x0d, \"PTLB\"),\t\\\n\texit_code_ipa0(0xB2, 0x10, \"SPX\"),\t\\\n\texit_code_ipa0(0xB2, 0x11, \"STPX\"),\t\\\n\texit_code_ipa0(0xB2, 0x12, \"STAP\"),\t\\\n\texit_code_ipa0(0xB2, 0x14, \"SIE\"),\t\\\n\texit_code_ipa0(0xB2, 0x16, \"SETR\"),\t\\\n\texit_code_ipa0(0xB2, 0x17, \"STETR\"),\t\\\n\texit_code_ipa0(0xB2, 0x18, \"PC\"),\t\\\n\texit_code_ipa0(0xB2, 0x20, \"SERVC\"),\t\\\n\texit_code_ipa0(0xB2, 0x21, \"IPTE\"),\t\\\n\texit_code_ipa0(0xB2, 0x28, \"PT\"),\t\\\n\texit_code_ipa0(0xB2, 0x29, \"ISKE\"),\t\\\n\texit_code_ipa0(0xB2, 0x2a, \"RRBE\"),\t\\\n\texit_code_ipa0(0xB2, 0x2b, \"SSKE\"),\t\\\n\texit_code_ipa0(0xB2, 0x2c, \"TB\"),\t\\\n\texit_code_ipa0(0xB2, 0x2e, \"PGIN\"),\t\\\n\texit_code_ipa0(0xB2, 0x2f, \"PGOUT\"),\t\\\n\texit_code_ipa0(0xB2, 0x30, \"CSCH\"),\t\\\n\texit_code_ipa0(0xB2, 0x31, \"HSCH\"),\t\\\n\texit_code_ipa0(0xB2, 0x32, \"MSCH\"),\t\\\n\texit_code_ipa0(0xB2, 0x33, \"SSCH\"),\t\\\n\texit_code_ipa0(0xB2, 0x34, \"STSCH\"),\t\\\n\texit_code_ipa0(0xB2, 0x35, \"TSCH\"),\t\\\n\texit_code_ipa0(0xB2, 0x36, \"TPI\"),\t\\\n\texit_code_ipa0(0xB2, 0x37, \"SAL\"),\t\\\n\texit_code_ipa0(0xB2, 0x38, \"RSCH\"),\t\\\n\texit_code_ipa0(0xB2, 0x39, \"STCRW\"),\t\\\n\texit_code_ipa0(0xB2, 0x3a, \"STCPS\"),\t\\\n\texit_code_ipa0(0xB2, 0x3b, \"RCHP\"),\t\\\n\texit_code_ipa0(0xB2, 0x3c, \"SCHM\"),\t\\\n\texit_code_ipa0(0xB2, 0x40, \"BAKR\"),\t\\\n\texit_code_ipa0(0xB2, 0x48, \"PALB\"),\t\\\n\texit_code_ipa0(0xB2, 0x4c, \"TAR\"),\t\\\n\texit_code_ipa0(0xB2, 0x50, \"CSP\"),\t\\\n\texit_code_ipa0(0xB2, 0x54, \"MVPG\"),\t\\\n\texit_code_ipa0(0xB2, 0x56, \"STHYI\"),\t\\\n\texit_code_ipa0(0xB2, 0x58, \"BSG\"),\t\\\n\texit_code_ipa0(0xB2, 0x5a, \"BSA\"),\t\\\n\texit_code_ipa0(0xB2, 0x5f, \"CHSC\"),\t\\\n\texit_code_ipa0(0xB2, 0x74, \"SIGA\"),\t\\\n\texit_code_ipa0(0xB2, 0x76, \"XSCH\"),\t\\\n\texit_code_ipa0(0xB2, 0x78, \"STCKE\"),\t\\\n\texit_code_ipa0(0xB2, 0x7c, \"STCKF\"),\t\\\n\texit_code_ipa0(0xB2, 0x7d, \"STSI\"),\t\\\n\texit_code_ipa0(0xB2, 0xb0, \"STFLE\"),\t\\\n\texit_code_ipa0(0xB2, 0xb1, \"STFL\"),\t\\\n\texit_code_ipa0(0xB2, 0xb2, \"LPSWE\"),\t\\\n\texit_code_ipa0(0xB2, 0xf8, \"TEND\"),\t\\\n\texit_code_ipa0(0xB2, 0xfc, \"TABORT\"),\t\\\n\texit_code_ipa0(0xB9, 0x1e, \"KMAC\"),\t\\\n\texit_code_ipa0(0xB9, 0x28, \"PCKMO\"),\t\\\n\texit_code_ipa0(0xB9, 0x2a, \"KMF\"),\t\\\n\texit_code_ipa0(0xB9, 0x2b, \"KMO\"),\t\\\n\texit_code_ipa0(0xB9, 0x2d, \"KMCTR\"),\t\\\n\texit_code_ipa0(0xB9, 0x2e, \"KM\"),\t\\\n\texit_code_ipa0(0xB9, 0x2f, \"KMC\"),\t\\\n\texit_code_ipa0(0xB9, 0x3e, \"KIMD\"),\t\\\n\texit_code_ipa0(0xB9, 0x3f, \"KLMD\"),\t\\\n\texit_code_ipa0(0xB9, 0x8a, \"CSPG\"),\t\\\n\texit_code_ipa0(0xB9, 0x8d, \"EPSW\"),\t\\\n\texit_code_ipa0(0xB9, 0x8e, \"IDTE\"),\t\\\n\texit_code_ipa0(0xB9, 0x8f, \"CRDTE\"),\t\\\n\texit_code_ipa0(0xB9, 0x9c, \"EQBS\"),\t\\\n\texit_code_ipa0(0xB9, 0xa2, \"PTF\"),\t\\\n\texit_code_ipa0(0xB9, 0xab, \"ESSA\"),\t\\\n\texit_code_ipa0(0xB9, 0xae, \"RRBM\"),\t\\\n\texit_code_ipa0(0xB9, 0xaf, \"PFMF\"),\t\\\n\texit_code_ipa0(0xE3, 0x03, \"LRAG\"),\t\\\n\texit_code_ipa0(0xE3, 0x13, \"LRAY\"),\t\\\n\texit_code_ipa0(0xE3, 0x25, \"NTSTG\"),\t\\\n\texit_code_ipa0(0xE5, 0x00, \"LASP\"),\t\\\n\texit_code_ipa0(0xE5, 0x01, \"TPROT\"),\t\\\n\texit_code_ipa0(0xE5, 0x60, \"TBEGIN\"),\t\\\n\texit_code_ipa0(0xE5, 0x61, \"TBEGINC\"),\t\\\n\texit_code_ipa0(0xEB, 0x25, \"STCTG\"),\t\\\n\texit_code_ipa0(0xEB, 0x2f, \"LCTLG\"),\t\\\n\texit_code_ipa0(0xEB, 0x60, \"LRIC\"),\t\\\n\texit_code_ipa0(0xEB, 0x61, \"STRIC\"),\t\\\n\texit_code_ipa0(0xEB, 0x62, \"MRIC\"),\t\\\n\texit_code_ipa0(0xEB, 0x8a, \"SQBS\"),\t\\\n\texit_code_ipa0(0xC8, 0x01, \"ECTG\"),\t\\\n\texit_code(0x0a, \"SVC\"),\t\t\t\\\n\texit_code(0x80, \"SSM\"),\t\t\t\\\n\texit_code(0x82, \"LPSW\"),\t\t\\\n\texit_code(0x83, \"DIAG\"),\t\t\\\n\texit_code(0xae, \"SIGP\"),\t\t\\\n\texit_code(0xac, \"STNSM\"),\t\t\\\n\texit_code(0xad, \"STOSM\"),\t\t\\\n\texit_code(0xb1, \"LRA\"),\t\t\t\\\n\texit_code(0xb6, \"STCTL\"),\t\t\\\n\texit_code(0xb7, \"LCTL\"),\t\t\\\n\texit_code(0xee, \"PLO\")\n\n#define sie_intercept_code\t\t\t\t\t\\\n\t{ 0x00, \"Host interruption\" },\t\t\t\t\\\n\t{ 0x04, \"Instruction\" },\t\t\t\t\\\n\t{ 0x08, \"Program interruption\" },\t\t\t\\\n\t{ 0x0c, \"Instruction and program interruption\" },\t\\\n\t{ 0x10, \"External request\" },\t\t\t\t\\\n\t{ 0x14, \"External interruption\" },\t\t\t\\\n\t{ 0x18, \"I/O request\" },\t\t\t\t\\\n\t{ 0x1c, \"Wait state\" },\t\t\t\t\t\\\n\t{ 0x20, \"Validity\" },\t\t\t\t\t\\\n\t{ 0x28, \"Stop request\" },\t\t\t\t\\\n\t{ 0x2c, \"Operation exception\" },\t\t\t\\\n\t{ 0x38, \"Partial-execution\" },\t\t\t\t\\\n\t{ 0x3c, \"I/O interruption\" },\t\t\t\t\\\n\t{ 0x40, \"I/O instruction\" },\t\t\t\t\\\n\t{ 0x48, \"Timing subset\" }\n\n \n#define INSN_DECODE_IPA0(ipa0, insn, rshift, mask)\t\t\\\n\t(insn >> 56) == (ipa0) ?\t\t\t\t\\\n\t\t((ipa0 << 8) | ((insn >> rshift) & mask)) :\n\n#define INSN_DECODE(insn) (insn >> 56)\n\n \n#define icpt_insn_decoder(insn) (\t\t\\\n\tINSN_DECODE_IPA0(0x01, insn, 48, 0xff)\t\\\n\tINSN_DECODE_IPA0(0xaa, insn, 48, 0x0f)\t\\\n\tINSN_DECODE_IPA0(0xb2, insn, 48, 0xff)\t\\\n\tINSN_DECODE_IPA0(0xb9, insn, 48, 0xff)\t\\\n\tINSN_DECODE_IPA0(0xe3, insn, 48, 0xff)\t\\\n\tINSN_DECODE_IPA0(0xe5, insn, 48, 0xff)\t\\\n\tINSN_DECODE_IPA0(0xeb, insn, 16, 0xff)\t\\\n\tINSN_DECODE_IPA0(0xc8, insn, 48, 0x0f)\t\\\n\tINSN_DECODE(insn))\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}