#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jun  6 22:32:03 2024
# Process ID: 1168
# Current directory: D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9556 D:\Semester 4\Labs\Computer Organization and Architectue Lab\Lab 12\test\project_12\project_12.xpr
# Log file: D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/vivado.log
# Journal file: D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 631.250 ; gain = 54.035
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopModuleTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopModuleTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/TopModuleTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModuleTB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 703.703 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.sim/sim_1/behav/xsim'
"xelab -wto c5e9bd3532da443390a101b87468071b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopModuleTB_behav xil_defaultlib.TopModuleTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c5e9bd3532da443390a101b87468071b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopModuleTB_behav xil_defaultlib.TopModuleTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'In0' [D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/TopModule.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.TopModuleTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopModuleTB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Semester -notrace
couldn't read file "D:/Semester": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Jun  6 22:39:40 2024...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 703.703 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopModuleTB_behav -key {Behavioral:sim_1:Functional:TopModuleTB} -tclbatch {TopModuleTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source TopModuleTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/TopModuleTB.v" Line 64
xsim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 729.930 ; gain = 13.836
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopModuleTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 729.930 ; gain = 26.227
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 742.711 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopModuleTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopModuleTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/TopModuleTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModuleTB
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.sim/sim_1/behav/xsim'
"xelab -wto c5e9bd3532da443390a101b87468071b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopModuleTB_behav xil_defaultlib.TopModuleTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c5e9bd3532da443390a101b87468071b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopModuleTB_behav xil_defaultlib.TopModuleTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'In0' [D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/TopModule.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.TopModuleTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopModuleTB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 742.711 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopModuleTB_behav -key {Behavioral:sim_1:Functional:TopModuleTB} -tclbatch {TopModuleTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source TopModuleTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/TopModuleTB.v" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopModuleTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 742.711 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopModuleTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopModuleTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/TopModuleTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModuleTB
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.sim/sim_1/behav/xsim'
"xelab -wto c5e9bd3532da443390a101b87468071b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopModuleTB_behav xil_defaultlib.TopModuleTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c5e9bd3532da443390a101b87468071b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopModuleTB_behav xil_defaultlib.TopModuleTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'In0' [D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/TopModule.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.TopModuleTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopModuleTB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 746.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopModuleTB_behav -key {Behavioral:sim_1:Functional:TopModuleTB} -tclbatch {TopModuleTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source TopModuleTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/TopModuleTB.v" Line 64
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 746.922 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopModuleTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 746.922 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopModuleTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopModuleTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/TopModuleTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModuleTB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.sim/sim_1/behav/xsim'
"xelab -wto c5e9bd3532da443390a101b87468071b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopModuleTB_behav xil_defaultlib.TopModuleTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c5e9bd3532da443390a101b87468071b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopModuleTB_behav xil_defaultlib.TopModuleTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'In0' [D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/TopModule.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.TopModuleTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopModuleTB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 777.266 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopModuleTB_behav -key {Behavioral:sim_1:Functional:TopModuleTB} -tclbatch {TopModuleTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source TopModuleTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/TopModuleTB.v" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopModuleTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 777.266 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopModuleTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopModuleTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/TopModuleTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModuleTB
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.sim/sim_1/behav/xsim'
"xelab -wto c5e9bd3532da443390a101b87468071b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopModuleTB_behav xil_defaultlib.TopModuleTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c5e9bd3532da443390a101b87468071b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopModuleTB_behav xil_defaultlib.TopModuleTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'In0' [D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/TopModule.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.TopModuleTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopModuleTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopModuleTB_behav -key {Behavioral:sim_1:Functional:TopModuleTB} -tclbatch {TopModuleTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source TopModuleTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/TopModuleTB.v" Line 47
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 777.266 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopModuleTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 777.266 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 778.184 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  6 23:10:43 2024...
