--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 5.169 ns
From           : CC
To             : NWire_rcv:CCrcv|d0
From Clock     : --
To Clock       : C122_clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 17.538 ns
From           : ADC:ADC_SPI|AIN5[7]
To             : LED4
From Clock     : C122_clk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 10.830 ns
From           : PTT
To             : PTT_in
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -1.178 ns
From           : ADCMISO
To             : ADC:ADC_SPI|temp_AIN5[1]
From Clock     : --
To Clock       : C122_clk
Failed Paths   : 0

Type           : Clock Setup: 'C122_clk'
Slack          : -0.069 ns
Required Time  : 122.88 MHz ( period = 8.138 ns )
Actual Time    : 121.85 MHz ( period = 8.207 ns )
From           : cicint:cic_I|section_out9[3]
To             : cicint:cic_I|section_out10[61]
From Clock     : C122_clk
To Clock       : C122_clk
Failed Paths   : 2

Type           : Clock Setup: 'clk_lrclk_gen:clrgen|BCLK'
Slack          : 76.941 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : 225.28 MHz ( period = 4.439 ns )
From           : ADC:ADC_SPI|bit_cnt[2]
To             : ADC:ADC_SPI|bit_cnt[2]
From Clock     : clk_lrclk_gen:clrgen|BCLK
To Clock       : clk_lrclk_gen:clrgen|BCLK
Failed Paths   : 0

Type           : Clock Setup: '_10MHZ'
Slack          : 96.756 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : 308.26 MHz ( period = 3.244 ns )
From           : oddClockDivider:refClockDivider|count[0]
To             : oddClockDivider:refClockDivider|count[6]
From Clock     : _10MHZ
To Clock       : _10MHZ
Failed Paths   : 0

Type           : Clock Hold: 'C122_clk'
Slack          : 0.499 ns
Required Time  : 122.88 MHz ( period = 8.138 ns )
Actual Time    : N/A
From           : I2S_xmit:IQD|obit
To             : I2S_xmit:IQD|obit
From Clock     : C122_clk
To Clock       : C122_clk
Failed Paths   : 0

Type           : Clock Hold: 'clk_lrclk_gen:clrgen|BCLK'
Slack          : 0.499 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : N/A
From           : ADC:ADC_SPI|nCS
To             : ADC:ADC_SPI|nCS
From Clock     : clk_lrclk_gen:clrgen|BCLK
To Clock       : clk_lrclk_gen:clrgen|BCLK
Failed Paths   : 0

Type           : Clock Hold: '_10MHZ'
Slack          : 0.499 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : N/A
From           : oddClockDivider:refClockDivider|count[0]
To             : oddClockDivider:refClockDivider|count[0]
From Clock     : _10MHZ
To Clock       : _10MHZ
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 2

--------------------------------------------------------------------------------------

