\t (00:00:00) allegro 16.6 P004 (v16-6-112G) Windows 32
\t (00:00:00)     Journal start - Thu Sep 07 22:54:57 2017
\t (00:00:00)         Host=YUAN User=Yuan Pid=16152 CPUs=4
\t (00:00:00) 
   (00:00:00) Loading axlcore.cxt 
\t (00:00:01) Opening existing design...
\d (00:00:01) Database opened: F:/PCBTest/PCB812/PCBLIB/C1005/R1005.dra
   (00:00:02) Loading cmds.cxt 
\i (00:00:02) trapsize 238
\i (00:00:02) trapsize 231
\i (00:00:02) trapsize 239
\i (00:00:02) trapsize 190
\i (00:00:02) trapsize 190
\i (00:00:02) generaledit 
\i (01:12:09) zoom out 1 
\i (01:12:09) setwindow pcb
\i (01:12:09) zoom out 0.6045 0.1705
\i (01:12:09) trapsize 381
\i (01:12:09) zoom out 1 
\i (01:12:09) setwindow pcb
\i (01:12:09) zoom out 0.6046 0.1704
\i (01:12:09) trapsize 761
\i (01:20:44) exit 
\t (01:20:44)     Journal end - Fri Sep 08 00:15:41 2017
