{"vcs1":{"timestamp_begin":1740052272.012909858, "rt":4.37, "ut":4.13, "st":0.18}}
{"vcselab":{"timestamp_begin":1740052276.464904693, "rt":0.26, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1740052276.789053101, "rt":0.24, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740052271.712340743}
{"VCS_COMP_START_TIME": 1740052271.712340743}
{"VCS_COMP_END_TIME": 1740052277.095266691}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287980}}
{"vcselab": {"peak_mem": 150348}}
