{"filename": "verilator-5.016-1-aarch64.pkg.tar.xz", "name": "verilator", "base": "verilator", "version": "5.016-1", "desc": "The fastest free Verilog HDL simulator", "csize": "4603984", "isize": "28697517", "md5sum": "c8e6cff668926b8fbd9de52166be9832", "sha256sum": "72e5526ef05afe8ec32aacc547465401d4680d246af117ccd7a8e441f34b8f19", "pgpsig": "iQIzBAABCAAdFiEEaLNTfzmjE7PldNBndxk/FSvb5qYFAmUKsJgACgkQdxk/FSvb5qZQUA/+IFCD1fYs04qWl1quw+sJPe5BgDThlcZanRzW7RZrQn6q//Tzkn6LeFCqAx4OokGFfqhFEyyXiMf9okT/wGPfSaLzA7vszYnKymx20i/9WH0F9ZezdXwLJ8BjX1M4q7DLtx5LjALA5JQ2OasTtnRDsOSTEGs2ECMfhhBQbDaUucg/vp7igOR9raBDLJRWEp0iiz+VO/EoGKztAV5/CIiNp/9fNHKg7ZEiZ1oy6ps02DHTa2JB/puhxwu13Z8jNdqfl4iT4U3q+Jr3DH+y1E6UphzS+SuienrEPWZBgBvYKVhPk7B6h+ePdBRtILtdpO9WdxNCe+gfxMifML/6PZvbk2iOTwxiVrM/xmhUTUzw4GTqmfncBAY5ZFgfZ1eBuXmkYwxdkaDo06njLRXRQvnN8R7Sd283jmhXX+ArKLR6OUcCId9IUFVANkKOS74cuE3g6SfPlAc40l08u1kBXiY8oCysBmWV/cTMAOn2mG+lBP42OYfFioVrQatqNW0FS8p9aQiflH2GW8Hf/mKufUOh0iObVHOTLDQH15LPvOMEZwv8dvpOvnEg6HOqGrTABcH6HZNzzwpckY0gVlfx0mG8aRWJMmyoGx4WXDeLPEtwCQ3KYT1WrLcqRT0zH2lrwXo9NZ6K3/hnIHm95ICyi9/qnOKxGYGZ13PHTFXMta1ZYdU=", "url": "https://www.veripool.org/projects/verilator/wiki/Intro", "license": "LGPL", "arch": "aarch64", "builddate": "1695199033", "packager": "Arch Linux ARM Build System <builder+n1@archlinuxarm.org>", "depends": ["perl"], "optdepends": "systemc", "makedepends": ["help2man", "python", "systemc", "lsb-release"], "tokens": ["verilator", "verilator_aarch64", "verilator_unstable", "verilator_aarch64_unstable"]}