--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk_pin
----------------------+------------+------------+------------------+--------+
                      |Max Setup to|Max Hold to |                  | Clock  |
Source                | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------------+------------+------------+------------------+--------+
RX_pin                |    3.342(R)|   -1.221(R)|Clk_pin_BUFGP     |   0.000|
Rst_pin               |    3.629(R)|   -0.581(R)|Clk_pin_BUFGP     |   0.000|
pantalla_0_push_pin<0>|    3.305(R)|   -1.176(R)|Clk_pin_BUFGP     |   0.000|
pantalla_0_push_pin<1>|    3.304(R)|   -1.175(R)|Clk_pin_BUFGP     |   0.000|
pantalla_0_push_pin<2>|    3.466(R)|   -1.366(R)|Clk_pin_BUFGP     |   0.000|
pantalla_0_push_pin<3>|    3.451(R)|   -1.348(R)|Clk_pin_BUFGP     |   0.000|
switches_pin<0>       |    1.183(R)|   -0.237(R)|Clk_pin_BUFGP     |   0.000|
switches_pin<1>       |   -0.072(R)|    0.835(R)|Clk_pin_BUFGP     |   0.000|
switches_pin<2>       |   -0.097(R)|    0.851(R)|Clk_pin_BUFGP     |   0.000|
switches_pin<3>       |    0.846(R)|    0.086(R)|Clk_pin_BUFGP     |   0.000|
switches_pin<4>       |   -0.078(R)|    0.828(R)|Clk_pin_BUFGP     |   0.000|
switches_pin<5>       |    1.797(R)|   -0.773(R)|Clk_pin_BUFGP     |   0.000|
switches_pin<6>       |    0.309(R)|    0.493(R)|Clk_pin_BUFGP     |   0.000|
switches_pin<7>       |    0.584(R)|    0.249(R)|Clk_pin_BUFGP     |   0.000|
----------------------+------------+------------+------------------+--------+

Clock Clk_pin to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  | Clock  |
Destination    |   to PAD   |Internal Clock(s) | Phase  |
---------------+------------+------------------+--------+
TX_pin         |    6.534(R)|Clk_pin_BUFGP     |   0.000|
switches_pin<0>|    9.872(R)|Clk_pin_BUFGP     |   0.000|
switches_pin<1>|    9.121(R)|Clk_pin_BUFGP     |   0.000|
switches_pin<2>|    8.661(R)|Clk_pin_BUFGP     |   0.000|
switches_pin<3>|    8.601(R)|Clk_pin_BUFGP     |   0.000|
switches_pin<4>|    8.625(R)|Clk_pin_BUFGP     |   0.000|
switches_pin<5>|    9.475(R)|Clk_pin_BUFGP     |   0.000|
switches_pin<6>|   10.354(R)|Clk_pin_BUFGP     |   0.000|
switches_pin<7>|    9.498(R)|Clk_pin_BUFGP     |   0.000|
---------------+------------+------------------+--------+

Clock to Setup on destination clock Clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_pin        |   10.328|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jan 13 03:58:56 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4683 MB



