===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 26.7586 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.9357 (  8.3%)    3.9357 ( 14.7%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    3.1434 (  6.7%)    3.1434 ( 11.7%)    Parse modules
    0.7427 (  1.6%)    0.7427 (  2.8%)    Verify circuit
   41.0718 ( 87.0%)   21.3915 ( 79.9%)  'firrtl.circuit' Pipeline
    0.7274 (  1.5%)    0.7274 (  2.7%)    LowerFIRRTLAnnotations
    3.4987 (  7.4%)    1.8978 (  7.1%)    'firrtl.module' Pipeline
    1.0972 (  2.3%)    0.5899 (  2.2%)      DropName
    2.4014 (  5.1%)    1.3078 (  4.9%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1344 (  0.3%)    0.0732 (  0.3%)    'firrtl.module' Pipeline
    0.1344 (  0.3%)    0.0732 (  0.3%)      LowerCHIRRTLPass
    0.2301 (  0.5%)    0.2301 (  0.9%)    InferWidths
    0.7283 (  1.5%)    0.7283 (  2.7%)    MemToRegOfVec
    1.1886 (  2.5%)    1.1886 (  4.4%)    InferResets
    0.1372 (  0.3%)    0.1372 (  0.5%)      (A) circt::firrtl::InstanceGraph
    0.1874 (  0.4%)    0.1874 (  0.7%)    WireDFT
    1.0675 (  2.3%)    0.5918 (  2.2%)    'firrtl.module' Pipeline
    1.0674 (  2.3%)    0.5918 (  2.2%)      FlattenMemory
    1.5088 (  3.2%)    1.5088 (  5.6%)    LowerFIRRTLTypes
    4.1291 (  8.7%)    2.3271 (  8.7%)    'firrtl.module' Pipeline
    3.1482 (  6.7%)    1.7411 (  6.5%)      ExpandWhens
    0.9809 (  2.1%)    0.5860 (  2.2%)      SFCCompat
    1.3812 (  2.9%)    1.3812 (  5.2%)    Inliner
    1.1646 (  2.5%)    0.6393 (  2.4%)    'firrtl.module' Pipeline
    1.1646 (  2.5%)    0.6393 (  2.4%)      RandomizeRegisterInit
    1.0129 (  2.1%)    1.0129 (  3.8%)    CheckCombCycles
    0.2081 (  0.4%)    0.2081 (  0.8%)      (A) circt::firrtl::InstanceGraph
    6.8816 ( 14.6%)    3.8055 ( 14.2%)    'firrtl.module' Pipeline
    6.5833 ( 13.9%)    3.6308 ( 13.6%)      Canonicalizer
    0.2983 (  0.6%)    0.1747 (  0.7%)      InferReadWrite
    0.1465 (  0.3%)    0.1465 (  0.5%)    PrefixModules
    0.0597 (  0.1%)    0.0597 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7499 (  1.6%)    0.7499 (  2.8%)    IMConstProp
    0.0473 (  0.1%)    0.0473 (  0.2%)    AddSeqMemPorts
    0.0473 (  0.1%)    0.0473 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1570 (  0.3%)    0.1570 (  0.6%)    CreateSiFiveMetadata
    0.0227 (  0.0%)    0.0227 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentral
    0.0138 (  0.0%)    0.0138 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.2547 (  0.5%)    0.2547 (  1.0%)    SymbolDCE
    0.0514 (  0.1%)    0.0514 (  0.2%)    BlackBoxReader
    0.0514 (  0.1%)    0.0514 (  0.2%)      (A) circt::firrtl::InstanceGraph
    2.8043 (  5.9%)    1.4742 (  5.5%)    'firrtl.module' Pipeline
    0.2158 (  0.5%)    0.1127 (  0.4%)      DropName
    2.5884 (  5.5%)    1.3614 (  5.1%)      Canonicalizer
    0.6760 (  1.4%)    0.6760 (  2.5%)    IMDeadCodeElim
    0.0445 (  0.1%)    0.0445 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0192 (  0.0%)    0.0192 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1008 (  0.2%)    0.1008 (  0.4%)    LowerXMR
    0.0114 (  0.0%)    0.0114 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.3573 (  0.8%)    0.3573 (  1.3%)  LowerFIRRTLToHW
    0.0102 (  0.0%)    0.0102 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.3541 (  0.7%)    0.3298 (  1.2%)  'hw.module' Pipeline
    0.1091 (  0.2%)    0.0957 (  0.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.1604 (  0.3%)    0.1521 (  0.6%)    Canonicalizer
    0.0479 (  0.1%)    0.0465 (  0.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0367 (  0.1%)    0.0355 (  0.1%)    LowerSeqFIRRTLToSV
    0.0787 (  0.2%)    0.0787 (  0.3%)  HWMemSimImpl
    0.2548 (  0.5%)    0.2139 (  0.8%)  'hw.module' Pipeline
    0.0819 (  0.2%)    0.0695 (  0.3%)    CSE
    0.0009 (  0.0%)    0.0005 (  0.0%)      (A) DominanceInfo
    0.1072 (  0.2%)    0.0933 (  0.3%)    Canonicalizer
    0.0484 (  0.1%)    0.0411 (  0.2%)    CSE
    0.0006 (  0.0%)    0.0003 (  0.0%)      (A) DominanceInfo
    0.0106 (  0.0%)    0.0065 (  0.0%)    HWCleanup
    0.0566 (  0.1%)    0.0436 (  0.2%)  'hw.module' Pipeline
    0.0051 (  0.0%)    0.0033 (  0.0%)    HWLegalizeModules
    0.0462 (  0.1%)    0.0376 (  0.1%)    PrettifyVerilog
    0.0394 (  0.1%)    0.0394 (  0.1%)  StripDebugInfoWithPred
    0.3405 (  0.7%)    0.3405 (  1.3%)  ExportVerilog
    0.2305 (  0.5%)    0.1096 (  0.4%)  'builtin.module' Pipeline
    0.1209 (  0.3%)    0.1006 (  0.4%)    'hw.module' Pipeline
    0.1189 (  0.3%)    0.0995 (  0.4%)      PrepareForEmission
   -0.1023 ( -0.2%)   -0.1023 ( -0.4%)  Rest
   47.2253 (100.0%)   26.7586 (100.0%)  Total

{
  totalTime: 26.8,
  maxMemory: 1030787072
}
