files = [
    '../../../../../templates/fx2all/boards/nexys2-1200/board.ucf',
    '../../../../../templates/fx2all/verilog/top_level.v',
]

modules = {
    'local': [
        '../../../modules/verilog',
        '../../../../../../comm-fpga/fx2/verilog',
    ],
}
