{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1626838943503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1626838943504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 21 00:42:23 2021 " "Processing started: Wed Jul 21 00:42:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1626838943504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1626838943504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proc -c proc " "Command: quartus_map --read_settings_files=on --write_settings_files=off proc -c proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1626838943504 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1626838944365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626838944491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626838944491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 1 1 " "Found 1 design units, including 1 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626838944496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626838944496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcount.v 2 2 " "Found 2 design units, including 2 entities, in source file upcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcount " "Found entity 1: upcount" {  } { { "upcount.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/upcount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626838944501 ""} { "Info" "ISGN_ENTITY_NAME" "2 upcount_5 " "Found entity 2: upcount_5" {  } { { "upcount.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/upcount.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626838944501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626838944501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626838944504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626838944504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626838944515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626838944515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626838944525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626838944525 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus II megafunction library" {  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1626838944530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626838944530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626838944530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterlpm.v 1 1 " "Found 1 design units, including 1 entities, in source file counterlpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterlpm " "Found entity 1: counterlpm" {  } { { "counterlpm.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/counterlpm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626838944535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626838944535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proc " "Elaborating entity \"proc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1626838944629 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addIn proc.v(19) " "Verilog HDL or VHDL warning at proc.v(19): object \"addIn\" assigned a value but never read" {  } { { "proc.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/proc.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1626838944633 "|proc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "doutIn proc.v(19) " "Verilog HDL or VHDL warning at proc.v(19): object \"doutIn\" assigned a value but never read" {  } { { "proc.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/proc.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1626838944633 "|proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Run proc.v(46) " "Verilog HDL Always Construct warning at proc.v(46): variable \"Run\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/proc.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1626838944633 "|proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G proc.v(73) " "Verilog HDL Always Construct warning at proc.v(73): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/proc.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1626838944633 "|proc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proc.v(58) " "Verilog HDL Case Statement warning at proc.v(58): incomplete case statement has no default case item" {  } { { "proc.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/proc.v" 58 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1626838944634 "|proc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proc.v(134) " "Verilog HDL Case Statement warning at proc.v(134): incomplete case statement has no default case item" {  } { { "proc.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/proc.v" 134 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1626838944634 "|proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Done proc.v(33) " "Verilog HDL Always Construct warning at proc.v(33): inferring latch(es) for variable \"Done\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/proc.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1626838944634 "|proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Clear proc.v(33) " "Verilog HDL Always Construct warning at proc.v(33): inferring latch(es) for variable \"Clear\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/proc.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1626838944634 "|proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signalUla proc.v(33) " "Verilog HDL Always Construct warning at proc.v(33): inferring latch(es) for variable \"signalUla\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/proc.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1626838944634 "|proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signalUla\[0\] proc.v(46) " "Inferred latch for \"signalUla\[0\]\" at proc.v(46)" {  } { { "proc.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/proc.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944634 "|proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signalUla\[1\] proc.v(46) " "Inferred latch for \"signalUla\[1\]\" at proc.v(46)" {  } { { "proc.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/proc.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944634 "|proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signalUla\[2\] proc.v(46) " "Inferred latch for \"signalUla\[2\]\" at proc.v(46)" {  } { { "proc.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/proc.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944634 "|proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Clear proc.v(46) " "Inferred latch for \"Clear\" at proc.v(46)" {  } { { "proc.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/proc.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944634 "|proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Done proc.v(46) " "Inferred latch for \"Done\" at proc.v(46)" {  } { { "proc.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/proc.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944635 "|proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount upcount:Tstep " "Elaborating entity \"upcount\" for hierarchy \"upcount:Tstep\"" {  } { { "proc.v" "Tstep" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/proc.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626838944644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:decX\"" {  } { { "proc.v" "decX" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/proc.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626838944652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"ULA:ula\"" {  } { { "proc.v" "ula" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/proc.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626838944663 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULA.v(8) " "Verilog HDL Case Statement warning at ULA.v(8): incomplete case statement has no default case item" {  } { { "ULA.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/ULA.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1626838944664 "|proc|ULA:ula"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "G ULA.v(8) " "Verilog HDL Always Construct warning at ULA.v(8): inferring latch(es) for variable \"G\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/ULA.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1626838944664 "|proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] ULA.v(8) " "Inferred latch for \"G\[0\]\" at ULA.v(8)" {  } { { "ULA.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944664 "|proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] ULA.v(8) " "Inferred latch for \"G\[1\]\" at ULA.v(8)" {  } { { "ULA.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944664 "|proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[2\] ULA.v(8) " "Inferred latch for \"G\[2\]\" at ULA.v(8)" {  } { { "ULA.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944664 "|proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[3\] ULA.v(8) " "Inferred latch for \"G\[3\]\" at ULA.v(8)" {  } { { "ULA.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944665 "|proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[4\] ULA.v(8) " "Inferred latch for \"G\[4\]\" at ULA.v(8)" {  } { { "ULA.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944665 "|proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[5\] ULA.v(8) " "Inferred latch for \"G\[5\]\" at ULA.v(8)" {  } { { "ULA.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944665 "|proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[6\] ULA.v(8) " "Inferred latch for \"G\[6\]\" at ULA.v(8)" {  } { { "ULA.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944665 "|proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[7\] ULA.v(8) " "Inferred latch for \"G\[7\]\" at ULA.v(8)" {  } { { "ULA.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944665 "|proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[8\] ULA.v(8) " "Inferred latch for \"G\[8\]\" at ULA.v(8)" {  } { { "ULA.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944665 "|proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[9\] ULA.v(8) " "Inferred latch for \"G\[9\]\" at ULA.v(8)" {  } { { "ULA.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944665 "|proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[10\] ULA.v(8) " "Inferred latch for \"G\[10\]\" at ULA.v(8)" {  } { { "ULA.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944665 "|proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[11\] ULA.v(8) " "Inferred latch for \"G\[11\]\" at ULA.v(8)" {  } { { "ULA.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944665 "|proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[12\] ULA.v(8) " "Inferred latch for \"G\[12\]\" at ULA.v(8)" {  } { { "ULA.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944665 "|proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[13\] ULA.v(8) " "Inferred latch for \"G\[13\]\" at ULA.v(8)" {  } { { "ULA.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944665 "|proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[14\] ULA.v(8) " "Inferred latch for \"G\[14\]\" at ULA.v(8)" {  } { { "ULA.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944665 "|proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[15\] ULA.v(8) " "Inferred latch for \"G\[15\]\" at ULA.v(8)" {  } { { "ULA.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944665 "|proc|ULA:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"regn:reg_0\"" {  } { { "proc.v" "reg_0" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/proc.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626838944668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterlpm counterlpm:reg_7 " "Elaborating entity \"counterlpm\" for hierarchy \"counterlpm:reg_7\"" {  } { { "proc.v" "reg_7" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/proc.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626838944696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counterlpm:reg_7\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counterlpm:reg_7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counterlpm.v" "LPM_COUNTER_component" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/counterlpm.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626838944764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counterlpm:reg_7\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counterlpm:reg_7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counterlpm.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/counterlpm.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626838944766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counterlpm:reg_7\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counterlpm:reg_7\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626838944767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626838944767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626838944767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626838944767 ""}  } { { "counterlpm.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/counterlpm.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1626838944767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fdk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fdk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fdk " "Found entity 1: cntr_fdk" {  } { { "db/cntr_fdk.tdf" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/db/cntr_fdk.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626838944885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626838944885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fdk counterlpm:reg_7\|lpm_counter:LPM_COUNTER_component\|cntr_fdk:auto_generated " "Elaborating entity \"cntr_fdk\" for hierarchy \"counterlpm:reg_7\|lpm_counter:LPM_COUNTER_component\|cntr_fdk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626838944888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:mux " "Elaborating entity \"MUX\" for hierarchy \"MUX:mux\"" {  } { { "proc.v" "mux" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/proc.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626838944902 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MUX.v(7) " "Verilog HDL Case Statement warning at MUX.v(7): incomplete case statement has no default case item" {  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1626838944904 "|proc|MUX:mux"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MUX.v(7) " "Verilog HDL Case Statement information at MUX.v(7): all case item expressions in this case statement are onehot" {  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1626838944904 "|proc|MUX:mux"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Bus MUX.v(7) " "Verilog HDL Always Construct warning at MUX.v(7): inferring latch(es) for variable \"Bus\", which holds its previous value in one or more paths through the always construct" {  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1626838944904 "|proc|MUX:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[0\] MUX.v(7) " "Inferred latch for \"Bus\[0\]\" at MUX.v(7)" {  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944904 "|proc|MUX:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[1\] MUX.v(7) " "Inferred latch for \"Bus\[1\]\" at MUX.v(7)" {  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944904 "|proc|MUX:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[2\] MUX.v(7) " "Inferred latch for \"Bus\[2\]\" at MUX.v(7)" {  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944904 "|proc|MUX:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[3\] MUX.v(7) " "Inferred latch for \"Bus\[3\]\" at MUX.v(7)" {  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944904 "|proc|MUX:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[4\] MUX.v(7) " "Inferred latch for \"Bus\[4\]\" at MUX.v(7)" {  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944904 "|proc|MUX:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[5\] MUX.v(7) " "Inferred latch for \"Bus\[5\]\" at MUX.v(7)" {  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944904 "|proc|MUX:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[6\] MUX.v(7) " "Inferred latch for \"Bus\[6\]\" at MUX.v(7)" {  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944905 "|proc|MUX:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[7\] MUX.v(7) " "Inferred latch for \"Bus\[7\]\" at MUX.v(7)" {  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944905 "|proc|MUX:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[8\] MUX.v(7) " "Inferred latch for \"Bus\[8\]\" at MUX.v(7)" {  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944905 "|proc|MUX:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[9\] MUX.v(7) " "Inferred latch for \"Bus\[9\]\" at MUX.v(7)" {  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944905 "|proc|MUX:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[10\] MUX.v(7) " "Inferred latch for \"Bus\[10\]\" at MUX.v(7)" {  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944905 "|proc|MUX:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[11\] MUX.v(7) " "Inferred latch for \"Bus\[11\]\" at MUX.v(7)" {  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944905 "|proc|MUX:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[12\] MUX.v(7) " "Inferred latch for \"Bus\[12\]\" at MUX.v(7)" {  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944905 "|proc|MUX:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[13\] MUX.v(7) " "Inferred latch for \"Bus\[13\]\" at MUX.v(7)" {  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944905 "|proc|MUX:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[14\] MUX.v(7) " "Inferred latch for \"Bus\[14\]\" at MUX.v(7)" {  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944905 "|proc|MUX:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[15\] MUX.v(7) " "Inferred latch for \"Bus\[15\]\" at MUX.v(7)" {  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626838944905 "|proc|MUX:mux"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1626838945960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Done\$latch " "Latch Done\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal upcount:Tstep\|Q\[0\]" {  } { { "upcount.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/upcount.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1626838945992 ""}  } { { "proc.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/proc.v" 46 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1626838945992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:mux\|Bus\[0\] " "Latch MUX:mux\|Bus\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|Q\[6\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|Q\[6\]" {  } { { "regn.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/regn.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1626838945992 ""}  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1626838945992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:mux\|Bus\[1\] " "Latch MUX:mux\|Bus\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|Q\[6\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|Q\[6\]" {  } { { "regn.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/regn.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1626838945992 ""}  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1626838945992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:mux\|Bus\[2\] " "Latch MUX:mux\|Bus\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|Q\[6\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|Q\[6\]" {  } { { "regn.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/regn.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1626838945992 ""}  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1626838945992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:mux\|Bus\[3\] " "Latch MUX:mux\|Bus\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|Q\[6\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|Q\[6\]" {  } { { "regn.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/regn.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1626838945992 ""}  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1626838945992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:mux\|Bus\[4\] " "Latch MUX:mux\|Bus\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|Q\[6\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|Q\[6\]" {  } { { "regn.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/regn.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1626838945993 ""}  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1626838945993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:mux\|Bus\[5\] " "Latch MUX:mux\|Bus\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|Q\[6\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|Q\[6\]" {  } { { "regn.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/regn.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1626838945993 ""}  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1626838945993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:mux\|Bus\[6\] " "Latch MUX:mux\|Bus\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|Q\[6\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|Q\[6\]" {  } { { "regn.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/regn.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1626838945993 ""}  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1626838945993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:mux\|Bus\[7\] " "Latch MUX:mux\|Bus\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|Q\[6\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|Q\[6\]" {  } { { "regn.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/regn.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1626838945993 ""}  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1626838945993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:mux\|Bus\[8\] " "Latch MUX:mux\|Bus\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|Q\[6\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|Q\[6\]" {  } { { "regn.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/regn.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1626838945993 ""}  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1626838945993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:mux\|Bus\[9\] " "Latch MUX:mux\|Bus\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|Q\[6\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|Q\[6\]" {  } { { "regn.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/regn.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1626838945993 ""}  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1626838945993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:mux\|Bus\[10\] " "Latch MUX:mux\|Bus\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|Q\[6\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|Q\[6\]" {  } { { "regn.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/regn.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1626838945994 ""}  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1626838945994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:mux\|Bus\[11\] " "Latch MUX:mux\|Bus\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|Q\[6\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|Q\[6\]" {  } { { "regn.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/regn.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1626838945994 ""}  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1626838945994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:mux\|Bus\[12\] " "Latch MUX:mux\|Bus\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|Q\[6\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|Q\[6\]" {  } { { "regn.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/regn.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1626838945994 ""}  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1626838945994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:mux\|Bus\[13\] " "Latch MUX:mux\|Bus\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|Q\[6\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|Q\[6\]" {  } { { "regn.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/regn.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1626838945994 ""}  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1626838945994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:mux\|Bus\[14\] " "Latch MUX:mux\|Bus\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|Q\[6\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|Q\[6\]" {  } { { "regn.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/regn.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1626838945994 ""}  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1626838945994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX:mux\|Bus\[15\] " "Latch MUX:mux\|Bus\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|Q\[6\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|Q\[6\]" {  } { { "regn.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/regn.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1626838945994 ""}  } { { "MUX.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/MUX.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1626838945994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Clear " "Latch Clear has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal upcount:Tstep\|Q\[0\]" {  } { { "upcount.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/upcount.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1626838945995 ""}  } { { "proc.v" "" { Text "C:/Users/Usuário/Documents/GitHub/Pratica-II-LAOC-II/Pratica 2/proc.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1626838945995 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1626838946875 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1626838947171 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626838947171 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "399 " "Implemented 399 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1626838947289 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1626838947289 ""} { "Info" "ICUT_CUT_TM_LCELLS" "363 " "Implemented 363 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1626838947289 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1626838947289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1626838947330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 21 00:42:27 2021 " "Processing ended: Wed Jul 21 00:42:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1626838947330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1626838947330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1626838947330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1626838947330 ""}
