{
  "module_name": "hinic_hw_csr.h",
  "hash_id": "9e3a2bb7bfde475b483e9dbc1da7d23975354e223325e09b318c58d2ec1b5db1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/huawei/hinic/hinic_hw_csr.h",
  "human_readable_source": " \n \n\n#ifndef HINIC_HW_CSR_H\n#define HINIC_HW_CSR_H\n\n \n#define HINIC_CSR_FUNC_ATTR0_ADDR                       0x0\n#define HINIC_CSR_FUNC_ATTR1_ADDR                       0x4\n#define HINIC_CSR_FUNC_ATTR2_ADDR\t\t\t0x8\n#define HINIC_CSR_FUNC_ATTR4_ADDR                       0x10\n#define HINIC_CSR_FUNC_ATTR5_ADDR                       0x14\n\n#define HINIC_DMA_ATTR_BASE                             0xC80\n#define HINIC_ELECTION_BASE                             0x4200\n\n#define HINIC_DMA_ATTR_STRIDE                           0x4\n#define HINIC_CSR_DMA_ATTR_ADDR(idx)                    \\\n\t(HINIC_DMA_ATTR_BASE + (idx) * HINIC_DMA_ATTR_STRIDE)\n\n#define HINIC_PPF_ELECTION_STRIDE                       0x4\n\n#define HINIC_CSR_PPF_ELECTION_ADDR(idx)                \\\n\t(HINIC_ELECTION_BASE +  (idx) * HINIC_PPF_ELECTION_STRIDE)\n\n \n#define HINIC_CSR_API_CMD_BASE                          0xF000\n\n#define HINIC_CSR_API_CMD_STRIDE                        0x100\n\n#define HINIC_CSR_API_CMD_CHAIN_HEAD_HI_ADDR(idx)       \\\n\t(HINIC_CSR_API_CMD_BASE + 0x0 + (idx) * HINIC_CSR_API_CMD_STRIDE)\n\n#define HINIC_CSR_API_CMD_CHAIN_HEAD_LO_ADDR(idx)       \\\n\t(HINIC_CSR_API_CMD_BASE + 0x4 + (idx) * HINIC_CSR_API_CMD_STRIDE)\n\n#define HINIC_CSR_API_CMD_STATUS_HI_ADDR(idx)           \\\n\t(HINIC_CSR_API_CMD_BASE + 0x8 + (idx) * HINIC_CSR_API_CMD_STRIDE)\n\n#define HINIC_CSR_API_CMD_STATUS_LO_ADDR(idx)           \\\n\t(HINIC_CSR_API_CMD_BASE + 0xC + (idx) * HINIC_CSR_API_CMD_STRIDE)\n\n#define HINIC_CSR_API_CMD_CHAIN_NUM_CELLS_ADDR(idx)     \\\n\t(HINIC_CSR_API_CMD_BASE + 0x10 + (idx) * HINIC_CSR_API_CMD_STRIDE)\n\n#define HINIC_CSR_API_CMD_CHAIN_CTRL_ADDR(idx)          \\\n\t(HINIC_CSR_API_CMD_BASE + 0x14 + (idx) * HINIC_CSR_API_CMD_STRIDE)\n\n#define HINIC_CSR_API_CMD_CHAIN_PI_ADDR(idx)            \\\n\t(HINIC_CSR_API_CMD_BASE + 0x1C + (idx) * HINIC_CSR_API_CMD_STRIDE)\n\n#define HINIC_CSR_API_CMD_CHAIN_REQ_ADDR(idx)           \\\n\t(HINIC_CSR_API_CMD_BASE + 0x20 + (idx) * HINIC_CSR_API_CMD_STRIDE)\n\n#define HINIC_CSR_API_CMD_STATUS_ADDR(idx)              \\\n\t(HINIC_CSR_API_CMD_BASE + 0x30 + (idx) * HINIC_CSR_API_CMD_STRIDE)\n\n \n#define HINIC_CSR_MSIX_CTRL_BASE                        0x2000\n#define HINIC_CSR_MSIX_CNT_BASE                         0x2004\n\n#define HINIC_CSR_MSIX_STRIDE                           0x8\n\n#define HINIC_CSR_MSIX_CTRL_ADDR(idx)                   \\\n\t(HINIC_CSR_MSIX_CTRL_BASE + (idx) * HINIC_CSR_MSIX_STRIDE)\n\n#define HINIC_CSR_MSIX_CNT_ADDR(idx)                    \\\n\t(HINIC_CSR_MSIX_CNT_BASE + (idx) * HINIC_CSR_MSIX_STRIDE)\n\n \n#define HINIC_AEQ_MTT_OFF_BASE_ADDR                     0x200\n#define HINIC_CEQ_MTT_OFF_BASE_ADDR                     0x400\n\n#define HINIC_EQ_MTT_OFF_STRIDE                         0x40\n\n#define HINIC_CSR_AEQ_MTT_OFF(id)                       \\\n\t(HINIC_AEQ_MTT_OFF_BASE_ADDR + (id) * HINIC_EQ_MTT_OFF_STRIDE)\n\n#define HINIC_CSR_CEQ_MTT_OFF(id)                       \\\n\t(HINIC_CEQ_MTT_OFF_BASE_ADDR + (id) * HINIC_EQ_MTT_OFF_STRIDE)\n\n#define HINIC_CSR_EQ_PAGE_OFF_STRIDE                    8\n\n#define HINIC_CSR_AEQ_HI_PHYS_ADDR_REG(q_id, pg_num)    \\\n\t(HINIC_CSR_AEQ_MTT_OFF(q_id) + \\\n\t (pg_num) * HINIC_CSR_EQ_PAGE_OFF_STRIDE)\n\n#define HINIC_CSR_CEQ_HI_PHYS_ADDR_REG(q_id, pg_num)    \\\n\t(HINIC_CSR_CEQ_MTT_OFF(q_id) +          \\\n\t (pg_num) * HINIC_CSR_EQ_PAGE_OFF_STRIDE)\n\n#define HINIC_CSR_AEQ_LO_PHYS_ADDR_REG(q_id, pg_num)    \\\n\t(HINIC_CSR_AEQ_MTT_OFF(q_id) + \\\n\t (pg_num) * HINIC_CSR_EQ_PAGE_OFF_STRIDE + 4)\n\n#define HINIC_CSR_CEQ_LO_PHYS_ADDR_REG(q_id, pg_num)    \\\n\t(HINIC_CSR_CEQ_MTT_OFF(q_id) +  \\\n\t (pg_num) * HINIC_CSR_EQ_PAGE_OFF_STRIDE + 4)\n\n#define HINIC_AEQ_CTRL_0_ADDR_BASE                      0xE00\n#define HINIC_AEQ_CTRL_1_ADDR_BASE                      0xE04\n#define HINIC_AEQ_CONS_IDX_ADDR_BASE                    0xE08\n#define HINIC_AEQ_PROD_IDX_ADDR_BASE                    0xE0C\n\n#define HINIC_CEQ_CTRL_0_ADDR_BASE                      0x1000\n#define HINIC_CEQ_CTRL_1_ADDR_BASE                      0x1004\n#define HINIC_CEQ_CONS_IDX_ADDR_BASE                    0x1008\n#define HINIC_CEQ_PROD_IDX_ADDR_BASE                    0x100C\n\n#define HINIC_EQ_OFF_STRIDE                             0x80\n\n#define HINIC_CSR_AEQ_CTRL_0_ADDR(idx)                  \\\n\t(HINIC_AEQ_CTRL_0_ADDR_BASE + (idx) * HINIC_EQ_OFF_STRIDE)\n\n#define HINIC_CSR_AEQ_CTRL_1_ADDR(idx)                  \\\n\t(HINIC_AEQ_CTRL_1_ADDR_BASE + (idx) * HINIC_EQ_OFF_STRIDE)\n\n#define HINIC_CSR_AEQ_CONS_IDX_ADDR(idx)                \\\n\t(HINIC_AEQ_CONS_IDX_ADDR_BASE + (idx) * HINIC_EQ_OFF_STRIDE)\n\n#define HINIC_CSR_AEQ_PROD_IDX_ADDR(idx)                \\\n\t(HINIC_AEQ_PROD_IDX_ADDR_BASE + (idx) * HINIC_EQ_OFF_STRIDE)\n\n#define HINIC_CSR_CEQ_CTRL_0_ADDR(idx)                  \\\n\t(HINIC_CEQ_CTRL_0_ADDR_BASE + (idx) * HINIC_EQ_OFF_STRIDE)\n\n#define HINIC_CSR_CEQ_CTRL_1_ADDR(idx)                  \\\n\t(HINIC_CEQ_CTRL_1_ADDR_BASE + (idx) * HINIC_EQ_OFF_STRIDE)\n\n#define HINIC_CSR_CEQ_CONS_IDX_ADDR(idx)                \\\n\t(HINIC_CEQ_CONS_IDX_ADDR_BASE + (idx) * HINIC_EQ_OFF_STRIDE)\n\n#define HINIC_CSR_CEQ_PROD_IDX_ADDR(idx)                \\\n\t(HINIC_CEQ_PROD_IDX_ADDR_BASE + (idx) * HINIC_EQ_OFF_STRIDE)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}