
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009800                       # Number of seconds simulated
sim_ticks                                  9799913000                       # Number of ticks simulated
final_tick                                 9799913000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 203737                       # Simulator instruction rate (inst/s)
host_op_rate                                   211488                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               45245512                       # Simulator tick rate (ticks/s)
host_mem_usage                                 685284                       # Number of bytes of host memory used
host_seconds                                   216.59                       # Real time elapsed on the host
sim_insts                                    44128251                       # Number of instructions simulated
sim_ops                                      45807032                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            21056                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            66240                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst            10240                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data            24128                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst            10432                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data            34048                       # Number of bytes read from this memory
system.physmem.bytes_read::total               166144                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        21056                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst        10240                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst        10432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           41728                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu0.inst               329                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data              1035                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst               160                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data               377                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst               163                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data               532                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2596                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu0.inst             2148591                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             6759244                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst             1044907                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data             2462063                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst             1064499                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data             3474317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                16953620                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst        2148591                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst        1044907                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst        1064499                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            4257997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst            2148591                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            6759244                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst            1044907                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data            2462063                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst            1064499                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data            3474317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               16953620                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups                4889362                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          4884107                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              741                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             4882906                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                4882462                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.990907                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   2473                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                59                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                8478                       # Number of system calls
system.cpu0.numCycles                         9799914                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             13053                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      24437813                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    4889362                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           4884935                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      9778686                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1564                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          165                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     6931                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  274                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           9792686                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.496028                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.510458                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   16331      0.17%      0.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    2824      0.03%      0.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 4880601     49.84%     50.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4892930     49.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             9792686                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.498919                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.493676                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   11962                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 4866                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  9774679                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  581                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   598                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                2464                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  204                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              24439893                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  414                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   598                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   12630                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    522                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          1972                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  9774510                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2454                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              24438813                       # Number of instructions processed by rename
system.cpu0.rename.SQFullEvents                  2349                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           24440881                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            112405124                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        24440742                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             24432485                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    8367                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                52                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            53                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1091                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             9760203                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            4883674                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          4877667                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4877606                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  24436768                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 76                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 24434959                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              187                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           5371                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        13044                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             8                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      9792686                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.495225                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.713969                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              15224      0.16%      0.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            1226274     12.52%     12.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            2444879     24.97%     37.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            6106309     62.36%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        9792686                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              9791545     40.07%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             9759960     39.94%     80.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4883445     19.99%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              24434959                       # Type of FU issued
system.cpu0.iq.rate                          2.493385                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          58662756                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         24442229                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     24433721                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              24434943                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         4877696                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1375                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          541                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   598                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    412                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  115                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           24436864                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              424                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              9760203                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             4883674                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                48                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     2                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            30                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect            80                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          514                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 594                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             24434257                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              9759739                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              699                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           20                       # number of nop insts executed
system.cpu0.iew.exec_refs                    14643057                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 4887839                       # Number of branches executed
system.cpu0.iew.exec_stores                   4883318                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.493313                       # Inst execution rate
system.cpu0.iew.wb_sent                      24433824                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     24433737                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 14655889                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 14667235                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.493260                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999226                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           5391                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             68                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              557                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      9791701                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.495118                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.582485                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        16289      0.17%      0.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      4886125     49.90%     50.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         3357      0.03%     50.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1225217     12.51%     62.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2441011     24.93%     87.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1219507     12.45%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           68      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7           42      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           85      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      9791701                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            24428154                       # Number of instructions committed
system.cpu0.commit.committedOps              24431451                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      14641949                       # Number of memory references committed
system.cpu0.commit.loads                      9758820                       # Number of loads committed
system.cpu0.commit.membars                         28                       # Number of memory barriers committed
system.cpu0.commit.branches                   4887478                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 19548430                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                2186                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         9789493     40.07%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.07% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        9758820     39.94%     80.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4883129     19.99%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         24431451                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   85                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    34228301                       # The number of ROB reads
system.cpu0.rob.rob_writes                   48874699                       # The number of ROB writes
system.cpu0.timesIdled                            228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           7228                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   24428154                       # Number of Instructions Simulated
system.cpu0.committedOps                     24431451                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.401173                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.401173                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.492691                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.492691                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                24432818                       # number of integer regfile reads
system.cpu0.int_regfile_writes                9782160                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      336                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                102580330                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                14652829                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               14833379                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    56                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements              595                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          210.591893                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9759054                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              786                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         12416.099237                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         26875000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   210.591893                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.411312                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.411312                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          191                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.373047                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         19531002                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        19531002                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      4881621                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        4881621                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      4878642                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4878642                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           26                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           27                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           27                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      9760263                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         9760263                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      9760263                       # number of overall hits
system.cpu0.dcache.overall_hits::total        9760263                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          210                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          210                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         4416                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4416                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            5                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu0.dcache.demand_misses::cpu0.data         4626                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4626                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         4626                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4626                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      8554487                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      8554487                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    220650999                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    220650999                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       171500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       171500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    229205486                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    229205486                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    229205486                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    229205486                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      4881831                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4881831                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      4883058                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4883058                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      9764889                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      9764889                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      9764889                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      9764889                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000043                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000904                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000904                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000474                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000474                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000474                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000474                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 40735.652381                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 40735.652381                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 49966.258832                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49966.258832                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        34300                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        34300                       # average LoadLockedReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 49547.230004                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49547.230004                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 49547.230004                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49547.230004                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           72                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    10.285714                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          517                       # number of writebacks
system.cpu0.dcache.writebacks::total              517                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           58                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         3460                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3460                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            5                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         3518                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3518                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         3518                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3518                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          152                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          152                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          956                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          956                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         1108                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1108                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         1108                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1108                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      6053509                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      6053509                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     52342500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     52342500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     58396009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     58396009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     58396009                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     58396009                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000196                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000196                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000113                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000113                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 39825.717105                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39825.717105                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54751.569038                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54751.569038                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 52703.979242                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52703.979242                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 52703.979242                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52703.979242                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               58                       # number of replacements
system.cpu0.icache.tags.tagsinuse          295.471061                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               6507                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              354                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            18.381356                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   295.471061                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.577092                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.577092                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          296                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          296                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.578125                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            14216                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           14216                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         6507                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           6507                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         6507                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            6507                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         6507                       # number of overall hits
system.cpu0.icache.overall_hits::total           6507                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          424                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          424                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          424                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           424                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          424                       # number of overall misses
system.cpu0.icache.overall_misses::total          424                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     21851499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     21851499                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     21851499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     21851499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     21851499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     21851499                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         6931                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         6931                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         6931                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         6931                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         6931                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         6931                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.061174                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.061174                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.061174                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.061174                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.061174                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.061174                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 51536.554245                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51536.554245                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 51536.554245                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51536.554245                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 51536.554245                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51536.554245                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           70                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           70                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           70                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           70                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          354                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          354                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          354                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     18615501                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     18615501                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     18615501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     18615501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     18615501                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     18615501                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.051075                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.051075                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.051075                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.051075                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.051075                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.051075                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 52586.161017                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52586.161017                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 52586.161017                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52586.161017                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 52586.161017                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52586.161017                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                3289744                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          2484483                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           140989                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             2402561                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                2250187                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.657851                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 297042                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             75473                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                         9756179                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           1651309                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      15526935                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    3289744                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           2547229                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      7955109                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 291958                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          371                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  1529850                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                32210                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           9752775                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.710203                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.294585                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 3156455     32.36%     32.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  525916      5.39%     37.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 2057906     21.10%     58.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4012498     41.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             9752775                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.337196                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.591498                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 1282510                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              2624686                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  5554039                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               146611                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                144929                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              293254                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 1169                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              14638545                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 1760                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                144929                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 1453014                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 164082                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles       2401545                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  5526782                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                62423                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              14284901                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                  3350                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands           15461438                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             66133841                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        16048159                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             13382524                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 2078886                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             74357                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts         73812                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   290750                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             3983370                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2046141                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          1486990                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1465303                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  13678494                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             135445                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 13226322                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            41153                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        1434154                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      3182999                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         15583                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      9752775                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.356160                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.250845                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            3770848     38.66%     38.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            1478141     15.16%     53.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            1763177     18.08%     71.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2740609     28.10%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        9752775                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              7334557     55.45%     55.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                9275      0.07%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             3890333     29.41%     84.94% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1992157     15.06%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              13226322                       # Type of FU issued
system.cpu1.iq.rate                          1.355687                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          36246569                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         15248721                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     13004875                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              13226322                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         1369878                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       279164                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          334                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          629                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       142060                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads         6324                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                144929                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 112621                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                55275                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           13823711                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            50368                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              3983370                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             2046141                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts             71724                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   353                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           629                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        110636                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        34665                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              145301                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             13089081                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              3869290                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           137238                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                         9772                       # number of nop insts executed
system.cpu1.iew.exec_refs                     5838727                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 2633083                       # Number of branches executed
system.cpu1.iew.exec_stores                   1969437                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.341620                       # Inst execution rate
system.cpu1.iew.wb_sent                      13024557                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     13004875                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  7379594                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  9857028                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.332989                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.748663                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        1434624                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         119862                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           139939                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      9499715                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.304152                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.720125                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      4271241     44.96%     44.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      2652637     27.92%     72.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       533827      5.62%     78.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       439220      4.62%     83.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1075886     11.33%     94.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       322466      3.39%     97.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        84171      0.89%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        31914      0.34%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        88353      0.93%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      9499715                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            11714304                       # Number of instructions committed
system.cpu1.commit.committedOps              12389073                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       5608285                       # Number of memory references committed
system.cpu1.commit.loads                      3704204                       # Number of loads committed
system.cpu1.commit.membars                      60849                       # Number of memory barriers committed
system.cpu1.commit.branches                   2508307                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 10186003                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              135361                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         6771518     54.66%     54.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           9270      0.07%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        3704204     29.90%     84.63% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1904081     15.37%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         12389073                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                88353                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    23176611                       # The number of ROB reads
system.cpu1.rob.rob_writes                   27901640                       # The number of ROB writes
system.cpu1.timesIdled                            176                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3404                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       43734                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   11705002                       # Number of Instructions Simulated
system.cpu1.committedOps                     12379771                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.833505                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.833505                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.199753                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.199753                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                14402746                       # number of integer regfile reads
system.cpu1.int_regfile_writes                6499643                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 50818891                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 7376301                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                6498668                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                140696                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements            19627                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          466.481507                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4271484                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            20125                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           212.247652                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   466.481507                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.911097                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.911097                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          114                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          8820436                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         8820436                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      2354209                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2354209                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1803896                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1803896                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        48590                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        48590                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        26002                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        26002                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      4158105                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4158105                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      4158105                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4158105                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        60372                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        60372                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        44823                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        44823                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        14712                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        14712                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        23534                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        23534                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       105195                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        105195                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       105195                       # number of overall misses
system.cpu1.dcache.overall_misses::total       105195                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   1217618874                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1217618874                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    934332875                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    934332875                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data    433370500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    433370500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data    393005906                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    393005906                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      2067035                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2067035                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   2151951749                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2151951749                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   2151951749                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2151951749                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2414581                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2414581                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1848719                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1848719                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        63302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        63302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        49536                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        49536                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      4263300                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4263300                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      4263300                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4263300                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.025003                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.025003                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.024245                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.024245                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.232410                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.232410                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.475089                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.475089                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.024675                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.024675                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.024675                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.024675                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 20168.602564                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 20168.602564                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 20844.942886                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 20844.942886                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 29456.939913                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29456.939913                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 16699.494604                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 16699.494604                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 20456.787385                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20456.787385                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 20456.787385                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20456.787385                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     7.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10728                       # number of writebacks
system.cpu1.dcache.writebacks::total            10728                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        18476                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        18476                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        22178                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        22178                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data         4706                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         4706                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        40654                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        40654                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        40654                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        40654                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        41896                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41896                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        22645                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        22645                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data        10006                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        10006                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        23534                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        23534                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        64541                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        64541                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        64541                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        64541                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    644835435                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    644835435                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    435544496                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    435544496                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data    171558492                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    171558492                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data    324627094                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    324627094                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data      1886465                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1886465                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   1080379931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1080379931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   1080379931                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1080379931                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.017351                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.017351                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.012249                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012249                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.158068                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.158068                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.475089                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.475089                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.015139                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.015139                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.015139                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.015139                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 15391.336524                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15391.336524                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 19233.583396                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 19233.583396                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 17145.561863                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17145.561863                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 13793.961672                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 13793.961672                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 16739.435878                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16739.435878                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 16739.435878                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16739.435878                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              729                       # number of replacements
system.cpu1.icache.tags.tagsinuse          379.284410                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1528638                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1118                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1367.296959                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   379.284410                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.740790                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.740790                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          389                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          387                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.759766                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          3060818                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         3060818                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      1528638                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1528638                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      1528638                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1528638                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      1528638                       # number of overall hits
system.cpu1.icache.overall_hits::total        1528638                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1212                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1212                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1212                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1212                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1212                       # number of overall misses
system.cpu1.icache.overall_misses::total         1212                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     27514447                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     27514447                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     27514447                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     27514447                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     27514447                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     27514447                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      1529850                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1529850                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      1529850                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1529850                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      1529850                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1529850                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000792                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000792                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000792                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000792                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000792                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000792                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 22701.688944                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22701.688944                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 22701.688944                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22701.688944                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 22701.688944                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22701.688944                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           37                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs     9.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           94                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           94                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           94                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           94                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           94                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           94                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         1118                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1118                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         1118                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1118                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         1118                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1118                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     22542544                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     22542544                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     22542544                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     22542544                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     22542544                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     22542544                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000731                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000731                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000731                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000731                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000731                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000731                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 20163.277281                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20163.277281                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 20163.277281                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20163.277281                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 20163.277281                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 20163.277281                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                2821941                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          1737044                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           172790                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             1579080                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                1314385                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            83.237391                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 408273                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect            107806                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                         9755985                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           2199363                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      12987926                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    2821941                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           1722658                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      7375758                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 354370                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          275                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                  2063644                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                43150                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples           9752582                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.495303                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.371172                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 4057602     41.61%     41.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  698297      7.16%     48.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 1105279     11.33%     60.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3891404     39.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             9752582                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.289252                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.331278                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 1702717                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              3386118                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  4211082                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               276991                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                175674                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved              393033                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                 1624                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              11939469                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 2448                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                175674                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 1961731                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 236644                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles       2966316                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  4222876                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               189341                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              11491024                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                    1                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 70851                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.RenamedOperands           13471854                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             51680675                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        12260406                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             10730945                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 2740886                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             97473                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts         96375                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   552807                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             2048414                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1074006                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           314854                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          221845                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  10738687                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded             184419                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 10019336                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           110192                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        1927287                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined      4725546                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         14426                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples      9752582                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.027352                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.075781                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            4389221     45.01%     45.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            1831791     18.78%     63.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2407165     24.68%     88.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1124405     11.53%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        9752582                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                1157143     41.69%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     2      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     41.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1078285     38.85%     80.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               540169     19.46%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              7113013     70.99%     70.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               13773      0.14%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.13% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1905880     19.02%     90.15% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             986670      9.85%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              10019336                       # Type of FU issued
system.cpu2.iq.rate                          1.026994                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                    2775599                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.277024                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          32677044                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         12850865                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      9768052                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              12794935                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          116854                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       361799                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          472                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       194313                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        15638                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                175674                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 160835                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                78221                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           10937074                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            32836                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              2048414                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             1074006                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts             93326                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   383                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           472                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        145248                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect        33065                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              178313                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              9859554                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              1880453                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           159781                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                        13968                       # number of nop insts executed
system.cpu2.iew.exec_refs                     2839681                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 1949056                       # Number of branches executed
system.cpu2.iew.exec_stores                    959228                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.010616                       # Inst execution rate
system.cpu2.iew.wb_sent                       9798781                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      9768052                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  5642821                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 10078069                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.001237                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.559911                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts        1927471                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls         169993                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           171279                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples      9419846                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.956450                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.546760                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      5216709     55.38%     55.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      2239419     23.77%     79.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       768202      8.16%     87.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       485844      5.16%     92.47% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       277157      2.94%     95.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       166565      1.77%     97.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       120798      1.28%     98.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        51201      0.54%     99.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        93951      1.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      9419846                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             8008896                       # Number of instructions committed
system.cpu2.commit.committedOps               9009611                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       2566305                       # Number of memory references committed
system.cpu2.commit.loads                      1686612                       # Number of loads committed
system.cpu2.commit.membars                      88617                       # Number of memory barriers committed
system.cpu2.commit.branches                   1797609                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  7651690                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              195188                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         6429536     71.36%     71.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          13770      0.15%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.52% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1686612     18.72%     90.24% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        879693      9.76%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          9009611                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                93951                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    20211367                       # The number of ROB reads
system.cpu2.rob.rob_writes                   22207415                       # The number of ROB writes
system.cpu2.timesIdled                            184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           3403                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       43928                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                    7995095                       # Number of Instructions Simulated
system.cpu2.committedOps                      8995810                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.220246                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.220246                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.819507                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.819507                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                 9948690                       # number of integer regfile reads
system.cpu2.int_regfile_writes                5850406                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 35213243                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 5434627                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                3783413                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                185996                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements            30138                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          480.448822                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            2474553                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            30620                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            80.814925                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   480.448822                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.938377                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.938377                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          189                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          222                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          5261829                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         5261829                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      1564282                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1564282                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       755142                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        755142                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        68076                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        68076                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        48230                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        48230                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      2319424                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2319424                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      2319424                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2319424                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        69601                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        69601                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        46176                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        46176                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        16260                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        16260                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        24826                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        24826                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       115777                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        115777                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       115777                       # number of overall misses
system.cpu2.dcache.overall_misses::total       115777                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   1269151238                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1269151238                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   1012098289                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1012098289                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data    409670518                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    409670518                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data    428416386                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    428416386                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data      2756518                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2756518                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   2281249527                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2281249527                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   2281249527                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2281249527                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      1633883                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1633883                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       801318                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       801318                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        84336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        84336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        73056                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        73056                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      2435201                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2435201                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      2435201                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2435201                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.042599                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.042599                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.057625                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.057625                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.192800                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.192800                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.339822                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.339822                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.047543                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.047543                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.047543                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.047543                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 18234.669588                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 18234.669588                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 21918.275489                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 21918.275489                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 25194.988807                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25194.988807                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 17256.762507                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 17256.762507                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 19703.823100                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 19703.823100                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 19703.823100                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 19703.823100                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        17911                       # number of writebacks
system.cpu2.dcache.writebacks::total            17911                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        22233                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        22233                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        22630                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        22630                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data         3550                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         3550                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        44863                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        44863                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        44863                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        44863                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        47368                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        47368                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        23546                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        23546                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data        12710                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        12710                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data        24826                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        24826                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        70914                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        70914                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        70914                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        70914                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    653285461                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    653285461                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    485484578                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    485484578                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data    200312976                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    200312976                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data    356373114                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    356373114                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data      2582482                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2582482                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   1138770039                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1138770039                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   1138770039                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1138770039                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.028991                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.028991                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.029384                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029384                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.150707                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.150707                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.339822                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.339822                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.029120                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.029120                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.029120                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.029120                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 13791.704547                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13791.704547                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 20618.558481                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 20618.558481                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 15760.265618                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15760.265618                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 14354.834206                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 14354.834206                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 16058.465733                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16058.465733                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 16058.465733                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16058.465733                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              637                       # number of replacements
system.cpu2.icache.tags.tagsinuse          373.578994                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2062537                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1021                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2020.114594                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   373.578994                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.729646                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.729646                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          383                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4128309                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4128309                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      2062537                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2062537                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      2062537                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2062537                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      2062537                       # number of overall hits
system.cpu2.icache.overall_hits::total        2062537                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1107                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1107                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1107                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1107                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1107                       # number of overall misses
system.cpu2.icache.overall_misses::total         1107                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     25957951                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     25957951                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     25957951                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     25957951                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     25957951                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     25957951                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      2063644                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2063644                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      2063644                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2063644                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      2063644                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2063644                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000536                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000536                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000536                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000536                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000536                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000536                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 23448.916893                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 23448.916893                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 23448.916893                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 23448.916893                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 23448.916893                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 23448.916893                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           86                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           86                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           86                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         1021                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1021                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         1021                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1021                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         1021                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1021                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     21154038                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     21154038                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     21154038                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     21154038                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     21154038                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     21154038                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000495                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000495                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000495                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000495                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000495                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000495                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 20718.940255                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 20718.940255                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 20718.940255                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 20718.940255                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 20718.940255                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 20718.940255                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  2287.543615                       # Cycle average of tags in use
system.l2.tags.total_refs                       70119                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2394                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     29.289474                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1412.395947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       328.338243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        83.064812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       155.153477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        71.559506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       158.429686                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        78.601944                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.021551                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.005010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.002367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.001092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.002417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.001199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.034905                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2394                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2391                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.036530                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    100606                       # Number of tag accesses
system.l2.tags.data_accesses                   100606                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  24                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  57                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                 914                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data               16638                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                 820                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               24112                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   42565                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            29156                       # number of Writeback hits
system.l2.Writeback_hits::total                 29156                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu1.data               14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data               15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   29                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data                38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                23                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    68                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   24                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   64                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                  914                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                16676                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                  820                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                24135                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42633                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  24                       # number of overall hits
system.l2.overall_hits::cpu0.data                  64                       # number of overall hits
system.l2.overall_hits::cpu1.inst                 914                       # number of overall hits
system.l2.overall_hits::cpu1.data               16676                       # number of overall hits
system.l2.overall_hits::cpu2.inst                 820                       # number of overall hits
system.l2.overall_hits::cpu2.data               24135                       # number of overall hits
system.l2.overall_hits::total                   42633                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               330                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                95                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               204                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                77                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               201                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                84                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   991                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu1.data           5988                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data           6725                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              12713                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data         4332                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data         4845                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             9177                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             949                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             303                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             451                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1703                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                330                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1044                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                204                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                380                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                201                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                535                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2694                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               330                       # number of overall misses
system.l2.overall_misses::cpu0.data              1044                       # number of overall misses
system.l2.overall_misses::cpu1.inst               204                       # number of overall misses
system.l2.overall_misses::cpu1.data               380                       # number of overall misses
system.l2.overall_misses::cpu2.inst               201                       # number of overall misses
system.l2.overall_misses::cpu2.data               535                       # number of overall misses
system.l2.overall_misses::total                  2694                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     17650000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      5149000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst     10691500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data      4068000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst     10489000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data      4424000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        52471500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data       106000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu2.data       212000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       318000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     50353500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     16155000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     23951000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      90459500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     17650000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     55502500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst     10691500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     20223000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst     10489000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     28375000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        142931000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     17650000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     55502500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst     10691500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     20223000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst     10489000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     28375000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       142931000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             354                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             152                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst            1118                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data           16715                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst            1021                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           24196                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               43556                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        29156                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             29156                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data         6002                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data         6740                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            12742                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data         4332                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data         4847                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           9179                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           956                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           341                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           474                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1771                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              354                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             1108                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             1118                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data            17056                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst             1021                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data            24670                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45327                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             354                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            1108                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            1118                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data           17056                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst            1021                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data           24670                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45327                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.932203                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.625000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.182469                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.004607                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.196866                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.003472                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.022752                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.997667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.997774                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.997724                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.999587                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999782                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.992678                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.888563                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.951477                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961604                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.932203                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.942238                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.182469                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.022280                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.196866                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.021686                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059435                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.932203                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.942238                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.182469                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.022280                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.196866                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.021686                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059435                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53484.848485                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data        54200                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 52409.313725                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 52831.168831                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 52184.079602                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 52666.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52948.032291                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data    17.702071                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu2.data    31.524164                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total    25.013765                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53059.536354                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53316.831683                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 53106.430155                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53117.733412                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53484.848485                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53163.314176                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 52409.313725                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 53218.421053                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 52184.079602                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 53037.383178                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53055.308092                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53484.848485                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53163.314176                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 52409.313725                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 53218.421053                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 52184.079602                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 53037.383178                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53055.308092                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             44                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             38                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 98                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  98                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 98                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          329                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           86                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst          160                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data           74                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst          163                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data           81                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              893                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data         5988                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data         6725                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         12713                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data         4332                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data         4845                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         9177                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          949                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          303                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          451                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1703                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1035                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst           160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst           163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data           532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2596                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1035                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst          160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst          163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data          532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2596                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     13517000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      3643000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      6502000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data      3010500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      6646000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data      3296000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     36614500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data    243020984                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data    272956320                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    515977304                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data    175539812                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data    196336272                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    371876084                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     38499000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     12383000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     18319000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     69201000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     13517000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     42142000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      6502000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     15393500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      6646000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     21615000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    105815500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     13517000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     42142000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      6502000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     15393500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      6646000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     21615000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    105815500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.929379                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.565789                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.143113                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.004427                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.159647                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.003348                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.020502                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.997667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.997774                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.997724                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.999587                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999782                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.992678                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.888563                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.951477                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961604                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.929379                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.934116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.143113                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.022104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.159647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.021565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057273                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.929379                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.934116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.143113                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.022104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.159647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.021565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.057273                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41085.106383                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42360.465116                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40637.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40682.432432                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 40773.006135                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40691.358025                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41001.679731                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40584.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40588.300372                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40586.588846                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40521.655586                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40523.482353                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40522.620028                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40567.966280                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 40867.986799                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 40618.625277                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40634.762184                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41085.106383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 40716.908213                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40637.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 40831.564987                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 40773.006135                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 40629.699248                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40760.978428                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41085.106383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 40716.908213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40637.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 40831.564987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 40773.006135                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 40629.699248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40760.978428                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 893                       # Transaction distribution
system.membus.trans_dist::ReadResp                893                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            14107                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          48231                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           21890                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1703                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1703                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port        89420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  89420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port       166144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  166144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            40448                       # Total snoops (count)
system.membus.snoop_fanout::samples             65099                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   65099    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               65099                       # Request fanout histogram
system.membus.reqLayer0.occupancy            36286158                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46356806                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq             114625                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            114625                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            29156                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14136                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         48233                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          62369                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          127                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          127                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            33652                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           33652                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2733                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       136503                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         2042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       162955                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                307177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        22656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       104000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        71552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1778176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        65344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      2725184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4766912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          143525                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           239929                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   5                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                 239929    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             239929                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          149882972                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            531499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1666491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1698956                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         117654518                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1550462                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         131390389                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
