// Seed: 2464936041
module module_0;
  wire id_1;
  supply0 id_2;
  assign id_2 = id_2++;
  assign id_2 = 1;
  assign id_1 = id_1;
  wire id_3;
  module_3 modCall_1 (
      id_3,
      id_2,
      id_2
  );
endmodule
module module_1;
  wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_1 = id_1;
  assign id_1 = id_1 + id_1;
  id_3 :
  assert property (@(id_3 or id_3) id_2)
  else;
endmodule
module module_2 (
    output supply1 id_0
);
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_2;
  wire id_4;
  wire id_5;
  assign id_2 = id_2;
  always_comb id_2 = 1;
endmodule
