/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 224 208)
	(text "CPU" (rect 5 0 28 12)(font "Arial" ))
	(text "inst" (rect 8 176 25 188)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clock" (rect 0 0 25 12)(font "Arial" ))
		(text "clock" (rect 21 27 46 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "MemData[15..0]" (rect 0 0 79 12)(font "Arial" ))
		(text "MemData[15..0]" (rect 21 43 100 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 208 32)
		(output)
		(text "MemOut[15..0]" (rect 0 0 73 12)(font "Arial" ))
		(text "MemOut[15..0]" (rect 114 27 187 39)(font "Arial" ))
		(line (pt 208 32)(pt 192 32)(line_width 3))
	)
	(port
		(pt 208 48)
		(output)
		(text "rd" (rect 0 0 9 12)(font "Arial" ))
		(text "rd" (rect 178 43 187 55)(font "Arial" ))
		(line (pt 208 48)(pt 192 48)(line_width 1))
	)
	(port
		(pt 208 64)
		(output)
		(text "wr" (rect 0 0 10 12)(font "Arial" ))
		(text "wr" (rect 177 59 187 71)(font "Arial" ))
		(line (pt 208 64)(pt 192 64)(line_width 1))
	)
	(port
		(pt 208 80)
		(output)
		(text "PC[10..0]" (rect 0 0 47 12)(font "Arial" ))
		(text "PC[10..0]" (rect 140 75 187 87)(font "Arial" ))
		(line (pt 208 80)(pt 192 80)(line_width 3))
	)
	(port
		(pt 208 96)
		(output)
		(text "IR[15..0]" (rect 0 0 43 12)(font "Arial" ))
		(text "IR[15..0]" (rect 144 91 187 103)(font "Arial" ))
		(line (pt 208 96)(pt 192 96)(line_width 3))
	)
	(port
		(pt 208 112)
		(output)
		(text "MBR[15..0]" (rect 0 0 55 12)(font "Arial" ))
		(text "MBR[15..0]" (rect 132 107 187 119)(font "Arial" ))
		(line (pt 208 112)(pt 192 112)(line_width 3))
	)
	(port
		(pt 208 128)
		(output)
		(text "AC[15..0]" (rect 0 0 47 12)(font "Arial" ))
		(text "AC[15..0]" (rect 140 123 187 135)(font "Arial" ))
		(line (pt 208 128)(pt 192 128)(line_width 3))
	)
	(port
		(pt 208 144)
		(output)
		(text "MAR[10..0]" (rect 0 0 55 12)(font "Arial" ))
		(text "MAR[10..0]" (rect 132 139 187 151)(font "Arial" ))
		(line (pt 208 144)(pt 192 144)(line_width 3))
	)
	(port
		(pt 208 160)
		(output)
		(text "SR[3..0]" (rect 0 0 41 12)(font "Arial" ))
		(text "SR[3..0]" (rect 146 155 187 167)(font "Arial" ))
		(line (pt 208 160)(pt 192 160)(line_width 3))
	)
	(parameter
		"Load"
		"0001"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"Store"
		"0010"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"Add"
		"0011"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"Sub"
		"0100"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"Mul"
		"0101"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"Div"
		"0110"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"Branch"
		"0111"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"BRZ"
		"1000"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(drawing
		(rectangle (rect 16 16 192 176)(line_width 1))
	)
	(annotation_block (parameter)(rect 224 -64 324 16))
)
