<dec f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1727' type='bool llvm::SelectionDAG::SignBitIsZero(llvm::SDValue Op, unsigned int Depth = 0) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1725'>/// Return true if the sign bit of Op is known to be zero.
  /// We use this predicate to simplify operations downstream.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='4027' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner9visitSDIVEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='4027' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner9visitSDIVEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='4264' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner8visitREMEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='4264' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner8visitREMEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='4596' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner12visitIMINMAXEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='4597' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner12visitIMINMAXEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='8516' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner8visitSRAEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='8886' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner8visitABSEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='10695' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner16visitSIGN_EXTENDEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='14134' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner15visitSINT_TO_FPEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='14186' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner15visitUINT_TO_FPEPN4llvm6SDNodeE'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='2380' ll='2383' type='bool llvm::SelectionDAG::SignBitIsZero(llvm::SDValue Op, unsigned int Depth = 0) const'/>
<doc f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='2378'>/// SignBitIsZero - Return true if the sign bit of Op is known to be zero.  We
/// use this predicate to simplify operations downstream.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1192' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel15isDSOffsetLegalEN4llvm7SDValueEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1281' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel16isDSOffset2LegalEN4llvm7SDValueEjjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1590' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel23SelectMUBUFScratchOffenEPN4llvm6SDNodeENS1_7SDValueERS4_S5_S5_S5_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='2103' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel18SelectMOVRELOffsetEN4llvm7SDValueERS2_S3_'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='2598' u='c' c='_ZL6getCmpRN4llvm12SelectionDAGENS_7SDValueES2_NS_3ISD8CondCodeERKNS_5SDLocES2_b'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='2598' u='c' c='_ZL6getCmpRN4llvm12SelectionDAGENS_7SDValueES2_NS_3ISD8CondCodeERKNS_5SDLocES2_b'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp' l='5224' u='c' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel6SelectEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='23075' u='c' c='_ZL11LowerVSETCCN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='23075' u='c' c='_ZL11LowerVSETCCN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='42422' u='c' c='_ZL18canReduceVMulWidthPN4llvm6SDNodeERNS_12SelectionDAGER10ShrinkMode'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='48225' u='c' c='_ZL15combineUIntToFPPN4llvm6SDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
