// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_dout,
        stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_empty_n,
        stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read,
        stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_dout,
        stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_empty_n,
        stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read,
        stream_STD_Computation_std_R_o_Brd_STD_R_in_din,
        stream_STD_Computation_std_R_o_Brd_STD_R_in_full_n,
        stream_STD_Computation_std_R_o_Brd_STD_R_in_write,
        stream_STD_Computation_std_I_o_Brd_STD_I_in_din,
        stream_STD_Computation_std_I_o_Brd_STD_I_in_full_n,
        stream_STD_Computation_std_I_o_Brd_STD_I_in_write
);

parameter    ap_ST_fsm_state1 = 34'd1;
parameter    ap_ST_fsm_state2 = 34'd2;
parameter    ap_ST_fsm_state3 = 34'd4;
parameter    ap_ST_fsm_state4 = 34'd8;
parameter    ap_ST_fsm_state5 = 34'd16;
parameter    ap_ST_fsm_state6 = 34'd32;
parameter    ap_ST_fsm_state7 = 34'd64;
parameter    ap_ST_fsm_state8 = 34'd128;
parameter    ap_ST_fsm_state9 = 34'd256;
parameter    ap_ST_fsm_state10 = 34'd512;
parameter    ap_ST_fsm_state11 = 34'd1024;
parameter    ap_ST_fsm_state12 = 34'd2048;
parameter    ap_ST_fsm_state13 = 34'd4096;
parameter    ap_ST_fsm_state14 = 34'd8192;
parameter    ap_ST_fsm_state15 = 34'd16384;
parameter    ap_ST_fsm_state16 = 34'd32768;
parameter    ap_ST_fsm_state17 = 34'd65536;
parameter    ap_ST_fsm_state18 = 34'd131072;
parameter    ap_ST_fsm_state19 = 34'd262144;
parameter    ap_ST_fsm_state20 = 34'd524288;
parameter    ap_ST_fsm_state21 = 34'd1048576;
parameter    ap_ST_fsm_state22 = 34'd2097152;
parameter    ap_ST_fsm_state23 = 34'd4194304;
parameter    ap_ST_fsm_state24 = 34'd8388608;
parameter    ap_ST_fsm_state25 = 34'd16777216;
parameter    ap_ST_fsm_state26 = 34'd33554432;
parameter    ap_ST_fsm_state27 = 34'd67108864;
parameter    ap_ST_fsm_state28 = 34'd134217728;
parameter    ap_ST_fsm_state29 = 34'd268435456;
parameter    ap_ST_fsm_state30 = 34'd536870912;
parameter    ap_ST_fsm_state31 = 34'd1073741824;
parameter    ap_ST_fsm_state32 = 34'd2147483648;
parameter    ap_ST_fsm_state33 = 34'd4294967296;
parameter    ap_ST_fsm_state34 = 34'd8589934592;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_dout;
input   stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_empty_n;
output   stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read;
input  [15:0] stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_dout;
input   stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_empty_n;
output   stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read;
output  [15:0] stream_STD_Computation_std_R_o_Brd_STD_R_in_din;
input   stream_STD_Computation_std_R_o_Brd_STD_R_in_full_n;
output   stream_STD_Computation_std_R_o_Brd_STD_R_in_write;
output  [15:0] stream_STD_Computation_std_I_o_Brd_STD_I_in_din;
input   stream_STD_Computation_std_I_o_Brd_STD_I_in_full_n;
output   stream_STD_Computation_std_I_o_Brd_STD_I_in_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read;
reg stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read;
reg stream_STD_Computation_std_R_o_Brd_STD_R_in_write;
reg stream_STD_Computation_std_I_o_Brd_STD_I_in_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [33:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] average_R_V_fu_314_p3;
reg   [6:0] average_R_V_reg_937;
wire    ap_CS_fsm_state5;
wire   [6:0] av_V_fu_382_p3;
reg   [6:0] av_V_reg_942;
wire    ap_CS_fsm_state7;
wire   [6:0] variance_R_V_fu_453_p3;
reg   [6:0] variance_R_V_reg_947;
wire    ap_CS_fsm_state11;
wire   [6:0] variance_I_V_fu_517_p3;
reg   [6:0] variance_I_V_reg_952;
wire    ap_CS_fsm_state12;
wire   [31:0] grp_fu_239_p1;
reg   [31:0] p_x_assign_reg_967;
wire    ap_CS_fsm_state16;
wire   [31:0] grp_fu_242_p1;
reg   [31:0] p_x_assign_1_reg_972;
wire   [31:0] grp_fu_245_p2;
reg   [31:0] val_reg_977;
wire    ap_CS_fsm_state28;
wire   [31:0] grp_fu_250_p2;
reg   [31:0] val_1_reg_982;
wire   [31:0] reg_fu_533_p1;
reg   [31:0] reg_reg_987;
wire    ap_CS_fsm_state29;
reg   [0:0] tmp_30_reg_992;
wire   [15:0] empty_325_fu_562_p1;
reg   [15:0] empty_325_reg_997;
wire   [0:0] cmp_i_i291_i_fu_566_p2;
reg   [0:0] cmp_i_i291_i_reg_1002;
wire  signed [8:0] sub_i_i_i_fu_572_p2;
reg  signed [8:0] sub_i_i_i_reg_1008;
wire   [0:0] cmp26_i_i_i_fu_578_p2;
reg   [0:0] cmp26_i_i_i_reg_1015;
wire   [31:0] reg_1_fu_584_p1;
reg   [31:0] reg_1_reg_1020;
reg   [0:0] tmp_31_reg_1025;
wire   [15:0] empty_327_fu_613_p1;
reg   [15:0] empty_327_reg_1030;
wire   [0:0] cmp_i_i303_i_fu_617_p2;
reg   [0:0] cmp_i_i303_i_reg_1035;
wire  signed [8:0] sub_i_i305_i_fu_623_p2;
reg  signed [8:0] sub_i_i305_i_reg_1041;
wire   [0:0] cmp26_i_i306_i_fu_629_p2;
reg   [0:0] cmp26_i_i306_i_reg_1048;
wire   [15:0] spec_select330_i_fu_707_p3;
reg   [15:0] spec_select330_i_reg_1053;
wire   [15:0] spec_select332_i_fu_715_p3;
reg   [15:0] spec_select332_i_reg_1058;
wire   [15:0] ref_tmp48_0_i_fu_842_p3;
reg   [15:0] ref_tmp48_0_i_reg_1063;
wire    ap_CS_fsm_state30;
wire   [15:0] ref_tmp55_0_i_fu_857_p3;
reg   [15:0] ref_tmp55_0_i_reg_1069;
wire   [15:0] mul_i_i54_i_fu_887_p2;
reg   [15:0] mul_i_i54_i_reg_1075;
wire    ap_CS_fsm_state31;
wire   [15:0] mul_i_i_i_fu_906_p2;
reg   [15:0] mul_i_i_i_reg_1080;
reg   [10:0] RRi_V_address0;
reg    RRi_V_ce0;
reg    RRi_V_we0;
wire   [15:0] RRi_V_q0;
reg   [10:0] RRo_V_address0;
reg    RRo_V_ce0;
reg    RRo_V_we0;
wire   [15:0] RRo_V_q0;
reg   [10:0] RIi_V_address0;
reg    RIi_V_ce0;
reg    RIi_V_we0;
wire   [15:0] RIi_V_q0;
reg   [10:0] RIo_V_address0;
reg    RIo_V_ce0;
reg    RIo_V_we0;
wire   [15:0] RIo_V_q0;
reg   [10:0] deviation_list_R_i_address0;
reg    deviation_list_R_i_ce0;
reg    deviation_list_R_i_we0;
wire   [15:0] deviation_list_R_i_q0;
reg   [10:0] deviation_list_I_i_address0;
reg    deviation_list_I_i_ce0;
reg    deviation_list_I_i_we0;
wire   [15:0] deviation_list_I_i_q0;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_start;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_done;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_idle;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_ready;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read;
wire   [10:0] grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RRi_V_address0;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RRi_V_ce0;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RRi_V_we0;
wire   [15:0] grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RRi_V_d0;
wire   [10:0] grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RIi_V_address0;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RIi_V_ce0;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RIi_V_we0;
wire   [15:0] grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RIi_V_d0;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_start;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_done;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_idle;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_ready;
wire   [10:0] grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_RRi_V_address0;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_RRi_V_ce0;
wire   [15:0] grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_sum_V_out;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_sum_V_out_ap_vld;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_start;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_done;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_idle;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_ready;
wire   [10:0] grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_RIi_V_address0;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_RIi_V_ce0;
wire   [15:0] grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_sum_V_2_out;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_sum_V_2_out_ap_vld;
wire    grp_stdDeviationList_fu_178_ap_start;
wire    grp_stdDeviationList_fu_178_ap_done;
wire    grp_stdDeviationList_fu_178_ap_idle;
wire    grp_stdDeviationList_fu_178_ap_ready;
wire   [10:0] grp_stdDeviationList_fu_178_list_address0;
wire    grp_stdDeviationList_fu_178_list_ce0;
reg   [15:0] grp_stdDeviationList_fu_178_list_q0;
reg   [6:0] grp_stdDeviationList_fu_178_average;
wire   [10:0] grp_stdDeviationList_fu_178_deviation_list_address0;
wire    grp_stdDeviationList_fu_178_deviation_list_ce0;
wire    grp_stdDeviationList_fu_178_deviation_list_we0;
wire   [15:0] grp_stdDeviationList_fu_178_deviation_list_d0;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_start;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_done;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_idle;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_ready;
wire   [10:0] grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_deviation_list_R_i_address0;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_deviation_list_R_i_ce0;
wire   [15:0] grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_sum_V_4_out;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_sum_V_4_out_ap_vld;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_start;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_done;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_idle;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_ready;
wire   [10:0] grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_deviation_list_I_i_address0;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_deviation_list_I_i_ce0;
wire   [15:0] grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_sum_V_6_out;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_sum_V_6_out_ap_vld;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_start;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_done;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_idle;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_ready;
wire   [10:0] grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RRo_V_address0;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RRo_V_ce0;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RRo_V_we0;
wire   [15:0] grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RRo_V_d0;
wire   [10:0] grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RIo_V_address0;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RIo_V_ce0;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RIo_V_we0;
wire   [15:0] grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RIo_V_d0;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_start;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_done;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_idle;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_ready;
wire   [15:0] grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_stream_STD_Computation_std_R_o_Brd_STD_R_in_din;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_stream_STD_Computation_std_R_o_Brd_STD_R_in_write;
wire   [15:0] grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_stream_STD_Computation_std_I_o_Brd_STD_I_in_din;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_stream_STD_Computation_std_I_o_Brd_STD_I_in_write;
wire   [10:0] grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RRo_V_address0;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RRo_V_ce0;
wire   [10:0] grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RIo_V_address0;
wire    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RIo_V_ce0;
reg    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_start_reg;
reg    ap_block_state1_ignore_call27;
wire    ap_CS_fsm_state2;
reg    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_start_reg;
reg    grp_stdDeviationList_fu_178_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state8;
reg    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_start_reg;
reg    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_start_reg;
wire    ap_CS_fsm_state32;
reg    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_start_reg;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire  signed [31:0] grp_fu_239_p0;
wire  signed [31:0] grp_fu_242_p0;
wire    ap_CS_fsm_state17;
wire  signed [15:0] sext_ln1558_fu_258_p0;
wire  signed [15:0] tmp_fu_262_p1;
wire  signed [16:0] sext_ln1558_fu_258_p1;
wire   [16:0] sub_ln1558_fu_270_p2;
wire   [5:0] tmp_s_fu_276_p4;
wire  signed [15:0] trunc_ln1558_2_fu_290_p1;
wire   [6:0] zext_ln1558_fu_286_p1;
wire   [4:0] trunc_ln1558_2_fu_290_p4;
wire  signed [5:0] sext_ln1558_1_fu_306_p1;
wire   [0:0] tmp_fu_262_p3;
wire   [6:0] sub_ln1558_1_fu_300_p2;
wire   [6:0] zext_ln1558_1_fu_310_p1;
wire  signed [15:0] sext_ln1558_2_fu_326_p0;
wire  signed [15:0] tmp_27_fu_330_p1;
wire  signed [16:0] sext_ln1558_2_fu_326_p1;
wire   [16:0] sub_ln1558_2_fu_338_p2;
wire   [5:0] tmp_18_fu_344_p4;
wire  signed [15:0] trunc_ln1558_5_fu_358_p1;
wire   [6:0] zext_ln1558_2_fu_354_p1;
wire   [4:0] trunc_ln1558_5_fu_358_p4;
wire  signed [5:0] sext_ln1558_3_fu_374_p1;
wire   [0:0] tmp_27_fu_330_p3;
wire   [6:0] sub_ln1558_3_fu_368_p2;
wire   [6:0] zext_ln1558_3_fu_378_p1;
wire  signed [15:0] sext_ln1558_4_fu_397_p0;
wire  signed [15:0] tmp_28_fu_401_p1;
wire  signed [16:0] sext_ln1558_4_fu_397_p1;
wire   [16:0] sub_ln1558_4_fu_409_p2;
wire   [5:0] tmp_19_fu_415_p4;
wire  signed [15:0] trunc_ln1558_8_fu_429_p1;
wire   [6:0] zext_ln1558_4_fu_425_p1;
wire   [4:0] trunc_ln1558_8_fu_429_p4;
wire  signed [5:0] sext_ln1558_5_fu_445_p1;
wire   [0:0] tmp_28_fu_401_p3;
wire   [6:0] sub_ln1558_5_fu_439_p2;
wire   [6:0] zext_ln1558_5_fu_449_p1;
wire  signed [15:0] sext_ln1558_6_fu_461_p0;
wire  signed [15:0] tmp_29_fu_465_p1;
wire  signed [16:0] sext_ln1558_6_fu_461_p1;
wire   [16:0] sub_ln1558_6_fu_473_p2;
wire   [5:0] tmp_20_fu_479_p4;
wire  signed [15:0] trunc_ln1558_s_fu_493_p1;
wire   [6:0] zext_ln1558_6_fu_489_p1;
wire   [4:0] trunc_ln1558_s_fu_493_p4;
wire  signed [5:0] sext_ln1558_7_fu_509_p1;
wire   [0:0] tmp_29_fu_465_p3;
wire   [6:0] sub_ln1558_7_fu_503_p2;
wire   [6:0] zext_ln1558_7_fu_513_p1;
wire   [7:0] exp_fu_548_p4;
wire   [30:0] empty_324_fu_536_p1;
wire   [8:0] exp_i_fu_558_p1;
wire   [7:0] exp_1_fu_599_p4;
wire   [30:0] empty_326_fu_587_p1;
wire   [8:0] exp_4_i_fu_609_p1;
wire  signed [8:0] sub40_i_i_i_fu_635_p2;
wire   [4:0] tmp_32_fu_645_p4;
wire  signed [31:0] sub40_i_i_cast_i_fu_641_p1;
wire   [15:0] sub40_i_i_cast_icast_fu_661_p1;
wire  signed [8:0] sub40_i_i314_i_fu_671_p2;
wire   [4:0] tmp_33_fu_681_p4;
wire  signed [31:0] sub40_i_i314_cast_i_fu_677_p1;
wire   [15:0] sub40_i_i314_cast_icast_fu_697_p1;
wire   [0:0] icmp_fu_655_p2;
wire   [15:0] shl_i_i_i_fu_665_p2;
wire   [0:0] icmp70_fu_691_p2;
wire   [15:0] shl_i_i318_i_fu_701_p2;
wire   [22:0] trunc_ln287_fu_723_p1;
wire   [22:0] trunc_ln287_1_fu_737_p1;
wire   [23:0] tmp_18_i_fu_726_p3;
wire   [31:0] conv33_i_i_i_fu_766_p1;
wire  signed [31:0] sub_i_i_cast_i_fu_734_p1;
wire   [31:0] shr_i_i_i_fu_770_p2;
wire   [23:0] tmp_19_i_fu_740_p3;
wire   [31:0] conv33_i_i310_i_fu_785_p1;
wire  signed [31:0] sub_i_i305_cast_i_fu_753_p1;
wire   [31:0] shr_i_i311_i_fu_789_p2;
wire   [0:0] cmp31_i_i_i_fu_756_p2;
wire   [15:0] empty_328_fu_776_p1;
wire   [0:0] cmp31_i_i309_i_fu_780_p2;
wire   [15:0] empty_330_fu_795_p1;
wire   [0:0] cmp30_i_i_i_fu_748_p2;
wire   [15:0] spec_select_i_fu_819_p3;
wire   [0:0] brmerge_i_fu_799_p2;
wire   [15:0] p_mux_i_fu_803_p3;
wire   [15:0] spec_select335_i_fu_835_p3;
wire   [0:0] cmp30_i_i308_i_fu_761_p2;
wire   [15:0] spec_select331_i_fu_827_p3;
wire   [0:0] brmerge333_i_fu_809_p2;
wire   [15:0] p_mux334_i_fu_813_p3;
wire   [15:0] spec_select336_i_fu_850_p3;
wire   [15:0] sub_i_i_i_i_i_fu_865_p2;
wire   [15:0] spec_select1_i_fu_875_p3;
wire   [15:0] empty_332_fu_881_p2;
wire   [15:0] sub_i_i_i_i322_i_fu_870_p2;
wire   [15:0] ref_tmp55_1_i_fu_894_p3;
wire   [15:0] empty_333_fu_900_p2;
reg   [33:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_block_state4_on_subcall_done;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_block_state8_on_subcall_done;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 34'd1;
#0 grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_start_reg = 1'b0;
#0 grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_start_reg = 1'b0;
#0 grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_start_reg = 1'b0;
#0 grp_stdDeviationList_fu_178_ap_start_reg = 1'b0;
#0 grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_start_reg = 1'b0;
#0 grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_start_reg = 1'b0;
#0 grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_start_reg = 1'b0;
#0 grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_start_reg = 1'b0;
end

top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
RRi_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(RRi_V_address0),
    .ce0(RRi_V_ce0),
    .we0(RRi_V_we0),
    .d0(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RRi_V_d0),
    .q0(RRi_V_q0)
);

top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
RRo_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(RRo_V_address0),
    .ce0(RRo_V_ce0),
    .we0(RRo_V_we0),
    .d0(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RRo_V_d0),
    .q0(RRo_V_q0)
);

top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
RIi_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(RIi_V_address0),
    .ce0(RIi_V_ce0),
    .we0(RIi_V_we0),
    .d0(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RIi_V_d0),
    .q0(RIi_V_q0)
);

top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
RIo_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(RIo_V_address0),
    .ce0(RIo_V_ce0),
    .we0(RIo_V_we0),
    .d0(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RIo_V_d0),
    .q0(RIo_V_q0)
);

top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
deviation_list_R_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(deviation_list_R_i_address0),
    .ce0(deviation_list_R_i_ce0),
    .we0(deviation_list_R_i_we0),
    .d0(grp_stdDeviationList_fu_178_deviation_list_d0),
    .q0(deviation_list_R_i_q0)
);

top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
deviation_list_I_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(deviation_list_I_i_address0),
    .ce0(deviation_list_I_i_ce0),
    .we0(deviation_list_I_i_we0),
    .d0(grp_stdDeviationList_fu_178_deviation_list_d0),
    .q0(deviation_list_I_i_q0)
);

top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_loop_2 grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_start),
    .ap_done(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_done),
    .ap_idle(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_idle),
    .ap_ready(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_ready),
    .stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_dout(stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_dout),
    .stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_empty_n(stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_empty_n),
    .stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read),
    .stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_dout(stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_dout),
    .stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_empty_n(stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_empty_n),
    .stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read),
    .RRi_V_address0(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RRi_V_address0),
    .RRi_V_ce0(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RRi_V_ce0),
    .RRi_V_we0(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RRi_V_we0),
    .RRi_V_d0(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RRi_V_d0),
    .RIi_V_address0(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RIi_V_address0),
    .RIi_V_ce0(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RIi_V_ce0),
    .RIi_V_we0(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RIi_V_we0),
    .RIi_V_d0(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RIi_V_d0)
);

top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1 grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_start),
    .ap_done(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_done),
    .ap_idle(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_idle),
    .ap_ready(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_ready),
    .RRi_V_address0(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_RRi_V_address0),
    .RRi_V_ce0(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_RRi_V_ce0),
    .RRi_V_q0(RRi_V_q0),
    .sum_V_out(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_sum_V_out),
    .sum_V_out_ap_vld(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_sum_V_out_ap_vld)
);

top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17 grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_start),
    .ap_done(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_done),
    .ap_idle(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_idle),
    .ap_ready(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_ready),
    .RIi_V_address0(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_RIi_V_address0),
    .RIi_V_ce0(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_RIi_V_ce0),
    .RIi_V_q0(RIi_V_q0),
    .sum_V_2_out(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_sum_V_2_out),
    .sum_V_2_out_ap_vld(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_sum_V_2_out_ap_vld)
);

top_graph_top_rfi_C_stdDeviationList grp_stdDeviationList_fu_178(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_stdDeviationList_fu_178_ap_start),
    .ap_done(grp_stdDeviationList_fu_178_ap_done),
    .ap_idle(grp_stdDeviationList_fu_178_ap_idle),
    .ap_ready(grp_stdDeviationList_fu_178_ap_ready),
    .list_address0(grp_stdDeviationList_fu_178_list_address0),
    .list_ce0(grp_stdDeviationList_fu_178_list_ce0),
    .list_q0(grp_stdDeviationList_fu_178_list_q0),
    .average(grp_stdDeviationList_fu_178_average),
    .deviation_list_address0(grp_stdDeviationList_fu_178_deviation_list_address0),
    .deviation_list_ce0(grp_stdDeviationList_fu_178_deviation_list_ce0),
    .deviation_list_we0(grp_stdDeviationList_fu_178_deviation_list_we0),
    .deviation_list_d0(grp_stdDeviationList_fu_178_deviation_list_d0)
);

top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1 grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_start),
    .ap_done(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_done),
    .ap_idle(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_idle),
    .ap_ready(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_ready),
    .deviation_list_R_i_address0(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_deviation_list_R_i_address0),
    .deviation_list_R_i_ce0(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_deviation_list_R_i_ce0),
    .deviation_list_R_i_q0(deviation_list_R_i_q0),
    .sum_V_4_out(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_sum_V_4_out),
    .sum_V_4_out_ap_vld(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_sum_V_4_out_ap_vld)
);

top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18 grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_start),
    .ap_done(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_done),
    .ap_idle(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_idle),
    .ap_ready(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_ready),
    .deviation_list_I_i_address0(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_deviation_list_I_i_address0),
    .deviation_list_I_i_ce0(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_deviation_list_I_i_ce0),
    .deviation_list_I_i_q0(deviation_list_I_i_q0),
    .sum_V_6_out(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_sum_V_6_out),
    .sum_V_6_out_ap_vld(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_sum_V_6_out_ap_vld)
);

top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1 grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_start),
    .ap_done(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_done),
    .ap_idle(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_idle),
    .ap_ready(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_ready),
    .RRo_V_address0(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RRo_V_address0),
    .RRo_V_ce0(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RRo_V_ce0),
    .RRo_V_we0(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RRo_V_we0),
    .RRo_V_d0(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RRo_V_d0),
    .mul_i_i54_i(mul_i_i54_i_reg_1075),
    .RIo_V_address0(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RIo_V_address0),
    .RIo_V_ce0(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RIo_V_ce0),
    .RIo_V_we0(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RIo_V_we0),
    .RIo_V_d0(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RIo_V_d0),
    .mul_i_i_i(mul_i_i_i_reg_1080)
);

top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_loop_3 grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_start),
    .ap_done(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_done),
    .ap_idle(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_idle),
    .ap_ready(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_ready),
    .stream_STD_Computation_std_R_o_Brd_STD_R_in_din(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_stream_STD_Computation_std_R_o_Brd_STD_R_in_din),
    .stream_STD_Computation_std_R_o_Brd_STD_R_in_full_n(stream_STD_Computation_std_R_o_Brd_STD_R_in_full_n),
    .stream_STD_Computation_std_R_o_Brd_STD_R_in_write(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_stream_STD_Computation_std_R_o_Brd_STD_R_in_write),
    .stream_STD_Computation_std_I_o_Brd_STD_I_in_din(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_stream_STD_Computation_std_I_o_Brd_STD_I_in_din),
    .stream_STD_Computation_std_I_o_Brd_STD_I_in_full_n(stream_STD_Computation_std_I_o_Brd_STD_I_in_full_n),
    .stream_STD_Computation_std_I_o_Brd_STD_I_in_write(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_stream_STD_Computation_std_I_o_Brd_STD_I_in_write),
    .RRo_V_address0(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RRo_V_address0),
    .RRo_V_ce0(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RRo_V_ce0),
    .RRo_V_q0(RRo_V_q0),
    .RIo_V_address0(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RIo_V_address0),
    .RIo_V_ce0(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RIo_V_ce0),
    .RIo_V_q0(RIo_V_q0)
);

top_graph_top_rfi_C_sitofp_32s_32_5_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32s_32_5_no_dsp_1_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_239_p0),
    .ce(1'b1),
    .dout(grp_fu_239_p1)
);

top_graph_top_rfi_C_sitofp_32s_32_5_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32s_32_5_no_dsp_1_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_242_p0),
    .ce(1'b1),
    .dout(grp_fu_242_p1)
);

top_graph_top_rfi_C_fsqrt_32ns_32ns_32_12_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsqrt_32ns_32ns_32_12_no_dsp_1_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(p_x_assign_reg_967),
    .ce(1'b1),
    .dout(grp_fu_245_p2)
);

top_graph_top_rfi_C_fsqrt_32ns_32ns_32_12_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsqrt_32ns_32ns_32_12_no_dsp_1_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(p_x_assign_1_reg_972),
    .ce(1'b1),
    .dout(grp_fu_250_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_start_reg <= 1'b1;
        end else if ((grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_ready == 1'b1)) begin
            grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_start_reg <= 1'b1;
        end else if ((grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_ready == 1'b1)) begin
            grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_start_reg <= 1'b1;
        end else if ((grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_ready == 1'b1)) begin
            grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_start_reg <= 1'b1;
        end else if ((grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_ready == 1'b1)) begin
            grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state31)) begin
            grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_start_reg <= 1'b1;
        end else if ((grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_ready == 1'b1)) begin
            grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_start_reg <= 1'b1;
        end else if ((grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_ready == 1'b1)) begin
            grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_start_reg <= 1'b1;
        end else if ((grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_ready == 1'b1)) begin
            grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_stdDeviationList_fu_178_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5))) begin
            grp_stdDeviationList_fu_178_ap_start_reg <= 1'b1;
        end else if ((grp_stdDeviationList_fu_178_ap_ready == 1'b1)) begin
            grp_stdDeviationList_fu_178_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        av_V_reg_942 <= av_V_fu_382_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        average_R_V_reg_937 <= average_R_V_fu_314_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        cmp26_i_i306_i_reg_1048 <= cmp26_i_i306_i_fu_629_p2;
        cmp26_i_i_i_reg_1015 <= cmp26_i_i_i_fu_578_p2;
        cmp_i_i291_i_reg_1002 <= cmp_i_i291_i_fu_566_p2;
        cmp_i_i303_i_reg_1035 <= cmp_i_i303_i_fu_617_p2;
        empty_325_reg_997 <= empty_325_fu_562_p1;
        empty_327_reg_1030 <= empty_327_fu_613_p1;
        reg_1_reg_1020 <= reg_1_fu_584_p1;
        reg_reg_987 <= reg_fu_533_p1;
        spec_select330_i_reg_1053 <= spec_select330_i_fu_707_p3;
        spec_select332_i_reg_1058 <= spec_select332_i_fu_715_p3;
        sub_i_i305_i_reg_1041 <= sub_i_i305_i_fu_623_p2;
        sub_i_i_i_reg_1008 <= sub_i_i_i_fu_572_p2;
        tmp_30_reg_992 <= reg_fu_533_p1[32'd31];
        tmp_31_reg_1025 <= reg_1_fu_584_p1[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        mul_i_i54_i_reg_1075 <= mul_i_i54_i_fu_887_p2;
        mul_i_i_i_reg_1080 <= mul_i_i_i_fu_906_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_x_assign_1_reg_972 <= grp_fu_242_p1;
        p_x_assign_reg_967 <= grp_fu_239_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ref_tmp48_0_i_reg_1063 <= ref_tmp48_0_i_fu_842_p3;
        ref_tmp55_0_i_reg_1069 <= ref_tmp55_0_i_fu_857_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        val_1_reg_982 <= grp_fu_250_p2;
        val_reg_977 <= grp_fu_245_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        variance_I_V_reg_952 <= variance_I_V_fu_517_p3;
        variance_R_V_reg_947 <= variance_R_V_fu_453_p3;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        RIi_V_address0 = grp_stdDeviationList_fu_178_list_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        RIi_V_address0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_RIi_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        RIi_V_address0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RIi_V_address0;
    end else begin
        RIi_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        RIi_V_ce0 = grp_stdDeviationList_fu_178_list_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        RIi_V_ce0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_RIi_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        RIi_V_ce0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RIi_V_ce0;
    end else begin
        RIi_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        RIi_V_we0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RIi_V_we0;
    end else begin
        RIi_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        RIo_V_address0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RIo_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        RIo_V_address0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RIo_V_address0;
    end else begin
        RIo_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        RIo_V_ce0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RIo_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        RIo_V_ce0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RIo_V_ce0;
    end else begin
        RIo_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        RIo_V_we0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RIo_V_we0;
    end else begin
        RIo_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        RRi_V_address0 = grp_stdDeviationList_fu_178_list_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        RRi_V_address0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_RRi_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        RRi_V_address0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RRi_V_address0;
    end else begin
        RRi_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        RRi_V_ce0 = grp_stdDeviationList_fu_178_list_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        RRi_V_ce0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_RRi_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        RRi_V_ce0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RRi_V_ce0;
    end else begin
        RRi_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        RRi_V_we0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RRi_V_we0;
    end else begin
        RRi_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        RRo_V_address0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RRo_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        RRo_V_address0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RRo_V_address0;
    end else begin
        RRo_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        RRo_V_ce0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RRo_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        RRo_V_ce0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RRo_V_ce0;
    end else begin
        RRo_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        RRo_V_we0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RRo_V_we0;
    end else begin
        RRo_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

always @ (*) begin
    if ((grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_done == 1'b0)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state33_blk = 1'b0;

always @ (*) begin
    if ((grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_done == 1'b0)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4_on_subcall_done)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_stdDeviationList_fu_178_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state8_on_subcall_done)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        deviation_list_I_i_address0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_deviation_list_I_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        deviation_list_I_i_address0 = grp_stdDeviationList_fu_178_deviation_list_address0;
    end else begin
        deviation_list_I_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        deviation_list_I_i_ce0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_deviation_list_I_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        deviation_list_I_i_ce0 = grp_stdDeviationList_fu_178_deviation_list_ce0;
    end else begin
        deviation_list_I_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        deviation_list_I_i_we0 = grp_stdDeviationList_fu_178_deviation_list_we0;
    end else begin
        deviation_list_I_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        deviation_list_R_i_address0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_deviation_list_R_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        deviation_list_R_i_address0 = grp_stdDeviationList_fu_178_deviation_list_address0;
    end else begin
        deviation_list_R_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        deviation_list_R_i_ce0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_deviation_list_R_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        deviation_list_R_i_ce0 = grp_stdDeviationList_fu_178_deviation_list_ce0;
    end else begin
        deviation_list_R_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        deviation_list_R_i_we0 = grp_stdDeviationList_fu_178_deviation_list_we0;
    end else begin
        deviation_list_R_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_stdDeviationList_fu_178_average = av_V_reg_942;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_stdDeviationList_fu_178_average = average_R_V_reg_937;
    end else begin
        grp_stdDeviationList_fu_178_average = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_stdDeviationList_fu_178_list_q0 = RIi_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_stdDeviationList_fu_178_list_q0 = RRi_V_q0;
    end else begin
        grp_stdDeviationList_fu_178_list_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read = grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read;
    end else begin
        stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read = grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read;
    end else begin
        stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        stream_STD_Computation_std_I_o_Brd_STD_I_in_write = grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_stream_STD_Computation_std_I_o_Brd_STD_I_in_write;
    end else begin
        stream_STD_Computation_std_I_o_Brd_STD_I_in_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        stream_STD_Computation_std_R_o_Brd_STD_R_in_write = grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_stream_STD_Computation_std_R_o_Brd_STD_R_in_write;
    end else begin
        stream_STD_Computation_std_R_o_Brd_STD_R_in_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_stdDeviationList_fu_178_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call27 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state4_on_subcall_done = ((grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_done == 1'b0) | (grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state8_on_subcall_done = ((grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_done == 1'b0) | (grp_stdDeviationList_fu_178_ap_done == 1'b0));
end

assign av_V_fu_382_p3 = ((tmp_27_fu_330_p3[0:0] == 1'b1) ? sub_ln1558_3_fu_368_p2 : zext_ln1558_3_fu_378_p1);

assign average_R_V_fu_314_p3 = ((tmp_fu_262_p3[0:0] == 1'b1) ? sub_ln1558_1_fu_300_p2 : zext_ln1558_1_fu_310_p1);

assign brmerge333_i_fu_809_p2 = (cmp_i_i303_i_reg_1035 | cmp26_i_i306_i_reg_1048);

assign brmerge_i_fu_799_p2 = (cmp_i_i291_i_reg_1002 | cmp26_i_i_i_reg_1015);

assign cmp26_i_i306_i_fu_629_p2 = ((exp_1_fu_599_p4 == 8'd150) ? 1'b1 : 1'b0);

assign cmp26_i_i_i_fu_578_p2 = ((exp_fu_548_p4 == 8'd150) ? 1'b1 : 1'b0);

assign cmp30_i_i308_i_fu_761_p2 = (($signed(sub_i_i305_i_reg_1041) > $signed(9'd0)) ? 1'b1 : 1'b0);

assign cmp30_i_i_i_fu_748_p2 = (($signed(sub_i_i_i_reg_1008) > $signed(9'd0)) ? 1'b1 : 1'b0);

assign cmp31_i_i309_i_fu_780_p2 = (($signed(sub_i_i305_i_reg_1041) < $signed(9'd25)) ? 1'b1 : 1'b0);

assign cmp31_i_i_i_fu_756_p2 = (($signed(sub_i_i_i_reg_1008) < $signed(9'd25)) ? 1'b1 : 1'b0);

assign cmp_i_i291_i_fu_566_p2 = ((empty_324_fu_536_p1 == 31'd0) ? 1'b1 : 1'b0);

assign cmp_i_i303_i_fu_617_p2 = ((empty_326_fu_587_p1 == 31'd0) ? 1'b1 : 1'b0);

assign conv33_i_i310_i_fu_785_p1 = tmp_19_i_fu_740_p3;

assign conv33_i_i_i_fu_766_p1 = tmp_18_i_fu_726_p3;

assign empty_324_fu_536_p1 = reg_fu_533_p1[30:0];

assign empty_325_fu_562_p1 = reg_fu_533_p1[15:0];

assign empty_326_fu_587_p1 = reg_1_fu_584_p1[30:0];

assign empty_327_fu_613_p1 = reg_1_fu_584_p1[15:0];

assign empty_328_fu_776_p1 = shr_i_i_i_fu_770_p2[15:0];

assign empty_330_fu_795_p1 = shr_i_i311_i_fu_789_p2[15:0];

assign empty_332_fu_881_p2 = spec_select1_i_fu_875_p3 << 16'd2;

assign empty_333_fu_900_p2 = ref_tmp55_1_i_fu_894_p3 << 16'd2;

assign exp_1_fu_599_p4 = {{reg_1_fu_584_p1[30:23]}};

assign exp_4_i_fu_609_p1 = exp_1_fu_599_p4;

assign exp_fu_548_p4 = {{reg_fu_533_p1[30:23]}};

assign exp_i_fu_558_p1 = exp_fu_548_p4;

assign grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_start = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_start_reg;

assign grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_start = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_start_reg;

assign grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_start = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_start_reg;

assign grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_start = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_start_reg;

assign grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_start = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_start_reg;

assign grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_start = grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_start_reg;

assign grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_start = grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_start_reg;

assign grp_fu_239_p0 = $signed(variance_R_V_reg_947);

assign grp_fu_242_p0 = $signed(variance_I_V_reg_952);

assign grp_stdDeviationList_fu_178_ap_start = grp_stdDeviationList_fu_178_ap_start_reg;

assign icmp70_fu_691_p2 = (($signed(tmp_33_fu_681_p4) < $signed(5'd1)) ? 1'b1 : 1'b0);

assign icmp_fu_655_p2 = (($signed(tmp_32_fu_645_p4) < $signed(5'd1)) ? 1'b1 : 1'b0);

assign mul_i_i54_i_fu_887_p2 = (empty_332_fu_881_p2 - spec_select1_i_fu_875_p3);

assign mul_i_i_i_fu_906_p2 = (empty_333_fu_900_p2 - ref_tmp55_1_i_fu_894_p3);

assign p_mux334_i_fu_813_p3 = ((cmp_i_i303_i_reg_1035[0:0] == 1'b1) ? 16'd0 : empty_327_reg_1030);

assign p_mux_i_fu_803_p3 = ((cmp_i_i291_i_reg_1002[0:0] == 1'b1) ? 16'd0 : empty_325_reg_997);

assign ref_tmp48_0_i_fu_842_p3 = ((brmerge_i_fu_799_p2[0:0] == 1'b1) ? p_mux_i_fu_803_p3 : spec_select335_i_fu_835_p3);

assign ref_tmp55_0_i_fu_857_p3 = ((brmerge333_i_fu_809_p2[0:0] == 1'b1) ? p_mux334_i_fu_813_p3 : spec_select336_i_fu_850_p3);

assign ref_tmp55_1_i_fu_894_p3 = ((tmp_31_reg_1025[0:0] == 1'b1) ? sub_i_i_i_i322_i_fu_870_p2 : ref_tmp55_0_i_reg_1069);

assign reg_1_fu_584_p1 = val_1_reg_982;

assign reg_fu_533_p1 = val_reg_977;

assign sext_ln1558_1_fu_306_p1 = $signed(trunc_ln1558_2_fu_290_p4);

assign sext_ln1558_2_fu_326_p0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_sum_V_2_out;

assign sext_ln1558_2_fu_326_p1 = sext_ln1558_2_fu_326_p0;

assign sext_ln1558_3_fu_374_p1 = $signed(trunc_ln1558_5_fu_358_p4);

assign sext_ln1558_4_fu_397_p0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_sum_V_4_out;

assign sext_ln1558_4_fu_397_p1 = sext_ln1558_4_fu_397_p0;

assign sext_ln1558_5_fu_445_p1 = $signed(trunc_ln1558_8_fu_429_p4);

assign sext_ln1558_6_fu_461_p0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_sum_V_6_out;

assign sext_ln1558_6_fu_461_p1 = sext_ln1558_6_fu_461_p0;

assign sext_ln1558_7_fu_509_p1 = $signed(trunc_ln1558_s_fu_493_p4);

assign sext_ln1558_fu_258_p0 = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_sum_V_out;

assign sext_ln1558_fu_258_p1 = sext_ln1558_fu_258_p0;

assign shl_i_i318_i_fu_701_p2 = empty_327_fu_613_p1 << sub40_i_i314_cast_icast_fu_697_p1;

assign shl_i_i_i_fu_665_p2 = empty_325_fu_562_p1 << sub40_i_i_cast_icast_fu_661_p1;

assign shr_i_i311_i_fu_789_p2 = conv33_i_i310_i_fu_785_p1 >> sub_i_i305_cast_i_fu_753_p1;

assign shr_i_i_i_fu_770_p2 = conv33_i_i_i_fu_766_p1 >> sub_i_i_cast_i_fu_734_p1;

assign spec_select1_i_fu_875_p3 = ((tmp_30_reg_992[0:0] == 1'b1) ? sub_i_i_i_i_i_fu_865_p2 : ref_tmp48_0_i_reg_1063);

assign spec_select330_i_fu_707_p3 = ((icmp_fu_655_p2[0:0] == 1'b1) ? shl_i_i_i_fu_665_p2 : 16'd0);

assign spec_select331_i_fu_827_p3 = ((cmp31_i_i309_i_fu_780_p2[0:0] == 1'b1) ? empty_330_fu_795_p1 : 16'd0);

assign spec_select332_i_fu_715_p3 = ((icmp70_fu_691_p2[0:0] == 1'b1) ? shl_i_i318_i_fu_701_p2 : 16'd0);

assign spec_select335_i_fu_835_p3 = ((cmp30_i_i_i_fu_748_p2[0:0] == 1'b1) ? spec_select_i_fu_819_p3 : spec_select330_i_reg_1053);

assign spec_select336_i_fu_850_p3 = ((cmp30_i_i308_i_fu_761_p2[0:0] == 1'b1) ? spec_select331_i_fu_827_p3 : spec_select332_i_reg_1058);

assign spec_select_i_fu_819_p3 = ((cmp31_i_i_i_fu_756_p2[0:0] == 1'b1) ? empty_328_fu_776_p1 : 16'd0);

assign stream_STD_Computation_std_I_o_Brd_STD_I_in_din = grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_stream_STD_Computation_std_I_o_Brd_STD_I_in_din;

assign stream_STD_Computation_std_R_o_Brd_STD_R_in_din = grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_stream_STD_Computation_std_R_o_Brd_STD_R_in_din;

assign sub40_i_i314_cast_i_fu_677_p1 = sub40_i_i314_i_fu_671_p2;

assign sub40_i_i314_cast_icast_fu_697_p1 = sub40_i_i314_cast_i_fu_677_p1[15:0];

assign sub40_i_i314_i_fu_671_p2 = ($signed(9'd0) - $signed(sub_i_i305_i_fu_623_p2));

assign sub40_i_i_cast_i_fu_641_p1 = sub40_i_i_i_fu_635_p2;

assign sub40_i_i_cast_icast_fu_661_p1 = sub40_i_i_cast_i_fu_641_p1[15:0];

assign sub40_i_i_i_fu_635_p2 = ($signed(9'd0) - $signed(sub_i_i_i_fu_572_p2));

assign sub_i_i305_cast_i_fu_753_p1 = sub_i_i305_i_reg_1041;

assign sub_i_i305_i_fu_623_p2 = (9'd150 - exp_4_i_fu_609_p1);

assign sub_i_i_cast_i_fu_734_p1 = sub_i_i_i_reg_1008;

assign sub_i_i_i_fu_572_p2 = (9'd150 - exp_i_fu_558_p1);

assign sub_i_i_i_i322_i_fu_870_p2 = (16'd0 - ref_tmp55_0_i_reg_1069);

assign sub_i_i_i_i_i_fu_865_p2 = (16'd0 - ref_tmp48_0_i_reg_1063);

assign sub_ln1558_1_fu_300_p2 = (7'd0 - zext_ln1558_fu_286_p1);

assign sub_ln1558_2_fu_338_p2 = ($signed(17'd0) - $signed(sext_ln1558_2_fu_326_p1));

assign sub_ln1558_3_fu_368_p2 = (7'd0 - zext_ln1558_2_fu_354_p1);

assign sub_ln1558_4_fu_409_p2 = ($signed(17'd0) - $signed(sext_ln1558_4_fu_397_p1));

assign sub_ln1558_5_fu_439_p2 = (7'd0 - zext_ln1558_4_fu_425_p1);

assign sub_ln1558_6_fu_473_p2 = ($signed(17'd0) - $signed(sext_ln1558_6_fu_461_p1));

assign sub_ln1558_7_fu_503_p2 = (7'd0 - zext_ln1558_6_fu_489_p1);

assign sub_ln1558_fu_270_p2 = ($signed(17'd0) - $signed(sext_ln1558_fu_258_p1));

assign tmp_18_fu_344_p4 = {{sub_ln1558_2_fu_338_p2[16:11]}};

assign tmp_18_i_fu_726_p3 = {{1'd1}, {trunc_ln287_fu_723_p1}};

assign tmp_19_fu_415_p4 = {{sub_ln1558_4_fu_409_p2[16:11]}};

assign tmp_19_i_fu_740_p3 = {{1'd1}, {trunc_ln287_1_fu_737_p1}};

assign tmp_20_fu_479_p4 = {{sub_ln1558_6_fu_473_p2[16:11]}};

assign tmp_27_fu_330_p1 = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_sum_V_2_out;

assign tmp_27_fu_330_p3 = tmp_27_fu_330_p1[32'd15];

assign tmp_28_fu_401_p1 = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_sum_V_4_out;

assign tmp_28_fu_401_p3 = tmp_28_fu_401_p1[32'd15];

assign tmp_29_fu_465_p1 = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_sum_V_6_out;

assign tmp_29_fu_465_p3 = tmp_29_fu_465_p1[32'd15];

assign tmp_32_fu_645_p4 = {{sub40_i_i_i_fu_635_p2[8:4]}};

assign tmp_33_fu_681_p4 = {{sub40_i_i314_i_fu_671_p2[8:4]}};

assign tmp_fu_262_p1 = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_sum_V_out;

assign tmp_fu_262_p3 = tmp_fu_262_p1[32'd15];

assign tmp_s_fu_276_p4 = {{sub_ln1558_fu_270_p2[16:11]}};

assign trunc_ln1558_2_fu_290_p1 = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_sum_V_out;

assign trunc_ln1558_2_fu_290_p4 = {{trunc_ln1558_2_fu_290_p1[15:11]}};

assign trunc_ln1558_5_fu_358_p1 = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_sum_V_2_out;

assign trunc_ln1558_5_fu_358_p4 = {{trunc_ln1558_5_fu_358_p1[15:11]}};

assign trunc_ln1558_8_fu_429_p1 = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_sum_V_4_out;

assign trunc_ln1558_8_fu_429_p4 = {{trunc_ln1558_8_fu_429_p1[15:11]}};

assign trunc_ln1558_s_fu_493_p1 = grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_sum_V_6_out;

assign trunc_ln1558_s_fu_493_p4 = {{trunc_ln1558_s_fu_493_p1[15:11]}};

assign trunc_ln287_1_fu_737_p1 = reg_1_reg_1020[22:0];

assign trunc_ln287_fu_723_p1 = reg_reg_987[22:0];

assign variance_I_V_fu_517_p3 = ((tmp_29_fu_465_p3[0:0] == 1'b1) ? sub_ln1558_7_fu_503_p2 : zext_ln1558_7_fu_513_p1);

assign variance_R_V_fu_453_p3 = ((tmp_28_fu_401_p3[0:0] == 1'b1) ? sub_ln1558_5_fu_439_p2 : zext_ln1558_5_fu_449_p1);

assign zext_ln1558_1_fu_310_p1 = $unsigned(sext_ln1558_1_fu_306_p1);

assign zext_ln1558_2_fu_354_p1 = tmp_18_fu_344_p4;

assign zext_ln1558_3_fu_378_p1 = $unsigned(sext_ln1558_3_fu_374_p1);

assign zext_ln1558_4_fu_425_p1 = tmp_19_fu_415_p4;

assign zext_ln1558_5_fu_449_p1 = $unsigned(sext_ln1558_5_fu_445_p1);

assign zext_ln1558_6_fu_489_p1 = tmp_20_fu_479_p4;

assign zext_ln1558_7_fu_513_p1 = $unsigned(sext_ln1558_7_fu_509_p1);

assign zext_ln1558_fu_286_p1 = tmp_s_fu_276_p4;

endmodule //top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s
