# system info Main on 2018.09.23.22:22:07
system_info:
name,value
DEVICE,EP4CE30F19A7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1537752115
#
#
# Files generated for Main on 2018.09.23.22:22:07
files:
filepath,kind,attributes,module,is_top
Main/simulation/Main.v,VERILOG,,Main,true
Main/simulation/submodules/Main_nios2_qsys_0.sdc,SDC,,Main_nios2_qsys_0,false
Main/simulation/submodules/Main_nios2_qsys_0.v,VERILOG,,Main_nios2_qsys_0,false
Main/simulation/submodules/Main_nios2_qsys_0_jtag_debug_module_sysclk.v,VERILOG,,Main_nios2_qsys_0,false
Main/simulation/submodules/Main_nios2_qsys_0_jtag_debug_module_tck.v,VERILOG,,Main_nios2_qsys_0,false
Main/simulation/submodules/Main_nios2_qsys_0_jtag_debug_module_wrapper.v,VERILOG,,Main_nios2_qsys_0,false
Main/simulation/submodules/Main_nios2_qsys_0_nios2_waves.do,OTHER,,Main_nios2_qsys_0,false
Main/simulation/submodules/Main_nios2_qsys_0_ociram_default_contents.dat,DAT,,Main_nios2_qsys_0,false
Main/simulation/submodules/Main_nios2_qsys_0_ociram_default_contents.hex,HEX,,Main_nios2_qsys_0,false
Main/simulation/submodules/Main_nios2_qsys_0_ociram_default_contents.mif,MIF,,Main_nios2_qsys_0,false
Main/simulation/submodules/Main_nios2_qsys_0_oci_test_bench.v,VERILOG,,Main_nios2_qsys_0,false
Main/simulation/submodules/Main_nios2_qsys_0_rf_ram_a.dat,DAT,,Main_nios2_qsys_0,false
Main/simulation/submodules/Main_nios2_qsys_0_rf_ram_a.hex,HEX,,Main_nios2_qsys_0,false
Main/simulation/submodules/Main_nios2_qsys_0_rf_ram_a.mif,MIF,,Main_nios2_qsys_0,false
Main/simulation/submodules/Main_nios2_qsys_0_rf_ram_b.dat,DAT,,Main_nios2_qsys_0,false
Main/simulation/submodules/Main_nios2_qsys_0_rf_ram_b.hex,HEX,,Main_nios2_qsys_0,false
Main/simulation/submodules/Main_nios2_qsys_0_rf_ram_b.mif,MIF,,Main_nios2_qsys_0,false
Main/simulation/submodules/Main_nios2_qsys_0_test_bench.v,VERILOG,,Main_nios2_qsys_0,false
Main/simulation/submodules/Main_onchip_memory2_0.hex,HEX,,Main_onchip_memory2_0,false
Main/simulation/submodules/Main_onchip_memory2_0.v,VERILOG,,Main_onchip_memory2_0,false
Main/simulation/submodules/Main_mm_interconnect_0.v,VERILOG,,Main_mm_interconnect_0,false
Main/simulation/submodules/Main_irq_mapper.sv,SYSTEM_VERILOG,,Main_irq_mapper,false
Main/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
Main/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
Main/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
Main/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
Main/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
Main/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
Main/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
Main/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
Main/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
Main/simulation/submodules/Main_mm_interconnect_0_addr_router.sv,SYSTEM_VERILOG,,Main_mm_interconnect_0_addr_router,false
Main/simulation/submodules/Main_mm_interconnect_0_id_router.sv,SYSTEM_VERILOG,,Main_mm_interconnect_0_id_router,false
Main/simulation/submodules/Main_mm_interconnect_0_cmd_xbar_demux.sv,SYSTEM_VERILOG,,Main_mm_interconnect_0_cmd_xbar_demux,false
Main/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Main_mm_interconnect_0_cmd_xbar_mux,false
Main/simulation/submodules/Main_mm_interconnect_0_cmd_xbar_mux.sv,SYSTEM_VERILOG,,Main_mm_interconnect_0_cmd_xbar_mux,false
Main/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Main_mm_interconnect_0_rsp_xbar_mux,false
Main/simulation/submodules/Main_mm_interconnect_0_rsp_xbar_mux.sv,SYSTEM_VERILOG,,Main_mm_interconnect_0_rsp_xbar_mux,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
Main.nios2_qsys_0,Main_nios2_qsys_0
Main.onchip_memory2_0,Main_onchip_memory2_0
Main.mm_interconnect_0,Main_mm_interconnect_0
Main.mm_interconnect_0.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
Main.mm_interconnect_0.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
Main.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator,altera_merlin_slave_translator
Main.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
Main.mm_interconnect_0.nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
Main.mm_interconnect_0.nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
Main.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
Main.mm_interconnect_0.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
Main.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
Main.mm_interconnect_0.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
Main.mm_interconnect_0.addr_router,Main_mm_interconnect_0_addr_router
Main.mm_interconnect_0.addr_router_001,Main_mm_interconnect_0_addr_router
Main.mm_interconnect_0.id_router,Main_mm_interconnect_0_id_router
Main.mm_interconnect_0.id_router_001,Main_mm_interconnect_0_id_router
Main.mm_interconnect_0.cmd_xbar_demux,Main_mm_interconnect_0_cmd_xbar_demux
Main.mm_interconnect_0.cmd_xbar_demux_001,Main_mm_interconnect_0_cmd_xbar_demux
Main.mm_interconnect_0.rsp_xbar_demux,Main_mm_interconnect_0_cmd_xbar_demux
Main.mm_interconnect_0.rsp_xbar_demux_001,Main_mm_interconnect_0_cmd_xbar_demux
Main.mm_interconnect_0.cmd_xbar_mux,Main_mm_interconnect_0_cmd_xbar_mux
Main.mm_interconnect_0.cmd_xbar_mux_001,Main_mm_interconnect_0_cmd_xbar_mux
Main.mm_interconnect_0.rsp_xbar_mux,Main_mm_interconnect_0_rsp_xbar_mux
Main.mm_interconnect_0.rsp_xbar_mux_001,Main_mm_interconnect_0_rsp_xbar_mux
Main.irq_mapper,Main_irq_mapper
Main.rst_controller,altera_reset_controller
