// Seed: 1823951924
module module_0 (
    input id_0,
    output wand id_1
);
  logic id_2;
  logic id_3;
  assign id_2 = id_0[1'b0 : 1'b0];
  logic id_4;
  assign id_1[1] = 1;
  type_12(
      id_3, 1, id_2
  );
  type_0 id_5 (
      id_2,
      1,
      1 & 1
  );
  generate
    if (id_4 & 1'h0)
      if (id_3) logic id_6, id_7;
      else begin
        assign id_5 = id_0[1];
      end
  endgenerate
endmodule
