Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Fri May 16 22:43:09 2025
| Host         : archlinux running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file debayering_filter_timing_summary_routed.rpt -pb debayering_filter_timing_summary_routed.pb -rpx debayering_filter_timing_summary_routed.rpx -warn_on_violation
| Design       : debayering_filter
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     400         
TIMING-20  Warning           Non-clocked latch               11          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (531)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1075)
5. checking no_input_delay (10)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (531)
--------------------------
 There are 400 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: new_image (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: valid_in (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_unit_instance/counter_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: control_unit_instance/current_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: control_unit_instance/current_state_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: control_unit_instance/current_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: serial2parallel_instance/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1075)
---------------------------------------------------
 There are 1075 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1101          inf        0.000                      0                 1101           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1101 Endpoints
Min Delay          1101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial2parallel_instance/dff_01/Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_compute_instance/G_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.703ns  (logic 2.978ns (38.661%)  route 4.725ns (61.339%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE                         0.000     0.000 r  serial2parallel_instance/dff_01/Q_reg[1]/C
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  serial2parallel_instance/dff_01/Q_reg[1]/Q
                         net (fo=7, routed)           1.278     1.734    rgb_compute_instance/i___0_carry__0_i_9_0[1]
    SLICE_X38Y18         LUT2 (Prop_lut2_I0_O)        0.124     1.858 r  rgb_compute_instance/i___0_carry_i_11/O
                         net (fo=1, routed)           0.000     1.858    serial2parallel_instance/dff_01/G[1]_i_23[1]
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.436 r  serial2parallel_instance/dff_01/i___0_carry_i_8/O[2]
                         net (fo=4, routed)           1.268     3.704    serial2parallel_instance/dff_21/G[0]_i_3[2]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.331     4.035 r  serial2parallel_instance/dff_21/i___0_carry_i_1/O
                         net (fo=2, routed)           0.648     4.683    serial2parallel_instance/dff_21/Q_reg[2]_0[2]
    SLICE_X40Y18         LUT4 (Prop_lut4_I3_O)        0.327     5.010 r  serial2parallel_instance/dff_21/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.010    rgb_compute_instance/G[0]_i_2_0[3]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.411 r  rgb_compute_instance/temp_G1_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.411    rgb_compute_instance/temp_G1_inferred__2/i___0_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.745 r  rgb_compute_instance/temp_G1_inferred__2/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.429     6.174    control_unit_instance/temp_G02_in[3]
    SLICE_X40Y17         LUT6 (Prop_lut6_I1_O)        0.303     6.477 r  control_unit_instance/G[3]_i_2/O
                         net (fo=1, routed)           1.101     7.579    control_unit_instance/G[3]_i_2_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.703 r  control_unit_instance/G[3]_i_1/O
                         net (fo=1, routed)           0.000     7.703    rgb_compute_instance/G_reg[7]_2[3]
    SLICE_X43Y17         FDCE                                         r  rgb_compute_instance/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial2parallel_instance/dff_01/Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_compute_instance/G_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.528ns  (logic 2.960ns (39.319%)  route 4.568ns (60.681%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE                         0.000     0.000 r  serial2parallel_instance/dff_01/Q_reg[1]/C
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  serial2parallel_instance/dff_01/Q_reg[1]/Q
                         net (fo=7, routed)           1.278     1.734    rgb_compute_instance/i___0_carry__0_i_9_0[1]
    SLICE_X38Y18         LUT2 (Prop_lut2_I0_O)        0.124     1.858 r  rgb_compute_instance/i___0_carry_i_11/O
                         net (fo=1, routed)           0.000     1.858    serial2parallel_instance/dff_01/G[1]_i_23[1]
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.436 r  serial2parallel_instance/dff_01/i___0_carry_i_8/O[2]
                         net (fo=4, routed)           1.268     3.704    serial2parallel_instance/dff_21/G[0]_i_3[2]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.331     4.035 r  serial2parallel_instance/dff_21/i___0_carry_i_1/O
                         net (fo=2, routed)           0.648     4.683    serial2parallel_instance/dff_21/Q_reg[2]_0[2]
    SLICE_X40Y18         LUT4 (Prop_lut4_I3_O)        0.327     5.010 r  serial2parallel_instance/dff_21/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.010    rgb_compute_instance/G[0]_i_2_0[3]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.411 r  rgb_compute_instance/temp_G1_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.411    rgb_compute_instance/temp_G1_inferred__2/i___0_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.724 r  rgb_compute_instance/temp_G1_inferred__2/i___0_carry__0/O[3]
                         net (fo=1, routed)           0.659     6.383    control_unit_instance/temp_G02_in[5]
    SLICE_X42Y19         LUT6 (Prop_lut6_I1_O)        0.306     6.689 r  control_unit_instance/G[5]_i_2/O
                         net (fo=1, routed)           0.715     7.404    control_unit_instance/G[5]_i_2_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.528 r  control_unit_instance/G[5]_i_1/O
                         net (fo=1, routed)           0.000     7.528    rgb_compute_instance/G_reg[7]_2[5]
    SLICE_X43Y18         FDCE                                         r  rgb_compute_instance/G_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial2parallel_instance/dff_01/Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_compute_instance/G_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.412ns  (logic 2.494ns (33.650%)  route 4.918ns (66.350%))
  Logic Levels:           8  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE                         0.000     0.000 r  serial2parallel_instance/dff_01/Q_reg[1]/C
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  serial2parallel_instance/dff_01/Q_reg[1]/Q
                         net (fo=7, routed)           1.278     1.734    rgb_compute_instance/i___0_carry__0_i_9_0[1]
    SLICE_X38Y18         LUT2 (Prop_lut2_I0_O)        0.124     1.858 r  rgb_compute_instance/i___0_carry_i_11/O
                         net (fo=1, routed)           0.000     1.858    serial2parallel_instance/dff_01/G[1]_i_23[1]
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.436 r  serial2parallel_instance/dff_01/i___0_carry_i_8/O[2]
                         net (fo=4, routed)           1.268     3.704    serial2parallel_instance/dff_21/G[0]_i_3[2]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.331     4.035 r  serial2parallel_instance/dff_21/i___0_carry_i_1/O
                         net (fo=2, routed)           0.648     4.683    serial2parallel_instance/dff_21/Q_reg[2]_0[2]
    SLICE_X40Y18         LUT4 (Prop_lut4_I3_O)        0.327     5.010 r  serial2parallel_instance/dff_21/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.010    rgb_compute_instance/G[0]_i_2_0[3]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     5.258 r  rgb_compute_instance/temp_G1_inferred__2/i___0_carry/O[3]
                         net (fo=1, routed)           0.924     6.182    control_unit_instance/temp_G02_in[1]
    SLICE_X43Y14         LUT6 (Prop_lut6_I1_O)        0.306     6.488 r  control_unit_instance/G[1]_i_2/O
                         net (fo=1, routed)           0.800     7.288    control_unit_instance/G[1]_i_2_n_0
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.412 r  control_unit_instance/G[1]_i_1/O
                         net (fo=1, routed)           0.000     7.412    rgb_compute_instance/G_reg[7]_2[1]
    SLICE_X43Y16         FDCE                                         r  rgb_compute_instance/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial2parallel_instance/dff_01/Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_compute_instance/G_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.306ns  (logic 2.862ns (39.173%)  route 4.444ns (60.827%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE                         0.000     0.000 r  serial2parallel_instance/dff_01/Q_reg[1]/C
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  serial2parallel_instance/dff_01/Q_reg[1]/Q
                         net (fo=7, routed)           1.278     1.734    rgb_compute_instance/i___0_carry__0_i_9_0[1]
    SLICE_X38Y18         LUT2 (Prop_lut2_I0_O)        0.124     1.858 r  rgb_compute_instance/i___0_carry_i_11/O
                         net (fo=1, routed)           0.000     1.858    serial2parallel_instance/dff_01/G[1]_i_23[1]
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.436 r  serial2parallel_instance/dff_01/i___0_carry_i_8/O[2]
                         net (fo=4, routed)           1.268     3.704    serial2parallel_instance/dff_21/G[0]_i_3[2]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.331     4.035 r  serial2parallel_instance/dff_21/i___0_carry_i_1/O
                         net (fo=2, routed)           0.648     4.683    serial2parallel_instance/dff_21/Q_reg[2]_0[2]
    SLICE_X40Y18         LUT4 (Prop_lut4_I3_O)        0.327     5.010 r  serial2parallel_instance/dff_21/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.010    rgb_compute_instance/G[0]_i_2_0[3]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.411 r  rgb_compute_instance/temp_G1_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.411    rgb_compute_instance/temp_G1_inferred__2/i___0_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.633 r  rgb_compute_instance/temp_G1_inferred__2/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.585     6.218    control_unit_instance/temp_G02_in[2]
    SLICE_X43Y18         LUT6 (Prop_lut6_I1_O)        0.299     6.517 r  control_unit_instance/G[2]_i_2/O
                         net (fo=1, routed)           0.665     7.182    control_unit_instance/G[2]_i_2_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.306 r  control_unit_instance/G[2]_i_1/O
                         net (fo=1, routed)           0.000     7.306    rgb_compute_instance/G_reg[7]_2[2]
    SLICE_X43Y18         FDCE                                         r  rgb_compute_instance/G_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial2parallel_instance/dff_01/Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_compute_instance/G_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.125ns  (logic 2.976ns (41.768%)  route 4.149ns (58.232%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE                         0.000     0.000 r  serial2parallel_instance/dff_01/Q_reg[1]/C
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  serial2parallel_instance/dff_01/Q_reg[1]/Q
                         net (fo=7, routed)           1.278     1.734    rgb_compute_instance/i___0_carry__0_i_9_0[1]
    SLICE_X38Y18         LUT2 (Prop_lut2_I0_O)        0.124     1.858 r  rgb_compute_instance/i___0_carry_i_11/O
                         net (fo=1, routed)           0.000     1.858    serial2parallel_instance/dff_01/G[1]_i_23[1]
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.436 r  serial2parallel_instance/dff_01/i___0_carry_i_8/O[2]
                         net (fo=4, routed)           1.268     3.704    serial2parallel_instance/dff_21/G[0]_i_3[2]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.331     4.035 r  serial2parallel_instance/dff_21/i___0_carry_i_1/O
                         net (fo=2, routed)           0.648     4.683    serial2parallel_instance/dff_21/Q_reg[2]_0[2]
    SLICE_X40Y18         LUT4 (Prop_lut4_I3_O)        0.327     5.010 r  serial2parallel_instance/dff_21/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.010    rgb_compute_instance/G[0]_i_2_0[3]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.411 r  rgb_compute_instance/temp_G1_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.411    rgb_compute_instance/temp_G1_inferred__2/i___0_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.525 r  rgb_compute_instance/temp_G1_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.525    rgb_compute_instance/temp_G1_inferred__2/i___0_carry__0_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.747 r  rgb_compute_instance/temp_G1_inferred__2/i___0_carry__1/O[0]
                         net (fo=1, routed)           0.801     6.548    control_unit_instance/temp_G02_in[6]
    SLICE_X41Y21         LUT6 (Prop_lut6_I1_O)        0.299     6.847 r  control_unit_instance/G[6]_i_2/O
                         net (fo=1, routed)           0.154     7.001    control_unit_instance/G[6]_i_2_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.125 r  control_unit_instance/G[6]_i_1/O
                         net (fo=1, routed)           0.000     7.125    rgb_compute_instance/G_reg[7]_2[6]
    SLICE_X41Y21         FDCE                                         r  rgb_compute_instance/G_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial2parallel_instance/dff_01/Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_compute_instance/G_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.872ns  (logic 2.882ns (41.938%)  route 3.990ns (58.062%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE                         0.000     0.000 r  serial2parallel_instance/dff_01/Q_reg[1]/C
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  serial2parallel_instance/dff_01/Q_reg[1]/Q
                         net (fo=7, routed)           1.278     1.734    rgb_compute_instance/i___0_carry__0_i_9_0[1]
    SLICE_X38Y18         LUT2 (Prop_lut2_I0_O)        0.124     1.858 r  rgb_compute_instance/i___0_carry_i_11/O
                         net (fo=1, routed)           0.000     1.858    serial2parallel_instance/dff_01/G[1]_i_23[1]
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.436 r  serial2parallel_instance/dff_01/i___0_carry_i_8/O[2]
                         net (fo=4, routed)           1.268     3.704    serial2parallel_instance/dff_21/G[0]_i_3[2]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.331     4.035 r  serial2parallel_instance/dff_21/i___0_carry_i_1/O
                         net (fo=2, routed)           0.648     4.683    serial2parallel_instance/dff_21/Q_reg[2]_0[2]
    SLICE_X40Y18         LUT4 (Prop_lut4_I3_O)        0.327     5.010 r  serial2parallel_instance/dff_21/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.010    rgb_compute_instance/G[0]_i_2_0[3]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.411 r  rgb_compute_instance/temp_G1_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.411    rgb_compute_instance/temp_G1_inferred__2/i___0_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.650 r  rgb_compute_instance/temp_G1_inferred__2/i___0_carry__0/O[2]
                         net (fo=1, routed)           0.303     5.953    control_unit_instance/temp_G02_in[4]
    SLICE_X42Y19         LUT6 (Prop_lut6_I1_O)        0.302     6.255 r  control_unit_instance/G[4]_i_2/O
                         net (fo=1, routed)           0.493     6.748    control_unit_instance/G[4]_i_2_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.872 r  control_unit_instance/G[4]_i_1/O
                         net (fo=1, routed)           0.000     6.872    rgb_compute_instance/G_reg[7]_2[4]
    SLICE_X43Y19         FDCE                                         r  rgb_compute_instance/G_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial2parallel_instance/dff_01/Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_compute_instance/G_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.828ns  (logic 2.817ns (41.259%)  route 4.011ns (58.741%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE                         0.000     0.000 r  serial2parallel_instance/dff_01/Q_reg[1]/C
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  serial2parallel_instance/dff_01/Q_reg[1]/Q
                         net (fo=7, routed)           1.278     1.734    rgb_compute_instance/i___0_carry__0_i_9_0[1]
    SLICE_X38Y18         LUT2 (Prop_lut2_I0_O)        0.124     1.858 r  rgb_compute_instance/i___0_carry_i_11/O
                         net (fo=1, routed)           0.000     1.858    serial2parallel_instance/dff_01/G[1]_i_23[1]
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.436 r  serial2parallel_instance/dff_01/i___0_carry_i_8/O[2]
                         net (fo=4, routed)           1.268     3.704    serial2parallel_instance/dff_21/G[0]_i_3[2]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.331     4.035 r  serial2parallel_instance/dff_21/i___0_carry_i_1/O
                         net (fo=2, routed)           0.648     4.683    serial2parallel_instance/dff_21/Q_reg[2]_0[2]
    SLICE_X40Y18         LUT4 (Prop_lut4_I3_O)        0.327     5.010 r  serial2parallel_instance/dff_21/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.010    rgb_compute_instance/G[0]_i_2_0[3]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.411 r  rgb_compute_instance/temp_G1_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.411    rgb_compute_instance/temp_G1_inferred__2/i___0_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.525 r  rgb_compute_instance/temp_G1_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.525    rgb_compute_instance/temp_G1_inferred__2/i___0_carry__0_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.682 r  rgb_compute_instance/temp_G1_inferred__2/i___0_carry__1/CO[1]
                         net (fo=1, routed)           0.816     6.499    control_unit_instance/temp_G02_in[7]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.329     6.828 r  control_unit_instance/G[7]_i_1/O
                         net (fo=1, routed)           0.000     6.828    rgb_compute_instance/G_reg[7]_2[7]
    SLICE_X41Y21         FDCE                                         r  rgb_compute_instance/G_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial2parallel_instance/dff_02/Q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_compute_instance/R_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.816ns  (logic 2.102ns (30.838%)  route 4.714ns (69.162%))
  Logic Levels:           8  (CARRY4=2 FDCE=1 LUT3=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDCE                         0.000     0.000 r  serial2parallel_instance/dff_02/Q_reg[6]/C
    SLICE_X37Y19         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  serial2parallel_instance/dff_02/Q_reg[6]/Q
                         net (fo=6, routed)           1.159     1.615    serial2parallel_instance/dff_22/temp_R1_inferred__1/i___2_carry__1_0[5]
    SLICE_X39Y16         LUT3 (Prop_lut3_I1_O)        0.150     1.765 r  serial2parallel_instance/dff_22/i___2_carry__0_i_9/O
                         net (fo=2, routed)           1.204     2.969    serial2parallel_instance/dff_22/i___2_carry__0_i_9_n_0
    SLICE_X35Y15         LUT5 (Prop_lut5_I0_O)        0.326     3.295 r  serial2parallel_instance/dff_22/i___2_carry__0_i_1/O
                         net (fo=2, routed)           0.640     3.934    serial2parallel_instance/dff_22/Q_reg[6]_0[3]
    SLICE_X37Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.058 r  serial2parallel_instance/dff_22/i___2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.058    rgb_compute_instance/B[2]_i_5_0[3]
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.459 r  rgb_compute_instance/temp_R1_inferred__1/i___2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.459    rgb_compute_instance/temp_R1_inferred__1/i___2_carry__0_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.681 r  rgb_compute_instance/temp_R1_inferred__1/i___2_carry__1/O[0]
                         net (fo=2, routed)           0.783     5.464    control_unit_instance/p_1_in[6]
    SLICE_X40Y22         LUT6 (Prop_lut6_I3_O)        0.299     5.763 r  control_unit_instance/R[6]_i_2/O
                         net (fo=1, routed)           0.929     6.692    control_unit_instance/R[6]_i_2_n_0
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.816 r  control_unit_instance/R[6]_i_1/O
                         net (fo=1, routed)           0.000     6.816    rgb_compute_instance/D[6]
    SLICE_X43Y19         FDCE                                         r  rgb_compute_instance/R_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial2parallel_instance/dff_20/Q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_compute_instance/B_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.781ns  (logic 1.972ns (29.079%)  route 4.809ns (70.921%))
  Logic Levels:           8  (CARRY4=2 FDCE=1 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDCE                         0.000     0.000 r  serial2parallel_instance/dff_20/Q_reg[2]/C
    SLICE_X36Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  serial2parallel_instance/dff_20/Q_reg[2]/Q
                         net (fo=8, routed)           1.150     1.606    serial2parallel_instance/dff_22/temp_R1_inferred__1/i___2_carry__1[1]
    SLICE_X36Y13         LUT3 (Prop_lut3_I2_O)        0.124     1.730 r  serial2parallel_instance/dff_22/i___2_carry_i_8/O
                         net (fo=3, routed)           1.042     2.772    serial2parallel_instance/dff_22/i___2_carry_i_8_n_0
    SLICE_X35Y14         LUT5 (Prop_lut5_I0_O)        0.124     2.896 r  serial2parallel_instance/dff_22/i___2_carry_i_1/O
                         net (fo=2, routed)           0.632     3.528    serial2parallel_instance/dff_22/DI[1]
    SLICE_X37Y14         LUT6 (Prop_lut6_I0_O)        0.124     3.652 r  serial2parallel_instance/dff_22/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     3.652    rgb_compute_instance/S[3]
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.053 r  rgb_compute_instance/temp_R1_inferred__1/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.053    rgb_compute_instance/temp_R1_inferred__1/i___2_carry_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.366 r  rgb_compute_instance/temp_R1_inferred__1/i___2_carry__0/O[3]
                         net (fo=2, routed)           0.963     5.329    control_unit_instance/p_1_in[5]
    SLICE_X38Y13         LUT6 (Prop_lut6_I2_O)        0.306     5.635 r  control_unit_instance/B[5]_i_4/O
                         net (fo=1, routed)           1.023     6.657    control_unit_instance/B[5]_i_4_n_0
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124     6.781 r  control_unit_instance/B[5]_i_1/O
                         net (fo=1, routed)           0.000     6.781    rgb_compute_instance/B_reg[7]_3[5]
    SLICE_X42Y14         FDCE                                         r  rgb_compute_instance/B_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial2parallel_instance/dff_20/Q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_compute_instance/B_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.758ns  (logic 1.990ns (29.447%)  route 4.768ns (70.553%))
  Logic Levels:           8  (CARRY4=2 FDCE=1 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDCE                         0.000     0.000 r  serial2parallel_instance/dff_20/Q_reg[2]/C
    SLICE_X36Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  serial2parallel_instance/dff_20/Q_reg[2]/Q
                         net (fo=8, routed)           1.150     1.606    serial2parallel_instance/dff_22/temp_R1_inferred__1/i___2_carry__1[1]
    SLICE_X36Y13         LUT3 (Prop_lut3_I2_O)        0.124     1.730 r  serial2parallel_instance/dff_22/i___2_carry_i_8/O
                         net (fo=3, routed)           1.042     2.772    serial2parallel_instance/dff_22/i___2_carry_i_8_n_0
    SLICE_X35Y14         LUT5 (Prop_lut5_I0_O)        0.124     2.896 r  serial2parallel_instance/dff_22/i___2_carry_i_1/O
                         net (fo=2, routed)           0.632     3.528    serial2parallel_instance/dff_22/DI[1]
    SLICE_X37Y14         LUT6 (Prop_lut6_I0_O)        0.124     3.652 r  serial2parallel_instance/dff_22/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     3.652    rgb_compute_instance/S[3]
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.053 r  rgb_compute_instance/temp_R1_inferred__1/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.053    rgb_compute_instance/temp_R1_inferred__1/i___2_carry_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.387 r  rgb_compute_instance/temp_R1_inferred__1/i___2_carry__0/O[1]
                         net (fo=2, routed)           0.983     5.370    control_unit_instance/p_1_in[3]
    SLICE_X38Y17         LUT6 (Prop_lut6_I2_O)        0.303     5.673 r  control_unit_instance/B[3]_i_4/O
                         net (fo=1, routed)           0.960     6.634    control_unit_instance/B[3]_i_4_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.758 r  control_unit_instance/B[3]_i_1/O
                         net (fo=1, routed)           0.000     6.758    rgb_compute_instance/B_reg[7]_3[3]
    SLICE_X43Y15         FDCE                                         r  rgb_compute_instance/B_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial2parallel_instance/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial2parallel_instance/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE                         0.000     0.000 r  serial2parallel_instance/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  serial2parallel_instance/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.056     0.197    serial2parallel_instance/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[5]
    SLICE_X35Y30         FDRE                                         r  serial2parallel_instance/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial2parallel_instance/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial2parallel_instance/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE                         0.000     0.000 r  serial2parallel_instance/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  serial2parallel_instance/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/Q
                         net (fo=3, routed)           0.067     0.208    serial2parallel_instance/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[6]
    SLICE_X31Y26         FDRE                                         r  serial2parallel_instance/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial2parallel_instance/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial2parallel_instance/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE                         0.000     0.000 r  serial2parallel_instance/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  serial2parallel_instance/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=3, routed)           0.078     0.219    serial2parallel_instance/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X35Y30         FDRE                                         r  serial2parallel_instance/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial2parallel_instance/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial2parallel_instance/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE                         0.000     0.000 r  serial2parallel_instance/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  serial2parallel_instance/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.078     0.219    serial2parallel_instance/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5]
    SLICE_X31Y26         FDRE                                         r  serial2parallel_instance/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial2parallel_instance/fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            serial2parallel_instance/fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.141ns (60.959%)  route 0.090ns (39.041%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDSE                         0.000     0.000 r  serial2parallel_instance/fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
    SLICE_X33Y19         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  serial2parallel_instance/fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.090     0.231    serial2parallel_instance/fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X33Y19         FDRE                                         r  serial2parallel_instance/fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial2parallel_instance/fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial2parallel_instance/fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.141ns (60.688%)  route 0.091ns (39.312%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE                         0.000     0.000 r  serial2parallel_instance/fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  serial2parallel_instance/fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.091     0.232    serial2parallel_instance/fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X33Y19         FDRE                                         r  serial2parallel_instance/fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial2parallel_instance/write_shift_reg2/shift_reg_reg_c_24/C
                            (rising edge-triggered cell FDCE)
  Destination:            serial2parallel_instance/write_shift_reg2/shift_reg_reg_c_25/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.128ns (54.481%)  route 0.107ns (45.519%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE                         0.000     0.000 r  serial2parallel_instance/write_shift_reg2/shift_reg_reg_c_24/C
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  serial2parallel_instance/write_shift_reg2/shift_reg_reg_c_24/Q
                         net (fo=1, routed)           0.107     0.235    serial2parallel_instance/write_shift_reg2/shift_reg_reg_c_24_n_0
    SLICE_X36Y33         FDCE                                         r  serial2parallel_instance/write_shift_reg2/shift_reg_reg_c_25/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial2parallel_instance/write_shift_reg2/shift_reg_reg_c_41/C
                            (rising edge-triggered cell FDCE)
  Destination:            serial2parallel_instance/write_shift_reg2/shift_reg_reg_c_42/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.431%)  route 0.112ns (46.569%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE                         0.000     0.000 r  serial2parallel_instance/write_shift_reg2/shift_reg_reg_c_41/C
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  serial2parallel_instance/write_shift_reg2/shift_reg_reg_c_41/Q
                         net (fo=1, routed)           0.112     0.240    serial2parallel_instance/write_shift_reg2/shift_reg_reg_c_41_n_0
    SLICE_X37Y32         FDCE                                         r  serial2parallel_instance/write_shift_reg2/shift_reg_reg_c_42/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial2parallel_instance/write_shift_reg2/shift_reg_reg_c_116/C
                            (rising edge-triggered cell FDCE)
  Destination:            serial2parallel_instance/write_shift_reg2/shift_reg_reg_c_117/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE                         0.000     0.000 r  serial2parallel_instance/write_shift_reg2/shift_reg_reg_c_116/C
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  serial2parallel_instance/write_shift_reg2/shift_reg_reg_c_116/Q
                         net (fo=1, routed)           0.113     0.241    serial2parallel_instance/write_shift_reg2/shift_reg_reg_c_116_n_0
    SLICE_X35Y27         FDCE                                         r  serial2parallel_instance/write_shift_reg2/shift_reg_reg_c_117/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial2parallel_instance/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serial2parallel_instance/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.164ns (67.739%)  route 0.078ns (32.261%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE                         0.000     0.000 r  serial2parallel_instance/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  serial2parallel_instance/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=3, routed)           0.078     0.242    serial2parallel_instance/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X32Y26         FDRE                                         r  serial2parallel_instance/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------





