<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>2405991</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Wed May  1 10:57:24 2019</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>LIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2018.3 (64-bit)</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>02c18934b7a74a1baf90d1be92900a37</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>1</TD>
  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>955b7fc24e3b53c4b9d0b574f249f879</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>211387207_1777530551_0_848</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xczu7ev</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>zynquplus</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>ffvc1156</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i7-3770 CPU @ 3.40GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>3314.316 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>LinuxMint</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>Linux Mint 19.1 Tessa</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>8.000 GB</TD>
  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gui_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>basedialog_cancel=1</TD>
   <TD>basedialog_ok=21</TD>
   <TD>boardchooser_board_table=1</TD>
   <TD>closeplanner_yes=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>coretreetablepanel_core_tree_table=5</TD>
   <TD>debugwizard_advanced_trigger=1</TD>
   <TD>debugwizard_capture_control=1</TD>
   <TD>debugwizard_chipscope_tree_table=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>debugwizard_netlist_view=1</TD>
   <TD>debugwizard_sample_of_data_depth=1</TD>
   <TD>expruntreepanel_exp_run_tree_table=3</TD>
   <TD>filesetpanel_file_set_panel_tree=17</TD>
</TR><TR ALIGN='LEFT'>   <TD>flownavigatortreepanel_flow_navigator_tree=23</TD>
   <TD>gettingstartedview_create_new_project=1</TD>
   <TD>gettingstartedview_open_project=1</TD>
   <TD>msgtreepanel_message_view_tree=19</TD>
</TR><TR ALIGN='LEFT'>   <TD>msgview_information_messages=1</TD>
   <TD>navigabletimingreporttab_timing_report_navigation_tree=6</TD>
   <TD>netlisttreeview_netlist_tree=29</TD>
   <TD>openipexampledesign_example_project_directory=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_add_sources=3</TD>
   <TD>pacommandnames_auto_update_hier=2</TD>
   <TD>pacommandnames_customize_core=1</TD>
   <TD>pacommandnames_force_run_up_to_date=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_goto_implemented_design=1</TD>
   <TD>pacommandnames_goto_netlist_design=2</TD>
   <TD>pacommandnames_open_ip_example_design=1</TD>
   <TD>pacommandnames_reports_window=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_run_bitgen=1</TD>
   <TD>pacommandnames_run_implementation=1</TD>
   <TD>pacommandnames_save_design=1</TD>
   <TD>paviews_project_summary=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>projectnamechooser_project_name=1</TD>
   <TD>rdicommands_delete=1</TD>
   <TD>rdicommands_properties=1</TD>
   <TD>saveprojectutils_save=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>signaltreepanel_signal_tree_table=5</TD>
   <TD>simpleoutputproductdialog_generate_output_products_immediately=1</TD>
   <TD>srcchooserpanel_add_hdl_and_netlist_files_to_your_project=2</TD>
   <TD>srcchooserpanel_make_local_copy_of_these_files_into=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>srcmenu_ip_documentation=1</TD>
   <TD>srcmenu_ip_hierarchy=1</TD>
   <TD>srcmenu_open_selected_source_files=1</TD>
   <TD>srcmenu_refresh_hierarchy=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>syntheticagettingstartedview_recent_projects=1</TD>
   <TD>viotreetablepanel_vio_tree_table=1</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>java_command_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>addsources=2</TD>
   <TD>coreview=1</TD>
   <TD>customizecore=1</TD>
   <TD>debugwizardcmdhandler=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>editdelete=1</TD>
   <TD>editproperties=1</TD>
   <TD>newproject=1</TD>
   <TD>openipexampledesign=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>openproject=1</TD>
   <TD>runbitgen=1</TD>
   <TD>runimplementation=4</TD>
   <TD>runsynthesis=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>savedesign=1</TD>
   <TD>showview=1</TD>
   <TD>viewtaskimplementation=2</TD>
   <TD>viewtasksynthesis=4</TD>
</TR>  </TABLE>
</TR><TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=2</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>constraintsetcount=1</TD>
   <TD>core_container=false</TD>
   <TD>currentimplrun=impl_1</TD>
   <TD>currentsynthesisrun=synth_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>default_library=xil_defaultlib</TD>
   <TD>designmode=RTL</TD>
   <TD>export_simulation_activehdl=1</TD>
   <TD>export_simulation_ies=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_modelsim=1</TD>
   <TD>export_simulation_questa=1</TD>
   <TD>export_simulation_riviera=1</TD>
   <TD>export_simulation_vcs=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_xsim=1</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>launch_simulation_activehdl=0</TD>
   <TD>launch_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_modelsim=0</TD>
   <TD>launch_simulation_questa=0</TD>
   <TD>launch_simulation_riviera=0</TD>
   <TD>launch_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_xsim=0</TD>
   <TD>simulator_language=Mixed</TD>
   <TD>srcsetcount=2</TD>
   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
</TR><TR ALIGN='LEFT'>   <TD>target_language=Verilog</TD>
   <TD>target_simulator=XSim</TD>
   <TD>totalimplruns=2</TD>
   <TD>totalsynthesisruns=2</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>and2b1l=1</TD>
    <TD>bitslice_control=21</TD>
    <TD>bscane2=1</TD>
    <TD>bufgce=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>carry8=46</TD>
    <TD>diffinbuf=9</TD>
    <TD>dsp_a_b_data=3</TD>
    <TD>dsp_alu=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp_c_data=3</TD>
    <TD>dsp_m_data=3</TD>
    <TD>dsp_multiplier=3</TD>
    <TD>dsp_output=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp_preadd=3</TD>
    <TD>dsp_preadd_data=3</TD>
    <TD>fdce=177</TD>
    <TD>fdpe=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdre=12052</TD>
    <TD>fdse=399</TD>
    <TD>gnd=556</TD>
    <TD>hpio_vref=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufctrl=82</TD>
    <TD>inbuf=73</TD>
    <TD>inv=9</TD>
    <TD>lut1=221</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2=602</TD>
    <TD>lut3=2599</TD>
    <TD>lut4=2442</TD>
    <TD>lut5=1845</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6=3860</TD>
    <TD>mmcme4_adv=1</TD>
    <TD>muxf7=332</TD>
    <TD>muxf8=339</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf=28</TD>
    <TD>obuft=17</TD>
    <TD>obuft_dcien=72</TD>
    <TD>plle4_adv=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e2=1</TD>
    <TD>ramb36e2=25</TD>
    <TD>ramd32=96</TD>
    <TD>ramd64e=128</TD>
</TR><TR ALIGN='LEFT'>    <TD>rams32=32</TD>
    <TD>riu_or=11</TD>
    <TD>rxtx_bitslice=106</TD>
    <TD>srl16e=84</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc16e=2</TD>
    <TD>srlc32e=1</TD>
    <TD>tx_bitslice_tri=21</TD>
    <TD>vcc=440</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>and2b1l=1</TD>
    <TD>bitslice_control=21</TD>
    <TD>bscane2=1</TD>
    <TD>bufgce=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>carry8=46</TD>
    <TD>cfglut5=7304</TD>
    <TD>dsp48e2=3</TD>
    <TD>fdce=177</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=2</TD>
    <TD>fdre=12052</TD>
    <TD>fdse=399</TD>
    <TD>gnd=557</TD>
</TR><TR ALIGN='LEFT'>    <TD>hpio_vref=8</TD>
    <TD>ibuf=1</TD>
    <TD>ibufds=1</TD>
    <TD>iobufds=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>iobufe3=72</TD>
    <TD>lut1=221</TD>
    <TD>lut2=602</TD>
    <TD>lut3=2599</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4=2442</TD>
    <TD>lut5=1782</TD>
    <TD>lut6=3797</TD>
    <TD>lut6_2=63</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme4_adv=1</TD>
    <TD>muxf7=332</TD>
    <TD>muxf8=339</TD>
    <TD>obuf=26</TD>
</TR><TR ALIGN='LEFT'>    <TD>obufds=1</TD>
    <TD>obuft=1</TD>
    <TD>plle4_adv=3</TD>
    <TD>ram32m=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>ram32m16=4</TD>
    <TD>ram64m8=16</TD>
    <TD>ramb18e2=1</TD>
    <TD>ramb36e2=25</TD>
</TR><TR ALIGN='LEFT'>    <TD>riu_or=11</TD>
    <TD>rxtx_bitslice=106</TD>
    <TD>srl16e=84</TD>
    <TD>srlc16e=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc32e=1</TD>
    <TD>tx_bitslice_tri=21</TD>
    <TD>vcc=440</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-cell_types=default::all</TD>
    <TD>-clocks=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bram_ports_augmented=9</TD>
    <TD>bram_ports_newly_gated=0</TD>
    <TD>bram_ports_total=70</TD>
    <TD>flow_state=default</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=31702</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=15258</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B> DDR4_SDRAM_PHY/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>axi_arbitrationscheme=RD_PRI_REG</TD>
    <TD>axi_data_width=64</TD>
    <TD>axi_narrow_burst=false</TD>
    <TD>axi_selection=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>burst_length=8</TD>
    <TD>cas_latency=18</TD>
    <TD>cas_write_latency=14</TD>
    <TD>chip_select=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>clamshell_cofiguration=false</TD>
    <TD>clkbout_mult=16</TD>
    <TD>clkout0_divide=6</TD>
    <TD>controller_type=DDR4_SDRAM</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>data_mask=NO_DM_DBI_WR_RD</TD>
    <TD>debug_mode=Disable</TD>
    <TD>debug_port=Disable</TD>
</TR><TR ALIGN='LEFT'>    <TD>divclk_divide=3</TD>
    <TD>dq_width=64</TD>
    <TD>example_tg=SIMPLE_TG</TD>
    <TD>input_clock_period=3335</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>is_custom_part=false</TD>
    <TD>is_faster_speed_ram=No</TD>
    <TD>memory_part=MTA8ATF51264HZ-2G1</TD>
</TR><TR ALIGN='LEFT'>    <TD>memory_type=SODIMMs</TD>
    <TD>memory_voltage=1.2V</TD>
    <TD>microblaze_ecc=false</TD>
    <TD>phy_only=Phy_Only_Single</TD>
</TR><TR ALIGN='LEFT'>    <TD>save_restore=false</TD>
    <TD>self_refresh=false</TD>
    <TD>simulation_mode=BFM</TD>
    <TD>slot_cofiguration=Single</TD>
</TR><TR ALIGN='LEFT'>    <TD>specify_mandd=false</TD>
    <TD>system_clock=Differential</TD>
    <TD>time_period=938</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=DDR4_SDRAM</TD>
    <TD>x_ipproduct=Vivado 2017.2.0</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.2</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bdsource=SBD</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>maxhierdepth=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numblks=11</TD>
    <TD>numhdlrefblks=0</TD>
    <TD>numhierblks=0</TD>
    <TD>numhlsblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numnonxlnxblks=0</TD>
    <TD>numpkgbdblks=0</TD>
    <TD>numreposblks=11</TD>
    <TD>numsysgenblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>synth_mode=Global</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
    <TD>x_ipname=bd_c5bc</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.00.a</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>MicroBlaze/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addr_tag_bits=17</TD>
    <TD>c_allow_dcache_wr=1</TD>
    <TD>c_allow_icache_wr=1</TD>
    <TD>c_area_optimized=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_async_interrupt=1</TD>
    <TD>c_async_wakeup=3</TD>
    <TD>c_avoid_primitives=0</TD>
    <TD>c_base_vectors=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_branch_target_cache_size=0</TD>
    <TD>c_cache_byte_size=8192</TD>
    <TD>c_d_axi=0</TD>
    <TD>c_d_lmb=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_daddr_size=32</TD>
    <TD>c_data_size=32</TD>
    <TD>c_dcache_addr_tag=17</TD>
    <TD>c_dcache_always_used=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dcache_baseaddr=0x0000000000000000</TD>
    <TD>c_dcache_byte_size=8192</TD>
    <TD>c_dcache_data_width=0</TD>
    <TD>c_dcache_force_tag_lutram=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dcache_highaddr=0x000000003FFFFFFF</TD>
    <TD>c_dcache_line_len=4</TD>
    <TD>c_dcache_use_writeback=0</TD>
    <TD>c_dcache_victims=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_debug_counter_width=32</TD>
    <TD>c_debug_enabled=0</TD>
    <TD>c_debug_event_counters=5</TD>
    <TD>c_debug_external_trace=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_debug_interface=0</TD>
    <TD>c_debug_latency_counters=1</TD>
    <TD>c_debug_profile_size=0</TD>
    <TD>c_debug_trace_async_reset=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_debug_trace_size=8192</TD>
    <TD>c_div_zero_exception=0</TD>
    <TD>c_dynamic_bus_sizing=0</TD>
    <TD>c_ecc_use_ce_exception=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_edge_is_positive=1</TD>
    <TD>c_endianness=1</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_fault_tolerant=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fpu_exception=0</TD>
    <TD>c_freq=100000000</TD>
    <TD>c_fsl_exception=0</TD>
    <TD>c_fsl_links=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_i_axi=0</TD>
    <TD>c_i_lmb=1</TD>
    <TD>c_iaddr_size=32</TD>
    <TD>c_icache_always_used=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_icache_baseaddr=0x0000000000000000</TD>
    <TD>c_icache_data_width=0</TD>
    <TD>c_icache_force_tag_lutram=0</TD>
    <TD>c_icache_highaddr=0x000000003FFFFFFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_icache_line_len=4</TD>
    <TD>c_icache_streams=0</TD>
    <TD>c_icache_victims=0</TD>
    <TD>c_ill_opcode_exception=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_imprecise_exceptions=0</TD>
    <TD>c_instance=bd_c5bc_microblaze_I_0</TD>
    <TD>c_instr_size=32</TD>
    <TD>c_interconnect=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_interrupt_is_edge=0</TD>
    <TD>c_lmb_data_size=32</TD>
    <TD>c_lockstep_master=0</TD>
    <TD>c_lockstep_slave=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m0_axis_data_width=32</TD>
    <TD>c_m10_axis_data_width=32</TD>
    <TD>c_m11_axis_data_width=32</TD>
    <TD>c_m12_axis_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m13_axis_data_width=32</TD>
    <TD>c_m14_axis_data_width=32</TD>
    <TD>c_m15_axis_data_width=32</TD>
    <TD>c_m1_axis_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m2_axis_data_width=32</TD>
    <TD>c_m3_axis_data_width=32</TD>
    <TD>c_m4_axis_data_width=32</TD>
    <TD>c_m5_axis_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m6_axis_data_width=32</TD>
    <TD>c_m7_axis_data_width=32</TD>
    <TD>c_m8_axis_data_width=32</TD>
    <TD>c_m9_axis_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_d_bus_exception=0</TD>
    <TD>c_m_axi_dc_addr_width=32</TD>
    <TD>c_m_axi_dc_aruser_width=5</TD>
    <TD>c_m_axi_dc_awuser_width=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_dc_buser_width=1</TD>
    <TD>c_m_axi_dc_data_width=32</TD>
    <TD>c_m_axi_dc_exclusive_access=0</TD>
    <TD>c_m_axi_dc_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_dc_thread_id_width=1</TD>
    <TD>c_m_axi_dc_user_value=31</TD>
    <TD>c_m_axi_dc_wuser_width=1</TD>
    <TD>c_m_axi_dp_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_dp_data_width=32</TD>
    <TD>c_m_axi_dp_exclusive_access=0</TD>
    <TD>c_m_axi_dp_thread_id_width=1</TD>
    <TD>c_m_axi_i_bus_exception=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_ic_addr_width=32</TD>
    <TD>c_m_axi_ic_aruser_width=5</TD>
    <TD>c_m_axi_ic_awuser_width=5</TD>
    <TD>c_m_axi_ic_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_ic_data_width=32</TD>
    <TD>c_m_axi_ic_ruser_width=1</TD>
    <TD>c_m_axi_ic_thread_id_width=1</TD>
    <TD>c_m_axi_ic_user_value=31</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_ic_wuser_width=1</TD>
    <TD>c_m_axi_ip_addr_width=32</TD>
    <TD>c_m_axi_ip_data_width=32</TD>
    <TD>c_m_axi_ip_thread_id_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mmu_dtlb_size=4</TD>
    <TD>c_mmu_itlb_size=2</TD>
    <TD>c_mmu_privileged_instr=0</TD>
    <TD>c_mmu_tlb_access=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mmu_zones=16</TD>
    <TD>c_num_sync_ff_clk=2</TD>
    <TD>c_num_sync_ff_clk_debug=2</TD>
    <TD>c_num_sync_ff_clk_irq=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_sync_ff_dbg_clk=1</TD>
    <TD>c_num_sync_ff_dbg_trace_clk=2</TD>
    <TD>c_number_of_pc_brk=1</TD>
    <TD>c_number_of_rd_addr_brk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_number_of_wr_addr_brk=0</TD>
    <TD>c_opcode_0x0_illegal=0</TD>
    <TD>c_optimization=0</TD>
    <TD>c_pc_width=17</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_piaddr_size=32</TD>
    <TD>c_pvr=0</TD>
    <TD>c_pvr_user1=0x00</TD>
    <TD>c_pvr_user2=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reset_msr=0x00000000</TD>
    <TD>c_s0_axis_data_width=32</TD>
    <TD>c_s10_axis_data_width=32</TD>
    <TD>c_s11_axis_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s12_axis_data_width=32</TD>
    <TD>c_s13_axis_data_width=32</TD>
    <TD>c_s14_axis_data_width=32</TD>
    <TD>c_s15_axis_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s1_axis_data_width=32</TD>
    <TD>c_s2_axis_data_width=32</TD>
    <TD>c_s3_axis_data_width=32</TD>
    <TD>c_s4_axis_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s5_axis_data_width=32</TD>
    <TD>c_s6_axis_data_width=32</TD>
    <TD>c_s7_axis_data_width=32</TD>
    <TD>c_s8_axis_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s9_axis_data_width=32</TD>
    <TD>c_sco=0</TD>
    <TD>c_unaligned_exceptions=0</TD>
    <TD>c_use_barrel=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_branch_target_cache=0</TD>
    <TD>c_use_config_reset=0</TD>
    <TD>c_use_dcache=0</TD>
    <TD>c_use_div=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ext_brk=0</TD>
    <TD>c_use_ext_nm_brk=0</TD>
    <TD>c_use_extended_fsl_instr=0</TD>
    <TD>c_use_fpu=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_hw_mul=1</TD>
    <TD>c_use_icache=0</TD>
    <TD>c_use_interrupt=0</TD>
    <TD>c_use_mmu=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_msr_instr=0</TD>
    <TD>c_use_non_secure=0</TD>
    <TD>c_use_pcmp_instr=1</TD>
    <TD>c_use_reorder_instr=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_stack_protection=0</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=microblaze</TD>
    <TD>x_ipproduct=Vivado 2018.3</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=11.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>bd_c5bc/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>avoid_primitives=0</TD>
    <TD>clk_board_interface=Custom</TD>
    <TD>component_name=ddr4_phy_0_microblaze_mcs</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>debug_enabled=0</TD>
    <TD>ecc=0</TD>
    <TD>fit1_interrupt=0</TD>
    <TD>fit1_no_clocks=6216</TD>
</TR><TR ALIGN='LEFT'>    <TD>fit2_interrupt=0</TD>
    <TD>fit2_no_clocks=6216</TD>
    <TD>fit3_interrupt=0</TD>
    <TD>fit3_no_clocks=6216</TD>
</TR><TR ALIGN='LEFT'>    <TD>fit4_interrupt=0</TD>
    <TD>fit4_no_clocks=6216</TD>
    <TD>freq=100.0</TD>
    <TD>gpi1_interrupt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>gpi1_size=32</TD>
    <TD>gpi2_interrupt=0</TD>
    <TD>gpi2_size=32</TD>
    <TD>gpi3_interrupt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>gpi3_size=32</TD>
    <TD>gpi4_interrupt=0</TD>
    <TD>gpi4_size=32</TD>
    <TD>gpio1_board_interface=Custom</TD>
</TR><TR ALIGN='LEFT'>    <TD>gpio2_board_interface=Custom</TD>
    <TD>gpio3_board_interface=Custom</TD>
    <TD>gpio4_board_interface=Custom</TD>
    <TD>gpo1_init=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>gpo1_size=32</TD>
    <TD>gpo2_init=0x00000000</TD>
    <TD>gpo2_size=32</TD>
    <TD>gpo3_init=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>gpo3_size=32</TD>
    <TD>gpo4_init=0x00000000</TD>
    <TD>gpo4_size=32</TD>
    <TD>intc_async_intr=0xFFFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>intc_intr_size=1</TD>
    <TD>intc_level_edge=0x0000</TD>
    <TD>intc_num_sync_ff=2</TD>
    <TD>intc_positive=0xFFFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>intc_use_ext_intr=0</TD>
    <TD>iptotal=1</TD>
    <TD>jtag_chain=2</TD>
    <TD>memsize=98304</TD>
</TR><TR ALIGN='LEFT'>    <TD>microblaze_instance=microblaze_0</TD>
    <TD>optimization=1</TD>
    <TD>path=mcs_0</TD>
    <TD>pit1_interrupt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pit1_prescaler=0</TD>
    <TD>pit1_readable=1</TD>
    <TD>pit1_size=32</TD>
    <TD>pit2_interrupt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pit2_prescaler=0</TD>
    <TD>pit2_readable=1</TD>
    <TD>pit2_size=32</TD>
    <TD>pit3_interrupt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pit3_prescaler=0</TD>
    <TD>pit3_readable=1</TD>
    <TD>pit3_size=32</TD>
    <TD>pit4_interrupt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pit4_prescaler=0</TD>
    <TD>pit4_readable=1</TD>
    <TD>pit4_size=32</TD>
    <TD>reset_board_interface=Custom</TD>
</TR><TR ALIGN='LEFT'>    <TD>trace=1</TD>
    <TD>uart_baudrate=9600</TD>
    <TD>uart_board_interface=Custom</TD>
    <TD>uart_data_bits=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>uart_error_interrupt=0</TD>
    <TD>uart_odd_parity=0</TD>
    <TD>uart_prog_baudrate=0</TD>
    <TD>uart_rx_interrupt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>uart_tx_interrupt=0</TD>
    <TD>uart_use_parity=0</TD>
    <TD>use_board_flow=false</TD>
    <TD>use_fit1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_fit2=0</TD>
    <TD>use_fit3=0</TD>
    <TD>use_fit4=0</TD>
    <TD>use_gpi1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_gpi2=0</TD>
    <TD>use_gpi3=0</TD>
    <TD>use_gpi4=0</TD>
    <TD>use_gpo1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_gpo2=0</TD>
    <TD>use_gpo3=0</TD>
    <TD>use_gpo4=0</TD>
    <TD>use_io_bus=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_pit1=0</TD>
    <TD>use_pit2=0</TD>
    <TD>use_pit3=0</TD>
    <TD>use_pit4=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_uart_rx=0</TD>
    <TD>use_uart_tx=0</TD>
    <TD>x_ipcorerevision=10</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=microblaze_mcs</TD>
    <TD>x_ipproduct=Vivado 2018.3</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=3.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>blk_mem_gen_v8_4_2/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addra_width=32</TD>
    <TD>c_addrb_width=32</TD>
    <TD>c_algorithm=1</TD>
    <TD>c_axi_id_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_slave_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_byte_size=8</TD>
    <TD>c_common_clk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_count_18k_bram=0</TD>
    <TD>c_count_36k_bram=16</TD>
    <TD>c_ctrl_ecc_algo=NONE</TD>
    <TD>c_default_data=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_disable_warn_bhv_coll=0</TD>
    <TD>c_disable_warn_bhv_range=0</TD>
    <TD>c_elaboration_dir=./</TD>
    <TD>c_en_deepsleep_pin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_ecc_pipe=0</TD>
    <TD>c_en_rdaddra_chg=0</TD>
    <TD>c_en_rdaddrb_chg=0</TD>
    <TD>c_en_safety_ckt=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_shutdown_pin=0</TD>
    <TD>c_en_sleep_pin=0</TD>
    <TD>c_enable_32bit_address=1</TD>
    <TD>c_est_power_summary=Estimated Power for IP     _     19.660986 mW</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=zynquplus</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_ena=1</TD>
    <TD>c_has_enb=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_injecterr=0</TD>
    <TD>c_has_mem_output_regs_a=0</TD>
    <TD>c_has_mem_output_regs_b=0</TD>
    <TD>c_has_mux_output_regs_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mux_output_regs_b=0</TD>
    <TD>c_has_regcea=0</TD>
    <TD>c_has_regceb=0</TD>
    <TD>c_has_rsta=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rstb=1</TD>
    <TD>c_has_softecc_input_regs_a=0</TD>
    <TD>c_has_softecc_output_regs_b=0</TD>
    <TD>c_init_file=bd_c5bc_lmb_bram_I_0.mem</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_init_file_name=no_coe_file_loaded</TD>
    <TD>c_inita_val=0</TD>
    <TD>c_initb_val=0</TD>
    <TD>c_interface_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_load_init_file=0</TD>
    <TD>c_mem_type=2</TD>
    <TD>c_mux_pipeline_stages=0</TD>
    <TD>c_prim_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_depth_a=16384</TD>
    <TD>c_read_depth_b=16384</TD>
    <TD>c_read_latency_a=1</TD>
    <TD>c_read_latency_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_width_a=32</TD>
    <TD>c_read_width_b=32</TD>
    <TD>c_rst_priority_a=CE</TD>
    <TD>c_rst_priority_b=CE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rstram_a=0</TD>
    <TD>c_rstram_b=0</TD>
    <TD>c_sim_collision_check=ALL</TD>
    <TD>c_use_bram_block=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_byte_wea=1</TD>
    <TD>c_use_byte_web=1</TD>
    <TD>c_use_default_data=0</TD>
    <TD>c_use_ecc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_softecc=0</TD>
    <TD>c_use_uram=0</TD>
    <TD>c_wea_width=4</TD>
    <TD>c_web_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_depth_a=16384</TD>
    <TD>c_write_depth_b=16384</TD>
    <TD>c_write_mode_a=WRITE_FIRST</TD>
    <TD>c_write_mode_b=WRITE_FIRST</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_width_a=32</TD>
    <TD>c_write_width_b=32</TD>
    <TD>c_xdevicefamily=zynquplus</TD>
    <TD>core_container=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=blk_mem_gen</TD>
    <TD>x_ipproduct=Vivado 2018.3</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=8.4</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>blk_mem_gen_v8_4_2/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addra_width=32</TD>
    <TD>c_addrb_width=32</TD>
    <TD>c_algorithm=1</TD>
    <TD>c_axi_id_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_slave_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_byte_size=8</TD>
    <TD>c_common_clk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_count_18k_bram=0</TD>
    <TD>c_count_36k_bram=8</TD>
    <TD>c_ctrl_ecc_algo=NONE</TD>
    <TD>c_default_data=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_disable_warn_bhv_coll=0</TD>
    <TD>c_disable_warn_bhv_range=0</TD>
    <TD>c_elaboration_dir=./</TD>
    <TD>c_en_deepsleep_pin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_ecc_pipe=0</TD>
    <TD>c_en_rdaddra_chg=0</TD>
    <TD>c_en_rdaddrb_chg=0</TD>
    <TD>c_en_safety_ckt=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_shutdown_pin=0</TD>
    <TD>c_en_sleep_pin=0</TD>
    <TD>c_enable_32bit_address=1</TD>
    <TD>c_est_power_summary=Estimated Power for IP     _     17.246228 mW</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=zynquplus</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_ena=1</TD>
    <TD>c_has_enb=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_injecterr=0</TD>
    <TD>c_has_mem_output_regs_a=0</TD>
    <TD>c_has_mem_output_regs_b=0</TD>
    <TD>c_has_mux_output_regs_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mux_output_regs_b=0</TD>
    <TD>c_has_regcea=0</TD>
    <TD>c_has_regceb=0</TD>
    <TD>c_has_rsta=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rstb=1</TD>
    <TD>c_has_softecc_input_regs_a=0</TD>
    <TD>c_has_softecc_output_regs_b=0</TD>
    <TD>c_init_file=bd_c5bc_second_lmb_bram_I_0.mem</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_init_file_name=no_coe_file_loaded</TD>
    <TD>c_inita_val=0</TD>
    <TD>c_initb_val=0</TD>
    <TD>c_interface_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_load_init_file=0</TD>
    <TD>c_mem_type=2</TD>
    <TD>c_mux_pipeline_stages=0</TD>
    <TD>c_prim_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_depth_a=8192</TD>
    <TD>c_read_depth_b=8192</TD>
    <TD>c_read_latency_a=1</TD>
    <TD>c_read_latency_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_width_a=32</TD>
    <TD>c_read_width_b=32</TD>
    <TD>c_rst_priority_a=CE</TD>
    <TD>c_rst_priority_b=CE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rstram_a=0</TD>
    <TD>c_rstram_b=0</TD>
    <TD>c_sim_collision_check=ALL</TD>
    <TD>c_use_bram_block=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_byte_wea=1</TD>
    <TD>c_use_byte_web=1</TD>
    <TD>c_use_default_data=0</TD>
    <TD>c_use_ecc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_softecc=0</TD>
    <TD>c_use_uram=0</TD>
    <TD>c_wea_width=4</TD>
    <TD>c_web_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_depth_a=8192</TD>
    <TD>c_write_depth_b=8192</TD>
    <TD>c_write_mode_a=WRITE_FIRST</TD>
    <TD>c_write_mode_b=WRITE_FIRST</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_width_a=32</TD>
    <TD>c_write_width_b=32</TD>
    <TD>c_xdevicefamily=zynquplus</TD>
    <TD>core_container=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=blk_mem_gen</TD>
    <TD>x_ipproduct=Vivado 2018.3</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=8.4</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>iomodule/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_avoid_primitives=0</TD>
    <TD>c_baseaddr=0x0000000080000000</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_fit1_interrupt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fit1_no_clocks=6216</TD>
    <TD>c_fit2_interrupt=0</TD>
    <TD>c_fit2_no_clocks=6216</TD>
    <TD>c_fit3_interrupt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fit3_no_clocks=6216</TD>
    <TD>c_fit4_interrupt=0</TD>
    <TD>c_fit4_no_clocks=6216</TD>
    <TD>c_freq=100000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gpi1_interrupt=0</TD>
    <TD>c_gpi1_size=32</TD>
    <TD>c_gpi2_interrupt=0</TD>
    <TD>c_gpi2_size=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gpi3_interrupt=0</TD>
    <TD>c_gpi3_size=32</TD>
    <TD>c_gpi4_interrupt=0</TD>
    <TD>c_gpi4_size=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gpo1_init=0x00000000</TD>
    <TD>c_gpo1_size=32</TD>
    <TD>c_gpo2_init=0x00000000</TD>
    <TD>c_gpo2_size=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gpo3_init=0x00000000</TD>
    <TD>c_gpo3_size=32</TD>
    <TD>c_gpo4_init=0x00000000</TD>
    <TD>c_gpo4_size=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_highaddr=0x000000008000FFFF</TD>
    <TD>c_instance=iomodule</TD>
    <TD>c_intc_addr_width=17</TD>
    <TD>c_intc_async_intr=0xFFFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_intc_base_vectors=0x0000000000000000</TD>
    <TD>c_intc_has_fast=1</TD>
    <TD>c_intc_intr_size=1</TD>
    <TD>c_intc_level_edge=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_intc_num_sync_ff=2</TD>
    <TD>c_intc_positive=0xFFFF</TD>
    <TD>c_intc_use_ext_intr=0</TD>
    <TD>c_io_baseaddr=0x00000000C0000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_io_highaddr=0x00000000FFFFFFFF</TD>
    <TD>c_io_mask=0x00000000C0000000</TD>
    <TD>c_lmb_awidth=32</TD>
    <TD>c_lmb_dwidth=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mask=0x00000000C0000000</TD>
    <TD>c_pit1_interrupt=0</TD>
    <TD>c_pit1_prescaler=0</TD>
    <TD>c_pit1_readable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pit1_size=32</TD>
    <TD>c_pit2_interrupt=0</TD>
    <TD>c_pit2_prescaler=0</TD>
    <TD>c_pit2_readable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pit2_size=32</TD>
    <TD>c_pit3_interrupt=0</TD>
    <TD>c_pit3_prescaler=0</TD>
    <TD>c_pit3_readable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pit3_size=32</TD>
    <TD>c_pit4_interrupt=0</TD>
    <TD>c_pit4_prescaler=0</TD>
    <TD>c_pit4_readable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pit4_size=32</TD>
    <TD>c_tmr=0</TD>
    <TD>c_uart_baudrate=9600</TD>
    <TD>c_uart_data_bits=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_uart_error_interrupt=0</TD>
    <TD>c_uart_odd_parity=0</TD>
    <TD>c_uart_prog_baudrate=0</TD>
    <TD>c_uart_rx_interrupt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_uart_tx_interrupt=0</TD>
    <TD>c_uart_use_parity=0</TD>
    <TD>c_use_config_reset=0</TD>
    <TD>c_use_fit1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_fit2=0</TD>
    <TD>c_use_fit3=0</TD>
    <TD>c_use_fit4=0</TD>
    <TD>c_use_gpi1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_gpi2=0</TD>
    <TD>c_use_gpi3=0</TD>
    <TD>c_use_gpi4=0</TD>
    <TD>c_use_gpo1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_gpo2=0</TD>
    <TD>c_use_gpo3=0</TD>
    <TD>c_use_gpo4=0</TD>
    <TD>c_use_io_bus=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_pit1=0</TD>
    <TD>c_use_pit2=0</TD>
    <TD>c_use_pit3=0</TD>
    <TD>c_use_pit4=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_tmr_disable=0</TD>
    <TD>c_use_uart_rx=0</TD>
    <TD>c_use_uart_tx=0</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=4</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=iomodule</TD>
    <TD>x_ipproduct=Vivado 2018.3</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=3.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>labtools_ila_v6_00_a/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>all_probe_same_mu=true</TD>
    <TD>all_probe_same_mu_cnt=4</TD>
    <TD>c_adv_trigger=true</TD>
    <TD>c_data_depth=2048</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_strg_qual=true</TD>
    <TD>c_input_pipe_stages=0</TD>
    <TD>c_num_of_probes=87</TD>
    <TD>c_probe0_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe0_width=1</TD>
    <TD>c_probe10_type=0</TD>
    <TD>c_probe10_width=15</TD>
    <TD>c_probe11_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe11_width=1</TD>
    <TD>c_probe12_type=0</TD>
    <TD>c_probe12_width=1</TD>
    <TD>c_probe13_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe13_width=1</TD>
    <TD>c_probe14_type=0</TD>
    <TD>c_probe14_width=1</TD>
    <TD>c_probe15_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe15_width=1</TD>
    <TD>c_probe16_type=0</TD>
    <TD>c_probe16_width=1</TD>
    <TD>c_probe17_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe17_width=1</TD>
    <TD>c_probe18_type=0</TD>
    <TD>c_probe18_width=1</TD>
    <TD>c_probe19_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe19_width=1</TD>
    <TD>c_probe1_type=0</TD>
    <TD>c_probe1_width=15</TD>
    <TD>c_probe20_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe20_width=1</TD>
    <TD>c_probe21_type=0</TD>
    <TD>c_probe21_width=1</TD>
    <TD>c_probe22_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe22_width=1</TD>
    <TD>c_probe23_type=0</TD>
    <TD>c_probe23_width=1</TD>
    <TD>c_probe24_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe24_width=1</TD>
    <TD>c_probe25_type=0</TD>
    <TD>c_probe25_width=1</TD>
    <TD>c_probe26_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe26_width=1</TD>
    <TD>c_probe27_type=0</TD>
    <TD>c_probe27_width=1</TD>
    <TD>c_probe28_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe28_width=1</TD>
    <TD>c_probe29_type=0</TD>
    <TD>c_probe29_width=1</TD>
    <TD>c_probe2_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe2_width=1</TD>
    <TD>c_probe30_type=0</TD>
    <TD>c_probe30_width=1</TD>
    <TD>c_probe31_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe31_width=1</TD>
    <TD>c_probe32_type=0</TD>
    <TD>c_probe32_width=1</TD>
    <TD>c_probe33_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe33_width=1</TD>
    <TD>c_probe34_type=0</TD>
    <TD>c_probe34_width=1</TD>
    <TD>c_probe35_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe35_width=1</TD>
    <TD>c_probe36_type=0</TD>
    <TD>c_probe36_width=1</TD>
    <TD>c_probe37_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe37_width=1</TD>
    <TD>c_probe38_type=0</TD>
    <TD>c_probe38_width=1</TD>
    <TD>c_probe39_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe39_width=1</TD>
    <TD>c_probe3_type=0</TD>
    <TD>c_probe3_width=1</TD>
    <TD>c_probe40_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe40_width=1</TD>
    <TD>c_probe41_type=0</TD>
    <TD>c_probe41_width=1</TD>
    <TD>c_probe42_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe42_width=1</TD>
    <TD>c_probe43_type=0</TD>
    <TD>c_probe43_width=1</TD>
    <TD>c_probe44_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe44_width=1</TD>
    <TD>c_probe45_type=0</TD>
    <TD>c_probe45_width=1</TD>
    <TD>c_probe46_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe46_width=1</TD>
    <TD>c_probe47_type=0</TD>
    <TD>c_probe47_width=1</TD>
    <TD>c_probe48_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe48_width=1</TD>
    <TD>c_probe49_type=0</TD>
    <TD>c_probe49_width=1</TD>
    <TD>c_probe4_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe4_width=12</TD>
    <TD>c_probe50_type=0</TD>
    <TD>c_probe50_width=1</TD>
    <TD>c_probe51_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe51_width=1</TD>
    <TD>c_probe52_type=0</TD>
    <TD>c_probe52_width=1</TD>
    <TD>c_probe53_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe53_width=1</TD>
    <TD>c_probe54_type=0</TD>
    <TD>c_probe54_width=1</TD>
    <TD>c_probe55_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe55_width=1</TD>
    <TD>c_probe56_type=0</TD>
    <TD>c_probe56_width=1</TD>
    <TD>c_probe57_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe57_width=1</TD>
    <TD>c_probe58_type=0</TD>
    <TD>c_probe58_width=1</TD>
    <TD>c_probe59_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe59_width=1</TD>
    <TD>c_probe5_type=0</TD>
    <TD>c_probe5_width=1</TD>
    <TD>c_probe60_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe60_width=1</TD>
    <TD>c_probe61_type=0</TD>
    <TD>c_probe61_width=1</TD>
    <TD>c_probe62_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe62_width=1</TD>
    <TD>c_probe63_type=0</TD>
    <TD>c_probe63_width=1</TD>
    <TD>c_probe64_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe64_width=1</TD>
    <TD>c_probe65_type=0</TD>
    <TD>c_probe65_width=1</TD>
    <TD>c_probe66_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe66_width=1</TD>
    <TD>c_probe67_type=0</TD>
    <TD>c_probe67_width=1</TD>
    <TD>c_probe68_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe68_width=1</TD>
    <TD>c_probe69_type=0</TD>
    <TD>c_probe69_width=1</TD>
    <TD>c_probe6_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe6_width=2</TD>
    <TD>c_probe70_type=0</TD>
    <TD>c_probe70_width=1</TD>
    <TD>c_probe71_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe71_width=1</TD>
    <TD>c_probe72_type=0</TD>
    <TD>c_probe72_width=1</TD>
    <TD>c_probe73_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe73_width=1</TD>
    <TD>c_probe74_type=0</TD>
    <TD>c_probe74_width=1</TD>
    <TD>c_probe75_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe75_width=1</TD>
    <TD>c_probe76_type=0</TD>
    <TD>c_probe76_width=1</TD>
    <TD>c_probe77_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe77_width=1</TD>
    <TD>c_probe78_type=0</TD>
    <TD>c_probe78_width=1</TD>
    <TD>c_probe79_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe79_width=1</TD>
    <TD>c_probe7_type=0</TD>
    <TD>c_probe7_width=16</TD>
    <TD>c_probe80_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe80_width=1</TD>
    <TD>c_probe81_type=0</TD>
    <TD>c_probe81_width=1</TD>
    <TD>c_probe82_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe82_width=1</TD>
    <TD>c_probe83_type=0</TD>
    <TD>c_probe83_width=1</TD>
    <TD>c_probe84_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe84_width=1</TD>
    <TD>c_probe85_type=0</TD>
    <TD>c_probe85_width=1</TD>
    <TD>c_probe86_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe86_width=1</TD>
    <TD>c_probe8_type=0</TD>
    <TD>c_probe8_width=13</TD>
    <TD>c_probe9_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe9_width=1</TD>
    <TD>c_trigin_en=0</TD>
    <TD>c_trigout_en=0</TD>
    <TD>component_name=u_ila_0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>labtools_xsdbm_v3_00_a/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_bscan_mode=false</TD>
    <TD>c_bscan_mode_with_core=false</TD>
    <TD>c_clk_input_freq_hz=300000000</TD>
    <TD>c_en_bscanid_vec=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_clk_divider=false</TD>
    <TD>c_num_bscan_master_ports=0</TD>
    <TD>c_two_prim_mode=false</TD>
    <TD>c_use_ext_bscan=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_user_scan_chain=1</TD>
    <TD>c_xsdb_num_slaves=2</TD>
    <TD>component_name=dbg_hub_CV</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>lmb_bram_if_cntlr/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_baseaddr=0x0000000000000000</TD>
    <TD>c_bram_awidth=32</TD>
    <TD>c_ce_counter_width=0</TD>
    <TD>c_ce_failing_registers=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ecc=0</TD>
    <TD>c_ecc_onoff_register=0</TD>
    <TD>c_ecc_onoff_reset_value=1</TD>
    <TD>c_ecc_status_registers=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=zynquplus</TD>
    <TD>c_fault_inject=0</TD>
    <TD>c_highaddr=0x000000000000FFFF</TD>
    <TD>c_interconnect=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_lmb_awidth=32</TD>
    <TD>c_lmb_dwidth=32</TD>
    <TD>c_mask=0x00000000C0010000</TD>
    <TD>c_mask1=0x0000000000800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mask2=0x0000000000800000</TD>
    <TD>c_mask3=0x0000000000800000</TD>
    <TD>c_num_lmb=1</TD>
    <TD>c_s_axi_ctrl_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_ctrl_data_width=32</TD>
    <TD>c_ue_failing_registers=0</TD>
    <TD>c_write_access=2</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=15</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=lmb_bram_if_cntlr</TD>
    <TD>x_ipproduct=Vivado 2018.3</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=4.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>lmb_bram_if_cntlr/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_baseaddr=0x0000000000000000</TD>
    <TD>c_bram_awidth=32</TD>
    <TD>c_ce_counter_width=0</TD>
    <TD>c_ce_failing_registers=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ecc=0</TD>
    <TD>c_ecc_onoff_register=0</TD>
    <TD>c_ecc_onoff_reset_value=1</TD>
    <TD>c_ecc_status_registers=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=zynquplus</TD>
    <TD>c_fault_inject=0</TD>
    <TD>c_highaddr=0x000000000000FFFF</TD>
    <TD>c_interconnect=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_lmb_awidth=32</TD>
    <TD>c_lmb_dwidth=32</TD>
    <TD>c_mask=0x0000000080010000</TD>
    <TD>c_mask1=0x0000000000800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mask2=0x0000000000800000</TD>
    <TD>c_mask3=0x0000000000800000</TD>
    <TD>c_num_lmb=1</TD>
    <TD>c_s_axi_ctrl_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_ctrl_data_width=32</TD>
    <TD>c_ue_failing_registers=0</TD>
    <TD>c_write_access=2</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=15</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=lmb_bram_if_cntlr</TD>
    <TD>x_ipproduct=Vivado 2018.3</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=4.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>lmb_bram_if_cntlr/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_baseaddr=0x0000000000010000</TD>
    <TD>c_bram_awidth=32</TD>
    <TD>c_ce_counter_width=0</TD>
    <TD>c_ce_failing_registers=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ecc=0</TD>
    <TD>c_ecc_onoff_register=0</TD>
    <TD>c_ecc_onoff_reset_value=1</TD>
    <TD>c_ecc_status_registers=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=zynquplus</TD>
    <TD>c_fault_inject=0</TD>
    <TD>c_highaddr=0x0000000000017FFF</TD>
    <TD>c_interconnect=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_lmb_awidth=32</TD>
    <TD>c_lmb_dwidth=32</TD>
    <TD>c_mask=0x00000000C0010000</TD>
    <TD>c_mask1=0x0000000000800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mask2=0x0000000000800000</TD>
    <TD>c_mask3=0x0000000000800000</TD>
    <TD>c_num_lmb=1</TD>
    <TD>c_s_axi_ctrl_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_ctrl_data_width=32</TD>
    <TD>c_ue_failing_registers=0</TD>
    <TD>c_write_access=2</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=15</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=lmb_bram_if_cntlr</TD>
    <TD>x_ipproduct=Vivado 2018.3</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=4.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>lmb_bram_if_cntlr/4</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_baseaddr=0x0000000000010000</TD>
    <TD>c_bram_awidth=32</TD>
    <TD>c_ce_counter_width=0</TD>
    <TD>c_ce_failing_registers=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ecc=0</TD>
    <TD>c_ecc_onoff_register=0</TD>
    <TD>c_ecc_onoff_reset_value=1</TD>
    <TD>c_ecc_status_registers=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=zynquplus</TD>
    <TD>c_fault_inject=0</TD>
    <TD>c_highaddr=0x0000000000017FFF</TD>
    <TD>c_interconnect=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_lmb_awidth=32</TD>
    <TD>c_lmb_dwidth=32</TD>
    <TD>c_mask=0x0000000080010000</TD>
    <TD>c_mask1=0x0000000000800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mask2=0x0000000000800000</TD>
    <TD>c_mask3=0x0000000000800000</TD>
    <TD>c_num_lmb=1</TD>
    <TD>c_s_axi_ctrl_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_ctrl_data_width=32</TD>
    <TD>c_ue_failing_registers=0</TD>
    <TD>c_write_access=2</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=15</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=lmb_bram_if_cntlr</TD>
    <TD>x_ipproduct=Vivado 2018.3</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=4.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>lmb_v10/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_ext_reset_high=1</TD>
    <TD>c_lmb_awidth=32</TD>
    <TD>c_lmb_dwidth=32</TD>
    <TD>c_lmb_num_slaves=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=9</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=lmb_v10</TD>
    <TD>x_ipproduct=Vivado 2018.3</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=3.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>lmb_v10/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_ext_reset_high=1</TD>
    <TD>c_lmb_awidth=32</TD>
    <TD>c_lmb_dwidth=32</TD>
    <TD>c_lmb_num_slaves=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=9</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=lmb_v10</TD>
    <TD>x_ipproduct=Vivado 2018.3</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=3.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>proc_sys_reset/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aux_reset_high=0</TD>
    <TD>c_aux_rst_width=4</TD>
    <TD>c_ext_reset_high=1</TD>
    <TD>c_ext_rst_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=zynquplus</TD>
    <TD>c_num_bus_rst=1</TD>
    <TD>c_num_interconnect_aresetn=1</TD>
    <TD>c_num_perp_aresetn=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_perp_rst=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=proc_sys_reset</TD>
    <TD>x_ipproduct=Vivado 2018.3</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=5.0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_drc</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-internal=default::[not_specified]</TD>
    <TD>-internal_only=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-name=default::[not_specified]</TD>
    <TD>-no_waivers=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
    <TD>-ruledecks=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-upgrade_cw=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>analog=0</TD>
    <TD>analog_se=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>diff_hstl_i_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_18=0</TD>
    <TD>diff_hstl_i_dci=0</TD>
    <TD>diff_hstl_i_dci_12=0</TD>
    <TD>diff_hstl_i_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hsul_12=0</TD>
    <TD>diff_hsul_12_dci=0</TD>
    <TD>diff_pod10=0</TD>
    <TD>diff_pod10_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_pod12=0</TD>
    <TD>diff_pod12_dci=1</TD>
    <TD>diff_sstl12=1</TD>
    <TD>diff_sstl12_dci=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135=0</TD>
    <TD>diff_sstl135_dci=0</TD>
    <TD>diff_sstl135_ii=0</TD>
    <TD>diff_sstl15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl15_dci=0</TD>
    <TD>diff_sstl15_ii=0</TD>
    <TD>diff_sstl18_i=0</TD>
    <TD>diff_sstl18_i_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_ii=0</TD>
    <TD>hslvdci_15=0</TD>
    <TD>hslvdci_18=0</TD>
    <TD>hstl_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_12=0</TD>
    <TD>hstl_i_18=0</TD>
    <TD>hstl_i_dci=0</TD>
    <TD>hstl_i_dci_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_dci_18=0</TD>
    <TD>hsul_12=0</TD>
    <TD>hsul_12_dci=0</TD>
    <TD>lvcmos12=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos15=0</TD>
    <TD>lvcmos18=1</TD>
    <TD>lvcmos25=0</TD>
    <TD>lvcmos33=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvdci_15=0</TD>
    <TD>lvdci_18=0</TD>
    <TD>lvds=0</TD>
    <TD>lvds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvpecl=0</TD>
    <TD>lvttl=0</TD>
    <TD>mipi_dphy_dci=0</TD>
    <TD>pod10=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pod10_dci=0</TD>
    <TD>pod12=0</TD>
    <TD>pod12_dci=1</TD>
    <TD>slvs_400_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slvs_400_25=0</TD>
    <TD>sstl12=0</TD>
    <TD>sstl12_dci=1</TD>
    <TD>sstl135=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl135_dci=0</TD>
    <TD>sstl135_ii=0</TD>
    <TD>sstl15=0</TD>
    <TD>sstl15_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15_ii=0</TD>
    <TD>sstl18_i=0</TD>
    <TD>sstl18_i_dci=0</TD>
    <TD>sstl18_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sub_lvds=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>and2b1l_functional_category=Others</TD>
    <TD>and2b1l_used=1</TD>
    <TD>bitslice_control_functional_category=I/O</TD>
    <TD>bitslice_control_used=22</TD>
</TR><TR ALIGN='LEFT'>    <TD>bscane2_functional_category=Configuration</TD>
    <TD>bscane2_used=1</TD>
    <TD>bufgce_functional_category=Clock</TD>
    <TD>bufgce_used=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>carry8_functional_category=CLB</TD>
    <TD>carry8_used=1194</TD>
    <TD>diffinbuf_functional_category=I/O</TD>
    <TD>diffinbuf_used=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp48e2_functional_category=Arithmetic</TD>
    <TD>dsp48e2_used=3</TD>
    <TD>fdce_functional_category=Register</TD>
    <TD>fdce_used=177</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe_functional_category=Register</TD>
    <TD>fdpe_used=42</TD>
    <TD>fdre_functional_category=Register</TD>
    <TD>fdre_used=31069</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse_functional_category=Register</TD>
    <TD>fdse_used=420</TD>
    <TD>hpio_vref_functional_category=I/O</TD>
    <TD>hpio_vref_used=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufctrl_functional_category=Others</TD>
    <TD>ibufctrl_used=82</TD>
    <TD>inbuf_functional_category=I/O</TD>
    <TD>inbuf_used=73</TD>
</TR><TR ALIGN='LEFT'>    <TD>inv_functional_category=CLB</TD>
    <TD>inv_used=9</TD>
    <TD>lut1_functional_category=CLB</TD>
    <TD>lut1_used=569</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2_functional_category=CLB</TD>
    <TD>lut2_used=1184</TD>
    <TD>lut3_functional_category=CLB</TD>
    <TD>lut3_used=3827</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4_functional_category=CLB</TD>
    <TD>lut4_used=6262</TD>
    <TD>lut5_functional_category=CLB</TD>
    <TD>lut5_used=1877</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6_functional_category=CLB</TD>
    <TD>lut6_used=12810</TD>
    <TD>mmcme4_adv_functional_category=Clock</TD>
    <TD>mmcme4_adv_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7_functional_category=CLB</TD>
    <TD>muxf7_used=1164</TD>
    <TD>muxf8_functional_category=CLB</TD>
    <TD>muxf8_used=339</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf_functional_category=I/O</TD>
    <TD>obuf_used=28</TD>
    <TD>obuft_dcien_functional_category=I/O</TD>
    <TD>obuft_dcien_used=72</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuft_functional_category=I/O</TD>
    <TD>obuft_used=17</TD>
    <TD>plle4_adv_functional_category=Clock</TD>
    <TD>plle4_adv_used=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e2_functional_category=Block Ram</TD>
    <TD>ramb18e2_used=1</TD>
    <TD>ramb36e2_functional_category=Block Ram</TD>
    <TD>ramb36e2_used=34</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramd32_functional_category=CLB</TD>
    <TD>ramd32_used=152</TD>
    <TD>ramd64e_functional_category=CLB</TD>
    <TD>ramd64e_used=128</TD>
</TR><TR ALIGN='LEFT'>    <TD>rams32_functional_category=CLB</TD>
    <TD>rams32_used=40</TD>
    <TD>riu_or_functional_category=I/O</TD>
    <TD>riu_or_used=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>rxtx_bitslice_functional_category=I/O</TD>
    <TD>rxtx_bitslice_used=106</TD>
    <TD>srl16e_functional_category=CLB</TD>
    <TD>srl16e_used=7550</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc16e_functional_category=CLB</TD>
    <TD>srlc16e_used=2</TD>
    <TD>srlc32e_functional_category=CLB</TD>
    <TD>srlc32e_used=7706</TD>
</TR><TR ALIGN='LEFT'>    <TD>tx_bitslice_tri_functional_category=I/O</TD>
    <TD>tx_bitslice_tri_used=22</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-assert=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
    <TD>-cascade_dsp=default::auto</TD>
    <TD>-constrset=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-control_set_opt_threshold=default::auto</TD>
    <TD>-directive=default::default</TD>
    <TD>-fanout_limit=default::10000</TD>
    <TD>-flatten_hierarchy=default::rebuilt</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fsm_extraction=default::auto</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-generic=default::[not_specified]</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-max_bram=default::-1</TD>
    <TD>-max_bram_cascade_height=default::-1</TD>
    <TD>-max_dsp=default::-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-max_uram=default::-1</TD>
    <TD>-max_uram_cascade_height=default::-1</TD>
    <TD>-mode=default::default</TD>
    <TD>-name=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_lc=default::[not_specified]</TD>
    <TD>-no_srlextract=default::[not_specified]</TD>
    <TD>-no_timing_driven=default::[not_specified]</TD>
    <TD>-part=xczu7ev-ffvc1156-2-e</TD>
</TR><TR ALIGN='LEFT'>    <TD>-resource_sharing=default::auto</TD>
    <TD>-retiming=default::[not_specified]</TD>
    <TD>-rtl=default::[not_specified]</TD>
    <TD>-rtl_skip_constraints=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-rtl_skip_ip=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
    <TD>-sfcu=default::[not_specified]</TD>
    <TD>-shreg_min_size=default::3</TD>
</TR><TR ALIGN='LEFT'>    <TD>-top=Root</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:00:41s</TD>
    <TD>hls_ip=0</TD>
    <TD>memory_gain=1501.883MB</TD>
    <TD>memory_peak=2862.250MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
