	component DECA_QSYS is
		port (
			clk_clk                            : in  std_logic                    := 'X';             -- clk
			pio_key_external_connection_export : in  std_logic_vector(1 downto 0) := (others => 'X'); -- export
			pio_led_external_connection_export : out std_logic_vector(7 downto 0);                    -- export
			pio_sw_external_connection_export  : in  std_logic_vector(1 downto 0) := (others => 'X'); -- export
			reset_reset_n                      : in  std_logic                    := 'X';             -- reset_n
			spi_gsensor_external_MISO          : in  std_logic                    := 'X';             -- MISO
			spi_gsensor_external_MOSI          : out std_logic;                                       -- MOSI
			spi_gsensor_external_SCLK          : out std_logic;                                       -- SCLK
			spi_gsensor_external_SS_n          : out std_logic                                        -- SS_n
		);
	end component DECA_QSYS;

