Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 23:11:33 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     75.708        0.000                      0                 1562        0.099        0.000                      0                 1562       48.750        0.000                       0                   579  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              75.708        0.000                      0                 1558        0.099        0.000                      0                 1558       48.750        0.000                       0                   579  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   93.954        0.000                      0                    4        1.014        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       75.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.708ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.137ns  (logic 3.658ns (15.155%)  route 20.479ns (84.845%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 104.858 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.571     5.155    sm/clk_IBUF_BUFG
    SLICE_X55Y44         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.419     5.574 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=105, routed)         3.706     9.280    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I2_O)        0.299     9.579 r  sm/D_registers_q[7][28]_i_34/O
                         net (fo=1, routed)           0.162     9.741    sm/D_registers_q[7][28]_i_34_n_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.865 r  sm/D_registers_q[7][28]_i_20/O
                         net (fo=1, routed)           0.834    10.699    sm/D_registers_q[7][28]_i_20_n_0
    SLICE_X55Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.823 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          2.193    13.017    sm/M_sm_bsel[0]
    SLICE_X53Y53         LUT5 (Prop_lut5_I2_O)        0.124    13.141 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=7, routed)           1.325    14.465    sm/M_alum_b[6]
    SLICE_X53Y52         LUT2 (Prop_lut2_I0_O)        0.152    14.617 f  sm/D_registers_q[7][7]_i_7/O
                         net (fo=5, routed)           0.998    15.615    L_reg/D_registers_q[7][19]_i_24_3
    SLICE_X51Y52         LUT6 (Prop_lut6_I5_O)        0.326    15.941 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.946    16.888    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X50Y55         LUT5 (Prop_lut5_I0_O)        0.124    17.012 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           0.452    17.464    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X50Y55         LUT5 (Prop_lut5_I0_O)        0.150    17.614 r  L_reg/D_registers_q[7][12]_i_12/O
                         net (fo=2, routed)           0.799    18.412    L_reg/D_registers_q[7][12]_i_12_n_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I0_O)        0.328    18.740 r  L_reg/D_registers_q[7][16]_i_19/O
                         net (fo=4, routed)           0.694    19.435    sm/D_registers_q[7][14]_i_5_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I3_O)        0.124    19.559 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.475    20.034    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I2_O)        0.124    20.158 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.415    20.573    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I2_O)        0.124    20.697 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.619    21.315    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.124    21.439 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.541    21.980    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I2_O)        0.124    22.104 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.468    22.573    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X60Y58         LUT6 (Prop_lut6_I2_O)        0.124    22.697 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.338    23.035    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I2_O)        0.124    23.159 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.650    23.809    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I2_O)        0.124    23.933 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           1.248    25.181    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.124    25.305 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.542    26.847    sm/M_alum_out[0]
    SLICE_X60Y43         LUT4 (Prop_lut4_I3_O)        0.124    26.971 f  sm/D_states_q[1]_i_11/O
                         net (fo=1, routed)           0.689    27.660    sm/D_states_q[1]_i_11_n_0
    SLICE_X60Y43         LUT6 (Prop_lut6_I3_O)        0.124    27.784 r  sm/D_states_q[1]_i_3/O
                         net (fo=4, routed)           0.977    28.762    sm/D_states_q[1]_i_3_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I2_O)        0.124    28.886 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.407    29.293    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X57Y44         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.453   104.858    sm/clk_IBUF_BUFG
    SLICE_X57Y44         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.259   105.117    
                         clock uncertainty           -0.035   105.082    
    SLICE_X57Y44         FDSE (Setup_fdse_C_D)       -0.081   105.001    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        105.001    
                         arrival time                         -29.293    
  -------------------------------------------------------------------
                         slack                                 75.708    

Slack (MET) :             75.990ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.928ns  (logic 3.658ns (15.288%)  route 20.270ns (84.712%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=4 LUT6=15)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 104.857 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.571     5.155    sm/clk_IBUF_BUFG
    SLICE_X55Y44         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.419     5.574 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=105, routed)         3.706     9.280    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I2_O)        0.299     9.579 r  sm/D_registers_q[7][28]_i_34/O
                         net (fo=1, routed)           0.162     9.741    sm/D_registers_q[7][28]_i_34_n_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.865 r  sm/D_registers_q[7][28]_i_20/O
                         net (fo=1, routed)           0.834    10.699    sm/D_registers_q[7][28]_i_20_n_0
    SLICE_X55Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.823 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          2.193    13.017    sm/M_sm_bsel[0]
    SLICE_X53Y53         LUT5 (Prop_lut5_I2_O)        0.124    13.141 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=7, routed)           1.325    14.465    sm/M_alum_b[6]
    SLICE_X53Y52         LUT2 (Prop_lut2_I0_O)        0.152    14.617 f  sm/D_registers_q[7][7]_i_7/O
                         net (fo=5, routed)           0.998    15.615    L_reg/D_registers_q[7][19]_i_24_3
    SLICE_X51Y52         LUT6 (Prop_lut6_I5_O)        0.326    15.941 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.946    16.888    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X50Y55         LUT5 (Prop_lut5_I0_O)        0.124    17.012 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           0.452    17.464    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X50Y55         LUT5 (Prop_lut5_I0_O)        0.150    17.614 r  L_reg/D_registers_q[7][12]_i_12/O
                         net (fo=2, routed)           0.799    18.412    L_reg/D_registers_q[7][12]_i_12_n_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I0_O)        0.328    18.740 r  L_reg/D_registers_q[7][16]_i_19/O
                         net (fo=4, routed)           0.694    19.435    sm/D_registers_q[7][14]_i_5_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I3_O)        0.124    19.559 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.475    20.034    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I2_O)        0.124    20.158 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.415    20.573    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I2_O)        0.124    20.697 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.619    21.315    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.124    21.439 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.541    21.980    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I2_O)        0.124    22.104 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.468    22.573    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X60Y58         LUT6 (Prop_lut6_I2_O)        0.124    22.697 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.338    23.035    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I2_O)        0.124    23.159 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.650    23.809    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I2_O)        0.124    23.933 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           1.248    25.181    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.124    25.305 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.542    26.847    sm/M_alum_out[0]
    SLICE_X60Y43         LUT4 (Prop_lut4_I3_O)        0.124    26.971 f  sm/D_states_q[1]_i_11/O
                         net (fo=1, routed)           0.689    27.660    sm/D_states_q[1]_i_11_n_0
    SLICE_X60Y43         LUT6 (Prop_lut6_I3_O)        0.124    27.784 r  sm/D_states_q[1]_i_3/O
                         net (fo=4, routed)           0.704    28.488    sm/D_states_q[1]_i_3_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I2_O)        0.124    28.612 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.471    29.083    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X55Y44         FDSE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.452   104.857    sm/clk_IBUF_BUFG
    SLICE_X55Y44         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.298   105.155    
                         clock uncertainty           -0.035   105.120    
    SLICE_X55Y44         FDSE (Setup_fdse_C_D)       -0.047   105.073    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        105.073    
                         arrival time                         -29.083    
  -------------------------------------------------------------------
                         slack                                 75.990    

Slack (MET) :             76.052ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.831ns  (logic 3.658ns (15.350%)  route 20.173ns (84.650%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=4 LUT6=15)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 104.857 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.571     5.155    sm/clk_IBUF_BUFG
    SLICE_X55Y44         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.419     5.574 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=105, routed)         3.706     9.280    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I2_O)        0.299     9.579 r  sm/D_registers_q[7][28]_i_34/O
                         net (fo=1, routed)           0.162     9.741    sm/D_registers_q[7][28]_i_34_n_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.865 r  sm/D_registers_q[7][28]_i_20/O
                         net (fo=1, routed)           0.834    10.699    sm/D_registers_q[7][28]_i_20_n_0
    SLICE_X55Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.823 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          2.193    13.017    sm/M_sm_bsel[0]
    SLICE_X53Y53         LUT5 (Prop_lut5_I2_O)        0.124    13.141 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=7, routed)           1.325    14.465    sm/M_alum_b[6]
    SLICE_X53Y52         LUT2 (Prop_lut2_I0_O)        0.152    14.617 f  sm/D_registers_q[7][7]_i_7/O
                         net (fo=5, routed)           0.998    15.615    L_reg/D_registers_q[7][19]_i_24_3
    SLICE_X51Y52         LUT6 (Prop_lut6_I5_O)        0.326    15.941 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.946    16.888    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X50Y55         LUT5 (Prop_lut5_I0_O)        0.124    17.012 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           0.452    17.464    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X50Y55         LUT5 (Prop_lut5_I0_O)        0.150    17.614 r  L_reg/D_registers_q[7][12]_i_12/O
                         net (fo=2, routed)           0.799    18.412    L_reg/D_registers_q[7][12]_i_12_n_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I0_O)        0.328    18.740 r  L_reg/D_registers_q[7][16]_i_19/O
                         net (fo=4, routed)           0.694    19.435    sm/D_registers_q[7][14]_i_5_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I3_O)        0.124    19.559 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.475    20.034    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I2_O)        0.124    20.158 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.415    20.573    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I2_O)        0.124    20.697 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.619    21.315    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.124    21.439 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.541    21.980    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I2_O)        0.124    22.104 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.468    22.573    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X60Y58         LUT6 (Prop_lut6_I2_O)        0.124    22.697 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.338    23.035    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I2_O)        0.124    23.159 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.650    23.809    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I2_O)        0.124    23.933 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           1.248    25.181    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.124    25.305 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.542    26.847    sm/M_alum_out[0]
    SLICE_X60Y43         LUT4 (Prop_lut4_I3_O)        0.124    26.971 f  sm/D_states_q[1]_i_11/O
                         net (fo=1, routed)           0.689    27.660    sm/D_states_q[1]_i_11_n_0
    SLICE_X60Y43         LUT6 (Prop_lut6_I3_O)        0.124    27.784 r  sm/D_states_q[1]_i_3/O
                         net (fo=4, routed)           0.699    28.483    sm/D_states_q[1]_i_3_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I2_O)        0.124    28.607 r  sm/D_states_q[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.379    28.987    sm/D_states_q[1]_rep__1_i_1_n_0
    SLICE_X55Y44         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.452   104.857    sm/clk_IBUF_BUFG
    SLICE_X55Y44         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.298   105.155    
                         clock uncertainty           -0.035   105.120    
    SLICE_X55Y44         FDSE (Setup_fdse_C_D)       -0.081   105.039    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        105.039    
                         arrival time                         -28.987    
  -------------------------------------------------------------------
                         slack                                 76.052    

Slack (MET) :             76.258ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.736ns  (logic 3.658ns (15.411%)  route 20.078ns (84.589%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=4 LUT6=15)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 104.857 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.571     5.155    sm/clk_IBUF_BUFG
    SLICE_X55Y44         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.419     5.574 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=105, routed)         3.706     9.280    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I2_O)        0.299     9.579 r  sm/D_registers_q[7][28]_i_34/O
                         net (fo=1, routed)           0.162     9.741    sm/D_registers_q[7][28]_i_34_n_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.865 r  sm/D_registers_q[7][28]_i_20/O
                         net (fo=1, routed)           0.834    10.699    sm/D_registers_q[7][28]_i_20_n_0
    SLICE_X55Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.823 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          2.193    13.017    sm/M_sm_bsel[0]
    SLICE_X53Y53         LUT5 (Prop_lut5_I2_O)        0.124    13.141 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=7, routed)           1.325    14.465    sm/M_alum_b[6]
    SLICE_X53Y52         LUT2 (Prop_lut2_I0_O)        0.152    14.617 f  sm/D_registers_q[7][7]_i_7/O
                         net (fo=5, routed)           0.998    15.615    L_reg/D_registers_q[7][19]_i_24_3
    SLICE_X51Y52         LUT6 (Prop_lut6_I5_O)        0.326    15.941 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.946    16.888    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X50Y55         LUT5 (Prop_lut5_I0_O)        0.124    17.012 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           0.452    17.464    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X50Y55         LUT5 (Prop_lut5_I0_O)        0.150    17.614 r  L_reg/D_registers_q[7][12]_i_12/O
                         net (fo=2, routed)           0.799    18.412    L_reg/D_registers_q[7][12]_i_12_n_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I0_O)        0.328    18.740 r  L_reg/D_registers_q[7][16]_i_19/O
                         net (fo=4, routed)           0.694    19.435    sm/D_registers_q[7][14]_i_5_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I3_O)        0.124    19.559 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.475    20.034    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I2_O)        0.124    20.158 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.415    20.573    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I2_O)        0.124    20.697 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.619    21.315    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.124    21.439 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.541    21.980    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I2_O)        0.124    22.104 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.468    22.573    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X60Y58         LUT6 (Prop_lut6_I2_O)        0.124    22.697 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.338    23.035    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I2_O)        0.124    23.159 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.650    23.809    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I2_O)        0.124    23.933 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           1.248    25.181    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.124    25.305 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.542    26.847    sm/M_alum_out[0]
    SLICE_X60Y43         LUT4 (Prop_lut4_I3_O)        0.124    26.971 f  sm/D_states_q[1]_i_11/O
                         net (fo=1, routed)           0.689    27.660    sm/D_states_q[1]_i_11_n_0
    SLICE_X60Y43         LUT6 (Prop_lut6_I3_O)        0.124    27.784 r  sm/D_states_q[1]_i_3/O
                         net (fo=4, routed)           0.983    28.767    sm/D_states_q[1]_i_3_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I2_O)        0.124    28.891 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000    28.891    sm/D_states_d__0[1]
    SLICE_X55Y44         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.452   104.857    sm/clk_IBUF_BUFG
    SLICE_X55Y44         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.298   105.155    
                         clock uncertainty           -0.035   105.120    
    SLICE_X55Y44         FDSE (Setup_fdse_C_D)        0.029   105.149    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        105.149    
                         arrival time                         -28.891    
  -------------------------------------------------------------------
                         slack                                 76.258    

Slack (MET) :             76.489ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.456ns  (logic 3.658ns (15.595%)  route 19.798ns (84.404%))
  Logic Levels:           21  (LUT2=1 LUT5=4 LUT6=16)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.571     5.155    sm/clk_IBUF_BUFG
    SLICE_X55Y44         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.419     5.574 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=105, routed)         3.706     9.280    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I2_O)        0.299     9.579 r  sm/D_registers_q[7][28]_i_34/O
                         net (fo=1, routed)           0.162     9.741    sm/D_registers_q[7][28]_i_34_n_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.865 r  sm/D_registers_q[7][28]_i_20/O
                         net (fo=1, routed)           0.834    10.699    sm/D_registers_q[7][28]_i_20_n_0
    SLICE_X55Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.823 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          2.193    13.017    sm/M_sm_bsel[0]
    SLICE_X53Y53         LUT5 (Prop_lut5_I2_O)        0.124    13.141 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=7, routed)           1.325    14.465    sm/M_alum_b[6]
    SLICE_X53Y52         LUT2 (Prop_lut2_I0_O)        0.152    14.617 f  sm/D_registers_q[7][7]_i_7/O
                         net (fo=5, routed)           0.998    15.615    L_reg/D_registers_q[7][19]_i_24_3
    SLICE_X51Y52         LUT6 (Prop_lut6_I5_O)        0.326    15.941 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.946    16.888    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X50Y55         LUT5 (Prop_lut5_I0_O)        0.124    17.012 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           0.452    17.464    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X50Y55         LUT5 (Prop_lut5_I0_O)        0.150    17.614 r  L_reg/D_registers_q[7][12]_i_12/O
                         net (fo=2, routed)           0.799    18.412    L_reg/D_registers_q[7][12]_i_12_n_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I0_O)        0.328    18.740 r  L_reg/D_registers_q[7][16]_i_19/O
                         net (fo=4, routed)           0.694    19.435    sm/D_registers_q[7][14]_i_5_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I3_O)        0.124    19.559 f  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.475    20.034    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I2_O)        0.124    20.158 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.415    20.573    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I2_O)        0.124    20.697 f  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.619    21.315    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.124    21.439 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.541    21.980    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I2_O)        0.124    22.104 f  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.468    22.573    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X60Y58         LUT6 (Prop_lut6_I2_O)        0.124    22.697 f  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.338    23.035    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I2_O)        0.124    23.159 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.650    23.809    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I2_O)        0.124    23.933 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           1.248    25.181    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.124    25.305 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          0.991    26.297    sm/M_alum_out[0]
    SLICE_X62Y42         LUT6 (Prop_lut6_I2_O)        0.124    26.421 f  sm/D_states_q[3]_i_9/O
                         net (fo=1, routed)           0.302    26.723    sm/D_states_q[3]_i_9_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I5_O)        0.124    26.847 f  sm/D_states_q[3]_i_2/O
                         net (fo=4, routed)           0.979    27.826    sm/D_states_q[3]_i_2_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124    27.950 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.661    28.611    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X59Y44         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.518   104.923    sm/clk_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.259   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X59Y44         FDRE (Setup_fdre_C_D)       -0.047   105.100    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        105.100    
                         arrival time                         -28.611    
  -------------------------------------------------------------------
                         slack                                 76.489    

Slack (MET) :             76.536ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.234ns  (logic 3.817ns (16.428%)  route 19.417ns (83.572%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.637     5.221    sm/clk_IBUF_BUFG
    SLICE_X58Y45         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=88, routed)          2.060     7.738    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X55Y37         LUT2 (Prop_lut2_I1_O)        0.152     7.890 f  sm/D_debug_dff_q[7]_i_3/O
                         net (fo=11, routed)          0.833     8.722    sm/D_debug_dff_q[7]_i_3_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.326     9.048 r  sm/ram_reg_i_141/O
                         net (fo=1, routed)           1.137    10.185    sm/ram_reg_i_141_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.309 f  sm/ram_reg_i_117/O
                         net (fo=1, routed)           0.742    11.052    sm/ram_reg_i_117_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.176 r  sm/ram_reg_i_59/O
                         net (fo=32, routed)          2.972    14.147    L_reg/M_sm_ra1[2]
    SLICE_X57Y59         MUXF7 (Prop_muxf7_S_O)       0.276    14.423 f  L_reg/D_registers_q_reg[7][31]_i_74/O
                         net (fo=37, routed)          2.337    16.760    L_reg/M_alum_a[31]
    SLICE_X61Y50         LUT3 (Prop_lut3_I0_O)        0.327    17.087 f  L_reg/D_registers_q[7][22]_i_18/O
                         net (fo=3, routed)           0.967    18.054    sm/D_registers_q[7][30]_i_9_0
    SLICE_X59Y52         LUT3 (Prop_lut3_I1_O)        0.360    18.414 f  sm/D_registers_q[7][30]_i_18/O
                         net (fo=3, routed)           0.989    19.403    sm/D_registers_q[7][30]_i_18_n_0
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.354    19.757 r  sm/D_registers_q[7][30]_i_20/O
                         net (fo=2, routed)           0.433    20.190    sm/D_registers_q[7][30]_i_20_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I0_O)        0.326    20.516 f  sm/D_registers_q[7][14]_i_9/O
                         net (fo=1, routed)           0.831    21.347    sm/D_registers_q[7][14]_i_9_n_0
    SLICE_X53Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.471 f  sm/D_registers_q[7][14]_i_5/O
                         net (fo=1, routed)           0.518    21.990    sm/D_registers_q[7][14]_i_5_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.124    22.114 f  sm/D_registers_q[7][14]_i_2/O
                         net (fo=2, routed)           0.458    22.572    sm/M_alum_out[14]
    SLICE_X51Y51         LUT4 (Prop_lut4_I3_O)        0.124    22.696 r  sm/D_states_q[7]_i_66/O
                         net (fo=1, routed)           0.491    23.187    sm/D_states_q[7]_i_66_n_0
    SLICE_X51Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.311 r  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.830    24.141    sm/D_states_q[7]_i_57_n_0
    SLICE_X58Y56         LUT5 (Prop_lut5_I0_O)        0.124    24.265 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.689    24.954    sm/D_states_q[7]_i_39_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.078 r  sm/D_states_q[7]_i_22/O
                         net (fo=1, routed)           1.244    26.322    sm/D_states_q[7]_i_22_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I2_O)        0.124    26.446 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.654    27.100    sm/accel_edge/D_states_q_reg[3]_rep__1_1
    SLICE_X57Y45         LUT6 (Prop_lut6_I3_O)        0.124    27.224 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          1.232    28.456    sm/accel_edge_n_0
    SLICE_X60Y44         FDRE                                         r  sm/D_states_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.518   104.923    sm/clk_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.273   105.196    
                         clock uncertainty           -0.035   105.161    
    SLICE_X60Y44         FDRE (Setup_fdre_C_CE)      -0.169   104.992    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        104.992    
                         arrival time                         -28.456    
  -------------------------------------------------------------------
                         slack                                 76.536    

Slack (MET) :             76.536ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.234ns  (logic 3.817ns (16.428%)  route 19.417ns (83.572%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.637     5.221    sm/clk_IBUF_BUFG
    SLICE_X58Y45         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=88, routed)          2.060     7.738    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X55Y37         LUT2 (Prop_lut2_I1_O)        0.152     7.890 f  sm/D_debug_dff_q[7]_i_3/O
                         net (fo=11, routed)          0.833     8.722    sm/D_debug_dff_q[7]_i_3_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.326     9.048 r  sm/ram_reg_i_141/O
                         net (fo=1, routed)           1.137    10.185    sm/ram_reg_i_141_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.309 f  sm/ram_reg_i_117/O
                         net (fo=1, routed)           0.742    11.052    sm/ram_reg_i_117_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.176 r  sm/ram_reg_i_59/O
                         net (fo=32, routed)          2.972    14.147    L_reg/M_sm_ra1[2]
    SLICE_X57Y59         MUXF7 (Prop_muxf7_S_O)       0.276    14.423 f  L_reg/D_registers_q_reg[7][31]_i_74/O
                         net (fo=37, routed)          2.337    16.760    L_reg/M_alum_a[31]
    SLICE_X61Y50         LUT3 (Prop_lut3_I0_O)        0.327    17.087 f  L_reg/D_registers_q[7][22]_i_18/O
                         net (fo=3, routed)           0.967    18.054    sm/D_registers_q[7][30]_i_9_0
    SLICE_X59Y52         LUT3 (Prop_lut3_I1_O)        0.360    18.414 f  sm/D_registers_q[7][30]_i_18/O
                         net (fo=3, routed)           0.989    19.403    sm/D_registers_q[7][30]_i_18_n_0
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.354    19.757 r  sm/D_registers_q[7][30]_i_20/O
                         net (fo=2, routed)           0.433    20.190    sm/D_registers_q[7][30]_i_20_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I0_O)        0.326    20.516 f  sm/D_registers_q[7][14]_i_9/O
                         net (fo=1, routed)           0.831    21.347    sm/D_registers_q[7][14]_i_9_n_0
    SLICE_X53Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.471 f  sm/D_registers_q[7][14]_i_5/O
                         net (fo=1, routed)           0.518    21.990    sm/D_registers_q[7][14]_i_5_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.124    22.114 f  sm/D_registers_q[7][14]_i_2/O
                         net (fo=2, routed)           0.458    22.572    sm/M_alum_out[14]
    SLICE_X51Y51         LUT4 (Prop_lut4_I3_O)        0.124    22.696 r  sm/D_states_q[7]_i_66/O
                         net (fo=1, routed)           0.491    23.187    sm/D_states_q[7]_i_66_n_0
    SLICE_X51Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.311 r  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.830    24.141    sm/D_states_q[7]_i_57_n_0
    SLICE_X58Y56         LUT5 (Prop_lut5_I0_O)        0.124    24.265 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.689    24.954    sm/D_states_q[7]_i_39_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.078 r  sm/D_states_q[7]_i_22/O
                         net (fo=1, routed)           1.244    26.322    sm/D_states_q[7]_i_22_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I2_O)        0.124    26.446 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.654    27.100    sm/accel_edge/D_states_q_reg[3]_rep__1_1
    SLICE_X57Y45         LUT6 (Prop_lut6_I3_O)        0.124    27.224 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          1.232    28.456    sm/accel_edge_n_0
    SLICE_X60Y44         FDRE                                         r  sm/D_states_q_reg[6]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.518   104.923    sm/clk_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.273   105.196    
                         clock uncertainty           -0.035   105.161    
    SLICE_X60Y44         FDRE (Setup_fdre_C_CE)      -0.169   104.992    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                        104.992    
                         arrival time                         -28.456    
  -------------------------------------------------------------------
                         slack                                 76.536    

Slack (MET) :             76.536ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.234ns  (logic 3.817ns (16.428%)  route 19.417ns (83.572%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.637     5.221    sm/clk_IBUF_BUFG
    SLICE_X58Y45         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=88, routed)          2.060     7.738    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X55Y37         LUT2 (Prop_lut2_I1_O)        0.152     7.890 f  sm/D_debug_dff_q[7]_i_3/O
                         net (fo=11, routed)          0.833     8.722    sm/D_debug_dff_q[7]_i_3_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.326     9.048 r  sm/ram_reg_i_141/O
                         net (fo=1, routed)           1.137    10.185    sm/ram_reg_i_141_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.309 f  sm/ram_reg_i_117/O
                         net (fo=1, routed)           0.742    11.052    sm/ram_reg_i_117_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.176 r  sm/ram_reg_i_59/O
                         net (fo=32, routed)          2.972    14.147    L_reg/M_sm_ra1[2]
    SLICE_X57Y59         MUXF7 (Prop_muxf7_S_O)       0.276    14.423 f  L_reg/D_registers_q_reg[7][31]_i_74/O
                         net (fo=37, routed)          2.337    16.760    L_reg/M_alum_a[31]
    SLICE_X61Y50         LUT3 (Prop_lut3_I0_O)        0.327    17.087 f  L_reg/D_registers_q[7][22]_i_18/O
                         net (fo=3, routed)           0.967    18.054    sm/D_registers_q[7][30]_i_9_0
    SLICE_X59Y52         LUT3 (Prop_lut3_I1_O)        0.360    18.414 f  sm/D_registers_q[7][30]_i_18/O
                         net (fo=3, routed)           0.989    19.403    sm/D_registers_q[7][30]_i_18_n_0
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.354    19.757 r  sm/D_registers_q[7][30]_i_20/O
                         net (fo=2, routed)           0.433    20.190    sm/D_registers_q[7][30]_i_20_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I0_O)        0.326    20.516 f  sm/D_registers_q[7][14]_i_9/O
                         net (fo=1, routed)           0.831    21.347    sm/D_registers_q[7][14]_i_9_n_0
    SLICE_X53Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.471 f  sm/D_registers_q[7][14]_i_5/O
                         net (fo=1, routed)           0.518    21.990    sm/D_registers_q[7][14]_i_5_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.124    22.114 f  sm/D_registers_q[7][14]_i_2/O
                         net (fo=2, routed)           0.458    22.572    sm/M_alum_out[14]
    SLICE_X51Y51         LUT4 (Prop_lut4_I3_O)        0.124    22.696 r  sm/D_states_q[7]_i_66/O
                         net (fo=1, routed)           0.491    23.187    sm/D_states_q[7]_i_66_n_0
    SLICE_X51Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.311 r  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.830    24.141    sm/D_states_q[7]_i_57_n_0
    SLICE_X58Y56         LUT5 (Prop_lut5_I0_O)        0.124    24.265 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.689    24.954    sm/D_states_q[7]_i_39_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.078 r  sm/D_states_q[7]_i_22/O
                         net (fo=1, routed)           1.244    26.322    sm/D_states_q[7]_i_22_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I2_O)        0.124    26.446 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.654    27.100    sm/accel_edge/D_states_q_reg[3]_rep__1_1
    SLICE_X57Y45         LUT6 (Prop_lut6_I3_O)        0.124    27.224 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          1.232    28.456    sm/accel_edge_n_0
    SLICE_X60Y44         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.518   104.923    sm/clk_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
                         clock pessimism              0.273   105.196    
                         clock uncertainty           -0.035   105.161    
    SLICE_X60Y44         FDRE (Setup_fdre_C_CE)      -0.169   104.992    sm/D_states_q_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                        104.992    
                         arrival time                         -28.456    
  -------------------------------------------------------------------
                         slack                                 76.536    

Slack (MET) :             76.641ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.094ns  (logic 3.817ns (16.528%)  route 19.277ns (83.472%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.637     5.221    sm/clk_IBUF_BUFG
    SLICE_X58Y45         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=88, routed)          2.060     7.738    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X55Y37         LUT2 (Prop_lut2_I1_O)        0.152     7.890 f  sm/D_debug_dff_q[7]_i_3/O
                         net (fo=11, routed)          0.833     8.722    sm/D_debug_dff_q[7]_i_3_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.326     9.048 r  sm/ram_reg_i_141/O
                         net (fo=1, routed)           1.137    10.185    sm/ram_reg_i_141_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.309 f  sm/ram_reg_i_117/O
                         net (fo=1, routed)           0.742    11.052    sm/ram_reg_i_117_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.176 r  sm/ram_reg_i_59/O
                         net (fo=32, routed)          2.972    14.147    L_reg/M_sm_ra1[2]
    SLICE_X57Y59         MUXF7 (Prop_muxf7_S_O)       0.276    14.423 f  L_reg/D_registers_q_reg[7][31]_i_74/O
                         net (fo=37, routed)          2.337    16.760    L_reg/M_alum_a[31]
    SLICE_X61Y50         LUT3 (Prop_lut3_I0_O)        0.327    17.087 f  L_reg/D_registers_q[7][22]_i_18/O
                         net (fo=3, routed)           0.967    18.054    sm/D_registers_q[7][30]_i_9_0
    SLICE_X59Y52         LUT3 (Prop_lut3_I1_O)        0.360    18.414 f  sm/D_registers_q[7][30]_i_18/O
                         net (fo=3, routed)           0.989    19.403    sm/D_registers_q[7][30]_i_18_n_0
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.354    19.757 r  sm/D_registers_q[7][30]_i_20/O
                         net (fo=2, routed)           0.433    20.190    sm/D_registers_q[7][30]_i_20_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I0_O)        0.326    20.516 f  sm/D_registers_q[7][14]_i_9/O
                         net (fo=1, routed)           0.831    21.347    sm/D_registers_q[7][14]_i_9_n_0
    SLICE_X53Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.471 f  sm/D_registers_q[7][14]_i_5/O
                         net (fo=1, routed)           0.518    21.990    sm/D_registers_q[7][14]_i_5_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.124    22.114 f  sm/D_registers_q[7][14]_i_2/O
                         net (fo=2, routed)           0.458    22.572    sm/M_alum_out[14]
    SLICE_X51Y51         LUT4 (Prop_lut4_I3_O)        0.124    22.696 r  sm/D_states_q[7]_i_66/O
                         net (fo=1, routed)           0.491    23.187    sm/D_states_q[7]_i_66_n_0
    SLICE_X51Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.311 r  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.830    24.141    sm/D_states_q[7]_i_57_n_0
    SLICE_X58Y56         LUT5 (Prop_lut5_I0_O)        0.124    24.265 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.689    24.954    sm/D_states_q[7]_i_39_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.078 r  sm/D_states_q[7]_i_22/O
                         net (fo=1, routed)           1.244    26.322    sm/D_states_q[7]_i_22_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I2_O)        0.124    26.446 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.654    27.100    sm/accel_edge/D_states_q_reg[3]_rep__1_1
    SLICE_X57Y45         LUT6 (Prop_lut6_I3_O)        0.124    27.224 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          1.091    28.315    sm/accel_edge_n_0
    SLICE_X59Y44         FDRE                                         r  sm/D_states_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.518   104.923    sm/clk_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.273   105.196    
                         clock uncertainty           -0.035   105.161    
    SLICE_X59Y44         FDRE (Setup_fdre_C_CE)      -0.205   104.956    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.956    
                         arrival time                         -28.315    
  -------------------------------------------------------------------
                         slack                                 76.641    

Slack (MET) :             76.641ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.094ns  (logic 3.817ns (16.528%)  route 19.277ns (83.472%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.637     5.221    sm/clk_IBUF_BUFG
    SLICE_X58Y45         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=88, routed)          2.060     7.738    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X55Y37         LUT2 (Prop_lut2_I1_O)        0.152     7.890 f  sm/D_debug_dff_q[7]_i_3/O
                         net (fo=11, routed)          0.833     8.722    sm/D_debug_dff_q[7]_i_3_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.326     9.048 r  sm/ram_reg_i_141/O
                         net (fo=1, routed)           1.137    10.185    sm/ram_reg_i_141_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.309 f  sm/ram_reg_i_117/O
                         net (fo=1, routed)           0.742    11.052    sm/ram_reg_i_117_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.176 r  sm/ram_reg_i_59/O
                         net (fo=32, routed)          2.972    14.147    L_reg/M_sm_ra1[2]
    SLICE_X57Y59         MUXF7 (Prop_muxf7_S_O)       0.276    14.423 f  L_reg/D_registers_q_reg[7][31]_i_74/O
                         net (fo=37, routed)          2.337    16.760    L_reg/M_alum_a[31]
    SLICE_X61Y50         LUT3 (Prop_lut3_I0_O)        0.327    17.087 f  L_reg/D_registers_q[7][22]_i_18/O
                         net (fo=3, routed)           0.967    18.054    sm/D_registers_q[7][30]_i_9_0
    SLICE_X59Y52         LUT3 (Prop_lut3_I1_O)        0.360    18.414 f  sm/D_registers_q[7][30]_i_18/O
                         net (fo=3, routed)           0.989    19.403    sm/D_registers_q[7][30]_i_18_n_0
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.354    19.757 r  sm/D_registers_q[7][30]_i_20/O
                         net (fo=2, routed)           0.433    20.190    sm/D_registers_q[7][30]_i_20_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I0_O)        0.326    20.516 f  sm/D_registers_q[7][14]_i_9/O
                         net (fo=1, routed)           0.831    21.347    sm/D_registers_q[7][14]_i_9_n_0
    SLICE_X53Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.471 f  sm/D_registers_q[7][14]_i_5/O
                         net (fo=1, routed)           0.518    21.990    sm/D_registers_q[7][14]_i_5_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.124    22.114 f  sm/D_registers_q[7][14]_i_2/O
                         net (fo=2, routed)           0.458    22.572    sm/M_alum_out[14]
    SLICE_X51Y51         LUT4 (Prop_lut4_I3_O)        0.124    22.696 r  sm/D_states_q[7]_i_66/O
                         net (fo=1, routed)           0.491    23.187    sm/D_states_q[7]_i_66_n_0
    SLICE_X51Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.311 r  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.830    24.141    sm/D_states_q[7]_i_57_n_0
    SLICE_X58Y56         LUT5 (Prop_lut5_I0_O)        0.124    24.265 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.689    24.954    sm/D_states_q[7]_i_39_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.078 r  sm/D_states_q[7]_i_22/O
                         net (fo=1, routed)           1.244    26.322    sm/D_states_q[7]_i_22_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I2_O)        0.124    26.446 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.654    27.100    sm/accel_edge/D_states_q_reg[3]_rep__1_1
    SLICE_X57Y45         LUT6 (Prop_lut6_I3_O)        0.124    27.224 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          1.091    28.315    sm/accel_edge_n_0
    SLICE_X59Y44         FDRE                                         r  sm/D_states_q_reg[3]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.518   104.923    sm/clk_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.273   105.196    
                         clock uncertainty           -0.035   105.161    
    SLICE_X59Y44         FDRE (Setup_fdre_C_CE)      -0.205   104.956    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        104.956    
                         arrival time                         -28.315    
  -------------------------------------------------------------------
                         slack                                 76.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.498%)  route 0.280ns (66.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.594     1.538    sr3/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.280     1.959    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X64Y50         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.864     2.054    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y50         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.504     1.551    
    SLICE_X64Y50         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.860    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.498%)  route 0.280ns (66.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.594     1.538    sr3/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.280     1.959    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X64Y50         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.864     2.054    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y50         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.504     1.551    
    SLICE_X64Y50         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.860    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.498%)  route 0.280ns (66.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.594     1.538    sr3/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.280     1.959    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X64Y50         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.864     2.054    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y50         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.504     1.551    
    SLICE_X64Y50         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.860    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.498%)  route 0.280ns (66.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.594     1.538    sr3/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.280     1.959    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X64Y50         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.864     2.054    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y50         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.504     1.551    
    SLICE_X64Y50         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.860    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.564     1.508    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.767    bseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  bseg_driver/ctr/D_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.927    bseg_driver/ctr/D_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.981 r  bseg_driver/ctr/D_ctr_q_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.981    bseg_driver/ctr/D_ctr_q_reg[16]_i_1__0_n_7
    SLICE_X41Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     2.021    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    bseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.360%)  route 0.309ns (68.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.596     1.540    sr2/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.309     1.989    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X64Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.867     2.057    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.556    
    SLICE_X64Y49         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.865    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.360%)  route 0.309ns (68.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.596     1.540    sr2/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.309     1.989    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X64Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.867     2.057    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.556    
    SLICE_X64Y49         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.865    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.360%)  route 0.309ns (68.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.596     1.540    sr2/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.309     1.989    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X64Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.867     2.057    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.556    
    SLICE_X64Y49         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.865    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.360%)  route 0.309ns (68.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.596     1.540    sr2/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.309     1.989    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X64Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.867     2.057    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.556    
    SLICE_X64Y49         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.865    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.761%)  route 0.333ns (70.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.596     1.540    sr1/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.333     2.013    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y49         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.865     2.055    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y49         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.575    
    SLICE_X60Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.885    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y16   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y17   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y50   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y56   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y56   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y49   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y49   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y49   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y49   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       93.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.014ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.954ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 0.940ns (17.016%)  route 4.584ns (82.984%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 104.914 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.637     5.221    sm/clk_IBUF_BUFG
    SLICE_X58Y45         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=88, routed)          2.109     7.787    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X54Y38         LUT2 (Prop_lut2_I1_O)        0.153     7.940 r  sm/D_states_q[7]_i_13/O
                         net (fo=17, routed)          1.488     9.428    sm/D_states_q[7]_i_13_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I5_O)        0.331     9.759 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.986    10.746    fifo_reset_cond/AS[0]
    SLICE_X62Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.510   104.914    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.179   105.094    
                         clock uncertainty           -0.035   105.058    
    SLICE_X62Y51         FDPE (Recov_fdpe_C_PRE)     -0.359   104.699    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.699    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                 93.954    

Slack (MET) :             93.954ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 0.940ns (17.016%)  route 4.584ns (82.984%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 104.914 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.637     5.221    sm/clk_IBUF_BUFG
    SLICE_X58Y45         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=88, routed)          2.109     7.787    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X54Y38         LUT2 (Prop_lut2_I1_O)        0.153     7.940 r  sm/D_states_q[7]_i_13/O
                         net (fo=17, routed)          1.488     9.428    sm/D_states_q[7]_i_13_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I5_O)        0.331     9.759 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.986    10.746    fifo_reset_cond/AS[0]
    SLICE_X62Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.510   104.914    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.179   105.094    
                         clock uncertainty           -0.035   105.058    
    SLICE_X62Y51         FDPE (Recov_fdpe_C_PRE)     -0.359   104.699    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.699    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                 93.954    

Slack (MET) :             93.954ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 0.940ns (17.016%)  route 4.584ns (82.984%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 104.914 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.637     5.221    sm/clk_IBUF_BUFG
    SLICE_X58Y45         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=88, routed)          2.109     7.787    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X54Y38         LUT2 (Prop_lut2_I1_O)        0.153     7.940 r  sm/D_states_q[7]_i_13/O
                         net (fo=17, routed)          1.488     9.428    sm/D_states_q[7]_i_13_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I5_O)        0.331     9.759 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.986    10.746    fifo_reset_cond/AS[0]
    SLICE_X62Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.510   104.914    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.179   105.094    
                         clock uncertainty           -0.035   105.058    
    SLICE_X62Y51         FDPE (Recov_fdpe_C_PRE)     -0.359   104.699    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.699    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                 93.954    

Slack (MET) :             93.954ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 0.940ns (17.016%)  route 4.584ns (82.984%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 104.914 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.637     5.221    sm/clk_IBUF_BUFG
    SLICE_X58Y45         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=88, routed)          2.109     7.787    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X54Y38         LUT2 (Prop_lut2_I1_O)        0.153     7.940 r  sm/D_states_q[7]_i_13/O
                         net (fo=17, routed)          1.488     9.428    sm/D_states_q[7]_i_13_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I5_O)        0.331     9.759 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.986    10.746    fifo_reset_cond/AS[0]
    SLICE_X62Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.510   104.914    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.179   105.094    
                         clock uncertainty           -0.035   105.058    
    SLICE_X62Y51         FDPE (Recov_fdpe_C_PRE)     -0.359   104.699    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.699    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                 93.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.014ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.209ns (17.183%)  route 1.007ns (82.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.568     1.512    sm/clk_IBUF_BUFG
    SLICE_X56Y45         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=99, routed)          0.617     2.293    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.045     2.338 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.390     2.728    fifo_reset_cond/AS[0]
    SLICE_X62Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.864     2.054    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     1.714    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.014ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.209ns (17.183%)  route 1.007ns (82.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.568     1.512    sm/clk_IBUF_BUFG
    SLICE_X56Y45         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=99, routed)          0.617     2.293    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.045     2.338 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.390     2.728    fifo_reset_cond/AS[0]
    SLICE_X62Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.864     2.054    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     1.714    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.014ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.209ns (17.183%)  route 1.007ns (82.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.568     1.512    sm/clk_IBUF_BUFG
    SLICE_X56Y45         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=99, routed)          0.617     2.293    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.045     2.338 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.390     2.728    fifo_reset_cond/AS[0]
    SLICE_X62Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.864     2.054    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     1.714    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.014ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.209ns (17.183%)  route 1.007ns (82.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.568     1.512    sm/clk_IBUF_BUFG
    SLICE_X56Y45         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=99, routed)          0.617     2.293    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.045     2.338 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.390     2.728    fifo_reset_cond/AS[0]
    SLICE_X62Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.864     2.054    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     1.714    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  1.014    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.923ns  (logic 11.549ns (31.278%)  route 25.374ns (68.722%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=6 LUT4=2 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X44Y54         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.411     8.006    L_reg/M_sm_pac[8]
    SLICE_X48Y61         LUT3 (Prop_lut3_I2_O)        0.152     8.158 r  L_reg/L_773a44f3_remainder0_carry_i_21/O
                         net (fo=3, routed)           1.104     9.262    L_reg/L_773a44f3_remainder0_carry_i_21_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.326     9.588 r  L_reg/L_773a44f3_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.758    10.347    L_reg/L_773a44f3_remainder0_carry__0_i_9_n_0
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124    10.471 f  L_reg/L_773a44f3_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.303    10.774    L_reg/L_773a44f3_remainder0_carry_i_15_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I3_O)        0.124    10.898 r  L_reg/L_773a44f3_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.830    11.728    L_reg/L_773a44f3_remainder0_carry_i_8_n_0
    SLICE_X46Y60         LUT2 (Prop_lut2_I0_O)        0.152    11.880 r  L_reg/L_773a44f3_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.328    12.208    aseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    12.817 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.817    aseg_driver/decimal_renderer/L_773a44f3_remainder0_carry_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.130 f  aseg_driver/decimal_renderer/L_773a44f3_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.864    13.994    L_reg/L_773a44f3_remainder0[7]
    SLICE_X44Y63         LUT5 (Prop_lut5_I2_O)        0.306    14.300 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.895    15.195    L_reg/i__carry__1_i_10_n_0
    SLICE_X44Y63         LUT4 (Prop_lut4_I0_O)        0.124    15.319 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.156    16.475    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.124    16.599 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.848    17.447    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.150    17.597 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.032    18.629    L_reg/i__carry_i_20__0_n_0
    SLICE_X42Y63         LUT3 (Prop_lut3_I1_O)        0.356    18.985 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.204    20.189    L_reg/i__carry_i_11_n_0
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.348    20.537 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    21.009    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X43Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.516 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.516    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.630 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.630    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.869 f  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.420    23.290    L_reg/L_773a44f3_remainder0_inferred__1/i__carry__2[2]
    SLICE_X42Y60         LUT5 (Prop_lut5_I1_O)        0.302    23.592 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    24.058    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.124    24.182 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.010    25.192    L_reg/i__carry_i_14_0
    SLICE_X40Y57         LUT3 (Prop_lut3_I0_O)        0.152    25.344 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.873    26.218    L_reg/i__carry_i_25_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.326    26.544 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.836    27.379    L_reg/i__carry_i_14_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I3_O)        0.124    27.503 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.511    28.014    L_reg/i__carry_i_13_n_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I1_O)        0.118    28.132 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    28.833    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X41Y58         LUT5 (Prop_lut5_I0_O)        0.326    29.159 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.159    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.709 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.709    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.823 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.823    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.937 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.937    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.159 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.987    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.299    31.286 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.017    32.304    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I1_O)        0.124    32.428 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.822    33.249    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.124    33.373 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.667    34.040    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I4_O)        0.124    34.164 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.051    35.215    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X44Y58         LUT4 (Prop_lut4_I1_O)        0.152    35.367 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.965    38.332    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.730    42.062 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    42.062    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.897ns  (logic 11.553ns (31.312%)  route 25.344ns (68.688%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=2 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X44Y54         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.411     8.006    L_reg/M_sm_pac[8]
    SLICE_X48Y61         LUT3 (Prop_lut3_I2_O)        0.152     8.158 r  L_reg/L_773a44f3_remainder0_carry_i_21/O
                         net (fo=3, routed)           1.104     9.262    L_reg/L_773a44f3_remainder0_carry_i_21_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.326     9.588 r  L_reg/L_773a44f3_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.758    10.347    L_reg/L_773a44f3_remainder0_carry__0_i_9_n_0
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124    10.471 f  L_reg/L_773a44f3_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.303    10.774    L_reg/L_773a44f3_remainder0_carry_i_15_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I3_O)        0.124    10.898 r  L_reg/L_773a44f3_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.830    11.728    L_reg/L_773a44f3_remainder0_carry_i_8_n_0
    SLICE_X46Y60         LUT2 (Prop_lut2_I0_O)        0.152    11.880 r  L_reg/L_773a44f3_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.328    12.208    aseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    12.817 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.817    aseg_driver/decimal_renderer/L_773a44f3_remainder0_carry_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.130 f  aseg_driver/decimal_renderer/L_773a44f3_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.864    13.994    L_reg/L_773a44f3_remainder0[7]
    SLICE_X44Y63         LUT5 (Prop_lut5_I2_O)        0.306    14.300 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.895    15.195    L_reg/i__carry__1_i_10_n_0
    SLICE_X44Y63         LUT4 (Prop_lut4_I0_O)        0.124    15.319 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.156    16.475    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.124    16.599 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.848    17.447    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.150    17.597 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.032    18.629    L_reg/i__carry_i_20__0_n_0
    SLICE_X42Y63         LUT3 (Prop_lut3_I1_O)        0.356    18.985 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.204    20.189    L_reg/i__carry_i_11_n_0
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.348    20.537 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    21.009    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X43Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.516 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.516    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.630 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.630    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.869 f  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.420    23.290    L_reg/L_773a44f3_remainder0_inferred__1/i__carry__2[2]
    SLICE_X42Y60         LUT5 (Prop_lut5_I1_O)        0.302    23.592 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    24.058    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.124    24.182 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.010    25.192    L_reg/i__carry_i_14_0
    SLICE_X40Y57         LUT3 (Prop_lut3_I0_O)        0.152    25.344 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.873    26.218    L_reg/i__carry_i_25_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.326    26.544 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.836    27.379    L_reg/i__carry_i_14_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I3_O)        0.124    27.503 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.511    28.014    L_reg/i__carry_i_13_n_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I1_O)        0.118    28.132 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    28.833    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X41Y58         LUT5 (Prop_lut5_I0_O)        0.326    29.159 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.159    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.709 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.709    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.823 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.823    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.937 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.937    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.159 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.987    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.299    31.286 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.017    32.304    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I1_O)        0.124    32.428 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.671    33.098    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I2_O)        0.124    33.222 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.952    34.175    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I5_O)        0.124    34.299 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.844    35.143    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X44Y58         LUT4 (Prop_lut4_I0_O)        0.154    35.297 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.007    38.304    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.732    42.036 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.036    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.885ns  (logic 11.308ns (30.657%)  route 25.577ns (69.343%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=6 LUT4=1 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X44Y54         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.411     8.006    L_reg/M_sm_pac[8]
    SLICE_X48Y61         LUT3 (Prop_lut3_I2_O)        0.152     8.158 r  L_reg/L_773a44f3_remainder0_carry_i_21/O
                         net (fo=3, routed)           1.104     9.262    L_reg/L_773a44f3_remainder0_carry_i_21_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.326     9.588 r  L_reg/L_773a44f3_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.758    10.347    L_reg/L_773a44f3_remainder0_carry__0_i_9_n_0
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124    10.471 f  L_reg/L_773a44f3_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.303    10.774    L_reg/L_773a44f3_remainder0_carry_i_15_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I3_O)        0.124    10.898 r  L_reg/L_773a44f3_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.830    11.728    L_reg/L_773a44f3_remainder0_carry_i_8_n_0
    SLICE_X46Y60         LUT2 (Prop_lut2_I0_O)        0.152    11.880 r  L_reg/L_773a44f3_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.328    12.208    aseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    12.817 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.817    aseg_driver/decimal_renderer/L_773a44f3_remainder0_carry_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.130 f  aseg_driver/decimal_renderer/L_773a44f3_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.864    13.994    L_reg/L_773a44f3_remainder0[7]
    SLICE_X44Y63         LUT5 (Prop_lut5_I2_O)        0.306    14.300 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.895    15.195    L_reg/i__carry__1_i_10_n_0
    SLICE_X44Y63         LUT4 (Prop_lut4_I0_O)        0.124    15.319 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.156    16.475    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.124    16.599 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.848    17.447    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.150    17.597 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.032    18.629    L_reg/i__carry_i_20__0_n_0
    SLICE_X42Y63         LUT3 (Prop_lut3_I1_O)        0.356    18.985 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.204    20.189    L_reg/i__carry_i_11_n_0
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.348    20.537 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    21.009    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X43Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.516 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.516    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.630 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.630    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.869 f  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.420    23.290    L_reg/L_773a44f3_remainder0_inferred__1/i__carry__2[2]
    SLICE_X42Y60         LUT5 (Prop_lut5_I1_O)        0.302    23.592 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    24.058    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.124    24.182 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.010    25.192    L_reg/i__carry_i_14_0
    SLICE_X40Y57         LUT3 (Prop_lut3_I0_O)        0.152    25.344 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.873    26.218    L_reg/i__carry_i_25_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.326    26.544 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.836    27.379    L_reg/i__carry_i_14_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I3_O)        0.124    27.503 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.511    28.014    L_reg/i__carry_i_13_n_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I1_O)        0.118    28.132 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    28.833    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X41Y58         LUT5 (Prop_lut5_I0_O)        0.326    29.159 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.159    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.709 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.709    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.823 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.823    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.937 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.937    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.159 f  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.987    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.299    31.286 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.017    32.304    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I1_O)        0.124    32.428 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.671    33.098    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I2_O)        0.124    33.222 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.952    34.175    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I5_O)        0.124    34.299 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.846    35.144    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X44Y58         LUT3 (Prop_lut3_I1_O)        0.124    35.268 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.239    38.507    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    42.024 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.024    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.825ns  (logic 11.545ns (31.351%)  route 25.280ns (68.649%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=6 LUT4=2 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X44Y54         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.411     8.006    L_reg/M_sm_pac[8]
    SLICE_X48Y61         LUT3 (Prop_lut3_I2_O)        0.152     8.158 r  L_reg/L_773a44f3_remainder0_carry_i_21/O
                         net (fo=3, routed)           1.104     9.262    L_reg/L_773a44f3_remainder0_carry_i_21_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.326     9.588 r  L_reg/L_773a44f3_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.758    10.347    L_reg/L_773a44f3_remainder0_carry__0_i_9_n_0
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124    10.471 f  L_reg/L_773a44f3_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.303    10.774    L_reg/L_773a44f3_remainder0_carry_i_15_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I3_O)        0.124    10.898 r  L_reg/L_773a44f3_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.830    11.728    L_reg/L_773a44f3_remainder0_carry_i_8_n_0
    SLICE_X46Y60         LUT2 (Prop_lut2_I0_O)        0.152    11.880 r  L_reg/L_773a44f3_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.328    12.208    aseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    12.817 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.817    aseg_driver/decimal_renderer/L_773a44f3_remainder0_carry_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.130 f  aseg_driver/decimal_renderer/L_773a44f3_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.864    13.994    L_reg/L_773a44f3_remainder0[7]
    SLICE_X44Y63         LUT5 (Prop_lut5_I2_O)        0.306    14.300 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.895    15.195    L_reg/i__carry__1_i_10_n_0
    SLICE_X44Y63         LUT4 (Prop_lut4_I0_O)        0.124    15.319 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.156    16.475    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.124    16.599 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.848    17.447    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.150    17.597 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.032    18.629    L_reg/i__carry_i_20__0_n_0
    SLICE_X42Y63         LUT3 (Prop_lut3_I1_O)        0.356    18.985 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.204    20.189    L_reg/i__carry_i_11_n_0
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.348    20.537 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    21.009    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X43Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.516 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.516    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.630 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.630    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.869 f  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.420    23.290    L_reg/L_773a44f3_remainder0_inferred__1/i__carry__2[2]
    SLICE_X42Y60         LUT5 (Prop_lut5_I1_O)        0.302    23.592 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    24.058    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.124    24.182 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.010    25.192    L_reg/i__carry_i_14_0
    SLICE_X40Y57         LUT3 (Prop_lut3_I0_O)        0.152    25.344 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.873    26.218    L_reg/i__carry_i_25_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.326    26.544 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.836    27.379    L_reg/i__carry_i_14_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I3_O)        0.124    27.503 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.511    28.014    L_reg/i__carry_i_13_n_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I1_O)        0.118    28.132 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    28.833    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X41Y58         LUT5 (Prop_lut5_I0_O)        0.326    29.159 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.159    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.709 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.709    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.823 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.823    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.937 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.937    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.159 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.987    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.299    31.286 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.017    32.304    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I1_O)        0.124    32.428 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.822    33.249    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.124    33.373 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.667    34.040    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I4_O)        0.124    34.164 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.059    35.223    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X44Y58         LUT4 (Prop_lut4_I1_O)        0.152    35.375 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.863    38.238    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.726    41.964 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.964    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.586ns  (logic 11.298ns (30.880%)  route 25.288ns (69.120%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=6 LUT4=2 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X44Y54         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.411     8.006    L_reg/M_sm_pac[8]
    SLICE_X48Y61         LUT3 (Prop_lut3_I2_O)        0.152     8.158 r  L_reg/L_773a44f3_remainder0_carry_i_21/O
                         net (fo=3, routed)           1.104     9.262    L_reg/L_773a44f3_remainder0_carry_i_21_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.326     9.588 r  L_reg/L_773a44f3_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.758    10.347    L_reg/L_773a44f3_remainder0_carry__0_i_9_n_0
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124    10.471 f  L_reg/L_773a44f3_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.303    10.774    L_reg/L_773a44f3_remainder0_carry_i_15_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I3_O)        0.124    10.898 r  L_reg/L_773a44f3_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.830    11.728    L_reg/L_773a44f3_remainder0_carry_i_8_n_0
    SLICE_X46Y60         LUT2 (Prop_lut2_I0_O)        0.152    11.880 r  L_reg/L_773a44f3_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.328    12.208    aseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    12.817 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.817    aseg_driver/decimal_renderer/L_773a44f3_remainder0_carry_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.130 f  aseg_driver/decimal_renderer/L_773a44f3_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.864    13.994    L_reg/L_773a44f3_remainder0[7]
    SLICE_X44Y63         LUT5 (Prop_lut5_I2_O)        0.306    14.300 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.895    15.195    L_reg/i__carry__1_i_10_n_0
    SLICE_X44Y63         LUT4 (Prop_lut4_I0_O)        0.124    15.319 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.156    16.475    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.124    16.599 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.848    17.447    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.150    17.597 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.032    18.629    L_reg/i__carry_i_20__0_n_0
    SLICE_X42Y63         LUT3 (Prop_lut3_I1_O)        0.356    18.985 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.204    20.189    L_reg/i__carry_i_11_n_0
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.348    20.537 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    21.009    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X43Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.516 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.516    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.630 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.630    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.869 f  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.420    23.290    L_reg/L_773a44f3_remainder0_inferred__1/i__carry__2[2]
    SLICE_X42Y60         LUT5 (Prop_lut5_I1_O)        0.302    23.592 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    24.058    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.124    24.182 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.010    25.192    L_reg/i__carry_i_14_0
    SLICE_X40Y57         LUT3 (Prop_lut3_I0_O)        0.152    25.344 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.873    26.218    L_reg/i__carry_i_25_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.326    26.544 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.836    27.379    L_reg/i__carry_i_14_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I3_O)        0.124    27.503 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.511    28.014    L_reg/i__carry_i_13_n_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I1_O)        0.118    28.132 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    28.833    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X41Y58         LUT5 (Prop_lut5_I0_O)        0.326    29.159 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.159    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.709 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.709    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.823 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.823    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.937 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.937    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.159 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.987    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.299    31.286 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.017    32.304    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I1_O)        0.124    32.428 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.822    33.249    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.124    33.373 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.667    34.040    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I4_O)        0.124    34.164 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.059    35.223    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X44Y58         LUT4 (Prop_lut4_I2_O)        0.124    35.347 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.872    38.218    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    41.725 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.725    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.517ns  (logic 11.314ns (30.982%)  route 25.203ns (69.018%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=6 LUT4=2 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X44Y54         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.411     8.006    L_reg/M_sm_pac[8]
    SLICE_X48Y61         LUT3 (Prop_lut3_I2_O)        0.152     8.158 r  L_reg/L_773a44f3_remainder0_carry_i_21/O
                         net (fo=3, routed)           1.104     9.262    L_reg/L_773a44f3_remainder0_carry_i_21_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.326     9.588 r  L_reg/L_773a44f3_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.758    10.347    L_reg/L_773a44f3_remainder0_carry__0_i_9_n_0
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124    10.471 f  L_reg/L_773a44f3_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.303    10.774    L_reg/L_773a44f3_remainder0_carry_i_15_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I3_O)        0.124    10.898 r  L_reg/L_773a44f3_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.830    11.728    L_reg/L_773a44f3_remainder0_carry_i_8_n_0
    SLICE_X46Y60         LUT2 (Prop_lut2_I0_O)        0.152    11.880 r  L_reg/L_773a44f3_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.328    12.208    aseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    12.817 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.817    aseg_driver/decimal_renderer/L_773a44f3_remainder0_carry_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.130 f  aseg_driver/decimal_renderer/L_773a44f3_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.864    13.994    L_reg/L_773a44f3_remainder0[7]
    SLICE_X44Y63         LUT5 (Prop_lut5_I2_O)        0.306    14.300 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.895    15.195    L_reg/i__carry__1_i_10_n_0
    SLICE_X44Y63         LUT4 (Prop_lut4_I0_O)        0.124    15.319 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.156    16.475    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.124    16.599 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.848    17.447    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.150    17.597 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.032    18.629    L_reg/i__carry_i_20__0_n_0
    SLICE_X42Y63         LUT3 (Prop_lut3_I1_O)        0.356    18.985 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.204    20.189    L_reg/i__carry_i_11_n_0
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.348    20.537 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    21.009    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X43Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.516 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.516    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.630 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.630    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.869 f  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.420    23.290    L_reg/L_773a44f3_remainder0_inferred__1/i__carry__2[2]
    SLICE_X42Y60         LUT5 (Prop_lut5_I1_O)        0.302    23.592 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    24.058    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.124    24.182 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.010    25.192    L_reg/i__carry_i_14_0
    SLICE_X40Y57         LUT3 (Prop_lut3_I0_O)        0.152    25.344 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.873    26.218    L_reg/i__carry_i_25_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.326    26.544 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.836    27.379    L_reg/i__carry_i_14_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I3_O)        0.124    27.503 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.511    28.014    L_reg/i__carry_i_13_n_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I1_O)        0.118    28.132 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    28.833    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X41Y58         LUT5 (Prop_lut5_I0_O)        0.326    29.159 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.159    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.709 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.709    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.823 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.823    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.937 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.937    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.159 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.987    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.299    31.286 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.017    32.304    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I1_O)        0.124    32.428 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.822    33.249    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.124    33.373 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.667    34.040    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I4_O)        0.124    34.164 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.051    35.215    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X44Y58         LUT4 (Prop_lut4_I0_O)        0.124    35.339 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.794    38.133    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    41.656 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.656    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.362ns  (logic 11.285ns (31.036%)  route 25.076ns (68.964%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=2 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X44Y54         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.411     8.006    L_reg/M_sm_pac[8]
    SLICE_X48Y61         LUT3 (Prop_lut3_I2_O)        0.152     8.158 r  L_reg/L_773a44f3_remainder0_carry_i_21/O
                         net (fo=3, routed)           1.104     9.262    L_reg/L_773a44f3_remainder0_carry_i_21_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.326     9.588 r  L_reg/L_773a44f3_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.758    10.347    L_reg/L_773a44f3_remainder0_carry__0_i_9_n_0
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124    10.471 f  L_reg/L_773a44f3_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.303    10.774    L_reg/L_773a44f3_remainder0_carry_i_15_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I3_O)        0.124    10.898 r  L_reg/L_773a44f3_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.830    11.728    L_reg/L_773a44f3_remainder0_carry_i_8_n_0
    SLICE_X46Y60         LUT2 (Prop_lut2_I0_O)        0.152    11.880 r  L_reg/L_773a44f3_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.328    12.208    aseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    12.817 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.817    aseg_driver/decimal_renderer/L_773a44f3_remainder0_carry_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.130 f  aseg_driver/decimal_renderer/L_773a44f3_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.864    13.994    L_reg/L_773a44f3_remainder0[7]
    SLICE_X44Y63         LUT5 (Prop_lut5_I2_O)        0.306    14.300 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.895    15.195    L_reg/i__carry__1_i_10_n_0
    SLICE_X44Y63         LUT4 (Prop_lut4_I0_O)        0.124    15.319 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.156    16.475    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.124    16.599 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.848    17.447    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.150    17.597 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.032    18.629    L_reg/i__carry_i_20__0_n_0
    SLICE_X42Y63         LUT3 (Prop_lut3_I1_O)        0.356    18.985 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.204    20.189    L_reg/i__carry_i_11_n_0
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.348    20.537 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    21.009    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X43Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.516 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.516    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.630 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.630    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.869 f  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.420    23.290    L_reg/L_773a44f3_remainder0_inferred__1/i__carry__2[2]
    SLICE_X42Y60         LUT5 (Prop_lut5_I1_O)        0.302    23.592 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    24.058    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.124    24.182 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.010    25.192    L_reg/i__carry_i_14_0
    SLICE_X40Y57         LUT3 (Prop_lut3_I0_O)        0.152    25.344 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.873    26.218    L_reg/i__carry_i_25_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.326    26.544 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.836    27.379    L_reg/i__carry_i_14_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I3_O)        0.124    27.503 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.511    28.014    L_reg/i__carry_i_13_n_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I1_O)        0.118    28.132 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    28.833    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X41Y58         LUT5 (Prop_lut5_I0_O)        0.326    29.159 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.159    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.709 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.709    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.823 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.823    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.937 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.937    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.159 r  aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.987    aseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.299    31.286 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.017    32.304    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I1_O)        0.124    32.428 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.671    33.098    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I2_O)        0.124    33.222 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.952    34.175    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I5_O)        0.124    34.299 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.844    35.143    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X44Y58         LUT4 (Prop_lut4_I0_O)        0.124    35.267 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.739    38.006    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.494    41.501 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.501    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.702ns  (logic 11.570ns (32.406%)  route 24.133ns (67.594%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X45Y53         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.621     7.216    L_reg/M_sm_timer[7]
    SLICE_X42Y46         LUT5 (Prop_lut5_I0_O)        0.124     7.340 f  L_reg/L_773a44f3_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.101     8.442    L_reg/L_773a44f3_remainder0_carry_i_24__1_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.566 f  L_reg/L_773a44f3_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.828     9.393    L_reg/L_773a44f3_remainder0_carry__1_i_7__1_n_0
    SLICE_X41Y44         LUT3 (Prop_lut3_I2_O)        0.152     9.545 f  L_reg/L_773a44f3_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.214    L_reg/L_773a44f3_remainder0_carry_i_20__1_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.360    10.574 r  L_reg/L_773a44f3_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.303    11.877    L_reg/L_773a44f3_remainder0_carry_i_10__1_n_0
    SLICE_X40Y42         LUT4 (Prop_lut4_I1_O)        0.326    12.203 r  L_reg/L_773a44f3_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.203    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.753 r  timerseg_driver/decimal_renderer/L_773a44f3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.753    timerseg_driver/decimal_renderer/L_773a44f3_remainder0_carry_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.087 f  timerseg_driver/decimal_renderer/L_773a44f3_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.986    14.073    L_reg/L_773a44f3_remainder0_3[5]
    SLICE_X40Y41         LUT3 (Prop_lut3_I2_O)        0.303    14.376 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.574    15.950    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I2_O)        0.124    16.074 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.625    16.699    L_reg/i__carry_i_26__4_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I0_O)        0.124    16.823 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           0.886    17.709    L_reg/i__carry_i_24__4_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I2_O)        0.152    17.861 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.771    18.631    L_reg/i__carry_i_19__3_n_0
    SLICE_X38Y42         LUT3 (Prop_lut3_I0_O)        0.352    18.983 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.086    20.069    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y38         LUT2 (Prop_lut2_I1_O)        0.328    20.397 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.333    20.730    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.237 r  timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.237    timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.351    timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.664 r  timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.962    22.627    L_reg/L_773a44f3_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X37Y40         LUT5 (Prop_lut5_I0_O)        0.306    22.933 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.366    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y40         LUT5 (Prop_lut5_I0_O)        0.124    23.490 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.432    23.922    timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y38         LUT2 (Prop_lut2_I0_O)        0.124    24.046 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.002    25.047    L_reg/i__carry_i_13__3_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.152    25.199 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.975    26.174    L_reg/i__carry_i_23__3_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.326    26.500 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.689    27.189    L_reg/i__carry_i_13__3_n_0
    SLICE_X40Y38         LUT3 (Prop_lut3_I1_O)        0.150    27.339 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.326    27.665    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.326    27.991 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.991    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.524 r  timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.524    timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.641 r  timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.641    timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.964 r  timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    29.776    timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X39Y39         LUT6 (Prop_lut6_I3_O)        0.306    30.082 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.515    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I1_O)        0.124    30.639 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.852    31.491    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y40         LUT3 (Prop_lut3_I1_O)        0.124    31.615 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.582    32.197    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I3_O)        0.124    32.321 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.960    33.281    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y41         LUT4 (Prop_lut4_I2_O)        0.124    33.405 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.892    37.298    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    40.841 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.841    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.369ns  (logic 11.782ns (33.311%)  route 23.587ns (66.689%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X45Y53         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.621     7.216    L_reg/M_sm_timer[7]
    SLICE_X42Y46         LUT5 (Prop_lut5_I0_O)        0.124     7.340 f  L_reg/L_773a44f3_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.101     8.442    L_reg/L_773a44f3_remainder0_carry_i_24__1_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.566 f  L_reg/L_773a44f3_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.828     9.393    L_reg/L_773a44f3_remainder0_carry__1_i_7__1_n_0
    SLICE_X41Y44         LUT3 (Prop_lut3_I2_O)        0.152     9.545 f  L_reg/L_773a44f3_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.214    L_reg/L_773a44f3_remainder0_carry_i_20__1_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.360    10.574 r  L_reg/L_773a44f3_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.303    11.877    L_reg/L_773a44f3_remainder0_carry_i_10__1_n_0
    SLICE_X40Y42         LUT4 (Prop_lut4_I1_O)        0.326    12.203 r  L_reg/L_773a44f3_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.203    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.753 r  timerseg_driver/decimal_renderer/L_773a44f3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.753    timerseg_driver/decimal_renderer/L_773a44f3_remainder0_carry_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.087 f  timerseg_driver/decimal_renderer/L_773a44f3_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.986    14.073    L_reg/L_773a44f3_remainder0_3[5]
    SLICE_X40Y41         LUT3 (Prop_lut3_I2_O)        0.303    14.376 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.574    15.950    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I2_O)        0.124    16.074 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.625    16.699    L_reg/i__carry_i_26__4_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I0_O)        0.124    16.823 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           0.886    17.709    L_reg/i__carry_i_24__4_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I2_O)        0.152    17.861 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.771    18.631    L_reg/i__carry_i_19__3_n_0
    SLICE_X38Y42         LUT3 (Prop_lut3_I0_O)        0.352    18.983 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.086    20.069    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y38         LUT2 (Prop_lut2_I1_O)        0.328    20.397 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.333    20.730    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.237 r  timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.237    timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.351    timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.664 r  timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.962    22.627    L_reg/L_773a44f3_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X37Y40         LUT5 (Prop_lut5_I0_O)        0.306    22.933 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.366    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y40         LUT5 (Prop_lut5_I0_O)        0.124    23.490 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.432    23.922    timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y38         LUT2 (Prop_lut2_I0_O)        0.124    24.046 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.002    25.047    L_reg/i__carry_i_13__3_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.152    25.199 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.975    26.174    L_reg/i__carry_i_23__3_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.326    26.500 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.689    27.189    L_reg/i__carry_i_13__3_n_0
    SLICE_X40Y38         LUT3 (Prop_lut3_I1_O)        0.150    27.339 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.326    27.665    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.326    27.991 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.991    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.524 r  timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.524    timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.641 r  timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.641    timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.964 f  timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    29.776    timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X39Y39         LUT6 (Prop_lut6_I3_O)        0.306    30.082 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.515    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I1_O)        0.124    30.639 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.852    31.491    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y40         LUT3 (Prop_lut3_I1_O)        0.124    31.615 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.582    32.197    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I3_O)        0.124    32.321 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.960    33.281    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y41         LUT4 (Prop_lut4_I2_O)        0.154    33.435 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.347    36.782    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.726    40.508 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.508    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.215ns  (logic 11.573ns (32.864%)  route 23.642ns (67.136%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X45Y53         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.621     7.216    L_reg/M_sm_timer[7]
    SLICE_X42Y46         LUT5 (Prop_lut5_I0_O)        0.124     7.340 f  L_reg/L_773a44f3_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.101     8.442    L_reg/L_773a44f3_remainder0_carry_i_24__1_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.566 f  L_reg/L_773a44f3_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.828     9.393    L_reg/L_773a44f3_remainder0_carry__1_i_7__1_n_0
    SLICE_X41Y44         LUT3 (Prop_lut3_I2_O)        0.152     9.545 f  L_reg/L_773a44f3_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.214    L_reg/L_773a44f3_remainder0_carry_i_20__1_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.360    10.574 r  L_reg/L_773a44f3_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.303    11.877    L_reg/L_773a44f3_remainder0_carry_i_10__1_n_0
    SLICE_X40Y42         LUT4 (Prop_lut4_I1_O)        0.326    12.203 r  L_reg/L_773a44f3_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.203    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.753 r  timerseg_driver/decimal_renderer/L_773a44f3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.753    timerseg_driver/decimal_renderer/L_773a44f3_remainder0_carry_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.087 f  timerseg_driver/decimal_renderer/L_773a44f3_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.986    14.073    L_reg/L_773a44f3_remainder0_3[5]
    SLICE_X40Y41         LUT3 (Prop_lut3_I2_O)        0.303    14.376 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.574    15.950    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I2_O)        0.124    16.074 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.625    16.699    L_reg/i__carry_i_26__4_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I0_O)        0.124    16.823 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           0.886    17.709    L_reg/i__carry_i_24__4_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I2_O)        0.152    17.861 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.771    18.631    L_reg/i__carry_i_19__3_n_0
    SLICE_X38Y42         LUT3 (Prop_lut3_I0_O)        0.352    18.983 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.086    20.069    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y38         LUT2 (Prop_lut2_I1_O)        0.328    20.397 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.333    20.730    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.237 r  timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.237    timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.351    timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.664 r  timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.962    22.627    L_reg/L_773a44f3_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X37Y40         LUT5 (Prop_lut5_I0_O)        0.306    22.933 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.366    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y40         LUT5 (Prop_lut5_I0_O)        0.124    23.490 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.432    23.922    timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y38         LUT2 (Prop_lut2_I0_O)        0.124    24.046 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.002    25.047    L_reg/i__carry_i_13__3_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.152    25.199 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.975    26.174    L_reg/i__carry_i_23__3_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.326    26.500 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.689    27.189    L_reg/i__carry_i_13__3_n_0
    SLICE_X40Y38         LUT3 (Prop_lut3_I1_O)        0.150    27.339 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.326    27.665    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.326    27.991 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.991    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.524 r  timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.524    timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.641 r  timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.641    timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.964 f  timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    29.776    timerseg_driver/decimal_renderer/L_773a44f3_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X39Y39         LUT6 (Prop_lut6_I3_O)        0.306    30.082 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.515    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I1_O)        0.124    30.639 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.852    31.491    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y40         LUT3 (Prop_lut3_I1_O)        0.124    31.615 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.412    32.027    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.124    32.151 f  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.517    32.668    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X43Y41         LUT3 (Prop_lut3_I2_O)        0.124    32.792 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.015    36.807    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    40.354 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.354    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.404ns (80.248%)  route 0.346ns (19.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.346     2.009    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.286 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.286    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.367ns (75.839%)  route 0.435ns (24.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.435     2.112    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.338 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.338    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.409ns (76.362%)  route 0.436ns (23.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.436     2.100    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.380 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.380    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.935ns  (logic 1.433ns (74.069%)  route 0.502ns (25.931%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.590     1.534    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.148     1.682 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.502     2.184    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.285     3.469 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.469    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_677193753[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.421ns (72.925%)  route 0.527ns (27.075%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.591     1.535    forLoop_idx_0_677193753[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  forLoop_idx_0_677193753[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_677193753[0].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.161     1.837    forLoop_idx_0_677193753[0].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.882 r  forLoop_idx_0_677193753[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=7, routed)           0.366     2.248    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.483 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.483    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_677193753[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 1.438ns (73.570%)  route 0.517ns (26.430%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.592     1.536    forLoop_idx_0_677193753[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_677193753[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_677193753[1].cond_butt_sel_desel/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.149     1.849    forLoop_idx_0_677193753[1].cond_butt_sel_desel/D_ctr_q_reg[1]
    SLICE_X63Y59         LUT6 (Prop_lut6_I1_O)        0.045     1.894 r  forLoop_idx_0_677193753[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.368     2.262    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.491 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.491    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.406ns (65.032%)  route 0.756ns (34.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X50Y41         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.756     2.429    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.671 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.671    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 1.409ns (64.781%)  route 0.766ns (35.219%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X50Y41         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.766     2.438    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.683 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.683    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.194ns  (logic 1.392ns (63.435%)  route 0.802ns (36.565%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X50Y41         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.802     2.475    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.703 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.703    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.434ns  (logic 1.622ns (36.593%)  route 2.811ns (63.407%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.010     3.508    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.632 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.802     4.434    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y54         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y54         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1299771749[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.419ns  (logic 1.617ns (36.600%)  route 2.802ns (63.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.223     3.717    forLoop_idx_0_1299771749[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.841 r  forLoop_idx_0_1299771749[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.578     4.419    forLoop_idx_0_1299771749[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X56Y66         SRLC32E                                      r  forLoop_idx_0_1299771749[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.436     4.840    forLoop_idx_0_1299771749[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y66         SRLC32E                                      r  forLoop_idx_0_1299771749[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1299771749[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.358ns  (logic 1.625ns (37.279%)  route 2.734ns (62.721%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.259     3.760    forLoop_idx_0_1299771749[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.884 r  forLoop_idx_0_1299771749[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.474     4.358    forLoop_idx_0_1299771749[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y63         SRLC32E                                      r  forLoop_idx_0_1299771749[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.504     4.908    forLoop_idx_0_1299771749[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y63         SRLC32E                                      r  forLoop_idx_0_1299771749[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1299771749[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.229ns  (logic 1.615ns (38.184%)  route 2.614ns (61.816%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.993     3.484    forLoop_idx_0_1299771749[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124     3.608 r  forLoop_idx_0_1299771749[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.622     4.229    forLoop_idx_0_1299771749[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y63         SRLC32E                                      r  forLoop_idx_0_1299771749[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.504     4.908    forLoop_idx_0_1299771749[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y63         SRLC32E                                      r  forLoop_idx_0_1299771749[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1299771749[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.991ns  (logic 1.619ns (40.560%)  route 2.372ns (59.440%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.813     3.307    forLoop_idx_0_1299771749[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.431 r  forLoop_idx_0_1299771749[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.559     3.991    forLoop_idx_0_1299771749[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X56Y66         SRLC32E                                      r  forLoop_idx_0_1299771749[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.436     4.840    forLoop_idx_0_1299771749[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y66         SRLC32E                                      r  forLoop_idx_0_1299771749[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.930ns  (logic 1.628ns (41.419%)  route 2.302ns (58.581%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.670     3.173    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.297 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.633     3.930    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.930ns  (logic 1.628ns (41.419%)  route 2.302ns (58.581%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.670     3.173    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.297 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.633     3.930    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.930ns  (logic 1.628ns (41.419%)  route 2.302ns (58.581%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.670     3.173    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.297 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.633     3.930    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.930ns  (logic 1.628ns (41.419%)  route 2.302ns (58.581%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.670     3.173    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.297 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.633     3.930    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.930ns  (logic 1.628ns (41.419%)  route 2.302ns (58.581%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.670     3.173    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.297 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.633     3.930    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_677193753[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.307ns (30.596%)  route 0.696ns (69.404%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.473     0.735    forLoop_idx_0_677193753[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.780 r  forLoop_idx_0_677193753[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.224     1.004    forLoop_idx_0_677193753[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y63         SRLC32E                                      r  forLoop_idx_0_677193753[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.858     2.048    forLoop_idx_0_677193753[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y63         SRLC32E                                      r  forLoop_idx_0_677193753[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_677193753[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.070ns  (logic 0.300ns (27.999%)  route 0.771ns (72.001%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.358     0.613    forLoop_idx_0_677193753[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.658 r  forLoop_idx_0_677193753[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.413     1.070    forLoop_idx_0_677193753[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y63         SRLC32E                                      r  forLoop_idx_0_677193753[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.858     2.048    forLoop_idx_0_677193753[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y63         SRLC32E                                      r  forLoop_idx_0_677193753[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.316ns (25.647%)  route 0.917ns (74.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.689     0.960    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.005 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.229     1.234    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.316ns (25.647%)  route 0.917ns (74.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.689     0.960    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.005 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.229     1.234    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.316ns (25.647%)  route 0.917ns (74.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.689     0.960    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.005 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.229     1.234    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.316ns (25.647%)  route 0.917ns (74.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.689     0.960    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.005 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.229     1.234    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.316ns (25.647%)  route 0.917ns (74.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.689     0.960    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.005 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.229     1.234    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1299771749[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.307ns (24.718%)  route 0.936ns (75.282%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.692     0.954    forLoop_idx_0_1299771749[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.999 r  forLoop_idx_0_1299771749[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.244     1.244    forLoop_idx_0_1299771749[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X56Y66         SRLC32E                                      r  forLoop_idx_0_1299771749[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.827     2.017    forLoop_idx_0_1299771749[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y66         SRLC32E                                      r  forLoop_idx_0_1299771749[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1299771749[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.304ns (22.560%)  route 1.042ns (77.440%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.807     1.066    forLoop_idx_0_1299771749[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.111 r  forLoop_idx_0_1299771749[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.236     1.346    forLoop_idx_0_1299771749[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y63         SRLC32E                                      r  forLoop_idx_0_1299771749[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.858     2.048    forLoop_idx_0_1299771749[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y63         SRLC32E                                      r  forLoop_idx_0_1299771749[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1299771749[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.313ns (22.726%)  route 1.066ns (77.274%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.896     1.165    forLoop_idx_0_1299771749[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.210 r  forLoop_idx_0_1299771749[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.169     1.379    forLoop_idx_0_1299771749[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y63         SRLC32E                                      r  forLoop_idx_0_1299771749[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.858     2.048    forLoop_idx_0_1299771749[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y63         SRLC32E                                      r  forLoop_idx_0_1299771749[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





