Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Oct 14 04:01:39 2023
| Host         : xcosswbld16 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file project_1_wrapper_control_sets_placed.rpt
| Design       : project_1_wrapper
| Device       : xczu9eg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    58 |
|    Minimum number of control sets                        |    58 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   110 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    58 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    17 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             153 |           39 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             125 |           33 |
| Yes          | No                    | No                     |             360 |           57 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              92 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal             |                                                                                  Enable Signal                                                                                 |                                                                        Set/Reset Signal                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  project_1_i/clk_wiz_0/inst/clk_out2 | project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I              | project_1_i/proc_sys_reset_1/U0/interconnect_aresetn[0]                                                                                                       |                1 |              1 |         1.00 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                               | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                               |                1 |              1 |         1.00 |
|  project_1_i/clk_wiz_0/inst/clk_out2 | project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I           | project_1_i/proc_sys_reset_1/U0/interconnect_aresetn[0]                                                                                                       |                1 |              1 |         1.00 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                           |                                                                                                                                                               |                1 |              1 |         1.00 |
|  project_1_i/clk_wiz_0/inst/clk_out2 | project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I              | project_1_i/proc_sys_reset_1/U0/interconnect_aresetn[0]                                                                                                       |                1 |              1 |         1.00 |
|  project_1_i/clk_wiz_0/inst/clk_out2 | project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I           | project_1_i/proc_sys_reset_1/U0/interconnect_aresetn[0]                                                                                                       |                1 |              1 |         1.00 |
|  project_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                | project_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                         |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                   | project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                              |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz_0/inst/clk_out3 |                                                                                                                                                                                | project_1_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_1_n_0                                                                                               |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                  | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                     |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                 | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                     |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                | project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg[0]_0 |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz_0/inst/clk_out3 |                                                                                                                                                                                | project_1_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar[0]_i_1_n_0                                                                           |                3 |              3 |         1.00 |
|  project_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                | project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg[0]_0 |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                | project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0 |                2 |              3 |         1.50 |
|  project_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                | project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0 |                2 |              3 |         1.50 |
|  project_1_i/clk_wiz_0/inst/clk_out3 |                                                                                                                                                                                | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                          |                3 |              4 |         1.33 |
|  project_1_i/clk_wiz_0/inst/clk_out3 |                                                                                                                                                                                | project_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int                                                                                                               |                2 |              4 |         2.00 |
|  project_1_i/clk_wiz_0/inst/clk_out3 |                                                                                                                                                                                | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                       |                3 |              4 |         1.33 |
|  project_1_i/clk_wiz_0/inst/clk_out3 |                                                                                                                                                                                | project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                            |                1 |              4 |         4.00 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                     | project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                              |                2 |              4 |         2.00 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                              | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                     |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                       | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                     |                1 |              5 |         5.00 |
|  project_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                | project_1_i/axi_register_slice_0/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                           |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz_0/inst/clk_out2 | project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q   | project_1_i/proc_sys_reset_1/U0/interconnect_aresetn[0]                                                                                                       |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz_0/inst/clk_out2 | project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q | project_1_i/proc_sys_reset_1/U0/interconnect_aresetn[0]                                                                                                       |                1 |              5 |         5.00 |
|  project_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                | project_1_i/axi_register_slice_0/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                             |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                | project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                               |                3 |              5 |         1.67 |
|  project_1_i/clk_wiz_0/inst/clk_out2 | project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q   | project_1_i/proc_sys_reset_1/U0/interconnect_aresetn[0]                                                                                                       |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz_0/inst/clk_out2 | project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q | project_1_i/proc_sys_reset_1/U0/interconnect_aresetn[0]                                                                                                       |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz_0/inst/clk_out3 |                                                                                                                                                                                | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                     |                3 |              6 |         2.00 |
|  project_1_i/clk_wiz_0/inst/clk_out2 | project_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                 | project_1_i/proc_sys_reset_1/U0/SEQ/seq_clr                                                                                                                   |                1 |              6 |         6.00 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/proc_sys_reset_2/U0/SEQ/seq_cnt_en                                                                                                                                 | project_1_i/proc_sys_reset_2/U0/SEQ/seq_clr                                                                                                                   |                2 |              6 |         3.00 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                    | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                               |                2 |              8 |         4.00 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                          | project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                              |                1 |              8 |         8.00 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                  |                                                                                                                                                               |                4 |              9 |         2.25 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                              |                                                                                                                                                               |                5 |              9 |         1.80 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                              |                                                                                                                                                               |                6 |              9 |         1.50 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                |                                                                                                                                                               |                5 |              9 |         1.80 |
|  project_1_i/clk_wiz_0/inst/clk_out3 |                                                                                                                                                                                | project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                              |                3 |             10 |         3.33 |
|  project_1_i/clk_wiz_0/inst/clk_out3 |                                                                                                                                                                                | project_1_i/proc_sys_reset_2/U0/interconnect_aresetn[0]                                                                                                       |                5 |             11 |         2.20 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                        |                                                                                                                                                               |                4 |             17 |         4.25 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                         |                                                                                                                                                               |                3 |             17 |         5.67 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                |                                                                                                                                                               |                3 |             17 |         5.67 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                            | project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                              |                4 |             19 |         4.75 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                  |                                                                                                                                                               |               10 |             21 |         2.10 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                  |                                                                                                                                                               |                9 |             21 |         2.33 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                   |                                                                                                                                                               |                2 |             24 |        12.00 |
|  project_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                |                                                                                                                                                               |                7 |             27 |         3.86 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                           |                                                                                                                                                               |                5 |             33 |         6.60 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                |                                                                                                                                                               |                9 |             37 |         4.11 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                              |                                                                                                                                                               |               10 |             37 |         3.70 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                              |                                                                                                                                                               |               12 |             37 |         3.08 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                |                                                                                                                                                               |               11 |             37 |         3.36 |
|  project_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                | project_1_i/proc_sys_reset_1/U0/interconnect_aresetn[0]                                                                                                       |                8 |             48 |         6.00 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                   |                                                                                                                                                               |                9 |             50 |         5.56 |
|  project_1_i/clk_wiz_0/inst/clk_out3 | project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                         |                                                                                                                                                               |                9 |             50 |         5.56 |
|  project_1_i/clk_wiz_0/inst/clk_out3 |                                                                                                                                                                                |                                                                                                                                                               |               36 |            128 |         3.56 |
+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


