// Seed: 3455671113
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  wand id_6 = 1'b0;
  always @(posedge 1);
  assign id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  always_comb @(posedge id_3 or posedge 1) id_4 = id_3;
  module_0(
      id_4, id_4, id_5, id_4
  );
  wire id_6;
endmodule
