

================================================================
== Vivado HLS Report for 'encrypt_aes'
================================================================
* Date:           Fri Dec 13 15:47:59 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        p2peda.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.395 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2902|     2902| 29.020 us | 29.020 us |  2902|  2902|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memset_aes_input  |       15|       15|         1|          -|          -|    16|    no    |
        |- memset_output     |       15|       15|         1|          -|          -|    16|    no    |
        |- Loop 3            |       32|       32|         2|          -|          -|    16|    no    |
        |- Loop 4            |       32|       32|         2|          -|          -|    16|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 5 6 
5 --> 4 
6 --> 7 
7 --> 8 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%plaintext_V_read = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %plaintext_V)"   --->   Operation 9 'read' 'plaintext_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%aes_input = alloca [16 x i8], align 16" [p2peda.cpp:49]   --->   Operation 10 'alloca' 'aes_input' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output = alloca [16 x i8], align 16" [p2peda.cpp:50]   --->   Operation 11 'alloca' 'output' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %meminst"   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%phi_ln49 = phi i4 [ 0, %0 ], [ %add_ln49, %meminst ]" [p2peda.cpp:49]   --->   Operation 13 'phi' 'phi_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.73ns)   --->   "%add_ln49 = add i4 %phi_ln49, 1" [p2peda.cpp:49]   --->   Operation 14 'add' 'add_ln49' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i4 %phi_ln49 to i64" [p2peda.cpp:49]   --->   Operation 15 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%aes_input_addr = getelementptr [16 x i8]* %aes_input, i64 0, i64 %zext_ln49" [p2peda.cpp:49]   --->   Operation 16 'getelementptr' 'aes_input_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.32ns)   --->   "store i8 0, i8* %aes_input_addr, align 1" [p2peda.cpp:49]   --->   Operation 17 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 18 [1/1] (1.30ns)   --->   "%icmp_ln49 = icmp eq i4 %phi_ln49, -1" [p2peda.cpp:49]   --->   Operation 18 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memset_aes_input_str)"   --->   Operation 19 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln49, label %meminst87.preheader, label %meminst" [p2peda.cpp:49]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %meminst87" [p2peda.cpp:50]   --->   Operation 22 'br' <Predicate = (icmp_ln49)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%phi_ln50 = phi i4 [ %add_ln50, %meminst87 ], [ 0, %meminst87.preheader ]" [p2peda.cpp:50]   --->   Operation 23 'phi' 'phi_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.73ns)   --->   "%add_ln50 = add i4 %phi_ln50, 1" [p2peda.cpp:50]   --->   Operation 24 'add' 'add_ln50' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i4 %phi_ln50 to i64" [p2peda.cpp:50]   --->   Operation 25 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [16 x i8]* %output, i64 0, i64 %zext_ln50" [p2peda.cpp:50]   --->   Operation 26 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.32ns)   --->   "store i8 0, i8* %output_addr, align 1" [p2peda.cpp:50]   --->   Operation 27 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 28 [1/1] (1.30ns)   --->   "%icmp_ln50 = icmp eq i4 %phi_ln50, -1" [p2peda.cpp:50]   --->   Operation 28 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_output_str)"   --->   Operation 29 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 30 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %.preheader.preheader, label %meminst87" [p2peda.cpp:50]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.76ns)   --->   "br label %.preheader" [p2peda.cpp:52]   --->   Operation 32 'br' <Predicate = (icmp_ln50)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 6.38>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ %i, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 33 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.36ns)   --->   "%icmp_ln52 = icmp eq i5 %i_0, -16" [p2peda.cpp:52]   --->   Operation 34 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 35 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [p2peda.cpp:52]   --->   Operation 36 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln52, label %2, label %1" [p2peda.cpp:52]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i5 %i_0 to i4" [p2peda.cpp:53]   --->   Operation 38 'trunc' 'trunc_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%Lo_assign = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln53, i3 0)" [p2peda.cpp:53]   --->   Operation 39 'bitconcatenate' 'Lo_assign' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln53 = or i7 %Lo_assign, 7" [p2peda.cpp:53]   --->   Operation 40 'or' 'or_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.48ns)   --->   "%icmp_ln681 = icmp ugt i7 %Lo_assign, %or_ln53" [p2peda.cpp:53]   --->   Operation 41 'icmp' 'icmp_ln681' <Predicate = (!icmp_ln52)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln681 = zext i7 %Lo_assign to i8" [p2peda.cpp:53]   --->   Operation 42 'zext' 'zext_ln681' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln681_8 = zext i7 %or_ln53 to i8" [p2peda.cpp:53]   --->   Operation 43 'zext' 'zext_ln681_8' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln681)   --->   "%tmp = call i128 @llvm.part.select.i128(i128 %plaintext_V_read, i32 127, i32 0)" [p2peda.cpp:53]   --->   Operation 44 'partselect' 'tmp' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.87ns)   --->   "%sub_ln681 = sub i8 %zext_ln681, %zext_ln681_8" [p2peda.cpp:53]   --->   Operation 45 'sub' 'sub_ln681' <Predicate = (!icmp_ln52)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln681)   --->   "%xor_ln681 = xor i8 %zext_ln681, 127" [p2peda.cpp:53]   --->   Operation 46 'xor' 'xor_ln681' <Predicate = (!icmp_ln52)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (1.87ns)   --->   "%sub_ln681_6 = sub i8 %zext_ln681_8, %zext_ln681" [p2peda.cpp:53]   --->   Operation 47 'sub' 'sub_ln681_6' <Predicate = (!icmp_ln52)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node sub_ln681_7)   --->   "%select_ln681 = select i1 %icmp_ln681, i8 %sub_ln681, i8 %sub_ln681_6" [p2peda.cpp:53]   --->   Operation 48 'select' 'select_ln681' <Predicate = (!icmp_ln52)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln681)   --->   "%select_ln681_6 = select i1 %icmp_ln681, i128 %tmp, i128 %plaintext_V_read" [p2peda.cpp:53]   --->   Operation 49 'select' 'select_ln681_6' <Predicate = (!icmp_ln52)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln681)   --->   "%select_ln681_7 = select i1 %icmp_ln681, i8 %xor_ln681, i8 %zext_ln681" [p2peda.cpp:53]   --->   Operation 50 'select' 'select_ln681_7' <Predicate = (!icmp_ln52)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln681_7 = sub i8 127, %select_ln681" [p2peda.cpp:53]   --->   Operation 51 'sub' 'sub_ln681_7' <Predicate = (!icmp_ln52)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln681)   --->   "%zext_ln681_9 = zext i8 %select_ln681_7 to i128" [p2peda.cpp:53]   --->   Operation 52 'zext' 'zext_ln681_9' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (4.89ns) (out node of the LUT)   --->   "%lshr_ln681 = lshr i128 %select_ln681_6, %zext_ln681_9" [p2peda.cpp:53]   --->   Operation 53 'lshr' 'lshr_ln681' <Predicate = (!icmp_ln52)> <Delay = 4.89> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [2/2] (0.00ns)   --->   "call fastcc void @aes_encrypt([16 x i8]* %aes_input, [16 x i8]* %output)" [./../../refactored/encrypt.cpp:81->p2peda.cpp:56]   --->   Operation 54 'call' <Predicate = (icmp_ln52)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.47>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln681_10 = zext i8 %sub_ln681_7 to i128" [p2peda.cpp:53]   --->   Operation 55 'zext' 'zext_ln681_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%lshr_ln681_4 = lshr i128 -1, %zext_ln681_10" [p2peda.cpp:53]   --->   Operation 56 'lshr' 'lshr_ln681_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (3.14ns) (out node of the LUT)   --->   "%p_Result_s = and i128 %lshr_ln681, %lshr_ln681_4" [p2peda.cpp:53]   --->   Operation 57 'and' 'p_Result_s' <Predicate = true> <Delay = 3.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln53_1 = trunc i128 %p_Result_s to i8" [p2peda.cpp:53]   --->   Operation 58 'trunc' 'trunc_ln53_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i5 %i_0 to i64" [p2peda.cpp:53]   --->   Operation 59 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%aes_input_addr_1 = getelementptr inbounds [16 x i8]* %aes_input, i64 0, i64 %zext_ln53" [p2peda.cpp:53]   --->   Operation 60 'getelementptr' 'aes_input_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (2.32ns)   --->   "store i8 %trunc_ln53_1, i8* %aes_input_addr_1, align 1" [p2peda.cpp:53]   --->   Operation 61 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader" [p2peda.cpp:52]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.76>
ST_6 : Operation 63 [1/2] (0.00ns)   --->   "call fastcc void @aes_encrypt([16 x i8]* %aes_input, [16 x i8]* %output)" [./../../refactored/encrypt.cpp:81->p2peda.cpp:56]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 64 [1/1] (1.76ns)   --->   "br label %3" [p2peda.cpp:58]   --->   Operation 64 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 5> <Delay = 2.32>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i128 [ undef, %2 ], [ %p_Result_7, %4 ]"   --->   Operation 65 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%i1_0 = phi i5 [ 0, %2 ], [ %i_4, %4 ]"   --->   Operation 66 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (1.36ns)   --->   "%icmp_ln58 = icmp eq i5 %i1_0, -16" [p2peda.cpp:58]   --->   Operation 67 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 68 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (1.78ns)   --->   "%i_4 = add i5 %i1_0, 1" [p2peda.cpp:58]   --->   Operation 69 'add' 'i_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln58, label %5, label %4" [p2peda.cpp:58]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i5 %i1_0 to i4" [p2peda.cpp:59]   --->   Operation 71 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i5 %i1_0 to i64" [p2peda.cpp:59]   --->   Operation 72 'zext' 'zext_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr inbounds [16 x i8]* %output, i64 0, i64 %zext_ln59" [p2peda.cpp:59]   --->   Operation 73 'getelementptr' 'output_addr_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_7 : Operation 74 [2/2] (2.32ns)   --->   "%output_load = load i8* %output_addr_1, align 1" [p2peda.cpp:59]   --->   Operation 74 'load' 'output_load' <Predicate = (!icmp_ln58)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "ret i128 %p_Val2_s" [p2peda.cpp:61]   --->   Operation 75 'ret' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 7.39>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%Lo_assign_4 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln59, i3 0)" [p2peda.cpp:59]   --->   Operation 76 'bitconcatenate' 'Lo_assign_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln59 = or i7 %Lo_assign_4, 7" [p2peda.cpp:59]   --->   Operation 77 'or' 'or_ln59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/2] (2.32ns)   --->   "%output_load = load i8* %output_addr_1, align 1" [p2peda.cpp:59]   --->   Operation 78 'load' 'output_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node shl_ln388)   --->   "%tmp_V = zext i8 %output_load to i128" [p2peda.cpp:59]   --->   Operation 79 'zext' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (1.48ns)   --->   "%icmp_ln388 = icmp ugt i7 %Lo_assign_4, %or_ln59" [p2peda.cpp:59]   --->   Operation 80 'icmp' 'icmp_ln388' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln388 = zext i7 %Lo_assign_4 to i8" [p2peda.cpp:59]   --->   Operation 81 'zext' 'zext_ln388' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln388_10 = zext i7 %or_ln59 to i8" [p2peda.cpp:59]   --->   Operation 82 'zext' 'zext_ln388_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node shl_ln388)   --->   "%xor_ln388 = xor i8 %zext_ln388, 127" [p2peda.cpp:59]   --->   Operation 83 'xor' 'xor_ln388' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%select_ln388 = select i1 %icmp_ln388, i8 %zext_ln388, i8 %zext_ln388_10" [p2peda.cpp:59]   --->   Operation 84 'select' 'select_ln388' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%select_ln388_8 = select i1 %icmp_ln388, i8 %zext_ln388_10, i8 %zext_ln388" [p2peda.cpp:59]   --->   Operation 85 'select' 'select_ln388_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node shl_ln388)   --->   "%select_ln388_9 = select i1 %icmp_ln388, i8 %xor_ln388, i8 %zext_ln388" [p2peda.cpp:59]   --->   Operation 86 'select' 'select_ln388_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%xor_ln388_6 = xor i8 %select_ln388, 127" [p2peda.cpp:59]   --->   Operation 87 'xor' 'xor_ln388_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node shl_ln388)   --->   "%zext_ln388_11 = zext i8 %select_ln388_9 to i128" [p2peda.cpp:59]   --->   Operation 88 'zext' 'zext_ln388_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%zext_ln388_12 = zext i8 %select_ln388_8 to i128" [p2peda.cpp:59]   --->   Operation 89 'zext' 'zext_ln388_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%zext_ln388_13 = zext i8 %xor_ln388_6 to i128" [p2peda.cpp:59]   --->   Operation 90 'zext' 'zext_ln388_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (3.14ns) (out node of the LUT)   --->   "%shl_ln388 = shl i128 %tmp_V, %zext_ln388_11" [p2peda.cpp:59]   --->   Operation 91 'shl' 'shl_ln388' <Predicate = true> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node p_Result_7)   --->   "%tmp_4 = call i128 @llvm.part.select.i128(i128 %shl_ln388, i32 127, i32 0)" [p2peda.cpp:59]   --->   Operation 92 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node p_Result_7)   --->   "%select_ln388_10 = select i1 %icmp_ln388, i128 %tmp_4, i128 %shl_ln388" [p2peda.cpp:59]   --->   Operation 93 'select' 'select_ln388_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%shl_ln388_4 = shl i128 -1, %zext_ln388_12" [p2peda.cpp:59]   --->   Operation 94 'shl' 'shl_ln388_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%lshr_ln388 = lshr i128 -1, %zext_ln388_13" [p2peda.cpp:59]   --->   Operation 95 'lshr' 'lshr_ln388' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (3.14ns) (out node of the LUT)   --->   "%and_ln388 = and i128 %shl_ln388_4, %lshr_ln388" [p2peda.cpp:59]   --->   Operation 96 'and' 'and_ln388' <Predicate = true> <Delay = 3.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node p_Result_7)   --->   "%xor_ln388_7 = xor i128 %and_ln388, -1" [p2peda.cpp:59]   --->   Operation 97 'xor' 'xor_ln388_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node p_Result_7)   --->   "%and_ln388_6 = and i128 %p_Val2_s, %xor_ln388_7" [p2peda.cpp:59]   --->   Operation 98 'and' 'and_ln388_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node p_Result_7)   --->   "%and_ln388_7 = and i128 %select_ln388_10, %and_ln388" [p2peda.cpp:59]   --->   Operation 99 'and' 'and_ln388_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (1.92ns) (out node of the LUT)   --->   "%p_Result_7 = or i128 %and_ln388_6, %and_ln388_7" [p2peda.cpp:59]   --->   Operation 100 'or' 'p_Result_7' <Predicate = true> <Delay = 1.92> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "br label %3" [p2peda.cpp:58]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln49', p2peda.cpp:49) with incoming values : ('add_ln49', p2peda.cpp:49) [11]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('phi_ln49', p2peda.cpp:49) with incoming values : ('add_ln49', p2peda.cpp:49) [11]  (0 ns)
	'getelementptr' operation ('aes_input_addr', p2peda.cpp:49) [14]  (0 ns)
	'store' operation ('store_ln49', p2peda.cpp:49) of constant 0 on array 'aes_input', p2peda.cpp:49 [15]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'phi' operation ('phi_ln50', p2peda.cpp:50) with incoming values : ('add_ln50', p2peda.cpp:50) [23]  (0 ns)
	'getelementptr' operation ('output_addr', p2peda.cpp:50) [26]  (0 ns)
	'store' operation ('store_ln50', p2peda.cpp:50) of constant 0 on array 'output', p2peda.cpp:50 [27]  (2.32 ns)

 <State 4>: 6.38ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', p2peda.cpp:52) [35]  (0 ns)
	'icmp' operation ('icmp_ln681', p2peda.cpp:53) [44]  (1.49 ns)
	'select' operation ('select_ln681_7', p2peda.cpp:53) [53]  (0 ns)
	'lshr' operation ('lshr_ln681', p2peda.cpp:53) [57]  (4.89 ns)

 <State 5>: 5.47ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln681_4', p2peda.cpp:53) [58]  (0 ns)
	'and' operation ('__Result__', p2peda.cpp:53) [59]  (3.15 ns)
	'store' operation ('store_ln53', p2peda.cpp:53) of variable 'trunc_ln53_1', p2peda.cpp:53 on array 'aes_input', p2peda.cpp:49 [63]  (2.32 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Result__') with incoming values : ('__Result__', p2peda.cpp:59) [69]  (1.77 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', p2peda.cpp:58) [70]  (0 ns)
	'getelementptr' operation ('output_addr_1', p2peda.cpp:59) [80]  (0 ns)
	'load' operation ('val', p2peda.cpp:59) on array 'output', p2peda.cpp:50 [81]  (2.32 ns)

 <State 8>: 7.39ns
The critical path consists of the following:
	'load' operation ('val', p2peda.cpp:59) on array 'output', p2peda.cpp:50 [81]  (2.32 ns)
	'shl' operation ('shl_ln388', p2peda.cpp:59) [94]  (3.15 ns)
	'select' operation ('select_ln388_10', p2peda.cpp:59) [96]  (0 ns)
	'and' operation ('and_ln388_7', p2peda.cpp:59) [102]  (0 ns)
	'or' operation ('__Result__', p2peda.cpp:59) [103]  (1.92 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
