17:59:45 DEBUG : Logs will be stored at 'E:/Project/ZynqLearning/0_GPIO_AXI/0_GPIO_AXI.vitis/IDE.log'.
17:59:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Project\ZynqLearning\0_GPIO_AXI\0_GPIO_AXI.vitis\temp_xsdb_launch_script.tcl
17:59:55 INFO  : XSCT server has started successfully.
17:59:55 INFO  : plnx-install-location is set to ''
17:59:55 INFO  : Successfully done setting XSCT server connection channel  
17:59:56 INFO  : Successfully done setting workspace for the tool. 
18:04:35 DEBUG : Logs will be stored at 'E:/Project/ZynqLearning/code/C/0_GPIO_AXI/0_GPIO_AXI.vitis/IDE.log'.
18:04:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Project\ZynqLearning\code\C\0_GPIO_AXI\0_GPIO_AXI.vitis\temp_xsdb_launch_script.tcl
18:04:39 INFO  : Registering command handlers for Vitis TCF services
18:04:40 INFO  : Platform repository initialization has completed.
18:04:43 INFO  : XSCT server has started successfully.
18:04:43 INFO  : Successfully done setting XSCT server connection channel  
18:04:43 INFO  : plnx-install-location is set to ''
18:04:43 INFO  : Successfully done setting workspace for the tool. 
18:04:43 INFO  : Successfully done query RDI_DATADIR 
18:05:23 INFO  : Result from executing command 'getProjects': system_wrapper
18:05:23 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
18:05:24 WARN  : An unexpected exception occurred in the module 'platform project logging'
18:05:25 INFO  : Platform 'system_wrapper' is added to custom repositories.
18:05:33 INFO  : Platform 'system_wrapper' is added to custom repositories.
18:54:45 DEBUG : Logs will be stored at 'E:/Project/ZynqLearning/code/C/0_GPIO_AXI/0_GPIO_AXI.vitis/IDE.log'.
18:54:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Project\ZynqLearning\code\C\0_GPIO_AXI\0_GPIO_AXI.vitis\temp_xsdb_launch_script.tcl
18:54:53 INFO  : XSCT server has started successfully.
18:54:53 INFO  : plnx-install-location is set to ''
18:54:53 INFO  : Successfully done setting XSCT server connection channel  
18:54:53 INFO  : Successfully done setting workspace for the tool. 
18:54:59 INFO  : Registering command handlers for Vitis TCF services
18:55:00 INFO  : Platform repository initialization has completed.
18:55:03 INFO  : Successfully done query RDI_DATADIR 
18:55:26 INFO  : Result from executing command 'getProjects': system_wrapper
18:55:26 INFO  : Result from executing command 'getPlatforms': system_wrapper|E:/Project/ZynqLearning/code/C/0_GPIO_AXI/0_GPIO_AXI.vitis/system_wrapper/export/system_wrapper/system_wrapper.xpfm;xilinx_vck190_base_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
18:55:28 INFO  : Checking for BSP changes to sync application flags for project 'gpio_axi'...
18:57:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:58:12 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:58:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210249857743' is selected.
18:58:33 INFO  : 'jtag frequency' command is executed.
18:58:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249857743" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249857743-23732093-0"}' command is executed.
18:58:44 INFO  : Device configured successfully with "E:/Project/ZynqLearning/code/C/0_GPIO_AXI/0_GPIO_AXI.vitis/gpio_axi/_ide/bitstream/system_wrapper.bit"
18:58:45 INFO  : Context for 'APU' is selected.
18:58:45 INFO  : Hardware design and registers information is loaded from 'E:/Project/ZynqLearning/code/C/0_GPIO_AXI/0_GPIO_AXI.vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
18:58:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:45 INFO  : Context for 'APU' is selected.
18:58:45 INFO  : 'stop' command is executed.
18:58:45 INFO  : Sourcing of 'E:/Project/ZynqLearning/code/C/0_GPIO_AXI/0_GPIO_AXI.vitis/gpio_axi/_ide/psinit/ps7_init.tcl' is done.
18:58:45 INFO  : 'ps7_init' command is executed.
18:58:45 INFO  : 'ps7_post_config' command is executed.
18:58:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:58:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:45 INFO  : The application 'E:/Project/ZynqLearning/code/C/0_GPIO_AXI/0_GPIO_AXI.vitis/gpio_axi/Debug/gpio_axi.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249857743" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249857743-23732093-0"}
fpga -file E:/Project/ZynqLearning/code/C/0_GPIO_AXI/0_GPIO_AXI.vitis/gpio_axi/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Project/ZynqLearning/code/C/0_GPIO_AXI/0_GPIO_AXI.vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source E:/Project/ZynqLearning/code/C/0_GPIO_AXI/0_GPIO_AXI.vitis/gpio_axi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Project/ZynqLearning/code/C/0_GPIO_AXI/0_GPIO_AXI.vitis/gpio_axi/Debug/gpio_axi.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:45 INFO  : 'con' command is executed.
18:58:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:58:45 INFO  : Disconnected from the channel tcfchan#2.
