/* SPDX-License-Identifier: BSD-2-Clause */
//[File]            : conn_gpio.h
//[Revision time]   : Tue Jul 19 16:14:17 2022
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2022 Mediatek Incorportion. All rights reserved.

#ifndef __CONN_GPIO_REGS_H__
#define __CONN_GPIO_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     CONN_GPIO CR Definitions                     
//
//****************************************************************************

#define CONN_GPIO_BASE                                         (0x18016000 + CONN_INFRA_REMAPPING_OFFSET)

#define CONN_GPIO_GPIO_DOUT1_ADDR                              (CONN_GPIO_BASE + 0x000) // 6000
#define CONN_GPIO_GPIO_DOUT1_SET_ADDR                          (CONN_GPIO_BASE + 0x004) // 6004
#define CONN_GPIO_GPIO_DOUT1_RESET_ADDR                        (CONN_GPIO_BASE + 0x008) // 6008
#define CONN_GPIO_MON_SEL1_ADDR                                (CONN_GPIO_BASE + 0x01C) // 601C
#define CONN_GPIO_MON_SEL2_ADDR                                (CONN_GPIO_BASE + 0x020) // 6020
#define CONN_GPIO_MON_SEL3_ADDR                                (CONN_GPIO_BASE + 0x024) // 6024
#define CONN_GPIO_MON_SEL4_ADDR                                (CONN_GPIO_BASE + 0x028) // 6028
#define CONN_GPIO_MON_SEL5_ADDR                                (CONN_GPIO_BASE + 0x02C) // 602C
#define CONN_GPIO_MON_SEL6_ADDR                                (CONN_GPIO_BASE + 0x030) // 6030
#define CONN_GPIO_MON_SEL7_ADDR                                (CONN_GPIO_BASE + 0x034) // 6034
#define CONN_GPIO_MON_SEL8_ADDR                                (CONN_GPIO_BASE + 0x038) // 6038
#define CONN_GPIO_MON_SEL9_ADDR                                (CONN_GPIO_BASE + 0x03C) // 603C
#define CONN_GPIO_PINMUX_SEL1_ADDR                             (CONN_GPIO_BASE + 0x040) // 6040
#define CONN_GPIO_PINMUX_SEL2_ADDR                             (CONN_GPIO_BASE + 0x044) // 6044
#define CONN_GPIO_PINMUX_SEL3_ADDR                             (CONN_GPIO_BASE + 0x048) // 6048
#define CONN_GPIO_PINMUX_SEL4_ADDR                             (CONN_GPIO_BASE + 0x04C) // 604C
#define CONN_GPIO_PINMUX_SEL5_ADDR                             (CONN_GPIO_BASE + 0x050) // 6050
#define CONN_GPIO_MONFLG_RECORD_ADDR                           (CONN_GPIO_BASE + 0x054) // 6054
#define CONN_GPIO_GPIO_MISC_CTRL_ADDR                          (CONN_GPIO_BASE + 0x058) // 6058
#define CONN_GPIO_ant_rf_misc_1_ADDR                           (CONN_GPIO_BASE + 0x304) // 6304
#define CONN_GPIO_ant_rf_misc_2_ADDR                           (CONN_GPIO_BASE + 0x308) // 6308
#define CONN_GPIO_ant_rf_misc_3_ADDR                           (CONN_GPIO_BASE + 0x30C) // 630C
#define CONN_GPIO_ant_rf_misc_4_ADDR                           (CONN_GPIO_BASE + 0x310) // 6310
#define CONN_GPIO_ip1_ant_rf_misc_ADDR                         (CONN_GPIO_BASE + 0x314) // 6314
#define CONN_GPIO_ip1_ant_rf_misc_2_ADDR                       (CONN_GPIO_BASE + 0x318) // 6318
#define CONN_GPIO_ip1_ant_rf_misc_3_ADDR                       (CONN_GPIO_BASE + 0x31C) // 631C
#define CONN_GPIO_ip1_ant_rf_misc_4_ADDR                       (CONN_GPIO_BASE + 0x320) // 6320
#define CONN_GPIO_ant_pin_cfg0_ADDR                            (CONN_GPIO_BASE + 0X400) // 6400
#define CONN_GPIO_ant_pin_cfg1_ADDR                            (CONN_GPIO_BASE + 0x404) // 6404
#define CONN_GPIO_ant_pin_cfg2_ADDR                            (CONN_GPIO_BASE + 0x408) // 6408
#define CONN_GPIO_ant_pin_cfg3_ADDR                            (CONN_GPIO_BASE + 0x40C) // 640C
#define CONN_GPIO_ant_pin_cfg4_ADDR                            (CONN_GPIO_BASE + 0x410) // 6410
#define CONN_GPIO_ant_pin_cfg5_ADDR                            (CONN_GPIO_BASE + 0x414) // 6414
#define CONN_GPIO_ant_pin_cfg6_ADDR                            (CONN_GPIO_BASE + 0x418) // 6418
#define CONN_GPIO_ant_pin_cfg7_ADDR                            (CONN_GPIO_BASE + 0x41C) // 641C
#define CONN_GPIO_ant_pin_cfg8_ADDR                            (CONN_GPIO_BASE + 0x420) // 6420
#define CONN_GPIO_ant_pin_cfg9_ADDR                            (CONN_GPIO_BASE + 0x424) // 6424
#define CONN_GPIO_ant_pin_cfg10_ADDR                           (CONN_GPIO_BASE + 0x428) // 6428
#define CONN_GPIO_ant_pin_cfg11_ADDR                           (CONN_GPIO_BASE + 0x42C) // 642C
#define CONN_GPIO_ant_pin_cfg12_ADDR                           (CONN_GPIO_BASE + 0x430) // 6430
#define CONN_GPIO_ant_pin_cfg13_ADDR                           (CONN_GPIO_BASE + 0x434) // 6434
#define CONN_GPIO_ant_pin_cfg14_ADDR                           (CONN_GPIO_BASE + 0x438) // 6438
#define CONN_GPIO_ant_pin_cfg15_ADDR                           (CONN_GPIO_BASE + 0x43C) // 643C
#define CONN_GPIO_ant_pin_cfg16_ADDR                           (CONN_GPIO_BASE + 0x440) // 6440
#define CONN_GPIO_ant_pin_cfg17_ADDR                           (CONN_GPIO_BASE + 0x444) // 6444
#define CONN_GPIO_ant_pin_cfg18_ADDR                           (CONN_GPIO_BASE + 0x448) // 6448
#define CONN_GPIO_ant_pin_cfg19_ADDR                           (CONN_GPIO_BASE + 0x44C) // 644C
#define CONN_GPIO_ant_pin_cfg20_ADDR                           (CONN_GPIO_BASE + 0x450) // 6450
#define CONN_GPIO_ant_pin_cfg21_ADDR                           (CONN_GPIO_BASE + 0x454) // 6454
#define CONN_GPIO_ant_pin_cfg22_ADDR                           (CONN_GPIO_BASE + 0x458) // 6458
#define CONN_GPIO_ant_pin_cfg23_ADDR                           (CONN_GPIO_BASE + 0x45C) // 645C
#define CONN_GPIO_ant_pin_cfg24_ADDR                           (CONN_GPIO_BASE + 0x460) // 6460
#define CONN_GPIO_ant_pin_cfg25_ADDR                           (CONN_GPIO_BASE + 0x464) // 6464
#define CONN_GPIO_ant_pin_cfg26_ADDR                           (CONN_GPIO_BASE + 0x468) // 6468
#define CONN_GPIO_conn_ant_corx_en_rf0_ADDR                    (CONN_GPIO_BASE + 0x4B0) // 64B0
#define CONN_GPIO_conn_ant_corx_en_rf1_ADDR                    (CONN_GPIO_BASE + 0x4B4) // 64B4
#define CONN_GPIO_conn_ant_corx_sel_bpy_ADDR                   (CONN_GPIO_BASE + 0x4B8) // 64B8
#define CONN_GPIO_conn_ant_corx_sel_en_ADDR                    (CONN_GPIO_BASE + 0x4BC) // 64BC
#define CONN_GPIO_ant_cfg_0_ADDR                               (CONN_GPIO_BASE + 0x500) // 6500
#define CONN_GPIO_ant_cfg_1_ADDR                               (CONN_GPIO_BASE + 0x504) // 6504
#define CONN_GPIO_ant_cfg_2_ADDR                               (CONN_GPIO_BASE + 0x508) // 6508
#define CONN_GPIO_ant_cfg_3_ADDR                               (CONN_GPIO_BASE + 0x50C) // 650C
#define CONN_GPIO_ant_cfg_8_ADDR                               (CONN_GPIO_BASE + 0x520) // 6520
#define CONN_GPIO_ant_cfg_9_ADDR                               (CONN_GPIO_BASE + 0x524) // 6524
#define CONN_GPIO_ant_cfg_10_ADDR                              (CONN_GPIO_BASE + 0x528) // 6528
#define CONN_GPIO_ant_cfg_11_ADDR                              (CONN_GPIO_BASE + 0x52C) // 652C
#define CONN_GPIO_ant_cfg_12_ADDR                              (CONN_GPIO_BASE + 0x530) // 6530
#define CONN_GPIO_ant_cfg_20_ADDR                              (CONN_GPIO_BASE + 0x550) // 6550
#define CONN_GPIO_ant_cfg_21_ADDR                              (CONN_GPIO_BASE + 0x554) // 6554
#define CONN_GPIO_ant_cfg_22_ADDR                              (CONN_GPIO_BASE + 0x558) // 6558
#define CONN_GPIO_ant_cfg_23_ADDR                              (CONN_GPIO_BASE + 0x55C) // 655C
#define CONN_GPIO_ant_cfg_28_ADDR                              (CONN_GPIO_BASE + 0x570) // 6570
#define CONN_GPIO_ant_cfg_29_ADDR                              (CONN_GPIO_BASE + 0x574) // 6574
#define CONN_GPIO_ant_cfg_30_ADDR                              (CONN_GPIO_BASE + 0x578) // 6578
#define CONN_GPIO_ant_cfg_31_ADDR                              (CONN_GPIO_BASE + 0x57C) // 657C
#define CONN_GPIO_ant_cfg_32_ADDR                              (CONN_GPIO_BASE + 0x580) // 6580
#define CONN_GPIO_ant_cfg_33_ADDR                              (CONN_GPIO_BASE + 0x584) // 6584
#define CONN_GPIO_ant_cfg_40_ADDR                              (CONN_GPIO_BASE + 0x5A0) // 65A0
#define CONN_GPIO_ant_cfg_13_ADDR                              (CONN_GPIO_BASE + 0x634) // 6634




/* =====================================================================================

  ---GPIO_DOUT1 (0x18016000 + 0x000)---

    GPIO_DOUT[31..0]             - (RW) GPO_DOUT
                                     1: output HIGH
                                     0: output LOW

 =====================================================================================*/
#define CONN_GPIO_GPIO_DOUT1_GPIO_DOUT_ADDR                    CONN_GPIO_GPIO_DOUT1_ADDR
#define CONN_GPIO_GPIO_DOUT1_GPIO_DOUT_MASK                    0xFFFFFFFF                // GPIO_DOUT[31..0]
#define CONN_GPIO_GPIO_DOUT1_GPIO_DOUT_SHFT                    0

/* =====================================================================================

  ---GPIO_DOUT1_SET (0x18016000 + 0x004)---

    GPIO_DOUT1_SET[31..0]        - (W1S) Write "1" to SET GPO output value. The GPO PAD is corresponding to GPIO_DOUT1.
                                     Read always return "0"

 =====================================================================================*/
#define CONN_GPIO_GPIO_DOUT1_SET_GPIO_DOUT1_SET_ADDR           CONN_GPIO_GPIO_DOUT1_SET_ADDR
#define CONN_GPIO_GPIO_DOUT1_SET_GPIO_DOUT1_SET_MASK           0xFFFFFFFF                // GPIO_DOUT1_SET[31..0]
#define CONN_GPIO_GPIO_DOUT1_SET_GPIO_DOUT1_SET_SHFT           0

/* =====================================================================================

  ---GPIO_DOUT1_RESET (0x18016000 + 0x008)---

    GPIO_DOUT1_RESET[31..0]      - (W1C) Write "1" to RESET GPO output value. The GPO PAD is corresponding to GPIO_DOUT1.
                                     Read always return "0"

 =====================================================================================*/
#define CONN_GPIO_GPIO_DOUT1_RESET_GPIO_DOUT1_RESET_ADDR       CONN_GPIO_GPIO_DOUT1_RESET_ADDR
#define CONN_GPIO_GPIO_DOUT1_RESET_GPIO_DOUT1_RESET_MASK       0xFFFFFFFF                // GPIO_DOUT1_RESET[31..0]
#define CONN_GPIO_GPIO_DOUT1_RESET_GPIO_DOUT1_RESET_SHFT       0

/* =====================================================================================

  ---MON_SEL1 (0x18016000 + 0x01C)---

    MON_FLAG_SEL_0[4..0]         - (RW) MON_FLAG_SEL for BIT 0
    RESERVED5[7..5]              - (RO) Reserved bits
    MON_FLAG_SEL_1[12..8]        - (RW) MON_FLAG_SEL for BIT 1
    RESERVED13[15..13]           - (RO) Reserved bits
    MON_FLAG_SEL_2[20..16]       - (RW) MON_FLAG_SEL for BIT 2
    RESERVED21[23..21]           - (RO) Reserved bits
    MON_FLAG_SEL_3[28..24]       - (RW) MON_FLAG_SEL for BIT 3
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_MON_SEL1_MON_FLAG_SEL_3_ADDR                 CONN_GPIO_MON_SEL1_ADDR
#define CONN_GPIO_MON_SEL1_MON_FLAG_SEL_3_MASK                 0x1F000000                // MON_FLAG_SEL_3[28..24]
#define CONN_GPIO_MON_SEL1_MON_FLAG_SEL_3_SHFT                 24
#define CONN_GPIO_MON_SEL1_MON_FLAG_SEL_2_ADDR                 CONN_GPIO_MON_SEL1_ADDR
#define CONN_GPIO_MON_SEL1_MON_FLAG_SEL_2_MASK                 0x001F0000                // MON_FLAG_SEL_2[20..16]
#define CONN_GPIO_MON_SEL1_MON_FLAG_SEL_2_SHFT                 16
#define CONN_GPIO_MON_SEL1_MON_FLAG_SEL_1_ADDR                 CONN_GPIO_MON_SEL1_ADDR
#define CONN_GPIO_MON_SEL1_MON_FLAG_SEL_1_MASK                 0x00001F00                // MON_FLAG_SEL_1[12..8]
#define CONN_GPIO_MON_SEL1_MON_FLAG_SEL_1_SHFT                 8
#define CONN_GPIO_MON_SEL1_MON_FLAG_SEL_0_ADDR                 CONN_GPIO_MON_SEL1_ADDR
#define CONN_GPIO_MON_SEL1_MON_FLAG_SEL_0_MASK                 0x0000001F                // MON_FLAG_SEL_0[4..0]
#define CONN_GPIO_MON_SEL1_MON_FLAG_SEL_0_SHFT                 0

/* =====================================================================================

  ---MON_SEL2 (0x18016000 + 0x020)---

    MON_FLAG_SEL_4[4..0]         - (RW) MON_FLAG_SEL for BIT 4
    RESERVED5[7..5]              - (RO) Reserved bits
    MON_FLAG_SEL_5[12..8]        - (RW) MON_FLAG_SEL for BIT 5
    RESERVED13[15..13]           - (RO) Reserved bits
    MON_FLAG_SEL_6[20..16]       - (RW) MON_FLAG_SEL for BIT 6
    RESERVED21[23..21]           - (RO) Reserved bits
    MON_FLAG_SEL_7[28..24]       - (RW) MON_FLAG_SEL for BIT 7
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_MON_SEL2_MON_FLAG_SEL_7_ADDR                 CONN_GPIO_MON_SEL2_ADDR
#define CONN_GPIO_MON_SEL2_MON_FLAG_SEL_7_MASK                 0x1F000000                // MON_FLAG_SEL_7[28..24]
#define CONN_GPIO_MON_SEL2_MON_FLAG_SEL_7_SHFT                 24
#define CONN_GPIO_MON_SEL2_MON_FLAG_SEL_6_ADDR                 CONN_GPIO_MON_SEL2_ADDR
#define CONN_GPIO_MON_SEL2_MON_FLAG_SEL_6_MASK                 0x001F0000                // MON_FLAG_SEL_6[20..16]
#define CONN_GPIO_MON_SEL2_MON_FLAG_SEL_6_SHFT                 16
#define CONN_GPIO_MON_SEL2_MON_FLAG_SEL_5_ADDR                 CONN_GPIO_MON_SEL2_ADDR
#define CONN_GPIO_MON_SEL2_MON_FLAG_SEL_5_MASK                 0x00001F00                // MON_FLAG_SEL_5[12..8]
#define CONN_GPIO_MON_SEL2_MON_FLAG_SEL_5_SHFT                 8
#define CONN_GPIO_MON_SEL2_MON_FLAG_SEL_4_ADDR                 CONN_GPIO_MON_SEL2_ADDR
#define CONN_GPIO_MON_SEL2_MON_FLAG_SEL_4_MASK                 0x0000001F                // MON_FLAG_SEL_4[4..0]
#define CONN_GPIO_MON_SEL2_MON_FLAG_SEL_4_SHFT                 0

/* =====================================================================================

  ---MON_SEL3 (0x18016000 + 0x024)---

    MON_FLAG_SEL_8[4..0]         - (RW) MON_FLAG_SEL for BIT 8
    RESERVED5[7..5]              - (RO) Reserved bits
    MON_FLAG_SEL_9[12..8]        - (RW) MON_FLAG_SEL for BIT 9
    RESERVED13[15..13]           - (RO) Reserved bits
    MON_FLAG_SEL_10[20..16]      - (RW) MON_FLAG_SEL for BIT 10
    RESERVED21[23..21]           - (RO) Reserved bits
    MON_FLAG_SEL_11[28..24]      - (RW) MON_FLAG_SEL for BIT 11
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_MON_SEL3_MON_FLAG_SEL_11_ADDR                CONN_GPIO_MON_SEL3_ADDR
#define CONN_GPIO_MON_SEL3_MON_FLAG_SEL_11_MASK                0x1F000000                // MON_FLAG_SEL_11[28..24]
#define CONN_GPIO_MON_SEL3_MON_FLAG_SEL_11_SHFT                24
#define CONN_GPIO_MON_SEL3_MON_FLAG_SEL_10_ADDR                CONN_GPIO_MON_SEL3_ADDR
#define CONN_GPIO_MON_SEL3_MON_FLAG_SEL_10_MASK                0x001F0000                // MON_FLAG_SEL_10[20..16]
#define CONN_GPIO_MON_SEL3_MON_FLAG_SEL_10_SHFT                16
#define CONN_GPIO_MON_SEL3_MON_FLAG_SEL_9_ADDR                 CONN_GPIO_MON_SEL3_ADDR
#define CONN_GPIO_MON_SEL3_MON_FLAG_SEL_9_MASK                 0x00001F00                // MON_FLAG_SEL_9[12..8]
#define CONN_GPIO_MON_SEL3_MON_FLAG_SEL_9_SHFT                 8
#define CONN_GPIO_MON_SEL3_MON_FLAG_SEL_8_ADDR                 CONN_GPIO_MON_SEL3_ADDR
#define CONN_GPIO_MON_SEL3_MON_FLAG_SEL_8_MASK                 0x0000001F                // MON_FLAG_SEL_8[4..0]
#define CONN_GPIO_MON_SEL3_MON_FLAG_SEL_8_SHFT                 0

/* =====================================================================================

  ---MON_SEL4 (0x18016000 + 0x028)---

    MON_FLAG_SEL_12[4..0]        - (RW) MON_FLAG_SEL for BIT 12
    RESERVED5[7..5]              - (RO) Reserved bits
    MON_FLAG_SEL_13[12..8]       - (RW) MON_FLAG_SEL for BIT 13
    RESERVED13[15..13]           - (RO) Reserved bits
    MON_FLAG_SEL_14[20..16]      - (RW) MON_FLAG_SEL for BIT 14
    RESERVED21[23..21]           - (RO) Reserved bits
    MON_FLAG_SEL_15[28..24]      - (RW) MON_FLAG_SEL for BIT 15
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_MON_SEL4_MON_FLAG_SEL_15_ADDR                CONN_GPIO_MON_SEL4_ADDR
#define CONN_GPIO_MON_SEL4_MON_FLAG_SEL_15_MASK                0x1F000000                // MON_FLAG_SEL_15[28..24]
#define CONN_GPIO_MON_SEL4_MON_FLAG_SEL_15_SHFT                24
#define CONN_GPIO_MON_SEL4_MON_FLAG_SEL_14_ADDR                CONN_GPIO_MON_SEL4_ADDR
#define CONN_GPIO_MON_SEL4_MON_FLAG_SEL_14_MASK                0x001F0000                // MON_FLAG_SEL_14[20..16]
#define CONN_GPIO_MON_SEL4_MON_FLAG_SEL_14_SHFT                16
#define CONN_GPIO_MON_SEL4_MON_FLAG_SEL_13_ADDR                CONN_GPIO_MON_SEL4_ADDR
#define CONN_GPIO_MON_SEL4_MON_FLAG_SEL_13_MASK                0x00001F00                // MON_FLAG_SEL_13[12..8]
#define CONN_GPIO_MON_SEL4_MON_FLAG_SEL_13_SHFT                8
#define CONN_GPIO_MON_SEL4_MON_FLAG_SEL_12_ADDR                CONN_GPIO_MON_SEL4_ADDR
#define CONN_GPIO_MON_SEL4_MON_FLAG_SEL_12_MASK                0x0000001F                // MON_FLAG_SEL_12[4..0]
#define CONN_GPIO_MON_SEL4_MON_FLAG_SEL_12_SHFT                0

/* =====================================================================================

  ---MON_SEL5 (0x18016000 + 0x02C)---

    MON_FLAG_SEL_16[4..0]        - (RW) MON_FLAG_SEL for BIT 16
    RESERVED5[7..5]              - (RO) Reserved bits
    MON_FLAG_SEL_17[12..8]       - (RW) MON_FLAG_SEL for BIT 17
    RESERVED13[15..13]           - (RO) Reserved bits
    MON_FLAG_SEL_18[20..16]      - (RW) MON_FLAG_SEL for BIT 18
    RESERVED21[23..21]           - (RO) Reserved bits
    MON_FLAG_SEL_19[28..24]      - (RW) MON_FLAG_SEL for BIT 19
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_MON_SEL5_MON_FLAG_SEL_19_ADDR                CONN_GPIO_MON_SEL5_ADDR
#define CONN_GPIO_MON_SEL5_MON_FLAG_SEL_19_MASK                0x1F000000                // MON_FLAG_SEL_19[28..24]
#define CONN_GPIO_MON_SEL5_MON_FLAG_SEL_19_SHFT                24
#define CONN_GPIO_MON_SEL5_MON_FLAG_SEL_18_ADDR                CONN_GPIO_MON_SEL5_ADDR
#define CONN_GPIO_MON_SEL5_MON_FLAG_SEL_18_MASK                0x001F0000                // MON_FLAG_SEL_18[20..16]
#define CONN_GPIO_MON_SEL5_MON_FLAG_SEL_18_SHFT                16
#define CONN_GPIO_MON_SEL5_MON_FLAG_SEL_17_ADDR                CONN_GPIO_MON_SEL5_ADDR
#define CONN_GPIO_MON_SEL5_MON_FLAG_SEL_17_MASK                0x00001F00                // MON_FLAG_SEL_17[12..8]
#define CONN_GPIO_MON_SEL5_MON_FLAG_SEL_17_SHFT                8
#define CONN_GPIO_MON_SEL5_MON_FLAG_SEL_16_ADDR                CONN_GPIO_MON_SEL5_ADDR
#define CONN_GPIO_MON_SEL5_MON_FLAG_SEL_16_MASK                0x0000001F                // MON_FLAG_SEL_16[4..0]
#define CONN_GPIO_MON_SEL5_MON_FLAG_SEL_16_SHFT                0

/* =====================================================================================

  ---MON_SEL6 (0x18016000 + 0x030)---

    MON_FLAG_SEL_20[4..0]        - (RW) MON_FLAG_SEL for BIT 20
    RESERVED5[7..5]              - (RO) Reserved bits
    MON_FLAG_SEL_21[12..8]       - (RW) MON_FLAG_SEL for BIT 21
    RESERVED13[15..13]           - (RO) Reserved bits
    MON_FLAG_SEL_22[20..16]      - (RW) MON_FLAG_SEL for BIT 22
    RESERVED21[23..21]           - (RO) Reserved bits
    MON_FLAG_SEL_23[28..24]      - (RW) MON_FLAG_SEL for BIT 23
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_MON_SEL6_MON_FLAG_SEL_23_ADDR                CONN_GPIO_MON_SEL6_ADDR
#define CONN_GPIO_MON_SEL6_MON_FLAG_SEL_23_MASK                0x1F000000                // MON_FLAG_SEL_23[28..24]
#define CONN_GPIO_MON_SEL6_MON_FLAG_SEL_23_SHFT                24
#define CONN_GPIO_MON_SEL6_MON_FLAG_SEL_22_ADDR                CONN_GPIO_MON_SEL6_ADDR
#define CONN_GPIO_MON_SEL6_MON_FLAG_SEL_22_MASK                0x001F0000                // MON_FLAG_SEL_22[20..16]
#define CONN_GPIO_MON_SEL6_MON_FLAG_SEL_22_SHFT                16
#define CONN_GPIO_MON_SEL6_MON_FLAG_SEL_21_ADDR                CONN_GPIO_MON_SEL6_ADDR
#define CONN_GPIO_MON_SEL6_MON_FLAG_SEL_21_MASK                0x00001F00                // MON_FLAG_SEL_21[12..8]
#define CONN_GPIO_MON_SEL6_MON_FLAG_SEL_21_SHFT                8
#define CONN_GPIO_MON_SEL6_MON_FLAG_SEL_20_ADDR                CONN_GPIO_MON_SEL6_ADDR
#define CONN_GPIO_MON_SEL6_MON_FLAG_SEL_20_MASK                0x0000001F                // MON_FLAG_SEL_20[4..0]
#define CONN_GPIO_MON_SEL6_MON_FLAG_SEL_20_SHFT                0

/* =====================================================================================

  ---MON_SEL7 (0x18016000 + 0x034)---

    MON_FLAG_SEL_24[4..0]        - (RW) MON_FLAG_SEL for BIT 24
    RESERVED5[7..5]              - (RO) Reserved bits
    MON_FLAG_SEL_25[12..8]       - (RW) MON_FLAG_SEL for BIT 25
    RESERVED13[15..13]           - (RO) Reserved bits
    MON_FLAG_SEL_26[20..16]      - (RW) MON_FLAG_SEL for BIT 26
    RESERVED21[23..21]           - (RO) Reserved bits
    MON_FLAG_SEL_27[28..24]      - (RW) MON_FLAG_SEL for BIT 27
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_MON_SEL7_MON_FLAG_SEL_27_ADDR                CONN_GPIO_MON_SEL7_ADDR
#define CONN_GPIO_MON_SEL7_MON_FLAG_SEL_27_MASK                0x1F000000                // MON_FLAG_SEL_27[28..24]
#define CONN_GPIO_MON_SEL7_MON_FLAG_SEL_27_SHFT                24
#define CONN_GPIO_MON_SEL7_MON_FLAG_SEL_26_ADDR                CONN_GPIO_MON_SEL7_ADDR
#define CONN_GPIO_MON_SEL7_MON_FLAG_SEL_26_MASK                0x001F0000                // MON_FLAG_SEL_26[20..16]
#define CONN_GPIO_MON_SEL7_MON_FLAG_SEL_26_SHFT                16
#define CONN_GPIO_MON_SEL7_MON_FLAG_SEL_25_ADDR                CONN_GPIO_MON_SEL7_ADDR
#define CONN_GPIO_MON_SEL7_MON_FLAG_SEL_25_MASK                0x00001F00                // MON_FLAG_SEL_25[12..8]
#define CONN_GPIO_MON_SEL7_MON_FLAG_SEL_25_SHFT                8
#define CONN_GPIO_MON_SEL7_MON_FLAG_SEL_24_ADDR                CONN_GPIO_MON_SEL7_ADDR
#define CONN_GPIO_MON_SEL7_MON_FLAG_SEL_24_MASK                0x0000001F                // MON_FLAG_SEL_24[4..0]
#define CONN_GPIO_MON_SEL7_MON_FLAG_SEL_24_SHFT                0

/* =====================================================================================

  ---MON_SEL8 (0x18016000 + 0x038)---

    MON_FLAG_SEL_28[4..0]        - (RW) MON_FLAG_SEL for BIT 28
    RESERVED5[7..5]              - (RO) Reserved bits
    MON_FLAG_SEL_29[12..8]       - (RW) MON_FLAG_SEL for BIT 29
    RESERVED13[15..13]           - (RO) Reserved bits
    MON_FLAG_SEL_30[20..16]      - (RW) MON_FLAG_SEL for BIT 30
    RESERVED21[23..21]           - (RO) Reserved bits
    MON_FLAG_SEL_31[28..24]      - (RW) MON_FLAG_SEL for BIT 31
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_MON_SEL8_MON_FLAG_SEL_31_ADDR                CONN_GPIO_MON_SEL8_ADDR
#define CONN_GPIO_MON_SEL8_MON_FLAG_SEL_31_MASK                0x1F000000                // MON_FLAG_SEL_31[28..24]
#define CONN_GPIO_MON_SEL8_MON_FLAG_SEL_31_SHFT                24
#define CONN_GPIO_MON_SEL8_MON_FLAG_SEL_30_ADDR                CONN_GPIO_MON_SEL8_ADDR
#define CONN_GPIO_MON_SEL8_MON_FLAG_SEL_30_MASK                0x001F0000                // MON_FLAG_SEL_30[20..16]
#define CONN_GPIO_MON_SEL8_MON_FLAG_SEL_30_SHFT                16
#define CONN_GPIO_MON_SEL8_MON_FLAG_SEL_29_ADDR                CONN_GPIO_MON_SEL8_ADDR
#define CONN_GPIO_MON_SEL8_MON_FLAG_SEL_29_MASK                0x00001F00                // MON_FLAG_SEL_29[12..8]
#define CONN_GPIO_MON_SEL8_MON_FLAG_SEL_29_SHFT                8
#define CONN_GPIO_MON_SEL8_MON_FLAG_SEL_28_ADDR                CONN_GPIO_MON_SEL8_ADDR
#define CONN_GPIO_MON_SEL8_MON_FLAG_SEL_28_MASK                0x0000001F                // MON_FLAG_SEL_28[4..0]
#define CONN_GPIO_MON_SEL8_MON_FLAG_SEL_28_SHFT                0

/* =====================================================================================

  ---MON_SEL9 (0x18016000 + 0x03C)---

    MON_SYS_SEL_0[5..0]          - (RW) MON_SYS_SEL for system 0
    RESERVED6[7..6]              - (RO) Reserved bits
    MON_SYS_SEL_1[13..8]         - (RW) MON_SYS_SEL for system 1
    RESERVED14[31..14]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_MON_SEL9_MON_SYS_SEL_1_ADDR                  CONN_GPIO_MON_SEL9_ADDR
#define CONN_GPIO_MON_SEL9_MON_SYS_SEL_1_MASK                  0x00003F00                // MON_SYS_SEL_1[13..8]
#define CONN_GPIO_MON_SEL9_MON_SYS_SEL_1_SHFT                  8
#define CONN_GPIO_MON_SEL9_MON_SYS_SEL_0_ADDR                  CONN_GPIO_MON_SEL9_ADDR
#define CONN_GPIO_MON_SEL9_MON_SYS_SEL_0_MASK                  0x0000003F                // MON_SYS_SEL_0[5..0]
#define CONN_GPIO_MON_SEL9_MON_SYS_SEL_0_SHFT                  0

/* =====================================================================================

  ---PINMUX_SEL1 (0x18016000 + 0x040)---

    RESERVED0[1..0]              - (RO) Reserved bits
    AFE_RXDS_EN[2]               - (RW) AFE RXDS enable
                                     0: disable
                                     1: enable
    AFE_RXDS_EN_2ND[3]           - (RW) AFE RXDS 2ND enable
                                     0: disable
                                     1: enable
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_PINMUX_SEL1_AFE_RXDS_EN_2ND_ADDR             CONN_GPIO_PINMUX_SEL1_ADDR
#define CONN_GPIO_PINMUX_SEL1_AFE_RXDS_EN_2ND_MASK             0x00000008                // AFE_RXDS_EN_2ND[3]
#define CONN_GPIO_PINMUX_SEL1_AFE_RXDS_EN_2ND_SHFT             3
#define CONN_GPIO_PINMUX_SEL1_AFE_RXDS_EN_ADDR                 CONN_GPIO_PINMUX_SEL1_ADDR
#define CONN_GPIO_PINMUX_SEL1_AFE_RXDS_EN_MASK                 0x00000004                // AFE_RXDS_EN[2]
#define CONN_GPIO_PINMUX_SEL1_AFE_RXDS_EN_SHFT                 2

/* =====================================================================================

  ---PINMUX_SEL2 (0x18016000 + 0x044)---

    PINMUX_SEL2[31..0]           - (RW) CONN_TEST_DO selection
                                     1: Normal mode
                                     0: GPIO pin_2

 =====================================================================================*/
#define CONN_GPIO_PINMUX_SEL2_PINMUX_SEL2_ADDR                 CONN_GPIO_PINMUX_SEL2_ADDR
#define CONN_GPIO_PINMUX_SEL2_PINMUX_SEL2_MASK                 0xFFFFFFFF                // PINMUX_SEL2[31..0]
#define CONN_GPIO_PINMUX_SEL2_PINMUX_SEL2_SHFT                 0

/* =====================================================================================

  ---PINMUX_SEL3 (0x18016000 + 0x048)---

    PINMUX_SEL3[31..0]           - (RW) GPIO pin_0 selection
                                     1: Debug mode(bgf)
                                     0: Nornal mode GPIO

 =====================================================================================*/
#define CONN_GPIO_PINMUX_SEL3_PINMUX_SEL3_ADDR                 CONN_GPIO_PINMUX_SEL3_ADDR
#define CONN_GPIO_PINMUX_SEL3_PINMUX_SEL3_MASK                 0xFFFFFFFF                // PINMUX_SEL3[31..0]
#define CONN_GPIO_PINMUX_SEL3_PINMUX_SEL3_SHFT                 0

/* =====================================================================================

  ---PINMUX_SEL4 (0x18016000 + 0x04C)---

    PINMUX_SEL4[31..0]           - (RW) GPIO pin_2 selection
                                     0: GPIO pin_1
                                     1: Debug mode(infra)

 =====================================================================================*/
#define CONN_GPIO_PINMUX_SEL4_PINMUX_SEL4_ADDR                 CONN_GPIO_PINMUX_SEL4_ADDR
#define CONN_GPIO_PINMUX_SEL4_PINMUX_SEL4_MASK                 0xFFFFFFFF                // PINMUX_SEL4[31..0]
#define CONN_GPIO_PINMUX_SEL4_PINMUX_SEL4_SHFT                 0

/* =====================================================================================

  ---PINMUX_SEL5 (0x18016000 + 0x050)---

    PINMUX_SEL5[31..0]           - (RW) GPIO pin_1 selection
                                     0: GPIO pin_0
                                     1: Debug mode(wifi)

 =====================================================================================*/
#define CONN_GPIO_PINMUX_SEL5_PINMUX_SEL5_ADDR                 CONN_GPIO_PINMUX_SEL5_ADDR
#define CONN_GPIO_PINMUX_SEL5_PINMUX_SEL5_MASK                 0xFFFFFFFF                // PINMUX_SEL5[31..0]
#define CONN_GPIO_PINMUX_SEL5_PINMUX_SEL5_SHFT                 0

/* =====================================================================================

  ---MONFLG_RECORD (0x18016000 + 0x054)---

    mon_flag_out[31..0]          - (RO) CR record of mon_flag_out in OFF domain

 =====================================================================================*/
#define CONN_GPIO_MONFLG_RECORD_mon_flag_out_ADDR              CONN_GPIO_MONFLG_RECORD_ADDR
#define CONN_GPIO_MONFLG_RECORD_mon_flag_out_MASK              0xFFFFFFFF                // mon_flag_out[31..0]
#define CONN_GPIO_MONFLG_RECORD_mon_flag_out_SHFT              0

/* =====================================================================================

  ---GPIO_MISC_CTRL (0x18016000 + 0x058)---

    RESERVED0[0]                 - (RO) Reserved bits
    MON_FLAG_EN[1]               - (RW) enable signal of monflag
    RESERVED2[3..2]              - (RO) Reserved bits
    gpio_lb_en[4]                - (RW) enable signal of gpio loopback test
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_GPIO_MISC_CTRL_gpio_lb_en_ADDR               CONN_GPIO_GPIO_MISC_CTRL_ADDR
#define CONN_GPIO_GPIO_MISC_CTRL_gpio_lb_en_MASK               0x00000010                // gpio_lb_en[4]
#define CONN_GPIO_GPIO_MISC_CTRL_gpio_lb_en_SHFT               4
#define CONN_GPIO_GPIO_MISC_CTRL_MON_FLAG_EN_ADDR              CONN_GPIO_GPIO_MISC_CTRL_ADDR
#define CONN_GPIO_GPIO_MISC_CTRL_MON_FLAG_EN_MASK              0x00000002                // MON_FLAG_EN[1]
#define CONN_GPIO_GPIO_MISC_CTRL_MON_FLAG_EN_SHFT              1

/* =====================================================================================

  ---ant_rf_misc_1 (0x18016000 + 0x304)---

    R_RF_SW_T[3..0]              - (RW) RF_SW_R manual value
    R_RF_SW_R[7..4]              - (RW) RF_SW_T manual value
    R_RF_EXT_PA_ON_A[11..8]      - (RW) RF_EXT_PA_ON_A manual value
    R_RF_EXT_PA_ON_G[15..12]     - (RW) RF_EXT_PA_ON_G manual value
    R_RF_EXT_LNA_ON_A[19..16]    - (RW) RF_EXT_LNA_ON_A manual value
    R_RF_EXT_LNA_ON_G[23..20]    - (RW) RF_EXT_LNA_ON_G manual value
    R_LIT_WF_SW_R_G[27..24]      - (RW) LIT_WF_SW_R_G manual value
    RESERVED28[30..28]           - (RO) Reserved bits
    R_RF_MANUAL[31]              - (RW) RF MANUAL ENABLE
                                     1'b0 : NORMAL MODE
                                     1'b1 : MANUAL MODE

 =====================================================================================*/
#define CONN_GPIO_ant_rf_misc_1_R_RF_MANUAL_ADDR               CONN_GPIO_ant_rf_misc_1_ADDR
#define CONN_GPIO_ant_rf_misc_1_R_RF_MANUAL_MASK               0x80000000                // R_RF_MANUAL[31]
#define CONN_GPIO_ant_rf_misc_1_R_RF_MANUAL_SHFT               31
#define CONN_GPIO_ant_rf_misc_1_R_LIT_WF_SW_R_G_ADDR           CONN_GPIO_ant_rf_misc_1_ADDR
#define CONN_GPIO_ant_rf_misc_1_R_LIT_WF_SW_R_G_MASK           0x0F000000                // R_LIT_WF_SW_R_G[27..24]
#define CONN_GPIO_ant_rf_misc_1_R_LIT_WF_SW_R_G_SHFT           24
#define CONN_GPIO_ant_rf_misc_1_R_RF_EXT_LNA_ON_G_ADDR         CONN_GPIO_ant_rf_misc_1_ADDR
#define CONN_GPIO_ant_rf_misc_1_R_RF_EXT_LNA_ON_G_MASK         0x00F00000                // R_RF_EXT_LNA_ON_G[23..20]
#define CONN_GPIO_ant_rf_misc_1_R_RF_EXT_LNA_ON_G_SHFT         20
#define CONN_GPIO_ant_rf_misc_1_R_RF_EXT_LNA_ON_A_ADDR         CONN_GPIO_ant_rf_misc_1_ADDR
#define CONN_GPIO_ant_rf_misc_1_R_RF_EXT_LNA_ON_A_MASK         0x000F0000                // R_RF_EXT_LNA_ON_A[19..16]
#define CONN_GPIO_ant_rf_misc_1_R_RF_EXT_LNA_ON_A_SHFT         16
#define CONN_GPIO_ant_rf_misc_1_R_RF_EXT_PA_ON_G_ADDR          CONN_GPIO_ant_rf_misc_1_ADDR
#define CONN_GPIO_ant_rf_misc_1_R_RF_EXT_PA_ON_G_MASK          0x0000F000                // R_RF_EXT_PA_ON_G[15..12]
#define CONN_GPIO_ant_rf_misc_1_R_RF_EXT_PA_ON_G_SHFT          12
#define CONN_GPIO_ant_rf_misc_1_R_RF_EXT_PA_ON_A_ADDR          CONN_GPIO_ant_rf_misc_1_ADDR
#define CONN_GPIO_ant_rf_misc_1_R_RF_EXT_PA_ON_A_MASK          0x00000F00                // R_RF_EXT_PA_ON_A[11..8]
#define CONN_GPIO_ant_rf_misc_1_R_RF_EXT_PA_ON_A_SHFT          8
#define CONN_GPIO_ant_rf_misc_1_R_RF_SW_R_ADDR                 CONN_GPIO_ant_rf_misc_1_ADDR
#define CONN_GPIO_ant_rf_misc_1_R_RF_SW_R_MASK                 0x000000F0                // R_RF_SW_R[7..4]
#define CONN_GPIO_ant_rf_misc_1_R_RF_SW_R_SHFT                 4
#define CONN_GPIO_ant_rf_misc_1_R_RF_SW_T_ADDR                 CONN_GPIO_ant_rf_misc_1_ADDR
#define CONN_GPIO_ant_rf_misc_1_R_RF_SW_T_MASK                 0x0000000F                // R_RF_SW_T[3..0]
#define CONN_GPIO_ant_rf_misc_1_R_RF_SW_T_SHFT                 0

/* =====================================================================================

  ---ant_rf_misc_2 (0x18016000 + 0x308)---

    R_BT_USE_WBT[0]              - (RW) BT_USE_WBT manual value
    R_GPIO_PIP1_SEL[8..1]        - (RW) GPIO_PIP1_SEL manual value
    R_GPIO_PIP0_SEL[16..9]       - (RW) GPIO_PIP0_SEL manual value
    R_LITBT_EPA_ELNA_CTRL[28..17] - (RW) LITBT_EPA_ELNA_CTRL manual value
    RESERVED29[30..29]           - (RO) Reserved bits
    R_RF_MANUAL_BT[31]           - (RW) BT RF MANUAL ENABLE
                                     1'b0 : NORMAL MODE
                                     1'b1 : MANUAL MODE

 =====================================================================================*/
#define CONN_GPIO_ant_rf_misc_2_R_RF_MANUAL_BT_ADDR            CONN_GPIO_ant_rf_misc_2_ADDR
#define CONN_GPIO_ant_rf_misc_2_R_RF_MANUAL_BT_MASK            0x80000000                // R_RF_MANUAL_BT[31]
#define CONN_GPIO_ant_rf_misc_2_R_RF_MANUAL_BT_SHFT            31
#define CONN_GPIO_ant_rf_misc_2_R_LITBT_EPA_ELNA_CTRL_ADDR     CONN_GPIO_ant_rf_misc_2_ADDR
#define CONN_GPIO_ant_rf_misc_2_R_LITBT_EPA_ELNA_CTRL_MASK     0x1FFE0000                // R_LITBT_EPA_ELNA_CTRL[28..17]
#define CONN_GPIO_ant_rf_misc_2_R_LITBT_EPA_ELNA_CTRL_SHFT     17
#define CONN_GPIO_ant_rf_misc_2_R_GPIO_PIP0_SEL_ADDR           CONN_GPIO_ant_rf_misc_2_ADDR
#define CONN_GPIO_ant_rf_misc_2_R_GPIO_PIP0_SEL_MASK           0x0001FE00                // R_GPIO_PIP0_SEL[16..9]
#define CONN_GPIO_ant_rf_misc_2_R_GPIO_PIP0_SEL_SHFT           9
#define CONN_GPIO_ant_rf_misc_2_R_GPIO_PIP1_SEL_ADDR           CONN_GPIO_ant_rf_misc_2_ADDR
#define CONN_GPIO_ant_rf_misc_2_R_GPIO_PIP1_SEL_MASK           0x000001FE                // R_GPIO_PIP1_SEL[8..1]
#define CONN_GPIO_ant_rf_misc_2_R_GPIO_PIP1_SEL_SHFT           1
#define CONN_GPIO_ant_rf_misc_2_R_BT_USE_WBT_ADDR              CONN_GPIO_ant_rf_misc_2_ADDR
#define CONN_GPIO_ant_rf_misc_2_R_BT_USE_WBT_MASK              0x00000001                // R_BT_USE_WBT[0]
#define CONN_GPIO_ant_rf_misc_2_R_BT_USE_WBT_SHFT              0

/* =====================================================================================

  ---ant_rf_misc_3 (0x18016000 + 0x30C)---

    R_BT_RF1_EPA_ELNA_CTRL[11..0] - (RW) BT_RF1_EPA_ELNA_CTRL manual value
    R_BT_RF0_EPA_ELNA_CTRL[23..12] - (RW) BT_RF0_EPA_ELNA_CTRL manual value
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_rf_misc_3_R_BT_RF0_EPA_ELNA_CTRL_ADDR    CONN_GPIO_ant_rf_misc_3_ADDR
#define CONN_GPIO_ant_rf_misc_3_R_BT_RF0_EPA_ELNA_CTRL_MASK    0x00FFF000                // R_BT_RF0_EPA_ELNA_CTRL[23..12]
#define CONN_GPIO_ant_rf_misc_3_R_BT_RF0_EPA_ELNA_CTRL_SHFT    12
#define CONN_GPIO_ant_rf_misc_3_R_BT_RF1_EPA_ELNA_CTRL_ADDR    CONN_GPIO_ant_rf_misc_3_ADDR
#define CONN_GPIO_ant_rf_misc_3_R_BT_RF1_EPA_ELNA_CTRL_MASK    0x00000FFF                // R_BT_RF1_EPA_ELNA_CTRL[11..0]
#define CONN_GPIO_ant_rf_misc_3_R_BT_RF1_EPA_ELNA_CTRL_SHFT    0

/* =====================================================================================

  ---ant_rf_misc_4 (0x18016000 + 0x310)---

    R_WIFI1_ANT_ID[11..0]        - (RW) WIFI1_ANT_ID manual value
    R_WIFI0_ANT_ID[23..12]       - (RW) WIFI0_ANT_ID manual value
    R_LIT_WF_SW_R_A[27..24]      - (RW) LIT_WF_SW_R_A manual value
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_rf_misc_4_R_LIT_WF_SW_R_A_ADDR           CONN_GPIO_ant_rf_misc_4_ADDR
#define CONN_GPIO_ant_rf_misc_4_R_LIT_WF_SW_R_A_MASK           0x0F000000                // R_LIT_WF_SW_R_A[27..24]
#define CONN_GPIO_ant_rf_misc_4_R_LIT_WF_SW_R_A_SHFT           24
#define CONN_GPIO_ant_rf_misc_4_R_WIFI0_ANT_ID_ADDR            CONN_GPIO_ant_rf_misc_4_ADDR
#define CONN_GPIO_ant_rf_misc_4_R_WIFI0_ANT_ID_MASK            0x00FFF000                // R_WIFI0_ANT_ID[23..12]
#define CONN_GPIO_ant_rf_misc_4_R_WIFI0_ANT_ID_SHFT            12
#define CONN_GPIO_ant_rf_misc_4_R_WIFI1_ANT_ID_ADDR            CONN_GPIO_ant_rf_misc_4_ADDR
#define CONN_GPIO_ant_rf_misc_4_R_WIFI1_ANT_ID_MASK            0x00000FFF                // R_WIFI1_ANT_ID[11..0]
#define CONN_GPIO_ant_rf_misc_4_R_WIFI1_ANT_ID_SHFT            0

/* =====================================================================================

  ---ip1_ant_rf_misc (0x18016000 + 0x314)---

    R_IP1_RF_SW_T[3..0]          - (RW) RF_SW_R manual value
    R_IP1_RF_SW_R[7..4]          - (RW) RF_SW_T manual value
    R_IP1_RF_EXT_PA_ON_A[11..8]  - (RW) RF_EXT_PA_ON_A manual value
    R_IP1_RF_EXT_PA_ON_G[15..12] - (RW) RF_EXT_PA_ON_G manual value
    R_IP1_RF_EXT_LNA_ON_A[19..16] - (RW) RF_EXT_LNA_ON_A manual value
    R_IP1_RF_EXT_LNA_ON_G[23..20] - (RW) RF_EXT_LNA_ON_G manual value
    RESERVED24[30..24]           - (RO) Reserved bits
    R_IP1_RF_MANUAL[31]          - (RW) IP1 RF MANUAL ENABLE
                                     1'b0 : NORMAL MODE
                                     1'b1 : MANUAL MODE

 =====================================================================================*/
#define CONN_GPIO_ip1_ant_rf_misc_R_IP1_RF_MANUAL_ADDR         CONN_GPIO_ip1_ant_rf_misc_ADDR
#define CONN_GPIO_ip1_ant_rf_misc_R_IP1_RF_MANUAL_MASK         0x80000000                // R_IP1_RF_MANUAL[31]
#define CONN_GPIO_ip1_ant_rf_misc_R_IP1_RF_MANUAL_SHFT         31
#define CONN_GPIO_ip1_ant_rf_misc_R_IP1_RF_EXT_LNA_ON_G_ADDR   CONN_GPIO_ip1_ant_rf_misc_ADDR
#define CONN_GPIO_ip1_ant_rf_misc_R_IP1_RF_EXT_LNA_ON_G_MASK   0x00F00000                // R_IP1_RF_EXT_LNA_ON_G[23..20]
#define CONN_GPIO_ip1_ant_rf_misc_R_IP1_RF_EXT_LNA_ON_G_SHFT   20
#define CONN_GPIO_ip1_ant_rf_misc_R_IP1_RF_EXT_LNA_ON_A_ADDR   CONN_GPIO_ip1_ant_rf_misc_ADDR
#define CONN_GPIO_ip1_ant_rf_misc_R_IP1_RF_EXT_LNA_ON_A_MASK   0x000F0000                // R_IP1_RF_EXT_LNA_ON_A[19..16]
#define CONN_GPIO_ip1_ant_rf_misc_R_IP1_RF_EXT_LNA_ON_A_SHFT   16
#define CONN_GPIO_ip1_ant_rf_misc_R_IP1_RF_EXT_PA_ON_G_ADDR    CONN_GPIO_ip1_ant_rf_misc_ADDR
#define CONN_GPIO_ip1_ant_rf_misc_R_IP1_RF_EXT_PA_ON_G_MASK    0x0000F000                // R_IP1_RF_EXT_PA_ON_G[15..12]
#define CONN_GPIO_ip1_ant_rf_misc_R_IP1_RF_EXT_PA_ON_G_SHFT    12
#define CONN_GPIO_ip1_ant_rf_misc_R_IP1_RF_EXT_PA_ON_A_ADDR    CONN_GPIO_ip1_ant_rf_misc_ADDR
#define CONN_GPIO_ip1_ant_rf_misc_R_IP1_RF_EXT_PA_ON_A_MASK    0x00000F00                // R_IP1_RF_EXT_PA_ON_A[11..8]
#define CONN_GPIO_ip1_ant_rf_misc_R_IP1_RF_EXT_PA_ON_A_SHFT    8
#define CONN_GPIO_ip1_ant_rf_misc_R_IP1_RF_SW_R_ADDR           CONN_GPIO_ip1_ant_rf_misc_ADDR
#define CONN_GPIO_ip1_ant_rf_misc_R_IP1_RF_SW_R_MASK           0x000000F0                // R_IP1_RF_SW_R[7..4]
#define CONN_GPIO_ip1_ant_rf_misc_R_IP1_RF_SW_R_SHFT           4
#define CONN_GPIO_ip1_ant_rf_misc_R_IP1_RF_SW_T_ADDR           CONN_GPIO_ip1_ant_rf_misc_ADDR
#define CONN_GPIO_ip1_ant_rf_misc_R_IP1_RF_SW_T_MASK           0x0000000F                // R_IP1_RF_SW_T[3..0]
#define CONN_GPIO_ip1_ant_rf_misc_R_IP1_RF_SW_T_SHFT           0

/* =====================================================================================

  ---ip1_ant_rf_misc_2 (0x18016000 + 0x318)---

    R_IP1_BT_USE_WBT[0]          - (RW) IP1_BT_USE_WBT manual value
    R_IP1_GPIO_PIP1_SEL[8..1]    - (RW) IP1_GPIO_PIP1_SEL manual value
    R_IP1_GPIO_PIP0_SEL[16..9]   - (RW) IP1_GPIO_PIP0_SEL manual value
    R_IP1_LITBT_EPA_ELNA_CTRL[28..17] - (RW) IP1 LITBT_EPA_ELNA_CTRL manual value
    RESERVED29[30..29]           - (RO) Reserved bits
    R_IP1_RF_MANUAL_BT[31]       - (RW) IP1 BT RF MANUAL ENABLE
                                     1'b0 : NORMAL MODE
                                     1'b1 : MANUAL MODE

 =====================================================================================*/
#define CONN_GPIO_ip1_ant_rf_misc_2_R_IP1_RF_MANUAL_BT_ADDR    CONN_GPIO_ip1_ant_rf_misc_2_ADDR
#define CONN_GPIO_ip1_ant_rf_misc_2_R_IP1_RF_MANUAL_BT_MASK    0x80000000                // R_IP1_RF_MANUAL_BT[31]
#define CONN_GPIO_ip1_ant_rf_misc_2_R_IP1_RF_MANUAL_BT_SHFT    31
#define CONN_GPIO_ip1_ant_rf_misc_2_R_IP1_LITBT_EPA_ELNA_CTRL_ADDR CONN_GPIO_ip1_ant_rf_misc_2_ADDR
#define CONN_GPIO_ip1_ant_rf_misc_2_R_IP1_LITBT_EPA_ELNA_CTRL_MASK 0x1FFE0000                // R_IP1_LITBT_EPA_ELNA_CTRL[28..17]
#define CONN_GPIO_ip1_ant_rf_misc_2_R_IP1_LITBT_EPA_ELNA_CTRL_SHFT 17
#define CONN_GPIO_ip1_ant_rf_misc_2_R_IP1_GPIO_PIP0_SEL_ADDR   CONN_GPIO_ip1_ant_rf_misc_2_ADDR
#define CONN_GPIO_ip1_ant_rf_misc_2_R_IP1_GPIO_PIP0_SEL_MASK   0x0001FE00                // R_IP1_GPIO_PIP0_SEL[16..9]
#define CONN_GPIO_ip1_ant_rf_misc_2_R_IP1_GPIO_PIP0_SEL_SHFT   9
#define CONN_GPIO_ip1_ant_rf_misc_2_R_IP1_GPIO_PIP1_SEL_ADDR   CONN_GPIO_ip1_ant_rf_misc_2_ADDR
#define CONN_GPIO_ip1_ant_rf_misc_2_R_IP1_GPIO_PIP1_SEL_MASK   0x000001FE                // R_IP1_GPIO_PIP1_SEL[8..1]
#define CONN_GPIO_ip1_ant_rf_misc_2_R_IP1_GPIO_PIP1_SEL_SHFT   1
#define CONN_GPIO_ip1_ant_rf_misc_2_R_IP1_BT_USE_WBT_ADDR      CONN_GPIO_ip1_ant_rf_misc_2_ADDR
#define CONN_GPIO_ip1_ant_rf_misc_2_R_IP1_BT_USE_WBT_MASK      0x00000001                // R_IP1_BT_USE_WBT[0]
#define CONN_GPIO_ip1_ant_rf_misc_2_R_IP1_BT_USE_WBT_SHFT      0

/* =====================================================================================

  ---ip1_ant_rf_misc_3 (0x18016000 + 0x31C)---

    R_IP1_BT_RF1_EPA_ELNA_CTRL[11..0] - (RW) IP1_BT_RF1_EPA_ELNA_CTRL manual value
    R_IP1_BT_RF0_EPA_ELNA_CTRL[23..12] - (RW) IP1_BT_RF0_EPA_ELNA_CTRL manual value
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ip1_ant_rf_misc_3_R_IP1_BT_RF0_EPA_ELNA_CTRL_ADDR CONN_GPIO_ip1_ant_rf_misc_3_ADDR
#define CONN_GPIO_ip1_ant_rf_misc_3_R_IP1_BT_RF0_EPA_ELNA_CTRL_MASK 0x00FFF000                // R_IP1_BT_RF0_EPA_ELNA_CTRL[23..12]
#define CONN_GPIO_ip1_ant_rf_misc_3_R_IP1_BT_RF0_EPA_ELNA_CTRL_SHFT 12
#define CONN_GPIO_ip1_ant_rf_misc_3_R_IP1_BT_RF1_EPA_ELNA_CTRL_ADDR CONN_GPIO_ip1_ant_rf_misc_3_ADDR
#define CONN_GPIO_ip1_ant_rf_misc_3_R_IP1_BT_RF1_EPA_ELNA_CTRL_MASK 0x00000FFF                // R_IP1_BT_RF1_EPA_ELNA_CTRL[11..0]
#define CONN_GPIO_ip1_ant_rf_misc_3_R_IP1_BT_RF1_EPA_ELNA_CTRL_SHFT 0

/* =====================================================================================

  ---ip1_ant_rf_misc_4 (0x18016000 + 0x320)---

    R_IP1_WIFI1_ANT_ID[11..0]    - (RW) IP1_WIFI1_ANT_ID manual value
    R_IP1_WIFI0_ANT_ID[23..12]   - (RW) IP1_WIFI0_ANT_ID manual value
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ip1_ant_rf_misc_4_R_IP1_WIFI0_ANT_ID_ADDR    CONN_GPIO_ip1_ant_rf_misc_4_ADDR
#define CONN_GPIO_ip1_ant_rf_misc_4_R_IP1_WIFI0_ANT_ID_MASK    0x00FFF000                // R_IP1_WIFI0_ANT_ID[23..12]
#define CONN_GPIO_ip1_ant_rf_misc_4_R_IP1_WIFI0_ANT_ID_SHFT    12
#define CONN_GPIO_ip1_ant_rf_misc_4_R_IP1_WIFI1_ANT_ID_ADDR    CONN_GPIO_ip1_ant_rf_misc_4_ADDR
#define CONN_GPIO_ip1_ant_rf_misc_4_R_IP1_WIFI1_ANT_ID_MASK    0x00000FFF                // R_IP1_WIFI1_ANT_ID[11..0]
#define CONN_GPIO_ip1_ant_rf_misc_4_R_IP1_WIFI1_ANT_ID_SHFT    0

/* =====================================================================================

  ---ant_pin_cfg0 (0x18016000 + 0X400)---

    ANT_PIN_0_BTTIME_SELECT[7..0] - (RW) ANT_PIN_0 BT TIME ant_pinmux table mode
    ANT_PIN_0_WFTIME_SELECT[15..8] - (RW) ANT_PIN_0 WF TIME ant_pinmux table mode
    ANT_PIN_0_BTTIME_POLARITY_SETTING[16] - (RW) ANT_PIN_0 BT TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_0_WFTIME_POLARITY_SETTING[17] - (RW) ANT_PIN_0 WF TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_0_MUX_SELECT[23..18] - (RW) ANT_PIN_0 mode of BT/WF window decision
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_pin_cfg0_ANT_PIN_0_MUX_SELECT_ADDR       CONN_GPIO_ant_pin_cfg0_ADDR
#define CONN_GPIO_ant_pin_cfg0_ANT_PIN_0_MUX_SELECT_MASK       0x00FC0000                // ANT_PIN_0_MUX_SELECT[23..18]
#define CONN_GPIO_ant_pin_cfg0_ANT_PIN_0_MUX_SELECT_SHFT       18
#define CONN_GPIO_ant_pin_cfg0_ANT_PIN_0_WFTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg0_ADDR
#define CONN_GPIO_ant_pin_cfg0_ANT_PIN_0_WFTIME_POLARITY_SETTING_MASK 0x00020000                // ANT_PIN_0_WFTIME_POLARITY_SETTING[17]
#define CONN_GPIO_ant_pin_cfg0_ANT_PIN_0_WFTIME_POLARITY_SETTING_SHFT 17
#define CONN_GPIO_ant_pin_cfg0_ANT_PIN_0_BTTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg0_ADDR
#define CONN_GPIO_ant_pin_cfg0_ANT_PIN_0_BTTIME_POLARITY_SETTING_MASK 0x00010000                // ANT_PIN_0_BTTIME_POLARITY_SETTING[16]
#define CONN_GPIO_ant_pin_cfg0_ANT_PIN_0_BTTIME_POLARITY_SETTING_SHFT 16
#define CONN_GPIO_ant_pin_cfg0_ANT_PIN_0_WFTIME_SELECT_ADDR    CONN_GPIO_ant_pin_cfg0_ADDR
#define CONN_GPIO_ant_pin_cfg0_ANT_PIN_0_WFTIME_SELECT_MASK    0x0000FF00                // ANT_PIN_0_WFTIME_SELECT[15..8]
#define CONN_GPIO_ant_pin_cfg0_ANT_PIN_0_WFTIME_SELECT_SHFT    8
#define CONN_GPIO_ant_pin_cfg0_ANT_PIN_0_BTTIME_SELECT_ADDR    CONN_GPIO_ant_pin_cfg0_ADDR
#define CONN_GPIO_ant_pin_cfg0_ANT_PIN_0_BTTIME_SELECT_MASK    0x000000FF                // ANT_PIN_0_BTTIME_SELECT[7..0]
#define CONN_GPIO_ant_pin_cfg0_ANT_PIN_0_BTTIME_SELECT_SHFT    0

/* =====================================================================================

  ---ant_pin_cfg1 (0x18016000 + 0x404)---

    ANT_PIN_1_BTTIME_SELECT[7..0] - (RW) ANT_PIN_1 BT TIME ant_pinmux table mode
    ANT_PIN_1_WFTIME_SELECT[15..8] - (RW) ANT_PIN_1 WF TIME ant_pinmux table mode
    ANT_PIN_1_BTTIME_POLARITY_SETTING[16] - (RW) ANT_PIN_1 BT TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_1_WFTIME_POLARITY_SETTING[17] - (RW) ANT_PIN_1 WF TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_1_MUX_SELECT[23..18] - (RW) ANT_PIN_1 mode of BT/WF window decision
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_pin_cfg1_ANT_PIN_1_MUX_SELECT_ADDR       CONN_GPIO_ant_pin_cfg1_ADDR
#define CONN_GPIO_ant_pin_cfg1_ANT_PIN_1_MUX_SELECT_MASK       0x00FC0000                // ANT_PIN_1_MUX_SELECT[23..18]
#define CONN_GPIO_ant_pin_cfg1_ANT_PIN_1_MUX_SELECT_SHFT       18
#define CONN_GPIO_ant_pin_cfg1_ANT_PIN_1_WFTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg1_ADDR
#define CONN_GPIO_ant_pin_cfg1_ANT_PIN_1_WFTIME_POLARITY_SETTING_MASK 0x00020000                // ANT_PIN_1_WFTIME_POLARITY_SETTING[17]
#define CONN_GPIO_ant_pin_cfg1_ANT_PIN_1_WFTIME_POLARITY_SETTING_SHFT 17
#define CONN_GPIO_ant_pin_cfg1_ANT_PIN_1_BTTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg1_ADDR
#define CONN_GPIO_ant_pin_cfg1_ANT_PIN_1_BTTIME_POLARITY_SETTING_MASK 0x00010000                // ANT_PIN_1_BTTIME_POLARITY_SETTING[16]
#define CONN_GPIO_ant_pin_cfg1_ANT_PIN_1_BTTIME_POLARITY_SETTING_SHFT 16
#define CONN_GPIO_ant_pin_cfg1_ANT_PIN_1_WFTIME_SELECT_ADDR    CONN_GPIO_ant_pin_cfg1_ADDR
#define CONN_GPIO_ant_pin_cfg1_ANT_PIN_1_WFTIME_SELECT_MASK    0x0000FF00                // ANT_PIN_1_WFTIME_SELECT[15..8]
#define CONN_GPIO_ant_pin_cfg1_ANT_PIN_1_WFTIME_SELECT_SHFT    8
#define CONN_GPIO_ant_pin_cfg1_ANT_PIN_1_BTTIME_SELECT_ADDR    CONN_GPIO_ant_pin_cfg1_ADDR
#define CONN_GPIO_ant_pin_cfg1_ANT_PIN_1_BTTIME_SELECT_MASK    0x000000FF                // ANT_PIN_1_BTTIME_SELECT[7..0]
#define CONN_GPIO_ant_pin_cfg1_ANT_PIN_1_BTTIME_SELECT_SHFT    0

/* =====================================================================================

  ---ant_pin_cfg2 (0x18016000 + 0x408)---

    ANT_PIN_2_BTTIME_SELECT[7..0] - (RW) ANT_PIN_2 BT TIME ant_pinmux table mode
    ANT_PIN_2_WFTIME_SELECT[15..8] - (RW) ANT_PIN_2 WF TIME ant_pinmux table mode
    ANT_PIN_2_BTTIME_POLARITY_SETTING[16] - (RW) ANT_PIN_2 BT TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_2_WFTIME_POLARITY_SETTING[17] - (RW) ANT_PIN_2 WF TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_2_MUX_SELECT[23..18] - (RW) ANT_PIN_2 mode of BT/WF window decision
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_pin_cfg2_ANT_PIN_2_MUX_SELECT_ADDR       CONN_GPIO_ant_pin_cfg2_ADDR
#define CONN_GPIO_ant_pin_cfg2_ANT_PIN_2_MUX_SELECT_MASK       0x00FC0000                // ANT_PIN_2_MUX_SELECT[23..18]
#define CONN_GPIO_ant_pin_cfg2_ANT_PIN_2_MUX_SELECT_SHFT       18
#define CONN_GPIO_ant_pin_cfg2_ANT_PIN_2_WFTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg2_ADDR
#define CONN_GPIO_ant_pin_cfg2_ANT_PIN_2_WFTIME_POLARITY_SETTING_MASK 0x00020000                // ANT_PIN_2_WFTIME_POLARITY_SETTING[17]
#define CONN_GPIO_ant_pin_cfg2_ANT_PIN_2_WFTIME_POLARITY_SETTING_SHFT 17
#define CONN_GPIO_ant_pin_cfg2_ANT_PIN_2_BTTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg2_ADDR
#define CONN_GPIO_ant_pin_cfg2_ANT_PIN_2_BTTIME_POLARITY_SETTING_MASK 0x00010000                // ANT_PIN_2_BTTIME_POLARITY_SETTING[16]
#define CONN_GPIO_ant_pin_cfg2_ANT_PIN_2_BTTIME_POLARITY_SETTING_SHFT 16
#define CONN_GPIO_ant_pin_cfg2_ANT_PIN_2_WFTIME_SELECT_ADDR    CONN_GPIO_ant_pin_cfg2_ADDR
#define CONN_GPIO_ant_pin_cfg2_ANT_PIN_2_WFTIME_SELECT_MASK    0x0000FF00                // ANT_PIN_2_WFTIME_SELECT[15..8]
#define CONN_GPIO_ant_pin_cfg2_ANT_PIN_2_WFTIME_SELECT_SHFT    8
#define CONN_GPIO_ant_pin_cfg2_ANT_PIN_2_BTTIME_SELECT_ADDR    CONN_GPIO_ant_pin_cfg2_ADDR
#define CONN_GPIO_ant_pin_cfg2_ANT_PIN_2_BTTIME_SELECT_MASK    0x000000FF                // ANT_PIN_2_BTTIME_SELECT[7..0]
#define CONN_GPIO_ant_pin_cfg2_ANT_PIN_2_BTTIME_SELECT_SHFT    0

/* =====================================================================================

  ---ant_pin_cfg3 (0x18016000 + 0x40C)---

    ANT_PIN_3_BTTIME_SELECT[7..0] - (RW) ANT_PIN_3 BT TIME ant_pinmux table mode
    ANT_PIN_3_WFTIME_SELECT[15..8] - (RW) ANT_PIN_3 WF TIME ant_pinmux table mode
    ANT_PIN_3_BTTIME_POLARITY_SETTING[16] - (RW) ANT_PIN_3 BT TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_3_WFTIME_POLARITY_SETTING[17] - (RW) ANT_PIN_3 WF TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_3_MUX_SELECT[23..18] - (RW) ANT_PIN_3 mode of BT/WF window decision
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_pin_cfg3_ANT_PIN_3_MUX_SELECT_ADDR       CONN_GPIO_ant_pin_cfg3_ADDR
#define CONN_GPIO_ant_pin_cfg3_ANT_PIN_3_MUX_SELECT_MASK       0x00FC0000                // ANT_PIN_3_MUX_SELECT[23..18]
#define CONN_GPIO_ant_pin_cfg3_ANT_PIN_3_MUX_SELECT_SHFT       18
#define CONN_GPIO_ant_pin_cfg3_ANT_PIN_3_WFTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg3_ADDR
#define CONN_GPIO_ant_pin_cfg3_ANT_PIN_3_WFTIME_POLARITY_SETTING_MASK 0x00020000                // ANT_PIN_3_WFTIME_POLARITY_SETTING[17]
#define CONN_GPIO_ant_pin_cfg3_ANT_PIN_3_WFTIME_POLARITY_SETTING_SHFT 17
#define CONN_GPIO_ant_pin_cfg3_ANT_PIN_3_BTTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg3_ADDR
#define CONN_GPIO_ant_pin_cfg3_ANT_PIN_3_BTTIME_POLARITY_SETTING_MASK 0x00010000                // ANT_PIN_3_BTTIME_POLARITY_SETTING[16]
#define CONN_GPIO_ant_pin_cfg3_ANT_PIN_3_BTTIME_POLARITY_SETTING_SHFT 16
#define CONN_GPIO_ant_pin_cfg3_ANT_PIN_3_WFTIME_SELECT_ADDR    CONN_GPIO_ant_pin_cfg3_ADDR
#define CONN_GPIO_ant_pin_cfg3_ANT_PIN_3_WFTIME_SELECT_MASK    0x0000FF00                // ANT_PIN_3_WFTIME_SELECT[15..8]
#define CONN_GPIO_ant_pin_cfg3_ANT_PIN_3_WFTIME_SELECT_SHFT    8
#define CONN_GPIO_ant_pin_cfg3_ANT_PIN_3_BTTIME_SELECT_ADDR    CONN_GPIO_ant_pin_cfg3_ADDR
#define CONN_GPIO_ant_pin_cfg3_ANT_PIN_3_BTTIME_SELECT_MASK    0x000000FF                // ANT_PIN_3_BTTIME_SELECT[7..0]
#define CONN_GPIO_ant_pin_cfg3_ANT_PIN_3_BTTIME_SELECT_SHFT    0

/* =====================================================================================

  ---ant_pin_cfg4 (0x18016000 + 0x410)---

    ANT_PIN_4_BTTIME_SELECT[7..0] - (RW) ANT_PIN_4 BT TIME ant_pinmux table mode
    ANT_PIN_4_WFTIME_SELECT[15..8] - (RW) ANT_PIN_4 WF TIME ant_pinmux table mode
    ANT_PIN_4_BTTIME_POLARITY_SETTING[16] - (RW) ANT_PIN_4 BT TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_4_WFTIME_POLARITY_SETTING[17] - (RW) ANT_PIN_4 WF TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_4_MUX_SELECT[23..18] - (RW) ANT_PIN_4 mode of BT/WF window decision
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_pin_cfg4_ANT_PIN_4_MUX_SELECT_ADDR       CONN_GPIO_ant_pin_cfg4_ADDR
#define CONN_GPIO_ant_pin_cfg4_ANT_PIN_4_MUX_SELECT_MASK       0x00FC0000                // ANT_PIN_4_MUX_SELECT[23..18]
#define CONN_GPIO_ant_pin_cfg4_ANT_PIN_4_MUX_SELECT_SHFT       18
#define CONN_GPIO_ant_pin_cfg4_ANT_PIN_4_WFTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg4_ADDR
#define CONN_GPIO_ant_pin_cfg4_ANT_PIN_4_WFTIME_POLARITY_SETTING_MASK 0x00020000                // ANT_PIN_4_WFTIME_POLARITY_SETTING[17]
#define CONN_GPIO_ant_pin_cfg4_ANT_PIN_4_WFTIME_POLARITY_SETTING_SHFT 17
#define CONN_GPIO_ant_pin_cfg4_ANT_PIN_4_BTTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg4_ADDR
#define CONN_GPIO_ant_pin_cfg4_ANT_PIN_4_BTTIME_POLARITY_SETTING_MASK 0x00010000                // ANT_PIN_4_BTTIME_POLARITY_SETTING[16]
#define CONN_GPIO_ant_pin_cfg4_ANT_PIN_4_BTTIME_POLARITY_SETTING_SHFT 16
#define CONN_GPIO_ant_pin_cfg4_ANT_PIN_4_WFTIME_SELECT_ADDR    CONN_GPIO_ant_pin_cfg4_ADDR
#define CONN_GPIO_ant_pin_cfg4_ANT_PIN_4_WFTIME_SELECT_MASK    0x0000FF00                // ANT_PIN_4_WFTIME_SELECT[15..8]
#define CONN_GPIO_ant_pin_cfg4_ANT_PIN_4_WFTIME_SELECT_SHFT    8
#define CONN_GPIO_ant_pin_cfg4_ANT_PIN_4_BTTIME_SELECT_ADDR    CONN_GPIO_ant_pin_cfg4_ADDR
#define CONN_GPIO_ant_pin_cfg4_ANT_PIN_4_BTTIME_SELECT_MASK    0x000000FF                // ANT_PIN_4_BTTIME_SELECT[7..0]
#define CONN_GPIO_ant_pin_cfg4_ANT_PIN_4_BTTIME_SELECT_SHFT    0

/* =====================================================================================

  ---ant_pin_cfg5 (0x18016000 + 0x414)---

    ANT_PIN_5_BTTIME_SELECT[7..0] - (RW) ANT_PIN_5 BT TIME ant_pinmux table mode
    ANT_PIN_5_WFTIME_SELECT[15..8] - (RW) ANT_PIN_5 WF TIME ant_pinmux table mode
    ANT_PIN_5_BTTIME_POLARITY_SETTING[16] - (RW) ANT_PIN_5 BT TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_5_WFTIME_POLARITY_SETTING[17] - (RW) ANT_PIN_5 WF TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_5_MUX_SELECT[23..18] - (RW) ANT_PIN_5 mode of BT/WF window decision
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_pin_cfg5_ANT_PIN_5_MUX_SELECT_ADDR       CONN_GPIO_ant_pin_cfg5_ADDR
#define CONN_GPIO_ant_pin_cfg5_ANT_PIN_5_MUX_SELECT_MASK       0x00FC0000                // ANT_PIN_5_MUX_SELECT[23..18]
#define CONN_GPIO_ant_pin_cfg5_ANT_PIN_5_MUX_SELECT_SHFT       18
#define CONN_GPIO_ant_pin_cfg5_ANT_PIN_5_WFTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg5_ADDR
#define CONN_GPIO_ant_pin_cfg5_ANT_PIN_5_WFTIME_POLARITY_SETTING_MASK 0x00020000                // ANT_PIN_5_WFTIME_POLARITY_SETTING[17]
#define CONN_GPIO_ant_pin_cfg5_ANT_PIN_5_WFTIME_POLARITY_SETTING_SHFT 17
#define CONN_GPIO_ant_pin_cfg5_ANT_PIN_5_BTTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg5_ADDR
#define CONN_GPIO_ant_pin_cfg5_ANT_PIN_5_BTTIME_POLARITY_SETTING_MASK 0x00010000                // ANT_PIN_5_BTTIME_POLARITY_SETTING[16]
#define CONN_GPIO_ant_pin_cfg5_ANT_PIN_5_BTTIME_POLARITY_SETTING_SHFT 16
#define CONN_GPIO_ant_pin_cfg5_ANT_PIN_5_WFTIME_SELECT_ADDR    CONN_GPIO_ant_pin_cfg5_ADDR
#define CONN_GPIO_ant_pin_cfg5_ANT_PIN_5_WFTIME_SELECT_MASK    0x0000FF00                // ANT_PIN_5_WFTIME_SELECT[15..8]
#define CONN_GPIO_ant_pin_cfg5_ANT_PIN_5_WFTIME_SELECT_SHFT    8
#define CONN_GPIO_ant_pin_cfg5_ANT_PIN_5_BTTIME_SELECT_ADDR    CONN_GPIO_ant_pin_cfg5_ADDR
#define CONN_GPIO_ant_pin_cfg5_ANT_PIN_5_BTTIME_SELECT_MASK    0x000000FF                // ANT_PIN_5_BTTIME_SELECT[7..0]
#define CONN_GPIO_ant_pin_cfg5_ANT_PIN_5_BTTIME_SELECT_SHFT    0

/* =====================================================================================

  ---ant_pin_cfg6 (0x18016000 + 0x418)---

    ANT_PIN_6_BTTIME_SELECT[7..0] - (RW) ANT_PIN_6 BT TIME ant_pinmux table mode
    ANT_PIN_6_WFTIME_SELECT[15..8] - (RW) ANT_PIN_6 WF TIME ant_pinmux table mode
    ANT_PIN_6_BTTIME_POLARITY_SETTING[16] - (RW) ANT_PIN_6 BT TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_6_WFTIME_POLARITY_SETTING[17] - (RW) ANT_PIN_6 WF TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_6_MUX_SELECT[23..18] - (RW) ANT_PIN_6 mode of BT/WF window decision
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_pin_cfg6_ANT_PIN_6_MUX_SELECT_ADDR       CONN_GPIO_ant_pin_cfg6_ADDR
#define CONN_GPIO_ant_pin_cfg6_ANT_PIN_6_MUX_SELECT_MASK       0x00FC0000                // ANT_PIN_6_MUX_SELECT[23..18]
#define CONN_GPIO_ant_pin_cfg6_ANT_PIN_6_MUX_SELECT_SHFT       18
#define CONN_GPIO_ant_pin_cfg6_ANT_PIN_6_WFTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg6_ADDR
#define CONN_GPIO_ant_pin_cfg6_ANT_PIN_6_WFTIME_POLARITY_SETTING_MASK 0x00020000                // ANT_PIN_6_WFTIME_POLARITY_SETTING[17]
#define CONN_GPIO_ant_pin_cfg6_ANT_PIN_6_WFTIME_POLARITY_SETTING_SHFT 17
#define CONN_GPIO_ant_pin_cfg6_ANT_PIN_6_BTTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg6_ADDR
#define CONN_GPIO_ant_pin_cfg6_ANT_PIN_6_BTTIME_POLARITY_SETTING_MASK 0x00010000                // ANT_PIN_6_BTTIME_POLARITY_SETTING[16]
#define CONN_GPIO_ant_pin_cfg6_ANT_PIN_6_BTTIME_POLARITY_SETTING_SHFT 16
#define CONN_GPIO_ant_pin_cfg6_ANT_PIN_6_WFTIME_SELECT_ADDR    CONN_GPIO_ant_pin_cfg6_ADDR
#define CONN_GPIO_ant_pin_cfg6_ANT_PIN_6_WFTIME_SELECT_MASK    0x0000FF00                // ANT_PIN_6_WFTIME_SELECT[15..8]
#define CONN_GPIO_ant_pin_cfg6_ANT_PIN_6_WFTIME_SELECT_SHFT    8
#define CONN_GPIO_ant_pin_cfg6_ANT_PIN_6_BTTIME_SELECT_ADDR    CONN_GPIO_ant_pin_cfg6_ADDR
#define CONN_GPIO_ant_pin_cfg6_ANT_PIN_6_BTTIME_SELECT_MASK    0x000000FF                // ANT_PIN_6_BTTIME_SELECT[7..0]
#define CONN_GPIO_ant_pin_cfg6_ANT_PIN_6_BTTIME_SELECT_SHFT    0

/* =====================================================================================

  ---ant_pin_cfg7 (0x18016000 + 0x41C)---

    ANT_PIN_7_BTTIME_SELECT[7..0] - (RW) ANT_PIN_7 BT TIME ant_pinmux table mode
    ANT_PIN_7_WFTIME_SELECT[15..8] - (RW) ANT_PIN_7 WF TIME ant_pinmux table mode
    ANT_PIN_7_BTTIME_POLARITY_SETTING[16] - (RW) ANT_PIN_7 BT TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_7_WFTIME_POLARITY_SETTING[17] - (RW) ANT_PIN_7 WF TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_7_MUX_SELECT[23..18] - (RW) ANT_PIN_7 mode of BT/WF window decision
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_pin_cfg7_ANT_PIN_7_MUX_SELECT_ADDR       CONN_GPIO_ant_pin_cfg7_ADDR
#define CONN_GPIO_ant_pin_cfg7_ANT_PIN_7_MUX_SELECT_MASK       0x00FC0000                // ANT_PIN_7_MUX_SELECT[23..18]
#define CONN_GPIO_ant_pin_cfg7_ANT_PIN_7_MUX_SELECT_SHFT       18
#define CONN_GPIO_ant_pin_cfg7_ANT_PIN_7_WFTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg7_ADDR
#define CONN_GPIO_ant_pin_cfg7_ANT_PIN_7_WFTIME_POLARITY_SETTING_MASK 0x00020000                // ANT_PIN_7_WFTIME_POLARITY_SETTING[17]
#define CONN_GPIO_ant_pin_cfg7_ANT_PIN_7_WFTIME_POLARITY_SETTING_SHFT 17
#define CONN_GPIO_ant_pin_cfg7_ANT_PIN_7_BTTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg7_ADDR
#define CONN_GPIO_ant_pin_cfg7_ANT_PIN_7_BTTIME_POLARITY_SETTING_MASK 0x00010000                // ANT_PIN_7_BTTIME_POLARITY_SETTING[16]
#define CONN_GPIO_ant_pin_cfg7_ANT_PIN_7_BTTIME_POLARITY_SETTING_SHFT 16
#define CONN_GPIO_ant_pin_cfg7_ANT_PIN_7_WFTIME_SELECT_ADDR    CONN_GPIO_ant_pin_cfg7_ADDR
#define CONN_GPIO_ant_pin_cfg7_ANT_PIN_7_WFTIME_SELECT_MASK    0x0000FF00                // ANT_PIN_7_WFTIME_SELECT[15..8]
#define CONN_GPIO_ant_pin_cfg7_ANT_PIN_7_WFTIME_SELECT_SHFT    8
#define CONN_GPIO_ant_pin_cfg7_ANT_PIN_7_BTTIME_SELECT_ADDR    CONN_GPIO_ant_pin_cfg7_ADDR
#define CONN_GPIO_ant_pin_cfg7_ANT_PIN_7_BTTIME_SELECT_MASK    0x000000FF                // ANT_PIN_7_BTTIME_SELECT[7..0]
#define CONN_GPIO_ant_pin_cfg7_ANT_PIN_7_BTTIME_SELECT_SHFT    0

/* =====================================================================================

  ---ant_pin_cfg8 (0x18016000 + 0x420)---

    ANT_PIN_8_BTTIME_SELECT[7..0] - (RW) ANT_PIN_8 BT TIME ant_pinmux table mode
    ANT_PIN_8_WFTIME_SELECT[15..8] - (RW) ANT_PIN_8 WF TIME ant_pinmux table mode
    ANT_PIN_8_BTTIME_POLARITY_SETTING[16] - (RW) ANT_PIN_8 BT TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_8_WFTIME_POLARITY_SETTING[17] - (RW) ANT_PIN_8 WF TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_8_MUX_SELECT[23..18] - (RW) ANT_PIN_8 mode of BT/WF window decision
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_pin_cfg8_ANT_PIN_8_MUX_SELECT_ADDR       CONN_GPIO_ant_pin_cfg8_ADDR
#define CONN_GPIO_ant_pin_cfg8_ANT_PIN_8_MUX_SELECT_MASK       0x00FC0000                // ANT_PIN_8_MUX_SELECT[23..18]
#define CONN_GPIO_ant_pin_cfg8_ANT_PIN_8_MUX_SELECT_SHFT       18
#define CONN_GPIO_ant_pin_cfg8_ANT_PIN_8_WFTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg8_ADDR
#define CONN_GPIO_ant_pin_cfg8_ANT_PIN_8_WFTIME_POLARITY_SETTING_MASK 0x00020000                // ANT_PIN_8_WFTIME_POLARITY_SETTING[17]
#define CONN_GPIO_ant_pin_cfg8_ANT_PIN_8_WFTIME_POLARITY_SETTING_SHFT 17
#define CONN_GPIO_ant_pin_cfg8_ANT_PIN_8_BTTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg8_ADDR
#define CONN_GPIO_ant_pin_cfg8_ANT_PIN_8_BTTIME_POLARITY_SETTING_MASK 0x00010000                // ANT_PIN_8_BTTIME_POLARITY_SETTING[16]
#define CONN_GPIO_ant_pin_cfg8_ANT_PIN_8_BTTIME_POLARITY_SETTING_SHFT 16
#define CONN_GPIO_ant_pin_cfg8_ANT_PIN_8_WFTIME_SELECT_ADDR    CONN_GPIO_ant_pin_cfg8_ADDR
#define CONN_GPIO_ant_pin_cfg8_ANT_PIN_8_WFTIME_SELECT_MASK    0x0000FF00                // ANT_PIN_8_WFTIME_SELECT[15..8]
#define CONN_GPIO_ant_pin_cfg8_ANT_PIN_8_WFTIME_SELECT_SHFT    8
#define CONN_GPIO_ant_pin_cfg8_ANT_PIN_8_BTTIME_SELECT_ADDR    CONN_GPIO_ant_pin_cfg8_ADDR
#define CONN_GPIO_ant_pin_cfg8_ANT_PIN_8_BTTIME_SELECT_MASK    0x000000FF                // ANT_PIN_8_BTTIME_SELECT[7..0]
#define CONN_GPIO_ant_pin_cfg8_ANT_PIN_8_BTTIME_SELECT_SHFT    0

/* =====================================================================================

  ---ant_pin_cfg9 (0x18016000 + 0x424)---

    ANT_PIN_9_BTTIME_SELECT[7..0] - (RW) ANT_PIN_9 BT TIME ant_pinmux table mode
    ANT_PIN_9_WFTIME_SELECT[15..8] - (RW) ANT_PIN_9 WF TIME ant_pinmux table mode
    ANT_PIN_9_BTTIME_POLARITY_SETTING[16] - (RW) ANT_PIN_9 BT TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_9_WFTIME_POLARITY_SETTING[17] - (RW) ANT_PIN_9 WF TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_9_MUX_SELECT[23..18] - (RW) ANT_PIN_9 mode of BT/WF window decision
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_pin_cfg9_ANT_PIN_9_MUX_SELECT_ADDR       CONN_GPIO_ant_pin_cfg9_ADDR
#define CONN_GPIO_ant_pin_cfg9_ANT_PIN_9_MUX_SELECT_MASK       0x00FC0000                // ANT_PIN_9_MUX_SELECT[23..18]
#define CONN_GPIO_ant_pin_cfg9_ANT_PIN_9_MUX_SELECT_SHFT       18
#define CONN_GPIO_ant_pin_cfg9_ANT_PIN_9_WFTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg9_ADDR
#define CONN_GPIO_ant_pin_cfg9_ANT_PIN_9_WFTIME_POLARITY_SETTING_MASK 0x00020000                // ANT_PIN_9_WFTIME_POLARITY_SETTING[17]
#define CONN_GPIO_ant_pin_cfg9_ANT_PIN_9_WFTIME_POLARITY_SETTING_SHFT 17
#define CONN_GPIO_ant_pin_cfg9_ANT_PIN_9_BTTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg9_ADDR
#define CONN_GPIO_ant_pin_cfg9_ANT_PIN_9_BTTIME_POLARITY_SETTING_MASK 0x00010000                // ANT_PIN_9_BTTIME_POLARITY_SETTING[16]
#define CONN_GPIO_ant_pin_cfg9_ANT_PIN_9_BTTIME_POLARITY_SETTING_SHFT 16
#define CONN_GPIO_ant_pin_cfg9_ANT_PIN_9_WFTIME_SELECT_ADDR    CONN_GPIO_ant_pin_cfg9_ADDR
#define CONN_GPIO_ant_pin_cfg9_ANT_PIN_9_WFTIME_SELECT_MASK    0x0000FF00                // ANT_PIN_9_WFTIME_SELECT[15..8]
#define CONN_GPIO_ant_pin_cfg9_ANT_PIN_9_WFTIME_SELECT_SHFT    8
#define CONN_GPIO_ant_pin_cfg9_ANT_PIN_9_BTTIME_SELECT_ADDR    CONN_GPIO_ant_pin_cfg9_ADDR
#define CONN_GPIO_ant_pin_cfg9_ANT_PIN_9_BTTIME_SELECT_MASK    0x000000FF                // ANT_PIN_9_BTTIME_SELECT[7..0]
#define CONN_GPIO_ant_pin_cfg9_ANT_PIN_9_BTTIME_SELECT_SHFT    0

/* =====================================================================================

  ---ant_pin_cfg10 (0x18016000 + 0x428)---

    ANT_PIN_10_BTTIME_SELECT[7..0] - (RW) ANT_PIN_10 BT TIME ant_pinmux table mode
    ANT_PIN_10_WFTIME_SELECT[15..8] - (RW) ANT_PIN_10 WF TIME ant_pinmux table mode
    ANT_PIN_10_BTTIME_POLARITY_SETTING[16] - (RW) ANT_PIN_10 BT TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_10_WFTIME_POLARITY_SETTING[17] - (RW) ANT_PIN_10 WF TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_10_MUX_SELECT[23..18] - (RW) ANT_PIN_10 mode of BT/WF window decision
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_pin_cfg10_ANT_PIN_10_MUX_SELECT_ADDR     CONN_GPIO_ant_pin_cfg10_ADDR
#define CONN_GPIO_ant_pin_cfg10_ANT_PIN_10_MUX_SELECT_MASK     0x00FC0000                // ANT_PIN_10_MUX_SELECT[23..18]
#define CONN_GPIO_ant_pin_cfg10_ANT_PIN_10_MUX_SELECT_SHFT     18
#define CONN_GPIO_ant_pin_cfg10_ANT_PIN_10_WFTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg10_ADDR
#define CONN_GPIO_ant_pin_cfg10_ANT_PIN_10_WFTIME_POLARITY_SETTING_MASK 0x00020000                // ANT_PIN_10_WFTIME_POLARITY_SETTING[17]
#define CONN_GPIO_ant_pin_cfg10_ANT_PIN_10_WFTIME_POLARITY_SETTING_SHFT 17
#define CONN_GPIO_ant_pin_cfg10_ANT_PIN_10_BTTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg10_ADDR
#define CONN_GPIO_ant_pin_cfg10_ANT_PIN_10_BTTIME_POLARITY_SETTING_MASK 0x00010000                // ANT_PIN_10_BTTIME_POLARITY_SETTING[16]
#define CONN_GPIO_ant_pin_cfg10_ANT_PIN_10_BTTIME_POLARITY_SETTING_SHFT 16
#define CONN_GPIO_ant_pin_cfg10_ANT_PIN_10_WFTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg10_ADDR
#define CONN_GPIO_ant_pin_cfg10_ANT_PIN_10_WFTIME_SELECT_MASK  0x0000FF00                // ANT_PIN_10_WFTIME_SELECT[15..8]
#define CONN_GPIO_ant_pin_cfg10_ANT_PIN_10_WFTIME_SELECT_SHFT  8
#define CONN_GPIO_ant_pin_cfg10_ANT_PIN_10_BTTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg10_ADDR
#define CONN_GPIO_ant_pin_cfg10_ANT_PIN_10_BTTIME_SELECT_MASK  0x000000FF                // ANT_PIN_10_BTTIME_SELECT[7..0]
#define CONN_GPIO_ant_pin_cfg10_ANT_PIN_10_BTTIME_SELECT_SHFT  0

/* =====================================================================================

  ---ant_pin_cfg11 (0x18016000 + 0x42C)---

    ANT_PIN_11_BTTIME_SELECT[7..0] - (RW) ANT_PIN_11 BT TIME ant_pinmux table mode
    ANT_PIN_11_WFTIME_SELECT[15..8] - (RW) ANT_PIN_11 WF TIME ant_pinmux table mode
    ANT_PIN_11_BTTIME_POLARITY_SETTING[16] - (RW) ANT_PIN_11 BT TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_11_WFTIME_POLARITY_SETTING[17] - (RW) ANT_PIN_11 WF TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_11_MUX_SELECT[23..18] - (RW) ANT_PIN_11 mode of BT/WF window decision
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_pin_cfg11_ANT_PIN_11_MUX_SELECT_ADDR     CONN_GPIO_ant_pin_cfg11_ADDR
#define CONN_GPIO_ant_pin_cfg11_ANT_PIN_11_MUX_SELECT_MASK     0x00FC0000                // ANT_PIN_11_MUX_SELECT[23..18]
#define CONN_GPIO_ant_pin_cfg11_ANT_PIN_11_MUX_SELECT_SHFT     18
#define CONN_GPIO_ant_pin_cfg11_ANT_PIN_11_WFTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg11_ADDR
#define CONN_GPIO_ant_pin_cfg11_ANT_PIN_11_WFTIME_POLARITY_SETTING_MASK 0x00020000                // ANT_PIN_11_WFTIME_POLARITY_SETTING[17]
#define CONN_GPIO_ant_pin_cfg11_ANT_PIN_11_WFTIME_POLARITY_SETTING_SHFT 17
#define CONN_GPIO_ant_pin_cfg11_ANT_PIN_11_BTTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg11_ADDR
#define CONN_GPIO_ant_pin_cfg11_ANT_PIN_11_BTTIME_POLARITY_SETTING_MASK 0x00010000                // ANT_PIN_11_BTTIME_POLARITY_SETTING[16]
#define CONN_GPIO_ant_pin_cfg11_ANT_PIN_11_BTTIME_POLARITY_SETTING_SHFT 16
#define CONN_GPIO_ant_pin_cfg11_ANT_PIN_11_WFTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg11_ADDR
#define CONN_GPIO_ant_pin_cfg11_ANT_PIN_11_WFTIME_SELECT_MASK  0x0000FF00                // ANT_PIN_11_WFTIME_SELECT[15..8]
#define CONN_GPIO_ant_pin_cfg11_ANT_PIN_11_WFTIME_SELECT_SHFT  8
#define CONN_GPIO_ant_pin_cfg11_ANT_PIN_11_BTTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg11_ADDR
#define CONN_GPIO_ant_pin_cfg11_ANT_PIN_11_BTTIME_SELECT_MASK  0x000000FF                // ANT_PIN_11_BTTIME_SELECT[7..0]
#define CONN_GPIO_ant_pin_cfg11_ANT_PIN_11_BTTIME_SELECT_SHFT  0

/* =====================================================================================

  ---ant_pin_cfg12 (0x18016000 + 0x430)---

    ANT_PIN_12_BTTIME_SELECT[7..0] - (RW) ANT_PIN_12 BT TIME ant_pinmux table mode
    ANT_PIN_12_WFTIME_SELECT[15..8] - (RW) ANT_PIN_12 WF TIME ant_pinmux table mode
    ANT_PIN_12_BTTIME_POLARITY_SETTING[16] - (RW) ANT_PIN_12 BT TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_12_WFTIME_POLARITY_SETTING[17] - (RW) ANT_PIN_12 WF TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_12_MUX_SELECT[23..18] - (RW) ANT_PIN_12 mode of BT/WF window decision
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_pin_cfg12_ANT_PIN_12_MUX_SELECT_ADDR     CONN_GPIO_ant_pin_cfg12_ADDR
#define CONN_GPIO_ant_pin_cfg12_ANT_PIN_12_MUX_SELECT_MASK     0x00FC0000                // ANT_PIN_12_MUX_SELECT[23..18]
#define CONN_GPIO_ant_pin_cfg12_ANT_PIN_12_MUX_SELECT_SHFT     18
#define CONN_GPIO_ant_pin_cfg12_ANT_PIN_12_WFTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg12_ADDR
#define CONN_GPIO_ant_pin_cfg12_ANT_PIN_12_WFTIME_POLARITY_SETTING_MASK 0x00020000                // ANT_PIN_12_WFTIME_POLARITY_SETTING[17]
#define CONN_GPIO_ant_pin_cfg12_ANT_PIN_12_WFTIME_POLARITY_SETTING_SHFT 17
#define CONN_GPIO_ant_pin_cfg12_ANT_PIN_12_BTTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg12_ADDR
#define CONN_GPIO_ant_pin_cfg12_ANT_PIN_12_BTTIME_POLARITY_SETTING_MASK 0x00010000                // ANT_PIN_12_BTTIME_POLARITY_SETTING[16]
#define CONN_GPIO_ant_pin_cfg12_ANT_PIN_12_BTTIME_POLARITY_SETTING_SHFT 16
#define CONN_GPIO_ant_pin_cfg12_ANT_PIN_12_WFTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg12_ADDR
#define CONN_GPIO_ant_pin_cfg12_ANT_PIN_12_WFTIME_SELECT_MASK  0x0000FF00                // ANT_PIN_12_WFTIME_SELECT[15..8]
#define CONN_GPIO_ant_pin_cfg12_ANT_PIN_12_WFTIME_SELECT_SHFT  8
#define CONN_GPIO_ant_pin_cfg12_ANT_PIN_12_BTTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg12_ADDR
#define CONN_GPIO_ant_pin_cfg12_ANT_PIN_12_BTTIME_SELECT_MASK  0x000000FF                // ANT_PIN_12_BTTIME_SELECT[7..0]
#define CONN_GPIO_ant_pin_cfg12_ANT_PIN_12_BTTIME_SELECT_SHFT  0

/* =====================================================================================

  ---ant_pin_cfg13 (0x18016000 + 0x434)---

    ANT_PIN_13_BTTIME_SELECT[7..0] - (RW) ANT_PIN_13 BT TIME ant_pinmux table mode
    ANT_PIN_13_WFTIME_SELECT[15..8] - (RW) ANT_PIN_13 WF TIME ant_pinmux table mode
    ANT_PIN_13_BTTIME_POLARITY_SETTING[16] - (RW) ANT_PIN_13 BT TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_13_WFTIME_POLARITY_SETTING[17] - (RW) ANT_PIN_13 WF TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_13_MUX_SELECT[23..18] - (RW) ANT_PIN_13 mode of BT/WF window decision
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_pin_cfg13_ANT_PIN_13_MUX_SELECT_ADDR     CONN_GPIO_ant_pin_cfg13_ADDR
#define CONN_GPIO_ant_pin_cfg13_ANT_PIN_13_MUX_SELECT_MASK     0x00FC0000                // ANT_PIN_13_MUX_SELECT[23..18]
#define CONN_GPIO_ant_pin_cfg13_ANT_PIN_13_MUX_SELECT_SHFT     18
#define CONN_GPIO_ant_pin_cfg13_ANT_PIN_13_WFTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg13_ADDR
#define CONN_GPIO_ant_pin_cfg13_ANT_PIN_13_WFTIME_POLARITY_SETTING_MASK 0x00020000                // ANT_PIN_13_WFTIME_POLARITY_SETTING[17]
#define CONN_GPIO_ant_pin_cfg13_ANT_PIN_13_WFTIME_POLARITY_SETTING_SHFT 17
#define CONN_GPIO_ant_pin_cfg13_ANT_PIN_13_BTTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg13_ADDR
#define CONN_GPIO_ant_pin_cfg13_ANT_PIN_13_BTTIME_POLARITY_SETTING_MASK 0x00010000                // ANT_PIN_13_BTTIME_POLARITY_SETTING[16]
#define CONN_GPIO_ant_pin_cfg13_ANT_PIN_13_BTTIME_POLARITY_SETTING_SHFT 16
#define CONN_GPIO_ant_pin_cfg13_ANT_PIN_13_WFTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg13_ADDR
#define CONN_GPIO_ant_pin_cfg13_ANT_PIN_13_WFTIME_SELECT_MASK  0x0000FF00                // ANT_PIN_13_WFTIME_SELECT[15..8]
#define CONN_GPIO_ant_pin_cfg13_ANT_PIN_13_WFTIME_SELECT_SHFT  8
#define CONN_GPIO_ant_pin_cfg13_ANT_PIN_13_BTTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg13_ADDR
#define CONN_GPIO_ant_pin_cfg13_ANT_PIN_13_BTTIME_SELECT_MASK  0x000000FF                // ANT_PIN_13_BTTIME_SELECT[7..0]
#define CONN_GPIO_ant_pin_cfg13_ANT_PIN_13_BTTIME_SELECT_SHFT  0

/* =====================================================================================

  ---ant_pin_cfg14 (0x18016000 + 0x438)---

    ANT_PIN_14_BTTIME_SELECT[7..0] - (RW) ANT_PIN_14 BT TIME ant_pinmux table mode
    ANT_PIN_14_WFTIME_SELECT[15..8] - (RW) ANT_PIN_14 WF TIME ant_pinmux table mode
    ANT_PIN_14_BTTIME_POLARITY_SETTING[16] - (RW) ANT_PIN_14 BT TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_14_WFTIME_POLARITY_SETTING[17] - (RW) ANT_PIN_14 WF TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_14_MUX_SELECT[23..18] - (RW) ANT_PIN_14 mode of BT/WF window decision
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_pin_cfg14_ANT_PIN_14_MUX_SELECT_ADDR     CONN_GPIO_ant_pin_cfg14_ADDR
#define CONN_GPIO_ant_pin_cfg14_ANT_PIN_14_MUX_SELECT_MASK     0x00FC0000                // ANT_PIN_14_MUX_SELECT[23..18]
#define CONN_GPIO_ant_pin_cfg14_ANT_PIN_14_MUX_SELECT_SHFT     18
#define CONN_GPIO_ant_pin_cfg14_ANT_PIN_14_WFTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg14_ADDR
#define CONN_GPIO_ant_pin_cfg14_ANT_PIN_14_WFTIME_POLARITY_SETTING_MASK 0x00020000                // ANT_PIN_14_WFTIME_POLARITY_SETTING[17]
#define CONN_GPIO_ant_pin_cfg14_ANT_PIN_14_WFTIME_POLARITY_SETTING_SHFT 17
#define CONN_GPIO_ant_pin_cfg14_ANT_PIN_14_BTTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg14_ADDR
#define CONN_GPIO_ant_pin_cfg14_ANT_PIN_14_BTTIME_POLARITY_SETTING_MASK 0x00010000                // ANT_PIN_14_BTTIME_POLARITY_SETTING[16]
#define CONN_GPIO_ant_pin_cfg14_ANT_PIN_14_BTTIME_POLARITY_SETTING_SHFT 16
#define CONN_GPIO_ant_pin_cfg14_ANT_PIN_14_WFTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg14_ADDR
#define CONN_GPIO_ant_pin_cfg14_ANT_PIN_14_WFTIME_SELECT_MASK  0x0000FF00                // ANT_PIN_14_WFTIME_SELECT[15..8]
#define CONN_GPIO_ant_pin_cfg14_ANT_PIN_14_WFTIME_SELECT_SHFT  8
#define CONN_GPIO_ant_pin_cfg14_ANT_PIN_14_BTTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg14_ADDR
#define CONN_GPIO_ant_pin_cfg14_ANT_PIN_14_BTTIME_SELECT_MASK  0x000000FF                // ANT_PIN_14_BTTIME_SELECT[7..0]
#define CONN_GPIO_ant_pin_cfg14_ANT_PIN_14_BTTIME_SELECT_SHFT  0

/* =====================================================================================

  ---ant_pin_cfg15 (0x18016000 + 0x43C)---

    ANT_PIN_15_BTTIME_SELECT[7..0] - (RW) ANT_PIN_15 BT TIME ant_pinmux table mode
    ANT_PIN_15_WFTIME_SELECT[15..8] - (RW) ANT_PIN_15 WF TIME ant_pinmux table mode
    ANT_PIN_15_BTTIME_POLARITY_SETTING[16] - (RW) ANT_PIN_15 BT TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_15_WFTIME_POLARITY_SETTING[17] - (RW) ANT_PIN_15 WF TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_15_MUX_SELECT[23..18] - (RW) ANT_PIN_15 mode of BT/WF window decision
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_pin_cfg15_ANT_PIN_15_MUX_SELECT_ADDR     CONN_GPIO_ant_pin_cfg15_ADDR
#define CONN_GPIO_ant_pin_cfg15_ANT_PIN_15_MUX_SELECT_MASK     0x00FC0000                // ANT_PIN_15_MUX_SELECT[23..18]
#define CONN_GPIO_ant_pin_cfg15_ANT_PIN_15_MUX_SELECT_SHFT     18
#define CONN_GPIO_ant_pin_cfg15_ANT_PIN_15_WFTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg15_ADDR
#define CONN_GPIO_ant_pin_cfg15_ANT_PIN_15_WFTIME_POLARITY_SETTING_MASK 0x00020000                // ANT_PIN_15_WFTIME_POLARITY_SETTING[17]
#define CONN_GPIO_ant_pin_cfg15_ANT_PIN_15_WFTIME_POLARITY_SETTING_SHFT 17
#define CONN_GPIO_ant_pin_cfg15_ANT_PIN_15_BTTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg15_ADDR
#define CONN_GPIO_ant_pin_cfg15_ANT_PIN_15_BTTIME_POLARITY_SETTING_MASK 0x00010000                // ANT_PIN_15_BTTIME_POLARITY_SETTING[16]
#define CONN_GPIO_ant_pin_cfg15_ANT_PIN_15_BTTIME_POLARITY_SETTING_SHFT 16
#define CONN_GPIO_ant_pin_cfg15_ANT_PIN_15_WFTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg15_ADDR
#define CONN_GPIO_ant_pin_cfg15_ANT_PIN_15_WFTIME_SELECT_MASK  0x0000FF00                // ANT_PIN_15_WFTIME_SELECT[15..8]
#define CONN_GPIO_ant_pin_cfg15_ANT_PIN_15_WFTIME_SELECT_SHFT  8
#define CONN_GPIO_ant_pin_cfg15_ANT_PIN_15_BTTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg15_ADDR
#define CONN_GPIO_ant_pin_cfg15_ANT_PIN_15_BTTIME_SELECT_MASK  0x000000FF                // ANT_PIN_15_BTTIME_SELECT[7..0]
#define CONN_GPIO_ant_pin_cfg15_ANT_PIN_15_BTTIME_SELECT_SHFT  0

/* =====================================================================================

  ---ant_pin_cfg16 (0x18016000 + 0x440)---

    ANT_PIN_16_BTTIME_SELECT[7..0] - (RW) ANT_PIN_16 BT TIME ant_pinmux table mode
    ANT_PIN_16_WFTIME_SELECT[15..8] - (RW) ANT_PIN_16 WF TIME ant_pinmux table mode
    ANT_PIN_16_BTTIME_POLARITY_SETTING[16] - (RW) ANT_PIN_16 BT TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_16_WFTIME_POLARITY_SETTING[17] - (RW) ANT_PIN_16 WF TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_16_MUX_SELECT[23..18] - (RW) ANT_PIN_16 mode of BT/WF window decision
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_pin_cfg16_ANT_PIN_16_MUX_SELECT_ADDR     CONN_GPIO_ant_pin_cfg16_ADDR
#define CONN_GPIO_ant_pin_cfg16_ANT_PIN_16_MUX_SELECT_MASK     0x00FC0000                // ANT_PIN_16_MUX_SELECT[23..18]
#define CONN_GPIO_ant_pin_cfg16_ANT_PIN_16_MUX_SELECT_SHFT     18
#define CONN_GPIO_ant_pin_cfg16_ANT_PIN_16_WFTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg16_ADDR
#define CONN_GPIO_ant_pin_cfg16_ANT_PIN_16_WFTIME_POLARITY_SETTING_MASK 0x00020000                // ANT_PIN_16_WFTIME_POLARITY_SETTING[17]
#define CONN_GPIO_ant_pin_cfg16_ANT_PIN_16_WFTIME_POLARITY_SETTING_SHFT 17
#define CONN_GPIO_ant_pin_cfg16_ANT_PIN_16_BTTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg16_ADDR
#define CONN_GPIO_ant_pin_cfg16_ANT_PIN_16_BTTIME_POLARITY_SETTING_MASK 0x00010000                // ANT_PIN_16_BTTIME_POLARITY_SETTING[16]
#define CONN_GPIO_ant_pin_cfg16_ANT_PIN_16_BTTIME_POLARITY_SETTING_SHFT 16
#define CONN_GPIO_ant_pin_cfg16_ANT_PIN_16_WFTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg16_ADDR
#define CONN_GPIO_ant_pin_cfg16_ANT_PIN_16_WFTIME_SELECT_MASK  0x0000FF00                // ANT_PIN_16_WFTIME_SELECT[15..8]
#define CONN_GPIO_ant_pin_cfg16_ANT_PIN_16_WFTIME_SELECT_SHFT  8
#define CONN_GPIO_ant_pin_cfg16_ANT_PIN_16_BTTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg16_ADDR
#define CONN_GPIO_ant_pin_cfg16_ANT_PIN_16_BTTIME_SELECT_MASK  0x000000FF                // ANT_PIN_16_BTTIME_SELECT[7..0]
#define CONN_GPIO_ant_pin_cfg16_ANT_PIN_16_BTTIME_SELECT_SHFT  0

/* =====================================================================================

  ---ant_pin_cfg17 (0x18016000 + 0x444)---

    ANT_PIN_17_BTTIME_SELECT[7..0] - (RW) ANT_PIN_17 BT TIME ant_pinmux table mode
    ANT_PIN_17_WFTIME_SELECT[15..8] - (RW) ANT_PIN_17 WF TIME ant_pinmux table mode
    ANT_PIN_17_BTTIME_POLARITY_SETTING[16] - (RW) ANT_PIN_17 BT TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_17_WFTIME_POLARITY_SETTING[17] - (RW) ANT_PIN_17 WF TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_17_MUX_SELECT[23..18] - (RW) ANT_PIN_17 mode of BT/WF window decision
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_pin_cfg17_ANT_PIN_17_MUX_SELECT_ADDR     CONN_GPIO_ant_pin_cfg17_ADDR
#define CONN_GPIO_ant_pin_cfg17_ANT_PIN_17_MUX_SELECT_MASK     0x00FC0000                // ANT_PIN_17_MUX_SELECT[23..18]
#define CONN_GPIO_ant_pin_cfg17_ANT_PIN_17_MUX_SELECT_SHFT     18
#define CONN_GPIO_ant_pin_cfg17_ANT_PIN_17_WFTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg17_ADDR
#define CONN_GPIO_ant_pin_cfg17_ANT_PIN_17_WFTIME_POLARITY_SETTING_MASK 0x00020000                // ANT_PIN_17_WFTIME_POLARITY_SETTING[17]
#define CONN_GPIO_ant_pin_cfg17_ANT_PIN_17_WFTIME_POLARITY_SETTING_SHFT 17
#define CONN_GPIO_ant_pin_cfg17_ANT_PIN_17_BTTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg17_ADDR
#define CONN_GPIO_ant_pin_cfg17_ANT_PIN_17_BTTIME_POLARITY_SETTING_MASK 0x00010000                // ANT_PIN_17_BTTIME_POLARITY_SETTING[16]
#define CONN_GPIO_ant_pin_cfg17_ANT_PIN_17_BTTIME_POLARITY_SETTING_SHFT 16
#define CONN_GPIO_ant_pin_cfg17_ANT_PIN_17_WFTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg17_ADDR
#define CONN_GPIO_ant_pin_cfg17_ANT_PIN_17_WFTIME_SELECT_MASK  0x0000FF00                // ANT_PIN_17_WFTIME_SELECT[15..8]
#define CONN_GPIO_ant_pin_cfg17_ANT_PIN_17_WFTIME_SELECT_SHFT  8
#define CONN_GPIO_ant_pin_cfg17_ANT_PIN_17_BTTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg17_ADDR
#define CONN_GPIO_ant_pin_cfg17_ANT_PIN_17_BTTIME_SELECT_MASK  0x000000FF                // ANT_PIN_17_BTTIME_SELECT[7..0]
#define CONN_GPIO_ant_pin_cfg17_ANT_PIN_17_BTTIME_SELECT_SHFT  0

/* =====================================================================================

  ---ant_pin_cfg18 (0x18016000 + 0x448)---

    ANT_PIN_18_BTTIME_SELECT[7..0] - (RW) ANT_PIN_18 BT TIME ant_pinmux table mode
    ANT_PIN_18_WFTIME_SELECT[15..8] - (RW) ANT_PIN_18 WF TIME ant_pinmux table mode
    ANT_PIN_18_BTTIME_POLARITY_SETTING[16] - (RW) ANT_PIN_18 BT TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_18_WFTIME_POLARITY_SETTING[17] - (RW) ANT_PIN_18 WF TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_18_MUX_SELECT[23..18] - (RW) ANT_PIN_18 mode of BT/WF window decision
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_pin_cfg18_ANT_PIN_18_MUX_SELECT_ADDR     CONN_GPIO_ant_pin_cfg18_ADDR
#define CONN_GPIO_ant_pin_cfg18_ANT_PIN_18_MUX_SELECT_MASK     0x00FC0000                // ANT_PIN_18_MUX_SELECT[23..18]
#define CONN_GPIO_ant_pin_cfg18_ANT_PIN_18_MUX_SELECT_SHFT     18
#define CONN_GPIO_ant_pin_cfg18_ANT_PIN_18_WFTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg18_ADDR
#define CONN_GPIO_ant_pin_cfg18_ANT_PIN_18_WFTIME_POLARITY_SETTING_MASK 0x00020000                // ANT_PIN_18_WFTIME_POLARITY_SETTING[17]
#define CONN_GPIO_ant_pin_cfg18_ANT_PIN_18_WFTIME_POLARITY_SETTING_SHFT 17
#define CONN_GPIO_ant_pin_cfg18_ANT_PIN_18_BTTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg18_ADDR
#define CONN_GPIO_ant_pin_cfg18_ANT_PIN_18_BTTIME_POLARITY_SETTING_MASK 0x00010000                // ANT_PIN_18_BTTIME_POLARITY_SETTING[16]
#define CONN_GPIO_ant_pin_cfg18_ANT_PIN_18_BTTIME_POLARITY_SETTING_SHFT 16
#define CONN_GPIO_ant_pin_cfg18_ANT_PIN_18_WFTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg18_ADDR
#define CONN_GPIO_ant_pin_cfg18_ANT_PIN_18_WFTIME_SELECT_MASK  0x0000FF00                // ANT_PIN_18_WFTIME_SELECT[15..8]
#define CONN_GPIO_ant_pin_cfg18_ANT_PIN_18_WFTIME_SELECT_SHFT  8
#define CONN_GPIO_ant_pin_cfg18_ANT_PIN_18_BTTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg18_ADDR
#define CONN_GPIO_ant_pin_cfg18_ANT_PIN_18_BTTIME_SELECT_MASK  0x000000FF                // ANT_PIN_18_BTTIME_SELECT[7..0]
#define CONN_GPIO_ant_pin_cfg18_ANT_PIN_18_BTTIME_SELECT_SHFT  0

/* =====================================================================================

  ---ant_pin_cfg19 (0x18016000 + 0x44C)---

    ANT_PIN_19_BTTIME_SELECT[7..0] - (RW) ANT_PIN_19 BT TIME ant_pinmux table mode
    ANT_PIN_19_WFTIME_SELECT[15..8] - (RW) ANT_PIN_19 WF TIME ant_pinmux table mode
    ANT_PIN_19_BTTIME_POLARITY_SETTING[16] - (RW) ANT_PIN_19 BT TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_19_WFTIME_POLARITY_SETTING[17] - (RW) ANT_PIN_19 WF TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_19_MUX_SELECT[23..18] - (RW) ANT_PIN_19 mode of BT/WF window decision
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_pin_cfg19_ANT_PIN_19_MUX_SELECT_ADDR     CONN_GPIO_ant_pin_cfg19_ADDR
#define CONN_GPIO_ant_pin_cfg19_ANT_PIN_19_MUX_SELECT_MASK     0x00FC0000                // ANT_PIN_19_MUX_SELECT[23..18]
#define CONN_GPIO_ant_pin_cfg19_ANT_PIN_19_MUX_SELECT_SHFT     18
#define CONN_GPIO_ant_pin_cfg19_ANT_PIN_19_WFTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg19_ADDR
#define CONN_GPIO_ant_pin_cfg19_ANT_PIN_19_WFTIME_POLARITY_SETTING_MASK 0x00020000                // ANT_PIN_19_WFTIME_POLARITY_SETTING[17]
#define CONN_GPIO_ant_pin_cfg19_ANT_PIN_19_WFTIME_POLARITY_SETTING_SHFT 17
#define CONN_GPIO_ant_pin_cfg19_ANT_PIN_19_BTTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg19_ADDR
#define CONN_GPIO_ant_pin_cfg19_ANT_PIN_19_BTTIME_POLARITY_SETTING_MASK 0x00010000                // ANT_PIN_19_BTTIME_POLARITY_SETTING[16]
#define CONN_GPIO_ant_pin_cfg19_ANT_PIN_19_BTTIME_POLARITY_SETTING_SHFT 16
#define CONN_GPIO_ant_pin_cfg19_ANT_PIN_19_WFTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg19_ADDR
#define CONN_GPIO_ant_pin_cfg19_ANT_PIN_19_WFTIME_SELECT_MASK  0x0000FF00                // ANT_PIN_19_WFTIME_SELECT[15..8]
#define CONN_GPIO_ant_pin_cfg19_ANT_PIN_19_WFTIME_SELECT_SHFT  8
#define CONN_GPIO_ant_pin_cfg19_ANT_PIN_19_BTTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg19_ADDR
#define CONN_GPIO_ant_pin_cfg19_ANT_PIN_19_BTTIME_SELECT_MASK  0x000000FF                // ANT_PIN_19_BTTIME_SELECT[7..0]
#define CONN_GPIO_ant_pin_cfg19_ANT_PIN_19_BTTIME_SELECT_SHFT  0

/* =====================================================================================

  ---ant_pin_cfg20 (0x18016000 + 0x450)---

    ANT_PIN_20_BTTIME_SELECT[7..0] - (RW) ANT_PIN_20 BT TIME ant_pinmux table mode
    ANT_PIN_20_WFTIME_SELECT[15..8] - (RW) ANT_PIN_20 WF TIME ant_pinmux table mode
    ANT_PIN_20_BTTIME_POLARITY_SETTING[16] - (RW) ANT_PIN_20 BT TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_20_WFTIME_POLARITY_SETTING[17] - (RW) ANT_PIN_20 WF TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_20_MUX_SELECT[23..18] - (RW) ANT_PIN_20 mode of BT/WF window decision
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_pin_cfg20_ANT_PIN_20_MUX_SELECT_ADDR     CONN_GPIO_ant_pin_cfg20_ADDR
#define CONN_GPIO_ant_pin_cfg20_ANT_PIN_20_MUX_SELECT_MASK     0x00FC0000                // ANT_PIN_20_MUX_SELECT[23..18]
#define CONN_GPIO_ant_pin_cfg20_ANT_PIN_20_MUX_SELECT_SHFT     18
#define CONN_GPIO_ant_pin_cfg20_ANT_PIN_20_WFTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg20_ADDR
#define CONN_GPIO_ant_pin_cfg20_ANT_PIN_20_WFTIME_POLARITY_SETTING_MASK 0x00020000                // ANT_PIN_20_WFTIME_POLARITY_SETTING[17]
#define CONN_GPIO_ant_pin_cfg20_ANT_PIN_20_WFTIME_POLARITY_SETTING_SHFT 17
#define CONN_GPIO_ant_pin_cfg20_ANT_PIN_20_BTTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg20_ADDR
#define CONN_GPIO_ant_pin_cfg20_ANT_PIN_20_BTTIME_POLARITY_SETTING_MASK 0x00010000                // ANT_PIN_20_BTTIME_POLARITY_SETTING[16]
#define CONN_GPIO_ant_pin_cfg20_ANT_PIN_20_BTTIME_POLARITY_SETTING_SHFT 16
#define CONN_GPIO_ant_pin_cfg20_ANT_PIN_20_WFTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg20_ADDR
#define CONN_GPIO_ant_pin_cfg20_ANT_PIN_20_WFTIME_SELECT_MASK  0x0000FF00                // ANT_PIN_20_WFTIME_SELECT[15..8]
#define CONN_GPIO_ant_pin_cfg20_ANT_PIN_20_WFTIME_SELECT_SHFT  8
#define CONN_GPIO_ant_pin_cfg20_ANT_PIN_20_BTTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg20_ADDR
#define CONN_GPIO_ant_pin_cfg20_ANT_PIN_20_BTTIME_SELECT_MASK  0x000000FF                // ANT_PIN_20_BTTIME_SELECT[7..0]
#define CONN_GPIO_ant_pin_cfg20_ANT_PIN_20_BTTIME_SELECT_SHFT  0

/* =====================================================================================

  ---ant_pin_cfg21 (0x18016000 + 0x454)---

    ANT_PIN_21_BTTIME_SELECT[7..0] - (RW) ANT_PIN_21 BT TIME ant_pinmux table mode
    ANT_PIN_21_WFTIME_SELECT[15..8] - (RW) ANT_PIN_21 WF TIME ant_pinmux table mode
    ANT_PIN_21_BTTIME_POLARITY_SETTING[16] - (RW) ANT_PIN_21 BT TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_21_WFTIME_POLARITY_SETTING[17] - (RW) ANT_PIN_21 WF TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_21_MUX_SELECT[23..18] - (RW) ANT_PIN_21 mode of BT/WF window decision
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_pin_cfg21_ANT_PIN_21_MUX_SELECT_ADDR     CONN_GPIO_ant_pin_cfg21_ADDR
#define CONN_GPIO_ant_pin_cfg21_ANT_PIN_21_MUX_SELECT_MASK     0x00FC0000                // ANT_PIN_21_MUX_SELECT[23..18]
#define CONN_GPIO_ant_pin_cfg21_ANT_PIN_21_MUX_SELECT_SHFT     18
#define CONN_GPIO_ant_pin_cfg21_ANT_PIN_21_WFTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg21_ADDR
#define CONN_GPIO_ant_pin_cfg21_ANT_PIN_21_WFTIME_POLARITY_SETTING_MASK 0x00020000                // ANT_PIN_21_WFTIME_POLARITY_SETTING[17]
#define CONN_GPIO_ant_pin_cfg21_ANT_PIN_21_WFTIME_POLARITY_SETTING_SHFT 17
#define CONN_GPIO_ant_pin_cfg21_ANT_PIN_21_BTTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg21_ADDR
#define CONN_GPIO_ant_pin_cfg21_ANT_PIN_21_BTTIME_POLARITY_SETTING_MASK 0x00010000                // ANT_PIN_21_BTTIME_POLARITY_SETTING[16]
#define CONN_GPIO_ant_pin_cfg21_ANT_PIN_21_BTTIME_POLARITY_SETTING_SHFT 16
#define CONN_GPIO_ant_pin_cfg21_ANT_PIN_21_WFTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg21_ADDR
#define CONN_GPIO_ant_pin_cfg21_ANT_PIN_21_WFTIME_SELECT_MASK  0x0000FF00                // ANT_PIN_21_WFTIME_SELECT[15..8]
#define CONN_GPIO_ant_pin_cfg21_ANT_PIN_21_WFTIME_SELECT_SHFT  8
#define CONN_GPIO_ant_pin_cfg21_ANT_PIN_21_BTTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg21_ADDR
#define CONN_GPIO_ant_pin_cfg21_ANT_PIN_21_BTTIME_SELECT_MASK  0x000000FF                // ANT_PIN_21_BTTIME_SELECT[7..0]
#define CONN_GPIO_ant_pin_cfg21_ANT_PIN_21_BTTIME_SELECT_SHFT  0

/* =====================================================================================

  ---ant_pin_cfg22 (0x18016000 + 0x458)---

    ANT_PIN_22_BTTIME_SELECT[7..0] - (RW) ANT_PIN_22 BT TIME ant_pinmux table mode
    ANT_PIN_22_WFTIME_SELECT[15..8] - (RW) ANT_PIN_22 WF TIME ant_pinmux table mode
    ANT_PIN_22_BTTIME_POLARITY_SETTING[16] - (RW) ANT_PIN_22 BT TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_22_WFTIME_POLARITY_SETTING[17] - (RW) ANT_PIN_22 WF TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_22_MUX_SELECT[23..18] - (RW) ANT_PIN_22 mode of BT/WF window decision
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_pin_cfg22_ANT_PIN_22_MUX_SELECT_ADDR     CONN_GPIO_ant_pin_cfg22_ADDR
#define CONN_GPIO_ant_pin_cfg22_ANT_PIN_22_MUX_SELECT_MASK     0x00FC0000                // ANT_PIN_22_MUX_SELECT[23..18]
#define CONN_GPIO_ant_pin_cfg22_ANT_PIN_22_MUX_SELECT_SHFT     18
#define CONN_GPIO_ant_pin_cfg22_ANT_PIN_22_WFTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg22_ADDR
#define CONN_GPIO_ant_pin_cfg22_ANT_PIN_22_WFTIME_POLARITY_SETTING_MASK 0x00020000                // ANT_PIN_22_WFTIME_POLARITY_SETTING[17]
#define CONN_GPIO_ant_pin_cfg22_ANT_PIN_22_WFTIME_POLARITY_SETTING_SHFT 17
#define CONN_GPIO_ant_pin_cfg22_ANT_PIN_22_BTTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg22_ADDR
#define CONN_GPIO_ant_pin_cfg22_ANT_PIN_22_BTTIME_POLARITY_SETTING_MASK 0x00010000                // ANT_PIN_22_BTTIME_POLARITY_SETTING[16]
#define CONN_GPIO_ant_pin_cfg22_ANT_PIN_22_BTTIME_POLARITY_SETTING_SHFT 16
#define CONN_GPIO_ant_pin_cfg22_ANT_PIN_22_WFTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg22_ADDR
#define CONN_GPIO_ant_pin_cfg22_ANT_PIN_22_WFTIME_SELECT_MASK  0x0000FF00                // ANT_PIN_22_WFTIME_SELECT[15..8]
#define CONN_GPIO_ant_pin_cfg22_ANT_PIN_22_WFTIME_SELECT_SHFT  8
#define CONN_GPIO_ant_pin_cfg22_ANT_PIN_22_BTTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg22_ADDR
#define CONN_GPIO_ant_pin_cfg22_ANT_PIN_22_BTTIME_SELECT_MASK  0x000000FF                // ANT_PIN_22_BTTIME_SELECT[7..0]
#define CONN_GPIO_ant_pin_cfg22_ANT_PIN_22_BTTIME_SELECT_SHFT  0

/* =====================================================================================

  ---ant_pin_cfg23 (0x18016000 + 0x45C)---

    ANT_PIN_23_BTTIME_SELECT[7..0] - (RW) ANT_PIN_23 BT TIME ant_pinmux table mode
    ANT_PIN_23_WFTIME_SELECT[15..8] - (RW) ANT_PIN_23 WF TIME ant_pinmux table mode
    ANT_PIN_23_BTTIME_POLARITY_SETTING[16] - (RW) ANT_PIN_23 BT TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_23_WFTIME_POLARITY_SETTING[17] - (RW) ANT_PIN_23 WF TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_23_MUX_SELECT[23..18] - (RW) ANT_PIN_23 mode of BT/WF window decision
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_pin_cfg23_ANT_PIN_23_MUX_SELECT_ADDR     CONN_GPIO_ant_pin_cfg23_ADDR
#define CONN_GPIO_ant_pin_cfg23_ANT_PIN_23_MUX_SELECT_MASK     0x00FC0000                // ANT_PIN_23_MUX_SELECT[23..18]
#define CONN_GPIO_ant_pin_cfg23_ANT_PIN_23_MUX_SELECT_SHFT     18
#define CONN_GPIO_ant_pin_cfg23_ANT_PIN_23_WFTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg23_ADDR
#define CONN_GPIO_ant_pin_cfg23_ANT_PIN_23_WFTIME_POLARITY_SETTING_MASK 0x00020000                // ANT_PIN_23_WFTIME_POLARITY_SETTING[17]
#define CONN_GPIO_ant_pin_cfg23_ANT_PIN_23_WFTIME_POLARITY_SETTING_SHFT 17
#define CONN_GPIO_ant_pin_cfg23_ANT_PIN_23_BTTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg23_ADDR
#define CONN_GPIO_ant_pin_cfg23_ANT_PIN_23_BTTIME_POLARITY_SETTING_MASK 0x00010000                // ANT_PIN_23_BTTIME_POLARITY_SETTING[16]
#define CONN_GPIO_ant_pin_cfg23_ANT_PIN_23_BTTIME_POLARITY_SETTING_SHFT 16
#define CONN_GPIO_ant_pin_cfg23_ANT_PIN_23_WFTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg23_ADDR
#define CONN_GPIO_ant_pin_cfg23_ANT_PIN_23_WFTIME_SELECT_MASK  0x0000FF00                // ANT_PIN_23_WFTIME_SELECT[15..8]
#define CONN_GPIO_ant_pin_cfg23_ANT_PIN_23_WFTIME_SELECT_SHFT  8
#define CONN_GPIO_ant_pin_cfg23_ANT_PIN_23_BTTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg23_ADDR
#define CONN_GPIO_ant_pin_cfg23_ANT_PIN_23_BTTIME_SELECT_MASK  0x000000FF                // ANT_PIN_23_BTTIME_SELECT[7..0]
#define CONN_GPIO_ant_pin_cfg23_ANT_PIN_23_BTTIME_SELECT_SHFT  0

/* =====================================================================================

  ---ant_pin_cfg24 (0x18016000 + 0x460)---

    ANT_PIN_24_BTTIME_SELECT[7..0] - (RW) ANT_PIN_24 BT TIME ant_pinmux table mode
    ANT_PIN_24_WFTIME_SELECT[15..8] - (RW) ANT_PIN_24 WF TIME ant_pinmux table mode
    ANT_PIN_24_BTTIME_POLARITY_SETTING[16] - (RW) ANT_PIN_24 BT TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_24_WFTIME_POLARITY_SETTING[17] - (RW) ANT_PIN_24 WF TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_24_MUX_SELECT[23..18] - (RW) ANT_PIN_24 mode of BT/WF window decision
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_pin_cfg24_ANT_PIN_24_MUX_SELECT_ADDR     CONN_GPIO_ant_pin_cfg24_ADDR
#define CONN_GPIO_ant_pin_cfg24_ANT_PIN_24_MUX_SELECT_MASK     0x00FC0000                // ANT_PIN_24_MUX_SELECT[23..18]
#define CONN_GPIO_ant_pin_cfg24_ANT_PIN_24_MUX_SELECT_SHFT     18
#define CONN_GPIO_ant_pin_cfg24_ANT_PIN_24_WFTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg24_ADDR
#define CONN_GPIO_ant_pin_cfg24_ANT_PIN_24_WFTIME_POLARITY_SETTING_MASK 0x00020000                // ANT_PIN_24_WFTIME_POLARITY_SETTING[17]
#define CONN_GPIO_ant_pin_cfg24_ANT_PIN_24_WFTIME_POLARITY_SETTING_SHFT 17
#define CONN_GPIO_ant_pin_cfg24_ANT_PIN_24_BTTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg24_ADDR
#define CONN_GPIO_ant_pin_cfg24_ANT_PIN_24_BTTIME_POLARITY_SETTING_MASK 0x00010000                // ANT_PIN_24_BTTIME_POLARITY_SETTING[16]
#define CONN_GPIO_ant_pin_cfg24_ANT_PIN_24_BTTIME_POLARITY_SETTING_SHFT 16
#define CONN_GPIO_ant_pin_cfg24_ANT_PIN_24_WFTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg24_ADDR
#define CONN_GPIO_ant_pin_cfg24_ANT_PIN_24_WFTIME_SELECT_MASK  0x0000FF00                // ANT_PIN_24_WFTIME_SELECT[15..8]
#define CONN_GPIO_ant_pin_cfg24_ANT_PIN_24_WFTIME_SELECT_SHFT  8
#define CONN_GPIO_ant_pin_cfg24_ANT_PIN_24_BTTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg24_ADDR
#define CONN_GPIO_ant_pin_cfg24_ANT_PIN_24_BTTIME_SELECT_MASK  0x000000FF                // ANT_PIN_24_BTTIME_SELECT[7..0]
#define CONN_GPIO_ant_pin_cfg24_ANT_PIN_24_BTTIME_SELECT_SHFT  0

/* =====================================================================================

  ---ant_pin_cfg25 (0x18016000 + 0x464)---

    ANT_PIN_25_BTTIME_SELECT[7..0] - (RW) ANT_PIN_25 BT TIME ant_pinmux table mode
    ANT_PIN_25_WFTIME_SELECT[15..8] - (RW) ANT_PIN_25 WF TIME ant_pinmux table mode
    ANT_PIN_25_BTTIME_POLARITY_SETTING[16] - (RW) ANT_PIN_25 BT TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_25_WFTIME_POLARITY_SETTING[17] - (RW) ANT_PIN_25 WF TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_25_MUX_SELECT[23..18] - (RW) ANT_PIN_25 mode of BT/WF window decision
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_pin_cfg25_ANT_PIN_25_MUX_SELECT_ADDR     CONN_GPIO_ant_pin_cfg25_ADDR
#define CONN_GPIO_ant_pin_cfg25_ANT_PIN_25_MUX_SELECT_MASK     0x00FC0000                // ANT_PIN_25_MUX_SELECT[23..18]
#define CONN_GPIO_ant_pin_cfg25_ANT_PIN_25_MUX_SELECT_SHFT     18
#define CONN_GPIO_ant_pin_cfg25_ANT_PIN_25_WFTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg25_ADDR
#define CONN_GPIO_ant_pin_cfg25_ANT_PIN_25_WFTIME_POLARITY_SETTING_MASK 0x00020000                // ANT_PIN_25_WFTIME_POLARITY_SETTING[17]
#define CONN_GPIO_ant_pin_cfg25_ANT_PIN_25_WFTIME_POLARITY_SETTING_SHFT 17
#define CONN_GPIO_ant_pin_cfg25_ANT_PIN_25_BTTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg25_ADDR
#define CONN_GPIO_ant_pin_cfg25_ANT_PIN_25_BTTIME_POLARITY_SETTING_MASK 0x00010000                // ANT_PIN_25_BTTIME_POLARITY_SETTING[16]
#define CONN_GPIO_ant_pin_cfg25_ANT_PIN_25_BTTIME_POLARITY_SETTING_SHFT 16
#define CONN_GPIO_ant_pin_cfg25_ANT_PIN_25_WFTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg25_ADDR
#define CONN_GPIO_ant_pin_cfg25_ANT_PIN_25_WFTIME_SELECT_MASK  0x0000FF00                // ANT_PIN_25_WFTIME_SELECT[15..8]
#define CONN_GPIO_ant_pin_cfg25_ANT_PIN_25_WFTIME_SELECT_SHFT  8
#define CONN_GPIO_ant_pin_cfg25_ANT_PIN_25_BTTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg25_ADDR
#define CONN_GPIO_ant_pin_cfg25_ANT_PIN_25_BTTIME_SELECT_MASK  0x000000FF                // ANT_PIN_25_BTTIME_SELECT[7..0]
#define CONN_GPIO_ant_pin_cfg25_ANT_PIN_25_BTTIME_SELECT_SHFT  0

/* =====================================================================================

  ---ant_pin_cfg26 (0x18016000 + 0x468)---

    ANT_PIN_26_BTTIME_SELECT[7..0] - (RW) ANT_PIN_26 BT TIME ant_pinmux table mode
    ANT_PIN_26_WFTIME_SELECT[15..8] - (RW) ANT_PIN_26 WF TIME ant_pinmux table mode
    ANT_PIN_26_BTTIME_POLARITY_SETTING[16] - (RW) ANT_PIN_26 BT TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_26_WFTIME_POLARITY_SETTING[17] - (RW) ANT_PIN_26 WF TIME POLARITY SETTING
                                     1'b0 : NORMAL MODE
                                     1'b1 : POLARITY MODE
    ANT_PIN_26_MUX_SELECT[23..18] - (RW) ANT_PIN_26 mode of BT/WF window decision
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_pin_cfg26_ANT_PIN_26_MUX_SELECT_ADDR     CONN_GPIO_ant_pin_cfg26_ADDR
#define CONN_GPIO_ant_pin_cfg26_ANT_PIN_26_MUX_SELECT_MASK     0x00FC0000                // ANT_PIN_26_MUX_SELECT[23..18]
#define CONN_GPIO_ant_pin_cfg26_ANT_PIN_26_MUX_SELECT_SHFT     18
#define CONN_GPIO_ant_pin_cfg26_ANT_PIN_26_WFTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg26_ADDR
#define CONN_GPIO_ant_pin_cfg26_ANT_PIN_26_WFTIME_POLARITY_SETTING_MASK 0x00020000                // ANT_PIN_26_WFTIME_POLARITY_SETTING[17]
#define CONN_GPIO_ant_pin_cfg26_ANT_PIN_26_WFTIME_POLARITY_SETTING_SHFT 17
#define CONN_GPIO_ant_pin_cfg26_ANT_PIN_26_BTTIME_POLARITY_SETTING_ADDR CONN_GPIO_ant_pin_cfg26_ADDR
#define CONN_GPIO_ant_pin_cfg26_ANT_PIN_26_BTTIME_POLARITY_SETTING_MASK 0x00010000                // ANT_PIN_26_BTTIME_POLARITY_SETTING[16]
#define CONN_GPIO_ant_pin_cfg26_ANT_PIN_26_BTTIME_POLARITY_SETTING_SHFT 16
#define CONN_GPIO_ant_pin_cfg26_ANT_PIN_26_WFTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg26_ADDR
#define CONN_GPIO_ant_pin_cfg26_ANT_PIN_26_WFTIME_SELECT_MASK  0x0000FF00                // ANT_PIN_26_WFTIME_SELECT[15..8]
#define CONN_GPIO_ant_pin_cfg26_ANT_PIN_26_WFTIME_SELECT_SHFT  8
#define CONN_GPIO_ant_pin_cfg26_ANT_PIN_26_BTTIME_SELECT_ADDR  CONN_GPIO_ant_pin_cfg26_ADDR
#define CONN_GPIO_ant_pin_cfg26_ANT_PIN_26_BTTIME_SELECT_MASK  0x000000FF                // ANT_PIN_26_BTTIME_SELECT[7..0]
#define CONN_GPIO_ant_pin_cfg26_ANT_PIN_26_BTTIME_SELECT_SHFT  0

/* =====================================================================================

  ---conn_ant_corx_en_rf0 (0x18016000 + 0x4B0)---

    R_CONN_ANT_CORX_EN_RF0[26..0] - (RW) ANT_PIN_26 ~ ANT_PIN_0 corx enable signal trigger by rf0
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_conn_ant_corx_en_rf0_R_CONN_ANT_CORX_EN_RF0_ADDR CONN_GPIO_conn_ant_corx_en_rf0_ADDR
#define CONN_GPIO_conn_ant_corx_en_rf0_R_CONN_ANT_CORX_EN_RF0_MASK 0x07FFFFFF                // R_CONN_ANT_CORX_EN_RF0[26..0]
#define CONN_GPIO_conn_ant_corx_en_rf0_R_CONN_ANT_CORX_EN_RF0_SHFT 0

/* =====================================================================================

  ---conn_ant_corx_en_rf1 (0x18016000 + 0x4B4)---

    R_CONN_ANT_CORX_EN_RF1[26..0] - (RW) ANT_PIN_26 ~ ANT_PIN_0 corx enable signal trigger by rf1
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_conn_ant_corx_en_rf1_R_CONN_ANT_CORX_EN_RF1_ADDR CONN_GPIO_conn_ant_corx_en_rf1_ADDR
#define CONN_GPIO_conn_ant_corx_en_rf1_R_CONN_ANT_CORX_EN_RF1_MASK 0x07FFFFFF                // R_CONN_ANT_CORX_EN_RF1[26..0]
#define CONN_GPIO_conn_ant_corx_en_rf1_R_CONN_ANT_CORX_EN_RF1_SHFT 0

/* =====================================================================================

  ---conn_ant_corx_sel_bpy (0x18016000 + 0x4B8)---

    R_CONN_ANT_CORX_SEL_BPY[26..0] - (RW) ANT_PIN_26 ~ ANT_PIN_0 output signal of bypass mode
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_conn_ant_corx_sel_bpy_R_CONN_ANT_CORX_SEL_BPY_ADDR CONN_GPIO_conn_ant_corx_sel_bpy_ADDR
#define CONN_GPIO_conn_ant_corx_sel_bpy_R_CONN_ANT_CORX_SEL_BPY_MASK 0x07FFFFFF                // R_CONN_ANT_CORX_SEL_BPY[26..0]
#define CONN_GPIO_conn_ant_corx_sel_bpy_R_CONN_ANT_CORX_SEL_BPY_SHFT 0

/* =====================================================================================

  ---conn_ant_corx_sel_en (0x18016000 + 0x4BC)---

    R_CONN_ANT_CORX_SEL_EN[26..0] - (RW) ANT_PIN_26 ~ ANT_PIN_0 output signal of enable mode
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_conn_ant_corx_sel_en_R_CONN_ANT_CORX_SEL_EN_ADDR CONN_GPIO_conn_ant_corx_sel_en_ADDR
#define CONN_GPIO_conn_ant_corx_sel_en_R_CONN_ANT_CORX_SEL_EN_MASK 0x07FFFFFF                // R_CONN_ANT_CORX_SEL_EN[26..0]
#define CONN_GPIO_conn_ant_corx_sel_en_R_CONN_ANT_CORX_SEL_EN_SHFT 0

/* =====================================================================================

  ---ant_cfg_0 (0x18016000 + 0x500)---

    R_IP0_WF0_GBAND_TX_MODE_0[3..0] - (RW) four IO pad output of IP0 WF0 gband tx mode 0 ( ip0_wf0_epa_gain_mode_sel_g == 3'b000)
    R_IP0_WF1_GBAND_TX_MODE_0[7..4] - (RW) four IO pad output of IP0 WF1 gband tx mode 0 ( ip0_wf1_epa_gain_mode_sel_g == 3'b000)
    R_IP0_WF0_GBAND_TX_MODE_1[11..8] - (RW) four IO pad output of IP0 WF0 gband tx mode 1 ( ip0_wf0_epa_gain_mode_sel_g == 3'b001)
    R_IP0_WF1_GBAND_TX_MODE_1[15..12] - (RW) four IO pad output of IP0 WF1 gband tx mode 1 ( ip0_wf1_epa_gain_mode_sel_g == 3'b001)
    R_IP0_WF0_GBAND_TX_MODE_2[19..16] - (RW) four IO pad output of IP0 WF0 gband tx mode 2 ( ip0_wf0_epa_gain_mode_sel_g == 3'b010)
    R_IP0_WF1_GBAND_TX_MODE_2[23..20] - (RW) four IO pad output of IP0 WF1 gband tx mode 2 ( ip0_wf1_epa_gain_mode_sel_g == 3'b010)
    R_IP0_WF0_GBAND_TX_MODE_3[27..24] - (RW) four IO pad output of IP0 WF0 gband tx mode 3 ( ip0_wf0_epa_gain_mode_sel_g == 3'b011)
    R_IP0_WF1_GBAND_TX_MODE_3[31..28] - (RW) four IO pad output of IP0 WF1 gband tx mode 3 ( ip0_wf1_epa_gain_mode_sel_g == 3'b011)

 =====================================================================================*/
#define CONN_GPIO_ant_cfg_0_R_IP0_WF1_GBAND_TX_MODE_3_ADDR     CONN_GPIO_ant_cfg_0_ADDR
#define CONN_GPIO_ant_cfg_0_R_IP0_WF1_GBAND_TX_MODE_3_MASK     0xF0000000                // R_IP0_WF1_GBAND_TX_MODE_3[31..28]
#define CONN_GPIO_ant_cfg_0_R_IP0_WF1_GBAND_TX_MODE_3_SHFT     28
#define CONN_GPIO_ant_cfg_0_R_IP0_WF0_GBAND_TX_MODE_3_ADDR     CONN_GPIO_ant_cfg_0_ADDR
#define CONN_GPIO_ant_cfg_0_R_IP0_WF0_GBAND_TX_MODE_3_MASK     0x0F000000                // R_IP0_WF0_GBAND_TX_MODE_3[27..24]
#define CONN_GPIO_ant_cfg_0_R_IP0_WF0_GBAND_TX_MODE_3_SHFT     24
#define CONN_GPIO_ant_cfg_0_R_IP0_WF1_GBAND_TX_MODE_2_ADDR     CONN_GPIO_ant_cfg_0_ADDR
#define CONN_GPIO_ant_cfg_0_R_IP0_WF1_GBAND_TX_MODE_2_MASK     0x00F00000                // R_IP0_WF1_GBAND_TX_MODE_2[23..20]
#define CONN_GPIO_ant_cfg_0_R_IP0_WF1_GBAND_TX_MODE_2_SHFT     20
#define CONN_GPIO_ant_cfg_0_R_IP0_WF0_GBAND_TX_MODE_2_ADDR     CONN_GPIO_ant_cfg_0_ADDR
#define CONN_GPIO_ant_cfg_0_R_IP0_WF0_GBAND_TX_MODE_2_MASK     0x000F0000                // R_IP0_WF0_GBAND_TX_MODE_2[19..16]
#define CONN_GPIO_ant_cfg_0_R_IP0_WF0_GBAND_TX_MODE_2_SHFT     16
#define CONN_GPIO_ant_cfg_0_R_IP0_WF1_GBAND_TX_MODE_1_ADDR     CONN_GPIO_ant_cfg_0_ADDR
#define CONN_GPIO_ant_cfg_0_R_IP0_WF1_GBAND_TX_MODE_1_MASK     0x0000F000                // R_IP0_WF1_GBAND_TX_MODE_1[15..12]
#define CONN_GPIO_ant_cfg_0_R_IP0_WF1_GBAND_TX_MODE_1_SHFT     12
#define CONN_GPIO_ant_cfg_0_R_IP0_WF0_GBAND_TX_MODE_1_ADDR     CONN_GPIO_ant_cfg_0_ADDR
#define CONN_GPIO_ant_cfg_0_R_IP0_WF0_GBAND_TX_MODE_1_MASK     0x00000F00                // R_IP0_WF0_GBAND_TX_MODE_1[11..8]
#define CONN_GPIO_ant_cfg_0_R_IP0_WF0_GBAND_TX_MODE_1_SHFT     8
#define CONN_GPIO_ant_cfg_0_R_IP0_WF1_GBAND_TX_MODE_0_ADDR     CONN_GPIO_ant_cfg_0_ADDR
#define CONN_GPIO_ant_cfg_0_R_IP0_WF1_GBAND_TX_MODE_0_MASK     0x000000F0                // R_IP0_WF1_GBAND_TX_MODE_0[7..4]
#define CONN_GPIO_ant_cfg_0_R_IP0_WF1_GBAND_TX_MODE_0_SHFT     4
#define CONN_GPIO_ant_cfg_0_R_IP0_WF0_GBAND_TX_MODE_0_ADDR     CONN_GPIO_ant_cfg_0_ADDR
#define CONN_GPIO_ant_cfg_0_R_IP0_WF0_GBAND_TX_MODE_0_MASK     0x0000000F                // R_IP0_WF0_GBAND_TX_MODE_0[3..0]
#define CONN_GPIO_ant_cfg_0_R_IP0_WF0_GBAND_TX_MODE_0_SHFT     0

/* =====================================================================================

  ---ant_cfg_1 (0x18016000 + 0x504)---

    R_IP0_WF0_GBAND_TX_MODE_4[3..0] - (RW) four IO pad output of IP0 WF0 gband tx mode 4 ( ip0_wf0_epa_gain_mode_sel_g == 3'b100)
    R_IP0_WF1_GBAND_TX_MODE_4[7..4] - (RW) four IO pad output of IP0 WF1 gband tx mode 4 ( ip0_wf1_epa_gain_mode_sel_g == 3'b100)
    R_IP0_WF0_GBAND_TX_MODE_5[11..8] - (RW) four IO pad output of IP0 WF0 gband tx mode 5 ( ip0_wf0_epa_gain_mode_sel_g == 3'b101)
    R_IP0_WF1_GBAND_TX_MODE_5[15..12] - (RW) four IO pad output of IP0 WF1 gband tx mode 5 ( ip0_wf1_epa_gain_mode_sel_g == 3'b101)
    R_IP0_WF0_GBAND_TX_MODE_6[19..16] - (RW) four IO pad output of IP0 WF0 gband tx mode 6 ( ip0_wf0_epa_gain_mode_sel_g == 3'b110)
    R_IP0_WF1_GBAND_TX_MODE_6[23..20] - (RW) four IO pad output of IP0 WF1 gband tx mode 6 ( ip0_wf1_epa_gain_mode_sel_g == 3'b110)
    R_IP0_WF0_GBAND_TX_MODE_7[27..24] - (RW) four IO pad output of IP0 WF0 gband tx mode 7 ( ip0_wf0_epa_gain_mode_sel_g == 3'b111)
    R_IP0_WF1_GBAND_TX_MODE_7[31..28] - (RW) four IO pad output of IP0 WF1 gband tx mode 7 ( ip0_wf1_epa_gain_mode_sel_g == 3'b111)

 =====================================================================================*/
#define CONN_GPIO_ant_cfg_1_R_IP0_WF1_GBAND_TX_MODE_7_ADDR     CONN_GPIO_ant_cfg_1_ADDR
#define CONN_GPIO_ant_cfg_1_R_IP0_WF1_GBAND_TX_MODE_7_MASK     0xF0000000                // R_IP0_WF1_GBAND_TX_MODE_7[31..28]
#define CONN_GPIO_ant_cfg_1_R_IP0_WF1_GBAND_TX_MODE_7_SHFT     28
#define CONN_GPIO_ant_cfg_1_R_IP0_WF0_GBAND_TX_MODE_7_ADDR     CONN_GPIO_ant_cfg_1_ADDR
#define CONN_GPIO_ant_cfg_1_R_IP0_WF0_GBAND_TX_MODE_7_MASK     0x0F000000                // R_IP0_WF0_GBAND_TX_MODE_7[27..24]
#define CONN_GPIO_ant_cfg_1_R_IP0_WF0_GBAND_TX_MODE_7_SHFT     24
#define CONN_GPIO_ant_cfg_1_R_IP0_WF1_GBAND_TX_MODE_6_ADDR     CONN_GPIO_ant_cfg_1_ADDR
#define CONN_GPIO_ant_cfg_1_R_IP0_WF1_GBAND_TX_MODE_6_MASK     0x00F00000                // R_IP0_WF1_GBAND_TX_MODE_6[23..20]
#define CONN_GPIO_ant_cfg_1_R_IP0_WF1_GBAND_TX_MODE_6_SHFT     20
#define CONN_GPIO_ant_cfg_1_R_IP0_WF0_GBAND_TX_MODE_6_ADDR     CONN_GPIO_ant_cfg_1_ADDR
#define CONN_GPIO_ant_cfg_1_R_IP0_WF0_GBAND_TX_MODE_6_MASK     0x000F0000                // R_IP0_WF0_GBAND_TX_MODE_6[19..16]
#define CONN_GPIO_ant_cfg_1_R_IP0_WF0_GBAND_TX_MODE_6_SHFT     16
#define CONN_GPIO_ant_cfg_1_R_IP0_WF1_GBAND_TX_MODE_5_ADDR     CONN_GPIO_ant_cfg_1_ADDR
#define CONN_GPIO_ant_cfg_1_R_IP0_WF1_GBAND_TX_MODE_5_MASK     0x0000F000                // R_IP0_WF1_GBAND_TX_MODE_5[15..12]
#define CONN_GPIO_ant_cfg_1_R_IP0_WF1_GBAND_TX_MODE_5_SHFT     12
#define CONN_GPIO_ant_cfg_1_R_IP0_WF0_GBAND_TX_MODE_5_ADDR     CONN_GPIO_ant_cfg_1_ADDR
#define CONN_GPIO_ant_cfg_1_R_IP0_WF0_GBAND_TX_MODE_5_MASK     0x00000F00                // R_IP0_WF0_GBAND_TX_MODE_5[11..8]
#define CONN_GPIO_ant_cfg_1_R_IP0_WF0_GBAND_TX_MODE_5_SHFT     8
#define CONN_GPIO_ant_cfg_1_R_IP0_WF1_GBAND_TX_MODE_4_ADDR     CONN_GPIO_ant_cfg_1_ADDR
#define CONN_GPIO_ant_cfg_1_R_IP0_WF1_GBAND_TX_MODE_4_MASK     0x000000F0                // R_IP0_WF1_GBAND_TX_MODE_4[7..4]
#define CONN_GPIO_ant_cfg_1_R_IP0_WF1_GBAND_TX_MODE_4_SHFT     4
#define CONN_GPIO_ant_cfg_1_R_IP0_WF0_GBAND_TX_MODE_4_ADDR     CONN_GPIO_ant_cfg_1_ADDR
#define CONN_GPIO_ant_cfg_1_R_IP0_WF0_GBAND_TX_MODE_4_MASK     0x0000000F                // R_IP0_WF0_GBAND_TX_MODE_4[3..0]
#define CONN_GPIO_ant_cfg_1_R_IP0_WF0_GBAND_TX_MODE_4_SHFT     0

/* =====================================================================================

  ---ant_cfg_2 (0x18016000 + 0x508)---

    R_IP0_WF0_GBAND_RX_MODE_0[3..0] - (RW) four IO pad output of IP0 WF0 gband rx mode 0 (ip0_rf_ext_lna_on_g_out[0] == 0 & ip0_rf_ext_lna_mode_g_out[0] == 0)
    R_IP0_WF1_GBAND_RX_MODE_0[7..4] - (RW) four IO pad output of IP0 WF1 gband rx mode 0 (ip0_rf_ext_lna_on_g_out[1] == 0 & ip0_rf_ext_lna_mode_g_out[1] == 0)
    R_IP0_WF0_GBAND_RX_MODE_1[11..8] - (RW) four IO pad output of IP0 WF0 gband rx mode 1 (ip0_rf_ext_lna_on_g_out[0] == 0 & ip0_rf_ext_lna_mode_g_out[0] == 1)
    R_IP0_WF1_GBAND_RX_MODE_1[15..12] - (RW) four IO pad output of IP0 WF1 gband rx mode 1 (ip0_rf_ext_lna_on_g_out[1] == 0 & ip0_rf_ext_lna_mode_g_out[1] == 1)
    R_IP0_WF0_GBAND_RX_MODE_2[19..16] - (RW) four IO pad output of IP0 WF0 gband rx mode 2 (ip0_rf_ext_lna_on_g_out[0] == 1 & ip0_rf_ext_lna_mode_g_out[0] == 0)
    R_IP0_WF1_GBAND_RX_MODE_2[23..20] - (RW) four IO pad output of IP0 WF1 gband rx mode 2 (ip0_rf_ext_lna_on_g_out[1] == 1 & ip0_rf_ext_lna_mode_g_out[1] == 0)
    R_IP0_WF0_GBAND_RX_MODE_3[27..24] - (RW) four IO pad output of IP0 WF0 gband rx mode 3 (ip0_rf_ext_lna_on_g_out[0] == 1 & ip0_rf_ext_lna_mode_g_out[0] == 1)
    R_IP0_WF1_GBAND_RX_MODE_3[31..28] - (RW) four IO pad output of IP0 WF1 gband rx mode 3 (ip0_rf_ext_lna_on_g_out[1] == 1 & ip0_rf_ext_lna_mode_g_out[1] == 1)

 =====================================================================================*/
#define CONN_GPIO_ant_cfg_2_R_IP0_WF1_GBAND_RX_MODE_3_ADDR     CONN_GPIO_ant_cfg_2_ADDR
#define CONN_GPIO_ant_cfg_2_R_IP0_WF1_GBAND_RX_MODE_3_MASK     0xF0000000                // R_IP0_WF1_GBAND_RX_MODE_3[31..28]
#define CONN_GPIO_ant_cfg_2_R_IP0_WF1_GBAND_RX_MODE_3_SHFT     28
#define CONN_GPIO_ant_cfg_2_R_IP0_WF0_GBAND_RX_MODE_3_ADDR     CONN_GPIO_ant_cfg_2_ADDR
#define CONN_GPIO_ant_cfg_2_R_IP0_WF0_GBAND_RX_MODE_3_MASK     0x0F000000                // R_IP0_WF0_GBAND_RX_MODE_3[27..24]
#define CONN_GPIO_ant_cfg_2_R_IP0_WF0_GBAND_RX_MODE_3_SHFT     24
#define CONN_GPIO_ant_cfg_2_R_IP0_WF1_GBAND_RX_MODE_2_ADDR     CONN_GPIO_ant_cfg_2_ADDR
#define CONN_GPIO_ant_cfg_2_R_IP0_WF1_GBAND_RX_MODE_2_MASK     0x00F00000                // R_IP0_WF1_GBAND_RX_MODE_2[23..20]
#define CONN_GPIO_ant_cfg_2_R_IP0_WF1_GBAND_RX_MODE_2_SHFT     20
#define CONN_GPIO_ant_cfg_2_R_IP0_WF0_GBAND_RX_MODE_2_ADDR     CONN_GPIO_ant_cfg_2_ADDR
#define CONN_GPIO_ant_cfg_2_R_IP0_WF0_GBAND_RX_MODE_2_MASK     0x000F0000                // R_IP0_WF0_GBAND_RX_MODE_2[19..16]
#define CONN_GPIO_ant_cfg_2_R_IP0_WF0_GBAND_RX_MODE_2_SHFT     16
#define CONN_GPIO_ant_cfg_2_R_IP0_WF1_GBAND_RX_MODE_1_ADDR     CONN_GPIO_ant_cfg_2_ADDR
#define CONN_GPIO_ant_cfg_2_R_IP0_WF1_GBAND_RX_MODE_1_MASK     0x0000F000                // R_IP0_WF1_GBAND_RX_MODE_1[15..12]
#define CONN_GPIO_ant_cfg_2_R_IP0_WF1_GBAND_RX_MODE_1_SHFT     12
#define CONN_GPIO_ant_cfg_2_R_IP0_WF0_GBAND_RX_MODE_1_ADDR     CONN_GPIO_ant_cfg_2_ADDR
#define CONN_GPIO_ant_cfg_2_R_IP0_WF0_GBAND_RX_MODE_1_MASK     0x00000F00                // R_IP0_WF0_GBAND_RX_MODE_1[11..8]
#define CONN_GPIO_ant_cfg_2_R_IP0_WF0_GBAND_RX_MODE_1_SHFT     8
#define CONN_GPIO_ant_cfg_2_R_IP0_WF1_GBAND_RX_MODE_0_ADDR     CONN_GPIO_ant_cfg_2_ADDR
#define CONN_GPIO_ant_cfg_2_R_IP0_WF1_GBAND_RX_MODE_0_MASK     0x000000F0                // R_IP0_WF1_GBAND_RX_MODE_0[7..4]
#define CONN_GPIO_ant_cfg_2_R_IP0_WF1_GBAND_RX_MODE_0_SHFT     4
#define CONN_GPIO_ant_cfg_2_R_IP0_WF0_GBAND_RX_MODE_0_ADDR     CONN_GPIO_ant_cfg_2_ADDR
#define CONN_GPIO_ant_cfg_2_R_IP0_WF0_GBAND_RX_MODE_0_MASK     0x0000000F                // R_IP0_WF0_GBAND_RX_MODE_0[3..0]
#define CONN_GPIO_ant_cfg_2_R_IP0_WF0_GBAND_RX_MODE_0_SHFT     0

/* =====================================================================================

  ---ant_cfg_3 (0x18016000 + 0x50C)---

    R_IP0_WF0_GBAND_IDLE_MODE[3..0] - (RW) four IO pad output of IP0 WF0 gband idle mode
    R_IP0_WF1_GBAND_IDLE_MODE[7..4] - (RW) four IO pad output of IP0 WF1 gband idle mode
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_cfg_3_R_IP0_WF1_GBAND_IDLE_MODE_ADDR     CONN_GPIO_ant_cfg_3_ADDR
#define CONN_GPIO_ant_cfg_3_R_IP0_WF1_GBAND_IDLE_MODE_MASK     0x000000F0                // R_IP0_WF1_GBAND_IDLE_MODE[7..4]
#define CONN_GPIO_ant_cfg_3_R_IP0_WF1_GBAND_IDLE_MODE_SHFT     4
#define CONN_GPIO_ant_cfg_3_R_IP0_WF0_GBAND_IDLE_MODE_ADDR     CONN_GPIO_ant_cfg_3_ADDR
#define CONN_GPIO_ant_cfg_3_R_IP0_WF0_GBAND_IDLE_MODE_MASK     0x0000000F                // R_IP0_WF0_GBAND_IDLE_MODE[3..0]
#define CONN_GPIO_ant_cfg_3_R_IP0_WF0_GBAND_IDLE_MODE_SHFT     0

/* =====================================================================================

  ---ant_cfg_8 (0x18016000 + 0x520)---

    R_IP0_WF0_ABAND_TX_MODE_0_6G[3..0] - (RW) four IO pad output of IP0 WF0 aband tx mode 0 at 6G ( ip0_wf0_epa_gain_mode_sel_a == 3'b000)
    R_IP0_WF1_ABAND_TX_MODE_0_6G[7..4] - (RW) four IO pad output of IP0 WF1 aband tx mode 0 at 6G ( ip0_wf1_epa_gain_mode_sel_a == 3'b000)
    R_IP0_WF0_ABAND_TX_MODE_1_6G[11..8] - (RW) four IO pad output of IP0 WF0 aband tx mode 1 at 6G ( ip0_wf0_epa_gain_mode_sel_a == 3'b001)
    R_IP0_WF1_ABAND_TX_MODE_1_6G[15..12] - (RW) four IO pad output of IP0 WF1 aband tx mode 1 at 6G ( ip0_wf1_epa_gain_mode_sel_a == 3'b001)
    R_IP0_WF0_ABAND_TX_MODE_2_6G[19..16] - (RW) four IO pad output of IP0 WF0 aband tx mode 2 at 6G ( ip0_wf0_epa_gain_mode_sel_a == 3'b010)
    R_IP0_WF1_ABAND_TX_MODE_2_6G[23..20] - (RW) four IO pad output of IP0 WF1 aband tx mode 2 at 6G ( ip0_wf1_epa_gain_mode_sel_a == 3'b010)
    R_IP0_WF0_ABAND_TX_MODE_3_6G[27..24] - (RW) four IO pad output of IP0 WF0 aband tx mode 3 at 6G ( ip0_wf0_epa_gain_mode_sel_a == 3'b011)
    R_IP0_WF1_ABAND_TX_MODE_3_6G[31..28] - (RW) four IO pad output of IP0 WF1 aband tx mode 3 at 6G ( ip0_wf1_epa_gain_mode_sel_a == 3'b011)

 =====================================================================================*/
#define CONN_GPIO_ant_cfg_8_R_IP0_WF1_ABAND_TX_MODE_3_6G_ADDR  CONN_GPIO_ant_cfg_8_ADDR
#define CONN_GPIO_ant_cfg_8_R_IP0_WF1_ABAND_TX_MODE_3_6G_MASK  0xF0000000                // R_IP0_WF1_ABAND_TX_MODE_3_6G[31..28]
#define CONN_GPIO_ant_cfg_8_R_IP0_WF1_ABAND_TX_MODE_3_6G_SHFT  28
#define CONN_GPIO_ant_cfg_8_R_IP0_WF0_ABAND_TX_MODE_3_6G_ADDR  CONN_GPIO_ant_cfg_8_ADDR
#define CONN_GPIO_ant_cfg_8_R_IP0_WF0_ABAND_TX_MODE_3_6G_MASK  0x0F000000                // R_IP0_WF0_ABAND_TX_MODE_3_6G[27..24]
#define CONN_GPIO_ant_cfg_8_R_IP0_WF0_ABAND_TX_MODE_3_6G_SHFT  24
#define CONN_GPIO_ant_cfg_8_R_IP0_WF1_ABAND_TX_MODE_2_6G_ADDR  CONN_GPIO_ant_cfg_8_ADDR
#define CONN_GPIO_ant_cfg_8_R_IP0_WF1_ABAND_TX_MODE_2_6G_MASK  0x00F00000                // R_IP0_WF1_ABAND_TX_MODE_2_6G[23..20]
#define CONN_GPIO_ant_cfg_8_R_IP0_WF1_ABAND_TX_MODE_2_6G_SHFT  20
#define CONN_GPIO_ant_cfg_8_R_IP0_WF0_ABAND_TX_MODE_2_6G_ADDR  CONN_GPIO_ant_cfg_8_ADDR
#define CONN_GPIO_ant_cfg_8_R_IP0_WF0_ABAND_TX_MODE_2_6G_MASK  0x000F0000                // R_IP0_WF0_ABAND_TX_MODE_2_6G[19..16]
#define CONN_GPIO_ant_cfg_8_R_IP0_WF0_ABAND_TX_MODE_2_6G_SHFT  16
#define CONN_GPIO_ant_cfg_8_R_IP0_WF1_ABAND_TX_MODE_1_6G_ADDR  CONN_GPIO_ant_cfg_8_ADDR
#define CONN_GPIO_ant_cfg_8_R_IP0_WF1_ABAND_TX_MODE_1_6G_MASK  0x0000F000                // R_IP0_WF1_ABAND_TX_MODE_1_6G[15..12]
#define CONN_GPIO_ant_cfg_8_R_IP0_WF1_ABAND_TX_MODE_1_6G_SHFT  12
#define CONN_GPIO_ant_cfg_8_R_IP0_WF0_ABAND_TX_MODE_1_6G_ADDR  CONN_GPIO_ant_cfg_8_ADDR
#define CONN_GPIO_ant_cfg_8_R_IP0_WF0_ABAND_TX_MODE_1_6G_MASK  0x00000F00                // R_IP0_WF0_ABAND_TX_MODE_1_6G[11..8]
#define CONN_GPIO_ant_cfg_8_R_IP0_WF0_ABAND_TX_MODE_1_6G_SHFT  8
#define CONN_GPIO_ant_cfg_8_R_IP0_WF1_ABAND_TX_MODE_0_6G_ADDR  CONN_GPIO_ant_cfg_8_ADDR
#define CONN_GPIO_ant_cfg_8_R_IP0_WF1_ABAND_TX_MODE_0_6G_MASK  0x000000F0                // R_IP0_WF1_ABAND_TX_MODE_0_6G[7..4]
#define CONN_GPIO_ant_cfg_8_R_IP0_WF1_ABAND_TX_MODE_0_6G_SHFT  4
#define CONN_GPIO_ant_cfg_8_R_IP0_WF0_ABAND_TX_MODE_0_6G_ADDR  CONN_GPIO_ant_cfg_8_ADDR
#define CONN_GPIO_ant_cfg_8_R_IP0_WF0_ABAND_TX_MODE_0_6G_MASK  0x0000000F                // R_IP0_WF0_ABAND_TX_MODE_0_6G[3..0]
#define CONN_GPIO_ant_cfg_8_R_IP0_WF0_ABAND_TX_MODE_0_6G_SHFT  0

/* =====================================================================================

  ---ant_cfg_9 (0x18016000 + 0x524)---

    R_IP0_WF0_ABAND_TX_MODE_4_6G[3..0] - (RW) four IO pad output of IP0 WF0 aband tx mode 4 at 6G ( ip0_wf0_epa_gain_mode_sel_a == 3'b100)
    R_IP0_WF1_ABAND_TX_MODE_4_6G[7..4] - (RW) four IO pad output of IP0 WF1 aband tx mode 4 at 6G ( ip0_wf1_epa_gain_mode_sel_a == 3'b100)
    R_IP0_WF0_ABAND_TX_MODE_5_6G[11..8] - (RW) four IO pad output of IP0 WF0 aband tx mode 5 at 6G ( ip0_wf0_epa_gain_mode_sel_a == 3'b101)
    R_IP0_WF1_ABAND_TX_MODE_5_6G[15..12] - (RW) four IO pad output of IP0 WF1 aband tx mode 5 at 6G ( ip0_wf1_epa_gain_mode_sel_a == 3'b101)
    R_IP0_WF0_ABAND_TX_MODE_6_6G[19..16] - (RW) four IO pad output of IP0 WF0 aband tx mode 6 at 6G ( ip0_wf0_epa_gain_mode_sel_a == 3'b110)
    R_IP0_WF1_ABAND_TX_MODE_6_6G[23..20] - (RW) four IO pad output of IP0 WF1 aband tx mode 6 at 6G ( ip0_wf1_epa_gain_mode_sel_a == 3'b110)
    R_IP0_WF0_ABAND_TX_MODE_7_6G[27..24] - (RW) four IO pad output of IP0 WF0 aband tx mode 7 at 6G ( ip0_wf0_epa_gain_mode_sel_a == 3'b111)
    R_IP0_WF1_ABAND_TX_MODE_7_6G[31..28] - (RW) four IO pad output of IP0 WF1 aband tx mode 7 at 6G ( ip0_wf1_epa_gain_mode_sel_a == 3'b111)

 =====================================================================================*/
#define CONN_GPIO_ant_cfg_9_R_IP0_WF1_ABAND_TX_MODE_7_6G_ADDR  CONN_GPIO_ant_cfg_9_ADDR
#define CONN_GPIO_ant_cfg_9_R_IP0_WF1_ABAND_TX_MODE_7_6G_MASK  0xF0000000                // R_IP0_WF1_ABAND_TX_MODE_7_6G[31..28]
#define CONN_GPIO_ant_cfg_9_R_IP0_WF1_ABAND_TX_MODE_7_6G_SHFT  28
#define CONN_GPIO_ant_cfg_9_R_IP0_WF0_ABAND_TX_MODE_7_6G_ADDR  CONN_GPIO_ant_cfg_9_ADDR
#define CONN_GPIO_ant_cfg_9_R_IP0_WF0_ABAND_TX_MODE_7_6G_MASK  0x0F000000                // R_IP0_WF0_ABAND_TX_MODE_7_6G[27..24]
#define CONN_GPIO_ant_cfg_9_R_IP0_WF0_ABAND_TX_MODE_7_6G_SHFT  24
#define CONN_GPIO_ant_cfg_9_R_IP0_WF1_ABAND_TX_MODE_6_6G_ADDR  CONN_GPIO_ant_cfg_9_ADDR
#define CONN_GPIO_ant_cfg_9_R_IP0_WF1_ABAND_TX_MODE_6_6G_MASK  0x00F00000                // R_IP0_WF1_ABAND_TX_MODE_6_6G[23..20]
#define CONN_GPIO_ant_cfg_9_R_IP0_WF1_ABAND_TX_MODE_6_6G_SHFT  20
#define CONN_GPIO_ant_cfg_9_R_IP0_WF0_ABAND_TX_MODE_6_6G_ADDR  CONN_GPIO_ant_cfg_9_ADDR
#define CONN_GPIO_ant_cfg_9_R_IP0_WF0_ABAND_TX_MODE_6_6G_MASK  0x000F0000                // R_IP0_WF0_ABAND_TX_MODE_6_6G[19..16]
#define CONN_GPIO_ant_cfg_9_R_IP0_WF0_ABAND_TX_MODE_6_6G_SHFT  16
#define CONN_GPIO_ant_cfg_9_R_IP0_WF1_ABAND_TX_MODE_5_6G_ADDR  CONN_GPIO_ant_cfg_9_ADDR
#define CONN_GPIO_ant_cfg_9_R_IP0_WF1_ABAND_TX_MODE_5_6G_MASK  0x0000F000                // R_IP0_WF1_ABAND_TX_MODE_5_6G[15..12]
#define CONN_GPIO_ant_cfg_9_R_IP0_WF1_ABAND_TX_MODE_5_6G_SHFT  12
#define CONN_GPIO_ant_cfg_9_R_IP0_WF0_ABAND_TX_MODE_5_6G_ADDR  CONN_GPIO_ant_cfg_9_ADDR
#define CONN_GPIO_ant_cfg_9_R_IP0_WF0_ABAND_TX_MODE_5_6G_MASK  0x00000F00                // R_IP0_WF0_ABAND_TX_MODE_5_6G[11..8]
#define CONN_GPIO_ant_cfg_9_R_IP0_WF0_ABAND_TX_MODE_5_6G_SHFT  8
#define CONN_GPIO_ant_cfg_9_R_IP0_WF1_ABAND_TX_MODE_4_6G_ADDR  CONN_GPIO_ant_cfg_9_ADDR
#define CONN_GPIO_ant_cfg_9_R_IP0_WF1_ABAND_TX_MODE_4_6G_MASK  0x000000F0                // R_IP0_WF1_ABAND_TX_MODE_4_6G[7..4]
#define CONN_GPIO_ant_cfg_9_R_IP0_WF1_ABAND_TX_MODE_4_6G_SHFT  4
#define CONN_GPIO_ant_cfg_9_R_IP0_WF0_ABAND_TX_MODE_4_6G_ADDR  CONN_GPIO_ant_cfg_9_ADDR
#define CONN_GPIO_ant_cfg_9_R_IP0_WF0_ABAND_TX_MODE_4_6G_MASK  0x0000000F                // R_IP0_WF0_ABAND_TX_MODE_4_6G[3..0]
#define CONN_GPIO_ant_cfg_9_R_IP0_WF0_ABAND_TX_MODE_4_6G_SHFT  0

/* =====================================================================================

  ---ant_cfg_10 (0x18016000 + 0x528)---

    R_IP0_WF0_ABAND_TX_MODE_0_5G[3..0] - (RW) four IO pad output of IP0 WF0 aband tx mode 0 at 5G ( ip0_wf0_epa_gain_mode_sel_a == 3'b000)
    R_IP0_WF1_ABAND_TX_MODE_0_5G[7..4] - (RW) four IO pad output of IP0 WF1 aband tx mode 0 at 5G ( ip0_wf1_epa_gain_mode_sel_a == 3'b000)
    R_IP0_WF0_ABAND_TX_MODE_1_5G[11..8] - (RW) four IO pad output of IP0 WF0 aband tx mode 1 at 5G ( ip0_wf0_epa_gain_mode_sel_a == 3'b001)
    R_IP0_WF1_ABAND_TX_MODE_1_5G[15..12] - (RW) four IO pad output of IP0 WF1 aband tx mode 1 at 5G ( ip0_wf1_epa_gain_mode_sel_a == 3'b001)
    R_IP0_WF0_ABAND_TX_MODE_2_5G[19..16] - (RW) four IO pad output of IP0 WF0 aband tx mode 2 at 5G ( ip0_wf0_epa_gain_mode_sel_a == 3'b010)
    R_IP0_WF1_ABAND_TX_MODE_2_5G[23..20] - (RW) four IO pad output of IP0 WF1 aband tx mode 2 at 5G ( ip0_wf1_epa_gain_mode_sel_a == 3'b010)
    R_IP0_WF0_ABAND_TX_MODE_3_5G[27..24] - (RW) four IO pad output of IP0 WF0 aband tx mode 3 at 5G ( ip0_wf0_epa_gain_mode_sel_a == 3'b011)
    R_IP0_WF1_ABAND_TX_MODE_3_5G[31..28] - (RW) four IO pad output of IP0 WF1 aband tx mode 3 at 5G ( ip0_wf1_epa_gain_mode_sel_a == 3'b011)

 =====================================================================================*/
#define CONN_GPIO_ant_cfg_10_R_IP0_WF1_ABAND_TX_MODE_3_5G_ADDR CONN_GPIO_ant_cfg_10_ADDR
#define CONN_GPIO_ant_cfg_10_R_IP0_WF1_ABAND_TX_MODE_3_5G_MASK 0xF0000000                // R_IP0_WF1_ABAND_TX_MODE_3_5G[31..28]
#define CONN_GPIO_ant_cfg_10_R_IP0_WF1_ABAND_TX_MODE_3_5G_SHFT 28
#define CONN_GPIO_ant_cfg_10_R_IP0_WF0_ABAND_TX_MODE_3_5G_ADDR CONN_GPIO_ant_cfg_10_ADDR
#define CONN_GPIO_ant_cfg_10_R_IP0_WF0_ABAND_TX_MODE_3_5G_MASK 0x0F000000                // R_IP0_WF0_ABAND_TX_MODE_3_5G[27..24]
#define CONN_GPIO_ant_cfg_10_R_IP0_WF0_ABAND_TX_MODE_3_5G_SHFT 24
#define CONN_GPIO_ant_cfg_10_R_IP0_WF1_ABAND_TX_MODE_2_5G_ADDR CONN_GPIO_ant_cfg_10_ADDR
#define CONN_GPIO_ant_cfg_10_R_IP0_WF1_ABAND_TX_MODE_2_5G_MASK 0x00F00000                // R_IP0_WF1_ABAND_TX_MODE_2_5G[23..20]
#define CONN_GPIO_ant_cfg_10_R_IP0_WF1_ABAND_TX_MODE_2_5G_SHFT 20
#define CONN_GPIO_ant_cfg_10_R_IP0_WF0_ABAND_TX_MODE_2_5G_ADDR CONN_GPIO_ant_cfg_10_ADDR
#define CONN_GPIO_ant_cfg_10_R_IP0_WF0_ABAND_TX_MODE_2_5G_MASK 0x000F0000                // R_IP0_WF0_ABAND_TX_MODE_2_5G[19..16]
#define CONN_GPIO_ant_cfg_10_R_IP0_WF0_ABAND_TX_MODE_2_5G_SHFT 16
#define CONN_GPIO_ant_cfg_10_R_IP0_WF1_ABAND_TX_MODE_1_5G_ADDR CONN_GPIO_ant_cfg_10_ADDR
#define CONN_GPIO_ant_cfg_10_R_IP0_WF1_ABAND_TX_MODE_1_5G_MASK 0x0000F000                // R_IP0_WF1_ABAND_TX_MODE_1_5G[15..12]
#define CONN_GPIO_ant_cfg_10_R_IP0_WF1_ABAND_TX_MODE_1_5G_SHFT 12
#define CONN_GPIO_ant_cfg_10_R_IP0_WF0_ABAND_TX_MODE_1_5G_ADDR CONN_GPIO_ant_cfg_10_ADDR
#define CONN_GPIO_ant_cfg_10_R_IP0_WF0_ABAND_TX_MODE_1_5G_MASK 0x00000F00                // R_IP0_WF0_ABAND_TX_MODE_1_5G[11..8]
#define CONN_GPIO_ant_cfg_10_R_IP0_WF0_ABAND_TX_MODE_1_5G_SHFT 8
#define CONN_GPIO_ant_cfg_10_R_IP0_WF1_ABAND_TX_MODE_0_5G_ADDR CONN_GPIO_ant_cfg_10_ADDR
#define CONN_GPIO_ant_cfg_10_R_IP0_WF1_ABAND_TX_MODE_0_5G_MASK 0x000000F0                // R_IP0_WF1_ABAND_TX_MODE_0_5G[7..4]
#define CONN_GPIO_ant_cfg_10_R_IP0_WF1_ABAND_TX_MODE_0_5G_SHFT 4
#define CONN_GPIO_ant_cfg_10_R_IP0_WF0_ABAND_TX_MODE_0_5G_ADDR CONN_GPIO_ant_cfg_10_ADDR
#define CONN_GPIO_ant_cfg_10_R_IP0_WF0_ABAND_TX_MODE_0_5G_MASK 0x0000000F                // R_IP0_WF0_ABAND_TX_MODE_0_5G[3..0]
#define CONN_GPIO_ant_cfg_10_R_IP0_WF0_ABAND_TX_MODE_0_5G_SHFT 0

/* =====================================================================================

  ---ant_cfg_11 (0x18016000 + 0x52C)---

    R_IP0_WF0_ABAND_TX_MODE_4_5G[3..0] - (RW) four IO pad output of IP0 WF0 aband tx mode 4 at 5G ( ip0_wf0_epa_gain_mode_sel_a == 3'b100)
    R_IP0_WF1_ABAND_TX_MODE_4_5G[7..4] - (RW) four IO pad output of IP0 WF1 aband tx mode 4 at 5G ( ip0_wf1_epa_gain_mode_sel_a == 3'b100)
    R_IP0_WF0_ABAND_TX_MODE_5_5G[11..8] - (RW) four IO pad output of IP0 WF0 aband tx mode 5 at 5G ( ip0_wf0_epa_gain_mode_sel_a == 3'b101)
    R_IP0_WF1_ABAND_TX_MODE_5_5G[15..12] - (RW) four IO pad output of IP0 WF1 aband tx mode 5 at 5G ( ip0_wf1_epa_gain_mode_sel_a == 3'b101)
    R_IP0_WF0_ABAND_TX_MODE_6_5G[19..16] - (RW) four IO pad output of IP0 WF0 aband tx mode 6 at 5G ( ip0_wf0_epa_gain_mode_sel_a == 3'b110)
    R_IP0_WF1_ABAND_TX_MODE_6_5G[23..20] - (RW) four IO pad output of IP0 WF1 aband tx mode 6 at 5G ( ip0_wf1_epa_gain_mode_sel_a == 3'b110)
    R_IP0_WF0_ABAND_TX_MODE_7_5G[27..24] - (RW) four IO pad output of IP0 WF0 aband tx mode 7 at 5G ( ip0_wf0_epa_gain_mode_sel_a == 3'b111)
    R_IP0_WF1_ABAND_TX_MODE_7_5G[31..28] - (RW) four IO pad output of IP0 WF1 aband tx mode 7 at 5G ( ip0_wf1_epa_gain_mode_sel_a == 3'b111)

 =====================================================================================*/
#define CONN_GPIO_ant_cfg_11_R_IP0_WF1_ABAND_TX_MODE_7_5G_ADDR CONN_GPIO_ant_cfg_11_ADDR
#define CONN_GPIO_ant_cfg_11_R_IP0_WF1_ABAND_TX_MODE_7_5G_MASK 0xF0000000                // R_IP0_WF1_ABAND_TX_MODE_7_5G[31..28]
#define CONN_GPIO_ant_cfg_11_R_IP0_WF1_ABAND_TX_MODE_7_5G_SHFT 28
#define CONN_GPIO_ant_cfg_11_R_IP0_WF0_ABAND_TX_MODE_7_5G_ADDR CONN_GPIO_ant_cfg_11_ADDR
#define CONN_GPIO_ant_cfg_11_R_IP0_WF0_ABAND_TX_MODE_7_5G_MASK 0x0F000000                // R_IP0_WF0_ABAND_TX_MODE_7_5G[27..24]
#define CONN_GPIO_ant_cfg_11_R_IP0_WF0_ABAND_TX_MODE_7_5G_SHFT 24
#define CONN_GPIO_ant_cfg_11_R_IP0_WF1_ABAND_TX_MODE_6_5G_ADDR CONN_GPIO_ant_cfg_11_ADDR
#define CONN_GPIO_ant_cfg_11_R_IP0_WF1_ABAND_TX_MODE_6_5G_MASK 0x00F00000                // R_IP0_WF1_ABAND_TX_MODE_6_5G[23..20]
#define CONN_GPIO_ant_cfg_11_R_IP0_WF1_ABAND_TX_MODE_6_5G_SHFT 20
#define CONN_GPIO_ant_cfg_11_R_IP0_WF0_ABAND_TX_MODE_6_5G_ADDR CONN_GPIO_ant_cfg_11_ADDR
#define CONN_GPIO_ant_cfg_11_R_IP0_WF0_ABAND_TX_MODE_6_5G_MASK 0x000F0000                // R_IP0_WF0_ABAND_TX_MODE_6_5G[19..16]
#define CONN_GPIO_ant_cfg_11_R_IP0_WF0_ABAND_TX_MODE_6_5G_SHFT 16
#define CONN_GPIO_ant_cfg_11_R_IP0_WF1_ABAND_TX_MODE_5_5G_ADDR CONN_GPIO_ant_cfg_11_ADDR
#define CONN_GPIO_ant_cfg_11_R_IP0_WF1_ABAND_TX_MODE_5_5G_MASK 0x0000F000                // R_IP0_WF1_ABAND_TX_MODE_5_5G[15..12]
#define CONN_GPIO_ant_cfg_11_R_IP0_WF1_ABAND_TX_MODE_5_5G_SHFT 12
#define CONN_GPIO_ant_cfg_11_R_IP0_WF0_ABAND_TX_MODE_5_5G_ADDR CONN_GPIO_ant_cfg_11_ADDR
#define CONN_GPIO_ant_cfg_11_R_IP0_WF0_ABAND_TX_MODE_5_5G_MASK 0x00000F00                // R_IP0_WF0_ABAND_TX_MODE_5_5G[11..8]
#define CONN_GPIO_ant_cfg_11_R_IP0_WF0_ABAND_TX_MODE_5_5G_SHFT 8
#define CONN_GPIO_ant_cfg_11_R_IP0_WF1_ABAND_TX_MODE_4_5G_ADDR CONN_GPIO_ant_cfg_11_ADDR
#define CONN_GPIO_ant_cfg_11_R_IP0_WF1_ABAND_TX_MODE_4_5G_MASK 0x000000F0                // R_IP0_WF1_ABAND_TX_MODE_4_5G[7..4]
#define CONN_GPIO_ant_cfg_11_R_IP0_WF1_ABAND_TX_MODE_4_5G_SHFT 4
#define CONN_GPIO_ant_cfg_11_R_IP0_WF0_ABAND_TX_MODE_4_5G_ADDR CONN_GPIO_ant_cfg_11_ADDR
#define CONN_GPIO_ant_cfg_11_R_IP0_WF0_ABAND_TX_MODE_4_5G_MASK 0x0000000F                // R_IP0_WF0_ABAND_TX_MODE_4_5G[3..0]
#define CONN_GPIO_ant_cfg_11_R_IP0_WF0_ABAND_TX_MODE_4_5G_SHFT 0

/* =====================================================================================

  ---ant_cfg_12 (0x18016000 + 0x530)---

    R_IP0_WF0_ABAND_RX_MODE_0[3..0] - (RW) four IO pad output of IP0 WF0 aband rx mode 0 (ip0_rf_ext_lna_on_a_out[0] == 0 & ip0_rf_ext_lna_mode_a_out[0] == 0)
    R_IP0_WF1_ABAND_RX_MODE_0[7..4] - (RW) four IO pad output of IP0 WF1 aband rx mode 0 (ip0_rf_ext_lna_on_a_out[1] == 0 & ip0_rf_ext_lna_mode_a_out[1] == 0)
    R_IP0_WF0_ABAND_RX_MODE_1[11..8] - (RW) four IO pad output of IP0 WF0 aband rx mode 1 (ip0_rf_ext_lna_on_a_out[0] == 0 & ip0_rf_ext_lna_mode_a_out[0] == 1)
    R_IP0_WF1_ABAND_RX_MODE_1[15..12] - (RW) four IO pad output of IP0 WF1 aband rx mode 1 (ip0_rf_ext_lna_on_a_out[1] == 0 & ip0_rf_ext_lna_mode_a_out[1] == 1)
    R_IP0_WF0_ABAND_RX_MODE_2[19..16] - (RW) four IO pad output of IP0 WF0 aband rx mode 2 (ip0_rf_ext_lna_on_a_out[0] == 1 & ip0_rf_ext_lna_mode_a_out[0] == 0)
    R_IP0_WF1_ABAND_RX_MODE_2[23..20] - (RW) four IO pad output of IP0 WF1 aband rx mode 2 (ip0_rf_ext_lna_on_a_out[1] == 1 & ip0_rf_ext_lna_mode_a_out[1] == 0)
    R_IP0_WF0_ABAND_RX_MODE_3[27..24] - (RW) four IO pad output of IP0 WF0 aband rx mode 3 (ip0_rf_ext_lna_on_a_out[0] == 1 & ip0_rf_ext_lna_mode_a_out[0] == 1)
    R_IP0_WF1_ABAND_RX_MODE_3[31..28] - (RW) four IO pad output of IP0 WF1 aband rx mode 3 (ip0_rf_ext_lna_on_a_out[1] == 1 & ip0_rf_ext_lna_mode_a_out[1] == 1)

 =====================================================================================*/
#define CONN_GPIO_ant_cfg_12_R_IP0_WF1_ABAND_RX_MODE_3_ADDR    CONN_GPIO_ant_cfg_12_ADDR
#define CONN_GPIO_ant_cfg_12_R_IP0_WF1_ABAND_RX_MODE_3_MASK    0xF0000000                // R_IP0_WF1_ABAND_RX_MODE_3[31..28]
#define CONN_GPIO_ant_cfg_12_R_IP0_WF1_ABAND_RX_MODE_3_SHFT    28
#define CONN_GPIO_ant_cfg_12_R_IP0_WF0_ABAND_RX_MODE_3_ADDR    CONN_GPIO_ant_cfg_12_ADDR
#define CONN_GPIO_ant_cfg_12_R_IP0_WF0_ABAND_RX_MODE_3_MASK    0x0F000000                // R_IP0_WF0_ABAND_RX_MODE_3[27..24]
#define CONN_GPIO_ant_cfg_12_R_IP0_WF0_ABAND_RX_MODE_3_SHFT    24
#define CONN_GPIO_ant_cfg_12_R_IP0_WF1_ABAND_RX_MODE_2_ADDR    CONN_GPIO_ant_cfg_12_ADDR
#define CONN_GPIO_ant_cfg_12_R_IP0_WF1_ABAND_RX_MODE_2_MASK    0x00F00000                // R_IP0_WF1_ABAND_RX_MODE_2[23..20]
#define CONN_GPIO_ant_cfg_12_R_IP0_WF1_ABAND_RX_MODE_2_SHFT    20
#define CONN_GPIO_ant_cfg_12_R_IP0_WF0_ABAND_RX_MODE_2_ADDR    CONN_GPIO_ant_cfg_12_ADDR
#define CONN_GPIO_ant_cfg_12_R_IP0_WF0_ABAND_RX_MODE_2_MASK    0x000F0000                // R_IP0_WF0_ABAND_RX_MODE_2[19..16]
#define CONN_GPIO_ant_cfg_12_R_IP0_WF0_ABAND_RX_MODE_2_SHFT    16
#define CONN_GPIO_ant_cfg_12_R_IP0_WF1_ABAND_RX_MODE_1_ADDR    CONN_GPIO_ant_cfg_12_ADDR
#define CONN_GPIO_ant_cfg_12_R_IP0_WF1_ABAND_RX_MODE_1_MASK    0x0000F000                // R_IP0_WF1_ABAND_RX_MODE_1[15..12]
#define CONN_GPIO_ant_cfg_12_R_IP0_WF1_ABAND_RX_MODE_1_SHFT    12
#define CONN_GPIO_ant_cfg_12_R_IP0_WF0_ABAND_RX_MODE_1_ADDR    CONN_GPIO_ant_cfg_12_ADDR
#define CONN_GPIO_ant_cfg_12_R_IP0_WF0_ABAND_RX_MODE_1_MASK    0x00000F00                // R_IP0_WF0_ABAND_RX_MODE_1[11..8]
#define CONN_GPIO_ant_cfg_12_R_IP0_WF0_ABAND_RX_MODE_1_SHFT    8
#define CONN_GPIO_ant_cfg_12_R_IP0_WF1_ABAND_RX_MODE_0_ADDR    CONN_GPIO_ant_cfg_12_ADDR
#define CONN_GPIO_ant_cfg_12_R_IP0_WF1_ABAND_RX_MODE_0_MASK    0x000000F0                // R_IP0_WF1_ABAND_RX_MODE_0[7..4]
#define CONN_GPIO_ant_cfg_12_R_IP0_WF1_ABAND_RX_MODE_0_SHFT    4
#define CONN_GPIO_ant_cfg_12_R_IP0_WF0_ABAND_RX_MODE_0_ADDR    CONN_GPIO_ant_cfg_12_ADDR
#define CONN_GPIO_ant_cfg_12_R_IP0_WF0_ABAND_RX_MODE_0_MASK    0x0000000F                // R_IP0_WF0_ABAND_RX_MODE_0[3..0]
#define CONN_GPIO_ant_cfg_12_R_IP0_WF0_ABAND_RX_MODE_0_SHFT    0

/* =====================================================================================

  ---ant_cfg_20 (0x18016000 + 0x550)---

    R_IP1_WF0_GBAND_TX_MODE_0[3..0] - (RW) four IO pad output of IP1 WF0 gband tx mode 0 ( ip1_wf0_epa_gain_mode_sel_g == 3'b000)
    R_IP1_WF1_GBAND_TX_MODE_0[7..4] - (RW) four IO pad output of IP1 WF1 gband tx mode 0 ( ip1_wf1_epa_gain_mode_sel_g == 3'b000)
    R_IP1_WF0_GBAND_TX_MODE_1[11..8] - (RW) four IO pad output of IP1 WF0 gband tx mode 1 ( ip1_wf0_epa_gain_mode_sel_g == 3'b001)
    R_IP1_WF1_GBAND_TX_MODE_1[15..12] - (RW) four IO pad output of IP1 WF1 gband tx mode 1 ( ip1_wf1_epa_gain_mode_sel_g == 3'b001)
    R_IP1_WF0_GBAND_TX_MODE_2[19..16] - (RW) four IO pad output of IP1 WF0 gband tx mode 2 ( ip1_wf0_epa_gain_mode_sel_g == 3'b010)
    R_IP1_WF1_GBAND_TX_MODE_2[23..20] - (RW) four IO pad output of IP1 WF1 gband tx mode 2 ( ip1_wf1_epa_gain_mode_sel_g == 3'b010)
    R_IP1_WF0_GBAND_TX_MODE_3[27..24] - (RW) four IO pad output of IP1 WF0 gband tx mode 3 ( ip1_wf0_epa_gain_mode_sel_g == 3'b011)
    R_IP1_WF1_GBAND_TX_MODE_3[31..28] - (RW) four IO pad output of IP1 WF1 gband tx mode 3 ( ip1_wf1_epa_gain_mode_sel_g == 3'b011)

 =====================================================================================*/
#define CONN_GPIO_ant_cfg_20_R_IP1_WF1_GBAND_TX_MODE_3_ADDR    CONN_GPIO_ant_cfg_20_ADDR
#define CONN_GPIO_ant_cfg_20_R_IP1_WF1_GBAND_TX_MODE_3_MASK    0xF0000000                // R_IP1_WF1_GBAND_TX_MODE_3[31..28]
#define CONN_GPIO_ant_cfg_20_R_IP1_WF1_GBAND_TX_MODE_3_SHFT    28
#define CONN_GPIO_ant_cfg_20_R_IP1_WF0_GBAND_TX_MODE_3_ADDR    CONN_GPIO_ant_cfg_20_ADDR
#define CONN_GPIO_ant_cfg_20_R_IP1_WF0_GBAND_TX_MODE_3_MASK    0x0F000000                // R_IP1_WF0_GBAND_TX_MODE_3[27..24]
#define CONN_GPIO_ant_cfg_20_R_IP1_WF0_GBAND_TX_MODE_3_SHFT    24
#define CONN_GPIO_ant_cfg_20_R_IP1_WF1_GBAND_TX_MODE_2_ADDR    CONN_GPIO_ant_cfg_20_ADDR
#define CONN_GPIO_ant_cfg_20_R_IP1_WF1_GBAND_TX_MODE_2_MASK    0x00F00000                // R_IP1_WF1_GBAND_TX_MODE_2[23..20]
#define CONN_GPIO_ant_cfg_20_R_IP1_WF1_GBAND_TX_MODE_2_SHFT    20
#define CONN_GPIO_ant_cfg_20_R_IP1_WF0_GBAND_TX_MODE_2_ADDR    CONN_GPIO_ant_cfg_20_ADDR
#define CONN_GPIO_ant_cfg_20_R_IP1_WF0_GBAND_TX_MODE_2_MASK    0x000F0000                // R_IP1_WF0_GBAND_TX_MODE_2[19..16]
#define CONN_GPIO_ant_cfg_20_R_IP1_WF0_GBAND_TX_MODE_2_SHFT    16
#define CONN_GPIO_ant_cfg_20_R_IP1_WF1_GBAND_TX_MODE_1_ADDR    CONN_GPIO_ant_cfg_20_ADDR
#define CONN_GPIO_ant_cfg_20_R_IP1_WF1_GBAND_TX_MODE_1_MASK    0x0000F000                // R_IP1_WF1_GBAND_TX_MODE_1[15..12]
#define CONN_GPIO_ant_cfg_20_R_IP1_WF1_GBAND_TX_MODE_1_SHFT    12
#define CONN_GPIO_ant_cfg_20_R_IP1_WF0_GBAND_TX_MODE_1_ADDR    CONN_GPIO_ant_cfg_20_ADDR
#define CONN_GPIO_ant_cfg_20_R_IP1_WF0_GBAND_TX_MODE_1_MASK    0x00000F00                // R_IP1_WF0_GBAND_TX_MODE_1[11..8]
#define CONN_GPIO_ant_cfg_20_R_IP1_WF0_GBAND_TX_MODE_1_SHFT    8
#define CONN_GPIO_ant_cfg_20_R_IP1_WF1_GBAND_TX_MODE_0_ADDR    CONN_GPIO_ant_cfg_20_ADDR
#define CONN_GPIO_ant_cfg_20_R_IP1_WF1_GBAND_TX_MODE_0_MASK    0x000000F0                // R_IP1_WF1_GBAND_TX_MODE_0[7..4]
#define CONN_GPIO_ant_cfg_20_R_IP1_WF1_GBAND_TX_MODE_0_SHFT    4
#define CONN_GPIO_ant_cfg_20_R_IP1_WF0_GBAND_TX_MODE_0_ADDR    CONN_GPIO_ant_cfg_20_ADDR
#define CONN_GPIO_ant_cfg_20_R_IP1_WF0_GBAND_TX_MODE_0_MASK    0x0000000F                // R_IP1_WF0_GBAND_TX_MODE_0[3..0]
#define CONN_GPIO_ant_cfg_20_R_IP1_WF0_GBAND_TX_MODE_0_SHFT    0

/* =====================================================================================

  ---ant_cfg_21 (0x18016000 + 0x554)---

    R_IP1_WF0_GBAND_TX_MODE_4[3..0] - (RW) four IO pad output of IP1 WF0 gband tx mode 4 ( ip1_wf0_epa_gain_mode_sel_g == 3'b100)
    R_IP1_WF1_GBAND_TX_MODE_4[7..4] - (RW) four IO pad output of IP1 WF1 gband tx mode 4 ( ip1_wf1_epa_gain_mode_sel_g == 3'b100)
    R_IP1_WF0_GBAND_TX_MODE_5[11..8] - (RW) four IO pad output of IP1 WF0 gband tx mode 5 ( ip1_wf0_epa_gain_mode_sel_g == 3'b101)
    R_IP1_WF1_GBAND_TX_MODE_5[15..12] - (RW) four IO pad output of IP1 WF1 gband tx mode 5 ( ip1_wf1_epa_gain_mode_sel_g == 3'b101)
    R_IP1_WF0_GBAND_TX_MODE_6[19..16] - (RW) four IO pad output of IP1 WF0 gband tx mode 6 ( ip1_wf0_epa_gain_mode_sel_g == 3'b110)
    R_IP1_WF1_GBAND_TX_MODE_6[23..20] - (RW) four IO pad output of IP1 WF1 gband tx mode 6 ( ip1_wf1_epa_gain_mode_sel_g == 3'b110)
    R_IP1_WF0_GBAND_TX_MODE_7[27..24] - (RW) four IO pad output of IP1 WF0 gband tx mode 7 ( ip1_wf0_epa_gain_mode_sel_g == 3'b111)
    R_IP1_WF1_GBAND_TX_MODE_7[31..28] - (RW) four IO pad output of IP1 WF1 gband tx mode 7 ( ip1_wf1_epa_gain_mode_sel_g == 3'b111)

 =====================================================================================*/
#define CONN_GPIO_ant_cfg_21_R_IP1_WF1_GBAND_TX_MODE_7_ADDR    CONN_GPIO_ant_cfg_21_ADDR
#define CONN_GPIO_ant_cfg_21_R_IP1_WF1_GBAND_TX_MODE_7_MASK    0xF0000000                // R_IP1_WF1_GBAND_TX_MODE_7[31..28]
#define CONN_GPIO_ant_cfg_21_R_IP1_WF1_GBAND_TX_MODE_7_SHFT    28
#define CONN_GPIO_ant_cfg_21_R_IP1_WF0_GBAND_TX_MODE_7_ADDR    CONN_GPIO_ant_cfg_21_ADDR
#define CONN_GPIO_ant_cfg_21_R_IP1_WF0_GBAND_TX_MODE_7_MASK    0x0F000000                // R_IP1_WF0_GBAND_TX_MODE_7[27..24]
#define CONN_GPIO_ant_cfg_21_R_IP1_WF0_GBAND_TX_MODE_7_SHFT    24
#define CONN_GPIO_ant_cfg_21_R_IP1_WF1_GBAND_TX_MODE_6_ADDR    CONN_GPIO_ant_cfg_21_ADDR
#define CONN_GPIO_ant_cfg_21_R_IP1_WF1_GBAND_TX_MODE_6_MASK    0x00F00000                // R_IP1_WF1_GBAND_TX_MODE_6[23..20]
#define CONN_GPIO_ant_cfg_21_R_IP1_WF1_GBAND_TX_MODE_6_SHFT    20
#define CONN_GPIO_ant_cfg_21_R_IP1_WF0_GBAND_TX_MODE_6_ADDR    CONN_GPIO_ant_cfg_21_ADDR
#define CONN_GPIO_ant_cfg_21_R_IP1_WF0_GBAND_TX_MODE_6_MASK    0x000F0000                // R_IP1_WF0_GBAND_TX_MODE_6[19..16]
#define CONN_GPIO_ant_cfg_21_R_IP1_WF0_GBAND_TX_MODE_6_SHFT    16
#define CONN_GPIO_ant_cfg_21_R_IP1_WF1_GBAND_TX_MODE_5_ADDR    CONN_GPIO_ant_cfg_21_ADDR
#define CONN_GPIO_ant_cfg_21_R_IP1_WF1_GBAND_TX_MODE_5_MASK    0x0000F000                // R_IP1_WF1_GBAND_TX_MODE_5[15..12]
#define CONN_GPIO_ant_cfg_21_R_IP1_WF1_GBAND_TX_MODE_5_SHFT    12
#define CONN_GPIO_ant_cfg_21_R_IP1_WF0_GBAND_TX_MODE_5_ADDR    CONN_GPIO_ant_cfg_21_ADDR
#define CONN_GPIO_ant_cfg_21_R_IP1_WF0_GBAND_TX_MODE_5_MASK    0x00000F00                // R_IP1_WF0_GBAND_TX_MODE_5[11..8]
#define CONN_GPIO_ant_cfg_21_R_IP1_WF0_GBAND_TX_MODE_5_SHFT    8
#define CONN_GPIO_ant_cfg_21_R_IP1_WF1_GBAND_TX_MODE_4_ADDR    CONN_GPIO_ant_cfg_21_ADDR
#define CONN_GPIO_ant_cfg_21_R_IP1_WF1_GBAND_TX_MODE_4_MASK    0x000000F0                // R_IP1_WF1_GBAND_TX_MODE_4[7..4]
#define CONN_GPIO_ant_cfg_21_R_IP1_WF1_GBAND_TX_MODE_4_SHFT    4
#define CONN_GPIO_ant_cfg_21_R_IP1_WF0_GBAND_TX_MODE_4_ADDR    CONN_GPIO_ant_cfg_21_ADDR
#define CONN_GPIO_ant_cfg_21_R_IP1_WF0_GBAND_TX_MODE_4_MASK    0x0000000F                // R_IP1_WF0_GBAND_TX_MODE_4[3..0]
#define CONN_GPIO_ant_cfg_21_R_IP1_WF0_GBAND_TX_MODE_4_SHFT    0

/* =====================================================================================

  ---ant_cfg_22 (0x18016000 + 0x558)---

    R_IP1_WF0_GBAND_RX_MODE_0[3..0] - (RW) four IO pad output of IP1 WF0 gband rx mode 0 (ip1_rf_ext_lna_on_g_out[0] == 0 & ip1_rf_ext_lna_mode_g_out[0] == 0)
    R_IP1_WF1_GBAND_RX_MODE_0[7..4] - (RW) four IO pad output of IP1 WF1 gband rx mode 0 (ip1_rf_ext_lna_on_g_out[1] == 0 & ip1_rf_ext_lna_mode_g_out[1] == 0)
    R_IP1_WF0_GBAND_RX_MODE_1[11..8] - (RW) four IO pad output of IP1 WF0 gband rx mode 1 (ip1_rf_ext_lna_on_g_out[0] == 0 & ip1_rf_ext_lna_mode_g_out[0] == 1)
    R_IP1_WF1_GBAND_RX_MODE_1[15..12] - (RW) four IO pad output of IP1 WF1 gband rx mode 1 (ip1_rf_ext_lna_on_g_out[1] == 0 & ip1_rf_ext_lna_mode_g_out[1] == 1)
    R_IP1_WF0_GBAND_RX_MODE_2[19..16] - (RW) four IO pad output of IP1 WF0 gband rx mode 2 (ip1_rf_ext_lna_on_g_out[0] == 1 & ip1_rf_ext_lna_mode_g_out[0] == 0)
    R_IP1_WF1_GBAND_RX_MODE_2[23..20] - (RW) four IO pad output of IP1 WF1 gband rx mode 2 (ip1_rf_ext_lna_on_g_out[1] == 1 & ip1_rf_ext_lna_mode_g_out[1] == 0)
    R_IP1_WF0_GBAND_RX_MODE_3[27..24] - (RW) four IO pad output of IP1 WF0 gband rx mode 3 (ip1_rf_ext_lna_on_g_out[0] == 1 & ip1_rf_ext_lna_mode_g_out[0] == 1)
    R_IP1_WF1_GBAND_RX_MODE_3[31..28] - (RW) four IO pad output of IP1 WF1 gband rx mode 3 (ip1_rf_ext_lna_on_g_out[1] == 1 & ip1_rf_ext_lna_mode_g_out[1] == 1)

 =====================================================================================*/
#define CONN_GPIO_ant_cfg_22_R_IP1_WF1_GBAND_RX_MODE_3_ADDR    CONN_GPIO_ant_cfg_22_ADDR
#define CONN_GPIO_ant_cfg_22_R_IP1_WF1_GBAND_RX_MODE_3_MASK    0xF0000000                // R_IP1_WF1_GBAND_RX_MODE_3[31..28]
#define CONN_GPIO_ant_cfg_22_R_IP1_WF1_GBAND_RX_MODE_3_SHFT    28
#define CONN_GPIO_ant_cfg_22_R_IP1_WF0_GBAND_RX_MODE_3_ADDR    CONN_GPIO_ant_cfg_22_ADDR
#define CONN_GPIO_ant_cfg_22_R_IP1_WF0_GBAND_RX_MODE_3_MASK    0x0F000000                // R_IP1_WF0_GBAND_RX_MODE_3[27..24]
#define CONN_GPIO_ant_cfg_22_R_IP1_WF0_GBAND_RX_MODE_3_SHFT    24
#define CONN_GPIO_ant_cfg_22_R_IP1_WF1_GBAND_RX_MODE_2_ADDR    CONN_GPIO_ant_cfg_22_ADDR
#define CONN_GPIO_ant_cfg_22_R_IP1_WF1_GBAND_RX_MODE_2_MASK    0x00F00000                // R_IP1_WF1_GBAND_RX_MODE_2[23..20]
#define CONN_GPIO_ant_cfg_22_R_IP1_WF1_GBAND_RX_MODE_2_SHFT    20
#define CONN_GPIO_ant_cfg_22_R_IP1_WF0_GBAND_RX_MODE_2_ADDR    CONN_GPIO_ant_cfg_22_ADDR
#define CONN_GPIO_ant_cfg_22_R_IP1_WF0_GBAND_RX_MODE_2_MASK    0x000F0000                // R_IP1_WF0_GBAND_RX_MODE_2[19..16]
#define CONN_GPIO_ant_cfg_22_R_IP1_WF0_GBAND_RX_MODE_2_SHFT    16
#define CONN_GPIO_ant_cfg_22_R_IP1_WF1_GBAND_RX_MODE_1_ADDR    CONN_GPIO_ant_cfg_22_ADDR
#define CONN_GPIO_ant_cfg_22_R_IP1_WF1_GBAND_RX_MODE_1_MASK    0x0000F000                // R_IP1_WF1_GBAND_RX_MODE_1[15..12]
#define CONN_GPIO_ant_cfg_22_R_IP1_WF1_GBAND_RX_MODE_1_SHFT    12
#define CONN_GPIO_ant_cfg_22_R_IP1_WF0_GBAND_RX_MODE_1_ADDR    CONN_GPIO_ant_cfg_22_ADDR
#define CONN_GPIO_ant_cfg_22_R_IP1_WF0_GBAND_RX_MODE_1_MASK    0x00000F00                // R_IP1_WF0_GBAND_RX_MODE_1[11..8]
#define CONN_GPIO_ant_cfg_22_R_IP1_WF0_GBAND_RX_MODE_1_SHFT    8
#define CONN_GPIO_ant_cfg_22_R_IP1_WF1_GBAND_RX_MODE_0_ADDR    CONN_GPIO_ant_cfg_22_ADDR
#define CONN_GPIO_ant_cfg_22_R_IP1_WF1_GBAND_RX_MODE_0_MASK    0x000000F0                // R_IP1_WF1_GBAND_RX_MODE_0[7..4]
#define CONN_GPIO_ant_cfg_22_R_IP1_WF1_GBAND_RX_MODE_0_SHFT    4
#define CONN_GPIO_ant_cfg_22_R_IP1_WF0_GBAND_RX_MODE_0_ADDR    CONN_GPIO_ant_cfg_22_ADDR
#define CONN_GPIO_ant_cfg_22_R_IP1_WF0_GBAND_RX_MODE_0_MASK    0x0000000F                // R_IP1_WF0_GBAND_RX_MODE_0[3..0]
#define CONN_GPIO_ant_cfg_22_R_IP1_WF0_GBAND_RX_MODE_0_SHFT    0

/* =====================================================================================

  ---ant_cfg_23 (0x18016000 + 0x55C)---

    R_IP1_WF0_GBAND_IDLE_MODE[3..0] - (RW) four IO pad output of IP1 WF0 gband idle mode
    R_IP1_WF1_GBAND_IDLE_MODE[7..4] - (RW) four IO pad output of IP1 WF1 gband idle mode
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_cfg_23_R_IP1_WF1_GBAND_IDLE_MODE_ADDR    CONN_GPIO_ant_cfg_23_ADDR
#define CONN_GPIO_ant_cfg_23_R_IP1_WF1_GBAND_IDLE_MODE_MASK    0x000000F0                // R_IP1_WF1_GBAND_IDLE_MODE[7..4]
#define CONN_GPIO_ant_cfg_23_R_IP1_WF1_GBAND_IDLE_MODE_SHFT    4
#define CONN_GPIO_ant_cfg_23_R_IP1_WF0_GBAND_IDLE_MODE_ADDR    CONN_GPIO_ant_cfg_23_ADDR
#define CONN_GPIO_ant_cfg_23_R_IP1_WF0_GBAND_IDLE_MODE_MASK    0x0000000F                // R_IP1_WF0_GBAND_IDLE_MODE[3..0]
#define CONN_GPIO_ant_cfg_23_R_IP1_WF0_GBAND_IDLE_MODE_SHFT    0

/* =====================================================================================

  ---ant_cfg_28 (0x18016000 + 0x570)---

    R_IP1_WF0_ABAND_TX_MODE_0_6G[3..0] - (RW) four IO pad output of IP1 WF0 aband tx mode 0 at 6G ( ip1_wf0_epa_gain_mode_sel_a == 3'b000)
    R_IP1_WF1_ABAND_TX_MODE_0_6G[7..4] - (RW) four IO pad output of IP1 WF1 aband tx mode 0 at 6G ( ip1_wf1_epa_gain_mode_sel_a == 3'b000)
    R_IP1_WF0_ABAND_TX_MODE_1_6G[11..8] - (RW) four IO pad output of IP1 WF0 aband tx mode 1 at 6G ( ip1_wf0_epa_gain_mode_sel_a == 3'b001)
    R_IP1_WF1_ABAND_TX_MODE_1_6G[15..12] - (RW) four IO pad output of IP1 WF1 aband tx mode 1 at 6G ( ip1_wf1_epa_gain_mode_sel_a == 3'b001)
    R_IP1_WF0_ABAND_TX_MODE_2_6G[19..16] - (RW) four IO pad output of IP1 WF0 aband tx mode 2 at 6G ( ip1_wf0_epa_gain_mode_sel_a == 3'b010)
    R_IP1_WF1_ABAND_TX_MODE_2_6G[23..20] - (RW) four IO pad output of IP1 WF1 aband tx mode 2 at 6G ( ip1_wf1_epa_gain_mode_sel_a == 3'b010)
    R_IP1_WF0_ABAND_TX_MODE_3_6G[27..24] - (RW) four IO pad output of IP1 WF0 aband tx mode 3 at 6G ( ip1_wf0_epa_gain_mode_sel_a == 3'b011)
    R_IP1_WF1_ABAND_TX_MODE_3_6G[31..28] - (RW) four IO pad output of IP1 WF1 aband tx mode 3 at 6G ( ip1_wf1_epa_gain_mode_sel_a == 3'b011)

 =====================================================================================*/
#define CONN_GPIO_ant_cfg_28_R_IP1_WF1_ABAND_TX_MODE_3_6G_ADDR CONN_GPIO_ant_cfg_28_ADDR
#define CONN_GPIO_ant_cfg_28_R_IP1_WF1_ABAND_TX_MODE_3_6G_MASK 0xF0000000                // R_IP1_WF1_ABAND_TX_MODE_3_6G[31..28]
#define CONN_GPIO_ant_cfg_28_R_IP1_WF1_ABAND_TX_MODE_3_6G_SHFT 28
#define CONN_GPIO_ant_cfg_28_R_IP1_WF0_ABAND_TX_MODE_3_6G_ADDR CONN_GPIO_ant_cfg_28_ADDR
#define CONN_GPIO_ant_cfg_28_R_IP1_WF0_ABAND_TX_MODE_3_6G_MASK 0x0F000000                // R_IP1_WF0_ABAND_TX_MODE_3_6G[27..24]
#define CONN_GPIO_ant_cfg_28_R_IP1_WF0_ABAND_TX_MODE_3_6G_SHFT 24
#define CONN_GPIO_ant_cfg_28_R_IP1_WF1_ABAND_TX_MODE_2_6G_ADDR CONN_GPIO_ant_cfg_28_ADDR
#define CONN_GPIO_ant_cfg_28_R_IP1_WF1_ABAND_TX_MODE_2_6G_MASK 0x00F00000                // R_IP1_WF1_ABAND_TX_MODE_2_6G[23..20]
#define CONN_GPIO_ant_cfg_28_R_IP1_WF1_ABAND_TX_MODE_2_6G_SHFT 20
#define CONN_GPIO_ant_cfg_28_R_IP1_WF0_ABAND_TX_MODE_2_6G_ADDR CONN_GPIO_ant_cfg_28_ADDR
#define CONN_GPIO_ant_cfg_28_R_IP1_WF0_ABAND_TX_MODE_2_6G_MASK 0x000F0000                // R_IP1_WF0_ABAND_TX_MODE_2_6G[19..16]
#define CONN_GPIO_ant_cfg_28_R_IP1_WF0_ABAND_TX_MODE_2_6G_SHFT 16
#define CONN_GPIO_ant_cfg_28_R_IP1_WF1_ABAND_TX_MODE_1_6G_ADDR CONN_GPIO_ant_cfg_28_ADDR
#define CONN_GPIO_ant_cfg_28_R_IP1_WF1_ABAND_TX_MODE_1_6G_MASK 0x0000F000                // R_IP1_WF1_ABAND_TX_MODE_1_6G[15..12]
#define CONN_GPIO_ant_cfg_28_R_IP1_WF1_ABAND_TX_MODE_1_6G_SHFT 12
#define CONN_GPIO_ant_cfg_28_R_IP1_WF0_ABAND_TX_MODE_1_6G_ADDR CONN_GPIO_ant_cfg_28_ADDR
#define CONN_GPIO_ant_cfg_28_R_IP1_WF0_ABAND_TX_MODE_1_6G_MASK 0x00000F00                // R_IP1_WF0_ABAND_TX_MODE_1_6G[11..8]
#define CONN_GPIO_ant_cfg_28_R_IP1_WF0_ABAND_TX_MODE_1_6G_SHFT 8
#define CONN_GPIO_ant_cfg_28_R_IP1_WF1_ABAND_TX_MODE_0_6G_ADDR CONN_GPIO_ant_cfg_28_ADDR
#define CONN_GPIO_ant_cfg_28_R_IP1_WF1_ABAND_TX_MODE_0_6G_MASK 0x000000F0                // R_IP1_WF1_ABAND_TX_MODE_0_6G[7..4]
#define CONN_GPIO_ant_cfg_28_R_IP1_WF1_ABAND_TX_MODE_0_6G_SHFT 4
#define CONN_GPIO_ant_cfg_28_R_IP1_WF0_ABAND_TX_MODE_0_6G_ADDR CONN_GPIO_ant_cfg_28_ADDR
#define CONN_GPIO_ant_cfg_28_R_IP1_WF0_ABAND_TX_MODE_0_6G_MASK 0x0000000F                // R_IP1_WF0_ABAND_TX_MODE_0_6G[3..0]
#define CONN_GPIO_ant_cfg_28_R_IP1_WF0_ABAND_TX_MODE_0_6G_SHFT 0

/* =====================================================================================

  ---ant_cfg_29 (0x18016000 + 0x574)---

    R_IP1_WF0_ABAND_TX_MODE_4_6G[3..0] - (RW) four IO pad output of IP1 WF0 aband tx mode 4 at 6G ( ip1_wf0_epa_gain_mode_sel_a == 3'b100)
    R_IP1_WF1_ABAND_TX_MODE_4_6G[7..4] - (RW) four IO pad output of IP1 WF1 aband tx mode 4 at 6G ( ip1_wf1_epa_gain_mode_sel_a == 3'b100)
    R_IP1_WF0_ABAND_TX_MODE_5_6G[11..8] - (RW) four IO pad output of IP1 WF0 aband tx mode 5 at 6G ( ip1_wf0_epa_gain_mode_sel_a == 3'b101)
    R_IP1_WF1_ABAND_TX_MODE_5_6G[15..12] - (RW) four IO pad output of IP1 WF1 aband tx mode 5 at 6G ( ip1_wf1_epa_gain_mode_sel_a == 3'b101)
    R_IP1_WF0_ABAND_TX_MODE_6_6G[19..16] - (RW) four IO pad output of IP1 WF0 aband tx mode 6 at 6G ( ip1_wf0_epa_gain_mode_sel_a == 3'b110)
    R_IP1_WF1_ABAND_TX_MODE_6_6G[23..20] - (RW) four IO pad output of IP1 WF1 aband tx mode 6 at 6G ( ip1_wf1_epa_gain_mode_sel_a == 3'b110)
    R_IP1_WF0_ABAND_TX_MODE_7_6G[27..24] - (RW) four IO pad output of IP1 WF0 aband tx mode 7 at 6G ( ip1_wf0_epa_gain_mode_sel_a == 3'b111)
    R_IP1_WF1_ABAND_TX_MODE_7_6G[31..28] - (RW) four IO pad output of IP1 WF1 aband tx mode 7 at 6G ( ip1_wf1_epa_gain_mode_sel_a == 3'b111)

 =====================================================================================*/
#define CONN_GPIO_ant_cfg_29_R_IP1_WF1_ABAND_TX_MODE_7_6G_ADDR CONN_GPIO_ant_cfg_29_ADDR
#define CONN_GPIO_ant_cfg_29_R_IP1_WF1_ABAND_TX_MODE_7_6G_MASK 0xF0000000                // R_IP1_WF1_ABAND_TX_MODE_7_6G[31..28]
#define CONN_GPIO_ant_cfg_29_R_IP1_WF1_ABAND_TX_MODE_7_6G_SHFT 28
#define CONN_GPIO_ant_cfg_29_R_IP1_WF0_ABAND_TX_MODE_7_6G_ADDR CONN_GPIO_ant_cfg_29_ADDR
#define CONN_GPIO_ant_cfg_29_R_IP1_WF0_ABAND_TX_MODE_7_6G_MASK 0x0F000000                // R_IP1_WF0_ABAND_TX_MODE_7_6G[27..24]
#define CONN_GPIO_ant_cfg_29_R_IP1_WF0_ABAND_TX_MODE_7_6G_SHFT 24
#define CONN_GPIO_ant_cfg_29_R_IP1_WF1_ABAND_TX_MODE_6_6G_ADDR CONN_GPIO_ant_cfg_29_ADDR
#define CONN_GPIO_ant_cfg_29_R_IP1_WF1_ABAND_TX_MODE_6_6G_MASK 0x00F00000                // R_IP1_WF1_ABAND_TX_MODE_6_6G[23..20]
#define CONN_GPIO_ant_cfg_29_R_IP1_WF1_ABAND_TX_MODE_6_6G_SHFT 20
#define CONN_GPIO_ant_cfg_29_R_IP1_WF0_ABAND_TX_MODE_6_6G_ADDR CONN_GPIO_ant_cfg_29_ADDR
#define CONN_GPIO_ant_cfg_29_R_IP1_WF0_ABAND_TX_MODE_6_6G_MASK 0x000F0000                // R_IP1_WF0_ABAND_TX_MODE_6_6G[19..16]
#define CONN_GPIO_ant_cfg_29_R_IP1_WF0_ABAND_TX_MODE_6_6G_SHFT 16
#define CONN_GPIO_ant_cfg_29_R_IP1_WF1_ABAND_TX_MODE_5_6G_ADDR CONN_GPIO_ant_cfg_29_ADDR
#define CONN_GPIO_ant_cfg_29_R_IP1_WF1_ABAND_TX_MODE_5_6G_MASK 0x0000F000                // R_IP1_WF1_ABAND_TX_MODE_5_6G[15..12]
#define CONN_GPIO_ant_cfg_29_R_IP1_WF1_ABAND_TX_MODE_5_6G_SHFT 12
#define CONN_GPIO_ant_cfg_29_R_IP1_WF0_ABAND_TX_MODE_5_6G_ADDR CONN_GPIO_ant_cfg_29_ADDR
#define CONN_GPIO_ant_cfg_29_R_IP1_WF0_ABAND_TX_MODE_5_6G_MASK 0x00000F00                // R_IP1_WF0_ABAND_TX_MODE_5_6G[11..8]
#define CONN_GPIO_ant_cfg_29_R_IP1_WF0_ABAND_TX_MODE_5_6G_SHFT 8
#define CONN_GPIO_ant_cfg_29_R_IP1_WF1_ABAND_TX_MODE_4_6G_ADDR CONN_GPIO_ant_cfg_29_ADDR
#define CONN_GPIO_ant_cfg_29_R_IP1_WF1_ABAND_TX_MODE_4_6G_MASK 0x000000F0                // R_IP1_WF1_ABAND_TX_MODE_4_6G[7..4]
#define CONN_GPIO_ant_cfg_29_R_IP1_WF1_ABAND_TX_MODE_4_6G_SHFT 4
#define CONN_GPIO_ant_cfg_29_R_IP1_WF0_ABAND_TX_MODE_4_6G_ADDR CONN_GPIO_ant_cfg_29_ADDR
#define CONN_GPIO_ant_cfg_29_R_IP1_WF0_ABAND_TX_MODE_4_6G_MASK 0x0000000F                // R_IP1_WF0_ABAND_TX_MODE_4_6G[3..0]
#define CONN_GPIO_ant_cfg_29_R_IP1_WF0_ABAND_TX_MODE_4_6G_SHFT 0

/* =====================================================================================

  ---ant_cfg_30 (0x18016000 + 0x578)---

    R_IP1_WF0_ABAND_TX_MODE_0_5G[3..0] - (RW) four IO pad output of IP1 WF0 aband tx mode 0 at 5G ( ip1_wf0_epa_gain_mode_sel_a == 3'b000)
    R_IP1_WF1_ABAND_TX_MODE_0_5G[7..4] - (RW) four IO pad output of IP1 WF1 aband tx mode 0 at 5G ( ip1_wf1_epa_gain_mode_sel_a == 3'b000)
    R_IP1_WF0_ABAND_TX_MODE_1_5G[11..8] - (RW) four IO pad output of IP1 WF0 aband tx mode 1 at 5G ( ip1_wf0_epa_gain_mode_sel_a == 3'b001)
    R_IP1_WF1_ABAND_TX_MODE_1_5G[15..12] - (RW) four IO pad output of IP1 WF1 aband tx mode 1 at 5G ( ip1_wf1_epa_gain_mode_sel_a == 3'b001)
    R_IP1_WF0_ABAND_TX_MODE_2_5G[19..16] - (RW) four IO pad output of IP1 WF0 aband tx mode 2 at 5G ( ip1_wf0_epa_gain_mode_sel_a == 3'b010)
    R_IP1_WF1_ABAND_TX_MODE_2_5G[23..20] - (RW) four IO pad output of IP1 WF1 aband tx mode 2 at 5G ( ip1_wf1_epa_gain_mode_sel_a == 3'b010)
    R_IP1_WF0_ABAND_TX_MODE_3_5G[27..24] - (RW) four IO pad output of IP1 WF0 aband tx mode 3 at 5G ( ip1_wf0_epa_gain_mode_sel_a == 3'b011)
    R_IP1_WF1_ABAND_TX_MODE_3_5G[31..28] - (RW) four IO pad output of IP1 WF1 aband tx mode 3 at 5G ( ip1_wf1_epa_gain_mode_sel_a == 3'b011)

 =====================================================================================*/
#define CONN_GPIO_ant_cfg_30_R_IP1_WF1_ABAND_TX_MODE_3_5G_ADDR CONN_GPIO_ant_cfg_30_ADDR
#define CONN_GPIO_ant_cfg_30_R_IP1_WF1_ABAND_TX_MODE_3_5G_MASK 0xF0000000                // R_IP1_WF1_ABAND_TX_MODE_3_5G[31..28]
#define CONN_GPIO_ant_cfg_30_R_IP1_WF1_ABAND_TX_MODE_3_5G_SHFT 28
#define CONN_GPIO_ant_cfg_30_R_IP1_WF0_ABAND_TX_MODE_3_5G_ADDR CONN_GPIO_ant_cfg_30_ADDR
#define CONN_GPIO_ant_cfg_30_R_IP1_WF0_ABAND_TX_MODE_3_5G_MASK 0x0F000000                // R_IP1_WF0_ABAND_TX_MODE_3_5G[27..24]
#define CONN_GPIO_ant_cfg_30_R_IP1_WF0_ABAND_TX_MODE_3_5G_SHFT 24
#define CONN_GPIO_ant_cfg_30_R_IP1_WF1_ABAND_TX_MODE_2_5G_ADDR CONN_GPIO_ant_cfg_30_ADDR
#define CONN_GPIO_ant_cfg_30_R_IP1_WF1_ABAND_TX_MODE_2_5G_MASK 0x00F00000                // R_IP1_WF1_ABAND_TX_MODE_2_5G[23..20]
#define CONN_GPIO_ant_cfg_30_R_IP1_WF1_ABAND_TX_MODE_2_5G_SHFT 20
#define CONN_GPIO_ant_cfg_30_R_IP1_WF0_ABAND_TX_MODE_2_5G_ADDR CONN_GPIO_ant_cfg_30_ADDR
#define CONN_GPIO_ant_cfg_30_R_IP1_WF0_ABAND_TX_MODE_2_5G_MASK 0x000F0000                // R_IP1_WF0_ABAND_TX_MODE_2_5G[19..16]
#define CONN_GPIO_ant_cfg_30_R_IP1_WF0_ABAND_TX_MODE_2_5G_SHFT 16
#define CONN_GPIO_ant_cfg_30_R_IP1_WF1_ABAND_TX_MODE_1_5G_ADDR CONN_GPIO_ant_cfg_30_ADDR
#define CONN_GPIO_ant_cfg_30_R_IP1_WF1_ABAND_TX_MODE_1_5G_MASK 0x0000F000                // R_IP1_WF1_ABAND_TX_MODE_1_5G[15..12]
#define CONN_GPIO_ant_cfg_30_R_IP1_WF1_ABAND_TX_MODE_1_5G_SHFT 12
#define CONN_GPIO_ant_cfg_30_R_IP1_WF0_ABAND_TX_MODE_1_5G_ADDR CONN_GPIO_ant_cfg_30_ADDR
#define CONN_GPIO_ant_cfg_30_R_IP1_WF0_ABAND_TX_MODE_1_5G_MASK 0x00000F00                // R_IP1_WF0_ABAND_TX_MODE_1_5G[11..8]
#define CONN_GPIO_ant_cfg_30_R_IP1_WF0_ABAND_TX_MODE_1_5G_SHFT 8
#define CONN_GPIO_ant_cfg_30_R_IP1_WF1_ABAND_TX_MODE_0_5G_ADDR CONN_GPIO_ant_cfg_30_ADDR
#define CONN_GPIO_ant_cfg_30_R_IP1_WF1_ABAND_TX_MODE_0_5G_MASK 0x000000F0                // R_IP1_WF1_ABAND_TX_MODE_0_5G[7..4]
#define CONN_GPIO_ant_cfg_30_R_IP1_WF1_ABAND_TX_MODE_0_5G_SHFT 4
#define CONN_GPIO_ant_cfg_30_R_IP1_WF0_ABAND_TX_MODE_0_5G_ADDR CONN_GPIO_ant_cfg_30_ADDR
#define CONN_GPIO_ant_cfg_30_R_IP1_WF0_ABAND_TX_MODE_0_5G_MASK 0x0000000F                // R_IP1_WF0_ABAND_TX_MODE_0_5G[3..0]
#define CONN_GPIO_ant_cfg_30_R_IP1_WF0_ABAND_TX_MODE_0_5G_SHFT 0

/* =====================================================================================

  ---ant_cfg_31 (0x18016000 + 0x57C)---

    R_IP1_WF0_ABAND_TX_MODE_4_5G[3..0] - (RW) four IO pad output of IP1 WF0 aband tx mode 4 at 5G ( ip1_wf0_epa_gain_mode_sel_a == 3'b100)
    R_IP1_WF1_ABAND_TX_MODE_4_5G[7..4] - (RW) four IO pad output of IP1 WF1 aband tx mode 4 at 5G ( ip1_wf1_epa_gain_mode_sel_a == 3'b100)
    R_IP1_WF0_ABAND_TX_MODE_5_5G[11..8] - (RW) four IO pad output of IP1 WF0 aband tx mode 5 at 5G ( ip1_wf0_epa_gain_mode_sel_a == 3'b101)
    R_IP1_WF1_ABAND_TX_MODE_5_5G[15..12] - (RW) four IO pad output of IP1 WF1 aband tx mode 5 at 5G ( ip1_wf1_epa_gain_mode_sel_a == 3'b101)
    R_IP1_WF0_ABAND_TX_MODE_6_5G[19..16] - (RW) four IO pad output of IP1 WF0 aband tx mode 6 at 5G ( ip1_wf0_epa_gain_mode_sel_a == 3'b110)
    R_IP1_WF1_ABAND_TX_MODE_6_5G[23..20] - (RW) four IO pad output of IP1 WF1 aband tx mode 6 at 5G ( ip1_wf1_epa_gain_mode_sel_a == 3'b110)
    R_IP1_WF0_ABAND_TX_MODE_7_5G[27..24] - (RW) four IO pad output of IP1 WF0 aband tx mode 7 at 5G ( ip1_wf0_epa_gain_mode_sel_a == 3'b111)
    R_IP1_WF1_ABAND_TX_MODE_7_5G[31..28] - (RW) four IO pad output of IP1 WF1 aband tx mode 7 at 5G ( ip1_wf1_epa_gain_mode_sel_a == 3'b111)

 =====================================================================================*/
#define CONN_GPIO_ant_cfg_31_R_IP1_WF1_ABAND_TX_MODE_7_5G_ADDR CONN_GPIO_ant_cfg_31_ADDR
#define CONN_GPIO_ant_cfg_31_R_IP1_WF1_ABAND_TX_MODE_7_5G_MASK 0xF0000000                // R_IP1_WF1_ABAND_TX_MODE_7_5G[31..28]
#define CONN_GPIO_ant_cfg_31_R_IP1_WF1_ABAND_TX_MODE_7_5G_SHFT 28
#define CONN_GPIO_ant_cfg_31_R_IP1_WF0_ABAND_TX_MODE_7_5G_ADDR CONN_GPIO_ant_cfg_31_ADDR
#define CONN_GPIO_ant_cfg_31_R_IP1_WF0_ABAND_TX_MODE_7_5G_MASK 0x0F000000                // R_IP1_WF0_ABAND_TX_MODE_7_5G[27..24]
#define CONN_GPIO_ant_cfg_31_R_IP1_WF0_ABAND_TX_MODE_7_5G_SHFT 24
#define CONN_GPIO_ant_cfg_31_R_IP1_WF1_ABAND_TX_MODE_6_5G_ADDR CONN_GPIO_ant_cfg_31_ADDR
#define CONN_GPIO_ant_cfg_31_R_IP1_WF1_ABAND_TX_MODE_6_5G_MASK 0x00F00000                // R_IP1_WF1_ABAND_TX_MODE_6_5G[23..20]
#define CONN_GPIO_ant_cfg_31_R_IP1_WF1_ABAND_TX_MODE_6_5G_SHFT 20
#define CONN_GPIO_ant_cfg_31_R_IP1_WF0_ABAND_TX_MODE_6_5G_ADDR CONN_GPIO_ant_cfg_31_ADDR
#define CONN_GPIO_ant_cfg_31_R_IP1_WF0_ABAND_TX_MODE_6_5G_MASK 0x000F0000                // R_IP1_WF0_ABAND_TX_MODE_6_5G[19..16]
#define CONN_GPIO_ant_cfg_31_R_IP1_WF0_ABAND_TX_MODE_6_5G_SHFT 16
#define CONN_GPIO_ant_cfg_31_R_IP1_WF1_ABAND_TX_MODE_5_5G_ADDR CONN_GPIO_ant_cfg_31_ADDR
#define CONN_GPIO_ant_cfg_31_R_IP1_WF1_ABAND_TX_MODE_5_5G_MASK 0x0000F000                // R_IP1_WF1_ABAND_TX_MODE_5_5G[15..12]
#define CONN_GPIO_ant_cfg_31_R_IP1_WF1_ABAND_TX_MODE_5_5G_SHFT 12
#define CONN_GPIO_ant_cfg_31_R_IP1_WF0_ABAND_TX_MODE_5_5G_ADDR CONN_GPIO_ant_cfg_31_ADDR
#define CONN_GPIO_ant_cfg_31_R_IP1_WF0_ABAND_TX_MODE_5_5G_MASK 0x00000F00                // R_IP1_WF0_ABAND_TX_MODE_5_5G[11..8]
#define CONN_GPIO_ant_cfg_31_R_IP1_WF0_ABAND_TX_MODE_5_5G_SHFT 8
#define CONN_GPIO_ant_cfg_31_R_IP1_WF1_ABAND_TX_MODE_4_5G_ADDR CONN_GPIO_ant_cfg_31_ADDR
#define CONN_GPIO_ant_cfg_31_R_IP1_WF1_ABAND_TX_MODE_4_5G_MASK 0x000000F0                // R_IP1_WF1_ABAND_TX_MODE_4_5G[7..4]
#define CONN_GPIO_ant_cfg_31_R_IP1_WF1_ABAND_TX_MODE_4_5G_SHFT 4
#define CONN_GPIO_ant_cfg_31_R_IP1_WF0_ABAND_TX_MODE_4_5G_ADDR CONN_GPIO_ant_cfg_31_ADDR
#define CONN_GPIO_ant_cfg_31_R_IP1_WF0_ABAND_TX_MODE_4_5G_MASK 0x0000000F                // R_IP1_WF0_ABAND_TX_MODE_4_5G[3..0]
#define CONN_GPIO_ant_cfg_31_R_IP1_WF0_ABAND_TX_MODE_4_5G_SHFT 0

/* =====================================================================================

  ---ant_cfg_32 (0x18016000 + 0x580)---

    R_IP1_WF0_ABAND_RX_MODE_0[3..0] - (RW) four IO pad output of IP1 WF0 aband rx mode 0 (ip0_rf_ext_lna_on_a_out[0] == 0 & ip0_rf_ext_lna_mode_a_out[0] == 0)
    R_IP1_WF1_ABAND_RX_MODE_0[7..4] - (RW) four IO pad output of IP1 WF1 aband rx mode 0 (ip0_rf_ext_lna_on_a_out[1] == 0 & ip0_rf_ext_lna_mode_a_out[1] == 0)
    R_IP1_WF0_ABAND_RX_MODE_1[11..8] - (RW) four IO pad output of IP1 WF0 aband rx mode 1 (ip0_rf_ext_lna_on_a_out[0] == 0 & ip0_rf_ext_lna_mode_a_out[0] == 1)
    R_IP1_WF1_ABAND_RX_MODE_1[15..12] - (RW) four IO pad output of IP1 WF1 aband rx mode 1 (ip0_rf_ext_lna_on_a_out[1] == 0 & ip0_rf_ext_lna_mode_a_out[1] == 1)
    R_IP1_WF0_ABAND_RX_MODE_2[19..16] - (RW) four IO pad output of IP1 WF0 aband rx mode 2 (ip1_rf_ext_lna_on_a_out[0] == 1 & ip1_rf_ext_lna_mode_a_out[0] == 0)
    R_IP1_WF1_ABAND_RX_MODE_2[23..20] - (RW) four IO pad output of IP1 WF1 aband rx mode 2 (ip1_rf_ext_lna_on_a_out[1] == 1 & ip1_rf_ext_lna_mode_a_out[1] == 0)
    R_IP1_WF0_ABAND_RX_MODE_3[27..24] - (RW) four IO pad output of IP1 WF0 aband rx mode 3 (ip1_rf_ext_lna_on_a_out[0] == 1 & ip1_rf_ext_lna_mode_a_out[0] == 1)
    R_IP1_WF1_ABAND_RX_MODE_3[31..28] - (RW) four IO pad output of IP1 WF1 aband rx mode 3 (ip1_rf_ext_lna_on_a_out[1] == 1 & ip1_rf_ext_lna_mode_a_out[1] == 1)

 =====================================================================================*/
#define CONN_GPIO_ant_cfg_32_R_IP1_WF1_ABAND_RX_MODE_3_ADDR    CONN_GPIO_ant_cfg_32_ADDR
#define CONN_GPIO_ant_cfg_32_R_IP1_WF1_ABAND_RX_MODE_3_MASK    0xF0000000                // R_IP1_WF1_ABAND_RX_MODE_3[31..28]
#define CONN_GPIO_ant_cfg_32_R_IP1_WF1_ABAND_RX_MODE_3_SHFT    28
#define CONN_GPIO_ant_cfg_32_R_IP1_WF0_ABAND_RX_MODE_3_ADDR    CONN_GPIO_ant_cfg_32_ADDR
#define CONN_GPIO_ant_cfg_32_R_IP1_WF0_ABAND_RX_MODE_3_MASK    0x0F000000                // R_IP1_WF0_ABAND_RX_MODE_3[27..24]
#define CONN_GPIO_ant_cfg_32_R_IP1_WF0_ABAND_RX_MODE_3_SHFT    24
#define CONN_GPIO_ant_cfg_32_R_IP1_WF1_ABAND_RX_MODE_2_ADDR    CONN_GPIO_ant_cfg_32_ADDR
#define CONN_GPIO_ant_cfg_32_R_IP1_WF1_ABAND_RX_MODE_2_MASK    0x00F00000                // R_IP1_WF1_ABAND_RX_MODE_2[23..20]
#define CONN_GPIO_ant_cfg_32_R_IP1_WF1_ABAND_RX_MODE_2_SHFT    20
#define CONN_GPIO_ant_cfg_32_R_IP1_WF0_ABAND_RX_MODE_2_ADDR    CONN_GPIO_ant_cfg_32_ADDR
#define CONN_GPIO_ant_cfg_32_R_IP1_WF0_ABAND_RX_MODE_2_MASK    0x000F0000                // R_IP1_WF0_ABAND_RX_MODE_2[19..16]
#define CONN_GPIO_ant_cfg_32_R_IP1_WF0_ABAND_RX_MODE_2_SHFT    16
#define CONN_GPIO_ant_cfg_32_R_IP1_WF1_ABAND_RX_MODE_1_ADDR    CONN_GPIO_ant_cfg_32_ADDR
#define CONN_GPIO_ant_cfg_32_R_IP1_WF1_ABAND_RX_MODE_1_MASK    0x0000F000                // R_IP1_WF1_ABAND_RX_MODE_1[15..12]
#define CONN_GPIO_ant_cfg_32_R_IP1_WF1_ABAND_RX_MODE_1_SHFT    12
#define CONN_GPIO_ant_cfg_32_R_IP1_WF0_ABAND_RX_MODE_1_ADDR    CONN_GPIO_ant_cfg_32_ADDR
#define CONN_GPIO_ant_cfg_32_R_IP1_WF0_ABAND_RX_MODE_1_MASK    0x00000F00                // R_IP1_WF0_ABAND_RX_MODE_1[11..8]
#define CONN_GPIO_ant_cfg_32_R_IP1_WF0_ABAND_RX_MODE_1_SHFT    8
#define CONN_GPIO_ant_cfg_32_R_IP1_WF1_ABAND_RX_MODE_0_ADDR    CONN_GPIO_ant_cfg_32_ADDR
#define CONN_GPIO_ant_cfg_32_R_IP1_WF1_ABAND_RX_MODE_0_MASK    0x000000F0                // R_IP1_WF1_ABAND_RX_MODE_0[7..4]
#define CONN_GPIO_ant_cfg_32_R_IP1_WF1_ABAND_RX_MODE_0_SHFT    4
#define CONN_GPIO_ant_cfg_32_R_IP1_WF0_ABAND_RX_MODE_0_ADDR    CONN_GPIO_ant_cfg_32_ADDR
#define CONN_GPIO_ant_cfg_32_R_IP1_WF0_ABAND_RX_MODE_0_MASK    0x0000000F                // R_IP1_WF0_ABAND_RX_MODE_0[3..0]
#define CONN_GPIO_ant_cfg_32_R_IP1_WF0_ABAND_RX_MODE_0_SHFT    0

/* =====================================================================================

  ---ant_cfg_33 (0x18016000 + 0x584)---

    R_IP1_WF0_ABAND_IDLE_MODE[3..0] - (RW) four IO pad output of IP1 WF0 aband idle mode
    R_IP1_WF1_ABAND_IDLE_MODE[7..4] - (RW) four IO pad output of IP1 WF1 aband idle mode
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_cfg_33_R_IP1_WF1_ABAND_IDLE_MODE_ADDR    CONN_GPIO_ant_cfg_33_ADDR
#define CONN_GPIO_ant_cfg_33_R_IP1_WF1_ABAND_IDLE_MODE_MASK    0x000000F0                // R_IP1_WF1_ABAND_IDLE_MODE[7..4]
#define CONN_GPIO_ant_cfg_33_R_IP1_WF1_ABAND_IDLE_MODE_SHFT    4
#define CONN_GPIO_ant_cfg_33_R_IP1_WF0_ABAND_IDLE_MODE_ADDR    CONN_GPIO_ant_cfg_33_ADDR
#define CONN_GPIO_ant_cfg_33_R_IP1_WF0_ABAND_IDLE_MODE_MASK    0x0000000F                // R_IP1_WF0_ABAND_IDLE_MODE[3..0]
#define CONN_GPIO_ant_cfg_33_R_IP1_WF0_ABAND_IDLE_MODE_SHFT    0

/* =====================================================================================

  ---ant_cfg_40 (0x18016000 + 0x5A0)---

    R_PHY2ANT_CR0[0]             - (RW) r_phy2ant_cr0 manual value
    R_IP1_PHY2ANT_CR0[1]         - (RW) r_ip1_phy2ant_cr0 manual value
    R_BT0_VALUE[2]               - (RW) r_bt0_value manual value
    R_SPDT1_CHK_BT_LIT[3]        - (RW) r_spdt1_chk_bt_lit manual value
    R_BT1_VALUE[4]               - (RW) r_bt1_value manual value
    R_PARKING_LPS_WF2G[5]        - (RW) r_parking_lps_wf2g  manual value
    R_PPRKING_LPS_WF5G[6]        - (RW) r_parking_lps_wf5g  manual value
    R_LPSORWFG0[7]               - (RW) r_lpsorwfg0  manual value
    R_WF0_VALUE[8]               - (RW) r_wf0_value manual value
    R_BT_USE_RF0[9]              - (RW) r_bt_use_rf0 manual value
    R_BT_USE_RF1[10]             - (RW) r_bt_use_rf1 manual value
    R_LITBT_USE_MAIN_FEM[11]     - (RW) ant_pinmux_mode use main BT or lit BT epa_elna ctrl signals
                                     1'b0: use main BT
                                     1'b1: use LIT BT
    R_LIT_WF_OR_MAIN_WF[12]      - (RW) RF_SW_R_G_OUT and RF_SW_R_A_OUT source signal selection
                                     1'b0: from main_phy
                                     1'b1: from lit_phy
    R_IP1_LIT_WF_OR_MAIN_WF[13]  - (RW) IP1_RF_SW_R_G_OUT and IP1_RF_SW_R_A_OUT source signal selection
                                     1'b0: from main_phy(IP1)
                                     1'b1: from lit_phy
    R_PHY2ANT_CR1[14]            - (RW) r_phy2ant_cr1 manual value
    R_IP1_PHY2ANT_CR1[15]        - (RW) r_ip1_phy2ant_cr1 manual value
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_GPIO_ant_cfg_40_R_IP1_PHY2ANT_CR1_ADDR            CONN_GPIO_ant_cfg_40_ADDR
#define CONN_GPIO_ant_cfg_40_R_IP1_PHY2ANT_CR1_MASK            0x00008000                // R_IP1_PHY2ANT_CR1[15]
#define CONN_GPIO_ant_cfg_40_R_IP1_PHY2ANT_CR1_SHFT            15
#define CONN_GPIO_ant_cfg_40_R_PHY2ANT_CR1_ADDR                CONN_GPIO_ant_cfg_40_ADDR
#define CONN_GPIO_ant_cfg_40_R_PHY2ANT_CR1_MASK                0x00004000                // R_PHY2ANT_CR1[14]
#define CONN_GPIO_ant_cfg_40_R_PHY2ANT_CR1_SHFT                14
#define CONN_GPIO_ant_cfg_40_R_IP1_LIT_WF_OR_MAIN_WF_ADDR      CONN_GPIO_ant_cfg_40_ADDR
#define CONN_GPIO_ant_cfg_40_R_IP1_LIT_WF_OR_MAIN_WF_MASK      0x00002000                // R_IP1_LIT_WF_OR_MAIN_WF[13]
#define CONN_GPIO_ant_cfg_40_R_IP1_LIT_WF_OR_MAIN_WF_SHFT      13
#define CONN_GPIO_ant_cfg_40_R_LIT_WF_OR_MAIN_WF_ADDR          CONN_GPIO_ant_cfg_40_ADDR
#define CONN_GPIO_ant_cfg_40_R_LIT_WF_OR_MAIN_WF_MASK          0x00001000                // R_LIT_WF_OR_MAIN_WF[12]
#define CONN_GPIO_ant_cfg_40_R_LIT_WF_OR_MAIN_WF_SHFT          12
#define CONN_GPIO_ant_cfg_40_R_LITBT_USE_MAIN_FEM_ADDR         CONN_GPIO_ant_cfg_40_ADDR
#define CONN_GPIO_ant_cfg_40_R_LITBT_USE_MAIN_FEM_MASK         0x00000800                // R_LITBT_USE_MAIN_FEM[11]
#define CONN_GPIO_ant_cfg_40_R_LITBT_USE_MAIN_FEM_SHFT         11
#define CONN_GPIO_ant_cfg_40_R_BT_USE_RF1_ADDR                 CONN_GPIO_ant_cfg_40_ADDR
#define CONN_GPIO_ant_cfg_40_R_BT_USE_RF1_MASK                 0x00000400                // R_BT_USE_RF1[10]
#define CONN_GPIO_ant_cfg_40_R_BT_USE_RF1_SHFT                 10
#define CONN_GPIO_ant_cfg_40_R_BT_USE_RF0_ADDR                 CONN_GPIO_ant_cfg_40_ADDR
#define CONN_GPIO_ant_cfg_40_R_BT_USE_RF0_MASK                 0x00000200                // R_BT_USE_RF0[9]
#define CONN_GPIO_ant_cfg_40_R_BT_USE_RF0_SHFT                 9
#define CONN_GPIO_ant_cfg_40_R_WF0_VALUE_ADDR                  CONN_GPIO_ant_cfg_40_ADDR
#define CONN_GPIO_ant_cfg_40_R_WF0_VALUE_MASK                  0x00000100                // R_WF0_VALUE[8]
#define CONN_GPIO_ant_cfg_40_R_WF0_VALUE_SHFT                  8
#define CONN_GPIO_ant_cfg_40_R_LPSORWFG0_ADDR                  CONN_GPIO_ant_cfg_40_ADDR
#define CONN_GPIO_ant_cfg_40_R_LPSORWFG0_MASK                  0x00000080                // R_LPSORWFG0[7]
#define CONN_GPIO_ant_cfg_40_R_LPSORWFG0_SHFT                  7
#define CONN_GPIO_ant_cfg_40_R_PPRKING_LPS_WF5G_ADDR           CONN_GPIO_ant_cfg_40_ADDR
#define CONN_GPIO_ant_cfg_40_R_PPRKING_LPS_WF5G_MASK           0x00000040                // R_PPRKING_LPS_WF5G[6]
#define CONN_GPIO_ant_cfg_40_R_PPRKING_LPS_WF5G_SHFT           6
#define CONN_GPIO_ant_cfg_40_R_PARKING_LPS_WF2G_ADDR           CONN_GPIO_ant_cfg_40_ADDR
#define CONN_GPIO_ant_cfg_40_R_PARKING_LPS_WF2G_MASK           0x00000020                // R_PARKING_LPS_WF2G[5]
#define CONN_GPIO_ant_cfg_40_R_PARKING_LPS_WF2G_SHFT           5
#define CONN_GPIO_ant_cfg_40_R_BT1_VALUE_ADDR                  CONN_GPIO_ant_cfg_40_ADDR
#define CONN_GPIO_ant_cfg_40_R_BT1_VALUE_MASK                  0x00000010                // R_BT1_VALUE[4]
#define CONN_GPIO_ant_cfg_40_R_BT1_VALUE_SHFT                  4
#define CONN_GPIO_ant_cfg_40_R_SPDT1_CHK_BT_LIT_ADDR           CONN_GPIO_ant_cfg_40_ADDR
#define CONN_GPIO_ant_cfg_40_R_SPDT1_CHK_BT_LIT_MASK           0x00000008                // R_SPDT1_CHK_BT_LIT[3]
#define CONN_GPIO_ant_cfg_40_R_SPDT1_CHK_BT_LIT_SHFT           3
#define CONN_GPIO_ant_cfg_40_R_BT0_VALUE_ADDR                  CONN_GPIO_ant_cfg_40_ADDR
#define CONN_GPIO_ant_cfg_40_R_BT0_VALUE_MASK                  0x00000004                // R_BT0_VALUE[2]
#define CONN_GPIO_ant_cfg_40_R_BT0_VALUE_SHFT                  2
#define CONN_GPIO_ant_cfg_40_R_IP1_PHY2ANT_CR0_ADDR            CONN_GPIO_ant_cfg_40_ADDR
#define CONN_GPIO_ant_cfg_40_R_IP1_PHY2ANT_CR0_MASK            0x00000002                // R_IP1_PHY2ANT_CR0[1]
#define CONN_GPIO_ant_cfg_40_R_IP1_PHY2ANT_CR0_SHFT            1
#define CONN_GPIO_ant_cfg_40_R_PHY2ANT_CR0_ADDR                CONN_GPIO_ant_cfg_40_ADDR
#define CONN_GPIO_ant_cfg_40_R_PHY2ANT_CR0_MASK                0x00000001                // R_PHY2ANT_CR0[0]
#define CONN_GPIO_ant_cfg_40_R_PHY2ANT_CR0_SHFT                0

/* =====================================================================================

  ---ant_cfg_13 (0x18016000 + 0x634)---

    R_IP0_WF0_ABAND_IDLE_MODE[3..0] - (RW) four IO pad output of IP0 WF0 aband idle mode
    R_IP0_WF1_ABAND_IDLE_MODE[7..4] - (RW) four IO pad output of IP0 WF1 aband idle mode

 =====================================================================================*/
#define CONN_GPIO_ant_cfg_13_R_IP0_WF1_ABAND_IDLE_MODE_ADDR    CONN_GPIO_ant_cfg_13_ADDR
#define CONN_GPIO_ant_cfg_13_R_IP0_WF1_ABAND_IDLE_MODE_MASK    0x000000F0                // R_IP0_WF1_ABAND_IDLE_MODE[7..4]
#define CONN_GPIO_ant_cfg_13_R_IP0_WF1_ABAND_IDLE_MODE_SHFT    4
#define CONN_GPIO_ant_cfg_13_R_IP0_WF0_ABAND_IDLE_MODE_ADDR    CONN_GPIO_ant_cfg_13_ADDR
#define CONN_GPIO_ant_cfg_13_R_IP0_WF0_ABAND_IDLE_MODE_MASK    0x0000000F                // R_IP0_WF0_ABAND_IDLE_MODE[3..0]
#define CONN_GPIO_ant_cfg_13_R_IP0_WF0_ABAND_IDLE_MODE_SHFT    0

#ifdef __cplusplus
}
#endif

#endif // __CONN_GPIO_REGS_H__
