Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sun Mar 29 18:29:57 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -file postPlace.timing.rpt
| Design       : mkPktMerge
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.234ns  (required time - arrival time)
  Source:                 fi0/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/full_r_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.302ns (25.442%)  route 0.885ns (74.558%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.618ns = ( 4.618 - 1.000 ) 
    Source Clock Delay      (SCD):    3.955ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, estimated)      1.173     3.955    fi0/fifo_1/CLK_IBUF_BUFG
    SLICE_X24Y155                                                     r  fi0/fifo_1/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.216     4.171 r  fi0/fifo_1/wp_reg[2]/Q
                         net (fo=214, estimated)      0.753     4.924    fi0/fifo_1/wp_reg__0[2]
    SLICE_X23Y151        LUT5 (Prop_lut5_I0_O)        0.043     4.967 r  fi0/fifo_1/full_r_i_2/O
                         net (fo=1, estimated)        0.132     5.099    fi0/fifo_1/n_0_full_r_i_2
    SLICE_X23Y151        LUT6 (Prop_lut6_I0_O)        0.043     5.142 r  fi0/fifo_1/full_r_i_1/O
                         net (fo=1, routed)           0.000     5.142    fi0/fifo_1/n_0_full_r_i_1
    SLICE_X23Y151        FDRE                                         r  fi0/fifo_1/full_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.992     3.482    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.554 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, estimated)      1.064     4.618    fi0/fifo_1/CLK_IBUF_BUFG
    SLICE_X23Y151                                                     r  fi0/fifo_1/full_r_reg/C
                         clock pessimism              0.293     4.912    
                         clock uncertainty           -0.035     4.876    
    SLICE_X23Y151        FDRE (Setup_fdre_C_D)        0.031     4.907    fi0/fifo_1/full_r_reg
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                 -0.234    




