;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	SUB <90, -1
	MOV -17, <-20
	CMP -1, 2
	CMP @300, 80
	MOV -11, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	ADD <127, @106
	SUB <3, 0
	MOV -17, <-32
	MOV -17, <-32
	CMP @127, @100
	MOV -7, <-20
	ADD 210, 61
	SUB #12, @29
	SUB -207, <-126
	SUB -207, <-126
	CMP #15, @820
	SUB #50, -1
	MOV -7, <-20
	MOV @-127, 100
	SUB @121, 106
	SPL <12, #10
	SUB @127, 106
	SLT <127, @106
	SUB 700, 600
	ADD 130, 9
	SLT <127, @106
	SUB #12, @29
	MOV @-127, 100
	MOV @-127, 100
	SUB 30, -300
	SUB #12, @29
	MOV -1, <-20
	SUB -207, <-126
	SUB -207, <-126
	MOV @-127, 100
	SUB @127, 106
	SLT 700, 10
	MOV -11, <-20
	SLT 721, -1
	SPL 0, <-2
	MOV -11, <-20
	CMP 207, <-120
	CMP -207, <-120
