{"vcs1":{"timestamp_begin":1768889722.358412838, "rt":7.00, "ut":6.76, "st":0.18}}
{"vcselab":{"timestamp_begin":1768889729.407510804, "rt":0.32, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1768889729.763777221, "rt":0.23, "ut":0.15, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768889722.098444502}
{"VCS_COMP_START_TIME": 1768889722.098444502}
{"VCS_COMP_END_TIME": 1768889730.040268719}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 345212}}
{"vcselab": {"peak_mem": 173660}}
