{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.41421",
   "Default View_TopLeft":"5414,1010",
   "ExpandedHierarchyInLayout":"/CLK1B_CW_0|/SCOPE",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port CLK0 -pg 1 -lvl 0 -x -160 -y 4000 -defaultsOSRD
preplace port DDR3_SDRAM -pg 1 -lvl 8 -x 15700 -y 11890 -defaultsOSRD
preplace port ETH0_MDIO_MDC -pg 1 -lvl 8 -x 15700 -y 2540 -defaultsOSRD
preplace port RMII_PHY_M_0 -pg 1 -lvl 8 -x 15700 -y 2400 -defaultsOSRD
preplace port UART0 -pg 1 -lvl 8 -x 15700 -y 12320 -defaultsOSRD
preplace port CLK2_mgt_clk0 -pg 1 -lvl 0 -x -160 -y 3890 -defaultsOSRD
preplace port qspi_flash -pg 1 -lvl 8 -x 15700 -y 11360 -defaultsOSRD
preplace port CLK3_sys_diff -pg 1 -lvl 0 -x -160 -y 11940 -defaultsOSRD
preplace port BOARD_IIC -pg 1 -lvl 8 -x 15700 -y 10340 -defaultsOSRD
preplace port TRX_spi -pg 1 -lvl 8 -x 15700 -y 7570 -defaultsOSRD
preplace port TRX_rx_clk_64MHz -pg 1 -lvl 0 -x -160 -y 6880 -defaultsOSRD
preplace port TRX_tx_clk -pg 1 -lvl 8 -x 15700 -y 7750 -defaultsOSRD
preplace port PLL_I2C_ext_scl_o -pg 1 -lvl 8 -x 15700 -y 11190 -defaultsOSRD
preplace port PLL_I2C_ext_sda -pg 1 -lvl 8 -x 15700 -y 11160 -defaultsOSRD
preplace port phy_rst_n -pg 1 -lvl 8 -x 15700 -y 20 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x -160 -y 11820 -defaultsOSRD
preplace port UART0EXT_RTSn -pg 1 -lvl 0 -x -160 -y 12580 -defaultsOSRD
preplace port UART0EXT_DTRn -pg 1 -lvl 0 -x -160 -y 12610 -defaultsOSRD
preplace port UART0_clk -pg 1 -lvl 8 -x 15700 -y 12170 -defaultsOSRD
preplace port DDR3_init_calib_complete -pg 1 -lvl 8 -x 15700 -y 12030 -defaultsOSRD
preplace port ETH0_LINK_LED_g -pg 1 -lvl 0 -x -160 -y 2490 -defaultsOSRD
preplace port microblaze_0_Clk_100MHz_o -pg 1 -lvl 8 -x 15700 -y 11920 -defaultsOSRD
preplace port rotenc_dec_cnt_up_dwn -pg 1 -lvl 0 -x -160 -y 11450 -defaultsOSRD
preplace port rotenc_dec_cnt_en -pg 1 -lvl 0 -x -160 -y 11230 -defaultsOSRD
preplace port BOARD_ROTENC_PUSH -pg 1 -lvl 0 -x -160 -y 4700 -defaultsOSRD
preplace port PLL_int -pg 1 -lvl 0 -x -160 -y 10970 -defaultsOSRD
preplace port TRX_int -pg 1 -lvl 0 -x -160 -y 10940 -defaultsOSRD
preplace port TRX_clk_26MHz -pg 1 -lvl 0 -x -160 -y 6910 -defaultsOSRD
preplace port FPGA_IO -pg 1 -lvl 0 -x -160 -y 4400 -defaultsOSRD
preplace port ULI_SYSTEM_XIO -pg 1 -lvl 0 -x -160 -y 4430 -defaultsOSRD
preplace port TRX_rx09_fifo_valid_o -pg 1 -lvl 8 -x 15700 -y 8030 -defaultsOSRD
preplace port TRX_rx24_fifo_valid_o -pg 1 -lvl 8 -x 15700 -y 8060 -defaultsOSRD
preplace port fft09_data_tlast_in -pg 1 -lvl 0 -x -160 -y 7000 -defaultsOSRD
preplace port fft09_data_tready_out -pg 1 -lvl 8 -x 15700 -y 8090 -defaultsOSRD
preplace port fft09_data_tvalid_in -pg 1 -lvl 0 -x -160 -y 7030 -defaultsOSRD
preplace port fft09_config_tvalid_in -pg 1 -lvl 0 -x -160 -y 7090 -defaultsOSRD
preplace port fft09_aresetn_in -pg 1 -lvl 0 -x -160 -y 7120 -defaultsOSRD
preplace port fft24_data_tready_out -pg 1 -lvl 8 -x 15700 -y 8210 -defaultsOSRD
preplace port fft24_data_tlast_in -pg 1 -lvl 0 -x -160 -y 7330 -defaultsOSRD
preplace port fft24_data_tvalid_in -pg 1 -lvl 0 -x -160 -y 7360 -defaultsOSRD
preplace port fft24_config_tvalid_in -pg 1 -lvl 0 -x -160 -y 7390 -defaultsOSRD
preplace port fft24_aresetn_in -pg 1 -lvl 0 -x -160 -y 7420 -defaultsOSRD
preplace port EUI48_FSM_run -pg 1 -lvl 0 -x -160 -y 4080 -defaultsOSRD
preplace port SCOPE_FSM_Timebase_SCLR -pg 1 -lvl 0 -x -160 -y 1830 -defaultsOSRD
preplace port SCOPE_FSM_Timebase_CE -pg 1 -lvl 0 -x -160 -y 1860 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_Rst -pg 1 -lvl 0 -x -160 -y 1940 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdEn -pg 1 -lvl 0 -x -160 -y 1970 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_WrFull -pg 1 -lvl 8 -x 15700 -y 1430 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdValid -pg 1 -lvl 8 -x 15700 -y 1580 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdEmpty -pg 1 -lvl 8 -x 15700 -y 1760 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_WrEn -pg 1 -lvl 0 -x -160 -y 2000 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_rd_rst_busy -pg 1 -lvl 8 -x 15700 -y 1850 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_wr_rst_busy -pg 1 -lvl 8 -x 15700 -y 1820 -defaultsOSRD
preplace portBus UART0EXT_CTSn -pg 1 -lvl 8 -x 15700 -y 12450 -defaultsOSRD
preplace portBus UART0EXT_DSRn -pg 1 -lvl 8 -x 15700 -y 12550 -defaultsOSRD
preplace portBus UART0EXT_DCDn -pg 1 -lvl 8 -x 15700 -y 12650 -defaultsOSRD
preplace portBus UART0EXT_RIn -pg 1 -lvl 8 -x 15700 -y 12750 -defaultsOSRD
preplace portBus UART0_rst_n -pg 1 -lvl 8 -x 15700 -y 12950 -defaultsOSRD
preplace portBus ETH0_DA_Y -pg 1 -lvl 8 -x 15700 -y 2680 -defaultsOSRD
preplace portBus ETH0_DA_G -pg 1 -lvl 8 -x 15700 -y 2710 -defaultsOSRD
preplace portBus LED_RGB_red -pg 1 -lvl 8 -x 15700 -y 930 -defaultsOSRD
preplace portBus LED_RGB_green -pg 1 -lvl 8 -x 15700 -y 250 -defaultsOSRD
preplace portBus LED_RGB_blue -pg 1 -lvl 8 -x 15700 -y 120 -defaultsOSRD
preplace portBus LCD_BL -pg 1 -lvl 8 -x 15700 -y 590 -defaultsOSRD
preplace portBus LCD_rstn -pg 1 -lvl 8 -x 15700 -y 90 -defaultsOSRD
preplace portBus rst_100M_peripheral_aresetn -pg 1 -lvl 8 -x 15700 -y 12100 -defaultsOSRD
preplace portBus TRX_reset -pg 1 -lvl 8 -x 15700 -y 7780 -defaultsOSRD
preplace portBus TRX_rfx_mode -pg 1 -lvl 8 -x 15700 -y 7810 -defaultsOSRD
preplace portBus TRX_PLL_clk_25MHz_P -pg 1 -lvl 8 -x 15700 -y 7840 -defaultsOSRD
preplace portBus TRX_PLL_clk_25MHz_N -pg 1 -lvl 8 -x 15700 -y 7870 -defaultsOSRD
preplace portBus TRX_rx_data_p -pg 1 -lvl 0 -x -160 -y 6940 -defaultsOSRD
preplace portBus TRX_rx_data_n -pg 1 -lvl 0 -x -160 -y 6970 -defaultsOSRD
preplace portBus TRX_tx_data_p -pg 1 -lvl 8 -x 15700 -y 7900 -defaultsOSRD
preplace portBus TRX_tx_data_n -pg 1 -lvl 8 -x 15700 -y 7930 -defaultsOSRD
preplace portBus CLK1B_clk -pg 1 -lvl 0 -x -160 -y 3800 -defaultsOSRD
preplace portBus TRX_rx09_fifo_o -pg 1 -lvl 8 -x 15700 -y 7970 -defaultsOSRD
preplace portBus TRX_rx24_fifo_o -pg 1 -lvl 8 -x 15700 -y 8000 -defaultsOSRD
preplace portBus fft09_config_tdata_in -pg 1 -lvl 0 -x -160 -y 7060 -defaultsOSRD
preplace portBus premem_rx09_addra_in -pg 1 -lvl 0 -x -160 -y 7150 -defaultsOSRD
preplace portBus premem_rx09_dina_in -pg 1 -lvl 0 -x -160 -y 7180 -defaultsOSRD
preplace portBus premem_rx24_dina_in -pg 1 -lvl 0 -x -160 -y 7210 -defaultsOSRD
preplace portBus premem_rx09_wea_in -pg 1 -lvl 0 -x -160 -y 7240 -defaultsOSRD
preplace portBus premem_rx09_addrb_in -pg 1 -lvl 0 -x -160 -y 7270 -defaultsOSRD
preplace portBus premem_rx24_addra_in -pg 1 -lvl 0 -x -160 -y 10300 -defaultsOSRD
preplace portBus premem_rx24_wea_in -pg 1 -lvl 0 -x -160 -y 10420 -defaultsOSRD
preplace portBus premem_rx09_quarterfrm_in -pg 1 -lvl 0 -x -160 -y 7300 -defaultsOSRD
preplace portBus premem_rx24_quarterfrm_in -pg 1 -lvl 0 -x -160 -y 10390 -defaultsOSRD
preplace portBus fft24_config_tdata_in -pg 1 -lvl 0 -x -160 -y 10330 -defaultsOSRD
preplace portBus premem_rx24_addrb_in -pg 1 -lvl 0 -x -160 -y 10360 -defaultsOSRD
preplace portBus EUI48_FSM_start -pg 1 -lvl 8 -x 15700 -y 4670 -defaultsOSRD
preplace portBus EUI48_data -pg 1 -lvl 0 -x -160 -y 4110 -defaultsOSRD
preplace portBus EUI48_state -pg 1 -lvl 0 -x -160 -y 4890 -defaultsOSRD
preplace portBus EUI48_abort -pg 1 -lvl 0 -x -160 -y 4920 -defaultsOSRD
preplace portBus SCOPE_FSM_TrigSrc -pg 1 -lvl 8 -x 15700 -y 1790 -defaultsOSRD
preplace portBus USER_dbg_out -pg 1 -lvl 8 -x 15700 -y 3500 -defaultsOSRD
preplace portBus SCOPE_FSM_GPIO0_Out -pg 1 -lvl 8 -x 15700 -y 1980 -defaultsOSRD
preplace portBus SCOPE_FSM_GPIO1_In -pg 1 -lvl 0 -x -160 -y 2080 -defaultsOSRD
preplace inst SC0712_0 -pg 1 -lvl 7 -x 15493 -y 11180 -defaultsOSRD
preplace inst labtools_fmeter_0 -pg 1 -lvl 4 -x 2049 -y 4270 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -x 2960 -y 10730 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 6 -x 6390 -y 12942 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 5 -x 2960 -y 11750 -defaultsOSRD
preplace inst rst_mig_7series_0_100M -pg 1 -lvl 2 -x 460 -y 11340 -defaultsOSRD
preplace inst rst_mig_7series_0_50M -pg 1 -lvl 4 -x 2049 -y 11220 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 5 -x 2960 -y 4560 -defaultsOSRD
preplace inst lt_fmeter_xlconcat_0 -pg 1 -lvl 3 -x 980 -y 3920 -defaultsOSRD
preplace inst UART0 -pg 1 -lvl 6 -x 6390 -y 13354 -defaultsOSRD -resize 238 248
preplace inst PWM_lights -pg 1 -lvl 6 -x 6390 -y 108 -defaultsOSRD
preplace inst ROTENC_decoder -pg 1 -lvl 6 -x 6390 -y 11782 -defaultsOSRD
preplace inst TRX -pg 1 -lvl 6 -x 6390 -y 6512 -defaultsOSRD
preplace inst ETH0 -pg 1 -lvl 6 -x 6390 -y 2964 -defaultsOSRD
preplace inst INT_ctrl -pg 1 -lvl 3 -x 980 -y 10710 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 6 -x 6390 -y 12162 -defaultsOSRD
preplace inst axi_BOARD_iic_0 -pg 1 -lvl 6 -x 6390 -y 11342 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -x 2960 -y 11278 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 6 -x 6390 -y 12382 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 6 -x 6390 -y 11512 -defaultsOSRD
preplace inst BOARD_clk_wiz_0 -pg 1 -lvl 6 -x 6390 -y 13152 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 3 -x 980 -y 10448 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 4 -x 2049 -y 10950 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 5 -x 2960 -y 7646 -defaultsOSRD
preplace inst microblaze_mcs_0 -pg 1 -lvl 6 -x 6390 -y 12722 -defaultsOSRD
preplace inst mgt_clk0_CLK2_util_ds_buf_1 -pg 1 -lvl 2 -x 460 -y 3890 -defaultsOSRD
preplace inst CLK0_util_ds_buf_0 -pg 1 -lvl 1 -x 140 -y 4000 -defaultsOSRD
preplace inst cfgmclk_util_ds_buf_0 -pg 1 -lvl 6 -x 6390 -y 12542 -defaultsOSRD
preplace inst PTT_xlconstant_1_len10 -pg 1 -lvl 5 -x 2960 -y 10598 -defaultsOSRD
preplace inst CLK0_util_ds_buf_1 -pg 1 -lvl 2 -x 460 -y 4000 -defaultsOSRD
preplace inst EUI48 -pg 1 -lvl 6 -x 6390 -y 5328 -defaultsOSRD
preplace inst CLK1B_CW_0 -pg 1 -lvl 6 -x 6390 -y 4296 -defaultsOSRD
preplace inst SCOPE -pg 1 -lvl 6 -x 6390 -y 1280 -defaultsOSRD
preplace inst USER_dbg -pg 1 -lvl 7 -x 15493 -y 3450 -defaultsOSRD
preplace inst SCOPE|SCOPE_axi_gpio_0 -pg 1 -lvl 3 -x 6940 -y 1970 -defaultsOSRD
preplace inst SCOPE|SCOPE_Timebase_c_counter_binary_0 -pg 1 -lvl 1 -x 6340 -y 1840 -defaultsOSRD
preplace inst SCOPE|SCOPE_Signals_xlconcat_0 -pg 1 -lvl 2 -x 6580 -y 1830 -defaultsOSRD
preplace inst SCOPE|SCOPE_Signals_CDC_c_shift_ram_0 -pg 1 -lvl 3 -x 6940 -y 1830 -defaultsOSRD
preplace inst SCOPE|SCOPE_Signals_xlconcat_1 -pg 1 -lvl 2 -x 6580 -y 1530 -defaultsOSRD
preplace inst SCOPE|SCOPE_xlconstant_val0_len1 -pg 1 -lvl 1 -x 6340 -y 1380 -defaultsOSRD
preplace inst SCOPE|SCOPE_fifo_generator_0 -pg 1 -lvl 3 -x 6940 -y 1600 -defaultsOSRD
preplace inst SCOPE|SCOPE_Signals_xlconstant_val0_len25 -pg 1 -lvl 1 -x 6340 -y 1480 -defaultsOSRD
preplace inst SCOPE|SCOPE_axi_gpio_1 -pg 1 -lvl 3 -x 6940 -y 1140 -defaultsOSRD
preplace inst SCOPE|SCOPE_GPIO3_Out_xlslice_63downto32 -pg 1 -lvl 3 -x 6940 -y 1270 -defaultsOSRD
preplace inst SCOPE|SCOPE_GPIO4_Out_xlslice_31downto0 -pg 1 -lvl 3 -x 6940 -y 1370 -defaultsOSRD
preplace inst CLK1B_CW_0|CLK1B_clk_wiz_0 -pg 1 -lvl 6 -x 7630 -y 4506 -defaultsOSRD
preplace inst CLK1B_CW_0|CLK1B_axi_gpio_0 -pg 1 -lvl 6 -x 7630 -y 4316 -defaultsOSRD
preplace inst CLK1B_CW_0|CLK1B_c_shift_ram_0 -pg 1 -lvl 2 -x 6640 -y 4706 -defaultsOSRD
preplace inst CLK1B_CW_0|CLK1B_xlslice_0to0 -pg 1 -lvl 1 -x 6430 -y 4686 -defaultsOSRD
preplace inst CLK1B_CW_0|CLK1B_xlslice_1to1 -pg 1 -lvl 5 -x 7340 -y 4566 -defaultsOSRD
preplace inst CLK1B_CW_0|CLK1B_util_vector_logic_0 -pg 1 -lvl 3 -x 6890 -y 4706 -defaultsOSRD
preplace inst CLK1B_CW_0|CLK1B_util_reduced_logic_1 -pg 1 -lvl 5 -x 7340 -y 4696 -defaultsOSRD
preplace inst CLK1B_CW_0|CLK1B_xlconcat_0 -pg 1 -lvl 4 -x 7120 -y 4696 -defaultsOSRD
preplace netloc ARESETN_1 1 2 3 NJ 11360 NJ 11360 2380
preplace netloc Net 1 7 1 15680J 11160n
preplace netloc SC0712_0_ext_scl_o 1 7 1 NJ 11190
preplace netloc SC0712_0_mcs_clk_out 1 4 4 2470 4100 3750 6000 8210J 5030 15650
preplace netloc SC0712_0_mon_GPIO1_I 1 4 4 2640 2160 3820J 2704 8150J 2160 15670
preplace netloc SC0712_0_mon_GPIO1_O 1 4 4 2680 2170 3750J 2714 8160J 2170 15660
preplace netloc SC0712_0_reset_out 1 4 4 2510 5090 3330 6060 8220J 5090 15640
preplace netloc axi_quad_spi_0_cfgmclk 1 5 2 3970 12282 7940
preplace netloc axi_quad_spi_0_eos 1 4 3 2680 11920 3190J 12612 7950
preplace netloc lt_F1_mgt_ref 1 4 1 N 4220
preplace netloc lt_F0_MIG_50mhz 1 4 1 N 4200
preplace netloc labtools_fmeter_0_update 1 4 1 2290 4280n
preplace netloc lt_F3_CLK0 1 4 1 N 4260
preplace netloc lt_F2_CLK1B 1 4 1 N 4240
preplace netloc microblaze_0_Clk_100MHz 1 1 7 280 11200 700 11202 1140 7100 2350 7064 3460 12792 8130 11920 NJ
preplace netloc mig_7series_0_mmcm_locked 1 1 6 270 11230 670J 11310 1200 11320 2360J 11116 3890 12272 8040
preplace netloc mig_7series_0_ui_addn_clk_0_200MHz 1 5 2 3950 12632 7960
preplace netloc mig_7series_0_ui_addn_clk_2_50MHz 1 2 5 740 11212 1160 11110 2290 11630 3240 12642 7980
preplace netloc mig_7series_0_ui_clk_sync_rst 1 1 6 290 11240 660J 11300 1190 12020 2680J 11930 3590 12652 7950
preplace netloc proc_sys_reset_0_mb_reset 1 5 1 3220 11710n
preplace netloc reset_1 1 0 5 NJ 11820 NJ 11820 NJ 11820 NJ 11820 2480J
preplace netloc rst_mig_7series_0_100M_bus_struct_reset 1 2 3 NJ 11320 1170J 11100 2280
preplace netloc rst_mig_7series_0_100M_mb_reset 1 2 2 650 11290 1150
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 2 6 690 11370 NJ 11370 2410 6994 3470 13072 8150J 12090 15660J
preplace netloc rst_mig_7series_0_50M_peripheral_aresetn 1 4 2 2320 11650 3260
preplace netloc CLK2_125MHz_mgt_g_0 1 2 1 NJ 3880
preplace netloc xlconcat_0_dout 1 3 1 1190 3920n
preplace netloc mig_7series_0_init_calib_complete 1 6 2 8140J 12030 NJ
preplace netloc UART0_clk_wiz_0_clk_out1 1 5 3 3970 13082 8160 12170 NJ
preplace netloc rst_mig_7series_0_100M_peripheral_reset 1 2 4 NJ 11340 NJ 11340 2300J 11106 3930
preplace netloc lt_F4_TRX_LVDS_divclk 1 4 1 2280 4280n
preplace netloc FPGA_IO_1 1 0 5 NJ 4400 NJ 4400 NJ 4400 NJ 4400 2280J
preplace netloc ULI_SYSTEM_XIO_1 1 0 5 NJ 4430 NJ 4430 NJ 4430 NJ 4430 2290J
preplace netloc TRX_rx_div_clk_g_0 1 2 5 790 5060 NJ 5060 NJ 5060 3730J 6030 7990
preplace netloc TRX_rx09_32bits_CD100 1 4 3 2570 5070 3710J 6040 8020
preplace netloc TRX_rx24_32bits_CD100 1 4 3 2520 5100 3690J 6070 7940
preplace netloc mig_7series_0_ui_addn_clk_1_100MHz 1 5 2 3960 12812 7940
preplace netloc cfgmclk_util_ds_buf_0_BUFG_O 1 6 1 8100J 11200n
preplace netloc UART0_UART0EXT_CTSn 1 6 2 8180J 12450 NJ
preplace netloc UART0_UART0EXT_DSRn 1 6 2 8190J 12550 NJ
preplace netloc UART0_UART0EXT_DCDn 1 6 2 8200J 12650 NJ
preplace netloc UART0_UART0EXT_RIn 1 6 2 8210J 12750 NJ
preplace netloc UART0EXT_RTSn_1 1 0 6 NJ 12580 NJ 12580 NJ 12580 NJ 12580 2420J 12490 3150J
preplace netloc UART0EXT_DTRn_1 1 0 6 NJ 12610 NJ 12610 NJ 12610 NJ 12610 2660J 12520 3140J
preplace netloc UART0_UART0_rst_n 1 6 2 8220J 12950 NJ
preplace netloc PWM_lights_LCD_rstn 1 6 2 8220J 90 NJ
preplace netloc PWM_lights_LED_RGB_blue 1 6 2 8210J 110 15680J
preplace netloc PWM_lights_LED_RGB_green 1 6 2 8190J 250 NJ
preplace netloc PWM_lights_LCD_BL 1 6 2 8180J 590 NJ
preplace netloc PWM_lights_LED_RGB_red 1 6 2 8160J 930 NJ
preplace netloc rotenc_dec_cnt_up_dwn_1 1 0 6 NJ 11450 NJ 11450 NJ 11450 NJ 11450 2280J 11640 3310J
preplace netloc rotenc_dec_cnt_en_1 1 0 6 NJ 11230 260J 11220 680J 11280 1180J 11120 2310J 11062 3360J
preplace netloc BOARD_ROTENC_PUSH_1 1 0 6 NJ 4700 NJ 4700 NJ 4700 NJ 4700 2310 4120 3620
preplace netloc TRX_TRX_reset 1 6 2 8200J 7780 NJ
preplace netloc TRX_TRX_rfx_mode 1 6 2 8190J 7810 NJ
preplace netloc TRX_clk_26MHz_1 1 0 6 NJ 6910 NJ 6910 NJ 6910 NJ 6910 NJ 6910 3350J
preplace netloc TRX_TRX_PLL_clk_25MHz_P 1 6 2 8180J 7830 15680J
preplace netloc TRX_TRX_PLL_clk_25MHz_N 1 6 2 8170J 7850 15680J
preplace netloc TRX_rx_data_p_1 1 0 6 -60J 6970 NJ 6970 NJ 6970 NJ 6970 2290J 6964 3380J
preplace netloc TRX_rx_data_n_1 1 0 6 -70J 6990 NJ 6990 NJ 6990 NJ 6990 2320J 6984 3400J
preplace netloc TRX_TRX_tx_data_p 1 6 2 8160J 7890 15680J
preplace netloc TRX_TRX_tx_data_n 1 6 2 8150J 7910 15680J
preplace netloc TRX_rd_data_count_CD100 1 4 3 2560 5050 3740J 6020 8060
preplace netloc ETH0_DA_G 1 6 2 8220J 2710 NJ
preplace netloc axi_iic_0_iic2intc_irpt 1 2 5 750 11330 NJ 11330 2370J 11126 3300J 12252 7940
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 2 5 710 11990 NJ 11990 2570J 11900 3200J 12622 7940
preplace netloc axi_timer_0_interrupt 1 2 5 720 12000 NJ 12000 2650J 11910 3210J 12482 8030
preplace netloc TRX_int_1 1 0 3 NJ 10940 NJ 10940 630J
preplace netloc PLL_int_1 1 0 3 NJ 10970 NJ 10970 640J
preplace netloc UART0_ip2intc_irpt 1 2 5 730 13030 NJ 13030 2480J 12940 3130J 19396 7940
preplace netloc axi_BOARD_iic_0_iic2intc_irpt 1 2 5 780 11950 NJ 11950 2390J 11860 3920J 11632 7940
preplace netloc ROTENC_decoder_ip2intc_irpt 1 2 5 790 11960 NJ 11960 2460J 11870 3250J 12262 7950
preplace netloc UART0_interrupt 1 2 5 770 11980 NJ 11980 2530J 11890 3170J 12802 7970
preplace netloc TRX_ip2intc_irpt 1 2 5 800 11970 NJ 11970 2500J 11880 3910J 11622 8000
preplace netloc ETH0_ip2intc_irpt 1 2 5 650 2150 NJ 2150 NJ 2150 3830J 2694 7940
preplace netloc PWM_lights_ip2intc_irpt 1 2 5 760 5040 NJ 5040 NJ 5040 3760J 6010 8060
preplace netloc CLK1B_50MHz_phy_clk_0 1 0 6 NJ 3800 NJ 3800 NJ 3800 1100J 3810 NJ 3810 3830J
preplace netloc ETH0_LINK_LED_g_0 1 0 6 NJ 2490 NJ 2490 630J 3780 NJ 3780 NJ 3780 3290J
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 5 1 3160 11770n
preplace netloc TRX_rx09_fifo_o_1 1 6 2 8140J 7970 NJ
preplace netloc TRX_rx24_fifo_o_1 1 6 2 8130J 8000 NJ
preplace netloc TRX_rx09_fifo_valid_o_1 1 6 2 8110J 8030 NJ
preplace netloc TRX_rx24_fifo_valid_o_1 1 6 2 8100J 8050 15680J
preplace netloc fft09_data_tlast_in_0 1 0 6 -60J 7020 NJ 7020 NJ 7020 NJ 7020 2290J 7014 3430J
preplace netloc fft09_data_tready_out_0 1 6 2 8090J 8070 15680J
preplace netloc fft09_data_tvalid_in_0 1 0 6 -140J 7040 NJ 7040 NJ 7040 NJ 7040 2320J 7034 3440J
preplace netloc fft09_config_tdata_in_0 1 0 6 -130J 7030 NJ 7030 NJ 7030 NJ 7030 2310J 7024 3450J
preplace netloc fft09_config_tvalid_in_0 1 0 6 NJ 7090 NJ 7090 NJ 7090 1130J 7080 2280J 7074 3480J
preplace netloc fft09_aresetn_in_0 1 0 6 -110J 7130 NJ 7130 NJ 7130 NJ 7130 2380J 7114 3540J
preplace netloc xfft_rx09_dly3449_event_frame_started_out_0 1 4 3 2480 11092 3320J 12242 8060
preplace netloc xfft_rx09_dly3449_event_tlast_unexpected_out_0 1 4 3 2540 5110 3680J 6080 7980
preplace netloc xfft_rx09_dly3449_event_tlast_missing_out_0 1 4 3 2490 11082 3340J 12082 8050
preplace netloc xfft_rx09_dly3449_event_data_in_channel_halt_out_0 1 4 3 2500 11072 3370J 11662 8020
preplace netloc premem_rx09_addra_in_0 1 0 6 -90J 7140 NJ 7140 NJ 7140 NJ 7140 2390J 7124 3580J
preplace netloc premem_rx09_dina_in_0 1 0 6 NJ 7180 NJ 7180 NJ 7180 NJ 7180 2440J 7164 3650J
preplace netloc premem_rx24_dina_in_0 1 0 6 -10J 7200 NJ 7200 NJ 7200 NJ 7200 2460J 7184 3680J
preplace netloc premem_rx09_wea_in_0 1 0 6 -20J 7190 NJ 7190 NJ 7190 NJ 7190 2450J 7174 3690J
preplace netloc premem_rx09_addrb_in_0 1 0 6 -50J 7150 NJ 7150 NJ 7150 NJ 7150 2400J 7134 3660J
preplace netloc postmem_rx09_doutb_out_0 1 4 3 2610 11042 3410J 11642 7960
preplace netloc postmem_rx24_doutb_out_0 1 4 3 2620 11052 3390J 11652 7950
preplace netloc premem_rx24_addra_in_0 1 0 6 -40J 7080 NJ 7080 NJ 7080 1100J 7090 2290J 7084 3610J
preplace netloc premem_rx24_wea_in_0 1 0 6 10J 7120 NJ 7120 NJ 7120 NJ 7120 2360J 7094 3630J
preplace netloc premem_rx09_quarterfrm_in_0 1 0 6 -30J 7160 NJ 7160 NJ 7160 NJ 7160 2420J 7144 3700J
preplace netloc premem_rx24_quarterfrm_in_0 1 0 6 20J 7170 NJ 7170 NJ 7170 NJ 7170 2430J 7154 3710J
preplace netloc postmem_rx_addrb_in_0 1 5 1 3720 4560n
preplace netloc fft24_data_tready_out_0 1 6 2 8070J 8210 NJ
preplace netloc xfft_rx24_dly3449_event_frame_started_out_0 1 4 3 2640 5080 3700J 6050 8040
preplace netloc xfft_rx24_dly3198_event_tlast_unexpected_out_0 1 4 3 2580 5140 3520J 6110 7970
preplace netloc xfft_rx24_dly3198_event_tlast_missing_out_0 1 4 3 2600 5130 3580J 6100 8010
preplace netloc xfft_rx24_dly3198_event_data_in_channel_halt_out_0 1 4 3 2630 5120 3610J 6090 8030
preplace netloc fft24_data_tlast_in_0 1 0 6 -120J 7010 NJ 7010 NJ 7010 NJ 7010 2280J 7004 3550J
preplace netloc fft24_data_tvalid_in_0 1 0 6 -70J 7060 NJ 7060 NJ 7060 NJ 7060 2340J 7054 3640J
preplace netloc fft24_config_tdata_in_0 1 0 6 -80J 6960 NJ 6960 NJ 6960 NJ 6960 2280J 6954 3510J
preplace netloc fft24_config_tvalid_in_0 1 0 6 -100J 6980 NJ 6980 NJ 6980 NJ 6980 2310J 6974 3570J
preplace netloc premem_rx24_addrb_in_0 1 0 6 0J 7110 NJ 7110 NJ 7110 NJ 7110 2370J 7104 3720J
preplace netloc fft24_aresetn_in_0 1 0 6 -60J 7050 NJ 7050 NJ 7050 NJ 7050 2330J 7044 3670J
preplace netloc PTT_xlconstant_1_len10_dout 1 5 1 3790J 6852n
preplace netloc ROTENC_decoder_Q 1 4 3 2550 11620 3270J 12602 7960
preplace netloc CLK0_NA_0 1 1 1 NJ 4000
preplace netloc CLK0_NA_g_0 1 2 1 630J 3920n
preplace netloc labtools_fmeter_0_F5 1 4 1 2330 4300n
preplace netloc labtools_fmeter_0_F6 1 4 1 2320 4320n
preplace netloc ETH0_s_mii_tx_clk 1 2 5 780 3790 1110J 3800 NJ 3800 3870 4164 8160
preplace netloc ETH0_s_mii_rx_clk 1 2 5 800 4040 NJ 4040 NJ 4040 3840 5940 8190
preplace netloc ETH0_DA_Y 1 6 2 8210J 2680 NJ
preplace netloc ETH0_LEDstatus_0 1 4 3 2590 2140 3850J 2684 7980
preplace netloc ETH0_m_mii_txd_0 1 4 3 2650 5010 3790J 5960 8010
preplace netloc ETH0_s_mii_rxd_0 1 4 3 2660 5020 3780J 5990 8030
preplace netloc EUI48_EUI48_FSM_start 1 4 4 2670 5030 3770J 5980 8200 4670 NJ
preplace netloc EUI48_FSM_run_1 1 0 6 NJ 4080 NJ 4080 NJ 4080 NJ 4080 2340 4090 3820J
preplace netloc EUI48_data_1 1 0 6 NJ 4110 NJ 4110 NJ 4110 NJ 4110 2410 4110 3810J
preplace netloc EUI48_state_1 1 0 5 NJ 4890 NJ 4890 NJ 4890 NJ 4890 2280J
preplace netloc EUI48_abort_1 1 0 5 NJ 4920 NJ 4920 NJ 4920 NJ 4920 NJ
preplace netloc mdm_1_Debug_SYS_Rst 1 3 3 1120 3790 NJ 3790 3330J
preplace netloc CLK1B_clk_wiz_0_clk_out2_fmeter 1 2 5 760 2180 NJ 2180 NJ 2180 3590J 2724 7970
preplace netloc dcm_locked_1 1 5 2 3940 5950 7950
preplace netloc ETH0_MIIstatus_0 1 4 3 2680 5000 3800J 5970 8000
preplace netloc ETH0_s_mii_col 1 5 2 3880 5920 8180
preplace netloc ETH0_s_mii_crs 1 5 2 3890 5930 8170
preplace netloc ETH0_s_mii_rx_dv 1 5 2 3910 4154 8150
preplace netloc ETH0_s_mii_rxd_1 1 5 2 3950 4144 8130
preplace netloc ETH0_s_mii_rx_er 1 5 2 3920 4184 8140
preplace netloc ETH0_m_mii_tx_en 1 5 2 3970 2664 7990
preplace netloc ETH0_m_mii_txd_1 1 5 2 3930 5910 7960
preplace netloc ETH0_m_mii_tx_er 1 5 2 3960 5900 7940
preplace netloc SCOPE_FSM_Timebase_SCLR_1 1 0 6 NJ 1830 NJ 1830 NJ 1830 NJ 1830 NJ 1830 3280J
preplace netloc SCOPE_FSM_Timebase_CE_1 1 0 6 NJ 1860 NJ 1860 NJ 1860 NJ 1860 NJ 1860 3280J
preplace netloc SCOPE_FSM_FIFO_Rst_1 1 0 6 NJ 1940 NJ 1940 NJ 1940 NJ 1940 NJ 1940 3280J
preplace netloc SCOPE_FSM_FIFO_RdEn_1 1 0 6 NJ 1970 NJ 1970 NJ 1970 NJ 1970 NJ 1970 3280J
preplace netloc SCOPE_SCOPE_FSM_FIFO_WrFull 1 6 2 NJ 1430 NJ
preplace netloc SCOPE_SCOPE_FSM_FIFO_RdValid 1 6 2 8220J 1580 NJ
preplace netloc SCOPE_SCOPE_FSM_FIFO_RdEmpty 1 6 2 8210J 1760 NJ
preplace netloc SCOPE_SCOPE_FSM_TrigSrc 1 6 2 8190J 1790 NJ
preplace netloc SCOPE_FSM_FIFO_WrEn_0 1 0 6 -80J 1990 NJ 1990 NJ 1990 NJ 1990 NJ 1990 3290J
preplace netloc USER_dbg_USER_dbg_out 1 7 1 15680J 3450n
preplace netloc CLK1B_CW_0_clk_out1_RMII 1 5 2 3970 4174 8210
preplace netloc CLK1B_CW_0_clk_out3_Scope 1 5 2 3900 2654 8040
preplace netloc In5_1 1 6 1 8220 3470n
preplace netloc CLK1B_CW_0_psdone 1 4 3 2530 2130 3860J 2674 8020
preplace netloc SCOPE_SCOPE_FSM_FIFO_wr_rst_busy 1 6 2 8180J 1810 15680J
preplace netloc SCOPE_SCOPE_FSM_FIFO_rd_rst_busy 1 6 2 8160J 1830 15680J
preplace netloc SCOPE_SCOPE_FSM_GPIO0_Out 1 6 2 8190J 1980 NJ
preplace netloc SCOPE_FSM_GPIO1_In_1 1 0 6 NJ 2080 NJ 2080 NJ 2080 NJ 2080 NJ 2080 3280J
preplace netloc INT_ctrl_interrupt 1 3 1 1180 10710n
preplace netloc microblaze_0_axi_periph_M13_AXI 1 5 1 3600 6232n
preplace netloc CLK2_125MHz_mgt_diff_0 1 0 2 NJ 3890 NJ
preplace netloc microblaze_0_axi_periph_M09_AXI 1 5 1 3400 7656n
preplace netloc microblaze_0_dlmb_1 1 4 1 2440 10700n
preplace netloc TRX_TRX_tx_clk 1 6 2 8210J 7750 NJ
preplace netloc mig_7series_0_DDR3 1 6 2 8120J 11890 NJ
preplace netloc CLK3_50MHz_mig_diff_0 1 0 6 NJ 11940 NJ 11940 NJ 11940 NJ 11940 2330J 11850 3180J
preplace netloc microblaze_0_axi_periph_M02_AXI 1 5 1 3290 7516n
preplace netloc microblaze_0_axi_periph_M03_AXI 1 5 1 3350 7536n
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 3230 11278n
preplace netloc TRX_rx_clk_64MHz_1 1 0 6 NJ 6880 NJ 6880 NJ 6880 NJ 6880 NJ 6880 3290J
preplace netloc UART0_UART0 1 6 2 8170J 12320 NJ
preplace netloc axi_iic_0_IIC 1 6 1 8080 11160n
preplace netloc axi_quad_spi_0_SPI_0 1 6 2 8110J 11360 NJ
preplace netloc microblaze_0_axi_periph_M12_AXI 1 5 1 3520 6172n
preplace netloc microblaze_0_axi_periph_M06_AXI 1 5 1 3280 7596n
preplace netloc microblaze_0_axi_periph_M11_AXI 1 5 1 3530 6192n
preplace netloc microblaze_0_M_AXI_DC 1 4 1 2450 10970n
preplace netloc ETH0_RMII_PHY_M_0 1 6 2 8180J 2400 NJ
preplace netloc microblaze_0_debug 1 3 1 1190 10438n
preplace netloc microblaze_0_M_AXI_IC 1 4 1 2430 10990n
preplace netloc ETH0_ETH0_MDIO_MDC 1 6 2 8190J 2540 NJ
preplace netloc microblaze_0_ilmb_1 1 4 1 2450 10720n
preplace netloc microblaze_0_axi_periph_M04_AXI 1 5 1 3380 7556n
preplace netloc microblaze_0_axi_periph_M07_AXI 1 5 1 3420 7616n
preplace netloc axi_iic_1_IIC 1 6 2 8070J 10340 NJ
preplace netloc TRX_TRX_spi 1 6 2 8220J 7570 NJ
preplace netloc microblaze_0_axi_periph_M08_AXI 1 5 1 3340 88n
preplace netloc microblaze_0_axi_periph_M05_AXI 1 5 1 3420 2884n
preplace netloc microblaze_0_axi_periph_M01_AXI 1 5 1 3480 7496n
preplace netloc microblaze_0_axi_periph_M16_AXI 1 5 1 3560 4446n
preplace netloc microblaze_0_axi_periph_M10_AXI 1 5 1 3490 5288n
preplace netloc microblaze_0_axi_periph_M00_AXI 1 2 4 750 3770 NJ 3770 NJ 3770 3280
preplace netloc microblaze_0_axi_periph_M14_AXI 1 5 1 3500 4296n
preplace netloc microblaze_mcs_0_GPIO1 1 6 1 8090 11180n
preplace netloc microblaze_0_axi_periph_M15_AXI 1 5 1 3390 1100n
preplace netloc microblaze_0_axi_periph_M17_AXI 1 5 1 3410 1120n
preplace netloc CLK0_NA_diff_0 1 0 1 NJ 4000
preplace netloc microblaze_0_axi_dp 1 4 1 2430 7246n
preplace netloc SCOPE|microblaze_0_Clk_100MHz_0 1 0 3 6230 1920 NJ 1920 6730
preplace netloc SCOPE|rst_mig_7series_0_100M_peripheral_aresetn_0 1 0 3 NJ 1260 NJ 1260 6740
preplace netloc SCOPE|SCOPE_Signals_CDC_c_shift_ram_0_Q 1 1 3 6470 1760 NJ 1760 7120
preplace netloc SCOPE|SCOPE_Signals_xlconcat_1_dout 1 2 1 6700 1530n
preplace netloc SCOPE|CLK1B_CW_0_clk_out3_Scope_RefClk_0 1 0 2 NJ 1280 6480
preplace netloc SCOPE|ETH0_s_mii_col_0 1 0 2 NJ 1300 6470
preplace netloc SCOPE|ETH0_s_mii_crs_0 1 0 2 NJ 1320 6460
preplace netloc SCOPE|ETH0_s_mii_rx_dv_0 1 0 2 NJ 1540 N
preplace netloc SCOPE|ETH0_s_mii_rxd_1 1 0 2 NJ 1560 N
preplace netloc SCOPE|ETH0_s_mii_rx_er_0 1 0 2 NJ 1580 N
preplace netloc SCOPE|ETH0_s_mii_rx_clk_0 1 0 2 NJ 1600 N
preplace netloc SCOPE|ETH0_m_mii_tx_en_0 1 0 2 NJ 1620 N
preplace netloc SCOPE|ETH0_m_mii_txd_1 1 0 2 NJ 1640 N
preplace netloc SCOPE|ETH0_m_mii_tx_er_0 1 0 2 NJ 1660 N
preplace netloc SCOPE|ETH0_s_mii_tx_clk_0 1 0 2 NJ 1680 N
preplace netloc SCOPE|SCOPE_xlconstant_val0_len0_dout 1 1 1 6480 1380n
preplace netloc SCOPE|SCOPE_Signals_xlconcat_0_dout 1 2 1 6680 1540n
preplace netloc SCOPE|SCOPE_Signals_xlconstant_0_dout 1 1 1 6450J 1480n
preplace netloc SCOPE|SCOPE_FSM_Timebase_SCLR_1 1 0 1 6220 1820n
preplace netloc SCOPE|SCOPE_FSM_Timebase_CE_1 1 0 1 N 1840
preplace netloc SCOPE|SCOPE_FSM_FIFO_RdEn_1 1 0 3 NJ 1950 NJ 1950 6710
preplace netloc SCOPE|SCOPE_fifo_generator_0_valid 1 3 1 7110 1450n
preplace netloc SCOPE|SCOPE_fifo_generator_0_empty 1 2 2 6770 1440 7120J
preplace netloc SCOPE|SCOPE_FSM_FIFO_WrEn_0 1 0 3 NJ 1970 NJ 1970 6690
preplace netloc SCOPE|SCOPE_GPIO3_Out_xlslice_63downto32_Dout 1 3 1 7120 1130n
preplace netloc SCOPE|SCOPE_GPIO4_Out_xlslice_31downto0_Dout 1 3 1 7110 1170n
preplace netloc SCOPE|SCOPE_fifo_generator_0_dout 1 2 1 6750 1270n
preplace netloc SCOPE|SCOPE_fifo_generator_0_wr_rst_busy 1 3 1 N 1600
preplace netloc SCOPE|SCOPE_fifo_generator_0_rd_rst_busy 1 3 1 N 1620
preplace netloc SCOPE|SCOPE_fifo_generator_0_almost_full 1 2 2 6760 1430 NJ
preplace netloc SCOPE|SCOPE_Timebase_c_counter_binary_0_Q 1 1 1 N 1840
preplace netloc SCOPE|SCOPE_FSM_FIFO_Rst_1 1 0 3 NJ 1930 NJ 1930 6760
preplace netloc SCOPE|SCOPE_axi_gpio_0_gpio_io_o 1 3 1 N 1960
preplace netloc SCOPE|SCOPE_FSM_GPIO1_In_1 1 0 4 NJ 2060 NJ 2060 NJ 2060 7110
preplace netloc SCOPE|Conn1 1 0 3 NJ 1120 NJ 1120 N
preplace netloc SCOPE|microblaze_0_axi_periph_M15_AXI_0 1 0 3 NJ 1100 NJ 1100 6720
preplace netloc CLK1B_CW_0|CLK1B_50MHz_phy_clk_0 1 0 6 6320J 4776 NJ 4776 NJ 4776 NJ 4776 NJ 4776 7490
preplace netloc CLK1B_CW_0|CLK1B_clk_wiz_0_clk_out1_RMII 1 6 1 N 4476
preplace netloc CLK1B_CW_0|CLK1B_clk_wiz_0_clk_out2_fmeter 1 6 1 N 4496
preplace netloc CLK1B_CW_0|dcm_locked_1 1 6 1 N 4556
preplace netloc CLK1B_CW_0|s_axi_aresetn_0 1 0 6 NJ 4626 NJ 4626 NJ 4626 NJ 4626 NJ 4626 7470
preplace netloc CLK1B_CW_0|s_axi_aclk_0 1 0 6 NJ 4786 6530 4506 NJ 4506 NJ 4506 NJ 4506 7480
preplace netloc CLK1B_CW_0|CLK1B_c_shift_ram_0_Q 1 2 1 NJ 4706
preplace netloc CLK1B_CW_0|CLK1B_axi_gpio_0_gpio_io_o 1 0 7 6330 4436 NJ 4436 NJ 4436 NJ 4436 7210 4306 7470J 4226 7780
preplace netloc CLK1B_CW_0|CLK1B_xlslice_0to0_Dout 1 1 3 6540 4636 NJ 4636 7030
preplace netloc CLK1B_CW_0|CLK1B_xlconcat_0_dout 1 4 1 NJ 4696
preplace netloc CLK1B_CW_0|CLK1B_util_vector_logic_0_Res 1 3 1 N 4706
preplace netloc CLK1B_CW_0|CLK1B_clk_wiz_0_clk_out3_Scope 1 6 1 7780 4516n
preplace netloc CLK1B_CW_0|CLK1B_clk_wiz_0_clk_out4_000deg 1 6 1 7760 4536n
preplace netloc CLK1B_CW_0|CLK1B_util_reduced_logic_1_Res 1 5 1 7500 4546n
preplace netloc CLK1B_CW_0|CLK1B_xlslice_1to1_Dout 1 5 1 NJ 4566
preplace netloc CLK1B_CW_0|CLK1B_clk_wiz_0_psdone 1 6 1 7770 4346n
preplace netloc CLK1B_CW_0|Conn1 1 0 6 NJ 4296 NJ 4296 NJ 4296 NJ 4296 NJ 4296 N
preplace netloc CLK1B_CW_0|Conn2 1 0 6 NJ 4446 NJ 4446 NJ 4446 NJ 4446 NJ 4446 N
levelinfo -pg 1 -160 140 460 980 2049 2960 6390 15493 15700
levelinfo -hier CLK1B_CW_0 * 6430 6640 6890 7120 7340 7630 *
levelinfo -hier SCOPE * 6340 6580 6940 *
pagesize -pg 1 -db -bbox -sgen -420 -10 15960 19410
pagesize -hier CLK1B_CW_0 -db -bbox -sgen 6290 4216 7810 4796
pagesize -hier SCOPE -db -bbox -sgen 6190 1050 7150 2070
"
}
0
