{
  "module_name": "rx_csi_defs.h",
  "hash_id": "e81aa5ebbf0dabab7f5d1cade7adfd6196f15054b0baef4adf348419988ee5fd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/media/atomisp/pci/css_2401_system/hrt/rx_csi_defs.h",
  "human_readable_source": " \n \n\n#ifndef _csi_rx_defs_h\n#define _csi_rx_defs_h\n\n\n\n#define MIPI_PKT_DATA_WIDTH                         32\n\n#define _CSI_RX_REG_ALIGN                            4\n\n\n#define CSI_RX_NOF_IRQS_BYTE_DOMAIN                11\n#define CSI_RX_NOF_IRQS_ISP_DOMAIN                 15 \n\n\n\n#define _HRT_CSI_RX_ENABLE_REG_IDX                   0\n#define _HRT_CSI_RX_NOF_ENABLED_LANES_REG_IDX        1\n#define _HRT_CSI_RX_ERROR_HANDLING_REG_IDX           2\n#define _HRT_CSI_RX_STATUS_REG_IDX                   3\n#define _HRT_CSI_RX_STATUS_DLANE_HS_REG_IDX          4\n#define _HRT_CSI_RX_STATUS_DLANE_LP_REG_IDX          5\n\n#define _HRT_CSI_RX_DLY_CNT_TERMEN_CLANE_REG_IDX     6\n#define _HRT_CSI_RX_DLY_CNT_SETTLE_CLANE_REG_IDX     7\n#define _HRT_CSI_RX_DLY_CNT_TERMEN_DLANE_REG_IDX(lane_idx)    (8 + (2 * lane_idx))\n#define _HRT_CSI_RX_DLY_CNT_SETTLE_DLANE_REG_IDX(lane_idx)    (8 + (2 * lane_idx) + 1)\n\n#define _HRT_CSI_RX_NOF_REGISTERS(nof_dlanes)      (8 + 2 * (nof_dlanes))\n\n\n#define _HRT_CSI_RX_ENABLE_REG_WIDTH                 1\n#define _HRT_CSI_RX_NOF_ENABLED_LANES_REG_WIDTH      3\n#define _HRT_CSI_RX_ERROR_HANDLING_REG_WIDTH         4\n#define _HRT_CSI_RX_STATUS_REG_WIDTH                 1\n#define _HRT_CSI_RX_STATUS_DLANE_HS_REG_WIDTH        8\n#define _HRT_CSI_RX_STATUS_DLANE_LP_REG_WIDTH        24\n#define _HRT_CSI_RX_IRQ_CONFIG_REG_WIDTH             (CSI_RX_NOF_IRQS_ISP_DOMAIN)\n#define _HRT_CSI_RX_DLY_CNT_REG_WIDTH                24\n\n\n\n#define ONE_LANE_ENABLED                             0\n#define TWO_LANES_ENABLED                            1\n#define THREE_LANES_ENABLED                          2\n#define FOUR_LANES_ENABLED                           3\n\n\n#define ERR_DECISION_BIT      0\n#define DISC_RESERVED_SP_BIT  1\n#define DISC_RESERVED_LP_BIT  2\n#define DIS_INCOMP_PKT_CHK_BIT\t3\n\n#define _HRT_CSI_RX_IRQ_CONFIG_REG_VAL_POSEDGE      0\n#define _HRT_CSI_RX_IRQ_CONFIG_REG_VAL_ORIGINAL     1\n\n\n#define _HRT_RX_CSI_IRQ_SINGLE_PH_ERROR_CORRECTED   0\n#define _HRT_RX_CSI_IRQ_MULTIPLE_PH_ERROR_DETECTED  1\n#define _HRT_RX_CSI_IRQ_PAYLOAD_CHECKSUM_ERROR      2\n#define _HRT_RX_CSI_IRQ_FIFO_FULL_ERROR             3\n#define _HRT_RX_CSI_IRQ_RESERVED_SP_DETECTED        4\n#define _HRT_RX_CSI_IRQ_RESERVED_LP_DETECTED        5\n\n#define _HRT_RX_CSI_IRQ_INCOMPLETE_PACKET           6\n#define _HRT_RX_CSI_IRQ_FRAME_SYNC_ERROR            7\n#define _HRT_RX_CSI_IRQ_LINE_SYNC_ERROR             8\n#define _HRT_RX_CSI_IRQ_DLANE_HS_SOT_ERROR          9\n#define _HRT_RX_CSI_IRQ_DLANE_HS_SOT_SYNC_ERROR    10\n\n#define _HRT_RX_CSI_IRQ_DLANE_ESC_ERROR            11\n#define _HRT_RX_CSI_IRQ_DLANE_TRIGGERESC           12\n#define _HRT_RX_CSI_IRQ_DLANE_ULPSESC              13\n#define _HRT_RX_CSI_IRQ_CLANE_ULPSCLKNOT           14\n\n \n\n\n#define _HRT_CSI_RX_STATUS_DLANE_HS_SOT_ERR_LANE0        0\n#define _HRT_CSI_RX_STATUS_DLANE_HS_SOT_ERR_LANE1        1\n#define _HRT_CSI_RX_STATUS_DLANE_HS_SOT_ERR_LANE2        2\n#define _HRT_CSI_RX_STATUS_DLANE_HS_SOT_ERR_LANE3        3\n#define _HRT_CSI_RX_STATUS_DLANE_HS_SOT_SYNC_ERR_LANE0   4\n#define _HRT_CSI_RX_STATUS_DLANE_HS_SOT_SYNC_ERR_LANE1   5\n#define _HRT_CSI_RX_STATUS_DLANE_HS_SOT_SYNC_ERR_LANE2   6\n#define _HRT_CSI_RX_STATUS_DLANE_HS_SOT_SYNC_ERR_LANE3   7\n\n\n#define _HRT_CSI_RX_STATUS_DLANE_LP_ESC_ERR_LANE0        0\n#define _HRT_CSI_RX_STATUS_DLANE_LP_ESC_ERR_LANE1        1\n#define _HRT_CSI_RX_STATUS_DLANE_LP_ESC_ERR_LANE2        2\n#define _HRT_CSI_RX_STATUS_DLANE_LP_ESC_ERR_LANE3        3\n#define _HRT_CSI_RX_STATUS_DLANE_LP_TRIGGERESC0_LANE0    4\n#define _HRT_CSI_RX_STATUS_DLANE_LP_TRIGGERESC1_LANE0    5\n#define _HRT_CSI_RX_STATUS_DLANE_LP_TRIGGERESC2_LANE0    6\n#define _HRT_CSI_RX_STATUS_DLANE_LP_TRIGGERESC3_LANE0    7\n#define _HRT_CSI_RX_STATUS_DLANE_LP_TRIGGERESC0_LANE1    8\n#define _HRT_CSI_RX_STATUS_DLANE_LP_TRIGGERESC1_LANE1    9\n#define _HRT_CSI_RX_STATUS_DLANE_LP_TRIGGERESC2_LANE1    10\n#define _HRT_CSI_RX_STATUS_DLANE_LP_TRIGGERESC3_LANE1    11\n#define _HRT_CSI_RX_STATUS_DLANE_LP_TRIGGERESC0_LANE2    12\n#define _HRT_CSI_RX_STATUS_DLANE_LP_TRIGGERESC1_LANE2    13\n#define _HRT_CSI_RX_STATUS_DLANE_LP_TRIGGERESC2_LANE2    14\n#define _HRT_CSI_RX_STATUS_DLANE_LP_TRIGGERESC3_LANE2    15\n#define _HRT_CSI_RX_STATUS_DLANE_LP_TRIGGERESC0_LANE3    16\n#define _HRT_CSI_RX_STATUS_DLANE_LP_TRIGGERESC1_LANE3    17\n#define _HRT_CSI_RX_STATUS_DLANE_LP_TRIGGERESC2_LANE3    18\n#define _HRT_CSI_RX_STATUS_DLANE_LP_TRIGGERESC3_LANE3    19\n#define _HRT_CSI_RX_STATUS_DLANE_LP_ULPSESC_LANE0        20\n#define _HRT_CSI_RX_STATUS_DLANE_LP_ULPSESC_LANE1        21\n#define _HRT_CSI_RX_STATUS_DLANE_LP_ULPSESC_LANE2        22\n#define _HRT_CSI_RX_STATUS_DLANE_LP_ULPSESC_LANE3        23\n\n \n \n \n \n#define _HRT_RX_CSI_PKT_SOP_BITPOS                       32\n#define _HRT_RX_CSI_PKT_EOP_BITPOS                       33\n#define _HRT_RX_CSI_PKT_PAYLOAD_BITPOS                    0\n#define _HRT_RX_CSI_PH_CH_ID_BITPOS                      22\n#define _HRT_RX_CSI_PH_FMT_ID_BITPOS                     16\n#define _HRT_RX_CSI_PH_DATA_FIELD_BITPOS                  0\n\n#define _HRT_RX_CSI_PKT_SOP_BITS                          1\n#define _HRT_RX_CSI_PKT_EOP_BITS                          1\n#define _HRT_RX_CSI_PKT_PAYLOAD_BITS                     32\n#define _HRT_RX_CSI_PH_CH_ID_BITS                         2\n#define _HRT_RX_CSI_PH_FMT_ID_BITS                        6\n#define _HRT_RX_CSI_PH_DATA_FIELD_BITS                   16\n\n \n#define _HRT_RX_CSI_DATA_FORMAT_ID_SOF                0    \n#define _HRT_RX_CSI_DATA_FORMAT_ID_EOF                1    \n#define _HRT_RX_CSI_DATA_FORMAT_ID_SOL                2    \n#define _HRT_RX_CSI_DATA_FORMAT_ID_EOL                3    \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}