 2
奈米粗糙化及表面電漿子技術增強光伏特效應 
Enhanced photovoltaic effect by nano-texturing and surface plasmonic 
technologies 
計畫編號：  NSC 99-2221-E-492-022 
執行期間：99 年 8 月 1 日     至     100 年 7 月 31 日 
主持人：謝嘉民 國家奈米元件實驗室研究員 
一、中文摘要 
本研究以奈米粗糙化技術減少入射光的
反射及表面電漿子技術，增加光在吸收層內
的光路徑及利用表面電漿子增加入射光的
吸收，來達到光電流的提升，並進一步提升
矽薄膜太陽能電池的轉換效率。目前可控制
製備不同奈米尺寸奈米金屬與介電粒子，並
運 用 低 溫 奈 米 粒 子 自 組 裝 技 術
(self-assembly)，成功將不同尺寸之奈米金屬
及介電粒子均勻分佈於不同基板表面，並能
維持入射光穿透度而增加背向散射特性；已
成功應用具散射效應之介電粒子光局限結
構於非晶矽薄膜太陽能電池，增加 15%光電
流及 6.9%光電轉換效率；為了更進一步增
進光伏元件的光電轉換效率，我們在室溫下
將金的奈米球光粹取結構整合至矽薄膜太
陽能電池，以感應耦合電漿技術成長於
Asahi 基板的非晶矽薄膜(p-i-n 層為 300nm
厚)。此金奈米球擁有：易於控制其球徑大
小和均勻的自組裝的特性，且可達到相當高
的聚合密度(1011cm-2)，且在室溫下利用自旋
塗佈機即可在粗化過的基板上做塗佈。已成
功應用具散射效應及表面電漿效應之金奈
米粒子光局限結構於非晶矽薄膜太陽能電
池，可使得在 140℃製程下的光伏元件，其
轉換效率上升為原來的 1.06 倍，而 90℃製
程下的光伏元件上升為原來的 1.10 倍。 
關鍵字：奈米粗化、表面電漿子、自組裝、 
非晶矽薄膜 
二、英文摘要 
This research explores the nano-texturing 
technique and surface plasmon resonance to 
reduce the reflection and increase the 
absorption of incident, which improve the 
photocurrent and conversion efficiency of a-Si 
thin film solar cells. Moreover, various sizes 
of metal and dielectric nanoparticles have 
been successful self-assembled on various 
substrates, while simultaneously retaining the 
transmittance and increasing the 
back-scattering. The light-trapping structure, 
based on the scattering effect associated with 
silica nanoparticles, remarkably boosts the 
photocurrent and conversion efficiency by 
15% and 6%. We also integrate gold 
nanoparticles on pin-type a-Si thin film solar 
cells to enhance the photoconversion 
efficiency due to the advantages of uniform 
size distribution and tunable density control in 
Au nanoparticles. Furthermore, the 
self-assembled method can be achieved by 
spin coating method. The light-trapping 
structure, based on the surface 
plasmonic/scattering effect associated with Au 
nanoparticles, was found to produce an 
improvement in the conversion efficiency of 
the PV devices fabricated at 140oC and 90oC 
by a factor of 1.06 and 1.10, respectively. 
Keyword：nano-texturing, surface plasmon, 
self-assembled, a-Si thin film 
三、計畫的緣由與目的 
由於地球中富藏矽元素，因此非晶矽太
陽能電池被認為是最具有潛力之可再生利
 4
效率上升為原來的 1.06 倍，而 90℃製程下
的光伏元件上升為原來的 1.10 倍。 
四、研究方法及成果 
本研究之實驗方法分為四個部分：(1)
次微米二氧化矽粒子合成：運用溶膠/凝膠
(sol-gel method)方法製作400nm二氧化矽粒
子，藉由適合比例混合氨水、酒精、TEOS
及水(體積比為3:10:1.2:3)，在40℃的環境下
均勻混合2小時可獲得帶負電且具單一分散
性之二氧化矽粒子。(2) 奈米金粒子的合
成：利用氯金酸(HAuCl4)、檸檬酸鈉及硼氫
酸鉀(NaBH4)混合後，可製得均勻性5nm的
金奈米粒子；(2) n-i-p型及p-i-n型非晶矽太
陽能電池：利用感應耦合電漿於140℃下，於
商用Asahi-U基板上依沈積n層、i層及p層，
之後再於 p 層上，利用直流濺鍍系統
(RF-sputter) 沈 積 80nm 透 明 氧 化 層
(transparent conductive oxide, TCO)及鋁金屬
電極 (3) 自組裝技術：將矽薄膜太陽能晶片
置入混合之 3-aminopropyltrimethoxysilane 
(APTMS) 及 酒精 (體積比為 = 3:200)，並
維持於70℃下反應30分鐘，可獲得單層非最
密堆積之次微米二氧化矽光捕捉粒子層與
金屬奈米粒子層(圖一(a)、圖二(a)及圖四).  
最佳化之次微米二氧化矽粒子單層結
構可藉由於ITO/二氧化矽粒子介面間，有效
控制單一分散性的二氧化矽粒子濃度及自
組裝鍵結濃度(bonding concentration)。於最
佳化之次微米二氧化矽單層粒子結構下可
達到低反射率率及高Haze比值。高Haze比值
表示具有較強的散射效應，可增加於吸收層
內之光學路徑，進而誘發更多的光吸收與更
高的光電流。圖一(a)-(c)顯示了隨著不同的
介面鍵結濃度導致不同的次微米二氧化矽
粒子表面密度。其表面密度可相當容易控制
於22-65%之間，且其Haze比值隨著表面密度
增加而提高，而於高表面密度時，其Haze
比值將接近飽和，顯示在65%之表面密度
下，其反射率將可達最佳化。此外，在
300-750nm下之Haze比值也與非晶矽薄膜太
陽能電池所吸收之太陽能光譜相當一致(圖
一(d))。 
Al Al
n-i-p a-Si
ITO
Al
SnO2:F substrate
silica
 
(b) coverage~55%
4µm
(c) coverage~65%
4µm
 
300 400 500 600 700 800 900 1000
0
20
40
60
80
100
 
H
az
e 
ra
tio
 (T
di
ffu
se
/T
to
ta
l%
)
Wavelength(nm)
  With NCP silica (22%)
  With NCP silica (55%)
  With NCP silica (65%)
(d)
 
圖一、(a) 非晶矽薄膜太陽能電池結合非最
密堆積之次微米二氧化矽粒子示意圖 (b)表
面覆蓋為55% (c) 表面覆蓋率為65% (d)不
同表面覆蓋率上的haze比值變化趨勢。 
 
圖二(b)顯示在正向入射下，於 55-65%之
表面密度下，其光電流增強效應相當顯著。
其最佳表面密度下，可增強光電流達 15%及
光電轉換效率達 6.9%。除此之外，具次微
米二氧化矽粒子結構下，量測出其增加之外
部量子效率落於 300-650nm，說明此類型之
光捕捉結構有效於增加短波長之光子捕
捉，其主要原因來自於二氧化矽粒子所誘發
的散射效應(圖二(c))  
(a)
SnO2:F substrate
n‐i‐p a‐Si
ITO
silica spheres
 
(a)
 6
效率上升為原來的1.06倍，而90℃製程下的
光伏原件上升為原來的1.10倍。 
0.0 0.2 0.4 0.6 0.8
0
2
4
6
8
10
12
14
16
C
ur
re
nt
 d
en
si
ty
(m
A
/c
m
2 )
Voltage (V)
 140oC a-Si PVs 
with Au NPs  Eff.=8.5%
 140oC a-Si PVs 
without Au NPs Eff.=8.0%
 90oC a-Si PVs 
with Au NPs Eff.=7.6%
 90oC a-Si PVs 
without Au NPs Eff.=6.9%
 
圖四、整合金奈米粒子於非晶矽太陽能電池
中，利用其侷域性表面電漿共振效應，增進
太陽能電池之光電流與光電轉換效應。 
 
所以運用非最密堆積之次微米二氧化矽
粒子單層結構，已經成功證明可有效控制表
面覆蓋密度於 55-65%。此外應用於非晶矽
太陽能電池之光電流達 15%及光電轉換效
率達 6.9%。另一方面，在最佳化之粒子表
面覆蓋率下，也顯示了在高入射角下對於反
射率具有相當優異的容忍性；此外應用奈米
金粒子之表面電漿增強效應亦有助於光電
流及光電轉換效率之提昇。 
 
未來將利用本團隊成功開發具光捕捉
功能性之高密度奈米粒子薄膜，延伸應用至
軟性基板上形成一新型電池背電極，利用週
期性排列 0.2μm~0.5μm 奈米小球上沈積
TCO 薄膜(圖五)，產生週期與深寬比易調控
的奈米表面結構以增加背面光散射；同時加
入金屬奈米粒子表面電效應，並整合本團隊
所開發之軟性矽薄膜太陽能電池製程技
術，直接驗證此新型電池背電極於軟性矽薄
膜太陽能電池之短路電流及轉換效率改善
成果及相關製程整合技術。對於軟性基板薄
膜太陽能電池預期將可達 10%光電流值提
昇及電池轉換效率達 8%。 
Flexible substrate
SiO2 sphere
Al
AZO
 
 
圖五、具奈米二氧化矽小球之粗糙化軟性基
板背電極結構 
 
五、結論 
在奈米粗化及表面電漿效應之光捕捉技
術上，已可控制不同的奈米粒子尺寸於不同
的基板上，於奈米粗化方面，成功應用介電
材料粒子 (400nm)於非晶矽薄膜太陽能電
池上，可增加 15%光電流及 6.9%光電轉換
效率；而在表面電漿效應方面，於粗化過的
基板上塗佈金屬奈米粒子(5nm)，可使得在
140℃製程下的光伏元件，其轉換效率上升
為原來的 1.06 倍，而 90℃製程下的光伏元
件上升為原來的 1.10 倍。 
 
五、參考文獻 
1. Jin Soo Ahn, Paula T. Hammond, Michael 
F. Rubner, Ilsoon Lee, “Self-assembled 
particle monolayers on polyelectrolyte 
multilayers: particle size effects on 
formation, structure, and optical 
properties”, Colloids and surfaces A, 259, 
45 (2005) 
2. K. M. Yeung, W. C. Luk, K. C. Tam, C. Y. 
Kwong, M. A. Tsai, H. C. Kuo, A. M. C. 
Ng, A. B. Djurisic, “2-Step self-assembly 
method to fabricate broadband 
omnidirecitonal antireflection coating in 
 8
 
國科會補助專題研究計畫成果報告自評表 
請就研究內容與原計畫相符程度、達成預期目標情況、研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）、是否適
合在學術期刊發表或申請專利、主要發現或其他有關價值等，作一綜合評估。
1. 請就研究內容與原計畫相符程度、達成預期目標情況作一綜合評估 
■達成目標 
□ 未達成目標（請說明，以 100 字為限） 
□ 實驗失敗 
□ 因故實驗中斷 
□ 其他原因 
說明： 
    本研究以不同奈米尺寸奈米金屬與介電粒子，並運用低溫奈米粒子自組裝技術
(self-assembly)，成功將不同尺寸之奈米金屬及介電粒子均勻分佈於不同基板表面，並能維持
入射光穿透度而增加背向散射特性；已成功應用非晶矽薄膜太陽能電池，增加 15%光電流及
6.9%光電轉換效率；此外，運用表面電漿效應之光侷限技術可使得在 140℃製程下的光伏元
件，其轉換效率上升為原來的 1.06 倍，而 90℃製程下的光伏元件上升為原來的 1.10 倍。 
2. 研究成果在學術期刊發表或申請專利等情形： 
論文：■已發表 □未發表之文稿□撰寫中 □無 
專利：□已獲得 ■申請中 □無 
技轉：□已技轉 □洽談中 ■無 
其他：（以 100 字為限） 
共發表 2 篇國際學術論文，其中一篇為國際電子元件會議(International Electron Devices 
Meeting，IEDM)，為台灣第一篇、也是目前唯一一篇以太陽能電池研究主題在 IEDM 所發
表的文章。一篇口頭報告於全球最大光電元件 CLEO 2011 會議。並申請美國及台灣各一項專
利，專利名稱為新型具光侷限之奈米粒子薄膜結構 and Method of Integrating Light-Trapping 
Layer to Thin-Film Solar Cell。 
附件二 
 10
 
國科會補助計畫衍生研發成果推廣資料表 
日期：   年  月  日 
國科會補助計畫 
計畫名稱：  
計畫主持人：        
計畫編號：  
領域： 
研發成果名稱 
（中文） 
（英文） 
成果歸屬機構  國家奈米實驗室 發明人 (創作人) 
 
技術說明 
（中文） 
 
 
（200-500 字） 
（英文） 
產業別 
 
技術/產品應用範圍 
 
技術移轉可行性及預期
效益 
 
     註：本項研發成果若尚未申請專利，請勿揭露可申請專利之主要內容。 
 
 
 
ii 
國家實驗研究院 
國家奈米元件實驗室 
National Nano Device Laboratories 
國際電子電機工程 (IEEE)學會於美國舊金山舉辦的 2010 
International Electron Devices Meeting (IEDM)，是世界上電子元件
專業領域的年度最盛大研討會之一。技術相當廣範圍，內容涵蓋 36
個討論議題，深入探討 CMOS 的新發展趨勢技術、應用與挑戰，另
外也加強 more than Moore 整合應用。本組今年由三位研究人員(謝
嘉民、沈昌宏、蕭育仁)參加會議及報告一篇會議論文。 
會議第一天早上、有三位大會的貴賓演說（Keynote）外，大會
收錄約 300 篇口頭報告，分別於第一天下午至第三天結束依序報告，
我們專注參與 section 9 : Solid-State and Nanoelectronic Devices 、
section 13: Next Generation Power Devices and Technology 
Displays、section 21: Thin film transistors、section 31: PV and Energy 
Harvesting、section 36: Displays, sensors and MEMS。這五個議程包
含了三十篇文章。 多是 more than more 於能源、功率元件，bio 等
應用整合相關應用。參與此使會議、另一重要工作是報導一篇被大會
接受文章。此研發成果是本研發團隊、首度開發出低溫 140oC 電晶體
整合型太陽能電池技術，開發出效率突破 9.6%達世界級水準的單一
接面非晶矽薄膜太陽能電池、並可將此電池整合進薄膜電晶體模組
中。此開創性研發結果對發展自供電力電子電路、多功能顯示面板等
綠能產業應用將有極大助益。 
 
 
 
 
 
iv 
國家實驗研究院 
國家奈米元件實驗室 
National Nano Device Laboratories 
 
目    次 
(置中、16 號標楷體、粗體、固定行高：25) 
 
1. 目的…………………………….………….………… …… .. .. 1 
2. 參訪(或進修、研究、工作會議及會議....)紀要 …………… 3 
3. 心得及建議……………..…..…………………… …………. .12 
4. 出國效益……………..…………………………………. ……15 
附錄：……………………………………………………… ……16 
 
(14 號字  標楷體   固定行高：25) 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
6 
國家實驗研究院 
國家奈米元件實驗室 
National Nano Device Laboratories 
AG主題為“Energy Efficiency Enabled by Power Electronics＂本文介紹
了在充滿挑戰的全球碳排放情況，區域用電量和電力生產技術的介
紹，討論了具體的創新的電子電力供應鏈的節能潛力[上述資料由大
會提供資料翻譯及由沈昌宏博士及蕭育仁博士節錄]。 
第三位講者為 Luke P. Lee 來自美國的 University of California, 
Berkeley 主題為“Energy Efficiency Enabled by Power Electronics＂解
決當前存在的問題主要透過建立 bionano 醫療系統科學和技術，提出
創新的生物學和醫學通過微衛星（即光 nanoantennae）的三重功能定
位，成像和基因調控，使用專用集成電路。奈米衛星提供光譜成像活
細胞，分子 optogenetics（即遠程控制基因表達調控和蛋白），精確地
完成可重複的細胞動力學特徵此研究關於細胞重新編排，高速微處理
器生物，藥物篩選，分子診斷和個體化醫療[上述資料由大會提供資
料翻譯及由沈昌宏博士及蕭育仁博士節錄]。 
綜觀這三大演講主題、大致與本實驗室三大研發課題:CMOS，能
源光電、生微機電主軸契合，但更具體提出跨領域結合的可能性及衝
擊與挑戰。 
下午則進入正式議程至 12/8 大會結束，本組[光電能源組]三位同
行同仁、參與底下五個與本組研發業務相關 section[題目、摘要、作
者通訊訊息節錄於下]。針對這些報導中數篇較引人矚目文章詳述如
下： 
Session 9: Solid-State and Nanoelectronic Devices – CNT, MTJ, Devices and Nanowire  
9.1  Wafer Scale Fabrication of Carbon Nanotube FETs with Embedded Poly-Gates, S.-J. Han, J. 
Chang, A.D. Franklin, A.A. Bol, R. Loesing*, D. Guo, G.S. Tulevski, W. Haensch, Z. Chen, IBM TJ 
Watson Research Center, *IBM SRDC 
We report for the first time a wafer-scale fabrication of high performance CNFETs using an 8” 
production line. A novel embedded poly-Si gate structure is employed to provide excellent 
electrostatics in the devices and the compatibilities with CMOS processes. In addition, the first-ever 
measured CNFET threshold tuning through poly-Si gate doping is presented.  
9.2  Graphitic Interfacial Layer to Carbon Nanotube for Low Electrical Contact Resistance, Y. 
Chai, A. Hazeghi, K. Takei**, H.-Y. Chen, P.C. H. Chan*, A. Javey**, H.-S. P. Wong, Stanford 
University, *Hong Kong University of Science and Technology, **University of California, Berkeley 
We used graphitic interfacial layer to improve the electrical contact between metal and metallic CNT. 
The average resistance of the CNT is lowered to 15% of the value of the same contact without the 
 
 
8 
國家實驗研究院 
國家奈米元件實驗室 
National Nano Device Laboratories 
systems. The main development trend of power devices has always been focused on increasing the 
power ratings while improving the overall device performance in terms of reduced losses, increased 
robustness, better controllability and reliable behavior under normal and fault conditions. This paper 
will focus on ultra high voltage devices for grid applications while providing an overview of the recent 
advancements from the device design and performance viewpoint for enabling the next generation of 
grid systems. 
13.5  Advanced SiC and GaN Power Electronics for Automotive Systems (Invited), Masakazu 
Kanechika, Tsutomu Uesugi, Tetsu Kachi, Toyota Central R&D Labs  
A power switching device is one of the key elements to determine the performance of hybrid electric 
vehicles (HEVs) and pure electric vehicles (EVs). Recently, the power devices using wide-bandgap 
semiconductors, such as SiC and GaN, have been intensively developed for the future HEVs and EVs. 
In this paper, we review a role of the power devices in these automotive systems, the required device 
characteristics, and the recent status of SiC and GaN power devices. 
13.6  Advanced Power Devices for Many-core Processor Power Supplies (Invited), Michael Briere, 
Consultant  
The driving forces behind the requirement for innovative power devices in many-core 
processor power supplies are reviewed. Performance of GaN based power devices especially 
in point of load application such as VRMs for CPUs are presented and compared to state of 
the art alternatives. The prospects for high efficiency, high density conversion to optimally 
support future multi-core processor units is discussed. 
Tuesday, December 7, 2:15 p.m. 
Continental Ballroom 6 
21.1  High Performance Single-Grain Ge TFTs without Seed Substrate, T. Chen, R. Ishihara, 
C.I.M Beenakker, Delft Institute of Microsystems and Nanoelectronics 
We report high performance single-grain Ge TFTs by µ-Czochralski process. Electron mobilites are 
3337cm2/Vs with on/off ratio of 108 @VDS=0.1V. Hole mobilities are 1719cm2/Vs with on/off ratio of 
108 @VDS=0.05V. The high mobility is due to improved interface property and tensile stress.  
21.2  Ultra-low power TFTs with 10 nm Stacked Gate Insulator Fabricated by Nitric Acid 
Oxidation of Si (NAOS) Method, T. Matsumoto, M. Yamada, H. Tsuji, K. Taniguchi, Y. Kubota*, S. 
Imai*, S. Terakawa, H. Kobayashi, Osaka University, *Sharp Corp. 
We have succeeded in fabrication of ultra-low power poly-Si based TFTs with 10 nm gate insulators 
and 1 V driving voltage. An ultrathin interfacial SiO2 layer formed in HNO3 at 120°C decreases a gate 
leakage current by 2 orders of magnitude, resulting in high on/off ratio of 109.  
21.3  180nm Gate Length Amorphous InGaZnO Thin Film Transistor for High Density Image 
Sensor Applications, S. Jeon, S. Park*, I. Song, J. Park, S. Kim, S. Kim, H. Yin, E. Lee, S. Ahn,C. 
Kim, and U.-I. Chung, Samsung Advanced Institute of Technology 
The scalability to nanometer scale of oxide TFTs suggests that the oxide TFT is a feasible approach to 
switch elements for high density CMOS image sensor devices. Based on the low temperature stackable 
nature, optical transparency, and excellent short channel device performance, a workable high density 
CMOS image sensor can be realized.  
21.4  Oxide TFT Rectifier Achieving 13.56-MHz Wireless Operation with DC Output up to 12 V, 
T. Kawamura, H. Wakana, K. Fujii, H. Ozaki, K. Watanabe, T. Yamazoe, H. Uchiyama, K. Torii, 
Hitachi, Ltd. 
We have fabricated a rectifier by using fully-depleted amorphous In-Ga-Zn-O (a-IGZO) TFTs. It 
exhibited the rectification of 13.56-MHz wireless input from a commercial RFID reader/writer for the 
first time in oxide TFT devices. The result opens the way for wireless application of oxide TFTs.  
21.5  Very High Performance Non-Volatile Memory on Flexible Plastic Substrate, C.H. Cheng, A. 
Chin*, F.S. Yeh, National Tsing Hua University, *National Chiao Tung University 
We report record-best performance non-volatile memory on flexible plastic substrate, with ultra-low 5 
uW switching power (1.6 µA at 3 V; -0.5 nA at -2 V), excellent 105 cycling endurance, large on/off 
retention memory window >100 even at 85°C, and fast 50 ns switching for the first time.  
21.6  Submicron Low-Voltage Organic Transistors and Circuits Enabled by High-Resolution 
Silicon Stencil Masks, F. Ante, F. Letzkus*, J. Butschke*, U. Zschieschang, K. Kern, J.N. Burghartz*, 
H. Klauk, Max Planck Institute for Solid State Research, *IMS CHIPS 
We demonstrate submicron top contact organic thin-film transistors with record static performance 
(transconductance 1 S/m, on/off ratio 108, subthreshold swing 100 mV/dec) and organic 
complementary ring oscillators with record low voltage dynamic performance (stage delay 30 µs at 3 V) 
 
 
10 
國家實驗研究院 
國家奈米元件實驗室 
National Nano Device Laboratories 
A CMOS biosensor platform based on capacitive sensing with nanoelectrolytic capacitors integrated in 
a low-power 90-nm CMOS process is presented. Operation principle and sensor integration are 
described. Real-time observation of Brownian motion of nanoparticles is demonstrated, and a model 
biological assay is performed and verified with QCM.  
36.2  A Novel Smart Nanowire Biosensor with Hybrid Sensor/Memory/CMOS Technology, M-C. 
Chen, C.-Y. Lin, C.-F. Hsieh*, H.-Y. Chen, J.-T. Horng*, C.-M. Tsai, C.-C. Huang, and F.-L. Yang, 
National Nano Device Laboratories, *Chang Gung University 
For the first time, a novel smart biosensor with hybrid sensor/memory /CMOS poly-Si nanowire 
technology has been developed. Special designed oxide-nitride-oxide composite dielectric underneath 
50nm nanowire realizes an electrically Vth-adjustable sensor to compensate device variation. The 
detections of pH, hydrogen peroxide and DNA are demonstrated using various functionalized receptors. 
A substrate-ionic coupling operation of the buried-channel field-effect sensor exhibits superior pH 
sensitivity (Vth shift >100 mV/pH) beyond Nernst limitation. The built-in memory of nanowire devices 
possess steady electrically Vth adjustment (>2 V P/E window), enable portable physiology monitoring 
and in-situ recording.  
36.3  Design and Fabrication of a Biomedical Lab-on-Chip System for SNP Detection in DNA, M. 
Op de Beeck*, W. De Malsche*+, M. Hiraoka*^ P. Fiorini*, L. Zhang*+ , J. Op De Beeck+, B. 
Majeed*, D. Sabuncuoglu Tezcan*, G. Desmet+, D. Ueda^, C. Van Hoof*, and I. Yamashita^, *IMEC, 
+ Vrije Univ. Brussel, Belgium ^ Panasonic Corp. # Katholieke Univ. 
A Lab-on-Chip system for SNP detection in DNA is proposed. A core component is a Si-based 
micro-pillar filter enabling separation of DNA segments with different length. An on-chip integrated 
conductive polymer actuator generates the high pressure required to sustain the fluid flow through the 
system.  
36.4  A Fast and Low Actuation Voltage MEMS Switch for MM-wave and Its Integration, A. 
Akiba, S. Mitarai, S. Morita, K. Ikeda, S. Kurth*, S. Leidich*, A. Bertz**, M. Nowack**, J. Froemel*, 
T. Gessner*, Sony Corp., *Fraunhofer Research Institute for Electronic Nanosystems, **Chemnitz 
University of Technology 
A novel mm-wave MEMS SPST switch has been developed, which was driven by 5.0 V in less than 10 
usec. The insertion loss and the isolation at 60 GHz were 1.2 dB and 18 dB, respectively. A Silicon 
interposer was also fabricated as the integration technology for the switch module.  
36.5  BiCMOS Embedded RF-MEMS Switch for above 90 GHz Applications using Backside 
Integration Technique, M. Kaynak, M. Wietstruck, R. Scholz, J. Drews, R. Barth, K.E. Ehwald, A. 
Fox, U. Haak, D. Knoll, F. Korndörfer, S. Marschmeyer, K. Schulz, C. Wipf, D. Wolansky, B. Tillack*, 
K. Zoschke**, T. Fischer**, S. Kim^, J. S. Kim^, W-G. Lee^, J. W. Kim^, IHP, *Technische 
Universität Berlin, **Fraunhofer IZM, ^National Nano Fab Center 
We demonstrate a novel back-side processed, back to front self-aligned BiCMOS embedded 
RF-MEMS switch for the 90 to 140GHz frequency band. The insertion loss of the wafer level packaged 
switch is less than 0.5dB up to 140GHz, and isolation is better than 15dB in the frequency range of 90 
to 140GHz. 
36.6  A New Charge-Trap-Engineered Memory Device with 
Silicon-Oxide-Nitride-Vacuum-Silicon (SONVAS) Structure for LTPS-TFT-Based Applications, 
T.-C. Liao, C.-Y. Wu, S.-K. Chen*, M.H. Yu, T.-K. Kang**, H.-C. Cheng, National Chiao Tung 
University, *TSMC, **Feng Chia University 
For the first time, a new Silicon-Oxide-Nitride-Vacuum-Silicon (SONVAS) LTPS-TFT-based 
charge-trapping Memory integrated on gate-all-around field-enhanced-nanowire architecture was 
demonstrated. Vacuum, simply formed by in-situ encapsulation, substituted for traditional tunneling 
oxide. Due to the lowest-k and empty properties of vacuum, SONVAS features field enhancement in 
tunneling layer and immunity against defects generated in tunneling oxide during P/E cycling, resulting 
in much-improved P/E efficiency and reliability, respectively. 
 
大會下午開始其他議程、領域九中有三篇論文探討關於碳納米管
的技術[以下內容分別由本組三位參與同仁分別歸納、撰寫]。從 IBM
 
 
12 
國家實驗研究院 
國家奈米元件實驗室 
National Nano Device Laboratories 
系統。第六篇論文最後由M. Kanechika報告，現狀和未來技術創新的
動力裝置來支持高效的動力輸出到多核心CPU和大型數據中心。 
七日下午議程我們參與領域二十一 ，第一篇由Delft科技大學陳博
士提出，他們已製造高性能，單粒鍺薄膜電晶體的電子遷移率的
3337cm2/Vs，電洞移動性1719cm2/Vs，和開 /關比10E。載子移動性
高，是由於改進的界面性能和拉伸應力。第二篇論文由大阪大學
Matsumoto，展示製作超低功耗多晶矽薄膜電晶體的閘極絕緣層與10
奈米，開 /關比10E9，驅動電壓為 1V和使用超薄二氧化矽絕緣層形
成硝酸在120度[以上內容由本組蕭育仁博士彙整撰寫]。 
第三篇的內容由韓國三星，製作奈米尺度的In-Ga-Zn-O薄膜，並
結合傳統的矽發光二極體。這突破克服了量子效率造成的損耗及發光
二極體微型化後的鏡像品質。這180奈米閘極通道非晶型銦鎵鋅氧薄
膜電晶體有引人注目的短通道元件效能，包括低1/f雜訊和高輸出增
益，儘管其製成溫度低於200°C 。這傑出的效能是由於雙層閘極介質
(氧化鋁/二氧化矽)及特製的蝕刻製程產生的梯形主動區域。這自組式
的上閘極結構具有低寄生電容。三維結構製程模擬被用來最佳化四端
點 CMOS 鏡像感應結構。 180nm的 IGZO 薄膜電晶體與流動性
18cm2/Vs，開 /關比10E6和驅動電流的100uA/um可與矽光電二極管
的高密度圖像傳感器。由於本實驗室具有多腔體濺鍍機及銦鎵鋅氧靶
材，亦有機會研發低溫銦鎵鋅氧薄膜電晶體。第四篇報告也是IGZO 
由4T橋式整流器工作在13.56MHz的生成5 - 12V的負載為一個 2M 
Ohm。第五篇提出由台灣清華大學，顯示了高品質的非揮發性記憶體
與軟性基板上5uW開關電源(在3伏特下1.6微安培，-2伏特下-0.5奈米
安培)，1E5耐力和50ns的切換，大的開/關保留記憶窗格(在85°C大於
100)及首先出現50奈秒切換速度。此可切換到非常低的成本技術。筆
者關注這篇研究之處在於其極快的讀寫切換速度，其製程方式值得關
 
 
14 
國家實驗研究院 
國家奈米元件實驗室 
National Nano Device Laboratories 
   IEDM 是電子元件最重要會議，且為會議選出報導文章涵蓋由頂
尖學研界、及產業界所提出之最新技術及應用。今年 NDL 有五篇文
章獲選、大大提升國家奈米元件實驗室的研發地位及知名度、尤其有
三篇文章為跨領域應用文章、這符合 IEDM 及整個產業界預期方向、
值得本實驗室留意。 
4.出國效益 
NDL主要是以奈米元件為主的實驗中心，2010舉辦的International 
Electron Devices Meeting (IEDM)，是世界上電子元件專業領域的最大
研討會。技術相當廣範圍，深入探討未來15奈米元件的技術與挑戰，
工業製造及more than Moore整合。這次參與重點、為報導我們得創新
綠能研發成果以提昇本實驗室國際知名度、尤其本實驗室有五篇文章
獲選且主題涵蓋more moore 及 more than moore 兩大領域、日後必
成為本實驗室研發引擎、及核心能量。 
 
 
附錄 
 
攜回目錄一份與電子檔一份 
IEEE Copyright Form 
When you submit your file for inclusion on the USB drive, you will also submit your completed 
copyright form on-line at the same time.   The instructions for submitting your copyright form on-line 
are in the USB drive instructions. 
 
Student Travel/Best Student Paper Information 
Student authors that requested travel assistance at the time of submission will receive a letter in 
early October with full instructions and the exact amount of available financial support.  Student 
authors will find the criteria and procedures for obtaining this reimbursement in the author kit.  
 
In order to facilitate judging for the Best Student Paper Award, student authors should send ten 
copies of their extended abstracts by October 1, 2010 to: 
 
                                    Phyllis Mahoney 
                        IEDM  
                        19803 Laurel Valley Place 
                        Montgomery Village, MD  20886   USA 
                        Tel:      301-527-0900 ext. 2 
                        Fax:     301-527-0994 
 
 
Visas 
For international authors, please keep in mind that it can take up to two (2) months to receive a 
visa.   If you need a visa letter from the conference, contact Phyllis Mahoney, the conference 
manager, at phyllism@widerkehr.com immediately upon receiving this letter.    
 
IEEE/EDS Membership 
As an author who is publishing in an EDS journal, if you are not already an IEEE and EDS member, 
we encourage you to join.   You can either apply online at www.ieee.org/eds/, or request an 
application by sending an email to eds@ieee.org. 
 
I wish to congratulate you on the acceptance of your paper for presentation at the conference. If you 
have any questions or comments regarding the conference, I would appreciate receiving them. 
 
                                                                                    Sincerely, 
             
                                                                                    Kazunari Ishimaru 
                                                                                    Technical Program Chair 
                                                                                    2010 Int’l Electron Devices Meeting 
 
 
                         
 
method [5]) of a-Si TFT device simultaneously fabricated 
on the same substrate of the solar cells [see Fig. 5]. 
(B) High electron-mobility μc-Si TFTs and solar cells 
fabricated at 140oC: We had also demonstrated μc-Si 
solar cells and TFT, which possess high crystallization and 
thin incubation layer (20nm) [see Fig. 6]. The ICP μc-Si 
TFTs fabricated at 140oC produced a record high electron 
mobility of 1.1 cm2/V-s and a high driving current [see Fig. 
7] [6]. These attractive features were verified to originate 
from a low dangling bond density (<1017 eV-1cm-3), which 
also yields both a steep subthreshold slope of 0.86 
V/decade and low off-state current [see Figs. 5 and 7]. 
Notice that at a higher fabrication temperature of 200oC, 
the μc-Si TFTs show even higher electron mobility of 50 
cm2/V-s and steeper subthreshold slope of 0.15 V/decade, 
which most likely are due to larger grain sizes and reduced 
dangling bond density and distortion bonding. 
(C) a-Si PVs fabricated at lower temperatures: At lower 
process temperatures, test devices with p-i-n thickness of 
300 nm were prepared [see Fig. 8]. The ICP a-Si:H solar 
cells fabricated at substrate temperatures of 140oC, 90oC 
and 60oC achieved a conversion efficiency of 8.0%, 6.9% 
and 4.6%, respectively [see Fig. 9]. The critical parameters 
Jsc, FF, η and the spectral width of QE of the solar cells 
were found to improve with an increase in substrate 
temperature [see Figs. 10 and 11]. Comparison with RF 
and VHF PECVD, ICP-CVD exhibits a better ability to 
produce high efficiency a-Si solar cells at low temperatures 
[see Fig. 12][3 and 7]. The resulting high quality PV films 
also lead to high device stability in a light soaking test of 
irradiation with 1 sun [see Fig. 13]. Notice that the a-Si 
solar cell fabricated with ICP at 60oC revealed a dark 
saturation current below 6X10-8 A/cm2, indicating a low 
defect density in the a-Si film prepared at such a low 
deposition temperature. 
(D) Simulation: For thin film PV devices, the major 
limitation on the efficiency is the trap-controlled transport. 
In order to separate the photoexcited carriers before they 
recombine, the doping levels of the n and p in a pin device 
must be higher than 1x1020cm-3 in order to produce the 
needed field gradient. By using a 400 nm-thick a-Si:H as 
the i-layer, a device of single pin stack can reach the 
observed 9.6% efficiency [see Fig. 14(a)]. With further 
increase in the doping levels of n and p-layer, an efficiency 
as high as 12.2% might be achievable [see Fig. 14(b)]. 
(E) Hybrid integration of a-Si:H PIN PV stack with a 
light trapping layer of Au nano-particles: To 
demonstrate the feasibility and further improve the PV 
efficiency, we integrated a light trapping structure of Au 
nanoparticles with an ICP a-Si:H solar cell (with 300-nm 
thick p-i-n stack) on Asahi substrate at room temperature 
[see Fig. 15]. These Au NPs with well-controlled particle 
size of 5 nm were self-assembled into a thin film with good 
layer uniformity and fairly high packing density (1011/cm2) 
on a textured substrates at room-temperature with a spin-on 
coating technique. The light trapping layers were found to 
produce an improvement in the conversion efficiency of 
the PV devices fabricated at 140oC and 90oC by a factor of 
1.06 and 1.10, respectively [see Fig. 16]. 
(F) ICP a-Si PVs fabricated at 90oC on a flexible 
substrate: The ability of ICP technique to prepare efficient 
Si thin film solar cells at low temperatures enables the 
realization of solar cells in an n-i-p configuration on a 
flexible substrate [see Fig. 17(a)]. At a fabrication 
temperature of 90oC, we had demonstrated a solar energy 
harvesting functionality of 4.3% with ICP Si Solar Cell on 
a flexible substrate [see Fig. 17(b)]. We showed that the 
ICP Si thin films can be uniformly deposited on both a 
textured [see Fig. 3] and a flat surfaces [see Fig. 17(a)] 
without observable discontinuities and voids at the a-
Si/TCO interface. The lack of discontinuities and voids at 
the a-Si/TCO interface is important to yield the desired 
ultra-broad QE spectrum (300-750 nm) [see Figs. 4(b) and 
17 (c)].  
4. Conclusions 
We have successfully developed a high-density ICP 
Si thin film technology for fabricating high quality flexible 
solar cells and transistors. The conversion efficiency of 
140oC solar cells is 9.6%. Raising doping density and 
incorporating Au nanoparticles are shown to further 
increase efficiency. Moreover, 140oC TFTs exhibited 
record-high electron mobility of 1.1 cm2/V-s. Flexible a-Si 
solar cells fabricated at a record-low depositing 
temperature of 90oC achieved 4.3% efficiency.  The low 
thermal-budget photovoltaic/electronic thin-film 
technology is attractive for low cost self-powered 
electronics on flexible substrates. 
 
Acknowledgements 
The authors would like to thank the National Science 
Council of the Republic of China, Taiwan for partially 
supporting this research. 
References 
[1] F.-J. Haug, T. Söderström, M. Python, V. Terrazzoni-Daudrix, X. 
Niquille, C. Ballif, “Development of micromorph tandem solar cells on 
flexible low-cost plastic substrates, ” Sol. Energy Mater. Sol. Cells, vol 
93, pp. 884-887 (2009). 
[2] J.K. Rath, M. Brinza, Y. Liu, A. Borreman, and R.E.I. 
Schropp,”Fabrication of thin film silicon solar cells on plastic substrate by 
very high frequency PECVD,” Sol. Energy Mater. Sol. Cells, in press. 
[3] C. Koch, M. Ito, and M. Schubert, ”Low-temperature deposition of 
amorphous silicon solar cells,” Sol. Energy Mater. Sol. Cells, vol 8, pp. 
227-236 (2001). 
[4] J. H. Wu, J. M. Shieh, B. T. Dai, and Y. C. S. Wu, "Synthesis of 
Microcrystalline Silicon at Room Temperature Using ICP," Electrochem. 
Solid-State Lett., vol 7, G128 (2004).  
[5] Ming-Hsien Lee and Kai-Hsiang Chang  and Horng-Chih 
Lin, ”Effective density-of-states distribution of polycrystalline silicon 
thin-film transistors under hot-carrier degradation,” J. Appl. Phys., vol 
102, pp. 054508 (2007). 
[6] M.R. Esmaeili-Rad, A. Sazonov, and A. Nathan, "High Stability, Low 
Leakage Nanocrystalline Silicon Bottom Gate Thin Film Transistors for 
AMOLED Displays," IEEE International Electron Device Meeting 
(IEDM) Tech. Digest, pp. 303-306 (2006).  
[7] P.C.P. Bronsveld, J.K. Rath, R.E.I. Schropp,” Temperature and H2 
dilution dependence of silicon layers deposited at temperature up to 
100oC by VHF PECVD,” Proceedings of the 20th EUPVSEC, Barcelona, 
pp. 1675 (2005).  
  
31.1.2IEDM10-701
   
 
 
 
 
 
 
 
 
 
 
 
  
 
 
 
   
 
 
 
Figure 15. a-Si:H solar cells incorporating 5nm Au nanoparticles. The Jsc and efficiency 
are improved with the surface plasmonic effect of Au nanoparticles.  
Figure 12. ICP-CVD p-i-n a-Si:H solar cell 
conversion efficiency is higher than those 
prepared with Very High Frequency- 
(VHF) and RF-PECVD at low process 
temperatures. 
Figure 16. I–V characteristics of 
140oC and 90oC a-Si:H solar cells 
incorporating 5nm Au nanoparticles. 
Figure 10. Critical parameters of 
solar cells as a function of substrate 
temperature.  
Figure 14. (a) Simulated JV characteristics of a-Si:H pin solar cell with varying p-layer 
doping levels. Open-circle curve is measured data. (b) Simulated JV curve of an optimized 
a-Si:H pin solar cell yield 12.23% efficiency. 
Figure 13. ICP a-Si:H solar cell show no 
light-induced degradation in 1-hour 
exposure under one Sun irradiation. 
Figure 17. (a) The cross sectional TEM image of flexible a-Si solar cell fabricated at 90oC. The flexible a-Si solar cell exhibits (b) a 
conversion efficiency of 4.3% and (c) broad quantum efficiency spectrum. 
100 101 102 103
0.0
0.2
0.4
0.6
0.8
1.0
 
 
N
or
m
al
iz
ed
 E
ffi
ci
en
cy
 (%
)
Exposure time (sec)
 Normalized Efficiency
400 500 600 700 800
0
20
40
60
80
100
 
 
Q
ua
nt
um
 E
ffi
ci
en
cy
 (%
)
Wavelength (nm)
Flexible a-Si solar cell 
fabricated at 90oC.
(c)(a)
5 nm Au
100nm
Au nanoparticles 0.0 0.2 0.4 0.6 0.8
0
2
4
6
8
10
12
14
16
 
 
C
ur
re
nt
 d
en
si
ty
(m
A
/c
m
2 )
Voltage (V)
 140oC a-Si PVs 
with Au NPs  Eff.=8.5%
 140oC a-Si PVs 
without Au NPs Eff.=8.0%
 90oC a-Si PVs 
with Au NPs Eff.=7.6%
 90oC a-Si PVs 
without Au NPs Eff.=6.9%
0.0 0.2 0.4 0.6 0.80
2
4
6
8
10
 
 
C
ur
re
nt
 D
en
si
ty
(m
A
/c
m
2 )
Voltage(V)
Flexible a-Si solar cell 
fabricated at 90oC.
Eff=4.3%
(b)
Figure 11. Quantum efficiency 
spectrum of ICP a-Si:H solar cells 
fabricated at different temperatures. 
400 500 600 700 800
0
20
40
60
80
100
    T
sub
=60oC
 
Q
ua
nt
um
 e
ffi
ci
en
cy
 (%
)
wavelength (nm)
 T
sub
=140oC  T
sub
=90oC            
40 60 80 100 120 140 160
0
2
4
6
8
10
12
 
 
C
on
ve
rs
io
n 
ef
fic
ie
nc
y 
(%
)
Substrate temperature (oC)
 ICP-CVD (This work)
 VHF-PECVD (R.E.I. Schropp)(Ref:7)
 RF-PECVD (C. Koch) (Ref:3)
0.0 0.2 0.4 0.6 0.8 1.0
-16
-12
-8
-4
0
 
 
C
ur
re
nt
 D
en
si
ty
 (m
A
/c
m
2 )
Voltage (V)
Voc=996 mV
Jsc=17.42mA/cm
2
FF=70.54%
Efficiency=12.23%
(b)
0.0 0.2 0.4 0.6 0.8 1.0
-16
-12
-8
-4
0
 Experiment
Na(P-Layer)
=1x1020cm-3
Na=3x1020cm-3
 
 
C
ur
re
nt
 D
en
si
ty
 (m
A
/c
m
2 )
Voltage (V)
Na=2x1019cm-3
(a)
0.86
0.88
0.90
10
12
14
16
45
50
55
60
65
60 90 120 150
4
6
8
10
 
 V o
c(V
)
J s
c(m
A
/c
m
2 )
 
FF
(%
)
 
η (
%
)
Substrate temperature (oC)
31.1.4IEDM10-703
 
 
ii 
國家實驗研究院 
國家奈米元件實驗室 
National Nano Device Laboratories 
 
摘  要 
2011 IEEE Photovoltaic Specialists Conference 
 國際電子電機工程(IEEE)學會於美國西雅圖舉辦 2011 IEEE 
Photovoltaic Specialists Conference(PVSC)，為全球重要的專業
太陽能會議之一｡其太陽能發表種類非常廣泛，包括矽基太陽能電池､
有機太陽能電池､三五族太陽能電池､CIGS 太陽能電池，及一些新
穎研究的太陽能電池，如量子井的應用等等｡除了各界學術單位的研
究以外，亦有業界的發展研究發表，內容相當豐富與多元｡ 
    本人江佳霖亦在會議發表不同復合接面組合的非晶矽堆疊型太
陽能電池之主題，內容包括實驗與模擬的成果，實驗部分使用高密度
電漿沉積系統，並藉由模擬軟體去輔助實驗，期許能達到最高效率的
太陽能電池｡ 
    會議深入探討各種太陽能電池及新穎技術光侷限，對於太陽能發
展技術相當重要｡ 
 
 
 
 
 
 
 
 
 
 
 
iv 
國家實驗研究院 
國家奈米元件實驗室 
National Nano Device Laboratories 
 
目    次 
 
 
1. 目的…………………………….………….………… …… .. .. 1 
2. 參訪(或進修、研究、工作會議及會議....)紀要 …………… 3 
3. 心得及建議……………..…..…………………… …………. .12 
4. 出國效益……………..…………………………………. ……15 
附錄：……………………………………………………… ……16 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
6 
國家實驗研究院 
國家奈米元件實驗室 
National Nano Device Laboratories 
可不須考量到缺陷對元件影響，其主要的細節在於如何提升元件內的
載子收集率，也有一些人利用外部加入鈉，發現可以使得 CIGS 晶粒
成長變得比較大，晶界的密度下降，且會使得載子濃度上升。目前，
也有人提出用卷對卷的方法，製作元件，使得量產可能性變得到更高
了。 
    6/20 會議開始，聽取各種報告發表，一早是由 Harry A. Atwater 
所發表的關於發展低成本太陽能電池的技術回顧，過去幾年該學者發
表了許多關於利用奈米結構達到光侷限特性的方法，使用很薄的奈米
結構層，即可將達到吸收 90%以上的入射光。奈米結構的確具有抗反
射及提升光侷限結構的辦法，不過要大面積的方法製作，還必須同時
解決表面載子複合的問題，就變得很具有挑戰性，目前可以用一些
VLS 的成長辦法，其表面缺陷會比較少。下午則是聽了｢利用奈米結
構來提升矽基太陽能電池的紅外波段的吸收｣，主要是用 whisper 的
結構增加太陽光紅外波段的吸收，藉此提升太陽能電池的效率，但此
結構若要做到量產，可能還有一段距離。 
    6/21 聽取各國學者的報告發表，上午有公司使用 VHFCVD 此機台
發表非微晶矽堆疊型太陽能電池之成果，而此機台與本實驗室所使用
之機台相同，此公司已有不錯的成果，我們仍需繼續努力，追上他們
的腳步｡上午十點半開始主要為 Poster 的發表，今天本人江佳霖的
海報時段，海報主題為｢EXPERIMENTS AND MODELINGS OF VARIOUS 
RECOMBINATION JUNCTION COMBINATIONS IN THIN FILM TANDEM SOLAR 
CELLS｣，在會場與各界人士討論發表成果，互相學習切磋，及了解其
他人的研究。 
    6/22 仍是聽各國學者報告發表，近年關於量子結構的太陽能電
池也開始被拿出來討論，加上目前 MBE、MOCVD 的長晶技術進步，已
經看到許多太陽能電池被製作出來，但關於幾年前所提出的 IBSC(能
 
 
8 
國家實驗研究院 
國家奈米元件實驗室 
National Nano Device Laboratories 
各式新穎設計電池的相關研究論文最多。今年有許多不同的想法被提
出來，更以往由少數幾個研究機構所帶領的情勢不同，其中很大的可
能性，來自於很多技術都已經變成成熟的工業，但是要突破目前的效
率瓶頸，還是必須來自學術界一些特別的構想。今年看到很多很有趣
的成果，激發一些的想法｡亦有相當多文章探討太陽能電池技術，這
符合 PVSC 及整個產業界預期方向，值得本實驗室留意。 
4.出國效益 
    本組主要是以奈米能源元件為主，2011舉辦的PVSC，是世界
上太陽能電池元件專業領域的最大研討會。技術相當廣範圍。這次參
與重點，為發表我們的研發成果，以提昇本實驗室國際知名度，並且
由會議中獲得新想法，及吸取不少專業知識，對於本實驗室將來的研
究很有幫助。 
 
附錄(ps.指攜回資料) 
攜回目錄一份與電子檔一份 
 
which begin on Tuesday morning.  The posters will remain on display for most 
of the week, through the morning poster sessions on Thursday.  Posters must 
be removed from the posterboards by 3:00 PM on Thursday, June 23, 2011. 
Please be sure to follow the instructions at Technical Program > Poster 
Presenters on the website. 
 
Your complete manuscript and IEEE copyright form must be uploaded onto the 
website prior to the start of the conference, by Sunday, June 6, 2011.  You 
will not be permitted to present your paper, nor will it be published, 
unless you have met this requirement.  Please follow the manuscript 
preparation guidelines under Instructions for Authors on the website. 
 
The person who will present the poster must attend the Authors' Breakfast at 
7:00 AM on the morning of your poster's presentation at the Conference.  At 
this breakfast, the session chairs will verify attendance of the presenting 
authors and verify upload of the manuscript and IEEE copyright.  No poster 
can be displayed at the conference without a corresponding presenting 
author.  Also, the breakfast meeting provides an opportunity for the 
presenters and session chairpersons to become acquainted. 
 
Again, I would like to congratulate you on the selection of your paper.  I 
look forward to welcoming you to Seattle for the 37th Photovoltaic 
Specialists Conference. 
 
Sincerely, 
 
Steven A. Ringel 
Program Chair, 37th IEEE PVSC 
 
 
 
 
Figure 1 (b)The simulation structure of a-Si/a-Si 
tandem solar cell: front contact/p1-a-Si:H/pi-layer/i1-a-
Si:H/in-layer/n1-a-Si:H/X-layer/p2-a-Si:H/pi-layer/i2-a-
Si:H/in-layer/n2-a-Si:H/ back contact 
 
RESULTS AND DISCUSSIONS 
 
In the experiment, our top cell’s i-layer thickness was 
60nm, and bottom cell’s i-layer was 250nm. We decreased 
the RJ layers’ thickness, n1-a-Si layer from 20nm to 10nm, 
and p2-a-Si layer from 12nm to 7nm. Also, we lowered the 
flow rate of PH3 of the n1-a-Si layer. We found that it could 
increase the Jsc and FF because it lowered the barrier 
height at n1-layer and was thinner to easily recombine and 
tunnel through at the RJ, as shown in Fig.2(a). In Fig.2(b), 
we could see that the simulation results (Voc=1.54V, 
Jsc=6.52mA/cm
2
, FF=70.4%, efficiency=7.06%) were 
almost the same as the experiment results (Voc=1.52, 
Jsc=6.49, FF=70.8%, efficiency=6.98%) with the x-layer 
and graded layers. Without adding these layers, the Voc 
decreased rapidly. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 2 (a) The band diagram as a function of 
position with n1=20nm, p2=12nm and n1=10nm, 
p2=7nm, lower n1 doping concentration when light on 
at V=0V (b) The experiment results (n1=10nm, p2=7nm, 
lower n1 doping concentration) and simulation results 
with and without using x-layer and graded layer (top 
cell=60nm, bottom cell=250nm) 
We increased the bottom cell’s thickness to 350nm which 
enhanced the photocurrent for current matching.  We 
simulated four kinds of composition at the RJ to predict 
which one has better performance. First, we compared n-
a-Si(Nd=2.4*10
18
cm
-3
)/p-a-Si(Na=4*10
18
cm
-3
) with n-a-
Si(Nd=8*10
18
cm
-3
)/p-mc-Si(Na=3*10
18
cm
-3
), n-a-Si/p-mc-
Si had higher FF, because its electric field was sharper at 
the RJ and larger in the i-layer, and contained more free 
holes at the x-layer, as shown in Fig.3(a)(b)(c). 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 3 (a)The IV curve; n-a-Si/p-a-Si: Voc=1.54V, 
Jsc=7.41mA/cm
2
, FF=65.2%, eff.=7.46%, n-a-Si/p-mc-Si: 
Voc=1.53V, Jsc=7.36mA/cm
2
, FF=71.8%, eff.=8.09% 
(b)The electric field and (c)The free holes 
concentration as a function of position of n-a-
Si(10nm)/p-a-Si(7nm) and n-a-Si(20nm)/p-mc-Si(20nm) 
 
Another one, we compared n-a-Si(Nd=8*10
18
cm
-3
)/p-mc-
Si(Na=3*10
19
cm
-3
) with n-mc-Si(Nd=8*10
18
cm
-3
)/p-mc-
Si(Na=3*10
19
cm
-3
), n-mc-Si/p-mc-Si had higher Jsc 
because it had higher electric field at the top cell and lower 
recombination rate at n1-layer, as shown in Fig.4(a)(b)(c). 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 4 (a) The IV curve of n-a-Si(20nm)/p-mc-
Si(20nm): Voc=1.7V, Jsc=7.4mA/cm
2
, FF=73.2%, eff.= 
9.22%, and n-mc-Si(20nm)/p-mc-Si(20nm): Voc= 1.71V, 
Jsc=7.6mA/cm
2
,  FF=72.9%, eff.=9.48% 
(b) 
0.00 0.05 0.10 0.15 0.20 0.25 0.30 0.35 0.40
-1.6
-1.2
-0.8
-0.4
0.0
0.4
0.8
1.2
1.6
2.0
2.4
2.8
 
 
E 
(e
V)
postion(1000nm)
 Ec(n
1
=20nm, p
2
=12nm)
 Ev(n
1
=20nm, p
2
=12nm)
 Ec(n
1
=10nm, p
2
=7nm, with lower n
1
 doping)
 Ev(n
1
=10nm, p
2
=7nm, with lower n
1
 doping)
(a) 
0.00 0.25 0.50 0.75 1.00 1.25 1.50
0
2
4
6
8
10
 
 
C
ur
re
nt
 D
en
si
ty
 (m
A
/c
m
2 )
Voltage (V)
 experiment
 simulation with x-layer and graded layer
 simulation w/o x-layer and graded layer
(b) 
0.00 0.25 0.50 0.75 1.00 1.25 1.50
0
1
2
3
4
5
6
7
8
 
 
J
 (
m
A
/c
m
2
)
Volts (V)
 n-a-Si/p-a-Si
 n-a-Si/p-mc-Si
0.0 0.1 0.2 0.3 0.4 0.5 0.6
-200000
0
200000
400000
600000
800000
 
 
e
le
c
tr
ic
 f
ie
ld
 (
V
/c
m
)
position(1000nm)
 n-a-Si/p-a-Si
 n-a-Si/p-mc-Si
0.00 0.25 0.50 0.75 1.00 1.25 1.50 1.75
0
1
2
3
4
5
6
7
8
 
 
J 
(m
A
/c
m
2 )
Volts (V)
 n-a-Si/p-mc-Si
 n-mc-Si/p-mc-Si
(a) 
0.0 0.1 0.2 0.3 0.4 0.5 0.6
-1.00E+017
0.00E+000
1.00E+017
2.00E+017
3.00E+017
 
 
fr
e
e
 h
o
le
s
 c
o
n
c
e
n
tr
a
ti
o
n
 (
c
m
-3
)
position(1000nm)
 n-a-Si/p-a-Si
 n-a-Si/p-mc-Si
(a) 
(b) 
(c) 
CONCLUSION 
 
The experiment results showed that we should reduce the 
barrier height and the resistance at the RJ of the tandem 
cells to let carriers easily transport. Also, we have 
successfully used X-layer and graded layers to simulate 
tandem solar cells. These results predicted that n-mc-Si/p-
mc-Si at the RJ was the best choice for a-Si/a-Si tandem 
solar cells. We could vary the doped layers’ doping 
concentration and thickness, and the i-layers’ thickness of 
the top cell and the bottom cell to reach higher conversion 
efficiency 10.4%.  
 
REFERENCES 
 
[1] S. Sze and K. Ng, Physics of semiconductor devices. 
Boston, MA, USA: Wiley-Blackwell, 2007. 
 
[2] Jef Poortmans and Vladimir Arkhipov, Thin Film Solar 
Cells Fabrication, Characterization and Applications: Wiley, 
2006. 
 
[3] J.Y. Hou , J.K. Arch, and S. J. Fonash, “An 
Examination of the “Tunneling Junctions” in Triple Junction 
a-Si:H Based Solar Cells: Modeling and Effects on 
Performance”, Twenty Second IEEE PVSC 2, Oct. 1991, 
pp. 1260-1264. 
 
[4] N. Palit, A. Dasgupta, S. Ray, and P. Chatterjee, “Hole 
Diffusion at the Recombination Junction of Thin Film 
Tandem Solar Cells and its Effect On the Illuminated 
Current-Voltage Characteristic”, Journal Of Applied 
Physics 88, 2000, pp. 2853-2861. 
 
 
 
99 年度專題研究計畫研究成果彙整表 
計畫主持人：謝嘉民 計畫編號：99-2221-E-492-022- 
計畫名稱：具各種奈米結構之第三代矽薄膜太陽能電池--子計畫三：以奈米粗化及表面電漿子技術增
強光伏特效應 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 1 1 100% 
專利名稱為新型
具光侷限之奈米
粒子薄膜結構 專利 
已獲得件數 0 0 100% 
件 
 
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 5 0 100%  
博士生 1 0 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
國外 論文著作 
研討會論文 2 2 100% 
篇 
發表於 2010 於
CELO 
Conference，此研
討會係以雷射、發
光二 
極體及太陽能電
池領域為主，是全
球光電元件最重
要的國際會議；發
表於 2010 國際電
子 
元 件 會 議
(International
國科會補助專題研究計畫成果報告自評表 
請就研究內容與原計畫相符程度、達成預期目標情況、研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）、是否適
合在學術期刊發表或申請專利、主要發現或其他有關價值等，作一綜合評估。
1. 請就研究內容與原計畫相符程度、達成預期目標情況作一綜合評估 
■達成目標 
□未達成目標（請說明，以 100 字為限） 
□實驗失敗 
□因故實驗中斷 
□其他原因 
說明： 
2. 研究成果在學術期刊發表或申請專利等情形： 
論文：■已發表 □未發表之文稿 □撰寫中 □無 
專利：□已獲得 ■申請中 □無 
技轉：□已技轉 □洽談中 ■無 
其他：（以 100 字為限） 
共發表 2篇國際學術論文，其中一篇為國際電子元件會議(International Electron 
Devices Meeting，IEDM)，為台灣第一篇、也是目前唯一一篇以太陽能電池研究主題在 IEDM
所發表的文章。一篇口頭報告於全球最大光電元件 CLEO 2011 會議。並申請美國及台灣各一
項專利，專利名稱為新型具光侷限之奈米粒子薄膜結構 and Method of Integrating 
Light-Trapping Layer to Thin-Film Solar Cell。 
3. 請依學術成就、技術創新、社會影響等方面，評估研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）（以
500 字為限） 
學術成就: 
此計畫之研究成果：(1) 發表於 2010 於 CELO Conference，此研討會係以雷射、發光二
極體及太陽能電池領域為主，是全球光電元件最重要的國際會議；發表於 2010 國際電子
元件會議(International Electron Devices Meeting，IEDM, 31.1, 700) (每年全球半
導體電子 
元件領域中最重要的會議)所接受，為台灣第一篇、也是目前台灣唯一一篇以太陽能電池
研究主題。 
技術創新: 
本研究成功引進低溫化學奈米粒子自組裝技術，其優異的抗反射及表面電漿子增強效應，
在即有的矽薄膜太陽能電池上，展現出極佳的光電轉換增強效應，可高達 7%。此外申請之
台灣與美國專利中之複合型奈米結構，也可廣泛應用於各類型的太陽能電池及太陽能電池
的不同方位上，是極具應用潛力之光捕捉結構技術。透過整合這些關鍵技術，可實現高效
率薄膜太陽能電池。 
社會影響: 
