$date
	Mon Nov 07 13:21:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module jkff_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & rst $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var wire 1 ! qbar $end
$var wire 1 & rst $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
0%
0$
0#
x"
x!
$end
#4
1#
#6
1$
#8
0#
1%
#10
0&
#12
1!
0"
1#
0$
#16
0#
0%
#18
1$
#20
0!
1"
1#
#24
0#
0$
1%
#28
1!
0"
1#
#30
1$
#32
0#
0%
#36
1#
0$
#40
0#
1%
#42
1$
#44
0!
1"
1#
#48
0#
0$
0%
#52
1#
#54
1$
#56
0#
1%
#60
1!
0"
1#
0$
#64
0#
0%
#66
1$
#68
0!
1"
1#
#72
0#
0$
1%
#76
1!
0"
1#
#78
1$
#80
0#
0%
#84
1#
0$
#88
0#
1%
#90
1$
#92
0!
1"
1#
#96
0#
0$
0%
#100
1#
