Input file: docs/IP_REFERENCES/SOC_EVENT_GENERATOR_reference.md

Register map
^^^^^^^^^^^^


Overview
""""""""

.. table:: 

    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |                   Name                   |Offset|Width|                                  Description                                  |
    +==========================================+======+=====+===============================================================================+
    |:ref:`SW_EVENT<soc_eu_SW_EVENT>`          |     0|     |SoC software events trigger command register.                                  |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`FC_MASK_0<soc_eu_FC_MASK_0>`        |     4|     |FC event unit event dispatch mask configuration register for events 0 to 31.   |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`FC_MASK_1<soc_eu_FC_MASK_1>`        |     8|     |FC event unit event dispatch mask configuration register for events 32 to 63.  |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`FC_MASK_2<soc_eu_FC_MASK_2>`        |    12|     |FC event unit event dispatch mask configuration register for events 64 to 95.  |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`FC_MASK_3<soc_eu_FC_MASK_3>`        |    16|     |FC event unit event dispatch mask configuration register for events 96 to 127. |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`FC_MASK_4<soc_eu_FC_MASK_4>`        |    20|     |FC event unit event dispatch mask configuration register for events 128 to 159.|
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`FC_MASK_5<soc_eu_FC_MASK_5>`        |    24|     |FC event unit event dispatch mask configuration register for events 160 to 191.|
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`FC_MASK_6<soc_eu_FC_MASK_6>`        |    28|     |FC event unit event dispatch mask configuration register for events 192 to 223.|
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`FC_MASK_7<soc_eu_FC_MASK_7>`        |    32|     |FC event unit event dispatch mask configuration register for events 224 to 255.|
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`CL_MASK_0<soc_eu_CL_MASK_0>`        |    36|     |Cluster event dispatch mask configuration register for events 0 to 31.         |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`CL_MASK_1<soc_eu_CL_MASK_1>`        |    40|     |Cluster event dispatch mask configuration register for events 32 to 63.        |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`CL_MASK_2<soc_eu_CL_MASK_2>`        |    44|     |Cluster event dispatch mask configuration register for events 64 to 95.        |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`CL_MASK_3<soc_eu_CL_MASK_3>`        |    48|     |Cluster event dispatch mask configuration register for events 96 to 127.       |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`CL_MASK_4<soc_eu_CL_MASK_4>`        |    52|     |Cluster event dispatch mask configuration register for events 128 to 159.      |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`CL_MASK_5<soc_eu_CL_MASK_5>`        |    56|     |Cluster event dispatch mask configuration register for events 160 to 191.      |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`CL_MASK_6<soc_eu_CL_MASK_6>`        |    60|     |Cluster event dispatch mask configuration register for events 192 to 223.      |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`CL_MASK_7<soc_eu_CL_MASK_7>`        |    48|     |Cluster event dispatch mask configuration register for events 224 to 255.      |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`PR_MASK_0<soc_eu_PR_MASK_0>`        |    52|     |uDMA event dispatch mask configuration registerfor events 0 to 31.             |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`PR_MASK_1<soc_eu_PR_MASK_1>`        |    56|     |uDMA event dispatch mask configuration registerfor events 32 to 63.            |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`PR_MASK_2<soc_eu_PR_MASK_2>`        |    60|     |uDMA event dispatch mask configuration registerfor events 64 to 95.            |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`PR_MASK_3<soc_eu_PR_MASK_3>`        |    80|     |uDMA event dispatch mask configuration registerfor events 96 to 127.           |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`PR_MASK_4<soc_eu_PR_MASK_4>`        |    84|     |uDMA event dispatch mask configuration registerfor events 128 to 159.          |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`PR_MASK_5<soc_eu_PR_MASK_5>`        |    88|     |uDMA event dispatch mask configuration registerfor events 160 to 191.          |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`PR_MASK_6<soc_eu_PR_MASK_6>`        |    92|     |uDMA event dispatch mask configuration registerfor events 192 to 223.          |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`PR_MASK_7<soc_eu_PR_MASK_7>`        |    96|     |uDMA event dispatch mask configuration registerfor events 224 to 255.          |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`ERR_0<soc_eu_ERR_0>`                |   100|     |Event queue overflow status register for events 0 to 31.                       |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`ERR_1<soc_eu_ERR_1>`                |   104|     |Event queue overflow status register for events 32 to 63.                      |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`ERR_2<soc_eu_ERR_2>`                |   108|     |Event queue overflow status register for events 64 to 95.                      |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`ERR_3<soc_eu_ERR_3>`                |   112|     |Event queue overflow status register for events 96 to 127.                     |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`ERR_4<soc_eu_ERR_4>`                |   116|     |Event queue overflow status register for events 128 to 159.                    |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`ERR_5<soc_eu_ERR_5>`                |   120|     |Event queue overflow status register for events 160 to 191.                    |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`ERR_6<soc_eu_ERR_6>`                |   124|     |Event queue overflow status register for events 192 to 223.                    |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`ERR_7<soc_eu_ERR_7>`                |   128|     |Event queue overflow status register for events 224 to 255.                    |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`TIMER1_SEL_HI<soc_eu_TIMER1_SEL_HI>`|   132|     |FC High Timer1 source event configuration register.                            |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`TIMER1_SEL_LO<soc_eu_TIMER1_SEL_LO>`|   136|     |FC Low Timer1 source event configuration register.                             |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`TIMER2_SEL_HI<soc_eu_TIMER2_SEL_HI>`|   140|     |FC High Timer2 source event configuration register.                            |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`TIMER2_SEL_LO<soc_eu_TIMER2_SEL_LO>`|   144|     |FC Low Timer2 source event configuration register.                             |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`FC_MASK_SET<soc_eu_FC_MASK_SET>`    |   148|     |Set the the FC mask of the specified event to 1.                               |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+
    |:ref:`FC_MASK_CLR<soc_eu_FC_MASK_CLR>`    |   152|     |Set the the FC mask of the specified event to 0.                               |
    +------------------------------------------+------+-----+-------------------------------------------------------------------------------+

.. _soc_eu_SW_EVENT:

SW_EVENT
""""""""

SoC software events trigger command register.

.. table:: 

    +-----+---+-----+----------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name |                                               Description                                                |
    +=====+===+=====+==========================================================================================================+
    |7:0  |W  |EVENT|Writing a one-hot value into EVENT bitfield triggers SoC software event i. 8 software events are provided.|
    +-----+---+-----+----------------------------------------------------------------------------------------------------------+

.. _soc_eu_FC_MASK_0:

FC_MASK_0
"""""""""

FC event unit event dispatch mask configuration register for events 0 to 31.

.. table:: 

    +-----+---+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                   Description                                                                                                    |
    +=====+===+====+==================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|Event mask to enable/disable event dispatch to FC event unit. - Setting bit[i] to 1'b1 disable dispatching event[32+i] to FC event unit. - Setting bit[i] to 1'b0 enable dispatching event[32+i] to FC event unit.|
    +-----+---+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_FC_MASK_1:

FC_MASK_1
"""""""""

FC event unit event dispatch mask configuration register for events 32 to 63.

.. table:: 

    +-----+---+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                   Description                                                                                                    |
    +=====+===+====+==================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|Event mask to enable/disable event dispatch to FC event unit. - Setting bit[i] to 1'b1 disable dispatching event[32+i] to FC event unit. - Setting bit[i] to 1'b0 enable dispatching event[32+i] to FC event unit.|
    +-----+---+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_FC_MASK_2:

FC_MASK_2
"""""""""

FC event unit event dispatch mask configuration register for events 64 to 95.

.. table:: 

    +-----+---+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                   Description                                                                                                    |
    +=====+===+====+==================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|Event mask to enable/disable event dispatch to FC event unit. - Setting bit[i] to 1'b1 disable dispatching event[32+i] to FC event unit. - Setting bit[i] to 1'b0 enable dispatching event[32+i] to FC event unit.|
    +-----+---+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_FC_MASK_3:

FC_MASK_3
"""""""""

FC event unit event dispatch mask configuration register for events 96 to 127.

.. table:: 

    +-----+---+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                   Description                                                                                                    |
    +=====+===+====+==================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|Event mask to enable/disable event dispatch to FC event unit. - Setting bit[i] to 1'b1 disable dispatching event[32+i] to FC event unit. - Setting bit[i] to 1'b0 enable dispatching event[32+i] to FC event unit.|
    +-----+---+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_FC_MASK_4:

FC_MASK_4
"""""""""

FC event unit event dispatch mask configuration register for events 128 to 159.

.. table:: 

    +-----+---+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                   Description                                                                                                    |
    +=====+===+====+==================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|Event mask to enable/disable event dispatch to FC event unit. - Setting bit[i] to 1'b1 disable dispatching event[32+i] to FC event unit. - Setting bit[i] to 1'b0 enable dispatching event[32+i] to FC event unit.|
    +-----+---+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_FC_MASK_5:

FC_MASK_5
"""""""""

FC event unit event dispatch mask configuration register for events 160 to 191.

.. table:: 

    +-----+---+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                   Description                                                                                                    |
    +=====+===+====+==================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|Event mask to enable/disable event dispatch to FC event unit. - Setting bit[i] to 1'b1 disable dispatching event[32+i] to FC event unit. - Setting bit[i] to 1'b0 enable dispatching event[32+i] to FC event unit.|
    +-----+---+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_FC_MASK_6:

FC_MASK_6
"""""""""

FC event unit event dispatch mask configuration register for events 192 to 223.

.. table:: 

    +-----+---+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                   Description                                                                                                    |
    +=====+===+====+==================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|Event mask to enable/disable event dispatch to FC event unit. - Setting bit[i] to 1'b1 disable dispatching event[32+i] to FC event unit. - Setting bit[i] to 1'b0 enable dispatching event[32+i] to FC event unit.|
    +-----+---+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_FC_MASK_7:

FC_MASK_7
"""""""""

FC event unit event dispatch mask configuration register for events 224 to 255.

.. table:: 

    +-----+---+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                   Description                                                                                                    |
    +=====+===+====+==================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|Event mask to enable/disable event dispatch to FC event unit. - Setting bit[i] to 1'b1 disable dispatching event[32+i] to FC event unit. - Setting bit[i] to 1'b0 enable dispatching event[32+i] to FC event unit.|
    +-----+---+----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_CL_MASK_0:

CL_MASK_0
"""""""""

Cluster event dispatch mask configuration register for events 0 to 31.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                           Description                                                                                                           |
    +=====+===+====+=================================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|Event mask to enable/disable event dispatch to Cluster event unit. - Setting bit[i] to 1'b1 disable dispatching event[32+i] to Cluster event unit. - Setting bit[i] to 1'b0 enable dispatching event[32+i] to Cluster event unit.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_CL_MASK_1:

CL_MASK_1
"""""""""

Cluster event dispatch mask configuration register for events 32 to 63.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                           Description                                                                                                           |
    +=====+===+====+=================================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|Event mask to enable/disable event dispatch to Cluster event unit. - Setting bit[i] to 1'b1 disable dispatching event[32+i] to Cluster event unit. - Setting bit[i] to 1'b0 enable dispatching event[32+i] to Cluster event unit.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_CL_MASK_2:

CL_MASK_2
"""""""""

Cluster event dispatch mask configuration register for events 64 to 95.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                           Description                                                                                                           |
    +=====+===+====+=================================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|Event mask to enable/disable event dispatch to Cluster event unit. - Setting bit[i] to 1'b1 disable dispatching event[32+i] to Cluster event unit. - Setting bit[i] to 1'b0 enable dispatching event[32+i] to Cluster event unit.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_CL_MASK_3:

CL_MASK_3
"""""""""

Cluster event dispatch mask configuration register for events 96 to 127.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                           Description                                                                                                           |
    +=====+===+====+=================================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|Event mask to enable/disable event dispatch to Cluster event unit. - Setting bit[i] to 1'b1 disable dispatching event[32+i] to Cluster event unit. - Setting bit[i] to 1'b0 enable dispatching event[32+i] to Cluster event unit.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_CL_MASK_4:

CL_MASK_4
"""""""""

Cluster event dispatch mask configuration register for events 128 to 159.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                           Description                                                                                                           |
    +=====+===+====+=================================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|Event mask to enable/disable event dispatch to Cluster event unit. - Setting bit[i] to 1'b1 disable dispatching event[32+i] to Cluster event unit. - Setting bit[i] to 1'b0 enable dispatching event[32+i] to Cluster event unit.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_CL_MASK_5:

CL_MASK_5
"""""""""

Cluster event dispatch mask configuration register for events 160 to 191.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                           Description                                                                                                           |
    +=====+===+====+=================================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|Event mask to enable/disable event dispatch to Cluster event unit. - Setting bit[i] to 1'b1 disable dispatching event[32+i] to Cluster event unit. - Setting bit[i] to 1'b0 enable dispatching event[32+i] to Cluster event unit.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_CL_MASK_6:

CL_MASK_6
"""""""""

Cluster event dispatch mask configuration register for events 192 to 223.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                           Description                                                                                                           |
    +=====+===+====+=================================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|Event mask to enable/disable event dispatch to Cluster event unit. - Setting bit[i] to 1'b1 disable dispatching event[32+i] to Cluster event unit. - Setting bit[i] to 1'b0 enable dispatching event[32+i] to Cluster event unit.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_CL_MASK_7:

CL_MASK_7
"""""""""

Cluster event dispatch mask configuration register for events 224 to 255.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                                           Description                                                                                                           |
    +=====+===+====+=================================================================================================================================================================================================================================+
    |31:0 |R/W|MASK|Event mask to enable/disable event dispatch to Cluster event unit. - Setting bit[i] to 1'b1 disable dispatching event[32+i] to Cluster event unit. - Setting bit[i] to 1'b0 enable dispatching event[32+i] to Cluster event unit.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_PR_MASK_0:

PR_MASK_0
"""""""""

uDMA event dispatch mask configuration registerfor events 0 to 31.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                            Description                                                                                            |
    +=====+===+====+===================================================================================================================================================================================================+
    |31:0 |R/W|MASK|Event mask to enable/disable event dispatch to UDMA peripherals. - Setting bit[i] to 1'b1 disable dispatching event[32+i] to uDMA. - Setting bit[i] to 1'b0 enable dispatching event[32+i] to uDMA.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_PR_MASK_1:

PR_MASK_1
"""""""""

uDMA event dispatch mask configuration registerfor events 32 to 63.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                            Description                                                                                            |
    +=====+===+====+===================================================================================================================================================================================================+
    |31:0 |R/W|MASK|Event mask to enable/disable event dispatch to UDMA peripherals. - Setting bit[i] to 1'b1 disable dispatching event[32+i] to uDMA. - Setting bit[i] to 1'b0 enable dispatching event[32+i] to uDMA.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_PR_MASK_2:

PR_MASK_2
"""""""""

uDMA event dispatch mask configuration registerfor events 64 to 95.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                            Description                                                                                            |
    +=====+===+====+===================================================================================================================================================================================================+
    |31:0 |R/W|MASK|Event mask to enable/disable event dispatch to UDMA peripherals. - Setting bit[i] to 1'b1 disable dispatching event[32+i] to uDMA. - Setting bit[i] to 1'b0 enable dispatching event[32+i] to uDMA.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_PR_MASK_3:

PR_MASK_3
"""""""""

uDMA event dispatch mask configuration registerfor events 96 to 127.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                            Description                                                                                            |
    +=====+===+====+===================================================================================================================================================================================================+
    |31:0 |R/W|MASK|Event mask to enable/disable event dispatch to UDMA peripherals. - Setting bit[i] to 1'b1 disable dispatching event[32+i] to uDMA. - Setting bit[i] to 1'b0 enable dispatching event[32+i] to uDMA.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_PR_MASK_4:

PR_MASK_4
"""""""""

uDMA event dispatch mask configuration registerfor events 128 to 159.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                            Description                                                                                            |
    +=====+===+====+===================================================================================================================================================================================================+
    |31:0 |R/W|MASK|Event mask to enable/disable event dispatch to UDMA peripherals. - Setting bit[i] to 1'b1 disable dispatching event[32+i] to uDMA. - Setting bit[i] to 1'b0 enable dispatching event[32+i] to uDMA.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_PR_MASK_5:

PR_MASK_5
"""""""""

uDMA event dispatch mask configuration registerfor events 160 to 191.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                            Description                                                                                            |
    +=====+===+====+===================================================================================================================================================================================================+
    |31:0 |R/W|MASK|Event mask to enable/disable event dispatch to UDMA peripherals. - Setting bit[i] to 1'b1 disable dispatching event[32+i] to uDMA. - Setting bit[i] to 1'b0 enable dispatching event[32+i] to uDMA.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_PR_MASK_6:

PR_MASK_6
"""""""""

uDMA event dispatch mask configuration registerfor events 192 to 223.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                            Description                                                                                            |
    +=====+===+====+===================================================================================================================================================================================================+
    |31:0 |R/W|MASK|Event mask to enable/disable event dispatch to UDMA peripherals. - Setting bit[i] to 1'b1 disable dispatching event[32+i] to uDMA. - Setting bit[i] to 1'b0 enable dispatching event[32+i] to uDMA.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_PR_MASK_7:

PR_MASK_7
"""""""""

uDMA event dispatch mask configuration registerfor events 224 to 255.

.. table:: 

    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                                            Description                                                                                            |
    +=====+===+====+===================================================================================================================================================================================================+
    |31:0 |R/W|MASK|Event mask to enable/disable event dispatch to UDMA peripherals. - Setting bit[i] to 1'b1 disable dispatching event[32+i] to uDMA. - Setting bit[i] to 1'b0 enable dispatching event[32+i] to uDMA.|
    +-----+---+----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_ERR_0:

ERR_0
"""""

Event queue overflow status register for events 0 to 31.

.. table:: 

    +-----+---+----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                Description                                                                 |
    +=====+===+====+============================================================================================================================================+
    |31:0 |R/W|MASK|Report MSB queue overflows. Cleared after read. Reading a 1'b1 at ERR_MSB[i] means that an overflow occurred for SoC event[32+i] FIFO queue.|
    +-----+---+----+--------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_ERR_1:

ERR_1
"""""

Event queue overflow status register for events 32 to 63.

.. table:: 

    +-----+---+----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                Description                                                                 |
    +=====+===+====+============================================================================================================================================+
    |31:0 |R/W|MASK|Report MSB queue overflows. Cleared after read. Reading a 1'b1 at ERR_MSB[i] means that an overflow occurred for SoC event[32+i] FIFO queue.|
    +-----+---+----+--------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_ERR_2:

ERR_2
"""""

Event queue overflow status register for events 64 to 95.

.. table:: 

    +-----+---+----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                Description                                                                 |
    +=====+===+====+============================================================================================================================================+
    |31:0 |R/W|MASK|Report MSB queue overflows. Cleared after read. Reading a 1'b1 at ERR_MSB[i] means that an overflow occurred for SoC event[32+i] FIFO queue.|
    +-----+---+----+--------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_ERR_3:

ERR_3
"""""

Event queue overflow status register for events 96 to 127.

.. table:: 

    +-----+---+----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                Description                                                                 |
    +=====+===+====+============================================================================================================================================+
    |31:0 |R/W|MASK|Report MSB queue overflows. Cleared after read. Reading a 1'b1 at ERR_MSB[i] means that an overflow occurred for SoC event[32+i] FIFO queue.|
    +-----+---+----+--------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_ERR_4:

ERR_4
"""""

Event queue overflow status register for events 128 to 159.

.. table:: 

    +-----+---+----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                Description                                                                 |
    +=====+===+====+============================================================================================================================================+
    |31:0 |R/W|MASK|Report MSB queue overflows. Cleared after read. Reading a 1'b1 at ERR_MSB[i] means that an overflow occurred for SoC event[32+i] FIFO queue.|
    +-----+---+----+--------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_ERR_5:

ERR_5
"""""

Event queue overflow status register for events 160 to 191.

.. table:: 

    +-----+---+----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                Description                                                                 |
    +=====+===+====+============================================================================================================================================+
    |31:0 |R/W|MASK|Report MSB queue overflows. Cleared after read. Reading a 1'b1 at ERR_MSB[i] means that an overflow occurred for SoC event[32+i] FIFO queue.|
    +-----+---+----+--------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_ERR_6:

ERR_6
"""""

Event queue overflow status register for events 192 to 223.

.. table:: 

    +-----+---+----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                Description                                                                 |
    +=====+===+====+============================================================================================================================================+
    |31:0 |R/W|MASK|Report MSB queue overflows. Cleared after read. Reading a 1'b1 at ERR_MSB[i] means that an overflow occurred for SoC event[32+i] FIFO queue.|
    +-----+---+----+--------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_ERR_7:

ERR_7
"""""

Event queue overflow status register for events 224 to 255.

.. table:: 

    +-----+---+----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                                                Description                                                                 |
    +=====+===+====+============================================================================================================================================+
    |31:0 |R/W|MASK|Report MSB queue overflows. Cleared after read. Reading a 1'b1 at ERR_MSB[i] means that an overflow occurred for SoC event[32+i] FIFO queue.|
    +-----+---+----+--------------------------------------------------------------------------------------------------------------------------------------------+

.. _soc_eu_TIMER1_SEL_HI:

TIMER1_SEL_HI
"""""""""""""

FC High Timer1 source event configuration register.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _soc_eu_TIMER1_SEL_LO:

TIMER1_SEL_LO
"""""""""""""

FC Low Timer1 source event configuration register.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _soc_eu_TIMER2_SEL_HI:

TIMER2_SEL_HI
"""""""""""""

FC High Timer2 source event configuration register.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _soc_eu_TIMER2_SEL_LO:

TIMER2_SEL_LO
"""""""""""""

FC Low Timer2 source event configuration register.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _soc_eu_FC_MASK_SET:

FC_MASK_SET
"""""""""""

Set the the FC mask of the specified event to 1.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _soc_eu_FC_MASK_CLR:

FC_MASK_CLR
"""""""""""

Set the the FC mask of the specified event to 0.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+
