

================================================================
== Vitis HLS Report for 'dense_5'
================================================================
* Date:           Wed Apr 19 17:50:07 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.892 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2013|     2013|  20.130 us|  20.130 us|  2013|  2013|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                             |                                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_dense_5_Pipeline_1_fu_193                |dense_5_Pipeline_1                |       12|       12|   0.120 us|   0.120 us|    12|    12|       no|
        |grp_dense_5_Pipeline_dense_for_flat_fu_199   |dense_5_Pipeline_dense_for_flat   |     1974|     1974|  19.740 us|  19.740 us|  1974|  1974|       no|
        |grp_dense_5_Pipeline_VITIS_LOOP_60_2_fu_247  |dense_5_Pipeline_VITIS_LOOP_60_2  |       12|       12|   0.120 us|   0.120 us|    12|    12|       no|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|       2|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |       40|    5|    1543|     896|    -|
|Memory           |        0|    -|      64|       5|    0|
|Multiplexer      |        -|    -|       -|     290|    -|
|Register         |        -|    -|     340|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |       40|    5|    1947|    1193|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        5|   ~0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+------+-----+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF  | LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+------+-----+-----+
    |grp_dense_5_Pipeline_1_fu_193                |dense_5_Pipeline_1                |        0|   0|     6|   49|    0|
    |grp_dense_5_Pipeline_VITIS_LOOP_60_2_fu_247  |dense_5_Pipeline_VITIS_LOOP_60_2  |        0|   0|     7|   71|    0|
    |grp_dense_5_Pipeline_dense_for_flat_fu_199   |dense_5_Pipeline_dense_for_flat   |       40|   5|  1530|  776|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+-----+-----+
    |Total                                        |                                  |       40|   5|  1543|  896|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |              Module             | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |dense_array_U  |dense_dense_array_RAM_AUTO_1R1W  |        0|  64|   5|    0|    10|   32|     1|          320|
    +---------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                                 |        0|  64|   5|    0|    10|   32|     1|          320|
    +---------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  81|         17|    1|         17|
    |ap_done                           |   9|          2|    1|          2|
    |dense_array_address0              |  53|         13|    4|         52|
    |dense_array_address1              |  45|         11|    4|         44|
    |dense_array_ce0                   |  17|          4|    1|          4|
    |dense_array_d0                    |  29|          7|   32|        224|
    |dense_array_d1                    |  25|          6|   32|        192|
    |dense_array_we0                   |  13|          3|    1|          3|
    |dense_to_softmax_streams_5_write  |   9|          2|    1|          2|
    |flat_to_dense_streams_5_read      |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 290|         67|   78|        542|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                 |  16|   0|   16|          0|
    |ap_done_reg                                               |   1|   0|    1|          0|
    |dense_array_load_19_reg_379                               |  32|   0|   32|          0|
    |dense_array_load_20_reg_394                               |  32|   0|   32|          0|
    |dense_array_load_21_reg_399                               |  32|   0|   32|          0|
    |dense_array_load_22_reg_414                               |  32|   0|   32|          0|
    |dense_array_load_23_reg_419                               |  32|   0|   32|          0|
    |dense_array_load_24_reg_434                               |  32|   0|   32|          0|
    |dense_array_load_25_reg_439                               |  32|   0|   32|          0|
    |dense_array_load_26_reg_444                               |  32|   0|   32|          0|
    |dense_array_load_27_reg_449                               |  32|   0|   32|          0|
    |dense_array_load_reg_374                                  |  32|   0|   32|          0|
    |grp_dense_5_Pipeline_1_fu_193_ap_start_reg                |   1|   0|    1|          0|
    |grp_dense_5_Pipeline_VITIS_LOOP_60_2_fu_247_ap_start_reg  |   1|   0|    1|          0|
    |grp_dense_5_Pipeline_dense_for_flat_fu_199_ap_start_reg   |   1|   0|    1|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 340|   0|  340|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+----------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|                     dense.5|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|                     dense.5|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|                     dense.5|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|                     dense.5|  return value|
|ap_continue                        |   in|    1|  ap_ctrl_hs|                     dense.5|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|                     dense.5|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|                     dense.5|  return value|
|flat_to_dense_streams_5_dout       |   in|   32|     ap_fifo|     flat_to_dense_streams_5|       pointer|
|flat_to_dense_streams_5_empty_n    |   in|    1|     ap_fifo|     flat_to_dense_streams_5|       pointer|
|flat_to_dense_streams_5_read       |  out|    1|     ap_fifo|     flat_to_dense_streams_5|       pointer|
|dense_to_softmax_streams_5_din     |  out|   32|     ap_fifo|  dense_to_softmax_streams_5|       pointer|
|dense_to_softmax_streams_5_full_n  |   in|    1|     ap_fifo|  dense_to_softmax_streams_5|       pointer|
|dense_to_softmax_streams_5_write   |  out|    1|     ap_fifo|  dense_to_softmax_streams_5|       pointer|
+-----------------------------------+-----+-----+------------+----------------------------+--------------+

