# Cardinal-NIC-and-Chip-Multiprocessor
Cardinal NIC and Chip Multiprocessor

phase1: design NIC ( https://github.com/jiru1997/Cardinal_NIC ) and router ring ( https://github.com/jiru1997/Cardinal_router ) <br>
phase2: design processor<br>
phase3: integrate processor, router and NIC to get a multiprocessor<br>
phase4: synthesis, static timing analysis, automatic place and route, logic equivalence verification<br>
phase5: report<br>

<img width="632" alt="image" src="https://user-images.githubusercontent.com/66343787/142299481-5925eb17-acc3-4a33-b71e-bb8267663045.png">


[proj_p4.pdf](https://github.com/jiru1997/Cardinal-NIC-and-Chip-Multiprocessor-/files/7558659/proj_p4.pdf)

[final_report.pdf](https://github.com/jiru1997/Cardinal-NIC-and-Chip-Multiprocessor/files/7636078/final_report.pdf)
