= Week 7

== TO DO

* Continue the FPGA implementation
* Write a test bench
* Try to merge the location and strand array

== Achievements

* Compact index implementation (CPU + FPGA)
* Redundant minimizer bug fixed
* Test bench for C/C++ and post-synthesis simulation

== Results

* FPGA implementation debugged, ready to be optimized and tested on real Hardware

== Questions

