/*
 * Copyright (C) 2012, Freescale Semiconductor, Inc. All Rights Reserved
 * THIS SOURCE CODE IS CONFIDENTIAL AND PROPRIETARY AND MAY NOT
 * BE USED OR DISTRIBUTED WITHOUT THE WRITTEN PERMISSION OF
 * Freescale Semiconductor, Inc.
*/

// File: i2c1_iomux_config.c

/* ------------------------------------------------------------------------------
 * <auto-generated>
 *     This code was generated by a tool.
 *     Runtime Version:3.3.2.0
 *
 *     Changes to this file may cause incorrect behavior and will be lost if
 *     the code is regenerated.
 * </auto-generated>
 * ------------------------------------------------------------------------------
*/

#include "iomux_config.h"
#include "iomux_define.h"
#include "registers/regsiomuxc.h"

// Function to configure IOMUXC for i2c1 module.
void i2c1_iomux_config(void)
{
    // Config i2c1.SCL to pad CSI0_DAT9(R4)
    // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT9_WR(0x00000005);
    // HW_IOMUXC_I2C1_IPP_SCL_IN_SELECT_INPUT_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT9_WR(0x000001C4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT9(0x53FA80E4)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad CSI0_DAT9.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 8 iomux modes to be used for pad: CSI0_DAT9.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: CSI0_D[9] of instance: ipu.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[27] of instance: gpio5.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: ROW[7] of instance: kpp.
    //                NOTE: - Config Register IOMUXC_KPP_IPP_IND_ROW_7_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: MOSI of instance: ecspi2.
    //                NOTE: - Config Register IOMUXC_ECSPI2_IPP_IND_MOSI_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: USBH3_PWR of instance: usboh3.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: SCL of instance: i2c1.
    //                NOTE: - Config Register IOMUXC_I2C1_IPP_SCL_IN_SELECT_INPUT for mode ALT5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: EMI_DEBUG[38] of instance: emi.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: TRACE[6] of instance: tpiu.
    HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT9_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT9_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT9_MUX_MODE(ALT5));
    // Pad CSI0_DAT9 is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_I2C1_IPP_SCL_IN_SELECT_INPUT(0x53FA8814)
    //   DAISY (0) Reset: SEL_CSI0_DAT9_ALT5
    //               Selecting Pads Involved in Daisy Chain.
    //               NOTE: Instance: i2c1, In Pin: ipp_scl_in
    //     SEL_CSI0_DAT9_ALT5 (0) - Selecting Pad: CSI0_DAT9 for Mode: ALT5.
    //     SEL_EIM_D21_ALT5 (1) - Selecting Pad: EIM_D21 for Mode: ALT5.
    HW_IOMUXC_I2C1_IPP_SCL_IN_SELECT_INPUT_WR(
            BF_IOMUXC_I2C1_IPP_SCL_IN_SELECT_INPUT_DAISY(SEL_CSI0_DAT9_ALT5));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT9(0x53FA8410)
    //   HVE (13) - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS (12) - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST (11) - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: CSI0_DAT9.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: CSI0_DAT9.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: CSI0_DAT9.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS (5-4) - Pull Up / Down Config. Field Reset: PUS_360KOHM_PD
    //               Select one out of next values for pad: CSI0_DAT9.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE (3) - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: CSI0_DAT9.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE (2-1) - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: CSI0_DAT9.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT9_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT9_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT9_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT9_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT9_PUS(PUS_360KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT9_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT9_DSE(DSE_120OHM));

    // Config i2c1.SDA to pad CSI0_DAT8(T1)
    // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT8_WR(0x00000005);
    // HW_IOMUXC_I2C1_IPP_SDA_IN_SELECT_INPUT_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT8_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT8(0x53FA80E0)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad CSI0_DAT8.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 8 iomux modes to be used for pad: CSI0_DAT8.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: CSI0_D[8] of instance: ipu.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[26] of instance: gpio5.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: COL[7] of instance: kpp.
    //                NOTE: - Config Register IOMUXC_KPP_IPP_IND_COL_7_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: SCLK of instance: ecspi2.
    //                NOTE: - Config Register IOMUXC_ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: USBH3_OC of instance: usboh3.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: SDA of instance: i2c1.
    //                NOTE: - Config Register IOMUXC_I2C1_IPP_SDA_IN_SELECT_INPUT for mode ALT5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: EMI_DEBUG[37] of instance: emi.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: TRACE[5] of instance: tpiu.
    HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT8_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT8_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT8_MUX_MODE(ALT5));
    // Pad CSI0_DAT8 is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_I2C1_IPP_SDA_IN_SELECT_INPUT(0x53FA8818)
    //   DAISY (0) Reset: SEL_CSI0_DAT8_ALT5
    //               Selecting Pads Involved in Daisy Chain.
    //               NOTE: Instance: i2c1, In Pin: ipp_sda_in
    //     SEL_CSI0_DAT8_ALT5 (0) - Selecting Pad: CSI0_DAT8 for Mode: ALT5.
    //     SEL_EIM_D28_ALT5 (1) - Selecting Pad: EIM_D28 for Mode: ALT5.
    HW_IOMUXC_I2C1_IPP_SDA_IN_SELECT_INPUT_WR(
            BF_IOMUXC_I2C1_IPP_SDA_IN_SELECT_INPUT_DAISY(SEL_CSI0_DAT8_ALT5));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT8(0x53FA840C)
    //   HVE (13) - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS (12) - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST (11) - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: CSI0_DAT8.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: CSI0_DAT8.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: CSI0_DAT8.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS (5-4) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: CSI0_DAT8.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE (3) - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: CSI0_DAT8.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE (2-1) - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: CSI0_DAT8.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT8_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT8_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT8_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT8_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT8_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT8_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT8_DSE(DSE_120OHM));
}
