   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "main.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.NVIC_EnableIRQ,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	NVIC_EnableIRQ:
  25              	.LFB108:
  26              	 .file 1 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include/core_cm4.h"
   1:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V4.30
   5:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  * @date     20. October 2015
   6:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
   9:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    All rights reserved.
  10:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      to endorse or promote products derived from this software without
  19:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      specific prior written permission.
  20:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    *
  21:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  34:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  35:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  36:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
  40:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  41:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  44:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  45:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  46:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  47:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  48:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
  49:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  50:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
  51:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  54:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  57:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  59:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  60:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
  63:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  64:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  65:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  66:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  67:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  68:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
  69:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  70:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
  71:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
  72:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  73:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  74:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  79:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  81:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  82:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __CC_ARM )
  83:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  87:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  92:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
  93:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  97:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  98:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __packed
 113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #else
 118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #error Unknown compiler
 119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
 124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
 125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
 216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
 265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #else
 268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
 297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 305:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 306:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 308:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 309:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 310:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   struct
 311:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 312:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 323:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 324:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 325:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 328:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 331:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 334:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 337:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 340:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 343:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 344:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 345:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 347:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 348:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 349:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   struct
 350:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 351:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 356:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 357:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 358:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 361:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 362:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 363:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 365:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 366:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 367:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   struct
 368:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 369:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 383:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 384:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 385:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 388:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 391:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 394:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 397:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 400:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 403:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 406:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 409:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 412:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 413:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 414:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 416:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 417:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 418:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   struct
 419:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 420:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 427:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 428:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 429:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 432:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 435:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 438:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 440:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 441:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 442:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 443:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 446:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 447:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 448:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 449:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 451:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 452:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 453:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 455:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RSERVED1[24U];
 457:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 459:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 461:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 463:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 465:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 467:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 468:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 472:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 474:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 475:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 476:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 477:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 480:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 481:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 482:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 483:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 485:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 486:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 487:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 507:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 509:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 510:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 511:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 514:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 517:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 520:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 523:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 526:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 530:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 533:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 536:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 539:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 542:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 545:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 548:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 551:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 554:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 557:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 561:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 565:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 568:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 571:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 574:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 577:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 580:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 583:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 584:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 587:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 590:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 593:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 597:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 600:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 603:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 606:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 609:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 612:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 616:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 619:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 622:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 625:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 628:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 631:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 634:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 637:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 640:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 643:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 646:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 649:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 652:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 655:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 659:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 662:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 665:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 669:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 672:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 675:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 679:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 682:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 685:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 688:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 691:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 693:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 694:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 695:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 696:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 699:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 700:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 701:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 702:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 704:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 705:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 706:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 707:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 710:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 711:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 715:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 719:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 722:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 725:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 728:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 731:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 733:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 734:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 735:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 736:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 739:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 740:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 741:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 742:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 744:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 745:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 746:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 751:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 752:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 756:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 759:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 762:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 765:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 766:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 769:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 770:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 773:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 777:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 780:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 783:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 785:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 786:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 787:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 788:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 791:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 792:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 793:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 794:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 796:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 797:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 798:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 799:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 800:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 805:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 807:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 809:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[29U];
 811:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 815:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 818:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 831:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 832:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 836:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 840:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 843:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 846:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 849:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 852:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 855:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 858:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 861:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 864:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 868:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 872:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 876:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 880:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 883:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 886:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 888:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 889:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 890:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 891:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 894:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 895:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 896:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 897:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 899:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 900:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 901:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 913:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 917:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 921:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 925:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 926:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 927:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 930:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 933:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 936:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 939:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 942:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 945:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 948:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 951:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 954:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 957:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 960:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 963:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 966:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 969:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 972:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 975:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 978:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 981:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 985:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 989:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 993:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 997:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1001:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1005:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1009:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1012:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1015:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1018:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1021:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1024:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1027:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1030:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1033:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1035:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1036:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1037:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1038:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1041:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1042:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1043:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1044:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1046:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1047:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1048:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1051:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1053:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1055:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1059:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1063:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1067:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1070:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1073:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1074:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1078:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1082:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1086:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1089:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1092:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1095:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1099:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
1284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1306:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1307:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1311:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1314:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1317:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1320:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1323:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1326:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1329:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1332:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1335:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1339:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1343:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1346:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1349:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1352:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1356:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1359:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1362:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1365:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1368:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1371:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1374:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1377:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1381:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1384:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1387:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1390:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
1392:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1393:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1394:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1395:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1396:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1399:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1400:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1401:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1402:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1404:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1405:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1406:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1411:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1412:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1416:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1419:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1422:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1425:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1428:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1431:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1434:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1437:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1440:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1443:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1446:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1449:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1453:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1456:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1460:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1463:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1466:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1469:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1472:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1475:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1478:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1481:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1484:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1487:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1490:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1493:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1496:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1498:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1499:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1500:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1501:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1504:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1505:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1506:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1507:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field.
1510:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1511:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
1512:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1514:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1515:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register.
1518:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1519:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
1520:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1522:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1524:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1525:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1526:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1527:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1530:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1531:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1532:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1542:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1551:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
1555:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1556:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
1560:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1561:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1562:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1563:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1564:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1565:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1566:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1567:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1568:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1569:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1570:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1571:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1572:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1573:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1574:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
1576:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1577:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1578:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1579:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1581:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1585:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1586:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1587:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1588:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1589:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1592:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1593:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1596:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1598:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1599:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1601:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1608:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1609:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1610:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1611:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1612:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1615:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1617:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1618:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1619:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1620:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1621:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1622:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Enable External Interrupt
1623:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1626:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
  27              	 .loc 1 1627 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 83B0     	 sub sp,sp,#12
  37              	.LCFI1:
  38              	 .cfi_def_cfa_offset 16
  39 0004 00AF     	 add r7,sp,#0
  40              	.LCFI2:
  41              	 .cfi_def_cfa_register 7
  42 0006 0346     	 mov r3,r0
  43 0008 FB71     	 strb r3,[r7,#7]
1628:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  44              	 .loc 1 1628 0
  45 000a 0849     	 ldr r1,.L2
  46 000c 97F90730 	 ldrsb r3,[r7,#7]
  47 0010 5B09     	 lsrs r3,r3,#5
  48 0012 FA79     	 ldrb r2,[r7,#7]
  49 0014 02F01F02 	 and r2,r2,#31
  50 0018 0120     	 movs r0,#1
  51 001a 00FA02F2 	 lsl r2,r0,r2
  52 001e 41F82320 	 str r2,[r1,r3,lsl#2]
1629:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
  53              	 .loc 1 1629 0
  54 0022 0C37     	 adds r7,r7,#12
  55              	.LCFI3:
  56              	 .cfi_def_cfa_offset 4
  57 0024 BD46     	 mov sp,r7
  58              	.LCFI4:
  59              	 .cfi_def_cfa_register 13
  60              	 
  61 0026 5DF8047B 	 ldr r7,[sp],#4
  62              	.LCFI5:
  63              	 .cfi_restore 7
  64              	 .cfi_def_cfa_offset 0
  65 002a 7047     	 bx lr
  66              	.L3:
  67              	 .align 2
  68              	.L2:
  69 002c 00E100E0 	 .word -536813312
  70              	 .cfi_endproc
  71              	.LFE108:
  73              	 .section .text.NVIC_SystemReset,"ax",%progbits
  74              	 .align 2
  75              	 .thumb
  76              	 .thumb_func
  78              	NVIC_SystemReset:
  79              	.LFB118:
1630:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1631:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1632:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1633:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Disable External Interrupt
1634:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1635:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1636:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1637:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1638:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1639:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1640:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1641:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1642:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1643:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1644:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Pending Interrupt
1645:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
1646:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1647:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not pending.
1648:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is pending.
1649:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1650:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1651:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1652:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1653:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1654:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1655:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1656:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1657:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Pending Interrupt
1658:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the pending bit of an external interrupt.
1659:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
1660:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1661:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1662:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1663:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1664:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1665:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1666:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1667:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1668:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Clear Pending Interrupt
1669:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Clears the pending bit of an external interrupt.
1670:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1671:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1672:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1673:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1674:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1675:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1676:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1677:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1678:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1679:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Active Interrupt
1680:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the active register in NVIC and returns the active bit.
1681:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1682:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not active.
1683:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is active.
1684:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1685:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1686:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1687:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1688:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1689:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1690:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1691:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1692:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Interrupt Priority
1693:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority of an interrupt.
1694:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \note    The priority cannot be set for every core interrupt.
1695:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1696:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]  priority  Priority to set.
1697:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1698:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1699:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1700:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) < 0)
1701:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
1702:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1703:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   }
1704:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   else
1705:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
1706:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1707:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   }
1708:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1709:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1710:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1711:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1712:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Priority
1713:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority of an interrupt.
1714:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify an external (device specific) interrupt,
1715:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify an internal (core) interrupt.
1716:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1717:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return             Interrupt Priority.
1718:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1719:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1720:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1721:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1722:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1723:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) < 0)
1724:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
1725:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1726:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   }
1727:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   else
1728:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
1729:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1730:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   }
1731:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1732:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1733:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1734:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1735:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Encode Priority
1736:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1737:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            preemptive priority value, and subpriority value.
1738:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1739:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1740:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1741:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1742:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1743:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1744:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1745:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1746:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1747:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1748:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1749:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1750:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1751:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1752:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1753:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1754:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   return (
1755:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1756:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1757:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****          );
1758:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1759:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1760:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1761:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1762:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Decode Priority
1763:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1764:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            preemptive priority value and subpriority value.
1765:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1766:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1767:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1768:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1769:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1770:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1771:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1772:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1773:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1774:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1775:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1776:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1777:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1778:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1779:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1780:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1781:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1782:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1783:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1784:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1785:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1786:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1787:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   System Reset
1788:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1789:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1790:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1791:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
  80              	 .loc 1 1791 0
  81              	 .cfi_startproc
  82              	 
  83              	 
  84              	 
  85 0000 80B4     	 push {r7}
  86              	.LCFI6:
  87              	 .cfi_def_cfa_offset 4
  88              	 .cfi_offset 7,-4
  89 0002 00AF     	 add r7,sp,#0
  90              	.LCFI7:
  91              	 .cfi_def_cfa_register 7
  92              	.LBB8:
  93              	.LBB9:
  94              	 .file 2 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include/cmsis_gcc.h"
   1:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @version  V4.30
   5:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @date     20. October 2015
   6:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
   9:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****    All rights reserved.
  10:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****      specific prior written permission.
  20:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****    *
  21:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  34:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  35:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  38:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ignore some GCC warnings */
  39:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  41:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  45:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  46:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  47:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
  51:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  52:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  53:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  54:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  58:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  60:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  62:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  63:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  64:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  65:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  69:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  71:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  73:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  74:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  75:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  76:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register
  77:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Control Register value
  79:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  80:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  82:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
  83:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  84:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
  86:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  87:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  88:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  89:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  90:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register
  91:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  94:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  96:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  98:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  99:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get IPSR Register
 102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               IPSR Register value
 104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get APSR Register
 116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               APSR Register value
 118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get xPSR Register
 130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               xPSR Register value
 133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask
 196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask
 210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable FIQ
 223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable FIQ
 234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority
 245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority
 259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask
 282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask
 296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 306:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 307:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 309:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 310:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get FPSCR
 311:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 314:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 316:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 318:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 319:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("");
 321:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("");
 323:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 324:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 325:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(0);
 326:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 327:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 328:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 329:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 330:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 331:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set FPSCR
 332:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 335:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 337:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("");
 340:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("");
 342:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 343:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 344:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 345:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 347:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 348:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 349:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 351:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 352:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated instructions
 355:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 356:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** */
 357:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 358:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 365:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 368:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 369:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 370:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   No Operation
 371:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 373:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 375:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("nop");
 376:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 377:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 378:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 379:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 380:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 383:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 385:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 387:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 388:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 389:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 390:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Event
 391:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 394:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 396:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 398:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 399:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 400:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 401:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Send Event
 402:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 404:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 406:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sev");
 407:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 408:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 409:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 410:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 411:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****            after the instruction has been completed.
 415:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 416:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 418:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 420:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 421:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 422:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 423:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 427:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 429:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  95              	 .loc 2 429 0
  96              	
  97 0004 BFF34F8F 	 dsb 0xF
  98              	
  99              	 .thumb
 100              	.LBE9:
 101              	.LBE8:
1792:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1793:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                                                                        buffered write are completed
1794:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 102              	 .loc 1 1794 0
 103 0008 0549     	 ldr r1,.L6
1795:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 104              	 .loc 1 1795 0
 105 000a 054B     	 ldr r3,.L6
 106 000c DB68     	 ldr r3,[r3,#12]
 107 000e 03F4E062 	 and r2,r3,#1792
1794:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 108              	 .loc 1 1794 0
 109 0012 044B     	 ldr r3,.L6+4
 110 0014 1343     	 orrs r3,r3,r2
 111 0016 CB60     	 str r3,[r1,#12]
 112              	.LBB10:
 113              	.LBB11:
 114              	 .loc 2 429 0
 115              	
 116 0018 BFF34F8F 	 dsb 0xF
 117              	
 118              	 .thumb
 119              	.L5:
 120              	.LBE11:
 121              	.LBE10:
 122              	.LBB12:
 123              	.LBB13:
 375:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 124              	 .loc 2 375 0 discriminator 1
 125              	
 126 001c 00BF     	 nop
 127              	
 128              	 .thumb
 129              	.LBE13:
 130              	.LBE12:
1796:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1797:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1798:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1799:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   for(;;)                                                           /* wait until reset */
1800:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
1801:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     __NOP();
1802:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   }
 131              	 .loc 1 1802 0 discriminator 1
 132 001e FDE7     	 b .L5
 133              	.L7:
 134              	 .align 2
 135              	.L6:
 136 0020 00ED00E0 	 .word -536810240
 137 0024 0400FA05 	 .word 100270084
 138              	 .cfi_endproc
 139              	.LFE118:
 141              	 .section .text.XMC_USIC_CH_SetFrameLength,"ax",%progbits
 142              	 .align 2
 143              	 .thumb
 144              	 .thumb_func
 146              	XMC_USIC_CH_SetFrameLength:
 147              	.LFB261:
 148              	 .file 3 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_usic.h"
   1:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
   2:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @file xmc_usic.h
   3:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @date 2016-04-10
   4:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
   5:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @cond
   6:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   *************************************************************************************************
   7:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMClib v2.1.8 - XMC Peripheral Driver Library 
   8:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
   9:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Copyright (c) 2015-2016, Infineon Technologies AG
  10:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * All rights reserved.                        
  11:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *                                             
  12:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * following conditions are met:   
  14:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  15:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * disclaimer.                        
  17:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  18:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  21:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * products derived from this software without specific prior written permission.                  
  23:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  24:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  32:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  **************************************************************************************************
  35:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  36:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Change History
  37:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * --------------
  38:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  39:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-02-20:
  40:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Initial draft<br>
  41:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Documentation improved <br>
  42:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  43:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-05-08:
  44:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetInputTriggerCombinationMode() and XMC_USIC_CH_SetTransmitBufferStatus
  45:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *      
  46:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-06-20:
  47:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  48:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  49:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-17:
  50:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Bug fixed in XMC_USIC_CH_SetTransmitBufferStatus API. OR operator removed.
  51:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  52:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-24:
  53:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for enabling/disabling delay compensation XMC_USIC_CH_DisableDelayCompensation(
  54:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *       XMC_USIC_CH_DisableDelayCompensation()
  55:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  56:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-25:
  57:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for defining if the data shift unit input is derived
  58:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *       from the input data path DXn or from the selected protocol pre-processors: XMC_USIC_CH_Con
  59:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *       and XMC_USIC_CH_ConnectInputDataShiftToDataInput()
  60:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  61:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-27:
  62:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Fixed bug in XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T value.
  63:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for direct TBUF access: XMC_USIC_CH_WriteToTBUF() and XMC_USIC_CH_WriteToTBUFTC
  64:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for external input for BRG configuration:XMC_USIC_CH_ConfigExternalInputSignalT
  65:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  66:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-28:
  67:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added API for enabling the transfer trigger unit to set bit TCSR.TE if the trigger signal 
  68:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *       Clear to Send (CTS) signal: XMC_USIC_CH_EnableTBUFDataValidTrigger() and XMC_USIC_CH_Disab
  69:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  70:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-03-09:
  71:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Optimization of write only registers
  72:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  73:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-04-10:
  74:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added an API to put the data into FIFO when hardware port control is enabled: XMC_USIC_CH_
  75:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  76:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @endcond
  77:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  78:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
  79:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
  80:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #ifndef XMC_USIC_H
  81:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC_H
  82:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
  83:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * HEADER FILES
  84:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
  85:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
  86:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #include "xmc_common.h"
  87:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
  88:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
  89:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup XMClib XMC Peripheral Library
  90:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
  91:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
  92:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
  93:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
  94:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup USIC
  95:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @brief Universal Serial Interface Channel(USIC) driver for serial communication.
  96:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  97:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The Universal Serial Interface Channel(USIC) module is a flexible interface module
  98:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * covering several serial communication protocols. A USIC module contains two
  99:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * independent communication channels named USICx_CH0 and USICx_CH1, with x
 100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * being the number of the USIC module. The user can program, during run-time, which protocol will 
 101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * by each communication channel and which pins are used.
 102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The driver provides APIs, configuration structures and enumerations to configure common features
 103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * communication protocols.
 104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
 105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC driver features:
 106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of FIFO for transmit and receive functions.
 107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides a structure type XMC_USIC_CH_t to represent the USIC channel registers in a programm
 108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  friendly format.
 109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of automatic update for frame length, word length, slave select or slave
 110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows transmission of data to FIFO using XMC_USIC_CH_TXFIFO_PutData() and XMC_USIC_CH_TXFIFO
 111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows reading of received data in FIFO using XMC_USIC_CH_RXFIFO_GetData()
 112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of baudrate using XMC_USIC_CH_SetBaudrate()
 113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides API to trigger interrupts using XMC_USIC_CH_TriggerServiceRequest()
 114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
 115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * MACROS
 119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0 ((XMC_USIC_t *)USIC0_BASE)			/**< USIC0 module base address */
 122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH0 ((XMC_USIC_CH_t *)USIC0_CH0_BASE)	/**< USIC0 channel 0 base address */
 123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH1 ((XMC_USIC_CH_t *)USIC0_CH1_BASE)	/**< USIC0 channel 1 base address */
 124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC1)
 126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1 ((XMC_USIC_t *)USIC1_BASE)			/**< USIC1 module base address */
 127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH0 ((XMC_USIC_CH_t *)USIC1_CH0_BASE)	/**< USIC1 channel 0 base address */
 128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH1 ((XMC_USIC_CH_t *)USIC1_CH1_BASE)	/**< USIC1 channel 1 base address */
 129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC2)
 132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2 ((XMC_USIC_t *)USIC2_BASE)			/**< USIC2 module base address */
 133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH0 ((XMC_USIC_CH_t *)USIC2_CH0_BASE)	/**< USIC2 channel 0 base address */
 134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH1 ((XMC_USIC_CH_t *)USIC2_CH1_BASE)	/**< USIC2 channel 1 base address */
 135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Msk  USIC_CH_DX0CR_DSEL_Msk   /**< Common mask for DSEL bitfield mask in 
 138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Pos  USIC_CH_DX0CR_DSEL_Pos   /**< Common mask for DSEL bitfield position
 139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Pos USIC_CH_DX0CR_SFSEL_Pos  /**< Common mask for SFSEL bitfield positio
 140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Msk USIC_CH_DX0CR_SFSEL_Msk  /**< Common mask for SFSEL bitfield mask in
 141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DPOL_Msk  USIC_CH_DX0CR_DPOL_Msk   /**< Common mask for DPOL bitfield mask in 
 142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DFEN_Msk  USIC_CH_DX0CR_DFEN_Msk   /**< Common mask for DFEN bitfield mask in 
 143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEN_Msk  USIC_CH_DX0CR_DSEN_Msk   /**< Common mask for DSEN bitfield mask in 
 144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Pos    USIC_CH_DX0CR_CM_Pos     /**< Common mask for CM bitfield position i
 145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Msk    USIC_CH_DX0CR_CM_Msk     /**< Common mask for CM bitfield mask in DX
 146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_Msk  USIC_CH_DX0CR_INSW_Msk   /**< Common mask for INSW bitfield mask in 
 147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_pos  USIC_CH_DX0CR_INSW_Pos   /**< Common mask for INSW bitfield position
 148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC1
 150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  #include "xmc1_usic_map.h"
 151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC4
 154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  #include "xmc4_usic_map.h"
 155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * ENUMS
 159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel driver status
 163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_STATUS
 165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_OK,    /**< USIC driver status : OK */
 167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_ERROR, /**< USIC driver status : ERROR */
 168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_BUSY   /**< USIC driver status : BUSY */
 169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_STATUS_t;
 170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel kernel mode
 173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_KERNEL_MODE
 175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_0  = 0x0UL,  /**< Run mode 0 (transmission and reception possible)*/
 177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_1  = 0x1UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Run mode 1 (transmissio
 178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_0 = 0x2UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Stop mode 0 (no transmi
 179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_1 = 0x3UL << USIC_CH_KSCFG_NOMCFG_Pos   /**< Stop mode 1 (both trans
 180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_KERNEL_MODE_t;
 181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel operating mode
 184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_OPERATING_MODE
 186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_IDLE = 0x0UL, /**< USIC channel idle */
 188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_SPI  = 0x1UL << USIC_CH_CCR_MODE_Pos, /**< SPI mode */
 189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_UART = 0x2UL << USIC_CH_CCR_MODE_Pos, /**< UART mode */
 190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2S  = 0x3UL << USIC_CH_CCR_MODE_Pos, /**< I2S mode */
 191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2C  = 0x4UL << USIC_CH_CCR_MODE_Pos  /**< I2C mode */
 192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_OPERATING_MODE_t;
 193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel inputs
 196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT
 198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX0, /**< DX0 input */
 200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX1, /**< DX1 input */
 201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX2, /**< DX2 input */
 202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX3, /**< DX3 input */
 203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX4, /**< DX4 input */
 204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX5  /**< DX5 input */
 205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_t;
 206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input source sampling frequency
 209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_SAMPLING_FREQ
 211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FPERIPH            = 0x0UL, /**< Use fperiph frequency for input 
 213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FRACTIONAL_DIVIDER = 0x1UL << USIC_CH_DXCR_SFSEL_Pos  /**< Use fF
 214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_SAMPLING_FREQ_t;
 215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input combination mode
 218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_COMBINATION_MODE
 220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_TRIGGER_DISABLED = 0x0UL, /**< The trigger activation is disab
 222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_RISING_EDGE      = 0x1UL, /**< A rising edge activates DXnT*/
 223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_FALLING_EDGE     = 0x2UL, /**< A falling edge activates DXnT*/
 224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_BOTH_EDGES       = 0x3UL, /**< Both edges activate DXnT*/
 225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_COMBINATION_MODE_t;
 226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel data transmission start modes.
 229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Data shifted out of the transmit pin depends on the value configured for the
 230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * TDEN bitfield of the TCSR register. Following enum values are used for configuring
 231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * the TCSR->TDEN bitfield.
 232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_START_TRANSMISION_MODE
 234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_DISABLED      = 0x0U, /**< Passive data level is sent out on transm
 236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV        = 0x1UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_0 = 0x2UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_1 = 0x3UL << USIC_CH_TCSR_TDEN_Pos  /**< Transmission o
 239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_START_TRANSMISION_MODE_t;
 240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel interrupt node pointers
 243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INTERRUPT_NODE_POINTER
 245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = USIC_CH_INPR_TSINP_Pos, /**< Node pointe
 247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = USIC_CH_INPR_TBINP_Pos, /**< Node pointe
 248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIVE             = USIC_CH_INPR_RINP_Pos,  /**< Node pointe
 249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = USIC_CH_INPR_AINP_Pos,  /**< Node pointe
 250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = USIC_CH_INPR_PINP_Pos   /**< Node pointe
 251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INTERRUPT_NODE_POINTER_t;
 252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel events
 255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_EVENT
 257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk, /**< Receive start event */
 259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk, /**< Data lost event */
 260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk, /**< Transmit shift event */
 261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk, /**< Transmit buffer event */
 262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,  /**< Receive event */
 263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,  /**< Alternate receive event */
 264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk /**< Baudrate generator event */
 265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_EVENT_t;
 266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel parity mode
 269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_PARITY_MODE
 271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_NONE     = 0x0UL,  /**< Disable parity mode */
 273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_EVEN     = 0x2UL << USIC_CH_CCR_PM_Pos,  /**< Enable even parity mode */
 274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_ODD      = 0x3UL << USIC_CH_CCR_PM_Pos   /**< Enable odd parity mode */
 275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PARITY_MODE_t;
 276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data output mode
 279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_DATA_OUTPUT_MODE
 281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_NORMAL   = 0x0UL,  /**< Data output normal mode */
 283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_INVERTED = 0x1UL << USIC_CH_SCTR_DOCFG_Pos   /**< Data output invert
 284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_DATA_OUTPUT_MODE_t;
 285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status
 288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS
 290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_IDLE = 0x0UL,                 /**< Transfer buffer is currently idle*/
 292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_BUSY = USIC_CH_TCSR_TDV_Msk   /**< Transfer buffer is currently busy*/
 293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_t;
 294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status modification
 299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS_SET
 301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_BUSY   = 0x1UL, /**< Set Transfer buffer status to busy*/
 303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_IDLE   = 0x2UL  /**< Set Transfer buffer status to idle*/
 304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_SET_t;
 305:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 306:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 307:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive buffer status
 308:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 309:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RBUF_STATUS
 310:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 311:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID0 = USIC_CH_RBUFSR_RDV0_Msk, /**< RBUF0 data has not yet been r
 312:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID1 = USIC_CH_RBUFSR_RDV1_Msk  /**< RBUF1 data has not yet been r
 313:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RBUF_STATUS_t;
 314:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 315:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 316:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel output signal passive data level
 317:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 318:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USCI_CH_PASSIVE_DATA_LEVEL
 319:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 320:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL0 = 0x0UL, /**< Passive level(idle mode signal level) 0 */
 321:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL1 = 0x1UL << USIC_CH_SCTR_PDL_Pos  /**< Passive level(idle mode sig
 322:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PASSIVE_DATA_LEVEL_t;
 323:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 324:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 325:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO size
 326:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 327:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_FIFO_SIZE
 328:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 329:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_DISABLED     = 0x0U,  /**< FIFO Disabled */
 330:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_2WORDS  = 0x1U,  /**< FIFO size: 2 words */
 331:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_4WORDS  = 0x2U,  /**< FIFO size: 4 words */
 332:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_8WORDS  = 0x3U,  /**< FIFO size: 8 words */
 333:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_16WORDS = 0x4U,  /**< FIFO size: 16 words */
 334:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_32WORDS = 0x5U,  /**< FIFO size: 32 words */
 335:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_64WORDS = 0x6U   /**< FIFO size: 64 words */
 336:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_FIFO_SIZE_t;
 337:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 338:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 339:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO interrupt node pointers
 340:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 341:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER
 342:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 343:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_TBCTR_STBINP_Pos,  /**< Node pointe
 344:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_TBCTR_ATBINP_Pos   /**< Node pointe
 345:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t;
 346:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 347:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 348:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO event configuration
 349:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 350:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT_CONF
 351:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 352:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD  = USIC_CH_TBCTR_STBIEN_Msk,   /**< Enable FIFO standard t
 353:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_TBCTR_TBERIEN_Msk  /**< Enable transmi
 354:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_CONF_t;
 355:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 356:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 357:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO status
 358:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 359:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT
 360:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 361:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_STANDARD = USIC_CH_TRBSR_STBI_Msk,    /**< Transmit FIFO status: Standar
 362:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_ERROR    = USIC_CH_TRBSR_TBERI_Msk    /**< Transmit FIFO status: Error e
 363:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_t;
 364:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 365:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 366:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO interrupt node pointers
 367:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 368:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER
 369:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 370:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_RBCTR_SRBINP_Pos, /**< Node pointer
 371:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_RBCTR_ARBINP_Pos  /**< Node pointer
 372:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t;
 373:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 374:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 375:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO event configuration
 376:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 377:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT_CONF
 378:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 379:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD  = USIC_CH_RBCTR_SRBIEN_Msk,   /**< Enable FIFO standard r
 380:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_RBCTR_RBERIEN_Msk,  /**< Enable receiv
 381:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE = USIC_CH_RBCTR_ARBIEN_Msk   /**< Enable FIFO alternative
 382:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_CONF_t;
 383:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 384:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 385:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO status
 386:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 387:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT
 388:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 389:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_STANDARD  = USIC_CH_TRBSR_SRBI_Msk,   /**< Receive FIFO status: Standard
 390:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ERROR     = USIC_CH_TRBSR_RBERI_Msk,  /**< Receive FIFO status: Error ev
 391:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE = USIC_CH_TRBSR_ARBI_Msk    /**< Receive FIFO status: Alternat
 392:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_t;
 393:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 394:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 395:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator clock source
 396:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 397:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_SOURCE
 398:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 399:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DIVIDER = 0x0UL, /**< Baudrate generator clock source : Source divid
 400:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T    = 0x2UL << USIC_CH_BRG_CLKSEL_Pos  /**< Baudrate generator c
 401:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_SOURCE_t;
 402:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 403:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 404:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator divider mode
 405:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 406:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE
 407:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 408:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_DISABLED   = 0x0UL, /**< Baudrate generator clock divider: Dis
 409:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL     = 0x1UL << USIC_CH_FDR_DM_Pos, /**< Baudrate genera
 410:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL = 0x2UL << USIC_CH_FDR_DM_Pos  /**< Baudrate genera
 411:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_t;
 412:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 413:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 414:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator master clock passive level
 415:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 416:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL
 417:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 418:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_0 = 0x0UL, /**< Baudrate generator master clock passiv
 419:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_1 = 0x1UL << USIC_CH_BRG_MCLKCFG_Pos  /**< Baudrate ge
 420:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_t;
 421:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 422:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 423:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock passive level
 424:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 425:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
 426:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 427:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED = 0x0UL, /**< Shift clock passive leve
 428:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED = 0x1UL << USIC_CH_BRG_SCLKCFG_Pos, /*
 429:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED  = (int32_t)(0x2UL << USIC_CH_BRG_SCLKC
 430:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED  = (int32_t)(0x3UL << USIC_CH_BRG_SCLKC
 431:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t;
 432:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 433:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 434:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock output
 435:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 436:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT
 437:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 438:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK = 0x0UL, /**< Baudrate generator shift clock output: SCL.
 439:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1 = 0x1UL << USIC_CH_BRG_SCLKOSEL_Pos   /**< Baudrate genera
 440:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t;
 441:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 442:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 443:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * DATA STRUCTURES
 444:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 445:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 446:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard start*/
 447:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 448:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma push
 449:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma anon_unions
 450:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 451:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma warning 586
 452:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 453:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 454:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 455:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC module structure
 456:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 457:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef USIC_GLOBAL_TypeDef XMC_USIC_t;
 458:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 459:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 460:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel structure.<br> The members of the structure are same as in the device header file, 
 461:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * except for some registers.
 462:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * DX0CR, DX1CR, DX2CR, DX3CR, DX4CR and DX5CR are replaced with the array DXCR[6].
 463:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * TBUF0 to TBUF31 are replaced with TBUF[32].
 464:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * IN0 to IN31 are replaced with IN[32].
 465:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 466:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef struct XMC_USIC_CH
 467:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 468:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED0;
 469:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  CCFG;			/**< Channel configuration register*/
 470:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED1;
 471:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  KSCFG;			/**< Kernel state configuration register*/
 472:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  FDR;			/**< Fractional divider configuration register*/
 473:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BRG;			/**< Baud rate generator register*/
 474:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  INPR;			/**< Interrupt node pointer register*/
 475:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  DXCR[6];		/**< Input control registers DX0 to DX5.*/
 476:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  SCTR;			/**< Shift control register*/
 477:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TCSR;
 478:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 479:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   union {
 480:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IICMode;	/**< I2C protocol configuration register*/
 481:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IISMode; /**< I2S protocol configuration register*/
 482:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_SSCMode;	/**< SPI protocol configuration register*/
 483:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR;			/**< Protocol configuration register*/
 484:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_ASCMode;	/**< UART protocol configuration register*/
 485:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   };
 486:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CCR;			/**< Channel control register*/
 487:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CMTR;			/**< Capture mode timer register*/
 488:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 489:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   union {
 490:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IICMode;	/**< I2C protocol status register*/
 491:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IISMode;	/**< I2S protocol status register*/
 492:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_SSCMode;	/**< SPI protocol status register*/
 493:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR;			/**< Protocol status register*/
 494:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_ASCMode;	/**< UART protocol status register*/
 495:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   };
 496:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  PSCR;			/**< Protocol status clear register*/
 497:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFSR;		/**< Receive buffer status register*/
 498:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF;			/**< Receive buffer register*/
 499:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFD;			/**< Debug mode receive buffer register*/
 500:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF0;			/**< Receive buffer 0*/
 501:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF1;			/**< Receive buffer 1*/
 502:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF01SR;		/**< Receive buffer status register*/
 503:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  FMR;			/**< Flag modification register*/
 504:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED2[5];
 505:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBUF[32];		/**< Tranmsit buffer registers*/
 506:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYP;			/**< FIFO bypass register*/
 507:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYPCR;			/**< FIFO bypass control register*/
 508:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBCTR;			/**< Transmit FIFO control register*/
 509:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  RBCTR;			/**< Receive FIFO control register*/
 510:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  TRBPTR;		/**< Transmit/recive buffer pointer register*/
 511:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TRBSR;			/**< Transmit/receive buffer status register*/
 512:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  TRBSCR;		/**< Transmit/receive buffer status clear register*/
 513:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTR;			/**< Receive FIFO output register*/
 514:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTDR;			/**< Receive FIFO debug output register*/
 515:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED3[23];
 516:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  IN[32];		/**< Transmit FIFO input register*/
 517:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_t;
 518:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 519:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 520:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard end*/
 521:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 522:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma pop
 523:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 524:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma warning restore
 525:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 526:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 527:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 528:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * API PROTOTYPES
 529:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  ******************************************************************************/
 530:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 531:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #ifdef __cplusplus
 532:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** extern "C" {
 533:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 534:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 535:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsModuleValid(const XMC_USIC_t *const module)
 536:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 537:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 538:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 539:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = (module == XMC_USIC0);
 540:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)  
 541:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC1);
 542:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 543:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)  
 544:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC2);
 545:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 546:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 547:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 548:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 549:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 550:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsChannelValid(const XMC_USIC_CH_t *const channel)
 551:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 552:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 553:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 554:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1));
 555:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)  
 556:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC1_CH0) || (channel == XMC_USIC1_CH1));
 557:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 558:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)  
 559:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC2_CH0) || (channel == XMC_USIC2_CH1));
 560:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 561:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 562:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 563:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 564:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 565:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /* Common APIs */
 566:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 567:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 568:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 569:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 570:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 571:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
 572:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 573:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC module.\n\n
 574:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the clock for the USIC module by following the
 575:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * clock enabling sequence for the selected device.
 576:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 577:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 578:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 579:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 580:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Enable(XMC_USIC_t *const usic);
 581:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 582:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 583:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 584:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 585:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 586:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 587:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC module.\n\n
 588:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the clock for the USIC module by following the clock
 589:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * disabling sequence for the selected device.
 590:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 591:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 592:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 593:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 594:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Disable(XMC_USIC_t *const usic);
 595:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 596:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 597:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 598:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 599:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 600:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 601:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC channel. \n\n
 602:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is enabled by setting the module enable bit in KSCFG register bitfield MODEN.
 603:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * On enabling, the channel is set to idle mode.
 604:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 605:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 606:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 607:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 608:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel);
 609:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 610:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 611:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 612:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 613:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 614:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 615:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC channel.\n\n
 616:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is disabled by setting the module enable bit(MDEN) to 0 in the register KSCFG.
 617:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 618:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 619:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 620:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 621:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Disable(XMC_USIC_CH_t *const channel);
 622:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 623:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 624:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 625:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 626:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  rate Desired baudrate. \b Range: minimum value = 100, maximum value depends on the perip
 627:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				and \a oversampling. Maximum baudrate can be derived using the formula: (fperiph * 1023)/(10
 628:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 629:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 630:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 631:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status indicating the baudrate configuration.\n
 632:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_STATUS_OK if baudrate is successfully configured,
 633:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 					  @ref XMC_USIC_CH_STATUS_ERROR if desired baudrate or oversampling is invalid.
 634:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 635:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 636:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the baudrate of the USIC channel. \n\n
 637:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Baudrate is configured by considering the peripheral frequency and the desired baudrate.
 638:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Optimum values of FDR->STEP and BRG->PDIV are calulated and used for generating the desired
 639:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * baudrate.
 640:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 641:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 642:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetStartTransmisionMode(), XMC_USIC_CH_SetInputSource() \n\n\n
 643:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 644:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t 
 645:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 646:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 647:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 648:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 649:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  pdiv Desired divider for the external frequency input. \b Range: minimum value = 1, maxi
 650:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 651:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 652:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 653:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  combination_mode Selects which edge of the synchronized(and optionally filtered) signal 
 654:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *                          output DXnT of the input stage.
 655:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 656:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 657:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 658:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 659:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the external frequency input for the Baudrate Generator and configures the divider, over
 660:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * the combination mode of the USIC channel. \n\n
 661:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 662:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 663:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetBRGInputClockSource(), XMC_USIC_CH_SetInputTriggerCombinationMode() \n\n\n
 664:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 665:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_ConfigExternalInputSignalToBRG(XMC_USIC_CH_t *const channel,
 666:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 		                                         const uint16_t pdiv,
 667:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 												 const uint32_t oversampling,
 668:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 												 const XMC_USIC_CH_INPUT_COMBINATION_MODE_t combination_mode);
 669:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 670:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 671:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 672:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 673:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 674:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 675:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  source Input source select for the input stage. The table below maps the enum value with
 676:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * <table><tr><td>0</td><td>DXnA</td></tr><tr><td>1</td><td>DXnB</td></tr><tr><td>2</td><td>DXnC</t
 677:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * <tr><td>4</td><td>DXnE</td></tr><tr><td>5</td><td>DXnF</td></tr><tr><td>6</td><td>DXnG</td></tr>
 678:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * </tr></table>
 679:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 680:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 681:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 682:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the data source for USIC input stage.\n\n
 683:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the input data signal source among DXnA, DXnB.. DXnG for the input stage. The API can be
 684:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * like DX0CR, DX1CR etc. 
 685:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *  
 686:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 687:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableIn
 688:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 689:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 690:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INP
 691:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 692:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 693:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
 694:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 695:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 696:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 697:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 698:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 699:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 700:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 701:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 702:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 703:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The input of the data shift unit is controlled by the
 704:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * protocol pre-processor. \n\n
 705:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 706:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 707:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_ConnectInputDataShiftToDataInput()\n\n\n
 708:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 709:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConnectInputDataShiftToPPP(XMC_USIC_CH_t *const channel, const XMC
 710:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 711:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_INSW_Msk;
 712:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 713:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 714:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 715:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 716:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 717:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 718:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 719:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 720:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 721:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 722:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The input of the data shift unit is connected to
 723:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * the selected data input line. \n\n
 724:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 725:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * This setting is used
 726:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * if the signals are directly derived from an input
 727:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * pin without treatment by the protocol preprocessor.
 728:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 729:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_ConnectInputDataShiftToPPP()\n\n\n
 730:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 731:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConnectInputDataShiftToDataInput(XMC_USIC_CH_t *const channel, con
 732:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 733:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= USIC_CH_DXCR_INSW_Msk;
 734:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 735:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 736:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 737:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 738:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 739:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 740:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 741:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 742:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 743:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 744:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables input inversion for USIC channel input data signal. \n\n
 745:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 746:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Polarity of the input source can be changed to provide inverted data input.
 747:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 748:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputInversion()\n\n\n
 749:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 750:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputInversion(XMC_USIC_CH_t *const channel, const XMC_USIC_
 751:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 752:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= USIC_CH_DXCR_DPOL_Msk;
 753:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 754:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 755:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 756:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 757:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 758:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 759:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 760:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 761:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 762:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 763:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables input inversion for USIC channel. \n\n
 764:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 765:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Resets the input data polarity for the USIC channel input data signal.
 766:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 767:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputInversion()\n\n\n
 768:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 769:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputInversion(XMC_USIC_CH_t *const channel, const XMC_USIC
 770:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 771:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_DPOL_Msk;
 772:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 773:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 774:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 775:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 776:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 777:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 778:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 779:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 780:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables delay compensation. \n\n
 781:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 782:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Delay compensation can be applied to the receive path.
 783:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 784:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableDelayCompensation()\n\n\n
 785:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 786:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableDelayCompensation(XMC_USIC_CH_t *const channel)
 787:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 788:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[1U] |= USIC_CH_DX1CR_DCEN_Msk;
 789:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 790:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 791:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 792:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 793:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 794:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 795:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 796:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 797:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables delay compensation.. \n\n
 798:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 799:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 800:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableDelayCompensation()\n\n\n
 801:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 802:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableDelayCompensation(XMC_USIC_CH_t *const channel)
 803:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 804:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[1U] &=(uint32_t)~USIC_CH_DX1CR_DCEN_Msk;
 805:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 806:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 807:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 808:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 809:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 810:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 811:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 812:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 813:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 814:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 815:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the input digital filter for USIC channel input data signal. \n\n
 816:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will be digitally filtered.
 817:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 818:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 819:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputDigitalFilter()\n\n\n
 820:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 821:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_U
 822:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 823:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= (uint32_t)USIC_CH_DXCR_DFEN_Msk;
 824:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 825:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 826:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 827:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 828:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 829:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 830:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 831:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 832:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 833:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the input digital filter for USIC channel input data signal. \n\n
 834:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will not be digitally filtered.
 835:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 836:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 837:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputDigitalFilter()\n\n\n
 838:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 839:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_
 840:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 841:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_DFEN_Msk;
 842:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 843:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 844:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 845:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 846:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 847:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 848:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 849:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 850:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 851:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables input synchronization for the USIC channel input data signal. \n\n
 852:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will be synchronized with fPERIPH.
 853:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * A noisy signal can be synchronized and filtered by enabling the digital filter.
 854:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 855:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 856:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputSync(), XMC_USIC_CH_EnableInputDigitalFilter()\n\n\n
 857:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 858:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_IN
 859:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 860:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |=(uint32_t)USIC_CH_DXCR_DSEN_Msk;
 861:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 862:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 863:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 864:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 865:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 866:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 867:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 868:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 869:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 870:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables input synchronization for the USIC channel input data signal. \n\n
 871:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will not be synchronized.
 872:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 873:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 874:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_DisableInputDigitalFilter() \n\n\n
 875:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 876:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_I
 877:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 878:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_DSEN_Msk;
 879:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 880:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 881:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 882:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 883:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 884:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 885:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  sampling_freq Sampling frequency value of type \a XMC_USIC_CH_INPUT_SAMPLING_FREQ_t.
 886:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 887:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 888:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 889:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets sampling frequency for USIC channel input data signal. \n\n
 890:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 891:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 892:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSource(), XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_EnableInputDigitalFilte
 893:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 894:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputSamplingFreq(XMC_USIC_CH_t *const channel,
 895:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 		                                              const XMC_USIC_CH_INPUT_t input,
 896:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 		                                              const XMC_USIC_CH_INPUT_SAMPLING_FREQ_t sampling_fr
 897:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 898:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DXCR_SFSEL_Msk)) |
 899:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)sampling_freq);
 900:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 901:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 902:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 903:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 904:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 905:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 906:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 907:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  combination_mode Combination mode value of type \a XMC_USIC_CH_INPUT_COMBINATION_MODE_t.
 908:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 909:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 910:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 911:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects which edge of the synchronized signal DXnS activates the trigger output DXnT of the inpu
 912:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 913:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 914:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSource(), XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_EnableInputDigitalFilte
 915:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 916:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputTriggerCombinationMode(XMC_USIC_CH_t *const channel,
 917:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 		                                                        const XMC_USIC_CH_INPUT_t input,
 918:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 		                                                        const XMC_USIC_CH_INPUT_COMBINATION_MODE_
 919:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 920:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DXCR_CM_Msk)) |
 921:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)combination_mode << USIC_CH_DXCR_CM_Pos);
 922:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 923:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 924:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 925:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 926:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 927:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  clock_source clock source for the BRG.
 928:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 929:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 930:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 931:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the clock source for the BRG. \n\n
 932:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 933:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 934:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputTriggerCombinationMode(), XMC_USIC_CH_SetExternalClockBRGDivider()\n\n\n
 935:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 936:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetBRGInputClockSource(XMC_USIC_CH_t *const channel, const XMC_USI
 937:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 938:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG = (uint32_t)(channel->BRG & (~USIC_CH_BRG_CLKSEL_Msk)) | (uint32_t)(clock_source);
 939:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 940:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 941:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 942:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 943:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 944:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted. \n
 945:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: 16bit unsigned data. minimum= 0, maximum= 65535
 946:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 947:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 948:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 949:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data into the transmit buffer. \n\n
 950:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The data provided is placed in TBUF[0U].
 951:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 952:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 953:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 954:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_WriteToTBUFTCI() \n\n\n
 955:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 956:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_WriteToTBUF(XMC_USIC_CH_t *const channel, const uint16_t data)
 957:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 958:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBUF[0U] = data;
 959:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 960:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 961:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 962:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 963:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 964:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
 965:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param transmit_control_information transmit control information to be configured while transmit
 966:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31.
 967:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 968:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 969:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 970:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit buffer in a control mode. \n\n
 971:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * When the respective control mode is enabled , this API can be used.
 972:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 973:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 974:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 975:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_WriteToTBUF() \n\n\n
 976:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 977:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_WriteToTBUFTCI(XMC_USIC_CH_t *const channel,
 978:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                              const uint16_t data,
 979:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                              const uint32_t transmit_control_information)
 980:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 981:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBUF[transmit_control_information] = data;
 982:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 983:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 984:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 985:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 986:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 987:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  word_length Number of bits to be configured for a data word. \n
 988:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 					   \b Range: minimum= 1, maximum= 16. \n
 989:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 					   e.g: For word length of 8, \a word_length should be provided as 8.
 990:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 991:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 992:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 993:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the data word length in number of bits. \n\n
 994:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the number of bits to represent a data word. Frame length should be a multiple of word leng
 995:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 996:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 997:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetFrameLength()\n\n\n
 998:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 999:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_len
1000:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1001:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_WLE_Msk)) |
1002:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                   (uint32_t)(((uint32_t)word_length - 1UL)  << USIC_CH_SCTR_WLE_Pos);
1003:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1004:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1005:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1006:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1007:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1008:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  frame_length Number of bits in a frame. \n
1009:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: minimum= 1, maximum= 0x3f. The maximum value for fixed frame size is 0x3f. \n
1010:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						e.g: For a frame length of 16, \a frame_length should be provided as 16.
1011:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1012:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1013:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1014:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Define the data frame length.\n\n
1015:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Set the number of bits to be serially transmitted in a frame.
1016:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The frame length should be multiples of word length. If the value is set to 0x40, the frame leng
1017:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * has to be controlled explicitly. 
1018:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1019:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1020:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1021:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1022:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_l
1023:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 149              	 .loc 3 1023 0
 150              	 .cfi_startproc
 151              	 
 152              	 
 153              	 
 154 0000 80B4     	 push {r7}
 155              	.LCFI8:
 156              	 .cfi_def_cfa_offset 4
 157              	 .cfi_offset 7,-4
 158 0002 83B0     	 sub sp,sp,#12
 159              	.LCFI9:
 160              	 .cfi_def_cfa_offset 16
 161 0004 00AF     	 add r7,sp,#0
 162              	.LCFI10:
 163              	 .cfi_def_cfa_register 7
 164 0006 7860     	 str r0,[r7,#4]
 165 0008 0B46     	 mov r3,r1
 166 000a FB70     	 strb r3,[r7,#3]
1024:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_FLE_Msk)) |
 167              	 .loc 3 1024 0
 168 000c 7B68     	 ldr r3,[r7,#4]
 169 000e 5B6B     	 ldr r3,[r3,#52]
 170 0010 23F47C12 	 bic r2,r3,#4128768
1025:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                   (((uint32_t)frame_length - 0x1U)  << USIC_CH_SCTR_FLE_Pos);
 171              	 .loc 3 1025 0
 172 0014 FB78     	 ldrb r3,[r7,#3]
 173 0016 013B     	 subs r3,r3,#1
 174 0018 1B04     	 lsls r3,r3,#16
1024:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_FLE_Msk)) |
 175              	 .loc 3 1024 0
 176 001a 1A43     	 orrs r2,r2,r3
 177 001c 7B68     	 ldr r3,[r7,#4]
 178 001e 5A63     	 str r2,[r3,#52]
1026:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 179              	 .loc 3 1026 0
 180 0020 0C37     	 adds r7,r7,#12
 181              	.LCFI11:
 182              	 .cfi_def_cfa_offset 4
 183 0022 BD46     	 mov sp,r7
 184              	.LCFI12:
 185              	 .cfi_def_cfa_register 13
 186              	 
 187 0024 5DF8047B 	 ldr r7,[sp],#4
 188              	.LCFI13:
 189              	 .cfi_restore 7
 190              	 .cfi_def_cfa_offset 0
 191 0028 7047     	 bx lr
 192              	 .cfi_endproc
 193              	.LFE261:
 195 002a 00BF     	 .section .text.XMC_SPI_CH_SetFrameLength,"ax",%progbits
 196              	 .align 2
 197              	 .thumb
 198              	 .thumb_func
 200              	XMC_SPI_CH_SetFrameLength:
 201              	.LFB319:
 202              	 .file 4 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_spi.h"
   1:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
   2:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @file xmc_spi.h
   3:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @date 2016-05-20
   4:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
   5:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @cond
   6:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   *************************************************************************************************
   7:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMClib v2.1.8 - XMC Peripheral Driver Library 
   8:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
   9:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Copyright (c) 2015-2016, Infineon Technologies AG
  10:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * All rights reserved.                        
  11:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                                             
  12:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * following conditions are met:   
  14:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                                                                              
  15:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * disclaimer.                        
  17:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
  18:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
  21:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * products derived from this software without specific prior written permission.                  
  23:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                                                                              
  24:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                                                                              
  32:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
  35:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  36:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Change History
  37:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * --------------
  38:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  39:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-02-20:
  40:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Initial
  41:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *   
  42:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-05-20:
  43:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Documentation improved <br>
  44:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added XMC_SPI_CH_SetSlaveSelectDelay(), XMC_SPI_CH_TriggerServiceRequest() and 
  45:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *       XMC_SPI_CH_SelectInterruptNodePointer() <br>
  46:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added XMC_SPI_CH_SetInterwordDelaySCLK() <br>
  47:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  48:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-06-20:
  49:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Removed version macros and declaration of GetDriverVersion API <br>
  50:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  51:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-08-24:
  52:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added APIs for enabling/disabling delay compensation XMC_SPI_CH_DisableDelayCompensation()
  53:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *       XMC_SPI_CH_EnableDelayCompensation() <br>
  54:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  55:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-08-27:
  56:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added APIs for external input for BRG configuration:XMC_SPI_CH_ConfigExternalInputSignalTo
  57:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  58:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-09-01:
  59:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Modified XMC_SPI_CH_SetInputSource() for avoiding complete DXCR register overwriting. <br>
  60:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Modified XMC_SPI_CH_EVENT_t enum for supporting XMC_SPI_CH_EnableEvent() and XMC_SPI_CH_Di
  61:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *       for supporting multiple events configuration <br>
  62:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  63:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-09-08:
  64:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Adding API for configuring the receiving clock phase in the slave:XMC_SPI_CH_DataLatchedIn
  65:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  66:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2016-04-10:
  67:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added an API for configuring the transmit mode:XMC_SPI_CH_SetTransmitMode() <br>
  68:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  69:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2016-05-20:
  70:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added XMC_SPI_CH_EnableDataTransmission() and XMC_SPI_CH_DisableDataTransmission()
  71:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
  72:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @endcond 
  73:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  74:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
  75:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
  76:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #ifndef XMC_SPI_H
  77:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI_H
  78:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
  79:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
  80:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * HEADER FILES
  81:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
  82:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #include "xmc_usic.h"
  83:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
  84:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
  85:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @addtogroup XMClib XMC Peripheral Library
  86:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @{
  87:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
  88:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
  89:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
  90:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @addtogroup SPI
  91:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @brief Synchronous serial channel driver for SPI-like communication.
  92:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
  93:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The SPI driver uses Universal Serial Interface Channel(USIC) module. 
  94:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The USIC module supports multiple data lines for SPI communication. \n
  95:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Full duplex communication with 2 separate lines for transmission and reception.
  96:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Half duplex communication with 1 common line shared for transmission and reception.
  97:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Dual mode communication with 2 common lines shared for transmission and reception.
  98:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Quad mode communication with 4 common lines shared for transmission and reception.<br><br>
  99:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI driver provides structures, enumerations and APIs for configuring the USIC channel for SPI c
 101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * and also for data transaction.<br>
 102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI driver features:
 103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Configuration structure XMC_SPI_CH_CONFIG_t and SPI initialization function XMC_SPI_CH_Init()
 104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Allows configuration of protocol word and frame length using XMC_SPI_CH_SetWordLength(), XMC_
 105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Allows manipulation of data frame at runtime using XMC_SPI_CH_EnableSOF(), XMC_SPI_CH_EnableE
 106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  XMC_SPI_CH_EnableSlaveSelect(), XMC_SPI_CH_DisableSlaveSelect()
 107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Provides APIs for transmitting data and receiving data using XMC_SPI_CH_Transmit(), XMC_SPI_C
 108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Allows configuration of shift clock using XMC_SPI_CH_ConfigureShiftClockOutput()
 109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Provides enumeration of SPI protocol events using @ref XMC_SPI_CH_STATUS_FLAG_t
 110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @{
 111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * MACROS
 115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
 116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #if defined(USIC0)
 118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI0_CH0 XMC_USIC0_CH0 /**< SPI0 channel 0 base address */
 119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI0_CH1 XMC_USIC0_CH1 /**< SPI0 channel 1 base address */
 120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #if defined(USIC1)
 123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI1_CH0 XMC_USIC1_CH0 /**< SPI1 channel 0 base address */
 124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI1_CH1 XMC_USIC1_CH1 /**< SPI1 channel 1 base address */
 125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #if defined(USIC2)
 128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI2_CH0 XMC_USIC2_CH0 /**< SPI2 channel 0 base address */
 129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI2_CH1 XMC_USIC2_CH1 /**< SPI2 channel 1 base address */
 130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * ENUMS
 134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
 135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines return status of SPI driver APIs
 138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_STATUS
 140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_OK,    /**< Status of the Module: OK */
 142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_ERROR, /**< Status of the Module: ERROR */
 143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_BUSY   /**< The Module is busy */
 144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_STATUS_t;
 145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the SPI bus mode
 147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_BUS_MODE
 149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BUS_MODE_MASTER, /**< SPI Master */
 151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BUS_MODE_SLAVE   /**< SPI Slave */
 152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_BUS_MODE_t;
 153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the Polarity of the slave select signals SELO[7:0] in relation to the master slave selec
 156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_SLAVE_SEL_MSLS_INV
 158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SEL_SAME_AS_MSLS = 0x0UL, /**< The SELO outputs have the same polarity as the MS
 160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                   (active high) */
 161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SEL_INV_TO_MSLS = 0x1UL << USIC_CH_PCR_SSCMode_SELINV_Pos /**< The SELO outputs 
 162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                   polarity to the M
 163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                   (active low)*/
 164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_SLAVE_SEL_MSLS_INV_t;
 165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the Polarity of the data inputs.
 168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_DATA_POLARITY
 170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_DATA_POLARITY_DIRECT = 0x0UL, /**< The polarity of the data line is not inverted */
 172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_DATA_POLARITY_INVERT = 0x1UL << USIC_CH_DX2CR_DPOL_Pos /**< The polarity of the data l
 173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_DATA_POLARITY_t;
 174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines Slave Select lines
 177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_SLAVE_SELECT
 179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_0 = 1UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 0 */
 181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_1 = 2UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 1 */
 182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_2 = 4UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 2 */
 183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_3 = 8UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 3 */
 184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_4 = 16UL << USIC_CH_PCR_SSCMode_SELO_Pos, /**< Slave Select line 4 */
 185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_5 = 32UL << USIC_CH_PCR_SSCMode_SELO_Pos, /**< Slave Select line 5 */
 186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_6 = 64UL << USIC_CH_PCR_SSCMode_SELO_Pos, /**< Slave Select line 6 */
 187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_7 = 128UL << USIC_CH_PCR_SSCMode_SELO_Pos /**< Slave Select line 7 */
 188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_SLAVE_SELECT_t;
 189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines SPI specific events
 192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_EVENT
 194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk, /**< Receive start event */
 196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk, /**< Data lost event */
 197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk, /**< Transmit shift event */
 198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk, /**< Transmit buffer event */
 199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,  /**< Receive event */
 200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,  /**< Alternate receive event */
 201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk, /**< Baudrate generator event */
 202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_PARITY_ERROR = USIC_CH_PCR_SSCMode_PARIEN_Msk >> 13U,       /**< Parity error ev
 204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_MSLS_CHANGE =  USIC_CH_PCR_SSCMode_MSLSIEN_Msk >> 13U,      /**< Master slave se
 205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_DX2TIEN_ACTIVATED = USIC_CH_PCR_SSCMode_DX2TIEN_Msk >> 13U  /**< Slave select in
 206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_EVENT_t;
 207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines SPI event status
 210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_STATUS_FLAG
 212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_MSLS = USIC_CH_PSR_SSCMode_MSLS_Msk,                          /**< Status 
 214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             select(
 215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_DX2S = USIC_CH_PSR_SSCMode_DX2S_Msk,                          /**< Status 
 216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             input(D
 217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_MSLS_EVENT_DETECTED = USIC_CH_PSR_SSCMode_MSLSEV_Msk,         /**< Status 
 218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             output 
 219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_DX2T_EVENT_DETECTED = USIC_CH_PSR_SSCMode_DX2TEV_Msk,         /**< Status 
 220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             input s
 221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_PARITY_ERROR_EVENT_DETECTED = USIC_CH_PSR_SSCMode_PARERR_Msk, /**< Indicat
 222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             parity 
 223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_RECEIVER_START_INDICATION = USIC_CH_PSR_SSCMode_RSIF_Msk,     /**< Status 
 224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             event *
 225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_DATA_LOST_INDICATION = USIC_CH_PSR_SSCMode_DLIF_Msk,          /**< Status 
 226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATION = USIC_CH_PSR_SSCMode_TSIF_Msk,      /**< Status
 227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             event *
 228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION = USIC_CH_PSR_SSCMode_TBIF_Msk,    /**< Status 
 229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             event *
 230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_RECEIVE_INDICATION = USIC_CH_PSR_SSCMode_RIF_Msk,             /**< Status 
 231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_ALTERNATIVE_RECEIVE_INDICATION = USIC_CH_PSR_SSCMode_AIF_Msk, /**< Status 
 232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             receive
 233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_BAUD_RATE_GENERATOR_INDICATION = USIC_CH_PSR_SSCMode_BRGIF_Msk/**< Status 
 234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             generat
 235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_STATUS_FLAG_t;
 236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines input frequency sources for slave select signal delay configuration.
 239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY
 241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FPDIV = 0x0UL, /**< Output of PDIV divider: FPDIV */
 243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FPPP  = 0x1UL << USIC_CH_PCR_SSCMode_CTQSEL1_Pos, /**< P
 244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FSCLK = 0x2UL << USIC_CH_PCR_SSCMode_CTQSEL1_Pos, /**< S
 245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FMCLK = 0x3UL << USIC_CH_PCR_SSCMode_CTQSEL1_Pos  /**< M
 246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_t;
 247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Define data and clock input stages
 250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_INPUT
 252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN0 = 0UL,         /**< Data input stage 0 */ 
 254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_SLAVE_SCLKIN = 1UL, /**< Clock input stage */
 255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_SLAVE_SELIN = 2UL,  /**< Slave select input stage */
 256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN1 = 3UL,         /**< Data input stage 1 */
 257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN2 = 4UL,         /**< Data input stage 2 */
 258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN3 = 5UL          /**< Data input stage 3 */
 259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_INPUT_t;
 260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Define SPI data transfer mode
 263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_MODE
 265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_STANDARD = 0UL,            /**< SPI standard full duplex mode */ 
 267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_STANDARD_HALFDUPLEX = 4UL, /**< SPI standard half duplex mode */ 
 268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_DUAL= 6UL,                 /**< SPI half duplex mode with dual data lines */ 
 269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_QUAD= 7UL                  /**< SPI half duplex mode with quad data lines */
 270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_MODE_t;
 271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI Baudrate Generator shift clock passive level
 275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
 277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 0, delay disabled */
 279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 1, delay disabled */
 281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 0, delay enabled */
 283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED  = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 1, delay enabled */
 285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED  = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t;
 287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI Baudrate Generator shift clock output
 290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** */
 291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT
 292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK = XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK,  /**< Baudrate 
 294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1  = XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1   /**< Clock obta
 295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t;
 296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI channel interrupt node pointers
 299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_INTERRUPT_NODE_POINTER
 301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSM
 303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSM
 304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_RECEIVE             = XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIV
 305:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERN
 306:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOC
 307:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_INTERRUPT_NODE_POINTER_t;
 308:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 309:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 310:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * DATA STRUCTURES
 311:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** ***************************************************************************************************
 312:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 313:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 314:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Structure for initializing SPI channel.
 315:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 316:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef struct XMC_SPI_CH_CONFIG
 317:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 318:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   uint32_t baudrate;							  /**< Module baud rate for communication */
 319:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BUS_MODE_t bus_mode;                 /**< Bus mode: Master/Slave */
 320:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SEL_MSLS_INV_t selo_inversion; /**< Enable inversion of Slave select signal rela
 321:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                        MSLS signal  */
 322:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_PARITY_MODE_t parity_mode;          /**< Enable parity check for transmit and receive
 323:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_CONFIG_t;
 324:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 325:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 326:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * API PROTOTYPES
 327:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
 328:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 329:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #ifdef __cplusplus
 330:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** extern "C" {
 331:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 332:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 333:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 334:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 335:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param config pointer to constant SPI channel configuration data structure.\n
 336:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *               Refer data structure @ref XMC_SPI_CH_CONFIG_t for detail.
 337:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 338:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 339:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 340:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 341:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Initializes the selected SPI \a channel with the \a config structure.\n\n
 342:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Enable SPI channel by calling XMC_USIC_CH_Enable() and then configures
 343:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <ul>
 344:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Baudrate,</li>
 345:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Passive data level as active high,</li>
 346:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Shift control signal as active high,</li>
 347:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Frame length as 64U,</li>
 348:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Word length as 8U,</li>
 349:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable Hardware port control mode,</li>
 350:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable transmission of data TDV(Transmit data valid) bit is set to 1,</li>
 351:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable invalidation of data in TBUF once loaded into shift register,</li>
 352:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Parity mode settings</li>
 353:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * </ul>
 354:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * And if master mode is selected,
 355:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <ul>
 356:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enables MSLS signal generation,</li>
 357:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>configures slave selection as normal mode,</li>
 358:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Set polarity for the Slave signal,</li>
 359:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable Frame end mode(MSLS signal is kept active after transmission of a frame)</li>
 360:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * </ul>
 361:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 362:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_Init(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_CONFIG_t *const config);
 363:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 364:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 365:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 366:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 367:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 368:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 369:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 370:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the selected USIC channel to operate in SPI mode, by setting CCR.MODE bits.\n\n
 371:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * It should be executed after XMC_SPI_CH_Init() during initialization. By invoking XMC_SPI_CH_Stop
 372:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * to IDLE state. Call XMC_SPI_CH_Start() to set the SPI mode again, as needed later in the program
 373:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 374:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 375:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Init(), XMC_SPI_CH_Stop()
 376:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 377:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_Start(XMC_USIC_CH_t *const channel)
 378:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 379:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   /* USIC channel in SPI mode */
 380:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_SetMode(channel, XMC_USIC_CH_OPERATING_MODE_SPI);
 381:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 382:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 383:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 384:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 385:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 386:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return XMC_SPI_CH_STATUS_t Status of the SPI driver after the request for stopping is processed
 387:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_OK- If the USIC channel is successfully put to IDLE mode. \n
 388:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_BUSY- If the USIC channel is busy transmitting data.
 389:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 390:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 391:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the selected SPI channel to IDLE mode, by clearing CCR.MODE bits.\n\n
 392:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * After calling XMC_SPI_CH_Stop, channel is IDLE mode. So no communication is supported. XMC_SPI_C
 393:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * invoked to start the communication again.
 394:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 395:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 396:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Start()
 397:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 398:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** XMC_SPI_CH_STATUS_t XMC_SPI_CH_Stop(XMC_USIC_CH_t *const channel);
 399:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 400:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 401:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 402:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param rate Bus speed in bits per second
 403:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 404:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return XMC_SPI_CH_STATUS_t Status of the SPI driver after the request for setting baudrate is p
 405:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_OK- If the baudrate is successfully changed. \n
 406:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_ERROR- If the new baudrate value is out of range.
 407:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 408:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 409:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Sets the bus speed in bits per second
 410:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 411:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 412:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Init(), XMC_SPI_CH_Stop()
 413:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 414:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** XMC_SPI_CH_STATUS_t XMC_SPI_CH_SetBaudrate(XMC_USIC_CH_t *const channel, const uint32_t rate);
 415:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 416:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 417:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 418:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param slave Slave select signal.\n
 419:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ref XMC_SPI_CH_SLAVE_SELECT_t for valid values.
 420:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 421:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 422:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 423:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 424:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Enable the selected slave signal by setting PCR.SELO bits.\n\n
 425:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Each slave is connected with one slave select signal. This is not configured in XMC_SPI_CH_Init(
 426:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableSlaveSelect() with required \a slave to to start the communication. After finis
 427:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * communication XMC_SPI_CH_DisableSlaveSelect() can be invoked to disable the slaves.
 428:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 429:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 430:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableSlaveSelect()
 431:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 432:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_EnableSlaveSelect(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_SLAVE_SELECT_t sla
 433:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 434:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 435:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant ponter to XMC_USIC_CH_t, pointing to the USIC channel base address.
 436:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 437:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 438:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 439:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 440:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Disable all the slave signals by clearing PCR.SELO bits.\n\n
 441:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableSlaveSelect() has to be invoked to start the communication with the desired sla
 442:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 443:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 444:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableSlaveSelect()
 445:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 446:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_DisableSlaveSelect(XMC_USIC_CH_t *const channel);
 447:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 448:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 449:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 450:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param mode Communication mode of the SPI, based on this mode TCI(Transmit control information)i
 451:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *             Refer @ref XMC_SPI_CH_MODE_t for valid values.
 452:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 453:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 454:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 455:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 456:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * In Dual and Quad modes,  hardware port control(CCR.HPCEN) mode is enabled. \n\n
 457:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * By enabling this the direction of the data pin is updated by hardware itself. Before transmittin
 458:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * mode to ensure the proper communication.
 459:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 460:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 461:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Transmit()
 462:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 463:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetTransmitMode(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_MODE
 464:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 465:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->CCR = (channel->CCR & (uint32_t)(~USIC_CH_CCR_HPCEN_Msk)) |
 466:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                   (((uint32_t) mode << USIC_CH_CCR_HPCEN_Pos) & (uint32_t)USIC_CH_CCR_HPCEN_Msk);
 467:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 468:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 469:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 470:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 471:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param data Data to be transmitted
 472:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param mode Communication mode of the SPI, based on this mode TCI(Transmit control information)i
 473:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *             Refer @ref XMC_SPI_CH_MODE_t for valid values.
 474:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 475:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 476:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 477:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 478:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Puts the data into FIFO, if FIFO mode is enabled or else into standard buffer, by setting the pr
 479:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * In Dual and Quad modes,  hardware port control(CCR.HPCEN) mode is enabled. By enabling this the 
 480:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * pin is updated by hardware itself. TCI(Transmit Control Information) allows dynamic control of b
 481:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * and pin direction during data transfers by writing to SCTR.DSM and SCTR.HPCDIR bit fields. To su
 482:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * update, TCSR.HPCMD(Hardware Port control) will be enabled during the initialization using XMC_SP
 483:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 484:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 485:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 486:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Receive()
 487:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 488:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_Transmit(XMC_USIC_CH_t *const channel, const uint16_t data, const XMC_SPI_CH_MODE_t
 489:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 490:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 491:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 492:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param mode Communication mode of the SPI, based on this mode TCI(Transmit control information)i
 493:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *             Refer @ref XMC_SPI_CH_MODE_t for valid values.      
 494:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 495:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 496:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 497:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 498:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Transmits a dummy data(FFFFH) to provide clock for slave and receives the data from the slave.\n
 499:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Receive() receives the data and places it into buffer based on the FIFO selection. Af
 500:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetReceivedData() can be invoked to read the data from the buffers.
 501:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 502:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 503:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetReceivedDaa()
 504:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 505:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_Receive(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_MODE_t mode)
 506:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 507:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   /* Transmit dummy data */
 508:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_Transmit(channel, (uint16_t)0xffffU, (XMC_SPI_CH_MODE_t)((uint16_t)mode & 0xfffbU));
 509:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 510:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 511:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 512:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 513:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 514:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return uint16_t Data read from the receive buffer.
 515:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 516:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 517:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Reads data from the receive buffer based on the FIFO selection.\n\n
 518:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Invocation of XMC_SPI_CH_Receive() receives the data and place it into receive buffer. After rec
 519:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetReceivedData() can be used to read the data from the buffer.
 520:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 521:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 522:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Receive()
 523:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 524:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** uint16_t XMC_SPI_CH_GetReceivedData(XMC_USIC_CH_t *const channel);
 525:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 526:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 527:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 528:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 529:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 530:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 531:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 532:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the order of data transfer from LSB to MSB, by clearing SCTR.SDIR bit.\n\n
 533:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This is typically based on the slave settings. Invoke XMC_SPI_CH_SetBitOrderLsbFirst() to set di
 534:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * the program.
 535:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 536:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 537:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_SetBitOrderMsbFirst()
 538:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 539:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetBitOrderLsbFirst(XMC_USIC_CH_t *const channel)
 540:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 541:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->SCTR &= (uint32_t)~USIC_CH_SCTR_SDIR_Msk;
 542:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 543:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 544:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 545:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 546:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 547:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 548:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 549:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 550:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the order of data transfer from MSB to LSB, by setting SCTR.SDIR bit.\n\n
 551:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This is typically based on the slave settings. This is not set during XMC_SPI_CH_Init(). 
 552:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Invoke XMC_SPI_CH_SetBitOrderMsbFirst() to set direction as needed in the program.
 553:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 554:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 555:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_SetBitOrderLsbFirst()
 556:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 557:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetBitOrderMsbFirst(XMC_USIC_CH_t *const channel)
 558:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 559:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->SCTR |= (uint32_t)USIC_CH_SCTR_SDIR_Msk;
 560:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 561:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 562:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 563:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 564:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param event Protocol events which have to be enabled.
 565:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ XMC_SPI_CH_EVENT_t for valid values. <b>OR</b> combinations of these enum i
 566:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              as input.
 567:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 568:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 569:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 570:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 571:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Enables the SPI protocol specific events, by configuring PCR register.\n\n
 572:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Events can be enabled as needed using XMC_SPI_CH_EnableEvent(). 
 573:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableEvent() can be used to disable the events.
 574:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 575:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 576:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableEvent()
 577:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 578:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event);
 579:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 580:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 581:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 582:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param event Protocol events which have to be disabled.
 583:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ XMC_SPI_CH_EVENT_t for valid values. <b>OR</b> combinations of these enum i
 584:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              as input.
 585:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 586:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 587:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 588:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 589:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Disables the SPI protocol specific events, by configuring PCR register.\n\n
 590:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * After disabling the events, XMC_SPI_CH_EnableEvent() has to be invoked to re-enable the events.
 591:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 592:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 593:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableEvent()
 594:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 595:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event);
 596:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 597:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 598:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 599:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 600:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return uint32_t Status of SPI protocol events.
 601:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 602:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 603:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Returns the status of the events, by reading PSR register.\n\n
 604:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This indicates the status of the all the events, for SPI communication. 
 605:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 606:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 607:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_ClearStatusFlag()
 608:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 609:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE uint32_t XMC_SPI_CH_GetStatusFlag(XMC_USIC_CH_t *const channel)
 610:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 611:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   return channel->PSR_SSCMode;
 612:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 613:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 614:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 615:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 616:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param flag Protocol event status to be cleared for detection of next occurence.
 617:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ XMC_SPI_CH_STATUS_FLAG_t for valid values. <b>OR</b> combinations of these 
 618:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              as input.
 619:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 620:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 621:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 622:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Clears the events specified, by setting PSCR register.\n\n
 623:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * During communication the events occurred have to be cleared to detect their next occurence.\n
 624:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * e.g: During transmission Transmit buffer event occurs to indicating data word transfer has start
 625:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *       event has to be cleared after transmission of each data word. Otherwise next event cannot 
 626:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 627:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 628:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetStatusFlag()
 629:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 630:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, const uint32_t flag)
 631:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 632:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PSCR |= flag;
 633:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 634:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 635:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 636:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 637:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 638:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 639:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 640:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 641:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Enables the generation of Master clock by setting PCR.MCLK bit.\n\n
 642:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This clock can be used as a clock reference for external devices. This is not enabled during ini
 643:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Init(). Invoke XMC_SPI_CH_EnableMasterClock() to enable as needed in the program, or 
 644:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableMasterClock().
 645:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 646:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 647:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableMasterClock()
 648:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 649:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableMasterClock(XMC_USIC_CH_t *const channel)
 650:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 651:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= (uint32_t)USIC_CH_PCR_SSCMode_MCLK_Msk;
 652:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 653:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 654:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 655:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 656:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 657:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 658:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 659:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 660:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Disables the generation of Master clock by clearing PCR.MCLK bit.\n\n
 661:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This clock can be enabled by invoking XMC_SPI_CH_EnableMasterClock() as needed in the program.
 662:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 663:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 664:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableMasterClock()
 665:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 666:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableMasterClock(XMC_USIC_CH_t *const channel)
 667:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 668:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_MCLK_Msk;
 669:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 670:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #ifdef USIC_CH_PCR_SSCMode_SLPHSEL_Msk
 671:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 672:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 673:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 674:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 675:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 676:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 677:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Data bits are shifted out with the leading edge of the shift clock signal and latched in with th
 678:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 679:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 680:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DataLatchedInLeadingEdge()
 681:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 682:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DataLatchedInTrailingEdge(XMC_USIC_CH_t *const channel)
 683:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 684:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_SLPHSEL_Msk;
 685:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 686:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 687:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 688:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 689:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 690:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 691:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 692:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 693:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The first data bit is shifted out when the data shift unit receives a low to high transition fro
 694:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * stage. Subsequent bits are shifted out with the trailing edge of the shift clock signal. Data bi
 695:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * always latched in with the leading edge.
 696:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 697:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 698:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DataLatchedInTrailingEdge()
 699:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 700:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DataLatchedInLeadingEdge(XMC_USIC_CH_t *const channel)
 701:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 702:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= USIC_CH_PCR_SSCMode_SLPHSEL_Msk;
 703:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 704:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 705:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 706:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 707:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 708:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 709:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 710:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 711:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Enables the delay after each word, by setting PCR.TIWEN bit.\n\n
 712:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The inter word delay starts at the end of last SCLK cycle of data word. During this time no cloc
 713:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * generated and MSLS signal stays active. If inter word delay is not enabled, last data bit of a d
 714:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * followed by the first data bit of the next data word. This is not enabled in XMC_SPI_CH_Init(). 
 715:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay() has to be invoked as needed in the program. And can be disable
 716:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableInterwordDelay().
 717:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 718:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 719:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableInterwordDelay()
 720:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 721:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableInterwordDelay(XMC_USIC_CH_t *const channel)
 722:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 723:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= (uint32_t)USIC_CH_PCR_SSCMode_TIWEN_Msk;
 724:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 725:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 726:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 727:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 728:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 729:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 730:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 731:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 732:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Disables the delay after after each word, by clearing PCR.TIWEN bit.\n\n
 733:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * So the last data bit of a data word is directly followed by the first data bit of the next data 
 734:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * be enabled by invoking XMC_SPI_CH_EnableInterwordDelay().
 735:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 736:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 737:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay()
 738:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 739:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableInterwordDelay(XMC_USIC_CH_t *const channel)
 740:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 741:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_TIWEN_Msk;
 742:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 743:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 744:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 745:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 746:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param tinterword_delay_ns delay in terms of nano seconds.
 747:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 748:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 749:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 750:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 751:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the inter word delay by setting PCR.PCTQ1, PCR.DCTQ1 bit fields.\n\n
 752:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The inter word delay is dependent on the peripheral clock. The maximum possible value is calcula
 753:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * below formula\n
 754:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *            Maximum inter word delay = ((1 + PCTQ1_max)(1 + DCTQ1_max)) / peripheral clock\n
 755:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                                       where PCTQ1_max = 3 and DCTQ1_max = 31\n
 756:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * After configuring the inter word delay, this has to be enabled by invoking XMC_SPI_CH_EnableInte
 757:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 758:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 759:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay(),XMC_SPI_CH_SetInterwordDelaySCLK()
 760:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 761:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_SetInterwordDelay(XMC_USIC_CH_t *const channel,uint32_t tinterword_delay_ns);
 762:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 763:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 764:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 765:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param sclk_period  in terms of clk cycles.
 766:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 767:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 768:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 769:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 770:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the inter word delay by setting PCR.DCTQ1 bit fields.\n\n
 771:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This delay is dependent on the peripheral clock. The maximum possible value supported by this AP
 772:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * is 32 clock cycles.
 773:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * After configuring the inter word delay, this has to be enabled by invoking XMC_SPI_CH_EnableInte
 774:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 775:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 776:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay(),XMC_SPI_CH_EnableInterwordDelay()
 777:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 778:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetInterwordDelaySCLK(XMC_USIC_CH_t *const channel,uint32_t sclk_pe
 779:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 780:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode = (uint32_t)((channel->PCR_SSCMode) & (~(USIC_CH_PCR_SSCMode_DCTQ1_Msk |
 781:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                 USIC_CH_PCR_SSCMode_PCTQ1_Msk |
 782:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                 USIC_CH_PCR_SSCMode_CTQSEL1_Msk))) 
 783:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                          (((sclk_period - 1U) <<  USIC_CH_PCR_SSCMode_DCTQ1_Pos) |
 784:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                          (0x02U <<  USIC_CH_PCR_SSCMode_CTQSEL1_Pos));
 785:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 786:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 787:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 788:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 789:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param sclk_period delay in terms of sclk clock cycles.
 790:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 791:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 792:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 793:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 794:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the leading/trailing delay by setting BRG.DCTQ bit field.\n\n
 795:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This delay is dependent on the peripheral clock. The maximum possible value supported by this AP
 796:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * is 30 clock cycles.
 797:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 798:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 799:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetSlaveSelectDelay(XMC_USIC_CH_t *const channel,uint32_t sclk_peri
 800:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 801:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 802:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 803:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 								   USIC_CH_BRG_PCTQ_Msk)) |
 804:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                  (((sclk_period - 1U) << USIC_CH_BRG_DCTQ_Pos) | (0x01U << USIC_CH_BRG_PCTQ_Pos));
 805:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 806:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 807:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 808:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 809:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 810:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 811:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 812:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 813:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 814:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Configure to keep MSLS(Slave select signal) active even after finishing the current data frame,
 815:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * by setting PCR.FEM bit.\n\n
 816:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This is typically used during the transmission of multi-data word frames, where there is possibi
 817:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * delivering the data. Frame end mode is enabled in XMC_SPI_CH_Init() during initialization. To di
 818:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableFEM() can be invoked as needed in the program.
 819:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 820:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 821:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableFEM()
 822:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 823:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableFEM(XMC_USIC_CH_t *const channel)
 824:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 825:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= (uint32_t)USIC_CH_PCR_SSCMode_FEM_Msk;
 826:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 827:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 828:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 829:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 830:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 831:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 832:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 833:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 834:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Configure to disable the MSLS(Slave select signal) if the current data frame is considered as fi
 835:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * by setting PCR.FEM bit.\n\n
 836:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 837:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * When the last bit of a data word has been sent out and the transmit buffer TBUF does not contain
 838:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * considered as frame is ended and MSLS(Slave select signal) is disabled.
 839:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 840:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 841:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableFEM()
 842:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 843:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableFEM(XMC_USIC_CH_t *const channel)
 844:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 845:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_FEM_Msk;
 846:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 847:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 848:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 849:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 850:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param passive_level polarity and delay of the selected shift clock.\n
 851:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                      Refer @ref XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t for valid inputs.
 852:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param clock_output shift clock source.\n
 853:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                     Refer @ref XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t for valid inputs.
 854:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 855:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 856:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 857:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 858:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the shift clock source with the selected polarity and delay by setting BRG.SCLKOSEL a
 859:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * In Master mode operation, shift clock is generated by the internal baud rate generator. This SCL
 860:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * for external slave devices by SCLKOUT signal.\n
 861:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * In Slave mode, the signal is received from the external master. So the DX1(input) stage has to b
 862:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The shift clock output(SCLKOUT) signal polarity can be set relative to SCLK, with the delay of h
 863:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * period. These settings are applicable only in master mode.
 864:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 865:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
 866:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                           const XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_
 867:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                           const XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t
 868:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 869:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_ConfigureShiftClockOutput(channel, (XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t)passi
 870:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                        (XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t)clock_output);
 871:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 872:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 873:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 874:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 875:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  word_length Number of bits to be configured for a data word. \n
 876:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *         \b Range: 1 to 16.
 877:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 878:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 879:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 880:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 881:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the data word length.\n\n
 882:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Sets the number of bits to represent a data word. Frame length should be a multiple of word leng
 883:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 884:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 885:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_SetFrameLength()
 886:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 887:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_leng
 888:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 889:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_SetWordLength(channel, word_length);
 890:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 891:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 892:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 893:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 894:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  frame_length Number of bits in a frame. \n
 895:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                \b Range: 1 to 64. If the value 64 is configured, then the frame does not
 896:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                automatically end. User should explicitly end the frame.
 897:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 898:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 899:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 900:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 901:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Define the data frame length.\n\n
 902:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the number of bits to be serially transmitted in a frame.
 903:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The frame length should be multiples of word length. If the value is set to 64, the frame does n
 904:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * automatically end. Use XMC_SPI_CH_DisableSlaveSelect() to end the frame after all the data
 905:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * is transmitted.
 906:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 907:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 908:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl(), XMC_SPI_CH_DisableSlaveSele
 909:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 910:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_le
 911:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 203              	 .loc 4 911 0
 204              	 .cfi_startproc
 205              	 
 206              	 
 207 0000 80B5     	 push {r7,lr}
 208              	.LCFI14:
 209              	 .cfi_def_cfa_offset 8
 210              	 .cfi_offset 7,-8
 211              	 .cfi_offset 14,-4
 212 0002 82B0     	 sub sp,sp,#8
 213              	.LCFI15:
 214              	 .cfi_def_cfa_offset 16
 215 0004 00AF     	 add r7,sp,#0
 216              	.LCFI16:
 217              	 .cfi_def_cfa_register 7
 218 0006 7860     	 str r0,[r7,#4]
 219 0008 0B46     	 mov r3,r1
 220 000a FB70     	 strb r3,[r7,#3]
 912:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_SetFrameLength(channel, frame_length);
 221              	 .loc 4 912 0
 222 000c FB78     	 ldrb r3,[r7,#3]
 223 000e 7868     	 ldr r0,[r7,#4]
 224 0010 1946     	 mov r1,r3
 225 0012 FFF7FEFF 	 bl XMC_USIC_CH_SetFrameLength
 913:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 226              	 .loc 4 913 0
 227 0016 0837     	 adds r7,r7,#8
 228              	.LCFI17:
 229              	 .cfi_def_cfa_offset 8
 230 0018 BD46     	 mov sp,r7
 231              	.LCFI18:
 232              	 .cfi_def_cfa_register 13
 233              	 
 234 001a 80BD     	 pop {r7,pc}
 235              	 .cfi_endproc
 236              	.LFE319:
 238              	 .section .text.SPI_MASTER_IsTxBusy,"ax",%progbits
 239              	 .align 2
 240              	 .thumb
 241              	 .thumb_func
 243              	SPI_MASTER_IsTxBusy:
 244              	.LFB340:
 245              	 .file 5 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER/spi_master.h"
   1:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
   2:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @file spi_master.h
   3:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @date 2016-06-20
   4:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
   5:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * NOTE:
   6:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   7:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
   8:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @cond
   9:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  **************************************************************************************************
  10:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * SPI_MASTER v4.3.30 - Configures the properties of USIC channel to support SPI mode of communicat
  11:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  12:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  13:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * All rights reserved.
  14:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  15:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  16:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * following conditions are met:
  17:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  18:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  19:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   disclaimer.
  20:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  21:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  22:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  23:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  24:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  25:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   products derived from this software without specific prior written permission.
  26:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  27:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  28:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  29:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  30:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  31:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  32:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  33:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  34:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  35:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  36:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * with Infineon Technologies AG (dave@infineon.com).
  37:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  **************************************************************************************************
  38:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  39:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Change History
  40:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * --------------
  41:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  42:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2015-02-16:
  43:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - Initial version<br>
  44:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  45:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2015-02-20:
  46:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - Added 'SPI_MASTER_INPUT_INVALID' in SPI_MASTER_INPUT_t to support dynamic mode change from
  47:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       as well<br>
  48:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  49:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2015-05-08:
  50:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - SPI_MASTER_SetBaudRate() and SPI_MASTER_Transfer() are added<br>
  51:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - C++ guard applied to API section only<br>
  52:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - File guard updated according to the guidelines<br>
  53:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - "SPI_MASTER_STATUS_BUFFER_INVALID" is added in SPI_MASTER_STATUS_t enum<br>
  54:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - "leading_trailing_delay" is added in APP config structure<br>
  55:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - "tx_data_dummy" is added in Dynamic config structure to support SPI_MASTER_Transfer() API<
  56:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - XMC_ASSERT() are for NULL handle check in inline APIs<br>
  57:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - SPI_MASTER_lTransmitHandler(), SPI_MASTER_lReceiveHandler(), SPI_MASTER_lProtocolHandler()
  58:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       spi_master_conf.c file<br>
  59:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  60:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2015-06-20:
  61:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - For SPI_MASTER_Transfer(), SPI_MASTER_Receive(), SPI_MASTER_Transmit() APIs, the input dat
  62:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       from 16-bit to 8-bit.
  63:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - word_length fields is added in SPI_MASTER_DYNAMIC_CONFIG_t, to support runtime change.
  64:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - Abort API are updated to return the status.
  65:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  66:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2015-07-07:
  67:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - DYNAMIC_CONFIG_t is renamed as RUNTIME_t
  68:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  69:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2015-09-30:
  70:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - New SPI_MASTER_STATUS_MODE_MISMATCH item is added in SPI_MASTER_STATUS_t
  71:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  72:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2015-10-08:
  73:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - SPI_MASTER_DMA_MAXCOUNT is exposed to the user.
  74:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - dx0_input_half_duplex is added to support while changing the mode to half duplex mode.
  75:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - SPI_MASTER_IsTxBusy() and SPI_MASTER_IsRxBusy() APIs are added to return the current state
  76:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - Documentation update.
  77:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  78:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2015-10-14:
  79:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - new variable "spi_master_config_mode" to store the actual mode generated during initialisa
  80:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  81:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2016-04-07:
  82:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - runtime variable are made as volatile.
  83:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  84:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2021-01-08:
  85:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - Modified check for minimum XMCLib version
  86:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  87:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcond
  88:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  89:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
  90:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
  91:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #ifndef SPI_MASTER_H
  92:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #define SPI_MASTER_H
  93:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**************************************************************************************************
  94:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * HEADER FILES
  95:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  **************************************************************************************************
  96:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #include "xmc_gpio.h"
  97:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #include "xmc_scu.h"
  98:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #include "xmc_spi.h"
  99:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #include "DAVE_Common.h"
 100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #include "spi_master_conf.h"
 101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if((SPI_MASTER_DMA_TRANSMIT_MODE == 1U) || (SPI_MASTER_DMA_RECEIVE_MODE == 1U))
 103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #include "GLOBAL_DMA/global_dma.h"
 104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**************************************************************************************************
 107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * MACROS
 108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  **************************************************************************************************
 109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #define SPI_MASTER_XMC_LIB_MAJOR_VERSION 2
 110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #define SPI_MASTER_XMC_LIB_MINOR_VERSION 1
 111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #define SPI_MASTER_XMC_LIB_PATCH_VERSION 6
 112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if !((XMC_LIB_MAJOR_VERSION > SPI_MASTER_XMC_LIB_MAJOR_VERSION) ||\
 114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****       ((XMC_LIB_MAJOR_VERSION == SPI_MASTER_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION > SPI_
 115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****       ((XMC_LIB_MAJOR_VERSION == SPI_MASTER_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION == SPI
 116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #error "SPI_MASTER requires XMC Peripheral Library v2.1.6 or higher"
 117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /*
 120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Represents the maximum data size for DMA transaction*/
 121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #define SPI_MASTER_DMA_MAXCOUNT (4095U)
 122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**************************************************************************************************
 123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * ENUMS
 124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  **************************************************************************************************
 125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @ingroup SPI_MASTER_enumerations
 127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @{
 128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Return status of the SPI_MASTER APP
 131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef enum SPI_MASTER_STATUS
 133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_STATUS_SUCCESS = 0U,   /**< Status success */
 135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_STATUS_FAILURE,        /**< Status failure */
 136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_STATUS_BUSY,           /**< Busy state */
 137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_STATUS_BUFFER_INVALID,  /**< If input buffer and length is invalid */
 138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_STATUS_MODE_MISMATCH   /**< API invoked by a handle configured with different mode.
 139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                          e.g, If SPI_MASTER_StartTransmitDMA is invoked for an inst
 140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                          which has transmit mode configured as "Interrupt", will
 141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                          return this status.*/
 142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** } SPI_MASTER_STATUS_t;
 143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Service ID for Transmit, Receive and Parity events
 146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef enum SPI_MASTER_SR_ID
 148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SR_ID_0 = 0U, /**< SR-0 */
 150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SR_ID_1,      /**< SR-1 */
 151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SR_ID_2,      /**< SR-2 */
 152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SR_ID_3,      /**< SR-3 */
 153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SR_ID_4,      /**< SR-4 */
 154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SR_ID_5       /**< SR-5 */
 155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** } SPI_MASTER_SR_ID_t;
 156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Slave select signals
 159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef enum SPI_MASTER_SS_SIGNAL
 161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SS_SIGNAL_0 = 0U, /**< Slave select 0 */
 163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SS_SIGNAL_1,      /**< Slave select 1 */
 164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SS_SIGNAL_2,      /**< Slave select 2 */
 165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SS_SIGNAL_3,      /**< Slave select 3 */
 166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SS_SIGNAL_4,      /**< Slave select 4 */
 167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SS_SIGNAL_5,      /**< Slave select 5 */
 168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SS_SIGNAL_6,      /**< Slave select 6 */
 169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SS_SIGNAL_7       /**< Slave select 7 */
 170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** } SPI_MASTER_SS_SIGNAL_t;
 171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Enum type which defines Receive input list
 174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef enum SPI_MASTER_INPUT
 176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_A = 0U, /**< Input-A */
 178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_B,      /**< Input-B */
 179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_C,      /**< Input-C */
 180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_D,      /**< Input-D */
 181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_E,      /**< Input-E */
 182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_F,      /**< Input-F */
 183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_G,      /**< Input-G */
 184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_INVALID /**< This is to check during mode switch */
 185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** } SPI_MASTER_INPUT_t;
 186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Enum used to identify the transfer type used for either transmit or receive function.
 189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef enum SPI_MASTER_TRANSFER_MODE
 191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_TRANSFER_MODE_INTERRUPT,  /**< Implement data transmit or receive using interrupts */
 193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_TRANSFER_MODE_DMA,        /**< Implement data transmit or receive using DMA */
 194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_TRANSFER_MODE_DIRECT      /**< This configuration exposes signals for external APP con
 195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** } SPI_MASTER_TRANSFER_MODE_t;
 196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @}
 198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef void (*SPI_MASTER_functionhandler)(void);
 201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef SPI_MASTER_STATUS_t (*SPI_MASTER_lInit_functionhandler)(void);
 202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**************************************************************************************************
 204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** * DATA STRUCTURES
 205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** ***************************************************************************************************
 206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** * @ingroup SPI_MASTER_datastructures
 208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** * @{
 209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** */
 210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Port pin selection for communication
 213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef struct SPI_MASTER_GPIO
 215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_GPIO_PORT_t* port;  /**< Reference to the port configuration */
 217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   uint8_t pin;  /**< Selected pin */
 218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** } SPI_MASTER_GPIO_t;
 219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Pin configuration for the selected pins
 222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef struct SPI_MASTER_GPIO_CONFIG
 224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_GPIO_CONFIG_t port_config;  /**< Properties of the port pin */
 226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_GPIO_HWCTRL_t hw_control;  /**<  hardware control characteristics of the pin */
 227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_SPI_CH_SLAVE_SELECT_t slave_select_ch;  /**<  Indicates the mapped slave select line  */
 228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** } SPI_MASTER_GPIO_CONFIG_t;
 229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Configuration parameters of SPI_MASTER APP
 232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  typedef struct SPI_MASTER_CONFIG
 234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_SPI_CH_CONFIG_t * const channel_config;         /**< Reference to SPI configuration structure
 236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_lInit_functionhandler fptr_spi_master_config;  /**< Function pointer to configure the 
 237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   /* Port configuration */
 239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_t* const mosi_0_pin;               /**< Reference to mosi 0 pin */
 240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_CONFIG_t* const mosi_0_pin_config; /**< Reference to mosi 0 pin configurati
 241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_t* const mosi_1_pin;               /**< Reference to mosi 1 pin */
 242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_CONFIG_t* const mosi_1_pin_config; /**< Reference to mosi 1 pin configurati
 243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_t* const mosi_2_pin;               /**< Reference to mosi 2 pin */
 244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_CONFIG_t* const mosi_2_pin_config; /**< Reference to mosi 2 pin configurati
 245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_t* const mosi_3_pin;               /**< Reference to mosi 3 pin */
 246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_CONFIG_t* const mosi_3_pin_config; /**< Reference to mosi 3 pin configurati
 247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_t* const sclk_out_pin;             /**< Reference to sclk out pin */
 248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_CONFIG_t* const sclk_out_pin_config;/**< Reference to shift clock pin confi
 249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_t* const slave_select_pin[8];      /**< Reference to slave select pin */
 250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_CONFIG_t* const slave_select_pin_config[8]; /**< Reference to slave select 
 251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_functionhandler tx_cbhandler;            /**< callback handler for end of transmission
 252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_functionhandler rx_cbhandler;            /**< callback handler for end of reception */
 253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_functionhandler parity_cbhandler;        /**< callback handler for end of parity error
 254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   /* FIFO configuration */
 255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_USIC_CH_FIFO_SIZE_t tx_fifo_size;               /**< Number of FIFO entries assigned to the t
 256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_USIC_CH_FIFO_SIZE_t rx_fifo_size;               /**< Number of FIFO entries assigned to the r
 257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   /* Clock Settings */
 259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t shift_clk_passive_level; /**< Baudrate Generator shift
 260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_TRANSFER_MODE_t transmit_mode;           /**< Indicates how the transmit mode is being
 261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_TRANSFER_MODE_t receive_mode;            /**< Indicates how the receive mode is being 
 262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_SPI_CH_MODE_t  spi_master_config_mode;          /**< Defines the SPI transmit mode being used
 263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   uint8_t slave_select_lines;                         /**< Number of slave select lines being used 
 264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   uint8_t leading_trailing_delay;                     /**< Delay before and after each frame in ter
 265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SR_ID_t tx_sr;                           /**< Service request number assigned to trans
 266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SR_ID_t rx_sr;                           /**< Service request number assigned to recei
 267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SR_ID_t parity_sr;                       /**< Service request number assigned to recei
 268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** } SPI_MASTER_CONFIG_t;
 269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Structure to hold the dynamic variables for the SPI_MASTER communication.
 272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef struct SPI_MASTER_RUNTIME
 274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   uint32_t word_length;                              /**< Indicates the length of the data word */
 276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   uint32_t tx_data_count;                            /**< Number of bytes of data to be transmitted
 277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   volatile uint32_t tx_data_index;                   /**< Index to the byte to be transmitted next 
 278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                           buffer */
 279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   uint32_t rx_data_count;                            /**< Number of bytes of data to be received*/
 280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   volatile uint32_t rx_data_index;                   /**< Indicates the number of bytes currently a
 281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                           rx_data buffer */
 282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   uint8_t* rx_data;                                  /**< Pointer to the receive data buffer*/
 283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   uint8_t* tx_data;                                  /**< Pointer to the transmit data buffer*/
 284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   volatile XMC_SPI_CH_MODE_t  spi_master_mode;       /**< Defines the SPI transmit mode being used 
 285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_t dx0_input;                      /**< DX0 input channel used for Rx input, This
 286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                           mode is changed to full duplex mode */
 287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_t dx0_input_half_duplex;          /**< DX0 input channel used for Rx input, This
 288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                           mode is changed to half duplex mode */
 289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   volatile bool  rx_busy;                            /**< Status flag to indicate busy when a recep
 290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   volatile bool  tx_busy;                            /**< Status flag to indicate busy when a trans
 291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   volatile bool  tx_data_dummy;                      /**< Status flag to indicate, dummy data is be
 292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   volatile bool  rx_data_dummy;                      /**< Status flag to indicate, receive data has
 293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                           not */
 294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  } SPI_MASTER_RUNTIME_t;
 295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Initialization parameters of SPI_MASTER APP
 299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef struct SPI_MASTER
 301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_USIC_CH_t* const channel; /**< Reference to SPI channel */
 303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_CONFIG_t * const config; /**< Reference to the SPI_MASTER configuration structur
 304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_RUNTIME_t * const runtime;  /**< Reference to SPI_MASTER dynamic configuration structu
 305:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if ((SPI_MASTER_DMA_TRANSMIT_MODE == 1U) || (SPI_MASTER_DMA_RECEIVE_MODE == 1U))
 306:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const GLOBAL_DMA_t * const global_dma;
 307:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 308:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if (SPI_MASTER_DMA_TRANSMIT_MODE == 1U)
 309:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const XMC_DMA_CH_CONFIG_t * const dma_ch_tx_config; /**< Reference to the DMA configuration struc
 310:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 311:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if (SPI_MASTER_DMA_RECEIVE_MODE == 1U)
 312:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const XMC_DMA_CH_CONFIG_t * const dma_ch_rx_config; /**< Reference to the DMA configuration struc
 313:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const GLOBAL_DMA_t * const global_dma_rx;
 314:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const uint8_t dma_ch_rx_number;
 315:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 316:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if (SPI_MASTER_DMA_TRANSMIT_MODE == 1U)
 317:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const uint8_t dma_ch_tx_number;
 318:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 319:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** } SPI_MASTER_t;
 320:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 321:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 322:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @}
 323:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 324:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**************************************************************************************************
 325:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** * API Prototypes
 326:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** ***************************************************************************************************
 327:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #ifdef __cplusplus
 328:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** extern "C" {
 329:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 330:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 331:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @ingroup SPI_MASTER_apidoc
 332:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @{
 333:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 334:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 335:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Get SPI_MASTER APP version
 336:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return DAVE_APP_VERSION_t APP version information (major, minor and patch number)
 337:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 338:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 339:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * The function can be used to check application software compatibility with a
 340:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * specific version of the APP.
 341:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 342:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 343:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 344:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
 345:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
 346:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
 347:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
 348:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_APP_VERSION_t app_version;
 349:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 350:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
 351:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 352:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   app_version = SPI_MASTER_GetAppVersion();
 353:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 354:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if (app_version.major != 4U)
 355:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 356:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     // Probably, not the right version.
 357:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 358:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 359:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   while(1U)
 360:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 361:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 362:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   return 1;
 363:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
 364:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
 365:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 366:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** DAVE_APP_VERSION_t SPI_MASTER_GetAppVersion(void);
 367:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 368:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 369:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Initialize the SPI channel as per the configuration made in GUI.
 370:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
 371:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return SPI_MASTER_STATUS_t: Status of SPI_MASTER driver initialization.\n
 372:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                    SPI_MASTER_STATUS_SUCCESS - on successful initialization.\n
 373:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                    SPI_MASTER_STATUS_FAILURE - if initialization fails.\n
 374:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 375:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 376:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Initializes IO pins used for the SPI_MASTER communication and configures USIC registers based on
 377:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * provided in the GUI. Calculates divider values PDIV and STEP for a precise baudrate. It also ena
 378:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * interrupt flags and service request values.
 379:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 380:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 381:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 382:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 383:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 384:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 385:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  int main(void)
 386:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  {
 387:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    DAVE_STATUS_t status;
 388:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 389:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
 390:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 391:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    if(status == DAVE_STATUS_SUCCESS)
 392:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
 393:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *        while(1U)
 394:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *        {
 395:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *        }
 396:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
 397:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    else
 398:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
 399:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     XMC_DEBUG("main: Application initialization failed");
 400:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     while(1U)
 401:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
 402:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
 403:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
 404:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     return 1U;
 405:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
 406:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  @endcode
 407:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 408:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_Init(SPI_MASTER_t* const handle);
 409:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 410:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 411:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Set the communication mode along with required port configuration.
 412:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 413:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle handle Pointer to static and dynamic content of APP configuration.
 414:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param mode SPI working mode
 415:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 416:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  SPI_MASTER_STATUS_t
 417:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_SUCCESS  : if updation of settings are successful\n
 418:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_FAILURE  : if mode is not supported by the selected pins\n
 419:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_BUSY     : if SPI channel is busy with transmit or receive operation\
 420:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 421:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 422:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 423:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * To change the mode of communication, it is advised to generate the code in Quad/Dual mode initia
 424:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the mode will be taken care by the APP.
 425:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <ul>
 426:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <li>If code is generated for Quad mode, it is possible to change to other modes like Dual, Half 
 427:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <li>If code is generated for Dual mode, it is possible to change to other modes like Half Duplex
 428:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <li>If code is generated for full-duplex mode, it is possible to change to Half Duplex only </li
 429:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * </ul>
 430:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 
 431:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 432:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 433:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 434:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 435:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 436:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
 437:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 438:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  //Precondition:
 439:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  //Configure the SPI_MASTER APP operation mode as 'Quad SPI'.
 440:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  //Description:
 441:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  //The following code changes the SPI master device mode to Full duplex mode and starts sending 
 442:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  //the buffer.
 443:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 444:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 445:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
 446:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
 447:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
 448:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   SPI_MASTER_STATUS_t spi_status;
 449:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t Send_Data[] = "Infineon DAVE application.";
 450:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 451:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
 452:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
 453:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 454:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    spi_status = SPI_MASTER_SetMode(&SPI_MASTER_0, XMC_SPI_CH_MODE_STANDARD);
 455:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    if(spi_status == SPI_MASTER_STATUS_SUCCESS)
 456:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
 457:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       SPI_MASTER_Transmit(&SPI_MASTER_0, Send_Data, sizeof(Send_Data));
 458:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
 459:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 460:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
 461:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 462:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
 463:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
 464:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
 465:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
 466:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 467:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
 468:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
 469:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
 470:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 471:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 472:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_SetMode(SPI_MASTER_t* const handle, const XMC_SPI_CH_MODE_t mode);
 473:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 474:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 475:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Set the required baud rate during runtime.
 476:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 477:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle handle Pointer to static and dynamic content of APP configuration.
 478:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param baud_rate required baud rate
 479:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 480:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  SPI_MASTER_STATUS_t
 481:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_SUCCESS  : if updation of baud rate is successful\n
 482:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_FAILURE  : if updation is failed\n
 483:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_BUSY     : if SPI channel is busy with other operation\n
 484:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 485:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 486:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 487:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * While setting the baud rate to avoid noise of the port pins, all the pins are changed to input. 
 488:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * required baud again ports are initialised with the configured settings.
 489:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 490:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 491:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 492:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 493:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 494:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
 495:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 496:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  //Description:
 497:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  //The following code changes the SPI master baud rate to 9600 and starts sending the data store
 498:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  //the buffer.
 499:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 500:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
 501:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
 502:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
 503:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   SPI_MASTER_STATUS_t spi_status;
 504:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t Send_Data[] = "Infineon DAVE application.";
 505:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint32_t baud_rate;
 506:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 507:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
 508:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
 509:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 510:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     baud_rate = 9600U;
 511:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 512:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     spi_status = SPI_MASTER_SetBaudRate(&SPI_MASTER_0, baud_rate);
 513:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 514:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     if(spi_status == SPI_MASTER_STATUS_SUCCESS)
 515:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
 516:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       SPI_MASTER_Transmit(&SPI_MASTER_0, Send_Data, sizeof(Send_Data));
 517:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
 518:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 519:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
 520:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 521:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
 522:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
 523:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
 524:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
 525:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 526:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
 527:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
 528:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
 529:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 530:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_SetBaudRate(SPI_MASTER_t* const handle, const uint32_t baud_rate);
 531:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 532:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 533:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Transmits the specified number of data words and execute the callback defined in GUI, if 
 534:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 535:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
 536:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param dataptr Pointer to data
 537:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param count number of data words (word length configured) to be transmitted
 538:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 539:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  SPI_MASTER_STATUS_t
 540:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_SUCCESS : if transmit is successful\n
 541:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_BUSY : if SPI channel is busy with other operation
 542:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 543:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 544:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 545:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** * Transmits data using the SPI channel as a master device. Transmission is accomplished using the t
 546:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * as configured in the UI.<br>
 547:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <b>Interrupt:</b><br>
 548:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * The data transmission is accomplished using transmit interrupt. User can configure
 549:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * a callback function in the APP UI. When the data is fully transmitted, the callback
 550:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * function will be executed. If transmit FIFO is enabled, the trigger limit is set to 1.
 551:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * So the transmit interrupt will be generated when all the data in FIFO is moved out of FIFO.
 552:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * The APP handle's runtime structure is used to store the data pointer, count, data index
 553:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * and status of transmission. This function only registers a data transmission request if
 554:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * there is no active transmission in progress. Actual data transmission happens in the transmit
 555:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * interrupt service routine. A trigger is generated for the transmit interrupt to start loading
 556:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the data to the transmit buffer. If transmit FIFO is configured, the data is filled into the FIF
 557:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Transmit interrupt will be generated subsequently when the transmit FIFO is empty. At this
 558:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * point of time, if there is some more data to be transmitted, it is loaded to the FIFO again.
 559:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * When FIFO is not enabled, data is transmitted one byte at a time. On transmission of each byte
 560:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * an interrupt is generated and the next byte is transmitted in the interrupt service routine.
 561:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Callback function is executed when all the data bytes are transmitted.
 562:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * If a callback function is not configured, user has to poll for the value of \a tx_busy flag of
 563:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the APP handle structure( \a handle->runtime->tx_busy ) to check for
 564:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the completion of data transmission or use SPI_MASTER_IsTxBusy() API.<br>
 565:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <b>DMA:</b><br>
 566:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * DMA mode is available only in XMC4x family of microcontrollers. A DMA channel is configured to p
 567:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * data to the SPI channel transmit buffer. This removes the load off the CPU. This API will only c
 568:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * and enable the DMA channel by specifying the data buffer and count of bytes to transmit. Rest is
 569:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * care without the CPU's intervention. User can configure a callback function in the APP UI. When 
 570:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * transmission is complete, the callback function will be executed. FIFO will not be used in DMA m
 571:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Receive start interrupt is configured for triggering the DMA channel. So each byte is transmitte
 572:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the background through the DMA channel.
 573:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * If the callback function is not configured, \a handle->runtime->tx_busy flag can be checked to
 574:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * verify if the transmission is complete.
 575:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <b>Direct:</b><br>
 576:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Data will be transmitted using polling method. Status flags are used to check if data can be tra
 577:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <i><b> Note:</b> In Direct mode, the API blocks the CPU until the count of bytes requested is tr
 578:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 579:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 580:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 581:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 582:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
 583:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 584:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Description:
 585:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Transmits "Infineon" to the slave device.
 586:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 587:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 588:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
 589:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
 590:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
 591:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 592:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t Send_Data[] = "Infineon";
 593:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 594:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
 595:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
 596:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 597:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     if(SPI_MASTER_Transmit(&SPI_MASTER_0, Send_Data, sizeof(Send_Data)) == SPI_MASTER_STATUS_SUC
 598:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
 599:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       while(SPI_MASTER_0.runtime->tx_busy)
 600:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       {
 601:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       }
 602:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
 603:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 604:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
 605:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 606:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
 607:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
 608:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
 609:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
 610:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 611:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
 612:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
 613:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR> </p>
 614:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 615:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 616:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_Transmit(const SPI_MASTER_t *const handle, uint8_t* dataptr, uint32_
 617:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 618:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 619:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Receives the specified number of data words and execute the callback defined in GUI, if e
 620:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 621:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
 622:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param dataptr Pointer to data in which value is written
 623:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param count number of data words (word length configured) to be read
 624:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 625:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  SPI_MASTER_STATUS_t
 626:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_SUCCESS : if read is successful\n
 627:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_BUSY : if SPI channel is busy with other operation
 628:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 629:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 630:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Data will be received from the SPI slave synchronously. After the requested number of data bytes
 631:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * optionally, the user configured callback function will be executed.
 632:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Data reception is accomplished using the receive mode selected in the UI.
 633:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <b>Interrupt:</b><br>
 634:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Based on the UI configuration, either standard receive buffer(RBUF) or receive FIFO(OUT) is used
 635:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * for data reception. An interrupt is configured for reading received data from the bus. This func
 636:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * only registers a request to receive a number of data bytes from a USIC channel. If FIFO is
 637:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * configured for reception, the FIFO limit is dynamically configured to optimally utilize the
 638:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * CPU load. Before starting data reception, the receive buffers are flushed. So only those data, r
 639:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * after calling the API, will be placed in the user buffer.
 640:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * When all the requested number of data bytes are received, the configured callback
 641:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * function will be executed.
 642:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * If a callback function is not configured, the user has to poll for the value of the
 643:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * variable, \a handle->runtime->rx_busy to be false. The value is updated to \a false when all the
 644:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * requested number of data bytes are received.
 645:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <br>
 646:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <b>DMA:</b><br>
 647:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * DMA mode is available only in XMC4x family of microcontrollers. In this mode, a DMA channel is
 648:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * configured for receiving data from standard receive buffer(RBUF) to the user buffer. By calling
 649:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * this API, the DMA channel destination address is configured to the user buffer and the channel i
 650:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * enabled. Receive FIFO will not be used when the receive mode is DMA.
 651:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Before starting data reception, the receive buffers are flushed. So only those data, received
 652:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * after calling the API, will be placed in the user buffer.
 653:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * When all the requested number of data bytes are received, the configured callback
 654:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * function will be executed.
 655:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * If a callback function is not configured, the user has to poll for the value of the
 656:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * variable, \a handle->runtime->rx_busy to be false. The value is updated to \a false when all the
 657:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * requested number of data bytes are received.
 658:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <br>
 659:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <b>Direct</b><br>
 660:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * In Direct receive mode, neither interrupt nor DMA is used. The API polls
 661:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the receive flag to read the received data and waits for all the requested number of bytes to
 662:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * be received. Based on FIFO configuration, either RBUF or OUT register is used for reading receiv
 663:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * data. Before starting data reception, the receive buffers are flushed. So only those data, recei
 664:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * after calling the API, will be placed in the user buffer.
 665:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <i><b> Note:</b> In Direct mode, the API blocks the CPU until the count of bytes requested is re
 666:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 667:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 668:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 669:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 670:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 671:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
 672:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 673:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Description:
 674:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Receives 10 bytes of data from slave.
 675:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 676:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
 677:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
 678:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
 679:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t ReadData[10];
 680:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 681:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status =  DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
 682:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
 683:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 684:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     if(SPI_MASTER_Receive(&SPI_MASTER_0, ReadData, 10U))
 685:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
 686:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       while(SPI_MASTER_0.runtime->rx_busy)
 687:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       {
 688:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       }
 689:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
 690:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 691:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
 692:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 693:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
 694:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
 695:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
 696:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
 697:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 698:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
 699:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
 700:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
 701:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 702:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_Receive(const SPI_MASTER_t *const handle, uint8_t* dataptr, uint32_t
 703:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 704:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 705:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Transmits and Receives the specified number of data words and execute the receive callbac
 706:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *        in GUI.
 707:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 708:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
 709:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param tx_dataptr Pointer to data buffer which has to be send
 710:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param rx_dataptr Pointer to data buffer where the received data has to be stored.
 711:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param count number of data words (word length configured) to be read and write
 712:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 713:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  SPI_MASTER_STATUS_t
 714:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_SUCCESS   : if transfer of data is successful\n
 715:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_FAILURE   : if transfer of data is failed (or) in other than standard
 716:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_BUFFER_INVALID : if passed buffers are NULL pointers (or) length of d
 717:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 718:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 719:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Transmits and receives data simultaneously using the SPI channel as a master device. API is appl
 720:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <i>Full duplex</> operation mode. Data transfer happens based on the individual modes configured
 721:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * reception.<br>
 722:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Two data pins MOSI and MISO will be used for receiving and transmitting data respectively. A cal
 723:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * configured to execute after completing the transfer when 'Interrupt' or 'DMA' mode is used. The 
 724:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * should be configured for <i>End of receive/transfer callback</i> in the 'Interrupt Settings' tab
 725:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * function will be executed when the last word of data is received.
 726:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 727:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 728:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 729:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 730:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 731:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 732:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
 733:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 734:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Precondition: Operation mode should be 'Full Duplex"
 735:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Description:
 736:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Transmits and Receives 10 bytes of data from slave in parallel.
 737:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 738:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
 739:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
 740:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
 741:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t ReadData[10];
 742:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t SendData[10] = {0x1, 0x2, 0x3, 0x4, 0x5, 0x6, 0x7, 0x8, 0x9, 0xA};
 743:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 744:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status =  DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
 745:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 746:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
 747:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 748:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_Transfer(&SPI_MASTER_0, SendData, ReadData, 10);
 749:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 750:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
 751:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 752:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     XMC_DEBUG("main: Application initialization failed");
 753:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     while(1U)
 754:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
 755:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
 756:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 757:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
 758:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
 759:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
 760:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 761:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_Transfer(const SPI_MASTER_t *const handle,
 762:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                         uint8_t* tx_dataptr,
 763:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                         uint8_t* rx_dataptr,
 764:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                         uint32_t count);
 765:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 766:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if (SPI_MASTER_INTERRUPT_RECEIVE_MODE == 1U)
 767:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 768:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Receives the specified number of data words and execute the callback defined in GUI, if e
 769:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 770:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
 771:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param dataptr Pointer to data in which value is written
 772:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param count number of data words (word length configured) to be read
 773:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 774:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  SPI_MASTER_STATUS_t
 775:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_SUCCESS : if read is successful\n
 776:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_BUSY : if SPI channel is busy with other operation
 777:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_MODE_MISMATCH if receive mode is DMA.
 778:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 779:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 780:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * After receiving the specified number of words (word length configured), the user configured call
 781:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * is executed, if it is enabled. If a callback function is not configured on the APP UI, the user 
 782:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the status of rx_busy variable of the APP handle structure. Based on the UI configuration, eithe
 783:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * buffer or receive FIFO is used for data reception. An interrupt is configured for received data 
 784:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * function only registers a request to receive a number of data bytes from a SPI channel. If FIFO 
 785:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * reception, the FIFO limit is dynamically configured to optimally utilize the CPU load.
 786:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <a href="..\group___architecture___description.html#spi_master_receive_irq_flow_chart">Click her
 787:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 788:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 789:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 790:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 791:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 792:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 793:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
 794:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 795:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
 796:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
 797:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
 798:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t ReadData[10];
 799:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 800:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status =  DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
 801:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
 802:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 803:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     if(SPI_MASTER_StartReceiveIRQ(&SPI_MASTER_0, ReadData, 10U))
 804:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
 805:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       while(SPI_MASTER_0.runtime->rx_busy)
 806:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       {
 807:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       }
 808:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       SPI_MASTER_Transmit(&SPI_MASTER_0, ReadData, 10U);
 809:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
 810:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 811:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
 812:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 813:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
 814:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
 815:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
 816:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
 817:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 818:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
 819:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
 820:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
 821:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 822:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_StartReceiveIRQ(const SPI_MASTER_t *const handle, uint8_t* dataptr, 
 823:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 824:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 825:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if(SPI_MASTER_INTERRUPT_TRANSMIT_MODE == 1U)
 826:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 827:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Transmits the specified number of data words and execute the callback defined in GUI, if 
 828:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 829:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
 830:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param dataptr Pointer to data
 831:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param count number of data words (word length configured) to be transmitted
 832:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 833:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  SPI_MASTER_STATUS_t
 834:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_SUCCESS : if transmit is successful\n
 835:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_BUSY : if SPI channel is busy with other operation
 836:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_BUFFER_INVALID : if the data_ptr is NULL or count is 0. \n
 837:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_MODE_MISMATCH : if transmit mode is DMA.
 838:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 839:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 840:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 841:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * The data transmission is accomplished using transmit interrupt. After transmitting the total dat
 842:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * function is executed. If transmit FIFO is enabled, the trigger limit is set to 1. So the transmi
 843:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * generated when all the data in FIFO is moved from FIFO. The function uses APP handle's dynamic s
 844:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the data pointer, count, data index and status of transmission. This function only registers a d
 845:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * request if there is no active transmission in progress. Actual data transmission happens in the 
 846:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * service routine. A trigger is generated for the transmit interrupt to start loading the data. If
 847:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * configured, the data is filled into the FIFO with trigger limit set to 1. Transmit interrupt wil
 848:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * when the transmit FIFO is empty. At this point of time, if there is some more data to be transmi
 849:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * to the FIFO again. When FIFO is not enabled, data is transmitted one byte at a time. On transmis
 850:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * an interrupt is generated and the next byte is transmitted in the interrupt service routine.
 851:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <a href="..\group___architecture___description.html#spi_master_transmit_irq_flow_chart">Click he
 852:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 853:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 854:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 855:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 856:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
 857:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 858:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Pre-condition:
 859:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Transmit mode should be configured as "Interrupt".
 860:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Description:
 861:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Transmits "Infineon" data to slave.
 862:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 863:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
 864:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
 865:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
 866:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 867:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t Send_Data[] = "Infineon";
 868:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 869:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
 870:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
 871:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 872:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     if(SPI_MASTER_StartTransmitIRQ(&SPI_MASTER_0, Send_Data, sizeof(Send_Data)) == SPI_MASTER_ST
 873:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
 874:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       while(SPI_MASTER_0.runtime->tx_busy)
 875:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       {
 876:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       }
 877:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
 878:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 879:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
 880:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 881:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
 882:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
 883:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
 884:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
 885:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 886:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
 887:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
 888:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR> </p>
 889:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 890:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 891:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_StartTransmitIRQ(const SPI_MASTER_t *const handle, uint8_t *addr, ui
 892:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 893:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 894:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 895:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if(SPI_MASTER_DMA_RECEIVE_MODE == 1U)
 896:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 897:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Registers a request for receiving data over SPI_MASTER channel using DMA.
 898:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 899:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 900:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param  handle  Pointer to SPI_MASTER_t handle structure
 901:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param data_ptr  Pointer to data of type uint8_t.
 902:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param  count  Total no of bytes to be received.\n
 903:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                \b Range: minimum= 1, maximum= 4096.
 904:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 905:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  SPI_MASTER_STATUS_t: Status for receive request.\n
 906:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                        @ref SPI_MASTER_STATUS_SUCCESS if the request is accepted.\n
 907:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                        @ref SPI_MASTER_STATUS_BUSY if a reception is in progress.\n
 908:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                        @ref SPI_MASTER_STATUS_BUFFER_INVALID if the data_ptr is NULL or count is
 909:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                        @ref SPI_MASTER_STATUS_MODE_MISMATCH : if receive mode is Interrupt \n
 910:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 911:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 912:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 913:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Data will be received asynchronously. When the requested number of data bytes are received,
 914:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * optionally, the user configured callback function will be executed.
 915:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * This function only registers a request to receive a number of data bytes from a USIC channel.
 916:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * When all the requested number of data bytes are received, the configured callback
 917:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * function will be executed.
 918:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * If a callback function is not configured, the user has to poll for the value of the
 919:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * variable, \a handle->runtime->rx_busy to be false. The value is updated to \a false when all the
 920:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * requested number of data bytes are received.
 921:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * A maximum of 4096 bytes can be received in one API call. This limit is because of the DMA single
 922:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <a href="..\group___architecture___description.html#spi_master_receive_dma_flow_chart">Click her
 923:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 924:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 925:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 926:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 927:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 928:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 929:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   //Pre condition:
 930:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   //Receive mode should be configured to "DMA"
 931:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   //Description: Receive 10 bytes from slave.
 932:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 933:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 934:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   int main(void)
 935:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 936:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_STATUS_t init_status;
 937:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     uint8_t ReadData[10];
 938:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 939:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     init_status = (SPI_MASTER_STATUS_t)SPI_MASTER_Init(&SPI_MASTER_0);
 940:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     if(init_status == SPI_MASTER_STATUS_SUCCESS)
 941:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
 942:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       if(SPI_MASTER_StartReceiveDMA(&SPI_MASTER_0, ReadData, 10) == SPI_MASTER_STATUS_SUCCESS)
 943:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       {
 944:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *         while(SPI_MASTER_0.runtime->rx_busy)
 945:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *         {
 946:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *         }
 947:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       }
 948:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
 949:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     else
 950:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
 951:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
 952:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      while(1U)
 953:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      {
 954:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      }
 955:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
 956:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      return 1U;
 957:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  }
 958:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  @endcode
 959:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 960:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 961:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_StartReceiveDMA(const SPI_MASTER_t  *const handle, uint8_t *addr, ui
 962:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 963:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 964:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if(SPI_MASTER_DMA_TRANSMIT_MODE == 1U)
 965:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 966:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Registers a request for transmitting data over SPI_MASTER channel using DMA.
 967:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 968:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param  handle  SPI_MASTER APP handle pointer of type @ref SPI_MASTER_t
 969:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param  data_ptr Pointer to data of type uint8_t.
 970:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param  count Total number of words to be transmitted.\n
 971:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \b Range: minimum= 1, maximum= 4096.
 972:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 973:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  SPI_MASTER_STATUS_t: Status of transmit request.\n
 974:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                        @ref SPI_MASTER_STATUS_SUCCESS if the request is accepted.\n
 975:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                        @ref SPI_MASTER_STATUS_BUSY if a transmission is in progress.\n
 976:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                        @ref SPI_MASTER__STATUS_BUFFER_INVALID if the data_ptr is NULL or count i
 977:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                        @ref SPI_MASTER_STATUS_MODE_MISMATCH : if transmit mode is Interrupt \n
 978:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 979:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <i>Imp Note:</i> Return value should be validated by user to ensure that the
 980:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * request is registered.
 981:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 982:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 983:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * The data transmission is accomplished using DMA. User can configure a callback function in the A
 984:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * is fully transmitted, the callback function will be executed.
 985:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * The function uses APP handle's runtime structure to store the status of transmission.
 986:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * This function only registers a data transmission request, if there is no active transmission in 
 987:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * data transmission happens through DMA channel. A maximum of 4095 bytes can be transmitted in one
 988:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * is because of the DMA single block size. Callback function is executed when all the data bytes a
 989:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * If a callback function is not configured, user has to poll for the value of \a tx_busy flag of
 990:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the APP handle structure( \a handle->runtime->tx_busy ) to check for the completion of data tran
 991:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * If data more than the block size of 4095 have to be transmitted, user will have to transmit them
 992:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * multiple calls to this API.
 993:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <a href="..\group___architecture___description.html#spi_master_transmit_dma_flow_chart">Click he
 994:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 995:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 996:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 997:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 998:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 999:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   //Pre-condition:
1000:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   //Transmit mode should be configured as "DMA".
1001:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   //Description: Transmits "Infineon" data to the slave
1002:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1003:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1004:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   int main(void)
1005:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1006:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_STATUS_t init_status;
1007:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     uint8_t Send_Data[] = "Infineon";
1008:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1009:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     init_status = (SPI_MASTER_STATUS_t)SPI_MASTER_Init(&SPI_MASTER_0);
1010:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     if(init_status == SPI_MASTER_STATUS_SUCCESS)
1011:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
1012:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       if(SPI_MASTER_StartTransmitDMA(&SPI_MASTER_0, Send_Data, sizeof(Send_Data)) == SPI_MASTER_
1013:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       {
1014:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *         while(SPI_MASTER_0.runtime->tx_busy)
1015:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *         {
1016:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *         }
1017:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       }
1018:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
1019:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     else
1020:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
1021:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
1022:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      while(1U)
1023:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      {
1024:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      }
1025:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
1026:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      return 1U;
1027:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  }
1028:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode
1029:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1030:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
1031:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_StartTransmitDMA(const SPI_MASTER_t *const handle, uint8_t *addr, ui
1032:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
1033:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
1034:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
1035:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Returns the state of the specified interrupt flag.
1036:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1037:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
1038:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param flag Interrupt for which status is required
1039:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *             Use type @ref XMC_SPI_CH_STATUS_FLAG_t for the bitmask of events.
1040:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  uint32_t status of the interrupt
1041:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1042:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1043:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
1044:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Returns the status of the events, by reading PSR register. This indicates the status of the all 
1045:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * SPI communication.
1046:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1047:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1048:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
1049:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
1050:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
1051:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1052:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Description:
1053:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //It transmits "Infineon" to the SPI slave. After calling the transmit API, it will poll for the
1054:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //indication flag to know the data has shifted out or not.
1055:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1056:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
1057:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
1058:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
1059:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t Send_Data[] = "Infineon";
1060:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1061:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
1062:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
1063:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1064:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_Transmit(&SPI_MASTER_0, Send_Data, sizeof(Send_Data));
1065:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     while(SPI_MASTER_GetFlagStatus(&SPI_MASTER_0, XMC_SPI_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATI
1066:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1067:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
1068:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1069:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
1070:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
1071:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
1072:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
1073:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1074:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
1075:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
1076:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
1077:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1078:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
1079:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
1080:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** __STATIC_INLINE uint32_t SPI_MASTER_GetFlagStatus(const SPI_MASTER_t* handle, const uint32_t flag)
1081:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
1082:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_ASSERT("SPI_MASTER_GetFlagStatus:handle NULL" , (handle != NULL));
1083:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   return (XMC_SPI_CH_GetStatusFlag(handle->channel) & flag);
1084:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** }
1085:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
1086:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
1087:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Clears the status of the specified interrupt flags.
1088:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1089:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
1090:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param flag_mask Interrupt for which status has to be cleared
1091:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *             Use type @ref XMC_SPI_CH_STATUS_FLAG_t for the bitmask of events.
1092:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1093:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
1094:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * During communication the events occurred has to be cleared to get the successive events.\n
1095:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * e.g: During transmission Transmit buffer event occurs to indicating data word transfer has start
1096:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * to be cleared after transmission of each data word. Otherwise next event is not considered as va
1097:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1098:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1099:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
1100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
1101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
1102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Description:
1104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //It transmits "Infineon" to the SPI slave. After calling the transmit API, it will poll for the
1105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //indication flag to know the data has shifted out or not, and clears the flag.
1106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
1108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
1109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
1110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t Send_Data[] = "Infineon";
1111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
1113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
1114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_Transmit(&SPI_MASTER_0, Send_Data, sizeof(Send_Data));
1116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     while(SPI_MASTER_GetFlagStatus(&SPI_MASTER_0, (uint32_t)XMC_SPI_CH_STATUS_FLAG_TRANSMIT_SHIF
1117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_ClearFlag(&SPI_MASTER_0, (uint32_t)XMC_SPI_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATI
1118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
1120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
1122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
1123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
1124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
1125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
1127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
1128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
1129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
1130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** __STATIC_INLINE void SPI_MASTER_ClearFlag(const SPI_MASTER_t* handle, const uint32_t flag_mask)
1131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
1132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****     XMC_ASSERT("SPI_MASTER_ClearFlag:handle NULL" , (handle != NULL));
1133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****     XMC_SPI_CH_ClearStatusFlag(handle->channel, flag_mask);
1134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** }
1135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
1136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
1137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief return the txbusy flag state
1138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
1139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return bool : status of txbusy flag
1140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
1143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * This is used to check whether any transmit process is going or not. If no process is going then 
1144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the new request is accepted. SPI_MASTER_AbortTransmit() can be used to stop the current process 
1145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * start the new request.
1146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
1149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
1151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
1152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Description:
1154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Transmits "Infineon" to the slave device.
1155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
1158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
1159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
1160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t Send_Data[] = "Infineon";
1162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
1164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
1165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     if(SPI_MASTER_Transmit(&SPI_MASTER_0, Send_Data, sizeof(Send_Data)) == SPI_MASTER_STATUS_SUC
1167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
1168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       while(SPI_MASTER_IsTxBusy(&SPI_MASTER_0))
1169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       {
1170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       }
1171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
1172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
1174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
1176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
1177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
1178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
1179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
1181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
1182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR> </p>
1183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
1185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** __STATIC_INLINE bool SPI_MASTER_IsTxBusy(const SPI_MASTER_t* const handle)
1186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 246              	 .loc 5 1186 0
 247              	 .cfi_startproc
 248              	 
 249              	 
 250              	 
 251 0000 80B4     	 push {r7}
 252              	.LCFI19:
 253              	 .cfi_def_cfa_offset 4
 254              	 .cfi_offset 7,-4
 255 0002 83B0     	 sub sp,sp,#12
 256              	.LCFI20:
 257              	 .cfi_def_cfa_offset 16
 258 0004 00AF     	 add r7,sp,#0
 259              	.LCFI21:
 260              	 .cfi_def_cfa_register 7
 261 0006 7860     	 str r0,[r7,#4]
1187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_ASSERT("SPI_MASTER_IsTxBusy:handle NULL", (handle != NULL))
1188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   return (handle->runtime->tx_busy);
 262              	 .loc 5 1188 0
 263 0008 7B68     	 ldr r3,[r7,#4]
 264 000a 9B68     	 ldr r3,[r3,#8]
 265 000c 93F82030 	 ldrb r3,[r3,#32]
 266 0010 DBB2     	 uxtb r3,r3
1189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** }
 267              	 .loc 5 1189 0
 268 0012 1846     	 mov r0,r3
 269 0014 0C37     	 adds r7,r7,#12
 270              	.LCFI22:
 271              	 .cfi_def_cfa_offset 4
 272 0016 BD46     	 mov sp,r7
 273              	.LCFI23:
 274              	 .cfi_def_cfa_register 13
 275              	 
 276 0018 5DF8047B 	 ldr r7,[sp],#4
 277              	.LCFI24:
 278              	 .cfi_restore 7
 279              	 .cfi_def_cfa_offset 0
 280 001c 7047     	 bx lr
 281              	 .cfi_endproc
 282              	.LFE340:
 284 001e 00BF     	 .section .text.SPI_MASTER_IsRxBusy,"ax",%progbits
 285              	 .align 2
 286              	 .thumb
 287              	 .thumb_func
 289              	SPI_MASTER_IsRxBusy:
 290              	.LFB341:
1190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
1191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
1192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief return the rxbusy flag state
1193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
1194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return bool : status of rxbusy flag
1195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
1198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * This is used to check whether any receive process is going or not. If no process is going then o
1199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the new request is accepted. SPI_MASTER_AbortReceive() can be used to stop the current process a
1200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * start the new request.
1201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
1204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
1206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
1207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Description:
1209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Receives 10 bytes of data from slave.
1210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
1212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
1213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
1214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t ReadData[10];
1215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status =  DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
1217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
1218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     if(SPI_MASTER_Receive(&SPI_MASTER_0, ReadData, 10U))
1220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
1221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       while(SPI_MASTER_IsRxBusy(&SPI_MASTER_0))
1222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       {
1223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       }
1224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
1225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
1227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
1229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
1230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
1231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
1232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
1234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
1235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
1236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
1237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** __STATIC_INLINE bool SPI_MASTER_IsRxBusy(const SPI_MASTER_t* const handle)
1238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 291              	 .loc 5 1238 0
 292              	 .cfi_startproc
 293              	 
 294              	 
 295              	 
 296 0000 80B4     	 push {r7}
 297              	.LCFI25:
 298              	 .cfi_def_cfa_offset 4
 299              	 .cfi_offset 7,-4
 300 0002 83B0     	 sub sp,sp,#12
 301              	.LCFI26:
 302              	 .cfi_def_cfa_offset 16
 303 0004 00AF     	 add r7,sp,#0
 304              	.LCFI27:
 305              	 .cfi_def_cfa_register 7
 306 0006 7860     	 str r0,[r7,#4]
1239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_ASSERT("SPI_MASTER_IsTxBusy:handle NULL", (handle != NULL))
1240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   return (handle->runtime->rx_busy);
 307              	 .loc 5 1240 0
 308 0008 7B68     	 ldr r3,[r7,#4]
 309 000a 9B68     	 ldr r3,[r3,#8]
 310 000c DB7F     	 ldrb r3,[r3,#31]
 311 000e DBB2     	 uxtb r3,r3
1241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** }
 312              	 .loc 5 1241 0
 313 0010 1846     	 mov r0,r3
 314 0012 0C37     	 adds r7,r7,#12
 315              	.LCFI28:
 316              	 .cfi_def_cfa_offset 4
 317 0014 BD46     	 mov sp,r7
 318              	.LCFI29:
 319              	 .cfi_def_cfa_register 13
 320              	 
 321 0016 5DF8047B 	 ldr r7,[sp],#4
 322              	.LCFI30:
 323              	 .cfi_restore 7
 324              	 .cfi_def_cfa_offset 0
 325 001a 7047     	 bx lr
 326              	 .cfi_endproc
 327              	.LFE341:
 329              	 .section .text.SPI_MASTER_EnableSlaveSelectSignal,"ax",%progbits
 330              	 .align 2
 331              	 .thumb
 332              	 .thumb_func
 334              	SPI_MASTER_EnableSlaveSelectSignal:
 335              	.LFB342:
1242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
1243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
1244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
1245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Enables the specified slave select line
1246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
1248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param slave which slave signal has to be enabled
1249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
1251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Each slave is connected with one slave select signal. At a time only one slave can be communicat
1252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * required slave to start the communication.
1253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
1256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Generate code for multiple slave by configuring in "Advanced settings tab". Transmit the data to
1257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
1258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
1260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Precondition:
1262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Configure to use two slaves".
1263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Description:
1264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Transmits 10 bytes of data to slave-0 and disables the slave-o. Then enable the slave-1 and tr
1265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
1267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
1268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
1269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t Send_Data[] = "Infineon";
1270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
1272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
1273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_Transmit(&SPI_MASTER_0, Send_Data, sizeof(Send_Data));
1275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_DisableSlaveSelectSignal(&SPI_MASTER_0);
1276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_EnableSlaveSelectSignal(&SPI_MASTER_0, SPI_MASTER_SS_SIGNAL_1);
1277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_Transmit(&SPI_MASTER_0, Send_Data, sizeof(Send_Data));
1278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
1280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
1282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
1283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
1284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
1285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
1287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
1288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
1289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
1291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** __STATIC_INLINE void SPI_MASTER_EnableSlaveSelectSignal(const SPI_MASTER_t* handle, const SPI_MASTE
1292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 336              	 .loc 5 1292 0
 337              	 .cfi_startproc
 338              	 
 339              	 
 340 0000 80B5     	 push {r7,lr}
 341              	.LCFI31:
 342              	 .cfi_def_cfa_offset 8
 343              	 .cfi_offset 7,-8
 344              	 .cfi_offset 14,-4
 345 0002 82B0     	 sub sp,sp,#8
 346              	.LCFI32:
 347              	 .cfi_def_cfa_offset 16
 348 0004 00AF     	 add r7,sp,#0
 349              	.LCFI33:
 350              	 .cfi_def_cfa_register 7
 351 0006 7860     	 str r0,[r7,#4]
 352 0008 0B46     	 mov r3,r1
 353 000a FB70     	 strb r3,[r7,#3]
1293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****     XMC_ASSERT("SPI_MASTER_EnableSlaveSelectSignal:handle NULL" , (handle != NULL));
1294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****     XMC_ASSERT("SPI_MASTER_EnableSlaveSelectSignal:Invalid Slave selection" , ((slave == SPI_MASTER
1295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                                                (slave == SPI_MASTER
1296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                                                (slave == SPI_MASTER
1297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                                                (slave == SPI_MASTER
1298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                                                (slave == SPI_MASTER
1299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                                                (slave == SPI_MASTER
1300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                                                (slave == SPI_MASTER
1301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                                                (slave == SPI_MASTER
1302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                                               );
1303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****     XMC_SPI_CH_EnableSlaveSelect(handle->channel, handle->config->slave_select_pin_config[slave]->s
 354              	 .loc 5 1303 0
 355 000c 7B68     	 ldr r3,[r7,#4]
 356 000e 1968     	 ldr r1,[r3]
 357 0010 7B68     	 ldr r3,[r7,#4]
 358 0012 5B68     	 ldr r3,[r3,#4]
 359 0014 FA78     	 ldrb r2,[r7,#3]
 360 0016 1432     	 adds r2,r2,#20
 361 0018 53F82230 	 ldr r3,[r3,r2,lsl#2]
 362 001c 1B69     	 ldr r3,[r3,#16]
 363 001e 0846     	 mov r0,r1
 364 0020 1946     	 mov r1,r3
 365 0022 FFF7FEFF 	 bl XMC_SPI_CH_EnableSlaveSelect
1304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** }
 366              	 .loc 5 1304 0
 367 0026 0837     	 adds r7,r7,#8
 368              	.LCFI34:
 369              	 .cfi_def_cfa_offset 8
 370 0028 BD46     	 mov sp,r7
 371              	.LCFI35:
 372              	 .cfi_def_cfa_register 13
 373              	 
 374 002a 80BD     	 pop {r7,pc}
 375              	 .cfi_endproc
 376              	.LFE342:
 378              	 .section .text.PIN_INTERRUPT_Enable,"ax",%progbits
 379              	 .align 2
 380              	 .thumb
 381              	 .thumb_func
 383              	PIN_INTERRUPT_Enable:
 384              	.LFB407:
 385              	 .file 6 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT/pin_interrupt.h"
   1:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
   2:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @file pin_interrupt.h
   3:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @date 2021-01-08
   4:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
   5:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * NOTE:
   6:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   7:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
   8:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @cond
   9:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  **************************************************************************************************
  10:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * PIN_INTERRUPT v4.0.4 - The PIN_INTERRUPT APP invokes user interrupt handler in a response to ris
  11:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *                        edge event signal on a pin.
  12:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
  13:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * Copyright (c) 2016-2020, Infineon Technologies AG
  14:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * All rights reserved.                        
  15:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *                                             
  16:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  17:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * following conditions are met:   
  18:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *                                                                              
  19:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  20:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   disclaimer.                        
  21:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * 
  22:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  23:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   disclaimer in the documentation and/or other materials provided with the distribution.     
  24:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *                         
  25:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  26:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   products derived from this software without specific prior written permission. 
  27:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *                                             
  28:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  29:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  30:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  31:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  32:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  33:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  34:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.    
  35:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *                                                                              
  36:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  37:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * with Infineon Technologies AG (dave@infineon.com).         
  38:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  **************************************************************************************************
  39:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
  40:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * Change History
  41:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * --------------
  42:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * 2015-12-03:
  43:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     - Initial version for DAVEv4. <BR>
  44:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * 
  45:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * 2021-01-08:
  46:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     - Modified check for minimum XMCLib version
  47:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
  48:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @endcond 
  49:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
  50:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
  51:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  52:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #ifndef PIN_INTERRUPT_H
  53:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #define PIN_INTERRUPT_H
  54:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  55:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**************************************************************************************************
  56:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * HEADER FILES                                                                                    
  57:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  **************************************************************************************************
  58:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #if (UC_SERIES == XMC14)
  59:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #include "xmc_scu.h"
  60:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #endif
  61:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #include "xmc_gpio.h"
  62:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #include "xmc_eru.h"
  63:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  64:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #include "DAVE_Common.h"
  65:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #include "pin_interrupt_conf.h"
  66:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  67:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**************************************************************************************************
  68:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * MACROS                                                                                          
  69:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  **************************************************************************************************
  70:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #define PIN_INTERRUPT_XMC_LIB_MAJOR_VERSION 2
  71:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #define PIN_INTERRUPT_XMC_LIB_MINOR_VERSION 1
  72:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #define PIN_INTERRUPT_XMC_LIB_PATCH_VERSION 6
  73:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  74:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #if !((XMC_LIB_MAJOR_VERSION > PIN_INTERRUPT_XMC_LIB_MAJOR_VERSION) ||\
  75:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****       ((XMC_LIB_MAJOR_VERSION == PIN_INTERRUPT_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION > P
  76:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****       ((XMC_LIB_MAJOR_VERSION == PIN_INTERRUPT_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION == 
  77:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #error "PIN_INTERRUPT requires XMC Peripheral Library v2.1.6 or higher"
  78:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #endif
  79:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  80:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
  81:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @ingroup App_publicparam
  82:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @{
  83:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
  84:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
  85:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *  @brief Initialization data structure for PIN_INTERRUPT APP
  86:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
  87:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  88:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
  89:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @}
  90:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
  91:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  92:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  /*************************************************************************************************
  93:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * ENUMS
  94:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  **************************************************************************************************
  95:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
  96:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @ingroup PIN_INTERRUPT_enumerations
  97:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @{
  98:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
  99:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /*
 100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @brief enumeration for PIN_INTERRUPT APP
 101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** typedef enum PIN_INTERRUPT_STATUS
 103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** {
 104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   PIN_INTERRUPT_STATUS_SUCCESS = 0U,        /**<APP initialization is success */
 105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   PIN_INTERRUPT_STATUS_FAILURE = 1U         /**<APP initialization is failure */
 106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** } PIN_INTERRUPT_STATUS_t;
 107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * Defines trigger edge for the event generation by ETLx (Event Trigger Logic, x = [0 to 3]) unit, 
 111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * from ERSx(Event request source, x = [0 to 3]) unit.
 112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** typedef enum PIN_INTERRUPT_EDGE
 114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** {
 115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   PIN_INTERRUPT_EDGE_NONE = 0U, /**< no event enabled */
 116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   PIN_INTERRUPT_EDGE_RISING = 1U,   /**< detection of rising edge generates the event */
 117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   PIN_INTERRUPT_EDGE_FALLING = 2U,  /**< detection of falling edge generates the event */
 118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   PIN_INTERRUPT_EDGE_BOTH = 3U      /**< detection of either edges generates the event */
 119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** } PIN_INTERRUPT_EDGE_t;
 120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @}
 122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**************************************************************************************************
 125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** * DATA STRUCTURES
 126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** ***************************************************************************************************
 127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @ingroup PIN_INTERRUPT_datastructures
 129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @{
 130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @brief Configuration structure for PIN_INTERRUPT APP
 134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** typedef struct PIN_INTERRUPT
 136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** {
 137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   XMC_ERU_t *eru;  /**< Mapped ERU module */
 138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   XMC_GPIO_PORT_t *port;  /**< Mapped port number */
 139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   XMC_GPIO_CONFIG_t gpio_config;   /**< Initializes the input pin characteristics */
 140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   XMC_ERU_ETL_CONFIG_t etl_config;  /**< reference to ERUx_ETLy (x = [0..1], y = [0..4])
 141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****                                                       module configuration */
 142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #if (UC_SERIES == XMC14)
 143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   XMC_SCU_IRQCTRL_t irqctrl;  /**< selects the interrupt source for a NVIC interrupt node*/
 144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #endif
 145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   IRQn_Type IRQn;       /**< Mapped NVIC Node */
 146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   uint8_t irq_priority; 	  /**< Node Interrupt Priority */
 147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #if (UC_FAMILY == XMC4)
 148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   uint8_t irq_subpriority;  /**< Node Interrupt SubPriority only valid for XMC4x */
 149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #endif
 150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   uint8_t etl; /*< ETLx channel (x = [0..3])*/
 151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   uint8_t ogu; /*< OGUy channel (y = [0..3])*/
 152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   uint8_t pin; /*< Mapped pin number */
 153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   bool enable_at_init;  /**< Interrupt enable for Node at initialization*/
 154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** } PIN_INTERRUPT_t;
 155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @}
 157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #ifdef __cplusplus
 160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** extern "C" {
 161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #endif
 162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**************************************************************************************************
 163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * API Prototypes
 164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  **************************************************************************************************
 165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @ingroup PIN_INTERRUPT_apidoc
 167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @{
 168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @brief Get PIN_INTERRUPT APP version
 171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @return DAVE_APP_VERSION_t APP version information (major, minor and patch number)
 172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * \par<b>Description: </b><br>
 174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * The function can be used to check application software compatibility with a
 175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * specific version of the APP.
 176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * \par<b>Example Usage:</b><br>
 178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @code
 180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * #include "DAVE.h"
 181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * int main(void) 
 183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * {
 184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   DAVE_STATUS_t init_status;
 185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   DAVE_APP_VERSION_t version;
 186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   // Initialize PIN_INTERRUPT APP:
 188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   // PIN_INTERRUPT_Init() is called from within DAVE_Init().
 189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   init_status = DAVE_Init();
 190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   if (DAVE_STATUS_SUCCESS == init_status)
 192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   {
 193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     version = PIN_INTERRUPT_GetAppVersion();
 194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     if (version.major != 4U) {
 195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *       // Probably, not the right version.
 196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     }
 197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   }
 198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   // More code here
 200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   while(1)
 201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   {
 202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   }
 203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   return (1);
 204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * }
 205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @endcode<BR>
 206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** DAVE_APP_VERSION_t PIN_INTERRUPT_GetAppVersion(void);
 208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @brief Initializes a PIN_INTERRUPT APP instance
 211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @param handle Pointer pointing to APP data structure. Refer @ref PIN_INTERRUPT_t for details.
 212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @return
 213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *            PIN_INTERRUPT_STATUS_SUCCESS             : if initialization is successful\n
 214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *            PIN_INTERRUPT_STATUS_FAILURE             : if initialization is failed
 215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * \par<b>Description:</b><br>
 217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * PIN_INTERRUPT_Init API is called during initialization of DAVE APPS. This API Initializes input 
 218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * ERU and OGU hardware module initialization, Configures NVIC node and its priority in order to ge
 219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * \par<b>Example Usage:</b><br>
 221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @code
 223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * #include "DAVE.h"
 224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * int main(void)
 226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * {
 227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   DAVE_STATUS_t status;
 228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   status = DAVE_Init();  //  PIN_INTERRUPT_Init API is called during initialization of DAVE APPS
 230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   if (DAVE_STATUS_SUCCESS == status)
 231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   {
 232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     // user code
 233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     while(1)
 235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     {
 236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     }
 238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   }
 239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   return (1);
 240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * }
 241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @endcode<BR>
 243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** PIN_INTERRUPT_STATUS_t PIN_INTERRUPT_Init(const PIN_INTERRUPT_t *const handle);
 245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @brief Enables the IRQ.
 248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @param handle Pointer pointing to APP data structure. Refer @ref PIN_INTERRUPT_t for details.
 249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @return None
 250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * <BR><P ALIGN="LEFT"><B>Example:</B>
 251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @code
 253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *  #include "DAVE.h"
 254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *  int main(void)
 256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *  {
 257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    DAVE_STATUS_t status;
 258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    status = DAVE_Init();  //  PIN_INTERRUPT_Init API is called during initialization of DAVE APP
 260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    if (DAVE_STATUS_SUCCESS == status)
 261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    {
 262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *      // user code
 263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *      PIN_INTERRUPT_Enable(&PIN_INTERRUPT_0);
 265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *      while(1)
 266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *      {}
 267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    }
 268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    return (1);
 270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *  }
 271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @endcode<BR> </p>
 272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** __STATIC_INLINE void PIN_INTERRUPT_Enable(const PIN_INTERRUPT_t *const handle)
 274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** {
 386              	 .loc 6 274 0
 387              	 .cfi_startproc
 388              	 
 389              	 
 390 0000 80B5     	 push {r7,lr}
 391              	.LCFI36:
 392              	 .cfi_def_cfa_offset 8
 393              	 .cfi_offset 7,-8
 394              	 .cfi_offset 14,-4
 395 0002 82B0     	 sub sp,sp,#8
 396              	.LCFI37:
 397              	 .cfi_def_cfa_offset 16
 398 0004 00AF     	 add r7,sp,#0
 399              	.LCFI38:
 400              	 .cfi_def_cfa_register 7
 401 0006 7860     	 str r0,[r7,#4]
 275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   XMC_ASSERT("PIN_INTERRUPT_Enable: Handler null pointer", handle != NULL);
 276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   NVIC_EnableIRQ(handle->IRQn);
 402              	 .loc 6 276 0
 403 0008 7B68     	 ldr r3,[r7,#4]
 404 000a 1B7F     	 ldrb r3,[r3,#28]
 405 000c 5BB2     	 sxtb r3,r3
 406 000e 1846     	 mov r0,r3
 407 0010 FFF7FEFF 	 bl NVIC_EnableIRQ
 277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** }
 408              	 .loc 6 277 0
 409 0014 0837     	 adds r7,r7,#8
 410              	.LCFI39:
 411              	 .cfi_def_cfa_offset 8
 412 0016 BD46     	 mov sp,r7
 413              	.LCFI40:
 414              	 .cfi_def_cfa_register 13
 415              	 
 416 0018 80BD     	 pop {r7,pc}
 417              	 .cfi_endproc
 418              	.LFE407:
 420 001a 00BF     	 .section .text.INTERRUPT_Enable,"ax",%progbits
 421              	 .align 2
 422              	 .thumb
 423              	 .thumb_func
 425              	INTERRUPT_Enable:
 426              	.LFB410:
 427              	 .file 7 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT/interrupt.h"
   1:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
   2:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @file interrupt.h
   3:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @date 2021-01-08
   4:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
   5:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * NOTE:
   6:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   7:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * regenerated.
   8:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
   9:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
  10:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @cond
  11:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  **************************************************************************************************
  12:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * INTERRUPT v4.0.10 Helps the user to overwrite the provided ISR in system file
  13:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  14:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  15:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * All rights reserved.
  16:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  17:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  18:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * following conditions are met:
  19:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  20:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  21:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   disclaimer.
  22:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  23:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  24:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  25:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  26:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  27:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   products derived from this software without specific prior written permission.
  28:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  29:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  30:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  31:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  32:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  33:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  34:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  35:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  37:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  38:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * with Infineon Technologies AG (dave@infineon.com).
  39:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  **************************************************************************************************
  40:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  41:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * Change History
  42:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * --------------
  43:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  44:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * 2015-02-16:
  45:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *     - Initial version<br>
  46:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  47:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * 2015-05-08:
  48:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *     - subpriority field is biased based on family<br>
  49:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  50:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * 2015-07-30:
  51:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *     - Added a field named "irqctrl" for XMC1400 devices
  52:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  53:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * 2015-10-05:
  54:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *     - Merged config elements into the APP structure
  55:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  56:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * 2021-01-08:
  57:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *     - Added check for minimum XMCLib version
  58:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  59:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @endcond
  60:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  61:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
  62:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
  63:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #ifndef INTERRUPT_H
  64:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #define INTERRUPT_H
  65:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
  66:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**************************************************************************************************
  67:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * HEADER FILES
  68:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  **************************************************************************************************
  69:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #include "xmc_common.h"
  70:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #include "DAVE_Common.h"
  71:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
  72:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #if (UC_SERIES == XMC14)
  73:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #include "xmc_scu.h"
  74:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #endif
  75:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
  76:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #include "interrupt_conf.h"
  77:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
  78:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
  79:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
  80:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @addtogroup INTERRUPT
  81:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @{
  82:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
  83:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
  84:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**************************************************************************************************
  85:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * MACROS
  86:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  **************************************************************************************************
  87:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #define INTERRUPT_XMC_LIB_MAJOR_VERSION 2
  88:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #define INTERRUPT_XMC_LIB_MINOR_VERSION 0
  89:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #define INTERRUPT_XMC_LIB_PATCH_VERSION 0
  90:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
  91:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #if !((XMC_LIB_MAJOR_VERSION > INTERRUPT_XMC_LIB_MAJOR_VERSION) ||\
  92:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****       ((XMC_LIB_MAJOR_VERSION == INTERRUPT_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION > INTER
  93:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****       ((XMC_LIB_MAJOR_VERSION == INTERRUPT_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION == INTE
  94:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #error "INTERRUPT requires XMC Peripheral Library v2.0.0 or higher"
  95:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #endif
  96:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
  97:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**************************************************************************************************
  98:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * ENUMS
  99:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  **************************************************************************************************
 100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @ingroup INTERRUPT_enumerations
 102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @{
 103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * Initialization status.
 106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** typedef enum INTERRUPT_STATUS
 108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** {
 109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****   INTERRUPT_STATUS_SUCCESS = 0U,  /**< APP initialization success */
 110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****   INTERRUPT_STATUS_FAILURE = 1U   /**< APP initialization failure */
 111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** } INTERRUPT_STATUS_t;
 112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @}
 114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
 116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**************************************************************************************************
 117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * DATA STRUCTURES
 118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  **************************************************************************************************
 119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @ingroup INTERRUPT_datastructures
 121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @{
 122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
 124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @brief This structure holds run-time configurations of INTERRUPT APP.
 126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** typedef struct INTERRUPT
 128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** {
 129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #if(UC_SERIES == XMC14)
 130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****   const XMC_SCU_IRQCTRL_t irqctrl;  /**< selects the interrupt source for a NVIC interrupt node*/
 131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #endif	
 132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****   const IRQn_Type node;       /**< Mapped NVIC Node */
 133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****   const uint8_t priority; 	  /**< Node Interrupt Priority */
 134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #if(UC_FAMILY == XMC4)
 135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****   const uint8_t subpriority;  /**< Node Interrupt SubPriority only valid for XMC4x */
 136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #endif  
 137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****   const bool enable_at_init;  /**< Interrupt enable for Node */
 138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** } INTERRUPT_t;
 139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
 140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @}
 142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
 144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**************************************************************************************************
 145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * API PROTOTYPES
 146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  **************************************************************************************************
 147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
 148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #ifdef __cplusplus
 149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** extern "C" {
 150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #endif
 151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
 152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @ingroup INTERRUPT_apidoc
 154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @{
 155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
 157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @brief Get INTERRUPT APP version.
 159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @return @ref DAVE_APP_VERSION_t APP version information (major, minor and
 160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *                                 patch number)
 161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
 162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * \par<b>Description: </b><br>
 163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * The function can be used to check application software compatibility with a
 164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * specific version of the APP.
 165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @code
 166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * #include "DAVE.h"
 167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
 168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * int main(void)
 169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * {
 170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   DAVE_APP_VERSION_t version;
 171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   DAVE_Init();
 172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * 
 173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   version = INTERRUPT_GetAppVersion();
 174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   if(version.major != 4U)
 175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   {
 176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   }
 177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   while(1)
 178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   {}
 179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   return 0;
 180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * }
 181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @endcode<BR> </p>
 182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** DAVE_APP_VERSION_t INTERRUPT_GetAppVersion(void);
 184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @brief Initializes INTERRUPT APP instance.
 186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @param handle Constant pointer to constant structure of type @ref INTERRUPT_t
 187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @return @ref INTERRUPT_STATUS_t
 188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * <BR><P ALIGN="LEFT"><B>Example:</B>
 189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * Pre-requisite: Instantiate one instance of INTERRUPT APP
 190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @code
 191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *  #include "DAVE.h"
 192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
 193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *  int main(void)
 194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *  {
 195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *    DAVE_Init();  // INTERRUPT_Init(&INTERRUPT_0) is called within DAVE_Init()
 196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * 
 197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *    while(1)
 198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *    {}
 199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *    return 0;
 200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *  }
 201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @endcode<BR> </p>
 202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
 203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** INTERRUPT_STATUS_t INTERRUPT_Init(const INTERRUPT_t *const handler);
 205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
 206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @brief Enables the IRQ.
 208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @param handle Constant pointer to constant structure of type @ref INTERRUPT_t
 209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @return None
 210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * <BR><P ALIGN="LEFT"><B>Example:</B>
 211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * Pre-requisite: Instantiate one instance of INTERRUPT APP
 212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @code
 213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *  #include "DAVE.h"
 214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
 215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *  int main(void)
 216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *  {
 217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *    DAVE_Init(); // INTERRUPT_Init() is called within DAVE_Init()
 218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * 
 219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *    INTERRUPT_Enable(&INTERRUPT_0);
 220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *    while(1)
 221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *    {}
 222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *    return 0;
 223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *  }
 224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @endcode<BR> </p>
 225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** __STATIC_INLINE void INTERRUPT_Enable(const INTERRUPT_t *const handler)
 227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** {
 428              	 .loc 7 227 0
 429              	 .cfi_startproc
 430              	 
 431              	 
 432 0000 80B5     	 push {r7,lr}
 433              	.LCFI41:
 434              	 .cfi_def_cfa_offset 8
 435              	 .cfi_offset 7,-8
 436              	 .cfi_offset 14,-4
 437 0002 82B0     	 sub sp,sp,#8
 438              	.LCFI42:
 439              	 .cfi_def_cfa_offset 16
 440 0004 00AF     	 add r7,sp,#0
 441              	.LCFI43:
 442              	 .cfi_def_cfa_register 7
 443 0006 7860     	 str r0,[r7,#4]
 228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****   XMC_ASSERT("Handler NULL", (handler != NULL));
 229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****   NVIC_EnableIRQ(handler->node);
 444              	 .loc 7 229 0
 445 0008 7B68     	 ldr r3,[r7,#4]
 446 000a 1B78     	 ldrb r3,[r3]
 447 000c 5BB2     	 sxtb r3,r3
 448 000e 1846     	 mov r0,r3
 449 0010 FFF7FEFF 	 bl NVIC_EnableIRQ
 230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** }
 450              	 .loc 7 230 0
 451 0014 0837     	 adds r7,r7,#8
 452              	.LCFI44:
 453              	 .cfi_def_cfa_offset 8
 454 0016 BD46     	 mov sp,r7
 455              	.LCFI45:
 456              	 .cfi_def_cfa_register 13
 457              	 
 458 0018 80BD     	 pop {r7,pc}
 459              	 .cfi_endproc
 460              	.LFE410:
 462              	 .global sequence_number
 463 001a 00BF     	 .section .bss.sequence_number,"aw",%nobits
 464              	 .align 2
 467              	sequence_number:
 468 0000 00000000 	 .space 4
 469              	 .global millisec
 470              	 .section .bss.millisec,"aw",%nobits
 471              	 .align 2
 474              	millisec:
 475 0000 00000000 	 .space 4
 476              	 .comm ADC0_buff,30,4
 477              	 .comm ADC1_buff,30,4
 478              	 .comm TC_buff,28,4
 479              	 .global read_tc
 480              	 .section .bss.read_tc,"aw",%nobits
 483              	read_tc:
 484 0000 00       	 .space 1
 485              	 .global read_adc0
 486              	 .section .bss.read_adc0,"aw",%nobits
 489              	read_adc0:
 490 0000 00       	 .space 1
 491              	 .global read_adc1
 492              	 .section .bss.read_adc1,"aw",%nobits
 495              	read_adc1:
 496 0000 00       	 .space 1
 497              	 .global configArray
 498              	 .section .bss.configArray,"aw",%nobits
 499              	 .align 2
 502              	configArray:
 503 0000 00000000 	 .space 56
 503      00000000 
 503      00000000 
 503      00000000 
 503      00000000 
 504              	 .comm flash,28,4
 505              	 .comm pcb,4,4
 506              	 .comm p,4,4
 507              	 .comm netif,4,4
 508              	 .comm tftp_pcb,4,4
 509              	 .comm tftp_p,4,4
 510              	 .global tftp_buff_index
 511              	 .section .bss.tftp_buff_index,"aw",%nobits
 512              	 .align 2
 515              	tftp_buff_index:
 516 0000 00000000 	 .space 4
 517              	 .comm tftp_buff,4096,4
 518              	 .global curr_block
 519              	 .section .bss.curr_block,"aw",%nobits
 520              	 .align 1
 523              	curr_block:
 524 0000 0000     	 .space 2
 525              	 .global ack_num
 526              	 .section .bss.ack_num,"aw",%nobits
 527              	 .align 1
 530              	ack_num:
 531 0000 0000     	 .space 2
 532              	 .global tftp_send
 533              	 .section .bss.tftp_send,"aw",%nobits
 536              	tftp_send:
 537 0000 00       	 .space 1
 538              	 .comm last_addr,4,4
 539              	 .comm last_port,2,2
 540              	 .global help_msg
 541              	 .section .rodata
 542              	 .align 2
 543              	.LC8:
 544 0000 77726974 	 .ascii "write requests are files made up of zero or more co"
 544      65207265 
 544      71756573 
 544      74732061 
 544      72652066 
 545 0033 6D6D616E 	 .ascii "mmands\012each command must be newline terminated\012"
 545      64730A65 
 545      61636820 
 545      636F6D6D 
 545      616E6420 
 546 0062 74686520 	 .ascii "the only supported TFTP mode is octet\012any write "
 546      6F6E6C79 
 546      20737570 
 546      706F7274 
 546      65642054 
 547 0092 72657175 	 .ascii "request will be interpreted as commands, and any re"
 547      65737420 
 547      77696C6C 
 547      20626520 
 547      696E7465 
 548 00c5 61642072 	 .ascii "ad request will send this menu\012written files can"
 548      65717565 
 548      73742077 
 548      696C6C20 
 548      73656E64 
 549 00f5 20626520 	 .ascii " be up to 4096 bytes (8 TFTP data transfers)\012if "
 549      75702074 
 549      6F203430 
 549      39362062 
 549      79746573 
 550 0125 74686520 	 .ascii "the source IP address is changed, the TFTP server w"
 550      736F7572 
 550      63652049 
 550      50206164 
 550      64726573 
 551 0158 696C6C20 	 .ascii "ill continue to listen on the old address until the"
 551      636F6E74 
 551      696E7565 
 551      20746F20 
 551      6C697374 
 552 018b 20737973 	 .ascii " system is reset\012\012possible commands are:\012 "
 552      74656D20 
 552      69732072 
 552      65736574 
 552      0A0A706F 
 553 01b5 20202069 	 .ascii "   ip.src=[source IP address, e.g. 10.10.10.25]\012"
 553      702E7372 
 553      633D5B73 
 553      6F757263 
 553      65204950 
 554 01e5 20202020 	 .ascii "    ip.dst=[destination IP address]\012    ip.gw=[d"
 554      69702E64 
 554      73743D5B 
 554      64657374 
 554      696E6174 
 555 0215 65666175 	 .ascii "efault gateway IP address]\012    ip.subnet=[subnet"
 555      6C742067 
 555      61746577 
 555      61792049 
 555      50206164 
 556 0245 206D6173 	 .ascii " mask IP address]\012    udp.src=[source UDP port]\012"
 556      6B204950 
 556      20616464 
 556      72657373 
 556      5D0A2020 
 557 0275 20202020 	 .ascii "    udp.adc0=[destination port for ADC0 packets]\012"
 557      7564702E 
 557      61646330 
 557      3D5B6465 
 557      7374696E 
 558 02a6 20202020 	 .ascii "    udp.adc1=[destination port for ADC1 packets]\012"
 558      7564702E 
 558      61646331 
 558      3D5B6465 
 558      7374696E 
 559 02d7 20202020 	 .ascii "    udp.tc=[destination port for thermocouple packe"
 559      7564702E 
 559      74633D5B 
 559      64657374 
 559      696E6174 
 560 030a 74735D0A 	 .ascii "ts]\012    rate.adc0=['slow' (8kHz sample rate) or "
 560      20202020 
 560      72617465 
 560      2E616463 
 560      303D5B27 
 561 033a 27666173 	 .ascii "'fast' (43kHz sample rate)]\012\011 rate.ac1=['slow"
 561      74272028 
 561      34336B48 
 561      7A207361 
 561      6D706C65 
 562 0367 27202838 	 .ascii "' (8kHz sample rate) or 'fast' (43kHz sample rate)]"
 562      6B487A20 
 562      73616D70 
 562      6C652072 
 562      61746529 
 563 039a 0A202020 	 .ascii "\012    reset --- resets the DAQ after all commands"
 563      20726573 
 563      6574202D 
 563      2D2D2072 
 563      65736574 
 564 03ca 20747261 	 .ascii " transferred are processed\012\000"
 564      6E736665 
 564      72726564 
 564      20617265 
 564      2070726F 
 565              	 .section .data.help_msg,"aw",%progbits
 566              	 .align 2
 569              	help_msg:
 570 0000 00000000 	 .word .LC8
 571              	 .section .rodata
 572 03e6 0000     	 .align 2
 573              	.LC9:
 574 03e8 636F6D6D 	 .ascii "command not newline terminated\000"
 574      616E6420 
 574      6E6F7420 
 574      6E65776C 
 574      696E6520 
 575 0407 00       	 .align 2
 576              	.LC10:
 577 0408 696E7661 	 .ascii "invalid command\000"
 577      6C696420 
 577      636F6D6D 
 577      616E6400 
 578              	 .align 2
 579              	.LC11:
 580 0418 69702E73 	 .ascii "ip.src\000"
 580      726300
 581 041f 00       	 .align 2
 582              	.LC12:
 583 0420 756E6162 	 .ascii "unable to parse ip.src\000"
 583      6C652074 
 583      6F207061 
 583      72736520 
 583      69702E73 
 584 0437 00       	 .align 2
 585              	.LC13:
 586 0438 69702E64 	 .ascii "ip.dst\000"
 586      737400
 587 043f 00       	 .align 2
 588              	.LC14:
 589 0440 756E6162 	 .ascii "unable to parse ip.dst\000"
 589      6C652074 
 589      6F207061 
 589      72736520 
 589      69702E64 
 590 0457 00       	 .align 2
 591              	.LC15:
 592 0458 69702E67 	 .ascii "ip.gw\000"
 592      7700
 593 045e 0000     	 .align 2
 594              	.LC16:
 595 0460 756E6162 	 .ascii "unable to parse ip.gw\000"
 595      6C652074 
 595      6F207061 
 595      72736520 
 595      69702E67 
 596 0476 0000     	 .align 2
 597              	.LC17:
 598 0478 69702E73 	 .ascii "ip.subnet\000"
 598      75626E65 
 598      7400
 599 0482 0000     	 .align 2
 600              	.LC18:
 601 0484 756E6162 	 .ascii "unable to parse ip.subnet\000"
 601      6C652074 
 601      6F207061 
 601      72736520 
 601      69702E73 
 602 049e 0000     	 .align 2
 603              	.LC19:
 604 04a0 7564702E 	 .ascii "udp.src\000"
 604      73726300 
 605              	 .align 2
 606              	.LC20:
 607 04a8 7564702E 	 .ascii "udp.adc0\000"
 607      61646330 
 607      00
 608 04b1 000000   	 .align 2
 609              	.LC21:
 610 04b4 7564702E 	 .ascii "udp.adc1\000"
 610      61646331 
 610      00
 611 04bd 000000   	 .align 2
 612              	.LC22:
 613 04c0 7564702E 	 .ascii "udp.tc\000"
 613      746300
 614 04c7 00       	 .align 2
 615              	.LC23:
 616 04c8 72617465 	 .ascii "rate.adc0\000"
 616      2E616463 
 616      3000
 617 04d2 0000     	 .align 2
 618              	.LC24:
 619 04d4 66617374 	 .ascii "fast\000"
 619      00
 620 04d9 000000   	 .align 2
 621              	.LC25:
 622 04dc 736C6F77 	 .ascii "slow\000"
 622      00
 623 04e1 000000   	 .align 2
 624              	.LC26:
 625 04e4 696E7661 	 .ascii "invalid ADC0 rate\000"
 625      6C696420 
 625      41444330 
 625      20726174 
 625      6500
 626 04f6 0000     	 .align 2
 627              	.LC27:
 628 04f8 72617465 	 .ascii "rate.adc1\000"
 628      2E616463 
 628      3100
 629 0502 0000     	 .align 2
 630              	.LC28:
 631 0504 696E7661 	 .ascii "invalid ADC1 rate\000"
 631      6C696420 
 631      41444331 
 631      20726174 
 631      6500
 632 0516 0000     	 .align 2
 633              	.LC29:
 634 0518 72657365 	 .ascii "reset\000"
 634      7400
 635 051e 0000     	 .align 2
 636              	.LC30:
 637 0520 756E6B6E 	 .ascii "unknown config parameter\000"
 637      6F776E20 
 637      636F6E66 
 637      69672070 
 637      6172616D 
 638 0539 000000   	 .align 2
 639              	.LC31:
 640 053c 6661696C 	 .ascii "failed to save configuration to flash\000"
 640      65642074 
 640      6F207361 
 640      76652063 
 640      6F6E6669 
 641              	 .section .text.parse_config_commands,"ax",%progbits
 642              	 .align 2
 643              	 .global parse_config_commands
 644              	 .thumb
 645              	 .thumb_func
 647              	parse_config_commands:
 648              	.LFB446:
 649              	 .file 8 "../main.c"
   1:../main.c     **** #include <DAVE.h>
   2:../main.c     **** 
   3:../main.c     **** // set to 1 if flash memory that stores config should be reset to defaults
   4:../main.c     **** // set to 0 to use the last saved config (or use defaults if flash is empty)
   5:../main.c     **** #define REFLASH 0
   6:../main.c     **** 
   7:../main.c     **** // packet data types
   8:../main.c     **** 
   9:../main.c     **** typedef struct {
  10:../main.c     **** 	uint32_t ms;
  11:../main.c     **** 	uint32_t us;
  12:../main.c     **** 	uint32_t seq_num;
  13:../main.c     **** } header_t;
  14:../main.c     **** 
  15:../main.c     **** typedef struct {
  16:../main.c     **** 	uint8_t status[3];
  17:../main.c     **** 	uint8_t ch1[3];
  18:../main.c     **** 	uint8_t ch2[3];
  19:../main.c     **** 	uint8_t ch3[3];
  20:../main.c     **** 	uint8_t ch4[3];
  21:../main.c     **** }__attribute__((packed)) ADC_data_t;
  22:../main.c     **** 
  23:../main.c     **** typedef struct {
  24:../main.c     **** 	header_t header;
  25:../main.c     **** 	ADC_data_t data;
  26:../main.c     **** 	uint8_t zeros[3]; // 3 zeros at the end of a read
  27:../main.c     **** }__attribute__((packed)) ADC_packet_t;
  28:../main.c     **** 
  29:../main.c     **** #define NUM_TC 4
  30:../main.c     **** 
  31:../main.c     **** typedef struct {
  32:../main.c     **** 	header_t header;
  33:../main.c     **** 	uint32_t data[NUM_TC];
  34:../main.c     **** } thermocouple_packet_t;
  35:../main.c     **** 
  36:../main.c     **** // counters
  37:../main.c     **** uint32_t sequence_number = 0;
  38:../main.c     **** uint32_t millisec = 0;		// Value to capture the amount of milliseconds that have passed since progr
  39:../main.c     **** 
  40:../main.c     **** // data buffers
  41:../main.c     **** ADC_packet_t ADC0_buff;
  42:../main.c     **** ADC_packet_t ADC1_buff;
  43:../main.c     **** thermocouple_packet_t TC_buff;
  44:../main.c     **** 
  45:../main.c     **** // read flags
  46:../main.c     **** uint8_t read_tc = 0;	// Flag for Thermocouple read
  47:../main.c     **** uint8_t read_adc0 = 0;	// Flag for ADC0 Read -- Interrupt
  48:../main.c     **** uint8_t read_adc1 = 0;	// Flag for ADC1 Read -- Interrupt
  49:../main.c     **** 
  50:../main.c     **** // config array for ADCs
  51:../main.c     **** uint8_t configArray[56] = {0x00}; // Note: overwritten by each ADC, so put a breakpoint after each 
  52:../main.c     **** 
  53:../main.c     **** 
  54:../main.c     **** // ADC rate
  55:../main.c     **** typedef enum {
  56:../main.c     **** 	FAST_RATE,
  57:../main.c     **** 	SLOW_RATE
  58:../main.c     **** } ADC_rate_t;
  59:../main.c     **** 
  60:../main.c     **** // holds persistent configuration information stored in flash
  61:../main.c     **** // NOTE: size must be smaller than emulated EEPROM size in DAVE app
  62:../main.c     **** typedef struct {
  63:../main.c     **** 	ip_addr_t src_ip;
  64:../main.c     **** 	ip_addr_t dst_ip;
  65:../main.c     **** 	ip_addr_t default_gw;
  66:../main.c     **** 	ip_addr_t subnet;
  67:../main.c     **** 	uint16_t src_port;
  68:../main.c     **** 	uint16_t adc0_port;
  69:../main.c     **** 	uint16_t adc1_port;
  70:../main.c     **** 	uint16_t tc_port;
  71:../main.c     **** 	ADC_rate_t adc0_rate;
  72:../main.c     **** 	ADC_rate_t adc1_rate;
  73:../main.c     **** } config_t;
  74:../main.c     **** 
  75:../main.c     **** config_t flash;
  76:../main.c     **** 
  77:../main.c     **** // default values
  78:../main.c     **** // NOTE: the IP addresses specified in the ETH_LWIP_0 DAVE app will
  79:../main.c     **** //		 be overwritten by either these defaults or data set in persistent flash storage
  80:../main.c     **** #define DEF_SRC_IP 		"10.10.10.75"
  81:../main.c     **** #define DEF_DST_IP 		"10.10.10.25"
  82:../main.c     **** #define DEF_DEF_GW 		"10.10.10.25"
  83:../main.c     **** #define DEF_SUBNET		"255.255.255.0"
  84:../main.c     **** #define DEF_SRC_PORT 	8080
  85:../main.c     **** #define DEF_ADC0_PORT	8080
  86:../main.c     **** #define DEF_ADC1_PORT 	8081
  87:../main.c     **** #define DEF_TC_PORT 	8082
  88:../main.c     **** #define DEFAULT_ADC_RATE SLOW_RATE
  89:../main.c     **** 
  90:../main.c     **** // UDP out PCB/buffer
  91:../main.c     **** struct udp_pcb* pcb;
  92:../main.c     **** struct pbuf* p;
  93:../main.c     **** 
  94:../main.c     **** // default (only) network interface
  95:../main.c     **** struct netif* netif;
  96:../main.c     **** 
  97:../main.c     **** // TFTP server PCB/buffer
  98:../main.c     **** struct udp_pcb* tftp_pcb;
  99:../main.c     **** struct pbuf* tftp_p;
 100:../main.c     **** 
 101:../main.c     **** // TFTP constants
 102:../main.c     **** // server port
 103:../main.c     **** #define TFTP_PORT 69
 104:../main.c     **** // header opcodes
 105:../main.c     **** #define TFTP_RRQ  0x1
 106:../main.c     **** #define TFTP_WRQ  0x2
 107:../main.c     **** #define TFTP_DATA 0x3
 108:../main.c     **** #define TFTP_ACK  0x4
 109:../main.c     **** #define TFTP_ERR  0x5
 110:../main.c     **** // error codes
 111:../main.c     **** #define TFTP_ILLEGAL_OP 0x4
 112:../main.c     **** 
 113:../main.c     **** // max buffer sizes
 114:../main.c     **** #define TFTP_MAX_ERR_MSG_LEN 511 // one NULL-terminated data block
 115:../main.c     **** #define TFTP_BUFFER_SIZE 4096
 116:../main.c     **** 
 117:../main.c     **** // TFTP data buffer
 118:../main.c     **** size_t tftp_buff_index = 0;
 119:../main.c     **** uint8_t tftp_buff[TFTP_BUFFER_SIZE];
 120:../main.c     **** 
 121:../main.c     **** // TFTP headers/packets
 122:../main.c     **** 
 123:../main.c     **** typedef struct {
 124:../main.c     **** 	uint16_t opcode;
 125:../main.c     **** 	uint16_t block_num;
 126:../main.c     **** } tftp_ack_t;
 127:../main.c     **** 
 128:../main.c     **** typedef struct {
 129:../main.c     **** 	uint16_t opcode;
 130:../main.c     **** 	uint16_t error_code;
 131:../main.c     **** 	// followed by a NULL terminated string
 132:../main.c     **** } tftp_err_t;
 133:../main.c     **** 
 134:../main.c     **** typedef struct {
 135:../main.c     **** 	uint16_t opcode;
 136:../main.c     **** 	uint16_t block_num;
 137:../main.c     **** 	// followed by up to 512 bytes of data
 138:../main.c     **** } tftp_data_t;
 139:../main.c     **** 
 140:../main.c     **** // TFTP data
 141:../main.c     **** uint16_t curr_block = 0;
 142:../main.c     **** uint16_t ack_num = 0;
 143:../main.c     **** uint8_t tftp_send = 0;
 144:../main.c     **** ip_addr_t last_addr;
 145:../main.c     **** uint16_t last_port;
 146:../main.c     **** 
 147:../main.c     **** // message to output on any TFTP read requests
 148:../main.c     **** const char* help_msg = "write requests are files made up of zero or more commands\n" \
 149:../main.c     **** 					   "each command must be newline terminated\n" \
 150:../main.c     **** 					   "the only supported TFTP mode is octet\n"
 151:../main.c     **** 					   "any write request will be interpreted as commands, and any read request will send this men
 152:../main.c     **** 					   "written files can be up to 4096 bytes (8 TFTP data transfers)\n" \
 153:../main.c     **** 					   "if the source IP address is changed, the TFTP server will continue to listen on the old ad
 154:../main.c     **** 					   "\npossible commands are:\n"
 155:../main.c     **** 						"    ip.src=[source IP address, e.g. 10.10.10.25]\n" \
 156:../main.c     **** 						"    ip.dst=[destination IP address]\n" \
 157:../main.c     **** 						"    ip.gw=[default gateway IP address]\n" \
 158:../main.c     **** 						"    ip.subnet=[subnet mask IP address]\n" \
 159:../main.c     **** 						"    udp.src=[source UDP port]\n" \
 160:../main.c     **** 						"    udp.adc0=[destination port for ADC0 packets]\n" \
 161:../main.c     **** 						"    udp.adc1=[destination port for ADC1 packets]\n" \
 162:../main.c     **** 						"    udp.tc=[destination port for thermocouple packets]\n" \
 163:../main.c     **** 						"    rate.adc0=['slow' (8kHz sample rate) or 'fast' (43kHz sample rate)]\n" \
 164:../main.c     **** 						"	 rate.ac1=['slow' (8kHz sample rate) or 'fast' (43kHz sample rate)]\n" \
 165:../main.c     **** 						"    reset --- resets the DAQ after all commands transferred are processed\n";
 166:../main.c     **** 
 167:../main.c     **** int write_flash_config();
 168:../main.c     **** void local_udp_reset();
 169:../main.c     **** void tftp_err(const char* msg, ip_addr_t* addr, uint16_t port);
 170:../main.c     **** char my_tolower(char c);
 171:../main.c     **** void adc_soft_reset();
 172:../main.c     **** 
 173:../main.c     **** // parse the commands in the TFTP buffer
 174:../main.c     **** // returns 1 on success, 0 on failure
 175:../main.c     **** uint8_t parse_config_commands(ip_addr_t* addr, uint16_t port) {
 650              	 .loc 8 175 0
 651              	 .cfi_startproc
 652              	 
 653              	 
 654 0000 90B5     	 push {r4,r7,lr}
 655              	.LCFI46:
 656              	 .cfi_def_cfa_offset 12
 657              	 .cfi_offset 4,-12
 658              	 .cfi_offset 7,-8
 659              	 .cfi_offset 14,-4
 660 0002 8DB0     	 sub sp,sp,#52
 661              	.LCFI47:
 662              	 .cfi_def_cfa_offset 64
 663 0004 00AF     	 add r7,sp,#0
 664              	.LCFI48:
 665              	 .cfi_def_cfa_register 7
 666 0006 7860     	 str r0,[r7,#4]
 667 0008 0B46     	 mov r3,r1
 668 000a 7B80     	 strh r3,[r7,#2]
 176:../main.c     **** 	uint8_t ret = 1;
 669              	 .loc 8 176 0
 670 000c 0123     	 movs r3,#1
 671 000e 87F82F30 	 strb r3,[r7,#47]
 177:../main.c     **** 	uint8_t reset = 0;
 672              	 .loc 8 177 0
 673 0012 0023     	 movs r3,#0
 674 0014 87F82E30 	 strb r3,[r7,#46]
 178:../main.c     **** 
 179:../main.c     **** 	size_t index = 0;
 675              	 .loc 8 179 0
 676 0018 0023     	 movs r3,#0
 677 001a BB62     	 str r3,[r7,#40]
 180:../main.c     **** 	char* str = NULL;
 678              	 .loc 8 180 0
 679 001c 0023     	 movs r3,#0
 680 001e BB61     	 str r3,[r7,#24]
 181:../main.c     **** 
 182:../main.c     **** 	while(index < tftp_buff_index) {
 681              	 .loc 8 182 0
 682 0020 AAE1     	 b .L18
 683              	.L48:
 684              	.LBB14:
 183:../main.c     **** 		str = (char*)&tftp_buff[index];
 685              	 .loc 8 183 0
 686 0022 BB6A     	 ldr r3,[r7,#40]
 687 0024 A94A     	 ldr r2,.L52
 688 0026 1344     	 add r3,r3,r2
 689 0028 BB61     	 str r3,[r7,#24]
 184:../main.c     **** 
 185:../main.c     **** 		uint8_t newline = 0;
 690              	 .loc 8 185 0
 691 002a 0023     	 movs r3,#0
 692 002c 87F82730 	 strb r3,[r7,#39]
 186:../main.c     **** 		for(; index < tftp_buff_index; index++) {
 693              	 .loc 8 186 0
 694 0030 14E0     	 b .L19
 695              	.L22:
 187:../main.c     **** 			if((char)tftp_buff[index] == '\n') {
 696              	 .loc 8 187 0
 697 0032 A64A     	 ldr r2,.L52
 698 0034 BB6A     	 ldr r3,[r7,#40]
 699 0036 1344     	 add r3,r3,r2
 700 0038 1B78     	 ldrb r3,[r3]
 701 003a 0A2B     	 cmp r3,#10
 702 003c 0BD1     	 bne .L20
 188:../main.c     **** 				tftp_buff[index] = '\0';
 703              	 .loc 8 188 0
 704 003e A34A     	 ldr r2,.L52
 705 0040 BB6A     	 ldr r3,[r7,#40]
 706 0042 1344     	 add r3,r3,r2
 707 0044 0022     	 movs r2,#0
 708 0046 1A70     	 strb r2,[r3]
 189:../main.c     **** 				newline = 1;
 709              	 .loc 8 189 0
 710 0048 0123     	 movs r3,#1
 711 004a 87F82730 	 strb r3,[r7,#39]
 190:../main.c     **** 				index++;
 712              	 .loc 8 190 0
 713 004e BB6A     	 ldr r3,[r7,#40]
 714 0050 0133     	 adds r3,r3,#1
 715 0052 BB62     	 str r3,[r7,#40]
 191:../main.c     **** 				break;
 716              	 .loc 8 191 0
 717 0054 07E0     	 b .L21
 718              	.L20:
 186:../main.c     **** 			if((char)tftp_buff[index] == '\n') {
 719              	 .loc 8 186 0
 720 0056 BB6A     	 ldr r3,[r7,#40]
 721 0058 0133     	 adds r3,r3,#1
 722 005a BB62     	 str r3,[r7,#40]
 723              	.L19:
 186:../main.c     **** 			if((char)tftp_buff[index] == '\n') {
 724              	 .loc 8 186 0 is_stmt 0 discriminator 1
 725 005c 9C4B     	 ldr r3,.L52+4
 726 005e 1B68     	 ldr r3,[r3]
 727 0060 BA6A     	 ldr r2,[r7,#40]
 728 0062 9A42     	 cmp r2,r3
 729 0064 E5D3     	 bcc .L22
 730              	.L21:
 192:../main.c     **** 			}
 193:../main.c     **** 		}
 194:../main.c     **** 
 195:../main.c     **** 		if(!newline) {
 731              	 .loc 8 195 0 is_stmt 1
 732 0066 97F82730 	 ldrb r3,[r7,#39]
 733 006a 002B     	 cmp r3,#0
 734 006c 09D1     	 bne .L23
 196:../main.c     **** 			// reached the end of the buffer with no newline
 197:../main.c     **** 			tftp_err("command not newline terminated", addr, port);
 735              	 .loc 8 197 0
 736 006e 7B88     	 ldrh r3,[r7,#2]
 737 0070 9848     	 ldr r0,.L52+8
 738 0072 7968     	 ldr r1,[r7,#4]
 739 0074 1A46     	 mov r2,r3
 740 0076 FFF7FEFF 	 bl tftp_err
 198:../main.c     **** 			ret = 0;
 741              	 .loc 8 198 0
 742 007a 0023     	 movs r3,#0
 743 007c 87F82F30 	 strb r3,[r7,#47]
 199:../main.c     **** 			break;
 744              	 .loc 8 199 0
 745 0080 80E1     	 b .L24
 746              	.L23:
 747              	.LBB15:
 200:../main.c     **** 		} else {
 201:../main.c     **** 			char* val = NULL;
 748              	 .loc 8 201 0
 749 0082 0023     	 movs r3,#0
 750 0084 3B62     	 str r3,[r7,#32]
 751              	.LBB16:
 202:../main.c     **** 			for(size_t i = 0; i < strlen(str); i++) {
 752              	 .loc 8 202 0
 753 0086 0023     	 movs r3,#0
 754 0088 FB61     	 str r3,[r7,#28]
 755 008a 1EE0     	 b .L25
 756              	.L27:
 203:../main.c     **** 				str[i] = my_tolower(str[i]);
 757              	 .loc 8 203 0
 758 008c BA69     	 ldr r2,[r7,#24]
 759 008e FB69     	 ldr r3,[r7,#28]
 760 0090 D418     	 adds r4,r2,r3
 761 0092 BA69     	 ldr r2,[r7,#24]
 762 0094 FB69     	 ldr r3,[r7,#28]
 763 0096 1344     	 add r3,r3,r2
 764 0098 1B78     	 ldrb r3,[r3]
 765 009a 1846     	 mov r0,r3
 766 009c FFF7FEFF 	 bl my_tolower
 767 00a0 0346     	 mov r3,r0
 768 00a2 2370     	 strb r3,[r4]
 204:../main.c     **** 				if(str[i] == '=') {
 769              	 .loc 8 204 0
 770 00a4 BA69     	 ldr r2,[r7,#24]
 771 00a6 FB69     	 ldr r3,[r7,#28]
 772 00a8 1344     	 add r3,r3,r2
 773 00aa 1B78     	 ldrb r3,[r3]
 774 00ac 3D2B     	 cmp r3,#61
 775 00ae 09D1     	 bne .L26
 205:../main.c     **** 					val = &str[i + 1];
 776              	 .loc 8 205 0
 777 00b0 FB69     	 ldr r3,[r7,#28]
 778 00b2 0133     	 adds r3,r3,#1
 779 00b4 BA69     	 ldr r2,[r7,#24]
 780 00b6 1344     	 add r3,r3,r2
 781 00b8 3B62     	 str r3,[r7,#32]
 206:../main.c     **** 					str[i] = '\0';
 782              	 .loc 8 206 0
 783 00ba BA69     	 ldr r2,[r7,#24]
 784 00bc FB69     	 ldr r3,[r7,#28]
 785 00be 1344     	 add r3,r3,r2
 786 00c0 0022     	 movs r2,#0
 787 00c2 1A70     	 strb r2,[r3]
 788              	.L26:
 202:../main.c     **** 				str[i] = my_tolower(str[i]);
 789              	 .loc 8 202 0 discriminator 2
 790 00c4 FB69     	 ldr r3,[r7,#28]
 791 00c6 0133     	 adds r3,r3,#1
 792 00c8 FB61     	 str r3,[r7,#28]
 793              	.L25:
 202:../main.c     **** 				str[i] = my_tolower(str[i]);
 794              	 .loc 8 202 0 is_stmt 0 discriminator 1
 795 00ca B869     	 ldr r0,[r7,#24]
 796 00cc FFF7FEFF 	 bl strlen
 797 00d0 0246     	 mov r2,r0
 798 00d2 FB69     	 ldr r3,[r7,#28]
 799 00d4 9A42     	 cmp r2,r3
 800 00d6 D9D8     	 bhi .L27
 801              	.LBE16:
 207:../main.c     **** //					break; // keep going to convert everything to lower case
 208:../main.c     **** 				}
 209:../main.c     **** 			}
 210:../main.c     **** 
 211:../main.c     **** 			if(!val) {
 802              	 .loc 8 211 0 is_stmt 1
 803 00d8 3B6A     	 ldr r3,[r7,#32]
 804 00da 002B     	 cmp r3,#0
 805 00dc 09D1     	 bne .L28
 212:../main.c     **** 				tftp_err("invalid command", addr, port);
 806              	 .loc 8 212 0
 807 00de 7B88     	 ldrh r3,[r7,#2]
 808 00e0 7D48     	 ldr r0,.L52+12
 809 00e2 7968     	 ldr r1,[r7,#4]
 810 00e4 1A46     	 mov r2,r3
 811 00e6 FFF7FEFF 	 bl tftp_err
 213:../main.c     **** 				ret = 0;
 812              	 .loc 8 213 0
 813 00ea 0023     	 movs r3,#0
 814 00ec 87F82F30 	 strb r3,[r7,#47]
 214:../main.c     **** 				break;
 815              	 .loc 8 214 0
 816 00f0 48E1     	 b .L24
 817              	.L28:
 215:../main.c     **** 			}
 216:../main.c     **** 
 217:../main.c     **** 			if(strcmp(str, "ip.src") == 0) {
 818              	 .loc 8 217 0
 819 00f2 B869     	 ldr r0,[r7,#24]
 820 00f4 7949     	 ldr r1,.L52+16
 821 00f6 FFF7FEFF 	 bl strcmp
 822 00fa 0346     	 mov r3,r0
 823 00fc 002B     	 cmp r3,#0
 824 00fe 16D1     	 bne .L29
 825              	.LBB17:
 218:../main.c     **** 				ip_addr_t ip;
 219:../main.c     **** 				if(!ipaddr_aton(val, &ip)) {
 826              	 .loc 8 219 0
 827 0100 07F11403 	 add r3,r7,#20
 828 0104 386A     	 ldr r0,[r7,#32]
 829 0106 1946     	 mov r1,r3
 830 0108 FFF7FEFF 	 bl ipaddr_aton
 831 010c 0346     	 mov r3,r0
 832 010e 002B     	 cmp r3,#0
 833 0110 09D1     	 bne .L30
 220:../main.c     **** 					tftp_err("unable to parse ip.src", addr, port);
 834              	 .loc 8 220 0
 835 0112 7B88     	 ldrh r3,[r7,#2]
 836 0114 7248     	 ldr r0,.L52+20
 837 0116 7968     	 ldr r1,[r7,#4]
 838 0118 1A46     	 mov r2,r3
 839 011a FFF7FEFF 	 bl tftp_err
 221:../main.c     **** 					ret = 0;
 840              	 .loc 8 221 0
 841 011e 0023     	 movs r3,#0
 842 0120 87F82F30 	 strb r3,[r7,#47]
 843 0124 2EE1     	 b .L24
 844              	.L30:
 222:../main.c     **** 					break;
 223:../main.c     **** 				}
 224:../main.c     **** 
 225:../main.c     **** 				flash.src_ip = ip;
 845              	 .loc 8 225 0
 846 0126 6F4A     	 ldr r2,.L52+24
 847 0128 7B69     	 ldr r3,[r7,#20]
 848 012a 1360     	 str r3,[r2]
 849              	.LBE17:
 850 012c 24E1     	 b .L18
 851              	.L29:
 226:../main.c     **** 			} else if(strcmp(str, "ip.dst") == 0) {
 852              	 .loc 8 226 0
 853 012e B869     	 ldr r0,[r7,#24]
 854 0130 6D49     	 ldr r1,.L52+28
 855 0132 FFF7FEFF 	 bl strcmp
 856 0136 0346     	 mov r3,r0
 857 0138 002B     	 cmp r3,#0
 858 013a 16D1     	 bne .L31
 859              	.LBB18:
 227:../main.c     **** 				ip_addr_t ip;
 228:../main.c     **** 				if(!ipaddr_aton(val, &ip)) {
 860              	 .loc 8 228 0
 861 013c 07F11003 	 add r3,r7,#16
 862 0140 386A     	 ldr r0,[r7,#32]
 863 0142 1946     	 mov r1,r3
 864 0144 FFF7FEFF 	 bl ipaddr_aton
 865 0148 0346     	 mov r3,r0
 866 014a 002B     	 cmp r3,#0
 867 014c 09D1     	 bne .L32
 229:../main.c     **** 					tftp_err("unable to parse ip.dst", addr, port);
 868              	 .loc 8 229 0
 869 014e 7B88     	 ldrh r3,[r7,#2]
 870 0150 6648     	 ldr r0,.L52+32
 871 0152 7968     	 ldr r1,[r7,#4]
 872 0154 1A46     	 mov r2,r3
 873 0156 FFF7FEFF 	 bl tftp_err
 230:../main.c     **** 					ret = 0;
 874              	 .loc 8 230 0
 875 015a 0023     	 movs r3,#0
 876 015c 87F82F30 	 strb r3,[r7,#47]
 877 0160 10E1     	 b .L24
 878              	.L32:
 231:../main.c     **** 					break;
 232:../main.c     **** 				}
 233:../main.c     **** 
 234:../main.c     **** 				flash.dst_ip = ip;
 879              	 .loc 8 234 0
 880 0162 604A     	 ldr r2,.L52+24
 881 0164 3B69     	 ldr r3,[r7,#16]
 882 0166 5360     	 str r3,[r2,#4]
 883              	.LBE18:
 884 0168 06E1     	 b .L18
 885              	.L31:
 235:../main.c     **** 			} else if(strcmp(str, "ip.gw") == 0) {
 886              	 .loc 8 235 0
 887 016a B869     	 ldr r0,[r7,#24]
 888 016c 6049     	 ldr r1,.L52+36
 889 016e FFF7FEFF 	 bl strcmp
 890 0172 0346     	 mov r3,r0
 891 0174 002B     	 cmp r3,#0
 892 0176 16D1     	 bne .L33
 893              	.LBB19:
 236:../main.c     **** 				ip_addr_t ip;
 237:../main.c     **** 				if(!ipaddr_aton(val, &ip)) {
 894              	 .loc 8 237 0
 895 0178 07F10C03 	 add r3,r7,#12
 896 017c 386A     	 ldr r0,[r7,#32]
 897 017e 1946     	 mov r1,r3
 898 0180 FFF7FEFF 	 bl ipaddr_aton
 899 0184 0346     	 mov r3,r0
 900 0186 002B     	 cmp r3,#0
 901 0188 09D1     	 bne .L34
 238:../main.c     **** 					tftp_err("unable to parse ip.gw", addr, port);
 902              	 .loc 8 238 0
 903 018a 7B88     	 ldrh r3,[r7,#2]
 904 018c 5948     	 ldr r0,.L52+40
 905 018e 7968     	 ldr r1,[r7,#4]
 906 0190 1A46     	 mov r2,r3
 907 0192 FFF7FEFF 	 bl tftp_err
 239:../main.c     **** 					ret = 0;
 908              	 .loc 8 239 0
 909 0196 0023     	 movs r3,#0
 910 0198 87F82F30 	 strb r3,[r7,#47]
 911 019c F2E0     	 b .L24
 912              	.L34:
 240:../main.c     **** 					break;
 241:../main.c     **** 				}
 242:../main.c     **** 
 243:../main.c     **** 				flash.default_gw = ip;
 913              	 .loc 8 243 0
 914 019e 514A     	 ldr r2,.L52+24
 915 01a0 FB68     	 ldr r3,[r7,#12]
 916 01a2 9360     	 str r3,[r2,#8]
 917              	.LBE19:
 918 01a4 E8E0     	 b .L18
 919              	.L33:
 244:../main.c     **** 			} else if(strcmp(str, "ip.subnet") == 0) {
 920              	 .loc 8 244 0
 921 01a6 B869     	 ldr r0,[r7,#24]
 922 01a8 5349     	 ldr r1,.L52+44
 923 01aa FFF7FEFF 	 bl strcmp
 924 01ae 0346     	 mov r3,r0
 925 01b0 002B     	 cmp r3,#0
 926 01b2 16D1     	 bne .L35
 927              	.LBB20:
 245:../main.c     **** 				ip_addr_t ip;
 246:../main.c     **** 				if(!ipaddr_aton(val, &ip)) {
 928              	 .loc 8 246 0
 929 01b4 07F10803 	 add r3,r7,#8
 930 01b8 386A     	 ldr r0,[r7,#32]
 931 01ba 1946     	 mov r1,r3
 932 01bc FFF7FEFF 	 bl ipaddr_aton
 933 01c0 0346     	 mov r3,r0
 934 01c2 002B     	 cmp r3,#0
 935 01c4 09D1     	 bne .L36
 247:../main.c     **** 					tftp_err("unable to parse ip.subnet", addr, port);
 936              	 .loc 8 247 0
 937 01c6 7B88     	 ldrh r3,[r7,#2]
 938 01c8 4C48     	 ldr r0,.L52+48
 939 01ca 7968     	 ldr r1,[r7,#4]
 940 01cc 1A46     	 mov r2,r3
 941 01ce FFF7FEFF 	 bl tftp_err
 248:../main.c     **** 					ret = 0;
 942              	 .loc 8 248 0
 943 01d2 0023     	 movs r3,#0
 944 01d4 87F82F30 	 strb r3,[r7,#47]
 945 01d8 D4E0     	 b .L24
 946              	.L36:
 249:../main.c     **** 					break;
 250:../main.c     **** 				}
 251:../main.c     **** 
 252:../main.c     **** 				flash.subnet = ip;
 947              	 .loc 8 252 0
 948 01da 424A     	 ldr r2,.L52+24
 949 01dc BB68     	 ldr r3,[r7,#8]
 950 01de D360     	 str r3,[r2,#12]
 951              	.LBE20:
 952 01e0 CAE0     	 b .L18
 953              	.L35:
 253:../main.c     **** 			} else if(strcmp(str, "udp.src") == 0) {
 954              	 .loc 8 253 0
 955 01e2 B869     	 ldr r0,[r7,#24]
 956 01e4 4649     	 ldr r1,.L52+52
 957 01e6 FFF7FEFF 	 bl strcmp
 958 01ea 0346     	 mov r3,r0
 959 01ec 002B     	 cmp r3,#0
 960 01ee 07D1     	 bne .L37
 254:../main.c     **** 				flash.src_port = (uint16_t)atoi(val);
 961              	 .loc 8 254 0
 962 01f0 386A     	 ldr r0,[r7,#32]
 963 01f2 FFF7FEFF 	 bl atoi
 964 01f6 0346     	 mov r3,r0
 965 01f8 9AB2     	 uxth r2,r3
 966 01fa 3A4B     	 ldr r3,.L52+24
 967 01fc 1A82     	 strh r2,[r3,#16]
 968 01fe BBE0     	 b .L18
 969              	.L37:
 255:../main.c     **** 			} else if(strcmp(str, "udp.adc0") == 0) {
 970              	 .loc 8 255 0
 971 0200 B869     	 ldr r0,[r7,#24]
 972 0202 4049     	 ldr r1,.L52+56
 973 0204 FFF7FEFF 	 bl strcmp
 974 0208 0346     	 mov r3,r0
 975 020a 002B     	 cmp r3,#0
 976 020c 07D1     	 bne .L38
 256:../main.c     **** 				flash.adc0_port = (uint16_t)atoi(val);
 977              	 .loc 8 256 0
 978 020e 386A     	 ldr r0,[r7,#32]
 979 0210 FFF7FEFF 	 bl atoi
 980 0214 0346     	 mov r3,r0
 981 0216 9AB2     	 uxth r2,r3
 982 0218 324B     	 ldr r3,.L52+24
 983 021a 5A82     	 strh r2,[r3,#18]
 984 021c ACE0     	 b .L18
 985              	.L38:
 257:../main.c     **** 			} else if(strcmp(str, "udp.adc1") == 0) {
 986              	 .loc 8 257 0
 987 021e B869     	 ldr r0,[r7,#24]
 988 0220 3949     	 ldr r1,.L52+60
 989 0222 FFF7FEFF 	 bl strcmp
 990 0226 0346     	 mov r3,r0
 991 0228 002B     	 cmp r3,#0
 992 022a 07D1     	 bne .L39
 258:../main.c     **** 				flash.adc1_port = (uint16_t)atoi(val);
 993              	 .loc 8 258 0
 994 022c 386A     	 ldr r0,[r7,#32]
 995 022e FFF7FEFF 	 bl atoi
 996 0232 0346     	 mov r3,r0
 997 0234 9AB2     	 uxth r2,r3
 998 0236 2B4B     	 ldr r3,.L52+24
 999 0238 9A82     	 strh r2,[r3,#20]
 1000 023a 9DE0     	 b .L18
 1001              	.L39:
 259:../main.c     **** 			} else if(strcmp(str, "udp.tc") == 0) {
 1002              	 .loc 8 259 0
 1003 023c B869     	 ldr r0,[r7,#24]
 1004 023e 3349     	 ldr r1,.L52+64
 1005 0240 FFF7FEFF 	 bl strcmp
 1006 0244 0346     	 mov r3,r0
 1007 0246 002B     	 cmp r3,#0
 1008 0248 07D1     	 bne .L40
 260:../main.c     **** 				flash.tc_port = (uint16_t)atoi(val);
 1009              	 .loc 8 260 0
 1010 024a 386A     	 ldr r0,[r7,#32]
 1011 024c FFF7FEFF 	 bl atoi
 1012 0250 0346     	 mov r3,r0
 1013 0252 9AB2     	 uxth r2,r3
 1014 0254 234B     	 ldr r3,.L52+24
 1015 0256 DA82     	 strh r2,[r3,#22]
 1016 0258 8EE0     	 b .L18
 1017              	.L40:
 261:../main.c     **** 			} else if(strcmp(str, "rate.adc0") == 0) {
 1018              	 .loc 8 261 0
 1019 025a B869     	 ldr r0,[r7,#24]
 1020 025c 2C49     	 ldr r1,.L52+68
 1021 025e FFF7FEFF 	 bl strcmp
 1022 0262 0346     	 mov r3,r0
 1023 0264 002B     	 cmp r3,#0
 1024 0266 1FD1     	 bne .L41
 262:../main.c     **** 				if(strcmp(val, "fast") == 0) {
 1025              	 .loc 8 262 0
 1026 0268 386A     	 ldr r0,[r7,#32]
 1027 026a 2A49     	 ldr r1,.L52+72
 1028 026c FFF7FEFF 	 bl strcmp
 1029 0270 0346     	 mov r3,r0
 1030 0272 002B     	 cmp r3,#0
 1031 0274 03D1     	 bne .L42
 263:../main.c     **** 					flash.adc0_rate = FAST_RATE;
 1032              	 .loc 8 263 0
 1033 0276 1B4B     	 ldr r3,.L52+24
 1034 0278 0022     	 movs r2,#0
 1035 027a 1A76     	 strb r2,[r3,#24]
 1036 027c 7CE0     	 b .L18
 1037              	.L42:
 264:../main.c     **** 				} else if(strcmp(val, "slow") == 0) {
 1038              	 .loc 8 264 0
 1039 027e 386A     	 ldr r0,[r7,#32]
 1040 0280 2549     	 ldr r1,.L52+76
 1041 0282 FFF7FEFF 	 bl strcmp
 1042 0286 0346     	 mov r3,r0
 1043 0288 002B     	 cmp r3,#0
 1044 028a 03D1     	 bne .L43
 265:../main.c     **** 					flash.adc0_rate = SLOW_RATE;
 1045              	 .loc 8 265 0
 1046 028c 154B     	 ldr r3,.L52+24
 1047 028e 0122     	 movs r2,#1
 1048 0290 1A76     	 strb r2,[r3,#24]
 1049 0292 71E0     	 b .L18
 1050              	.L43:
 266:../main.c     **** 				} else {
 267:../main.c     **** 					tftp_err("invalid ADC0 rate", addr, port);
 1051              	 .loc 8 267 0
 1052 0294 7B88     	 ldrh r3,[r7,#2]
 1053 0296 2148     	 ldr r0,.L52+80
 1054 0298 7968     	 ldr r1,[r7,#4]
 1055 029a 1A46     	 mov r2,r3
 1056 029c FFF7FEFF 	 bl tftp_err
 268:../main.c     **** 					ret = 0;
 1057              	 .loc 8 268 0
 1058 02a0 0023     	 movs r3,#0
 1059 02a2 87F82F30 	 strb r3,[r7,#47]
 269:../main.c     **** 					break;
 1060              	 .loc 8 269 0
 1061 02a6 6DE0     	 b .L24
 1062              	.L41:
 270:../main.c     **** 				}
 271:../main.c     **** 			} else if(strcmp(str, "rate.adc1") == 0) {
 1063              	 .loc 8 271 0
 1064 02a8 B869     	 ldr r0,[r7,#24]
 1065 02aa 1D49     	 ldr r1,.L52+84
 1066 02ac FFF7FEFF 	 bl strcmp
 1067 02b0 0346     	 mov r3,r0
 1068 02b2 002B     	 cmp r3,#0
 1069 02b4 4BD1     	 bne .L44
 272:../main.c     **** 				if(strcmp(val, "fast") == 0) {
 1070              	 .loc 8 272 0
 1071 02b6 386A     	 ldr r0,[r7,#32]
 1072 02b8 1649     	 ldr r1,.L52+72
 1073 02ba FFF7FEFF 	 bl strcmp
 1074 02be 0346     	 mov r3,r0
 1075 02c0 002B     	 cmp r3,#0
 1076 02c2 2FD1     	 bne .L45
 273:../main.c     **** 					flash.adc1_rate = FAST_RATE;
 1077              	 .loc 8 273 0
 1078 02c4 074B     	 ldr r3,.L52+24
 1079 02c6 0022     	 movs r2,#0
 1080 02c8 5A76     	 strb r2,[r3,#25]
 1081 02ca 55E0     	 b .L18
 1082              	.L53:
 1083              	 .align 2
 1084              	.L52:
 1085 02cc 00000000 	 .word tftp_buff
 1086 02d0 00000000 	 .word tftp_buff_index
 1087 02d4 E8030000 	 .word .LC9
 1088 02d8 08040000 	 .word .LC10
 1089 02dc 18040000 	 .word .LC11
 1090 02e0 20040000 	 .word .LC12
 1091 02e4 00000000 	 .word flash
 1092 02e8 38040000 	 .word .LC13
 1093 02ec 40040000 	 .word .LC14
 1094 02f0 58040000 	 .word .LC15
 1095 02f4 60040000 	 .word .LC16
 1096 02f8 78040000 	 .word .LC17
 1097 02fc 84040000 	 .word .LC18
 1098 0300 A0040000 	 .word .LC19
 1099 0304 A8040000 	 .word .LC20
 1100 0308 B4040000 	 .word .LC21
 1101 030c C0040000 	 .word .LC22
 1102 0310 C8040000 	 .word .LC23
 1103 0314 D4040000 	 .word .LC24
 1104 0318 DC040000 	 .word .LC25
 1105 031c E4040000 	 .word .LC26
 1106 0320 F8040000 	 .word .LC27
 1107              	.L45:
 274:../main.c     **** 				} else if(strcmp(val, "slow") == 0) {
 1108              	 .loc 8 274 0
 1109 0324 386A     	 ldr r0,[r7,#32]
 1110 0326 2849     	 ldr r1,.L54
 1111 0328 FFF7FEFF 	 bl strcmp
 1112 032c 0346     	 mov r3,r0
 1113 032e 002B     	 cmp r3,#0
 1114 0330 03D1     	 bne .L46
 275:../main.c     **** 					flash.adc1_rate = SLOW_RATE;
 1115              	 .loc 8 275 0
 1116 0332 264B     	 ldr r3,.L54+4
 1117 0334 0122     	 movs r2,#1
 1118 0336 5A76     	 strb r2,[r3,#25]
 1119 0338 1EE0     	 b .L18
 1120              	.L46:
 276:../main.c     **** 				} else {
 277:../main.c     **** 					tftp_err("invalid ADC1 rate", addr, port);
 1121              	 .loc 8 277 0
 1122 033a 7B88     	 ldrh r3,[r7,#2]
 1123 033c 2448     	 ldr r0,.L54+8
 1124 033e 7968     	 ldr r1,[r7,#4]
 1125 0340 1A46     	 mov r2,r3
 1126 0342 FFF7FEFF 	 bl tftp_err
 278:../main.c     **** 					ret = 0;
 1127              	 .loc 8 278 0
 1128 0346 0023     	 movs r3,#0
 1129 0348 87F82F30 	 strb r3,[r7,#47]
 279:../main.c     **** 					break;
 1130              	 .loc 8 279 0
 1131 034c 1AE0     	 b .L24
 1132              	.L44:
 280:../main.c     **** 				}
 281:../main.c     **** 			} else if(strcmp(str, "reset")) {
 1133              	 .loc 8 281 0
 1134 034e B869     	 ldr r0,[r7,#24]
 1135 0350 2049     	 ldr r1,.L54+12
 1136 0352 FFF7FEFF 	 bl strcmp
 1137 0356 0346     	 mov r3,r0
 1138 0358 002B     	 cmp r3,#0
 1139 035a 03D0     	 beq .L47
 282:../main.c     **** 				reset = 1;
 1140              	 .loc 8 282 0
 1141 035c 0123     	 movs r3,#1
 1142 035e 87F82E30 	 strb r3,[r7,#46]
 1143 0362 09E0     	 b .L18
 1144              	.L47:
 283:../main.c     **** 			} else {
 284:../main.c     **** 				tftp_err("unknown config parameter", addr, port);
 1145              	 .loc 8 284 0
 1146 0364 7B88     	 ldrh r3,[r7,#2]
 1147 0366 1C48     	 ldr r0,.L54+16
 1148 0368 7968     	 ldr r1,[r7,#4]
 1149 036a 1A46     	 mov r2,r3
 1150 036c FFF7FEFF 	 bl tftp_err
 285:../main.c     **** 				ret = 0;
 1151              	 .loc 8 285 0
 1152 0370 0023     	 movs r3,#0
 1153 0372 87F82F30 	 strb r3,[r7,#47]
 286:../main.c     **** 				break;
 1154              	 .loc 8 286 0
 1155 0376 05E0     	 b .L24
 1156              	.L18:
 1157              	.LBE15:
 1158              	.LBE14:
 182:../main.c     **** 		str = (char*)&tftp_buff[index];
 1159              	 .loc 8 182 0
 1160 0378 184B     	 ldr r3,.L54+20
 1161 037a 1B68     	 ldr r3,[r3]
 1162 037c BA6A     	 ldr r2,[r7,#40]
 1163 037e 9A42     	 cmp r2,r3
 1164 0380 FFF44FAE 	 bcc .L48
 1165              	.L24:
 287:../main.c     **** 			}
 288:../main.c     **** 		}
 289:../main.c     **** 	}
 290:../main.c     **** 
 291:../main.c     **** 	if(ret) {
 1166              	 .loc 8 291 0
 1167 0384 97F82F30 	 ldrb r3,[r7,#47]
 1168 0388 002B     	 cmp r3,#0
 1169 038a 0FD0     	 beq .L49
 292:../main.c     **** 		// update network interface w/ new addresses
 293:../main.c     **** 		local_udp_reset();
 1170              	 .loc 8 293 0
 1171 038c FFF7FEFF 	 bl local_udp_reset
 294:../main.c     **** 
 295:../main.c     **** 		if(write_flash_config() < 0) {
 1172              	 .loc 8 295 0
 1173 0390 FFF7FEFF 	 bl write_flash_config
 1174 0394 0346     	 mov r3,r0
 1175 0396 002B     	 cmp r3,#0
 1176 0398 08DA     	 bge .L49
 296:../main.c     **** 			// failed to save config, still set though
 297:../main.c     **** 
 298:../main.c     **** 			tftp_err("failed to save configuration to flash", addr, port);
 1177              	 .loc 8 298 0
 1178 039a 7B88     	 ldrh r3,[r7,#2]
 1179 039c 1048     	 ldr r0,.L54+24
 1180 039e 7968     	 ldr r1,[r7,#4]
 1181 03a0 1A46     	 mov r2,r3
 1182 03a2 FFF7FEFF 	 bl tftp_err
 299:../main.c     **** 			ret = 0;
 1183              	 .loc 8 299 0
 1184 03a6 0023     	 movs r3,#0
 1185 03a8 87F82F30 	 strb r3,[r7,#47]
 1186              	.L49:
 300:../main.c     **** 		}
 301:../main.c     **** 	}
 302:../main.c     **** 
 303:../main.c     **** 	if(reset) {
 1187              	 .loc 8 303 0
 1188 03ac 97F82E30 	 ldrb r3,[r7,#46]
 1189 03b0 002B     	 cmp r3,#0
 1190 03b2 03D0     	 beq .L50
 304:../main.c     **** 		// reset the whole system
 305:../main.c     **** 
 306:../main.c     **** 		// reset the ADC
 307:../main.c     **** 		adc_soft_reset();
 1191              	 .loc 8 307 0
 1192 03b4 FFF7FEFF 	 bl adc_soft_reset
 308:../main.c     **** 
 309:../main.c     **** 		// reset the XMC
 310:../main.c     **** 		NVIC_SystemReset();
 1193              	 .loc 8 310 0
 1194 03b8 FFF7FEFF 	 bl NVIC_SystemReset
 1195              	.L50:
 311:../main.c     **** 	}
 312:../main.c     **** 
 313:../main.c     **** 	return ret;
 1196              	 .loc 8 313 0
 1197 03bc 97F82F30 	 ldrb r3,[r7,#47]
 314:../main.c     **** }
 1198              	 .loc 8 314 0
 1199 03c0 1846     	 mov r0,r3
 1200 03c2 3437     	 adds r7,r7,#52
 1201              	.LCFI49:
 1202              	 .cfi_def_cfa_offset 12
 1203 03c4 BD46     	 mov sp,r7
 1204              	.LCFI50:
 1205              	 .cfi_def_cfa_register 13
 1206              	 
 1207 03c6 90BD     	 pop {r4,r7,pc}
 1208              	.L55:
 1209              	 .align 2
 1210              	.L54:
 1211 03c8 DC040000 	 .word .LC25
 1212 03cc 00000000 	 .word flash
 1213 03d0 04050000 	 .word .LC28
 1214 03d4 18050000 	 .word .LC29
 1215 03d8 20050000 	 .word .LC30
 1216 03dc 00000000 	 .word tftp_buff_index
 1217 03e0 3C050000 	 .word .LC31
 1218              	 .cfi_endproc
 1219              	.LFE446:
 1221              	 .section .rodata
 1222 0562 0000     	 .align 2
 1223              	.LC32:
 1224 0564 74696D65 	 .ascii "timed out waiting for acknowledgment\000"
 1224      64206F75 
 1224      74207761 
 1224      6974696E 
 1224      6720666F 
 1225              	 .section .text.tftp_send_data,"ax",%progbits
 1226              	 .align 2
 1227              	 .global tftp_send_data
 1228              	 .thumb
 1229              	 .thumb_func
 1231              	tftp_send_data:
 1232              	.LFB447:
 315:../main.c     **** 
 316:../main.c     **** // send TFTP data blocks in response to a read request
 317:../main.c     **** // assumes 'str' is a NULL-terminated string
 318:../main.c     **** // NOTE: does not wait for ACKs, just sends all data immediately
 319:../main.c     **** void tftp_send_data(const char* str, ip_addr_t* addr, uint16_t port) {
 1233              	 .loc 8 319 0
 1234              	 .cfi_startproc
 1235              	 
 1236              	 
 1237 0000 90B5     	 push {r4,r7,lr}
 1238              	.LCFI51:
 1239              	 .cfi_def_cfa_offset 12
 1240              	 .cfi_offset 4,-12
 1241              	 .cfi_offset 7,-8
 1242              	 .cfi_offset 14,-4
 1243 0002 8BB0     	 sub sp,sp,#44
 1244              	.LCFI52:
 1245              	 .cfi_def_cfa_offset 56
 1246 0004 02AF     	 add r7,sp,#8
 1247              	.LCFI53:
 1248              	 .cfi_def_cfa 7,48
 1249 0006 F860     	 str r0,[r7,#12]
 1250 0008 B960     	 str r1,[r7,#8]
 1251 000a 1346     	 mov r3,r2
 1252 000c FB80     	 strh r3,[r7,#6]
 320:../main.c     **** 	uint16_t block_num = 1;
 1253              	 .loc 8 320 0
 1254 000e 0123     	 movs r3,#1
 1255 0010 FB83     	 strh r3,[r7,#30]
 321:../main.c     **** 
 322:../main.c     **** 	tftp_data_t header;
 323:../main.c     **** 	header.opcode = htons(TFTP_DATA);
 1256              	 .loc 8 323 0
 1257 0012 0320     	 movs r0,#3
 1258 0014 FFF7FEFF 	 bl lwip_htons
 1259 0018 0346     	 mov r3,r0
 1260 001a 3B82     	 strh r3,[r7,#16]
 324:../main.c     **** 
 325:../main.c     **** 	ssize_t len = strlen(str);
 1261              	 .loc 8 325 0
 1262 001c F868     	 ldr r0,[r7,#12]
 1263 001e FFF7FEFF 	 bl strlen
 1264 0022 0346     	 mov r3,r0
 1265 0024 BB61     	 str r3,[r7,#24]
 1266              	.L64:
 326:../main.c     **** 
 327:../main.c     **** 	while(1) {
 328:../main.c     **** 		header.block_num = htons(block_num);
 1267              	 .loc 8 328 0
 1268 0026 FB8B     	 ldrh r3,[r7,#30]
 1269 0028 1846     	 mov r0,r3
 1270 002a FFF7FEFF 	 bl lwip_htons
 1271 002e 0346     	 mov r3,r0
 1272 0030 7B82     	 strh r3,[r7,#18]
 329:../main.c     **** 		block_num++;
 1273              	 .loc 8 329 0
 1274 0032 FB8B     	 ldrh r3,[r7,#30]
 1275 0034 0133     	 adds r3,r3,#1
 1276 0036 FB83     	 strh r3,[r7,#30]
 330:../main.c     **** 		memcpy(tftp_p->payload, (void*)&header, sizeof(tftp_data_t));
 1277              	 .loc 8 330 0
 1278 0038 4A4B     	 ldr r3,.L67
 1279 003a 1B68     	 ldr r3,[r3]
 1280 003c 5A68     	 ldr r2,[r3,#4]
 1281 003e 07F11003 	 add r3,r7,#16
 1282 0042 1046     	 mov r0,r2
 1283 0044 1946     	 mov r1,r3
 1284 0046 0422     	 movs r2,#4
 1285 0048 FFF7FEFF 	 bl memcpy
 331:../main.c     **** 
 332:../main.c     **** 		if(len > 511) {
 1286              	 .loc 8 332 0
 1287 004c BB69     	 ldr r3,[r7,#24]
 1288 004e B3F5007F 	 cmp r3,#512
 1289 0052 45DB     	 blt .L57
 1290              	.LBB21:
 333:../main.c     **** 			// send 512 bytes in this packet then send another one
 334:../main.c     **** 			memcpy(tftp_p->payload + sizeof(tftp_data_t), (void*)str, 512);
 1291              	 .loc 8 334 0
 1292 0054 434B     	 ldr r3,.L67
 1293 0056 1B68     	 ldr r3,[r3]
 1294 0058 5B68     	 ldr r3,[r3,#4]
 1295 005a 0433     	 adds r3,r3,#4
 1296 005c 1846     	 mov r0,r3
 1297 005e F968     	 ldr r1,[r7,#12]
 1298 0060 4FF40072 	 mov r2,#512
 1299 0064 FFF7FEFF 	 bl memcpy
 335:../main.c     **** 
 336:../main.c     **** 			tftp_p->len = tftp_p->tot_len = sizeof(tftp_data_t) + 512;
 1300              	 .loc 8 336 0
 1301 0068 3E4B     	 ldr r3,.L67
 1302 006a 1A68     	 ldr r2,[r3]
 1303 006c 3D4B     	 ldr r3,.L67
 1304 006e 1B68     	 ldr r3,[r3]
 1305 0070 4FF40171 	 mov r1,#516
 1306 0074 1981     	 strh r1,[r3,#8]
 1307 0076 1B89     	 ldrh r3,[r3,#8]
 1308 0078 5381     	 strh r3,[r2,#10]
 337:../main.c     **** 
 338:../main.c     **** 			udp_sendto_if(tftp_pcb, tftp_p, addr, port, netif);
 1309              	 .loc 8 338 0
 1310 007a 3B4B     	 ldr r3,.L67+4
 1311 007c 1968     	 ldr r1,[r3]
 1312 007e 394B     	 ldr r3,.L67
 1313 0080 1A68     	 ldr r2,[r3]
 1314 0082 3A4B     	 ldr r3,.L67+8
 1315 0084 1B68     	 ldr r3,[r3]
 1316 0086 FC88     	 ldrh r4,[r7,#6]
 1317 0088 0093     	 str r3,[sp]
 1318 008a 0846     	 mov r0,r1
 1319 008c 1146     	 mov r1,r2
 1320 008e BA68     	 ldr r2,[r7,#8]
 1321 0090 2346     	 mov r3,r4
 1322 0092 FFF7FEFF 	 bl udp_sendto_if
 339:../main.c     **** 
 340:../main.c     **** 			// wait for the ACK to come in or timeout
 341:../main.c     **** 			uint32_t start = millisec;
 1323              	 .loc 8 341 0
 1324 0096 364B     	 ldr r3,.L67+12
 1325 0098 1B68     	 ldr r3,[r3]
 1326 009a 7B61     	 str r3,[r7,#20]
 342:../main.c     **** 			while(ack_num != block_num - 1) {
 1327              	 .loc 8 342 0
 1328 009c 0DE0     	 b .L58
 1329              	.L60:
 343:../main.c     **** 				if(millisec - start > 2000) {
 1330              	 .loc 8 343 0
 1331 009e 344B     	 ldr r3,.L67+12
 1332 00a0 1A68     	 ldr r2,[r3]
 1333 00a2 7B69     	 ldr r3,[r7,#20]
 1334 00a4 D31A     	 subs r3,r2,r3
 1335 00a6 B3F5FA6F 	 cmp r3,#2000
 1336 00aa 06D9     	 bls .L58
 344:../main.c     **** 					// 2s elapsed
 345:../main.c     **** 					// don't resend, just wait for another request
 346:../main.c     **** 					tftp_err("timed out waiting for acknowledgment", addr, port);
 1337              	 .loc 8 346 0
 1338 00ac FB88     	 ldrh r3,[r7,#6]
 1339 00ae 3148     	 ldr r0,.L67+16
 1340 00b0 B968     	 ldr r1,[r7,#8]
 1341 00b2 1A46     	 mov r2,r3
 1342 00b4 FFF7FEFF 	 bl tftp_err
 347:../main.c     **** 					return;
 1343              	 .loc 8 347 0
 1344 00b8 51E0     	 b .L56
 1345              	.L58:
 342:../main.c     **** 				if(millisec - start > 2000) {
 1346              	 .loc 8 342 0
 1347 00ba 2F4B     	 ldr r3,.L67+20
 1348 00bc 1B88     	 ldrh r3,[r3]
 1349 00be 1A46     	 mov r2,r3
 1350 00c0 FB8B     	 ldrh r3,[r7,#30]
 1351 00c2 013B     	 subs r3,r3,#1
 1352 00c4 9A42     	 cmp r2,r3
 1353 00c6 EAD1     	 bne .L60
 348:../main.c     **** 				}
 349:../main.c     **** 			};
 350:../main.c     **** 
 351:../main.c     **** 			ack_num = 0;
 1354              	 .loc 8 351 0
 1355 00c8 2B4B     	 ldr r3,.L67+20
 1356 00ca 0022     	 movs r2,#0
 1357 00cc 1A80     	 strh r2,[r3]
 352:../main.c     **** 			len -= 512;
 1358              	 .loc 8 352 0
 1359 00ce BB69     	 ldr r3,[r7,#24]
 1360 00d0 A3F50073 	 sub r3,r3,#512
 1361 00d4 BB61     	 str r3,[r7,#24]
 353:../main.c     **** 			str = &str[512];
 1362              	 .loc 8 353 0
 1363 00d6 FB68     	 ldr r3,[r7,#12]
 1364 00d8 03F50073 	 add r3,r3,#512
 1365 00dc FB60     	 str r3,[r7,#12]
 1366              	.LBE21:
 1367 00de 3DE0     	 b .L66
 1368              	.L57:
 354:../main.c     **** 		} else if(len == 0) {
 1369              	 .loc 8 354 0
 1370 00e0 BB69     	 ldr r3,[r7,#24]
 1371 00e2 002B     	 cmp r3,#0
 1372 00e4 16D1     	 bne .L62
 355:../main.c     **** 			// special case where we send just the header
 356:../main.c     **** 			tftp_p->len = tftp_p->tot_len = sizeof(tftp_data_t);
 1373              	 .loc 8 356 0
 1374 00e6 1F4B     	 ldr r3,.L67
 1375 00e8 1A68     	 ldr r2,[r3]
 1376 00ea 1E4B     	 ldr r3,.L67
 1377 00ec 1B68     	 ldr r3,[r3]
 1378 00ee 0421     	 movs r1,#4
 1379 00f0 1981     	 strh r1,[r3,#8]
 1380 00f2 1B89     	 ldrh r3,[r3,#8]
 1381 00f4 5381     	 strh r3,[r2,#10]
 357:../main.c     **** 
 358:../main.c     **** 			udp_sendto_if(tftp_pcb, tftp_p, addr, port, netif);
 1382              	 .loc 8 358 0
 1383 00f6 1C4B     	 ldr r3,.L67+4
 1384 00f8 1968     	 ldr r1,[r3]
 1385 00fa 1A4B     	 ldr r3,.L67
 1386 00fc 1A68     	 ldr r2,[r3]
 1387 00fe 1B4B     	 ldr r3,.L67+8
 1388 0100 1B68     	 ldr r3,[r3]
 1389 0102 FC88     	 ldrh r4,[r7,#6]
 1390 0104 0093     	 str r3,[sp]
 1391 0106 0846     	 mov r0,r1
 1392 0108 1146     	 mov r1,r2
 1393 010a BA68     	 ldr r2,[r7,#8]
 1394 010c 2346     	 mov r3,r4
 1395 010e FFF7FEFF 	 bl udp_sendto_if
 359:../main.c     **** 
 360:../main.c     **** 			// we're done sending at this point
 361:../main.c     **** 			break;
 1396              	 .loc 8 361 0
 1397 0112 24E0     	 b .L63
 1398              	.L62:
 362:../main.c     **** 		} else {
 363:../main.c     **** 			// we can send this all in one packet (511 bytes or less)
 364:../main.c     **** 			memcpy(tftp_p->payload + sizeof(tftp_data_t), (void*)str, len);
 1399              	 .loc 8 364 0
 1400 0114 134B     	 ldr r3,.L67
 1401 0116 1B68     	 ldr r3,[r3]
 1402 0118 5B68     	 ldr r3,[r3,#4]
 1403 011a 1A1D     	 adds r2,r3,#4
 1404 011c BB69     	 ldr r3,[r7,#24]
 1405 011e 1046     	 mov r0,r2
 1406 0120 F968     	 ldr r1,[r7,#12]
 1407 0122 1A46     	 mov r2,r3
 1408 0124 FFF7FEFF 	 bl memcpy
 365:../main.c     **** 
 366:../main.c     **** 			tftp_p->len = tftp_p->tot_len = sizeof(tftp_data_t) + len;
 1409              	 .loc 8 366 0
 1410 0128 0E4B     	 ldr r3,.L67
 1411 012a 1A68     	 ldr r2,[r3]
 1412 012c 0D4B     	 ldr r3,.L67
 1413 012e 1B68     	 ldr r3,[r3]
 1414 0130 B969     	 ldr r1,[r7,#24]
 1415 0132 89B2     	 uxth r1,r1
 1416 0134 0431     	 adds r1,r1,#4
 1417 0136 89B2     	 uxth r1,r1
 1418 0138 1981     	 strh r1,[r3,#8]
 1419 013a 1B89     	 ldrh r3,[r3,#8]
 1420 013c 5381     	 strh r3,[r2,#10]
 367:../main.c     **** 
 368:../main.c     **** 			udp_sendto_if(tftp_pcb, tftp_p, addr, port, netif);
 1421              	 .loc 8 368 0
 1422 013e 0A4B     	 ldr r3,.L67+4
 1423 0140 1968     	 ldr r1,[r3]
 1424 0142 084B     	 ldr r3,.L67
 1425 0144 1A68     	 ldr r2,[r3]
 1426 0146 094B     	 ldr r3,.L67+8
 1427 0148 1B68     	 ldr r3,[r3]
 1428 014a FC88     	 ldrh r4,[r7,#6]
 1429 014c 0093     	 str r3,[sp]
 1430 014e 0846     	 mov r0,r1
 1431 0150 1146     	 mov r1,r2
 1432 0152 BA68     	 ldr r2,[r7,#8]
 1433 0154 2346     	 mov r3,r4
 1434 0156 FFF7FEFF 	 bl udp_sendto_if
 369:../main.c     **** 
 370:../main.c     **** 			// we're done sending at this point
 371:../main.c     **** 			break;
 1435              	 .loc 8 371 0
 1436 015a 00E0     	 b .L63
 1437              	.L66:
 372:../main.c     **** 		}
 373:../main.c     **** 	}
 1438              	 .loc 8 373 0
 1439 015c 63E7     	 b .L64
 1440              	.L63:
 1441              	.L56:
 374:../main.c     **** }
 1442              	 .loc 8 374 0
 1443 015e 2437     	 adds r7,r7,#36
 1444              	.LCFI54:
 1445              	 .cfi_def_cfa_offset 12
 1446 0160 BD46     	 mov sp,r7
 1447              	.LCFI55:
 1448              	 .cfi_def_cfa_register 13
 1449              	 
 1450 0162 90BD     	 pop {r4,r7,pc}
 1451              	.L68:
 1452              	 .align 2
 1453              	.L67:
 1454 0164 00000000 	 .word tftp_p
 1455 0168 00000000 	 .word tftp_pcb
 1456 016c 00000000 	 .word netif
 1457 0170 00000000 	 .word millisec
 1458 0174 64050000 	 .word .LC32
 1459 0178 00000000 	 .word ack_num
 1460              	 .cfi_endproc
 1461              	.LFE447:
 1463              	 .section .text.tftp_err,"ax",%progbits
 1464              	 .align 2
 1465              	 .global tftp_err
 1466              	 .thumb
 1467              	 .thumb_func
 1469              	tftp_err:
 1470              	.LFB448:
 375:../main.c     **** 
 376:../main.c     **** // send TFTP error message
 377:../main.c     **** void tftp_err(const char* msg, ip_addr_t* addr, uint16_t port) {
 1471              	 .loc 8 377 0
 1472              	 .cfi_startproc
 1473              	 
 1474              	 
 1475 0000 90B5     	 push {r4,r7,lr}
 1476              	.LCFI56:
 1477              	 .cfi_def_cfa_offset 12
 1478              	 .cfi_offset 4,-12
 1479              	 .cfi_offset 7,-8
 1480              	 .cfi_offset 14,-4
 1481 0002 89B0     	 sub sp,sp,#36
 1482              	.LCFI57:
 1483              	 .cfi_def_cfa_offset 48
 1484 0004 02AF     	 add r7,sp,#8
 1485              	.LCFI58:
 1486              	 .cfi_def_cfa 7,40
 1487 0006 F860     	 str r0,[r7,#12]
 1488 0008 B960     	 str r1,[r7,#8]
 1489 000a 1346     	 mov r3,r2
 1490 000c FB80     	 strh r3,[r7,#6]
 378:../main.c     **** 	tftp_err_t header;
 379:../main.c     **** 	header.opcode = htons(TFTP_ERR); // ERROR opcode
 1491              	 .loc 8 379 0
 1492 000e 0520     	 movs r0,#5
 1493 0010 FFF7FEFF 	 bl lwip_htons
 1494 0014 0346     	 mov r3,r0
 1495 0016 3B82     	 strh r3,[r7,#16]
 380:../main.c     **** 	header.error_code = htons(TFTP_ILLEGAL_OP); // Illegal TFTP operation error code
 1496              	 .loc 8 380 0
 1497 0018 0420     	 movs r0,#4
 1498 001a FFF7FEFF 	 bl lwip_htons
 1499 001e 0346     	 mov r3,r0
 1500 0020 7B82     	 strh r3,[r7,#18]
 381:../main.c     **** 
 382:../main.c     **** 	memcpy(tftp_p->payload, (void*)&header, sizeof(tftp_err_t));
 1501              	 .loc 8 382 0
 1502 0022 214B     	 ldr r3,.L71
 1503 0024 1B68     	 ldr r3,[r3]
 1504 0026 5A68     	 ldr r2,[r3,#4]
 1505 0028 07F11003 	 add r3,r7,#16
 1506 002c 1046     	 mov r0,r2
 1507 002e 1946     	 mov r1,r3
 1508 0030 0422     	 movs r2,#4
 1509 0032 FFF7FEFF 	 bl memcpy
 383:../main.c     **** 
 384:../main.c     **** 	size_t len = strlen(msg);
 1510              	 .loc 8 384 0
 1511 0036 F868     	 ldr r0,[r7,#12]
 1512 0038 FFF7FEFF 	 bl strlen
 1513 003c 7861     	 str r0,[r7,#20]
 385:../main.c     **** 	if(len > TFTP_MAX_ERR_MSG_LEN - 1) {
 1514              	 .loc 8 385 0
 1515 003e 7B69     	 ldr r3,[r7,#20]
 1516 0040 B3F5FF7F 	 cmp r3,#510
 1517 0044 02D9     	 bls .L70
 386:../main.c     **** 		len = TFTP_MAX_ERR_MSG_LEN - 1;
 1518              	 .loc 8 386 0
 1519 0046 4FF4FF73 	 mov r3,#510
 1520 004a 7B61     	 str r3,[r7,#20]
 1521              	.L70:
 387:../main.c     **** 	}
 388:../main.c     **** 	memcpy(tftp_p->payload + sizeof(tftp_err_t), (void*)msg, len);
 1522              	 .loc 8 388 0
 1523 004c 164B     	 ldr r3,.L71
 1524 004e 1B68     	 ldr r3,[r3]
 1525 0050 5B68     	 ldr r3,[r3,#4]
 1526 0052 0433     	 adds r3,r3,#4
 1527 0054 1846     	 mov r0,r3
 1528 0056 F968     	 ldr r1,[r7,#12]
 1529 0058 7A69     	 ldr r2,[r7,#20]
 1530 005a FFF7FEFF 	 bl memcpy
 389:../main.c     **** 	((char*)tftp_p->payload)[len + sizeof(tftp_err_t)] = '\0';
 1531              	 .loc 8 389 0
 1532 005e 124B     	 ldr r3,.L71
 1533 0060 1B68     	 ldr r3,[r3]
 1534 0062 5A68     	 ldr r2,[r3,#4]
 1535 0064 7B69     	 ldr r3,[r7,#20]
 1536 0066 0433     	 adds r3,r3,#4
 1537 0068 1344     	 add r3,r3,r2
 1538 006a 0022     	 movs r2,#0
 1539 006c 1A70     	 strb r2,[r3]
 390:../main.c     **** 
 391:../main.c     **** 	tftp_p->len = tftp_p->tot_len = sizeof(tftp_err_t) + len + 1;
 1540              	 .loc 8 391 0
 1541 006e 0E4B     	 ldr r3,.L71
 1542 0070 1A68     	 ldr r2,[r3]
 1543 0072 0D4B     	 ldr r3,.L71
 1544 0074 1B68     	 ldr r3,[r3]
 1545 0076 7969     	 ldr r1,[r7,#20]
 1546 0078 89B2     	 uxth r1,r1
 1547 007a 0531     	 adds r1,r1,#5
 1548 007c 89B2     	 uxth r1,r1
 1549 007e 1981     	 strh r1,[r3,#8]
 1550 0080 1B89     	 ldrh r3,[r3,#8]
 1551 0082 5381     	 strh r3,[r2,#10]
 392:../main.c     **** 
 393:../main.c     **** 	udp_sendto_if(tftp_pcb, tftp_p, addr, port, netif);
 1552              	 .loc 8 393 0
 1553 0084 094B     	 ldr r3,.L71+4
 1554 0086 1968     	 ldr r1,[r3]
 1555 0088 074B     	 ldr r3,.L71
 1556 008a 1A68     	 ldr r2,[r3]
 1557 008c 084B     	 ldr r3,.L71+8
 1558 008e 1B68     	 ldr r3,[r3]
 1559 0090 FC88     	 ldrh r4,[r7,#6]
 1560 0092 0093     	 str r3,[sp]
 1561 0094 0846     	 mov r0,r1
 1562 0096 1146     	 mov r1,r2
 1563 0098 BA68     	 ldr r2,[r7,#8]
 1564 009a 2346     	 mov r3,r4
 1565 009c FFF7FEFF 	 bl udp_sendto_if
 394:../main.c     **** }
 1566              	 .loc 8 394 0
 1567 00a0 1C37     	 adds r7,r7,#28
 1568              	.LCFI59:
 1569              	 .cfi_def_cfa_offset 12
 1570 00a2 BD46     	 mov sp,r7
 1571              	.LCFI60:
 1572              	 .cfi_def_cfa_register 13
 1573              	 
 1574 00a4 90BD     	 pop {r4,r7,pc}
 1575              	.L72:
 1576 00a6 00BF     	 .align 2
 1577              	.L71:
 1578 00a8 00000000 	 .word tftp_p
 1579 00ac 00000000 	 .word tftp_pcb
 1580 00b0 00000000 	 .word netif
 1581              	 .cfi_endproc
 1582              	.LFE448:
 1584              	 .section .text.tftp_ack,"ax",%progbits
 1585              	 .align 2
 1586              	 .global tftp_ack
 1587              	 .thumb
 1588              	 .thumb_func
 1590              	tftp_ack:
 1591              	.LFB449:
 395:../main.c     **** 
 396:../main.c     **** // send TFTP ack for a block number
 397:../main.c     **** void tftp_ack(uint16_t block, ip_addr_t* addr, uint16_t port) {
 1592              	 .loc 8 397 0
 1593              	 .cfi_startproc
 1594              	 
 1595              	 
 1596 0000 90B5     	 push {r4,r7,lr}
 1597              	.LCFI61:
 1598              	 .cfi_def_cfa_offset 12
 1599              	 .cfi_offset 4,-12
 1600              	 .cfi_offset 7,-8
 1601              	 .cfi_offset 14,-4
 1602 0002 87B0     	 sub sp,sp,#28
 1603              	.LCFI62:
 1604              	 .cfi_def_cfa_offset 40
 1605 0004 02AF     	 add r7,sp,#8
 1606              	.LCFI63:
 1607              	 .cfi_def_cfa 7,32
 1608 0006 0346     	 mov r3,r0
 1609 0008 3960     	 str r1,[r7]
 1610 000a FB80     	 strh r3,[r7,#6]
 1611 000c 1346     	 mov r3,r2
 1612 000e BB80     	 strh r3,[r7,#4]
 398:../main.c     **** 	tftp_ack_t header;
 399:../main.c     **** 	header.opcode = htons(TFTP_ACK); // ACK opcode
 1613              	 .loc 8 399 0
 1614 0010 0420     	 movs r0,#4
 1615 0012 FFF7FEFF 	 bl lwip_htons
 1616 0016 0346     	 mov r3,r0
 1617 0018 BB81     	 strh r3,[r7,#12]
 400:../main.c     **** 	header.block_num = htons(block);
 1618              	 .loc 8 400 0
 1619 001a FB88     	 ldrh r3,[r7,#6]
 1620 001c 1846     	 mov r0,r3
 1621 001e FFF7FEFF 	 bl lwip_htons
 1622 0022 0346     	 mov r3,r0
 1623 0024 FB81     	 strh r3,[r7,#14]
 401:../main.c     **** 
 402:../main.c     **** 	memcpy(tftp_p->payload, (void*)&header, sizeof(tftp_ack_t));
 1624              	 .loc 8 402 0
 1625 0026 114B     	 ldr r3,.L74
 1626 0028 1B68     	 ldr r3,[r3]
 1627 002a 5A68     	 ldr r2,[r3,#4]
 1628 002c 07F10C03 	 add r3,r7,#12
 1629 0030 1046     	 mov r0,r2
 1630 0032 1946     	 mov r1,r3
 1631 0034 0422     	 movs r2,#4
 1632 0036 FFF7FEFF 	 bl memcpy
 403:../main.c     **** 
 404:../main.c     **** 	tftp_p->len = tftp_p->tot_len = sizeof(tftp_ack_t);
 1633              	 .loc 8 404 0
 1634 003a 0C4B     	 ldr r3,.L74
 1635 003c 1A68     	 ldr r2,[r3]
 1636 003e 0B4B     	 ldr r3,.L74
 1637 0040 1B68     	 ldr r3,[r3]
 1638 0042 0421     	 movs r1,#4
 1639 0044 1981     	 strh r1,[r3,#8]
 1640 0046 1B89     	 ldrh r3,[r3,#8]
 1641 0048 5381     	 strh r3,[r2,#10]
 405:../main.c     **** 
 406:../main.c     **** 	udp_sendto_if(tftp_pcb, tftp_p, addr, port, netif);
 1642              	 .loc 8 406 0
 1643 004a 094B     	 ldr r3,.L74+4
 1644 004c 1968     	 ldr r1,[r3]
 1645 004e 074B     	 ldr r3,.L74
 1646 0050 1A68     	 ldr r2,[r3]
 1647 0052 084B     	 ldr r3,.L74+8
 1648 0054 1B68     	 ldr r3,[r3]
 1649 0056 BC88     	 ldrh r4,[r7,#4]
 1650 0058 0093     	 str r3,[sp]
 1651 005a 0846     	 mov r0,r1
 1652 005c 1146     	 mov r1,r2
 1653 005e 3A68     	 ldr r2,[r7]
 1654 0060 2346     	 mov r3,r4
 1655 0062 FFF7FEFF 	 bl udp_sendto_if
 407:../main.c     **** }
 1656              	 .loc 8 407 0
 1657 0066 1437     	 adds r7,r7,#20
 1658              	.LCFI64:
 1659              	 .cfi_def_cfa_offset 12
 1660 0068 BD46     	 mov sp,r7
 1661              	.LCFI65:
 1662              	 .cfi_def_cfa_register 13
 1663              	 
 1664 006a 90BD     	 pop {r4,r7,pc}
 1665              	.L75:
 1666              	 .align 2
 1667              	.L74:
 1668 006c 00000000 	 .word tftp_p
 1669 0070 00000000 	 .word tftp_pcb
 1670 0074 00000000 	 .word netif
 1671              	 .cfi_endproc
 1672              	.LFE449:
 1674              	 .section .text.my_tolower,"ax",%progbits
 1675              	 .align 2
 1676              	 .global my_tolower
 1677              	 .thumb
 1678              	 .thumb_func
 1680              	my_tolower:
 1681              	.LFB450:
 408:../main.c     **** 
 409:../main.c     **** // convert a character to lower case
 410:../main.c     **** // NOTE: only converts basic alphabet
 411:../main.c     **** char my_tolower(char c) {
 1682              	 .loc 8 411 0
 1683              	 .cfi_startproc
 1684              	 
 1685              	 
 1686              	 
 1687 0000 80B4     	 push {r7}
 1688              	.LCFI66:
 1689              	 .cfi_def_cfa_offset 4
 1690              	 .cfi_offset 7,-4
 1691 0002 83B0     	 sub sp,sp,#12
 1692              	.LCFI67:
 1693              	 .cfi_def_cfa_offset 16
 1694 0004 00AF     	 add r7,sp,#0
 1695              	.LCFI68:
 1696              	 .cfi_def_cfa_register 7
 1697 0006 0346     	 mov r3,r0
 1698 0008 FB71     	 strb r3,[r7,#7]
 412:../main.c     **** 	if(c >= 'A' && c <= 'Z') {
 1699              	 .loc 8 412 0
 1700 000a FB79     	 ldrb r3,[r7,#7]
 1701 000c 402B     	 cmp r3,#64
 1702 000e 06D9     	 bls .L77
 1703              	 .loc 8 412 0 is_stmt 0 discriminator 1
 1704 0010 FB79     	 ldrb r3,[r7,#7]
 1705 0012 5A2B     	 cmp r3,#90
 1706 0014 03D8     	 bhi .L77
 413:../main.c     **** 		return c + ('a' - 'A');
 1707              	 .loc 8 413 0 is_stmt 1
 1708 0016 FB79     	 ldrb r3,[r7,#7]
 1709 0018 2033     	 adds r3,r3,#32
 1710 001a DBB2     	 uxtb r3,r3
 1711 001c 00E0     	 b .L78
 1712              	.L77:
 414:../main.c     **** 	}
 415:../main.c     **** 
 416:../main.c     **** 	return c;
 1713              	 .loc 8 416 0
 1714 001e FB79     	 ldrb r3,[r7,#7]
 1715              	.L78:
 417:../main.c     **** }
 1716              	 .loc 8 417 0
 1717 0020 1846     	 mov r0,r3
 1718 0022 0C37     	 adds r7,r7,#12
 1719              	.LCFI69:
 1720              	 .cfi_def_cfa_offset 4
 1721 0024 BD46     	 mov sp,r7
 1722              	.LCFI70:
 1723              	 .cfi_def_cfa_register 13
 1724              	 
 1725 0026 5DF8047B 	 ldr r7,[sp],#4
 1726              	.LCFI71:
 1727              	 .cfi_restore 7
 1728              	 .cfi_def_cfa_offset 0
 1729 002a 7047     	 bx lr
 1730              	 .cfi_endproc
 1731              	.LFE450:
 1733              	 .section .rodata
 1734 0589 000000   	 .align 2
 1735              	.LC33:
 1736 058c 6E6F2066 	 .ascii "no filename given\000"
 1736      696C656E 
 1736      616D6520 
 1736      67697665 
 1736      6E00
 1737 059e 0000     	 .align 2
 1738              	.LC34:
 1739 05a0 6D6F6465 	 .ascii "mode string not null-terminated\000"
 1739      20737472 
 1739      696E6720 
 1739      6E6F7420 
 1739      6E756C6C 
 1740              	 .align 2
 1741              	.LC35:
 1742 05c0 6F637465 	 .ascii "octet\000"
 1742      7400
 1743 05c6 0000     	 .align 2
 1744              	.LC36:
 1745 05c8 6F6E6C79 	 .ascii "only supported mode is octet\000"
 1745      20737570 
 1745      706F7274 
 1745      6564206D 
 1745      6F646520 
 1746              	 .section .text.tftp_check_octet_mode,"ax",%progbits
 1747              	 .align 2
 1748              	 .global tftp_check_octet_mode
 1749              	 .thumb
 1750              	 .thumb_func
 1752              	tftp_check_octet_mode:
 1753              	.LFB451:
 418:../main.c     **** 
 419:../main.c     **** // checks that a TFTP RRQ/WRQ packet has a mode of 'octet'
 420:../main.c     **** // ignores the filename
 421:../main.c     **** // assumes the packet at 'data' is a WRQ/RRQ packet at least 4 bytes long
 422:../main.c     **** // returns 0 on failure, 1 on success
 423:../main.c     **** uint8_t tftp_check_octet_mode(char* data, size_t len, ip_addr_t* addr, uint16_t port) {
 1754              	 .loc 8 423 0
 1755              	 .cfi_startproc
 1756              	 
 1757              	 
 1758 0000 90B5     	 push {r4,r7,lr}
 1759              	.LCFI72:
 1760              	 .cfi_def_cfa_offset 12
 1761              	 .cfi_offset 4,-12
 1762              	 .cfi_offset 7,-8
 1763              	 .cfi_offset 14,-4
 1764 0002 89B0     	 sub sp,sp,#36
 1765              	.LCFI73:
 1766              	 .cfi_def_cfa_offset 48
 1767 0004 00AF     	 add r7,sp,#0
 1768              	.LCFI74:
 1769              	 .cfi_def_cfa_register 7
 1770 0006 F860     	 str r0,[r7,#12]
 1771 0008 B960     	 str r1,[r7,#8]
 1772 000a 7A60     	 str r2,[r7,#4]
 1773 000c 7B80     	 strh r3,[r7,#2]
 424:../main.c     **** 	if(len < 4) {
 1774              	 .loc 8 424 0
 1775 000e BB68     	 ldr r3,[r7,#8]
 1776 0010 032B     	 cmp r3,#3
 1777 0012 01D8     	 bhi .L80
 425:../main.c     **** 		return 0;
 1778              	 .loc 8 425 0
 1779 0014 0023     	 movs r3,#0
 1780 0016 5CE0     	 b .L81
 1781              	.L80:
 426:../main.c     **** 	}
 427:../main.c     **** 
 428:../main.c     **** 	// we don't care what the filename is, always change our config info
 429:../main.c     **** 	char* mode = NULL;
 1782              	 .loc 8 429 0
 1783 0018 0023     	 movs r3,#0
 1784 001a FB61     	 str r3,[r7,#28]
 430:../main.c     **** 	size_t i = 2; // start reading at filename
 1785              	 .loc 8 430 0
 1786 001c 0223     	 movs r3,#2
 1787 001e BB61     	 str r3,[r7,#24]
 431:../main.c     **** 	for(; i < len; i++) {
 1788              	 .loc 8 431 0
 1789 0020 10E0     	 b .L82
 1790              	.L85:
 432:../main.c     **** 		if(data[i] == '\0') {
 1791              	 .loc 8 432 0
 1792 0022 FA68     	 ldr r2,[r7,#12]
 1793 0024 BB69     	 ldr r3,[r7,#24]
 1794 0026 1344     	 add r3,r3,r2
 1795 0028 1B78     	 ldrb r3,[r3]
 1796 002a 002B     	 cmp r3,#0
 1797 002c 07D1     	 bne .L83
 433:../main.c     **** 			mode = &data[++i];
 1798              	 .loc 8 433 0
 1799 002e BB69     	 ldr r3,[r7,#24]
 1800 0030 0133     	 adds r3,r3,#1
 1801 0032 BB61     	 str r3,[r7,#24]
 1802 0034 FA68     	 ldr r2,[r7,#12]
 1803 0036 BB69     	 ldr r3,[r7,#24]
 1804 0038 1344     	 add r3,r3,r2
 1805 003a FB61     	 str r3,[r7,#28]
 434:../main.c     **** 			break;
 1806              	 .loc 8 434 0
 1807 003c 06E0     	 b .L84
 1808              	.L83:
 431:../main.c     **** 		if(data[i] == '\0') {
 1809              	 .loc 8 431 0
 1810 003e BB69     	 ldr r3,[r7,#24]
 1811 0040 0133     	 adds r3,r3,#1
 1812 0042 BB61     	 str r3,[r7,#24]
 1813              	.L82:
 431:../main.c     **** 		if(data[i] == '\0') {
 1814              	 .loc 8 431 0 is_stmt 0 discriminator 1
 1815 0044 BA69     	 ldr r2,[r7,#24]
 1816 0046 BB68     	 ldr r3,[r7,#8]
 1817 0048 9A42     	 cmp r2,r3
 1818 004a EAD3     	 bcc .L85
 1819              	.L84:
 435:../main.c     **** 		}
 436:../main.c     **** 	}
 437:../main.c     **** 
 438:../main.c     **** 	if(mode == NULL) {
 1820              	 .loc 8 438 0 is_stmt 1
 1821 004c FB69     	 ldr r3,[r7,#28]
 1822 004e 002B     	 cmp r3,#0
 1823 0050 07D1     	 bne .L86
 439:../main.c     **** 		tftp_err("no filename given", addr, port);
 1824              	 .loc 8 439 0
 1825 0052 7B88     	 ldrh r3,[r7,#2]
 1826 0054 2148     	 ldr r0,.L91
 1827 0056 7968     	 ldr r1,[r7,#4]
 1828 0058 1A46     	 mov r2,r3
 1829 005a FFF7FEFF 	 bl tftp_err
 440:../main.c     **** 		return 0;
 1830              	 .loc 8 440 0
 1831 005e 0023     	 movs r3,#0
 1832 0060 37E0     	 b .L81
 1833              	.L86:
 441:../main.c     **** 	}
 442:../main.c     **** 
 443:../main.c     **** 	if(data[len - 1] != '\0') {
 1834              	 .loc 8 443 0
 1835 0062 BB68     	 ldr r3,[r7,#8]
 1836 0064 013B     	 subs r3,r3,#1
 1837 0066 FA68     	 ldr r2,[r7,#12]
 1838 0068 1344     	 add r3,r3,r2
 1839 006a 1B78     	 ldrb r3,[r3]
 1840 006c 002B     	 cmp r3,#0
 1841 006e 07D0     	 beq .L87
 444:../main.c     **** 		tftp_err("mode string not null-terminated", addr, port);
 1842              	 .loc 8 444 0
 1843 0070 7B88     	 ldrh r3,[r7,#2]
 1844 0072 1B48     	 ldr r0,.L91+4
 1845 0074 7968     	 ldr r1,[r7,#4]
 1846 0076 1A46     	 mov r2,r3
 1847 0078 FFF7FEFF 	 bl tftp_err
 445:../main.c     **** 		return 0;
 1848              	 .loc 8 445 0
 1849 007c 0023     	 movs r3,#0
 1850 007e 28E0     	 b .L81
 1851              	.L87:
 1852              	.LBB22:
 446:../main.c     **** 	}
 447:../main.c     **** 
 448:../main.c     **** 	// convert to lower case
 449:../main.c     **** 	for(size_t j = 0; j < strlen(mode); j++) {
 1853              	 .loc 8 449 0
 1854 0080 0023     	 movs r3,#0
 1855 0082 7B61     	 str r3,[r7,#20]
 1856 0084 0EE0     	 b .L88
 1857              	.L89:
 450:../main.c     **** 		mode[j] = my_tolower(mode[j]);
 1858              	 .loc 8 450 0 discriminator 3
 1859 0086 FA69     	 ldr r2,[r7,#28]
 1860 0088 7B69     	 ldr r3,[r7,#20]
 1861 008a D418     	 adds r4,r2,r3
 1862 008c FA69     	 ldr r2,[r7,#28]
 1863 008e 7B69     	 ldr r3,[r7,#20]
 1864 0090 1344     	 add r3,r3,r2
 1865 0092 1B78     	 ldrb r3,[r3]
 1866 0094 1846     	 mov r0,r3
 1867 0096 FFF7FEFF 	 bl my_tolower
 1868 009a 0346     	 mov r3,r0
 1869 009c 2370     	 strb r3,[r4]
 449:../main.c     **** 		mode[j] = my_tolower(mode[j]);
 1870              	 .loc 8 449 0 discriminator 3
 1871 009e 7B69     	 ldr r3,[r7,#20]
 1872 00a0 0133     	 adds r3,r3,#1
 1873 00a2 7B61     	 str r3,[r7,#20]
 1874              	.L88:
 449:../main.c     **** 		mode[j] = my_tolower(mode[j]);
 1875              	 .loc 8 449 0 is_stmt 0 discriminator 1
 1876 00a4 F869     	 ldr r0,[r7,#28]
 1877 00a6 FFF7FEFF 	 bl strlen
 1878 00aa 0246     	 mov r2,r0
 1879 00ac 7B69     	 ldr r3,[r7,#20]
 1880 00ae 9A42     	 cmp r2,r3
 1881 00b0 E9D8     	 bhi .L89
 1882              	.LBE22:
 451:../main.c     **** 	}
 452:../main.c     **** 
 453:../main.c     **** 	if(strcmp(mode, "octet") != 0) {
 1883              	 .loc 8 453 0 is_stmt 1
 1884 00b2 F869     	 ldr r0,[r7,#28]
 1885 00b4 0B49     	 ldr r1,.L91+8
 1886 00b6 FFF7FEFF 	 bl strcmp
 1887 00ba 0346     	 mov r3,r0
 1888 00bc 002B     	 cmp r3,#0
 1889 00be 07D0     	 beq .L90
 454:../main.c     **** 		tftp_err("only supported mode is octet", addr, port);
 1890              	 .loc 8 454 0
 1891 00c0 7B88     	 ldrh r3,[r7,#2]
 1892 00c2 0948     	 ldr r0,.L91+12
 1893 00c4 7968     	 ldr r1,[r7,#4]
 1894 00c6 1A46     	 mov r2,r3
 1895 00c8 FFF7FEFF 	 bl tftp_err
 455:../main.c     **** 		return 0;
 1896              	 .loc 8 455 0
 1897 00cc 0023     	 movs r3,#0
 1898 00ce 00E0     	 b .L81
 1899              	.L90:
 456:../main.c     **** 	}
 457:../main.c     **** 
 458:../main.c     **** 	return 1;
 1900              	 .loc 8 458 0
 1901 00d0 0123     	 movs r3,#1
 1902              	.L81:
 459:../main.c     **** }
 1903              	 .loc 8 459 0
 1904 00d2 1846     	 mov r0,r3
 1905 00d4 2437     	 adds r7,r7,#36
 1906              	.LCFI75:
 1907              	 .cfi_def_cfa_offset 12
 1908 00d6 BD46     	 mov sp,r7
 1909              	.LCFI76:
 1910              	 .cfi_def_cfa_register 13
 1911              	 
 1912 00d8 90BD     	 pop {r4,r7,pc}
 1913              	.L92:
 1914 00da 00BF     	 .align 2
 1915              	.L91:
 1916 00dc 8C050000 	 .word .LC33
 1917 00e0 A0050000 	 .word .LC34
 1918 00e4 C0050000 	 .word .LC35
 1919 00e8 C8050000 	 .word .LC36
 1920              	 .cfi_endproc
 1921              	.LFE451:
 1923              	 .section .rodata
 1924 05e5 000000   	 .align 2
 1925              	.LC37:
 1926 05e8 63616E6E 	 .ascii "cannot fragment packets\000"
 1926      6F742066 
 1926      7261676D 
 1926      656E7420 
 1926      7061636B 
 1927              	 .align 2
 1928              	.LC38:
 1929 0600 7061636B 	 .ascii "packet too small\000"
 1929      65742074 
 1929      6F6F2073 
 1929      6D616C6C 
 1929      00
 1930 0611 000000   	 .align 2
 1931              	.LC39:
 1932 0614 73657276 	 .ascii "server busy\000"
 1932      65722062 
 1932      75737900 
 1933              	 .align 2
 1934              	.LC40:
 1935 0620 77726974 	 .ascii "write request already in progress, abandoning\000"
 1935      65207265 
 1935      71756573 
 1935      7420616C 
 1935      72656164 
 1936 064e 0000     	 .align 2
 1937              	.LC41:
 1938 0650 6E6F2077 	 .ascii "no write request in progress\000"
 1938      72697465 
 1938      20726571 
 1938      75657374 
 1938      20696E20 
 1939 066d 000000   	 .align 2
 1940              	.LC42:
 1941 0670 746F6F20 	 .ascii "too much data in one packet\000"
 1941      6D756368 
 1941      20646174 
 1941      6120696E 
 1941      206F6E65 
 1942              	 .align 2
 1943              	.LC43:
 1944 068c 756E6578 	 .ascii "unexpected block number\000"
 1944      70656374 
 1944      65642062 
 1944      6C6F636B 
 1944      206E756D 
 1945              	 .align 2
 1946              	.LC44:
 1947 06a4 66696C65 	 .ascii "file too large\000"
 1947      20746F6F 
 1947      206C6172 
 1947      676500
 1948 06b3 00       	 .align 2
 1949              	.LC45:
 1950 06b4 756E7375 	 .ascii "unsupported opcode\000"
 1950      70706F72 
 1950      74656420 
 1950      6F70636F 
 1950      646500
 1951              	 .section .text.tftp_recv,"ax",%progbits
 1952              	 .align 2
 1953              	 .global tftp_recv
 1954              	 .thumb
 1955              	 .thumb_func
 1957              	tftp_recv:
 1958              	.LFB452:
 460:../main.c     **** 
 461:../main.c     **** // TFTP UDP interface receive callback
 462:../main.c     **** void tftp_recv(void* arg, struct udp_pcb* pcb, struct pbuf* p, ip_addr_t* addr, uint16_t port) {
 1959              	 .loc 8 462 0
 1960              	 .cfi_startproc
 1961              	 
 1962              	 
 1963 0000 80B5     	 push {r7,lr}
 1964              	.LCFI77:
 1965              	 .cfi_def_cfa_offset 8
 1966              	 .cfi_offset 7,-8
 1967              	 .cfi_offset 14,-4
 1968 0002 86B0     	 sub sp,sp,#24
 1969              	.LCFI78:
 1970              	 .cfi_def_cfa_offset 32
 1971 0004 00AF     	 add r7,sp,#0
 1972              	.LCFI79:
 1973              	 .cfi_def_cfa_register 7
 1974 0006 F860     	 str r0,[r7,#12]
 1975 0008 B960     	 str r1,[r7,#8]
 1976 000a 7A60     	 str r2,[r7,#4]
 1977 000c 3B60     	 str r3,[r7]
 463:../main.c     **** 	if(p->len != p->tot_len) {
 1978              	 .loc 8 463 0
 1979 000e 7B68     	 ldr r3,[r7,#4]
 1980 0010 5A89     	 ldrh r2,[r3,#10]
 1981 0012 7B68     	 ldr r3,[r7,#4]
 1982 0014 1B89     	 ldrh r3,[r3,#8]
 1983 0016 9A42     	 cmp r2,r3
 1984 0018 06D0     	 beq .L94
 464:../main.c     **** 		tftp_err("cannot fragment packets", addr, port);
 1985              	 .loc 8 464 0
 1986 001a 3B8C     	 ldrh r3,[r7,#32]
 1987 001c 9348     	 ldr r0,.L114
 1988 001e 3968     	 ldr r1,[r7]
 1989 0020 1A46     	 mov r2,r3
 1990 0022 FFF7FEFF 	 bl tftp_err
 465:../main.c     **** 		return;
 1991              	 .loc 8 465 0
 1992 0026 1EE1     	 b .L93
 1993              	.L94:
 466:../main.c     **** 	}
 467:../main.c     **** 
 468:../main.c     **** 	if(p->len < 4) {
 1994              	 .loc 8 468 0
 1995 0028 7B68     	 ldr r3,[r7,#4]
 1996 002a 5B89     	 ldrh r3,[r3,#10]
 1997 002c 032B     	 cmp r3,#3
 1998 002e 05D8     	 bhi .L96
 469:../main.c     **** 		// need at least an opcode, and two zeros / a block number
 470:../main.c     **** 		tftp_err("packet too small", addr, port);
 1999              	 .loc 8 470 0
 2000 0030 3B8C     	 ldrh r3,[r7,#32]
 2001 0032 8F48     	 ldr r0,.L114+4
 2002 0034 3968     	 ldr r1,[r7]
 2003 0036 1A46     	 mov r2,r3
 2004 0038 FFF7FEFF 	 bl tftp_err
 2005              	.L96:
 471:../main.c     **** 	}
 472:../main.c     **** 
 473:../main.c     **** 	uint16_t opcode = ntohs(*((uint16_t*)p->payload));
 2006              	 .loc 8 473 0
 2007 003c 7B68     	 ldr r3,[r7,#4]
 2008 003e 5B68     	 ldr r3,[r3,#4]
 2009 0040 1B88     	 ldrh r3,[r3]
 2010 0042 1846     	 mov r0,r3
 2011 0044 FFF7FEFF 	 bl lwip_ntohs
 2012 0048 0346     	 mov r3,r0
 2013 004a FB82     	 strh r3,[r7,#22]
 474:../main.c     **** 
 475:../main.c     **** 	if(opcode == TFTP_WRQ) {
 2014              	 .loc 8 475 0
 2015 004c FB8A     	 ldrh r3,[r7,#22]
 2016 004e 022B     	 cmp r3,#2
 2017 0050 35D1     	 bne .L97
 476:../main.c     **** 		if(curr_block == 0) {
 2018              	 .loc 8 476 0
 2019 0052 884B     	 ldr r3,.L114+8
 2020 0054 1B88     	 ldrh r3,[r3]
 2021 0056 002B     	 cmp r3,#0
 2022 0058 27D1     	 bne .L98
 477:../main.c     **** 			if(tftp_send) {
 2023              	 .loc 8 477 0
 2024 005a 874B     	 ldr r3,.L114+12
 2025 005c 1B78     	 ldrb r3,[r3]
 2026 005e 002B     	 cmp r3,#0
 2027 0060 06D0     	 beq .L99
 478:../main.c     **** 				tftp_err("server busy", addr, port);
 2028              	 .loc 8 478 0
 2029 0062 3B8C     	 ldrh r3,[r7,#32]
 2030 0064 8548     	 ldr r0,.L114+16
 2031 0066 3968     	 ldr r1,[r7]
 2032 0068 1A46     	 mov r2,r3
 2033 006a FFF7FEFF 	 bl tftp_err
 479:../main.c     **** 				return;
 2034              	 .loc 8 479 0
 2035 006e FAE0     	 b .L93
 2036              	.L99:
 480:../main.c     **** 			}
 481:../main.c     **** 
 482:../main.c     **** 			// we don't care what the filename is, always change our config info
 483:../main.c     **** 			// we just care that the data is in octet mode
 484:../main.c     **** 			if(!tftp_check_octet_mode((char*)p->payload, p->len, addr, port)) {
 2037              	 .loc 8 484 0
 2038 0070 7B68     	 ldr r3,[r7,#4]
 2039 0072 5A68     	 ldr r2,[r3,#4]
 2040 0074 7B68     	 ldr r3,[r7,#4]
 2041 0076 5B89     	 ldrh r3,[r3,#10]
 2042 0078 1946     	 mov r1,r3
 2043 007a 3B8C     	 ldrh r3,[r7,#32]
 2044 007c 1046     	 mov r0,r2
 2045 007e 3A68     	 ldr r2,[r7]
 2046 0080 FFF7FEFF 	 bl tftp_check_octet_mode
 2047 0084 0346     	 mov r3,r0
 2048 0086 002B     	 cmp r3,#0
 2049 0088 00D1     	 bne .L100
 485:../main.c     **** 				return;
 2050              	 .loc 8 485 0
 2051 008a ECE0     	 b .L93
 2052              	.L100:
 486:../main.c     **** 			}
 487:../main.c     **** 
 488:../main.c     **** 			tftp_ack(curr_block, addr, port);
 2053              	 .loc 8 488 0
 2054 008c 794B     	 ldr r3,.L114+8
 2055 008e 1A88     	 ldrh r2,[r3]
 2056 0090 3B8C     	 ldrh r3,[r7,#32]
 2057 0092 1046     	 mov r0,r2
 2058 0094 3968     	 ldr r1,[r7]
 2059 0096 1A46     	 mov r2,r3
 2060 0098 FFF7FEFF 	 bl tftp_ack
 489:../main.c     **** 			curr_block++;
 2061              	 .loc 8 489 0
 2062 009c 754B     	 ldr r3,.L114+8
 2063 009e 1B88     	 ldrh r3,[r3]
 2064 00a0 0133     	 adds r3,r3,#1
 2065 00a2 9AB2     	 uxth r2,r3
 2066 00a4 734B     	 ldr r3,.L114+8
 2067 00a6 1A80     	 strh r2,[r3]
 2068 00a8 DDE0     	 b .L93
 2069              	.L98:
 490:../main.c     **** 		} else {
 491:../main.c     **** 			tftp_err("write request already in progress, abandoning", addr, port);
 2070              	 .loc 8 491 0
 2071 00aa 3B8C     	 ldrh r3,[r7,#32]
 2072 00ac 7448     	 ldr r0,.L114+20
 2073 00ae 3968     	 ldr r1,[r7]
 2074 00b0 1A46     	 mov r2,r3
 2075 00b2 FFF7FEFF 	 bl tftp_err
 492:../main.c     **** 			curr_block = 0; // reset and abandon the current WRQ
 2076              	 .loc 8 492 0
 2077 00b6 6F4B     	 ldr r3,.L114+8
 2078 00b8 0022     	 movs r2,#0
 2079 00ba 1A80     	 strh r2,[r3]
 493:../main.c     **** 
 494:../main.c     **** 			return;
 2080              	 .loc 8 494 0
 2081 00bc D3E0     	 b .L93
 2082              	.L97:
 495:../main.c     **** 		}
 496:../main.c     **** 	} else if(opcode == TFTP_DATA) {
 2083              	 .loc 8 496 0
 2084 00be FB8A     	 ldrh r3,[r7,#22]
 2085 00c0 032B     	 cmp r3,#3
 2086 00c2 40F09480 	 bne .L101
 2087              	.LBB23:
 497:../main.c     **** 		if(curr_block == 0) {
 2088              	 .loc 8 497 0
 2089 00c6 6B4B     	 ldr r3,.L114+8
 2090 00c8 1B88     	 ldrh r3,[r3]
 2091 00ca 002B     	 cmp r3,#0
 2092 00cc 06D1     	 bne .L102
 498:../main.c     **** 			tftp_err("no write request in progress", addr, port);
 2093              	 .loc 8 498 0
 2094 00ce 3B8C     	 ldrh r3,[r7,#32]
 2095 00d0 6C48     	 ldr r0,.L114+24
 2096 00d2 3968     	 ldr r1,[r7]
 2097 00d4 1A46     	 mov r2,r3
 2098 00d6 FFF7FEFF 	 bl tftp_err
 499:../main.c     **** 			return;
 2099              	 .loc 8 499 0
 2100 00da C4E0     	 b .L93
 2101              	.L102:
 500:../main.c     **** 		}
 501:../main.c     **** 
 502:../main.c     **** 		if(tftp_send) {
 2102              	 .loc 8 502 0
 2103 00dc 664B     	 ldr r3,.L114+12
 2104 00de 1B78     	 ldrb r3,[r3]
 2105 00e0 002B     	 cmp r3,#0
 2106 00e2 06D0     	 beq .L103
 503:../main.c     **** 			tftp_err("server busy", addr, port);
 2107              	 .loc 8 503 0
 2108 00e4 3B8C     	 ldrh r3,[r7,#32]
 2109 00e6 6548     	 ldr r0,.L114+16
 2110 00e8 3968     	 ldr r1,[r7]
 2111 00ea 1A46     	 mov r2,r3
 2112 00ec FFF7FEFF 	 bl tftp_err
 504:../main.c     **** 			return;
 2113              	 .loc 8 504 0
 2114 00f0 B9E0     	 b .L93
 2115              	.L103:
 505:../main.c     **** 		}
 506:../main.c     **** 
 507:../main.c     **** 		if(p->len - 4 > 512) {
 2116              	 .loc 8 507 0
 2117 00f2 7B68     	 ldr r3,[r7,#4]
 2118 00f4 5B89     	 ldrh r3,[r3,#10]
 2119 00f6 043B     	 subs r3,r3,#4
 2120 00f8 B3F5007F 	 cmp r3,#512
 2121 00fc 06DD     	 ble .L104
 508:../main.c     **** 			tftp_err("too much data in one packet", addr, port);
 2122              	 .loc 8 508 0
 2123 00fe 3B8C     	 ldrh r3,[r7,#32]
 2124 0100 6148     	 ldr r0,.L114+28
 2125 0102 3968     	 ldr r1,[r7]
 2126 0104 1A46     	 mov r2,r3
 2127 0106 FFF7FEFF 	 bl tftp_err
 509:../main.c     **** 			return;
 2128              	 .loc 8 509 0
 2129 010a ACE0     	 b .L93
 2130              	.L104:
 510:../main.c     **** 		}
 511:../main.c     **** 
 512:../main.c     **** 		uint16_t block_num = ntohs(*((uint16_t*)(p->payload + 2)));
 2131              	 .loc 8 512 0
 2132 010c 7B68     	 ldr r3,[r7,#4]
 2133 010e 5B68     	 ldr r3,[r3,#4]
 2134 0110 0233     	 adds r3,r3,#2
 2135 0112 1B88     	 ldrh r3,[r3]
 2136 0114 1846     	 mov r0,r3
 2137 0116 FFF7FEFF 	 bl lwip_ntohs
 2138 011a 0346     	 mov r3,r0
 2139 011c BB82     	 strh r3,[r7,#20]
 513:../main.c     **** 
 514:../main.c     **** 		if(block_num != curr_block) {
 2140              	 .loc 8 514 0
 2141 011e 554B     	 ldr r3,.L114+8
 2142 0120 1B88     	 ldrh r3,[r3]
 2143 0122 BA8A     	 ldrh r2,[r7,#20]
 2144 0124 9A42     	 cmp r2,r3
 2145 0126 06D0     	 beq .L105
 515:../main.c     **** 			tftp_err("unexpected block number", addr, port);
 2146              	 .loc 8 515 0
 2147 0128 3B8C     	 ldrh r3,[r7,#32]
 2148 012a 5848     	 ldr r0,.L114+32
 2149 012c 3968     	 ldr r1,[r7]
 2150 012e 1A46     	 mov r2,r3
 2151 0130 FFF7FEFF 	 bl tftp_err
 516:../main.c     **** 			return;
 2152              	 .loc 8 516 0
 2153 0134 97E0     	 b .L93
 2154              	.L105:
 517:../main.c     **** 		}
 518:../main.c     **** 
 519:../main.c     **** 		// copy the data into the buffer
 520:../main.c     **** 		if(tftp_buff_index + p->len - 4 >= TFTP_BUFFER_SIZE) {
 2155              	 .loc 8 520 0
 2156 0136 7B68     	 ldr r3,[r7,#4]
 2157 0138 5B89     	 ldrh r3,[r3,#10]
 2158 013a 1A46     	 mov r2,r3
 2159 013c 544B     	 ldr r3,.L114+36
 2160 013e 1B68     	 ldr r3,[r3]
 2161 0140 1344     	 add r3,r3,r2
 2162 0142 043B     	 subs r3,r3,#4
 2163 0144 B3F5805F 	 cmp r3,#4096
 2164 0148 0CD3     	 bcc .L106
 521:../main.c     **** 			tftp_err("file too large", addr, port);
 2165              	 .loc 8 521 0
 2166 014a 3B8C     	 ldrh r3,[r7,#32]
 2167 014c 5148     	 ldr r0,.L114+40
 2168 014e 3968     	 ldr r1,[r7]
 2169 0150 1A46     	 mov r2,r3
 2170 0152 FFF7FEFF 	 bl tftp_err
 522:../main.c     **** 			tftp_buff_index = 0;
 2171              	 .loc 8 522 0
 2172 0156 4E4B     	 ldr r3,.L114+36
 2173 0158 0022     	 movs r2,#0
 2174 015a 1A60     	 str r2,[r3]
 523:../main.c     **** 			curr_block = 0;
 2175              	 .loc 8 523 0
 2176 015c 454B     	 ldr r3,.L114+8
 2177 015e 0022     	 movs r2,#0
 2178 0160 1A80     	 strh r2,[r3]
 524:../main.c     **** 
 525:../main.c     **** 			return;
 2179              	 .loc 8 525 0
 2180 0162 80E0     	 b .L93
 2181              	.L106:
 526:../main.c     **** 		}
 527:../main.c     **** 
 528:../main.c     **** 		uint8_t* data = (uint8_t*)(p->payload + 4);
 2182              	 .loc 8 528 0
 2183 0164 7B68     	 ldr r3,[r7,#4]
 2184 0166 5B68     	 ldr r3,[r3,#4]
 2185 0168 0433     	 adds r3,r3,#4
 2186 016a 3B61     	 str r3,[r7,#16]
 529:../main.c     **** 		memcpy(tftp_buff + tftp_buff_index, data, p->len - 4);
 2187              	 .loc 8 529 0
 2188 016c 484B     	 ldr r3,.L114+36
 2189 016e 1B68     	 ldr r3,[r3]
 2190 0170 494A     	 ldr r2,.L114+44
 2191 0172 1A44     	 add r2,r2,r3
 2192 0174 7B68     	 ldr r3,[r7,#4]
 2193 0176 5B89     	 ldrh r3,[r3,#10]
 2194 0178 043B     	 subs r3,r3,#4
 2195 017a 1046     	 mov r0,r2
 2196 017c 3969     	 ldr r1,[r7,#16]
 2197 017e 1A46     	 mov r2,r3
 2198 0180 FFF7FEFF 	 bl memcpy
 530:../main.c     **** 
 531:../main.c     **** 		tftp_buff_index += (p->len - 4);
 2199              	 .loc 8 531 0
 2200 0184 7B68     	 ldr r3,[r7,#4]
 2201 0186 5B89     	 ldrh r3,[r3,#10]
 2202 0188 1A46     	 mov r2,r3
 2203 018a 414B     	 ldr r3,.L114+36
 2204 018c 1B68     	 ldr r3,[r3]
 2205 018e 1344     	 add r3,r3,r2
 2206 0190 043B     	 subs r3,r3,#4
 2207 0192 3F4A     	 ldr r2,.L114+36
 2208 0194 1360     	 str r3,[r2]
 532:../main.c     **** 
 533:../main.c     **** 		// send the ACK
 534:../main.c     **** 		tftp_ack(curr_block, addr, port);
 2209              	 .loc 8 534 0
 2210 0196 374B     	 ldr r3,.L114+8
 2211 0198 1A88     	 ldrh r2,[r3]
 2212 019a 3B8C     	 ldrh r3,[r7,#32]
 2213 019c 1046     	 mov r0,r2
 2214 019e 3968     	 ldr r1,[r7]
 2215 01a0 1A46     	 mov r2,r3
 2216 01a2 FFF7FEFF 	 bl tftp_ack
 535:../main.c     **** 
 536:../main.c     **** 		if(p->len - 4 < 512) {
 2217              	 .loc 8 536 0
 2218 01a6 7B68     	 ldr r3,[r7,#4]
 2219 01a8 5B89     	 ldrh r3,[r3,#10]
 2220 01aa 043B     	 subs r3,r3,#4
 2221 01ac B3F5007F 	 cmp r3,#512
 2222 01b0 16DA     	 bge .L107
 537:../main.c     **** 			// last data packet, end of transfer
 538:../main.c     **** 
 539:../main.c     **** 			if(parse_config_commands(addr, port)) {
 2223              	 .loc 8 539 0
 2224 01b2 3B8C     	 ldrh r3,[r7,#32]
 2225 01b4 3868     	 ldr r0,[r7]
 2226 01b6 1946     	 mov r1,r3
 2227 01b8 FFF7FEFF 	 bl parse_config_commands
 2228 01bc 0346     	 mov r3,r0
 2229 01be 002B     	 cmp r3,#0
 2230 01c0 07D0     	 beq .L108
 540:../main.c     **** 				tftp_ack(curr_block, addr, port);
 2231              	 .loc 8 540 0
 2232 01c2 2C4B     	 ldr r3,.L114+8
 2233 01c4 1A88     	 ldrh r2,[r3]
 2234 01c6 3B8C     	 ldrh r3,[r7,#32]
 2235 01c8 1046     	 mov r0,r2
 2236 01ca 3968     	 ldr r1,[r7]
 2237 01cc 1A46     	 mov r2,r3
 2238 01ce FFF7FEFF 	 bl tftp_ack
 2239              	.L108:
 541:../main.c     **** 			} // otherwise sent an error message
 542:../main.c     **** 
 543:../main.c     **** 			// mark the end of the transfer regardless
 544:../main.c     **** 			tftp_buff_index = 0;
 2240              	 .loc 8 544 0
 2241 01d2 2F4B     	 ldr r3,.L114+36
 2242 01d4 0022     	 movs r2,#0
 2243 01d6 1A60     	 str r2,[r3]
 545:../main.c     **** 			curr_block = 0;
 2244              	 .loc 8 545 0
 2245 01d8 264B     	 ldr r3,.L114+8
 2246 01da 0022     	 movs r2,#0
 2247 01dc 1A80     	 strh r2,[r3]
 2248 01de 42E0     	 b .L93
 2249              	.L107:
 546:../main.c     **** 		} else {
 547:../main.c     **** 			// otherwise we have more data to receive and expect the next block
 548:../main.c     **** 			curr_block++;
 2250              	 .loc 8 548 0
 2251 01e0 244B     	 ldr r3,.L114+8
 2252 01e2 1B88     	 ldrh r3,[r3]
 2253 01e4 0133     	 adds r3,r3,#1
 2254 01e6 9AB2     	 uxth r2,r3
 2255 01e8 224B     	 ldr r3,.L114+8
 2256 01ea 1A80     	 strh r2,[r3]
 2257              	.LBE23:
 2258 01ec 3BE0     	 b .L93
 2259              	.L101:
 549:../main.c     **** 		}
 550:../main.c     **** 	} else if(opcode == TFTP_RRQ) {
 2260              	 .loc 8 550 0
 2261 01ee FB8A     	 ldrh r3,[r7,#22]
 2262 01f0 012B     	 cmp r3,#1
 2263 01f2 23D1     	 bne .L110
 551:../main.c     **** 		if(tftp_send) {
 2264              	 .loc 8 551 0
 2265 01f4 204B     	 ldr r3,.L114+12
 2266 01f6 1B78     	 ldrb r3,[r3]
 2267 01f8 002B     	 cmp r3,#0
 2268 01fa 06D0     	 beq .L111
 552:../main.c     **** 			tftp_err("server busy", addr, port);
 2269              	 .loc 8 552 0
 2270 01fc 3B8C     	 ldrh r3,[r7,#32]
 2271 01fe 1F48     	 ldr r0,.L114+16
 2272 0200 3968     	 ldr r1,[r7]
 2273 0202 1A46     	 mov r2,r3
 2274 0204 FFF7FEFF 	 bl tftp_err
 553:../main.c     **** 			return;
 2275              	 .loc 8 553 0
 2276 0208 2DE0     	 b .L93
 2277              	.L111:
 554:../main.c     **** 		}
 555:../main.c     **** 
 556:../main.c     **** 		// we don't care what the filename is as long as the mode is octet
 557:../main.c     **** 		if(!tftp_check_octet_mode((char*)p->payload, p->len, addr, port)) {
 2278              	 .loc 8 557 0
 2279 020a 7B68     	 ldr r3,[r7,#4]
 2280 020c 5A68     	 ldr r2,[r3,#4]
 2281 020e 7B68     	 ldr r3,[r7,#4]
 2282 0210 5B89     	 ldrh r3,[r3,#10]
 2283 0212 1946     	 mov r1,r3
 2284 0214 3B8C     	 ldrh r3,[r7,#32]
 2285 0216 1046     	 mov r0,r2
 2286 0218 3A68     	 ldr r2,[r7]
 2287 021a FFF7FEFF 	 bl tftp_check_octet_mode
 2288 021e 0346     	 mov r3,r0
 2289 0220 002B     	 cmp r3,#0
 2290 0222 00D1     	 bne .L112
 558:../main.c     **** 			return;
 2291              	 .loc 8 558 0 discriminator 4
 2292 0224 1FE0     	 b .L93
 2293              	.L112:
 559:../main.c     **** 		}
 560:../main.c     **** 
 561:../main.c     **** 		last_addr = *addr;
 2294              	 .loc 8 561 0
 2295 0226 1D4A     	 ldr r2,.L114+48
 2296 0228 3B68     	 ldr r3,[r7]
 2297 022a 1B68     	 ldr r3,[r3]
 2298 022c 1360     	 str r3,[r2]
 562:../main.c     **** 		last_port = port;
 2299              	 .loc 8 562 0
 2300 022e 1C4A     	 ldr r2,.L114+52
 2301 0230 3B8C     	 ldrh r3,[r7,#32]
 2302 0232 1380     	 strh r3,[r2]
 563:../main.c     **** 
 564:../main.c     **** 		// we can't send immediately because we need to listen for ACKs
 565:../main.c     **** 		tftp_send = 1;
 2303              	 .loc 8 565 0
 2304 0234 104B     	 ldr r3,.L114+12
 2305 0236 0122     	 movs r2,#1
 2306 0238 1A70     	 strb r2,[r3]
 2307 023a 14E0     	 b .L93
 2308              	.L110:
 566:../main.c     **** 	} else if(opcode == TFTP_ACK) {
 2309              	 .loc 8 566 0
 2310 023c FB8A     	 ldrh r3,[r7,#22]
 2311 023e 042B     	 cmp r3,#4
 2312 0240 0BD1     	 bne .L113
 567:../main.c     **** 		ack_num = ntohs(*(uint16_t*)(p->payload + 2));
 2313              	 .loc 8 567 0
 2314 0242 7B68     	 ldr r3,[r7,#4]
 2315 0244 5B68     	 ldr r3,[r3,#4]
 2316 0246 0233     	 adds r3,r3,#2
 2317 0248 1B88     	 ldrh r3,[r3]
 2318 024a 1846     	 mov r0,r3
 2319 024c FFF7FEFF 	 bl lwip_ntohs
 2320 0250 0346     	 mov r3,r0
 2321 0252 1A46     	 mov r2,r3
 2322 0254 134B     	 ldr r3,.L114+56
 2323 0256 1A80     	 strh r2,[r3]
 2324 0258 05E0     	 b .L93
 2325              	.L113:
 568:../main.c     **** 	} else {
 569:../main.c     **** 		tftp_err("unsupported opcode", addr, port);
 2326              	 .loc 8 569 0
 2327 025a 3B8C     	 ldrh r3,[r7,#32]
 2328 025c 1248     	 ldr r0,.L114+60
 2329 025e 3968     	 ldr r1,[r7]
 2330 0260 1A46     	 mov r2,r3
 2331 0262 FFF7FEFF 	 bl tftp_err
 2332              	.L93:
 570:../main.c     **** 	}
 571:../main.c     **** }
 2333              	 .loc 8 571 0
 2334 0266 1837     	 adds r7,r7,#24
 2335              	.LCFI80:
 2336              	 .cfi_def_cfa_offset 8
 2337 0268 BD46     	 mov sp,r7
 2338              	.LCFI81:
 2339              	 .cfi_def_cfa_register 13
 2340              	 
 2341 026a 80BD     	 pop {r7,pc}
 2342              	.L115:
 2343              	 .align 2
 2344              	.L114:
 2345 026c E8050000 	 .word .LC37
 2346 0270 00060000 	 .word .LC38
 2347 0274 00000000 	 .word curr_block
 2348 0278 00000000 	 .word tftp_send
 2349 027c 14060000 	 .word .LC39
 2350 0280 20060000 	 .word .LC40
 2351 0284 50060000 	 .word .LC41
 2352 0288 70060000 	 .word .LC42
 2353 028c 8C060000 	 .word .LC43
 2354 0290 00000000 	 .word tftp_buff_index
 2355 0294 A4060000 	 .word .LC44
 2356 0298 00000000 	 .word tftp_buff
 2357 029c 00000000 	 .word last_addr
 2358 02a0 00000000 	 .word last_port
 2359 02a4 00000000 	 .word ack_num
 2360 02a8 B4060000 	 .word .LC45
 2361              	 .cfi_endproc
 2362              	.LFE452:
 2364              	 .section .text.tftp_init,"ax",%progbits
 2365              	 .align 2
 2366              	 .global tftp_init
 2367              	 .thumb
 2368              	 .thumb_func
 2370              	tftp_init:
 2371              	.LFB453:
 572:../main.c     **** 
 573:../main.c     **** // initialize TFTP server
 574:../main.c     **** // should only be called once
 575:../main.c     **** void tftp_init() {
 2372              	 .loc 8 575 0
 2373              	 .cfi_startproc
 2374              	 
 2375              	 
 2376 0000 80B5     	 push {r7,lr}
 2377              	.LCFI82:
 2378              	 .cfi_def_cfa_offset 8
 2379              	 .cfi_offset 7,-8
 2380              	 .cfi_offset 14,-4
 2381 0002 00AF     	 add r7,sp,#0
 2382              	.LCFI83:
 2383              	 .cfi_def_cfa_register 7
 576:../main.c     **** 	tftp_pcb = udp_new();
 2384              	 .loc 8 576 0
 2385 0004 FFF7FEFF 	 bl udp_new
 2386 0008 0246     	 mov r2,r0
 2387 000a 0D4B     	 ldr r3,.L117
 2388 000c 1A60     	 str r2,[r3]
 577:../main.c     **** 	udp_bind(tftp_pcb, IP_ADDR_ANY, TFTP_PORT);
 2389              	 .loc 8 577 0
 2390 000e 0C4B     	 ldr r3,.L117
 2391 0010 1B68     	 ldr r3,[r3]
 2392 0012 1846     	 mov r0,r3
 2393 0014 0B49     	 ldr r1,.L117+4
 2394 0016 4522     	 movs r2,#69
 2395 0018 FFF7FEFF 	 bl udp_bind
 578:../main.c     **** 	tftp_p = pbuf_alloc(PBUF_TRANSPORT, sizeof(tftp_data_t) + 512, PBUF_RAM);
 2396              	 .loc 8 578 0
 2397 001c 0020     	 movs r0,#0
 2398 001e 4FF40171 	 mov r1,#516
 2399 0022 0022     	 movs r2,#0
 2400 0024 FFF7FEFF 	 bl pbuf_alloc
 2401 0028 0246     	 mov r2,r0
 2402 002a 074B     	 ldr r3,.L117+8
 2403 002c 1A60     	 str r2,[r3]
 579:../main.c     **** 
 580:../main.c     **** 	// set the TFTP callback for any packets we receive
 581:../main.c     **** 	udp_recv(tftp_pcb, &tftp_recv, NULL);
 2404              	 .loc 8 581 0
 2405 002e 044B     	 ldr r3,.L117
 2406 0030 1B68     	 ldr r3,[r3]
 2407 0032 1846     	 mov r0,r3
 2408 0034 0549     	 ldr r1,.L117+12
 2409 0036 0022     	 movs r2,#0
 2410 0038 FFF7FEFF 	 bl udp_recv
 582:../main.c     **** }
 2411              	 .loc 8 582 0
 2412 003c 80BD     	 pop {r7,pc}
 2413              	.L118:
 2414 003e 00BF     	 .align 2
 2415              	.L117:
 2416 0040 00000000 	 .word tftp_pcb
 2417 0044 00000000 	 .word ip_addr_any
 2418 0048 00000000 	 .word tftp_p
 2419 004c 00000000 	 .word tftp_recv
 2420              	 .cfi_endproc
 2421              	.LFE453:
 2423              	 .section .rodata
 2424 06c7 00       	 .align 2
 2425              	.LC46:
 2426 06c8 31302E31 	 .ascii "10.10.10.75\000"
 2426      302E3130 
 2426      2E373500 
 2427              	 .align 2
 2428              	.LC47:
 2429 06d4 31302E31 	 .ascii "10.10.10.25\000"
 2429      302E3130 
 2429      2E323500 
 2430              	 .align 2
 2431              	.LC48:
 2432 06e0 3235352E 	 .ascii "255.255.255.0\000"
 2432      3235352E 
 2432      3235352E 
 2432      3000
 2433              	 .section .text.load_flash_config,"ax",%progbits
 2434              	 .align 2
 2435              	 .global load_flash_config
 2436              	 .thumb
 2437              	 .thumb_func
 2439              	load_flash_config:
 2440              	.LFB454:
 583:../main.c     **** 
 584:../main.c     **** // loads network configuration from persistent flash memory into 'flash' variable
 585:../main.c     **** // if there is no configuration in flash (e.g. after re-flashing), writes defaults to flash
 586:../main.c     **** // returns: 1 on success, -1 on error
 587:../main.c     **** int load_flash_config(uint8_t force_default) {
 2441              	 .loc 8 587 0
 2442              	 .cfi_startproc
 2443              	 
 2444              	 
 2445 0000 80B5     	 push {r7,lr}
 2446              	.LCFI84:
 2447              	 .cfi_def_cfa_offset 8
 2448              	 .cfi_offset 7,-8
 2449              	 .cfi_offset 14,-4
 2450 0002 82B0     	 sub sp,sp,#8
 2451              	.LCFI85:
 2452              	 .cfi_def_cfa_offset 16
 2453 0004 00AF     	 add r7,sp,#0
 2454              	.LCFI86:
 2455              	 .cfi_def_cfa_register 7
 2456 0006 0346     	 mov r3,r0
 2457 0008 FB71     	 strb r3,[r7,#7]
 588:../main.c     **** 	if(E_EEPROM_XMC4_IsFlashEmpty() || force_default) {
 2458              	 .loc 8 588 0
 2459 000a FFF7FEFF 	 bl E_EEPROM_XMC4_IsFlashEmpty
 2460 000e 0346     	 mov r3,r0
 2461 0010 002B     	 cmp r3,#0
 2462 0012 02D1     	 bne .L120
 2463              	 .loc 8 588 0 is_stmt 0 discriminator 1
 2464 0014 FB79     	 ldrb r3,[r7,#7]
 2465 0016 002B     	 cmp r3,#0
 2466 0018 41D0     	 beq .L121
 2467              	.L120:
 589:../main.c     **** 		// nothing in flash, set the defaults and save them to flash
 590:../main.c     **** 		if(!ipaddr_aton(DEF_SRC_IP, &flash.src_ip)) {
 2468              	 .loc 8 590 0 is_stmt 1
 2469 001a 2648     	 ldr r0,.L127
 2470 001c 2649     	 ldr r1,.L127+4
 2471 001e FFF7FEFF 	 bl ipaddr_aton
 2472 0022 0346     	 mov r3,r0
 2473 0024 002B     	 cmp r3,#0
 2474 0026 02D1     	 bne .L122
 591:../main.c     **** 			// bad address
 592:../main.c     **** 			return -1;
 2475              	 .loc 8 592 0
 2476 0028 4FF0FF33 	 mov r3,#-1
 2477 002c 3DE0     	 b .L123
 2478              	.L122:
 593:../main.c     **** 		}
 594:../main.c     **** 
 595:../main.c     **** 		if(!ipaddr_aton(DEF_DST_IP, &flash.dst_ip)) {
 2479              	 .loc 8 595 0
 2480 002e 2348     	 ldr r0,.L127+8
 2481 0030 2349     	 ldr r1,.L127+12
 2482 0032 FFF7FEFF 	 bl ipaddr_aton
 2483 0036 0346     	 mov r3,r0
 2484 0038 002B     	 cmp r3,#0
 2485 003a 02D1     	 bne .L124
 596:../main.c     **** 			// bad address
 597:../main.c     **** 			return -1;
 2486              	 .loc 8 597 0
 2487 003c 4FF0FF33 	 mov r3,#-1
 2488 0040 33E0     	 b .L123
 2489              	.L124:
 598:../main.c     **** 		}
 599:../main.c     **** 
 600:../main.c     **** 		if(!ipaddr_aton(DEF_DEF_GW, &flash.default_gw)) {
 2490              	 .loc 8 600 0
 2491 0042 1E48     	 ldr r0,.L127+8
 2492 0044 1F49     	 ldr r1,.L127+16
 2493 0046 FFF7FEFF 	 bl ipaddr_aton
 2494 004a 0346     	 mov r3,r0
 2495 004c 002B     	 cmp r3,#0
 2496 004e 02D1     	 bne .L125
 601:../main.c     **** 			// bad address
 602:../main.c     **** 			return -1;
 2497              	 .loc 8 602 0
 2498 0050 4FF0FF33 	 mov r3,#-1
 2499 0054 29E0     	 b .L123
 2500              	.L125:
 603:../main.c     **** 		}
 604:../main.c     **** 
 605:../main.c     **** 		if(!ipaddr_aton(DEF_SUBNET, &flash.subnet)) {
 2501              	 .loc 8 605 0
 2502 0056 1C48     	 ldr r0,.L127+20
 2503 0058 1C49     	 ldr r1,.L127+24
 2504 005a FFF7FEFF 	 bl ipaddr_aton
 2505 005e 0346     	 mov r3,r0
 2506 0060 002B     	 cmp r3,#0
 2507 0062 02D1     	 bne .L126
 606:../main.c     **** 			// bad address
 607:../main.c     **** 			return -1;
 2508              	 .loc 8 607 0
 2509 0064 4FF0FF33 	 mov r3,#-1
 2510 0068 1FE0     	 b .L123
 2511              	.L126:
 608:../main.c     **** 		}
 609:../main.c     **** 
 610:../main.c     **** 		flash.src_port = DEF_SRC_PORT;
 2512              	 .loc 8 610 0
 2513 006a 134B     	 ldr r3,.L127+4
 2514 006c 41F69072 	 movw r2,#8080
 2515 0070 1A82     	 strh r2,[r3,#16]
 611:../main.c     **** 		flash.adc0_port = DEF_ADC0_PORT;
 2516              	 .loc 8 611 0
 2517 0072 114B     	 ldr r3,.L127+4
 2518 0074 41F69072 	 movw r2,#8080
 2519 0078 5A82     	 strh r2,[r3,#18]
 612:../main.c     **** 		flash.adc1_port = DEF_ADC1_PORT;
 2520              	 .loc 8 612 0
 2521 007a 0F4B     	 ldr r3,.L127+4
 2522 007c 41F69172 	 movw r2,#8081
 2523 0080 9A82     	 strh r2,[r3,#20]
 613:../main.c     **** 		flash.tc_port = DEF_TC_PORT;
 2524              	 .loc 8 613 0
 2525 0082 0D4B     	 ldr r3,.L127+4
 2526 0084 41F69272 	 movw r2,#8082
 2527 0088 DA82     	 strh r2,[r3,#22]
 614:../main.c     **** 		flash.adc0_rate = DEFAULT_ADC_RATE;
 2528              	 .loc 8 614 0
 2529 008a 0B4B     	 ldr r3,.L127+4
 2530 008c 0122     	 movs r2,#1
 2531 008e 1A76     	 strb r2,[r3,#24]
 615:../main.c     **** 		flash.adc1_rate = DEFAULT_ADC_RATE;
 2532              	 .loc 8 615 0
 2533 0090 094B     	 ldr r3,.L127+4
 2534 0092 0122     	 movs r2,#1
 2535 0094 5A76     	 strb r2,[r3,#25]
 616:../main.c     **** 
 617:../main.c     **** 		// write out the default configuration to flash
 618:../main.c     **** 		return write_flash_config();
 2536              	 .loc 8 618 0
 2537 0096 FFF7FEFF 	 bl write_flash_config
 2538 009a 0346     	 mov r3,r0
 2539 009c 05E0     	 b .L123
 2540              	.L121:
 619:../main.c     **** 	} else {
 620:../main.c     **** 		// we have a previously set configuration to load
 621:../main.c     **** 		E_EEPROM_XMC4_ReadArray(0, (unsigned char*)&flash, sizeof(config_t));
 2541              	 .loc 8 621 0
 2542 009e 0020     	 movs r0,#0
 2543 00a0 0549     	 ldr r1,.L127+4
 2544 00a2 1C22     	 movs r2,#28
 2545 00a4 FFF7FEFF 	 bl E_EEPROM_XMC4_ReadArray
 622:../main.c     **** 	}
 623:../main.c     **** 
 624:../main.c     **** 	return 1;
 2546              	 .loc 8 624 0
 2547 00a8 0123     	 movs r3,#1
 2548              	.L123:
 625:../main.c     **** }
 2549              	 .loc 8 625 0
 2550 00aa 1846     	 mov r0,r3
 2551 00ac 0837     	 adds r7,r7,#8
 2552              	.LCFI87:
 2553              	 .cfi_def_cfa_offset 8
 2554 00ae BD46     	 mov sp,r7
 2555              	.LCFI88:
 2556              	 .cfi_def_cfa_register 13
 2557              	 
 2558 00b0 80BD     	 pop {r7,pc}
 2559              	.L128:
 2560 00b2 00BF     	 .align 2
 2561              	.L127:
 2562 00b4 C8060000 	 .word .LC46
 2563 00b8 00000000 	 .word flash
 2564 00bc D4060000 	 .word .LC47
 2565 00c0 04000000 	 .word flash+4
 2566 00c4 08000000 	 .word flash+8
 2567 00c8 E0060000 	 .word .LC48
 2568 00cc 0C000000 	 .word flash+12
 2569              	 .cfi_endproc
 2570              	.LFE454:
 2572              	 .section .text.write_flash_config,"ax",%progbits
 2573              	 .align 2
 2574              	 .global write_flash_config
 2575              	 .thumb
 2576              	 .thumb_func
 2578              	write_flash_config:
 2579              	.LFB455:
 626:../main.c     **** 
 627:../main.c     **** int write_flash_config() {
 2580              	 .loc 8 627 0
 2581              	 .cfi_startproc
 2582              	 
 2583              	 
 2584 0000 80B5     	 push {r7,lr}
 2585              	.LCFI89:
 2586              	 .cfi_def_cfa_offset 8
 2587              	 .cfi_offset 7,-8
 2588              	 .cfi_offset 14,-4
 2589 0002 00AF     	 add r7,sp,#0
 2590              	.LCFI90:
 2591              	 .cfi_def_cfa_register 7
 628:../main.c     **** 	if(E_EEPROM_XMC4_WriteArray(0x0, (unsigned char*)&flash, sizeof(config_t))) {
 2592              	 .loc 8 628 0
 2593 0004 0020     	 movs r0,#0
 2594 0006 0A49     	 ldr r1,.L133
 2595 0008 1C22     	 movs r2,#28
 2596 000a FFF7FEFF 	 bl E_EEPROM_XMC4_WriteArray
 2597 000e 0346     	 mov r3,r0
 2598 0010 002B     	 cmp r3,#0
 2599 0012 07D0     	 beq .L130
 629:../main.c     **** 		if(E_EEPROM_XMC4_STATUS_OK != E_EEPROM_XMC4_UpdateFlashContents()) {
 2600              	 .loc 8 629 0
 2601 0014 FFF7FEFF 	 bl E_EEPROM_XMC4_UpdateFlashContents
 2602 0018 0346     	 mov r3,r0
 2603 001a 002B     	 cmp r3,#0
 2604 001c 05D0     	 beq .L131
 630:../main.c     **** 			return -1;
 2605              	 .loc 8 630 0
 2606 001e 4FF0FF33 	 mov r3,#-1
 2607 0022 03E0     	 b .L132
 2608              	.L130:
 631:../main.c     **** 		}
 632:../main.c     **** 	} else {
 633:../main.c     **** 		return -1;
 2609              	 .loc 8 633 0
 2610 0024 4FF0FF33 	 mov r3,#-1
 2611 0028 00E0     	 b .L132
 2612              	.L131:
 634:../main.c     **** 	}
 635:../main.c     **** 
 636:../main.c     **** 	return 1;
 2613              	 .loc 8 636 0
 2614 002a 0123     	 movs r3,#1
 2615              	.L132:
 637:../main.c     **** }
 2616              	 .loc 8 637 0
 2617 002c 1846     	 mov r0,r3
 2618 002e 80BD     	 pop {r7,pc}
 2619              	.L134:
 2620              	 .align 2
 2621              	.L133:
 2622 0030 00000000 	 .word flash
 2623              	 .cfi_endproc
 2624              	.LFE455:
 2626              	 .section .text.local_udp_reset,"ax",%progbits
 2627              	 .align 2
 2628              	 .global local_udp_reset
 2629              	 .thumb
 2630              	 .thumb_func
 2632              	local_udp_reset:
 2633              	.LFB456:
 638:../main.c     **** 
 639:../main.c     **** // reset UDP configuration
 640:../main.c     **** // assumes 'local_udp_init' has been called but one of the addresses/ports in 'flash' has changed
 641:../main.c     **** void local_udp_reset() {
 2634              	 .loc 8 641 0
 2635              	 .cfi_startproc
 2636              	 
 2637              	 
 2638 0000 80B5     	 push {r7,lr}
 2639              	.LCFI91:
 2640              	 .cfi_def_cfa_offset 8
 2641              	 .cfi_offset 7,-8
 2642              	 .cfi_offset 14,-4
 2643 0002 00AF     	 add r7,sp,#0
 2644              	.LCFI92:
 2645              	 .cfi_def_cfa_register 7
 642:../main.c     **** 	// bind to the source port
 643:../main.c     **** 	udp_bind(pcb, IP_ADDR_ANY, flash.src_port);
 2646              	 .loc 8 643 0
 2647 0004 084B     	 ldr r3,.L136
 2648 0006 1A68     	 ldr r2,[r3]
 2649 0008 084B     	 ldr r3,.L136+4
 2650 000a 1B8A     	 ldrh r3,[r3,#16]
 2651 000c 1046     	 mov r0,r2
 2652 000e 0849     	 ldr r1,.L136+8
 2653 0010 1A46     	 mov r2,r3
 2654 0012 FFF7FEFF 	 bl udp_bind
 644:../main.c     **** 
 645:../main.c     **** 	// only call this if want to change TFTP server address when config set
 646:../main.c     **** 	// without this line, TFTP server address doesn't change until reboot in case of error
 647:../main.c     **** //	udp_bind(tftp_pcb, IP_ADDR_ANY, TFTP_PORT);
 648:../main.c     **** 
 649:../main.c     **** 	// set IP addresses
 650:../main.c     **** 	netif_set_addr(netif, &flash.src_ip, &flash.subnet, &flash.default_gw);
 2655              	 .loc 8 650 0
 2656 0016 074B     	 ldr r3,.L136+12
 2657 0018 1B68     	 ldr r3,[r3]
 2658 001a 1846     	 mov r0,r3
 2659 001c 0349     	 ldr r1,.L136+4
 2660 001e 064A     	 ldr r2,.L136+16
 2661 0020 064B     	 ldr r3,.L136+20
 2662 0022 FFF7FEFF 	 bl netif_set_addr
 651:../main.c     **** }
 2663              	 .loc 8 651 0
 2664 0026 80BD     	 pop {r7,pc}
 2665              	.L137:
 2666              	 .align 2
 2667              	.L136:
 2668 0028 00000000 	 .word pcb
 2669 002c 00000000 	 .word flash
 2670 0030 00000000 	 .word ip_addr_any
 2671 0034 00000000 	 .word netif
 2672 0038 0C000000 	 .word flash+12
 2673 003c 08000000 	 .word flash+8
 2674              	 .cfi_endproc
 2675              	.LFE456:
 2677              	 .section .text.local_udp_init,"ax",%progbits
 2678              	 .align 2
 2679              	 .global local_udp_init
 2680              	 .thumb
 2681              	 .thumb_func
 2683              	local_udp_init:
 2684              	.LFB457:
 652:../main.c     **** 
 653:../main.c     **** // initialize UDP interface
 654:../main.c     **** // should only be called once, if network configuration changes call 'local_udp_reset'
 655:../main.c     **** void local_udp_init() {
 2685              	 .loc 8 655 0
 2686              	 .cfi_startproc
 2687              	 
 2688              	 
 2689 0000 80B5     	 push {r7,lr}
 2690              	.LCFI93:
 2691              	 .cfi_def_cfa_offset 8
 2692              	 .cfi_offset 7,-8
 2693              	 .cfi_offset 14,-4
 2694 0002 00AF     	 add r7,sp,#0
 2695              	.LCFI94:
 2696              	 .cfi_def_cfa_register 7
 656:../main.c     **** 	pcb = udp_new();
 2697              	 .loc 8 656 0
 2698 0004 FFF7FEFF 	 bl udp_new
 2699 0008 0246     	 mov r2,r0
 2700 000a 084B     	 ldr r3,.L139
 2701 000c 1A60     	 str r2,[r3]
 657:../main.c     **** 
 658:../main.c     **** 	// allocate buffer at least the size of the largest packet we'll send
 659:../main.c     **** 	if(sizeof(ADC_data_t) + sizeof(header_t) > sizeof(thermocouple_packet_t)) {
 660:../main.c     **** 		p = pbuf_alloc(PBUF_TRANSPORT, sizeof(ADC_data_t) + sizeof(header_t), PBUF_RAM);
 661:../main.c     **** 	} else {
 662:../main.c     **** 		p = pbuf_alloc(PBUF_TRANSPORT, sizeof(thermocouple_packet_t), PBUF_RAM);
 2702              	 .loc 8 662 0
 2703 000e 0020     	 movs r0,#0
 2704 0010 1C21     	 movs r1,#28
 2705 0012 0022     	 movs r2,#0
 2706 0014 FFF7FEFF 	 bl pbuf_alloc
 2707 0018 0246     	 mov r2,r0
 2708 001a 054B     	 ldr r3,.L139+4
 2709 001c 1A60     	 str r2,[r3]
 663:../main.c     **** 	}
 664:../main.c     **** 
 665:../main.c     **** 	// set the interface to send on
 666:../main.c     **** 	netif = ETH_LWIP_0.xnetif;
 2710              	 .loc 8 666 0
 2711 001e 054B     	 ldr r3,.L139+8
 2712 0020 5B68     	 ldr r3,[r3,#4]
 2713 0022 054A     	 ldr r2,.L139+12
 2714 0024 1360     	 str r3,[r2]
 667:../main.c     **** 
 668:../main.c     **** 	// set addresses and things
 669:../main.c     **** 	local_udp_reset();
 2715              	 .loc 8 669 0
 2716 0026 FFF7FEFF 	 bl local_udp_reset
 670:../main.c     **** }
 2717              	 .loc 8 670 0
 2718 002a 80BD     	 pop {r7,pc}
 2719              	.L140:
 2720              	 .align 2
 2721              	.L139:
 2722 002c 00000000 	 .word pcb
 2723 0030 00000000 	 .word p
 2724 0034 00000000 	 .word ETH_LWIP_0
 2725 0038 00000000 	 .word netif
 2726              	 .cfi_endproc
 2727              	.LFE457:
 2729              	 .section .text.send_data,"ax",%progbits
 2730              	 .align 2
 2731              	 .global send_data
 2732              	 .thumb
 2733              	 .thumb_func
 2735              	send_data:
 2736              	.LFB458:
 671:../main.c     **** 
 672:../main.c     **** // send data over the Ethernet
 673:../main.c     **** void send_data(void* data, uint16_t size, uint16_t port) {
 2737              	 .loc 8 673 0
 2738              	 .cfi_startproc
 2739              	 
 2740              	 
 2741 0000 90B5     	 push {r4,r7,lr}
 2742              	.LCFI95:
 2743              	 .cfi_def_cfa_offset 12
 2744              	 .cfi_offset 4,-12
 2745              	 .cfi_offset 7,-8
 2746              	 .cfi_offset 14,-4
 2747 0002 85B0     	 sub sp,sp,#20
 2748              	.LCFI96:
 2749              	 .cfi_def_cfa_offset 32
 2750 0004 02AF     	 add r7,sp,#8
 2751              	.LCFI97:
 2752              	 .cfi_def_cfa 7,24
 2753 0006 7860     	 str r0,[r7,#4]
 2754 0008 0B46     	 mov r3,r1
 2755 000a 7B80     	 strh r3,[r7,#2]
 2756 000c 1346     	 mov r3,r2
 2757 000e 3B80     	 strh r3,[r7]
 674:../main.c     **** 	memcpy(p->payload, data, size);
 2758              	 .loc 8 674 0
 2759 0010 104B     	 ldr r3,.L142
 2760 0012 1B68     	 ldr r3,[r3]
 2761 0014 5A68     	 ldr r2,[r3,#4]
 2762 0016 7B88     	 ldrh r3,[r7,#2]
 2763 0018 1046     	 mov r0,r2
 2764 001a 7968     	 ldr r1,[r7,#4]
 2765 001c 1A46     	 mov r2,r3
 2766 001e FFF7FEFF 	 bl memcpy
 675:../main.c     **** 	p->len = p->tot_len = size;
 2767              	 .loc 8 675 0
 2768 0022 0C4B     	 ldr r3,.L142
 2769 0024 1A68     	 ldr r2,[r3]
 2770 0026 0B4B     	 ldr r3,.L142
 2771 0028 1B68     	 ldr r3,[r3]
 2772 002a 7988     	 ldrh r1,[r7,#2]
 2773 002c 1981     	 strh r1,[r3,#8]
 2774 002e 1B89     	 ldrh r3,[r3,#8]
 2775 0030 5381     	 strh r3,[r2,#10]
 676:../main.c     **** 
 677:../main.c     **** 	udp_sendto_if(pcb, p, &flash.dst_ip, port, netif);
 2776              	 .loc 8 677 0
 2777 0032 094B     	 ldr r3,.L142+4
 2778 0034 1968     	 ldr r1,[r3]
 2779 0036 074B     	 ldr r3,.L142
 2780 0038 1A68     	 ldr r2,[r3]
 2781 003a 084B     	 ldr r3,.L142+8
 2782 003c 1B68     	 ldr r3,[r3]
 2783 003e 3C88     	 ldrh r4,[r7]
 2784 0040 0093     	 str r3,[sp]
 2785 0042 0846     	 mov r0,r1
 2786 0044 1146     	 mov r1,r2
 2787 0046 064A     	 ldr r2,.L142+12
 2788 0048 2346     	 mov r3,r4
 2789 004a FFF7FEFF 	 bl udp_sendto_if
 678:../main.c     **** }
 2790              	 .loc 8 678 0
 2791 004e 0C37     	 adds r7,r7,#12
 2792              	.LCFI98:
 2793              	 .cfi_def_cfa_offset 12
 2794 0050 BD46     	 mov sp,r7
 2795              	.LCFI99:
 2796              	 .cfi_def_cfa_register 13
 2797              	 
 2798 0052 90BD     	 pop {r4,r7,pc}
 2799              	.L143:
 2800              	 .align 2
 2801              	.L142:
 2802 0054 00000000 	 .word p
 2803 0058 00000000 	 .word pcb
 2804 005c 00000000 	 .word netif
 2805 0060 04000000 	 .word flash+4
 2806              	 .cfi_endproc
 2807              	.LFE458:
 2809              	 .section .rodata
 2810 06ee 0000     	 .align 2
 2811              	.LC0:
 2812 06f0 00000000 	 .word 0
 2813 06f4 01000000 	 .word 1
 2814 06f8 02000000 	 .word 2
 2815 06fc 03000000 	 .word 3
 2816              	 .section .text.main,"ax",%progbits
 2817              	 .align 2
 2818              	 .global main
 2819              	 .thumb
 2820              	 .thumb_func
 2822              	main:
 2823              	.LFB459:
 679:../main.c     **** 
 680:../main.c     **** // definitions needed by main
 681:../main.c     **** void adc_register_config(ADC_rate_t rate);
 682:../main.c     **** void xmc_ADC_setup();
 683:../main.c     **** 
 684:../main.c     **** /*
 685:../main.c     **** * @brief main() - Application entry point
 686:../main.c     **** *
 687:../main.c     **** * <b>Details of function</b><br>
 688:../main.c     **** * This routine is the application entry point. It is invoked by the device startup code. It is resp
 689:../main.c     **** * invoking the APP initialization dispatcher routine - DAVE_Init() and hosting the place-holder for
 690:../main.c     **** * code.
 691:../main.c     **** */
 692:../main.c     **** int main(void) {
 2824              	 .loc 8 692 0
 2825              	 .cfi_startproc
 2826              	 
 2827              	 
 2828 0000 90B5     	 push {r4,r7,lr}
 2829              	.LCFI100:
 2830              	 .cfi_def_cfa_offset 12
 2831              	 .cfi_offset 4,-12
 2832              	 .cfi_offset 7,-8
 2833              	 .cfi_offset 14,-4
 2834 0002 91B0     	 sub sp,sp,#68
 2835              	.LCFI101:
 2836              	 .cfi_def_cfa_offset 80
 2837 0004 00AF     	 add r7,sp,#0
 2838              	.LCFI102:
 2839              	 .cfi_def_cfa_register 7
 693:../main.c     **** 	DAVE_STATUS_t status;
 694:../main.c     **** 	uint32_t timer_systimer_lwip; 				// Timer for Ethernet Checkouts???
 695:../main.c     **** 	uint8_t null[18] = {0x00}; 					// Null packet to "send" during ADC Transfers
 2840              	 .loc 8 695 0
 2841 0006 07F11003 	 add r3,r7,#16
 2842 000a 0022     	 movs r2,#0
 2843 000c 1A60     	 str r2,[r3]
 2844 000e 0433     	 adds r3,r3,#4
 2845 0010 0022     	 movs r2,#0
 2846 0012 1A60     	 str r2,[r3]
 2847 0014 0433     	 adds r3,r3,#4
 2848 0016 0022     	 movs r2,#0
 2849 0018 1A60     	 str r2,[r3]
 2850 001a 0433     	 adds r3,r3,#4
 2851 001c 0022     	 movs r2,#0
 2852 001e 1A60     	 str r2,[r3]
 2853 0020 0433     	 adds r3,r3,#4
 2854 0022 0022     	 movs r2,#0
 2855 0024 1A80     	 strh r2,[r3]
 2856 0026 0233     	 adds r3,r3,#2
 696:../main.c     **** 
 697:../main.c     **** 	// DAVE STARTUP
 698:../main.c     **** 	status = DAVE_Init(); /* Initialization of DAVE APPs  */
 2857              	 .loc 8 698 0
 2858 0028 FFF7FEFF 	 bl DAVE_Init
 2859 002c 0346     	 mov r3,r0
 2860 002e 87F82A30 	 strb r3,[r7,#42]
 699:../main.c     **** 	if(status != DAVE_STATUS_SUCCESS) {
 2861              	 .loc 8 699 0
 2862 0032 97F82A30 	 ldrb r3,[r7,#42]
 2863 0036 002B     	 cmp r3,#0
 2864 0038 00D0     	 beq .L145
 2865              	.L146:
 700:../main.c     **** 		/* Placeholder for error handler code.
 701:../main.c     **** 		* The while loop below can be replaced with an user error handler. */
 702:../main.c     **** 		XMC_DEBUG("DAVE APPs initialization failed\n");
 703:../main.c     **** 		while(1) {};
 2866              	 .loc 8 703 0 discriminator 1
 2867 003a FEE7     	 b .L146
 2868              	.L145:
 704:../main.c     **** 	}
 705:../main.c     **** 
 706:../main.c     **** 	// load config from flash
 707:../main.c     **** 	load_flash_config(REFLASH);
 2869              	 .loc 8 707 0
 2870 003c 0020     	 movs r0,#0
 2871 003e FFF7FEFF 	 bl load_flash_config
 708:../main.c     **** 
 709:../main.c     **** 	// Initialize UDP interface
 710:../main.c     **** 	local_udp_init();
 2872              	 .loc 8 710 0
 2873 0042 FFF7FEFF 	 bl local_udp_init
 711:../main.c     **** 
 712:../main.c     **** 	// Init TFTP server
 713:../main.c     **** 	tftp_init();
 2874              	 .loc 8 713 0
 2875 0046 FFF7FEFF 	 bl tftp_init
 714:../main.c     **** 
 715:../main.c     **** 	//Initialize ADCs
 716:../main.c     **** 	//Unlock / Config
 717:../main.c     **** 	// ADC0
 718:../main.c     **** 	SPI_MASTER_EnableSlaveSelectSignal(&SPI_MASTER_ADC,  SPI_MASTER_SS_SIGNAL_0); // Change slave
 2876              	 .loc 8 718 0
 2877 004a 9348     	 ldr r0,.L162
 2878 004c 0021     	 movs r1,#0
 2879 004e FFF7FEFF 	 bl SPI_MASTER_EnableSlaveSelectSignal
 2880              	.LBB24:
 719:../main.c     **** 	for(int i = 0; i < 9000; i++) {}; // Dumb Delay (Remove?)
 2881              	 .loc 8 719 0
 2882 0052 0023     	 movs r3,#0
 2883 0054 FB63     	 str r3,[r7,#60]
 2884 0056 02E0     	 b .L147
 2885              	.L148:
 2886              	 .loc 8 719 0 is_stmt 0 discriminator 3
 2887 0058 FB6B     	 ldr r3,[r7,#60]
 2888 005a 0133     	 adds r3,r3,#1
 2889 005c FB63     	 str r3,[r7,#60]
 2890              	.L147:
 2891              	 .loc 8 719 0 discriminator 1
 2892 005e FB6B     	 ldr r3,[r7,#60]
 2893 0060 42F22732 	 movw r2,#8999
 2894 0064 9342     	 cmp r3,r2
 2895 0066 F7DD     	 ble .L148
 2896              	.LBE24:
 720:../main.c     **** 	adc_register_config(flash.adc0_rate);
 2897              	 .loc 8 720 0 is_stmt 1
 2898 0068 8C4B     	 ldr r3,.L162+4
 2899 006a 1B7E     	 ldrb r3,[r3,#24]
 2900 006c 1846     	 mov r0,r3
 2901 006e FFF7FEFF 	 bl adc_register_config
 721:../main.c     **** 
 722:../main.c     **** 	// ADC 1
 723:../main.c     **** 	SPI_MASTER_EnableSlaveSelectSignal(&SPI_MASTER_ADC,  SPI_MASTER_SS_SIGNAL_1); // Change slave
 2902              	 .loc 8 723 0
 2903 0072 8948     	 ldr r0,.L162
 2904 0074 0121     	 movs r1,#1
 2905 0076 FFF7FEFF 	 bl SPI_MASTER_EnableSlaveSelectSignal
 2906              	.LBB25:
 724:../main.c     **** 	for(int i = 0; i < 9000; i++) {}; // Dumb Delay (Remove?)
 2907              	 .loc 8 724 0
 2908 007a 0023     	 movs r3,#0
 2909 007c BB63     	 str r3,[r7,#56]
 2910 007e 02E0     	 b .L149
 2911              	.L150:
 2912              	 .loc 8 724 0 is_stmt 0 discriminator 3
 2913 0080 BB6B     	 ldr r3,[r7,#56]
 2914 0082 0133     	 adds r3,r3,#1
 2915 0084 BB63     	 str r3,[r7,#56]
 2916              	.L149:
 2917              	 .loc 8 724 0 discriminator 1
 2918 0086 BB6B     	 ldr r3,[r7,#56]
 2919 0088 42F22732 	 movw r2,#8999
 2920 008c 9342     	 cmp r3,r2
 2921 008e F7DD     	 ble .L150
 2922              	.LBE25:
 725:../main.c     **** 	adc_register_config(flash.adc1_rate);
 2923              	 .loc 8 725 0 is_stmt 1
 2924 0090 824B     	 ldr r3,.L162+4
 2925 0092 5B7E     	 ldrb r3,[r3,#25]
 2926 0094 1846     	 mov r0,r3
 2927 0096 FFF7FEFF 	 bl adc_register_config
 726:../main.c     **** 
 727:../main.c     **** 	// Turn on ADCs
 728:../main.c     **** 	// ADC0
 729:../main.c     **** 	SPI_MASTER_EnableSlaveSelectSignal(&SPI_MASTER_ADC,  SPI_MASTER_SS_SIGNAL_0); // Change slave
 2928              	 .loc 8 729 0
 2929 009a 7F48     	 ldr r0,.L162
 2930 009c 0021     	 movs r1,#0
 2931 009e FFF7FEFF 	 bl SPI_MASTER_EnableSlaveSelectSignal
 2932              	.LBB26:
 730:../main.c     **** 	for(int i = 0; i < 9000; i++) {}; // Dumb Delay (Remove?)
 2933              	 .loc 8 730 0
 2934 00a2 0023     	 movs r3,#0
 2935 00a4 7B63     	 str r3,[r7,#52]
 2936 00a6 02E0     	 b .L151
 2937              	.L152:
 2938              	 .loc 8 730 0 is_stmt 0 discriminator 3
 2939 00a8 7B6B     	 ldr r3,[r7,#52]
 2940 00aa 0133     	 adds r3,r3,#1
 2941 00ac 7B63     	 str r3,[r7,#52]
 2942              	.L151:
 2943              	 .loc 8 730 0 discriminator 1
 2944 00ae 7B6B     	 ldr r3,[r7,#52]
 2945 00b0 42F22732 	 movw r2,#8999
 2946 00b4 9342     	 cmp r3,r2
 2947 00b6 F7DD     	 ble .L152
 2948              	.LBE26:
 731:../main.c     **** 	xmc_ADC_setup();
 2949              	 .loc 8 731 0 is_stmt 1
 2950 00b8 FFF7FEFF 	 bl xmc_ADC_setup
 732:../main.c     **** 
 733:../main.c     **** 	// ADC 1
 734:../main.c     **** 	SPI_MASTER_EnableSlaveSelectSignal(&SPI_MASTER_ADC,  SPI_MASTER_SS_SIGNAL_1); // Change slave
 2951              	 .loc 8 734 0
 2952 00bc 7648     	 ldr r0,.L162
 2953 00be 0121     	 movs r1,#1
 2954 00c0 FFF7FEFF 	 bl SPI_MASTER_EnableSlaveSelectSignal
 2955              	.LBB27:
 735:../main.c     **** 	for (int i = 0; i < 9000; i++) {}; // Dumb Delay (Remove?)
 2956              	 .loc 8 735 0
 2957 00c4 0023     	 movs r3,#0
 2958 00c6 3B63     	 str r3,[r7,#48]
 2959 00c8 02E0     	 b .L153
 2960              	.L154:
 2961              	 .loc 8 735 0 is_stmt 0 discriminator 3
 2962 00ca 3B6B     	 ldr r3,[r7,#48]
 2963 00cc 0133     	 adds r3,r3,#1
 2964 00ce 3B63     	 str r3,[r7,#48]
 2965              	.L153:
 2966              	 .loc 8 735 0 discriminator 1
 2967 00d0 3B6B     	 ldr r3,[r7,#48]
 2968 00d2 42F22732 	 movw r2,#8999
 2969 00d6 9342     	 cmp r3,r2
 2970 00d8 F7DD     	 ble .L154
 2971              	.LBE27:
 736:../main.c     **** 	xmc_ADC_setup();
 2972              	 .loc 8 736 0 is_stmt 1
 2973 00da FFF7FEFF 	 bl xmc_ADC_setup
 737:../main.c     **** 
 738:../main.c     **** 	// RETURN TO ADC0
 739:../main.c     **** 	SPI_MASTER_EnableSlaveSelectSignal(&SPI_MASTER_ADC,  SPI_MASTER_SS_SIGNAL_0); // Change slave
 2974              	 .loc 8 739 0
 2975 00de 6E48     	 ldr r0,.L162
 2976 00e0 0021     	 movs r1,#0
 2977 00e2 FFF7FEFF 	 bl SPI_MASTER_EnableSlaveSelectSignal
 2978              	.LBB28:
 740:../main.c     **** 	for(int i = 0; i < 9000; i++) {}; // Dumb Delay (Remove?)
 2979              	 .loc 8 740 0
 2980 00e6 0023     	 movs r3,#0
 2981 00e8 FB62     	 str r3,[r7,#44]
 2982 00ea 02E0     	 b .L155
 2983              	.L156:
 2984              	 .loc 8 740 0 is_stmt 0 discriminator 3
 2985 00ec FB6A     	 ldr r3,[r7,#44]
 2986 00ee 0133     	 adds r3,r3,#1
 2987 00f0 FB62     	 str r3,[r7,#44]
 2988              	.L155:
 2989              	 .loc 8 740 0 discriminator 1
 2990 00f2 FB6A     	 ldr r3,[r7,#44]
 2991 00f4 42F22732 	 movw r2,#8999
 2992 00f8 9342     	 cmp r3,r2
 2993 00fa F7DD     	 ble .L156
 2994              	.LBE28:
 741:../main.c     **** 
 742:../main.c     **** 
 743:../main.c     **** 	// Initialize and start lwip system timer
 744:../main.c     **** 	// don't need for UDP (no packets timeout, don't need to ask lwip to check)
 745:../main.c     **** 	timer_systimer_lwip = SYSTIMER_CreateTimer(10000, SYSTIMER_MODE_PERIODIC, (SYSTIMER_CALLBACK_t)sys
 2995              	 .loc 8 745 0 is_stmt 1
 2996 00fc 42F21070 	 movw r0,#10000
 2997 0100 0121     	 movs r1,#1
 2998 0102 674A     	 ldr r2,.L162+8
 2999 0104 0023     	 movs r3,#0
 3000 0106 FFF7FEFF 	 bl SYSTIMER_CreateTimer
 3001 010a 7862     	 str r0,[r7,#36]
 746:../main.c     **** 	SYSTIMER_StartTimer(timer_systimer_lwip);
 3002              	 .loc 8 746 0
 3003 010c 786A     	 ldr r0,[r7,#36]
 3004 010e FFF7FEFF 	 bl SYSTIMER_StartTimer
 747:../main.c     **** 
 748:../main.c     **** 	// Enable interrupts once configuration complete
 749:../main.c     **** 	PIN_INTERRUPT_Enable(&PIN_INTERRUPT_ADC0); 	// ADC0 DRDY Interrupt
 3005              	 .loc 8 749 0
 3006 0112 6448     	 ldr r0,.L162+12
 3007 0114 FFF7FEFF 	 bl PIN_INTERRUPT_Enable
 750:../main.c     **** 	PIN_INTERRUPT_Enable(&PIN_INTERRUPT_ADC1); 	// ADC1 DRDY Interrupt
 3008              	 .loc 8 750 0
 3009 0118 6348     	 ldr r0,.L162+16
 3010 011a FFF7FEFF 	 bl PIN_INTERRUPT_Enable
 751:../main.c     **** 	INTERRUPT_Enable(&INTERRUPT_TC);			// Thermocouple Timer Interrupt
 3011              	 .loc 8 751 0
 3012 011e 6348     	 ldr r0,.L162+20
 3013 0120 FFF7FEFF 	 bl INTERRUPT_Enable
 752:../main.c     **** 	INTERRUPT_Enable(&INTERRUPT_TIMESTAMP);		// Millisecond Timestamping Interrupt Enabled
 3014              	 .loc 8 752 0
 3015 0124 6248     	 ldr r0,.L162+24
 3016 0126 FFF7FEFF 	 bl INTERRUPT_Enable
 753:../main.c     **** 
 754:../main.c     **** 	enum XMC_SPI_CH_SLAVE_SELECT slave_select[NUM_TC] = {SPI_MASTER_SS_SIGNAL_0, SPI_MASTER_SS_SIGNAL_
 3017              	 .loc 8 754 0
 3018 012a 624B     	 ldr r3,.L162+28
 3019 012c 3C46     	 mov r4,r7
 3020 012e 0FCB     	 ldmia r3,{r0,r1,r2,r3}
 3021 0130 84E80F00 	 stmia r4,{r0,r1,r2,r3}
 755:../main.c     **** 	uint8_t tc_index = 0;
 3022              	 .loc 8 755 0
 3023 0134 0023     	 movs r3,#0
 3024 0136 87F82B30 	 strb r3,[r7,#43]
 3025              	.L161:
 756:../main.c     **** 
 757:../main.c     **** 	while(1) {
 758:../main.c     **** 		// Thermocouple SPI Transfers
 759:../main.c     **** 		if(read_tc == 1){ // Does timer say we should transfer?
 3026              	 .loc 8 759 0
 3027 013a 5F4B     	 ldr r3,.L162+32
 3028 013c 1B78     	 ldrb r3,[r3]
 3029 013e 012B     	 cmp r3,#1
 3030 0140 40D1     	 bne .L157
 760:../main.c     **** 			if (!SPI_MASTER_IsRxBusy(&SPI_MASTER_TC)) { // Check if SPI is not busy
 3031              	 .loc 8 760 0
 3032 0142 5E48     	 ldr r0,.L162+36
 3033 0144 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3034 0148 0346     	 mov r3,r0
 3035 014a 83F00103 	 eor r3,r3,#1
 3036 014e DBB2     	 uxtb r3,r3
 3037 0150 002B     	 cmp r3,#0
 3038 0152 37D0     	 beq .L157
 761:../main.c     **** 				SPI_MASTER_EnableSlaveSelectSignal(&SPI_MASTER_TC, slave_select[tc_index]);
 3039              	 .loc 8 761 0
 3040 0154 97F82B30 	 ldrb r3,[r7,#43]
 3041 0158 9B00     	 lsls r3,r3,#2
 3042 015a 07F14002 	 add r2,r7,#64
 3043 015e 1344     	 add r3,r3,r2
 3044 0160 53F8403C 	 ldr r3,[r3,#-64]
 3045 0164 DBB2     	 uxtb r3,r3
 3046 0166 5548     	 ldr r0,.L162+36
 3047 0168 1946     	 mov r1,r3
 3048 016a FFF7FEFF 	 bl SPI_MASTER_EnableSlaveSelectSignal
 762:../main.c     **** 				SPI_MASTER_Receive(&SPI_MASTER_TC, (uint8_t*)&(TC_buff.data[tc_index]), sizeof(uint32_t));
 3049              	 .loc 8 762 0
 3050 016e 97F82B30 	 ldrb r3,[r7,#43]
 3051 0172 0233     	 adds r3,r3,#2
 3052 0174 9B00     	 lsls r3,r3,#2
 3053 0176 524A     	 ldr r2,.L162+40
 3054 0178 1344     	 add r3,r3,r2
 3055 017a 0433     	 adds r3,r3,#4
 3056 017c 4F48     	 ldr r0,.L162+36
 3057 017e 1946     	 mov r1,r3
 3058 0180 0422     	 movs r2,#4
 3059 0182 FFF7FEFF 	 bl SPI_MASTER_Receive
 763:../main.c     **** 
 764:../main.c     **** 				tc_index++;
 3060              	 .loc 8 764 0
 3061 0186 97F82B30 	 ldrb r3,[r7,#43]
 3062 018a 0133     	 adds r3,r3,#1
 3063 018c 87F82B30 	 strb r3,[r7,#43]
 765:../main.c     **** 
 766:../main.c     **** 				if(tc_index == NUM_TC) {
 3064              	 .loc 8 766 0
 3065 0190 97F82B30 	 ldrb r3,[r7,#43]
 3066 0194 042B     	 cmp r3,#4
 3067 0196 15D1     	 bne .L157
 767:../main.c     **** 					tc_index = 0;
 3068              	 .loc 8 767 0
 3069 0198 0023     	 movs r3,#0
 3070 019a 87F82B30 	 strb r3,[r7,#43]
 768:../main.c     **** 					read_tc = 0;
 3071              	 .loc 8 768 0
 3072 019e 464B     	 ldr r3,.L162+32
 3073 01a0 0022     	 movs r2,#0
 3074 01a2 1A70     	 strb r2,[r3]
 769:../main.c     **** 
 770:../main.c     **** 					// Send out TC packet
 771:../main.c     **** 					TC_buff.header.seq_num = sequence_number;
 3075              	 .loc 8 771 0
 3076 01a4 474B     	 ldr r3,.L162+44
 3077 01a6 1B68     	 ldr r3,[r3]
 3078 01a8 454A     	 ldr r2,.L162+40
 3079 01aa 9360     	 str r3,[r2,#8]
 772:../main.c     **** 					sequence_number++;
 3080              	 .loc 8 772 0
 3081 01ac 454B     	 ldr r3,.L162+44
 3082 01ae 1B68     	 ldr r3,[r3]
 3083 01b0 0133     	 adds r3,r3,#1
 3084 01b2 444A     	 ldr r2,.L162+44
 3085 01b4 1360     	 str r3,[r2]
 773:../main.c     **** 					send_data((void*)&TC_buff, sizeof(thermocouple_packet_t), flash.tc_port);
 3086              	 .loc 8 773 0
 3087 01b6 394B     	 ldr r3,.L162+4
 3088 01b8 DB8A     	 ldrh r3,[r3,#22]
 3089 01ba 4148     	 ldr r0,.L162+40
 3090 01bc 1C21     	 movs r1,#28
 3091 01be 1A46     	 mov r2,r3
 3092 01c0 FFF7FEFF 	 bl send_data
 3093              	.L157:
 774:../main.c     **** 				}
 775:../main.c     **** 			}
 776:../main.c     **** 		} // End TC Read
 777:../main.c     **** 
 778:../main.c     **** 		// ADC SPI Transfers
 779:../main.c     **** 		// NEED TO SET SOME SORT OF PRIORITY HERE, WHERE WE NEED TO HAVE ADC1 HAPPEN, EVEN IF ADC1 IS REA
 780:../main.c     **** 		// NOTE: I HAD TO MAKE THE FIFO IN THE DAVE APP 32, NOT 16, BECAUSE 16 WOULD NOT HOLD ENOUGH DATA
 781:../main.c     **** 
 782:../main.c     **** 		// ADC0 SPI Transfers
 783:../main.c     **** 		if (read_adc0) { // Flag set
 3094              	 .loc 8 783 0
 3095 01c4 404B     	 ldr r3,.L162+48
 3096 01c6 1B78     	 ldrb r3,[r3]
 3097 01c8 002B     	 cmp r3,#0
 3098 01ca 27D0     	 beq .L158
 784:../main.c     **** 			if (!SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)) { // SPI not already in transaction
 3099              	 .loc 8 784 0
 3100 01cc 3248     	 ldr r0,.L162
 3101 01ce FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3102 01d2 0346     	 mov r3,r0
 3103 01d4 83F00103 	 eor r3,r3,#1
 3104 01d8 DBB2     	 uxtb r3,r3
 3105 01da 002B     	 cmp r3,#0
 3106 01dc 1ED0     	 beq .L158
 785:../main.c     **** 				SPI_MASTER_EnableSlaveSelectSignal(&SPI_MASTER_ADC, SPI_MASTER_SS_SIGNAL_0); // Change to ADC0
 3107              	 .loc 8 785 0
 3108 01de 2E48     	 ldr r0,.L162
 3109 01e0 0021     	 movs r1,#0
 3110 01e2 FFF7FEFF 	 bl SPI_MASTER_EnableSlaveSelectSignal
 786:../main.c     **** 				SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, (uint8_t*)&(ADC0_buff.data), sizeof(ADC_data_t) + 3)
 3111              	 .loc 8 786 0
 3112 01e6 07F11003 	 add r3,r7,#16
 3113 01ea 2B48     	 ldr r0,.L162
 3114 01ec 1946     	 mov r1,r3
 3115 01ee 374A     	 ldr r2,.L162+52
 3116 01f0 1223     	 movs r3,#18
 3117 01f2 FFF7FEFF 	 bl SPI_MASTER_Transfer
 787:../main.c     **** 				read_adc0 = 0; // Reset Flag
 3118              	 .loc 8 787 0
 3119 01f6 344B     	 ldr r3,.L162+48
 3120 01f8 0022     	 movs r2,#0
 3121 01fa 1A70     	 strb r2,[r3]
 788:../main.c     **** 
 789:../main.c     **** 				// send out ADC0 packet
 790:../main.c     **** 				ADC0_buff.header.seq_num = sequence_number;
 3122              	 .loc 8 790 0
 3123 01fc 314B     	 ldr r3,.L162+44
 3124 01fe 1B68     	 ldr r3,[r3]
 3125 0200 334A     	 ldr r2,.L162+56
 3126 0202 9360     	 str r3,[r2,#8]
 791:../main.c     **** 				sequence_number++;
 3127              	 .loc 8 791 0
 3128 0204 2F4B     	 ldr r3,.L162+44
 3129 0206 1B68     	 ldr r3,[r3]
 3130 0208 0133     	 adds r3,r3,#1
 3131 020a 2E4A     	 ldr r2,.L162+44
 3132 020c 1360     	 str r3,[r2]
 792:../main.c     **** 				// be careful not to send zeros
 793:../main.c     **** 				send_data((void*)&ADC0_buff, sizeof(ADC_data_t) + sizeof(header_t), flash.adc0_port);
 3133              	 .loc 8 793 0
 3134 020e 234B     	 ldr r3,.L162+4
 3135 0210 5B8A     	 ldrh r3,[r3,#18]
 3136 0212 2F48     	 ldr r0,.L162+56
 3137 0214 1B21     	 movs r1,#27
 3138 0216 1A46     	 mov r2,r3
 3139 0218 FFF7FEFF 	 bl send_data
 3140              	.L158:
 794:../main.c     **** 			}
 795:../main.c     **** 		}
 796:../main.c     **** 
 797:../main.c     **** 		// ADC1 SPI Transfers
 798:../main.c     **** 		if (read_adc1) {
 3141              	 .loc 8 798 0
 3142 021c 2D4B     	 ldr r3,.L162+60
 3143 021e 1B78     	 ldrb r3,[r3]
 3144 0220 002B     	 cmp r3,#0
 3145 0222 27D0     	 beq .L159
 799:../main.c     **** 			if (!SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)) { // SPI not already in transaction
 3146              	 .loc 8 799 0
 3147 0224 1C48     	 ldr r0,.L162
 3148 0226 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3149 022a 0346     	 mov r3,r0
 3150 022c 83F00103 	 eor r3,r3,#1
 3151 0230 DBB2     	 uxtb r3,r3
 3152 0232 002B     	 cmp r3,#0
 3153 0234 1ED0     	 beq .L159
 800:../main.c     **** 				SPI_MASTER_EnableSlaveSelectSignal(&SPI_MASTER_ADC, SPI_MASTER_SS_SIGNAL_1); // Change to ADC1
 3154              	 .loc 8 800 0
 3155 0236 1848     	 ldr r0,.L162
 3156 0238 0121     	 movs r1,#1
 3157 023a FFF7FEFF 	 bl SPI_MASTER_EnableSlaveSelectSignal
 801:../main.c     **** 				SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, (uint8_t*)&(ADC1_buff.data), sizeof(ADC_data_t) + 3)
 3158              	 .loc 8 801 0
 3159 023e 07F11003 	 add r3,r7,#16
 3160 0242 1548     	 ldr r0,.L162
 3161 0244 1946     	 mov r1,r3
 3162 0246 244A     	 ldr r2,.L162+64
 3163 0248 1223     	 movs r3,#18
 3164 024a FFF7FEFF 	 bl SPI_MASTER_Transfer
 802:../main.c     **** 				read_adc1 = 0; // Reset Flag
 3165              	 .loc 8 802 0
 3166 024e 214B     	 ldr r3,.L162+60
 3167 0250 0022     	 movs r2,#0
 3168 0252 1A70     	 strb r2,[r3]
 803:../main.c     **** 
 804:../main.c     **** 				// send out ADC0 packet
 805:../main.c     **** 				ADC1_buff.header.seq_num = sequence_number;
 3169              	 .loc 8 805 0
 3170 0254 1B4B     	 ldr r3,.L162+44
 3171 0256 1B68     	 ldr r3,[r3]
 3172 0258 204A     	 ldr r2,.L162+68
 3173 025a 9360     	 str r3,[r2,#8]
 806:../main.c     **** 				sequence_number++;
 3174              	 .loc 8 806 0
 3175 025c 194B     	 ldr r3,.L162+44
 3176 025e 1B68     	 ldr r3,[r3]
 3177 0260 0133     	 adds r3,r3,#1
 3178 0262 184A     	 ldr r2,.L162+44
 3179 0264 1360     	 str r3,[r2]
 807:../main.c     **** 				// be careful not to send zeros
 808:../main.c     **** 				send_data((void*)&ADC1_buff, sizeof(ADC_data_t) + sizeof(header_t), flash.adc1_port);
 3180              	 .loc 8 808 0
 3181 0266 0D4B     	 ldr r3,.L162+4
 3182 0268 9B8A     	 ldrh r3,[r3,#20]
 3183 026a 1C48     	 ldr r0,.L162+68
 3184 026c 1B21     	 movs r1,#27
 3185 026e 1A46     	 mov r2,r3
 3186 0270 FFF7FEFF 	 bl send_data
 3187              	.L159:
 809:../main.c     **** 			}
 810:../main.c     **** 		}
 811:../main.c     **** 
 812:../main.c     **** 		if(tftp_send) {
 3188              	 .loc 8 812 0
 3189 0274 1A4B     	 ldr r3,.L162+72
 3190 0276 1B78     	 ldrb r3,[r3]
 3191 0278 002B     	 cmp r3,#0
 3192 027a 0BD0     	 beq .L160
 813:../main.c     **** 			// always just send out the help message
 814:../main.c     **** 			tftp_send_data(help_msg, &last_addr, last_port);
 3193              	 .loc 8 814 0
 3194 027c 194B     	 ldr r3,.L162+76
 3195 027e 1A68     	 ldr r2,[r3]
 3196 0280 194B     	 ldr r3,.L162+80
 3197 0282 1B88     	 ldrh r3,[r3]
 3198 0284 1046     	 mov r0,r2
 3199 0286 1949     	 ldr r1,.L162+84
 3200 0288 1A46     	 mov r2,r3
 3201 028a FFF7FEFF 	 bl tftp_send_data
 815:../main.c     **** 			tftp_send = 0;
 3202              	 .loc 8 815 0
 3203 028e 144B     	 ldr r3,.L162+72
 3204 0290 0022     	 movs r2,#0
 3205 0292 1A70     	 strb r2,[r3]
 3206              	.L160:
 816:../main.c     **** 		}
 817:../main.c     **** 	} // End While Loop
 3207              	 .loc 8 817 0
 3208 0294 51E7     	 b .L161
 3209              	.L163:
 3210 0296 00BF     	 .align 2
 3211              	.L162:
 3212 0298 00000000 	 .word SPI_MASTER_ADC
 3213 029c 00000000 	 .word flash
 3214 02a0 00000000 	 .word sys_check_timeouts
 3215 02a4 00000000 	 .word PIN_INTERRUPT_ADC0
 3216 02a8 00000000 	 .word PIN_INTERRUPT_ADC1
 3217 02ac 00000000 	 .word INTERRUPT_TC
 3218 02b0 00000000 	 .word INTERRUPT_TIMESTAMP
 3219 02b4 F0060000 	 .word .LC0
 3220 02b8 00000000 	 .word read_tc
 3221 02bc 00000000 	 .word SPI_MASTER_TC
 3222 02c0 00000000 	 .word TC_buff
 3223 02c4 00000000 	 .word sequence_number
 3224 02c8 00000000 	 .word read_adc0
 3225 02cc 0C000000 	 .word ADC0_buff+12
 3226 02d0 00000000 	 .word ADC0_buff
 3227 02d4 00000000 	 .word read_adc1
 3228 02d8 0C000000 	 .word ADC1_buff+12
 3229 02dc 00000000 	 .word ADC1_buff
 3230 02e0 00000000 	 .word tftp_send
 3231 02e4 00000000 	 .word help_msg
 3232 02e8 00000000 	 .word last_port
 3233 02ec 00000000 	 .word last_addr
 3234              	 .cfi_endproc
 3235              	.LFE459:
 3237              	 .section .text.CCU43_1_IRQHandler,"ax",%progbits
 3238              	 .align 2
 3239              	 .global CCU43_1_IRQHandler
 3240              	 .thumb
 3241              	 .thumb_func
 3243              	CCU43_1_IRQHandler:
 3244              	.LFB460:
 818:../main.c     **** } // End main
 819:../main.c     **** 
 820:../main.c     **** 
 821:../main.c     **** // INTERRUPTS /////////////////////////////////////////////////////////////////////////////////////
 822:../main.c     **** 
 823:../main.c     **** 	// Timer configured with 1000us period = 1ms
 824:../main.c     **** 		void TimeStampIRQ(void) {
 3245              	 .loc 8 824 0
 3246              	 .cfi_startproc
 3247              	 
 3248              	 
 3249 0000 80B5     	 push {r7,lr}
 3250              	.LCFI103:
 3251              	 .cfi_def_cfa_offset 8
 3252              	 .cfi_offset 7,-8
 3253              	 .cfi_offset 14,-4
 3254 0002 00AF     	 add r7,sp,#0
 3255              	.LCFI104:
 3256              	 .cfi_def_cfa_register 7
 825:../main.c     **** 			TIMER_ClearEvent(&TIMER_TIMESTAMP); // Clear Event Flag
 3257              	 .loc 8 825 0
 3258 0004 0448     	 ldr r0,.L166
 3259 0006 FFF7FEFF 	 bl TIMER_ClearEvent
 826:../main.c     **** 			millisec++; 						// New device uptime
 3260              	 .loc 8 826 0
 3261 000a 044B     	 ldr r3,.L166+4
 3262 000c 1B68     	 ldr r3,[r3]
 3263 000e 0133     	 adds r3,r3,#1
 3264 0010 024A     	 ldr r2,.L166+4
 3265 0012 1360     	 str r3,[r2]
 827:../main.c     **** 			return;
 3266              	 .loc 8 827 0
 3267 0014 00BF     	 nop
 828:../main.c     **** 		}
 3268              	 .loc 8 828 0
 3269 0016 80BD     	 pop {r7,pc}
 3270              	.L167:
 3271              	 .align 2
 3272              	.L166:
 3273 0018 00000000 	 .word TIMER_TIMESTAMP
 3274 001c 00000000 	 .word millisec
 3275              	 .cfi_endproc
 3276              	.LFE460:
 3278              	 .section .text.CCU43_0_IRQHandler,"ax",%progbits
 3279              	 .align 2
 3280              	 .global CCU43_0_IRQHandler
 3281              	 .thumb
 3282              	 .thumb_func
 3284              	CCU43_0_IRQHandler:
 3285              	.LFB461:
 829:../main.c     **** 
 830:../main.c     **** 	// Thermocouple trigger -- Timer configured with 100000us period = 100ms = 10Hz
 831:../main.c     **** 		void TCIRQ(void) {
 3286              	 .loc 8 831 0
 3287              	 .cfi_startproc
 3288              	 
 3289              	 
 3290 0000 80B5     	 push {r7,lr}
 3291              	.LCFI105:
 3292              	 .cfi_def_cfa_offset 8
 3293              	 .cfi_offset 7,-8
 3294              	 .cfi_offset 14,-4
 3295 0002 00AF     	 add r7,sp,#0
 3296              	.LCFI106:
 3297              	 .cfi_def_cfa_register 7
 832:../main.c     **** 			TIMER_ClearEvent(&TIMER_TC);		// Clear Event Flag
 3298              	 .loc 8 832 0
 3299 0004 0A48     	 ldr r0,.L169
 3300 0006 FFF7FEFF 	 bl TIMER_ClearEvent
 833:../main.c     **** 			TC_buff.header.ms = millisec;
 3301              	 .loc 8 833 0
 3302 000a 0A4B     	 ldr r3,.L169+4
 3303 000c 1B68     	 ldr r3,[r3]
 3304 000e 0A4A     	 ldr r2,.L169+8
 3305 0010 1360     	 str r3,[r2]
 834:../main.c     **** 			TC_buff.header.us = TIMER_GetTime(&TIMER_TIMESTAMP) / 100;
 3306              	 .loc 8 834 0
 3307 0012 0A48     	 ldr r0,.L169+12
 3308 0014 FFF7FEFF 	 bl TIMER_GetTime
 3309 0018 0246     	 mov r2,r0
 3310 001a 094B     	 ldr r3,.L169+16
 3311 001c A3FB0223 	 umull r2,r3,r3,r2
 3312 0020 5B09     	 lsrs r3,r3,#5
 3313 0022 054A     	 ldr r2,.L169+8
 3314 0024 5360     	 str r3,[r2,#4]
 835:../main.c     **** 			read_tc = 1;		// Set flag to read Thermocouples
 3315              	 .loc 8 835 0
 3316 0026 074B     	 ldr r3,.L169+20
 3317 0028 0122     	 movs r2,#1
 3318 002a 1A70     	 strb r2,[r3]
 836:../main.c     **** 		}
 3319              	 .loc 8 836 0
 3320 002c 80BD     	 pop {r7,pc}
 3321              	.L170:
 3322 002e 00BF     	 .align 2
 3323              	.L169:
 3324 0030 00000000 	 .word TIMER_TC
 3325 0034 00000000 	 .word millisec
 3326 0038 00000000 	 .word TC_buff
 3327 003c 00000000 	 .word TIMER_TIMESTAMP
 3328 0040 1F85EB51 	 .word 1374389535
 3329 0044 00000000 	 .word read_tc
 3330              	 .cfi_endproc
 3331              	.LFE461:
 3333              	 .section .text.ERU0_3_IRQHandler,"ax",%progbits
 3334              	 .align 2
 3335              	 .global ERU0_3_IRQHandler
 3336              	 .thumb
 3337              	 .thumb_func
 3339              	ERU0_3_IRQHandler:
 3340              	.LFB462:
 837:../main.c     **** 
 838:../main.c     **** 
 839:../main.c     **** 	// Data Ready Interrupt for ADC0
 840:../main.c     **** 		void ADC0_DRDY_INT(){
 3341              	 .loc 8 840 0
 3342              	 .cfi_startproc
 3343              	 
 3344              	 
 3345 0000 80B5     	 push {r7,lr}
 3346              	.LCFI107:
 3347              	 .cfi_def_cfa_offset 8
 3348              	 .cfi_offset 7,-8
 3349              	 .cfi_offset 14,-4
 3350 0002 00AF     	 add r7,sp,#0
 3351              	.LCFI108:
 3352              	 .cfi_def_cfa_register 7
 841:../main.c     **** 			ADC0_buff.header.ms = millisec;
 3353              	 .loc 8 841 0
 3354 0004 084B     	 ldr r3,.L172
 3355 0006 1B68     	 ldr r3,[r3]
 3356 0008 084A     	 ldr r2,.L172+4
 3357 000a 1360     	 str r3,[r2]
 842:../main.c     **** 			ADC0_buff.header.us = TIMER_GetTime(&TIMER_TIMESTAMP) / 100;
 3358              	 .loc 8 842 0
 3359 000c 0848     	 ldr r0,.L172+8
 3360 000e FFF7FEFF 	 bl TIMER_GetTime
 3361 0012 0246     	 mov r2,r0
 3362 0014 074B     	 ldr r3,.L172+12
 3363 0016 A3FB0223 	 umull r2,r3,r3,r2
 3364 001a 5B09     	 lsrs r3,r3,#5
 3365 001c 034A     	 ldr r2,.L172+4
 3366 001e 5360     	 str r3,[r2,#4]
 843:../main.c     **** 			read_adc0 = 1; // Set flag to read ADC0
 3367              	 .loc 8 843 0
 3368 0020 054B     	 ldr r3,.L172+16
 3369 0022 0122     	 movs r2,#1
 3370 0024 1A70     	 strb r2,[r3]
 844:../main.c     **** 		}
 3371              	 .loc 8 844 0
 3372 0026 80BD     	 pop {r7,pc}
 3373              	.L173:
 3374              	 .align 2
 3375              	.L172:
 3376 0028 00000000 	 .word millisec
 3377 002c 00000000 	 .word ADC0_buff
 3378 0030 00000000 	 .word TIMER_TIMESTAMP
 3379 0034 1F85EB51 	 .word 1374389535
 3380 0038 00000000 	 .word read_adc0
 3381              	 .cfi_endproc
 3382              	.LFE462:
 3384              	 .section .text.ERU0_2_IRQHandler,"ax",%progbits
 3385              	 .align 2
 3386              	 .global ERU0_2_IRQHandler
 3387              	 .thumb
 3388              	 .thumb_func
 3390              	ERU0_2_IRQHandler:
 3391              	.LFB463:
 845:../main.c     **** 
 846:../main.c     **** 	// Data Ready Interrupt for ADC1
 847:../main.c     **** 		void ADC1_DRDY_INT(){
 3392              	 .loc 8 847 0
 3393              	 .cfi_startproc
 3394              	 
 3395              	 
 3396 0000 80B5     	 push {r7,lr}
 3397              	.LCFI109:
 3398              	 .cfi_def_cfa_offset 8
 3399              	 .cfi_offset 7,-8
 3400              	 .cfi_offset 14,-4
 3401 0002 00AF     	 add r7,sp,#0
 3402              	.LCFI110:
 3403              	 .cfi_def_cfa_register 7
 848:../main.c     **** 			ADC1_buff.header.ms = millisec;
 3404              	 .loc 8 848 0
 3405 0004 084B     	 ldr r3,.L175
 3406 0006 1B68     	 ldr r3,[r3]
 3407 0008 084A     	 ldr r2,.L175+4
 3408 000a 1360     	 str r3,[r2]
 849:../main.c     **** 			ADC1_buff.header.us = TIMER_GetTime(&TIMER_TIMESTAMP) / 100;
 3409              	 .loc 8 849 0
 3410 000c 0848     	 ldr r0,.L175+8
 3411 000e FFF7FEFF 	 bl TIMER_GetTime
 3412 0012 0246     	 mov r2,r0
 3413 0014 074B     	 ldr r3,.L175+12
 3414 0016 A3FB0223 	 umull r2,r3,r3,r2
 3415 001a 5B09     	 lsrs r3,r3,#5
 3416 001c 034A     	 ldr r2,.L175+4
 3417 001e 5360     	 str r3,[r2,#4]
 850:../main.c     **** 			read_adc1 = 1; // Set flag to read ADC1
 3418              	 .loc 8 850 0
 3419 0020 054B     	 ldr r3,.L175+16
 3420 0022 0122     	 movs r2,#1
 3421 0024 1A70     	 strb r2,[r3]
 851:../main.c     **** 		}
 3422              	 .loc 8 851 0
 3423 0026 80BD     	 pop {r7,pc}
 3424              	.L176:
 3425              	 .align 2
 3426              	.L175:
 3427 0028 00000000 	 .word millisec
 3428 002c 00000000 	 .word ADC1_buff
 3429 0030 00000000 	 .word TIMER_TIMESTAMP
 3430 0034 1F85EB51 	 .word 1374389535
 3431 0038 00000000 	 .word read_adc1
 3432              	 .cfi_endproc
 3433              	.LFE463:
 3435              	 .section .rodata
 3436              	 .align 2
 3437              	.LC1:
 3438 0700 06       	 .byte 6
 3439 0701 55       	 .byte 85
 3440 0702 00       	 .byte 0
 3441 0703 00       	 .align 2
 3442              	.LC2:
 3443 0704 4B       	 .byte 75
 3444 0705 68       	 .byte 104
 3445 0706 00       	 .byte 0
 3446 0707 00       	 .align 2
 3447              	.LC3:
 3448 0708 4C       	 .byte 76
 3449 0709 3C       	 .byte 60
 3450 070a 00       	 .byte 0
 3451 070b 00       	 .align 2
 3452              	.LC4:
 3453 070c 4D       	 .byte 77
 3454 070d 02       	 .byte 2
 3455 070e 00       	 .byte 0
 3456 070f 00       	 .align 2
 3457              	.LC5:
 3458 0710 4E       	 .byte 78
 3459 0711 4E       	 .byte 78
 3460 0712 00       	 .byte 0
 3461 0713 00       	 .align 2
 3462              	.LC6:
 3463 0714 4E       	 .byte 78
 3464 0715 48       	 .byte 72
 3465 0716 00       	 .byte 0
 3466              	 .section .text.adc_register_config,"ax",%progbits
 3467              	 .align 2
 3468              	 .global adc_register_config
 3469              	 .thumb
 3470              	 .thumb_func
 3472              	adc_register_config:
 3473              	.LFB464:
 852:../main.c     **** 
 853:../main.c     **** 
 854:../main.c     **** // FUNCIONS ///////////////////////////////////////////////////////////////////////////////////////
 855:../main.c     **** 
 856:../main.c     **** void adc_register_config(ADC_rate_t rate) {
 3474              	 .loc 8 856 0
 3475              	 .cfi_startproc
 3476              	 
 3477              	 
 3478 0000 80B5     	 push {r7,lr}
 3479              	.LCFI111:
 3480              	 .cfi_def_cfa_offset 8
 3481              	 .cfi_offset 7,-8
 3482              	 .cfi_offset 14,-4
 3483 0002 8EB0     	 sub sp,sp,#56
 3484              	.LCFI112:
 3485              	 .cfi_def_cfa_offset 64
 3486 0004 00AF     	 add r7,sp,#0
 3487              	.LCFI113:
 3488              	 .cfi_def_cfa_register 7
 3489 0006 0346     	 mov r3,r0
 3490 0008 FB71     	 strb r3,[r7,#7]
 857:../main.c     **** 	// Register Configurations
 858:../main.c     **** 		uint8_t unlock[3] = {0x06, 0x55, 0x0}; 				// Unlocks ADC
 3491              	 .loc 8 858 0
 3492 000a 7F4A     	 ldr r2,.L193
 3493 000c 07F13003 	 add r3,r7,#48
 3494 0010 1188     	 ldrh r1,[r2]
 3495 0012 9278     	 ldrb r2,[r2,#2]
 3496 0014 1980     	 strh r1,[r3]
 3497 0016 9A70     	 strb r2,[r3,#2]
 859:../main.c     **** 		uint8_t null[18] = {0x00};							// Sends null for reads
 3498              	 .loc 8 859 0
 3499 0018 07F11C03 	 add r3,r7,#28
 3500 001c 0022     	 movs r2,#0
 3501 001e 1A60     	 str r2,[r3]
 3502 0020 0433     	 adds r3,r3,#4
 3503 0022 0022     	 movs r2,#0
 3504 0024 1A60     	 str r2,[r3]
 3505 0026 0433     	 adds r3,r3,#4
 3506 0028 0022     	 movs r2,#0
 3507 002a 1A60     	 str r2,[r3]
 3508 002c 0433     	 adds r3,r3,#4
 3509 002e 0022     	 movs r2,#0
 3510 0030 1A60     	 str r2,[r3]
 3511 0032 0433     	 adds r3,r3,#4
 3512 0034 0022     	 movs r2,#0
 3513 0036 1A80     	 strh r2,[r3]
 3514 0038 0233     	 adds r3,r3,#2
 860:../main.c     **** 		uint8_t write_A_SYS_CFG[3] = {0x4B, 0x68, 0x00};	// b(01101000) -- Neg Charge Pump Powered Down |
 3515              	 .loc 8 860 0
 3516 003a 744A     	 ldr r2,.L193+4
 3517 003c 07F11803 	 add r3,r7,#24
 3518 0040 1188     	 ldrh r1,[r2]
 3519 0042 9278     	 ldrb r2,[r2,#2]
 3520 0044 1980     	 strh r1,[r3]
 3521 0046 9A70     	 strb r2,[r3,#2]
 861:../main.c     **** 		uint8_t write_D_SYS_CFG[3] = {0x4C, 0x3C, 0x00};	// b(00111100) -- Watchdog Disabled | No CRC | 1
 3522              	 .loc 8 861 0
 3523 0048 714A     	 ldr r2,.L193+8
 3524 004a 07F11403 	 add r3,r7,#20
 3525 004e 1188     	 ldrh r1,[r2]
 3526 0050 9278     	 ldrb r2,[r2,#2]
 3527 0052 1980     	 strh r1,[r3]
 3528 0054 9A70     	 strb r2,[r3,#2]
 862:../main.c     **** 		uint8_t write_CLK1[3] = {0x4D, 0x02, 0x00};			// b(00000010) -- XTAL CLK Source | CLKIN /2
 3529              	 .loc 8 862 0
 3530 0056 6F4A     	 ldr r2,.L193+12
 3531 0058 07F11003 	 add r3,r7,#16
 3532 005c 1188     	 ldrh r1,[r2]
 3533 005e 9278     	 ldrb r2,[r2,#2]
 3534 0060 1980     	 strh r1,[r3]
 3535 0062 9A70     	 strb r2,[r3,#2]
 863:../main.c     **** 		uint8_t write_CLK2_43kHz[3] = {0x4E, 0x4E, 0x00};	// b(01001110) -- ICLK / 4 | OSR = fMOD / 48
 3536              	 .loc 8 863 0
 3537 0064 6C4A     	 ldr r2,.L193+16
 3538 0066 07F10C03 	 add r3,r7,#12
 3539 006a 1188     	 ldrh r1,[r2]
 3540 006c 9278     	 ldrb r2,[r2,#2]
 3541 006e 1980     	 strh r1,[r3]
 3542 0070 9A70     	 strb r2,[r3,#2]
 864:../main.c     **** 		uint8_t write_CLK2_8kHz[3] = {0x4E, 0x48, 0x00};	// b(01001000) -- ICLK / 4 | OSR = fMOD / 256
 3543              	 .loc 8 864 0
 3544 0072 6A4A     	 ldr r2,.L193+20
 3545 0074 07F10803 	 add r3,r7,#8
 3546 0078 1188     	 ldrh r1,[r2]
 3547 007a 9278     	 ldrb r2,[r2,#2]
 3548 007c 1980     	 strh r1,[r3]
 3549 007e 9A70     	 strb r2,[r3,#2]
 865:../main.c     **** 
 866:../main.c     **** 
 867:../main.c     **** 		uint8_t* write_CLK2 = NULL;
 3550              	 .loc 8 867 0
 3551 0080 0023     	 movs r3,#0
 3552 0082 7B63     	 str r3,[r7,#52]
 868:../main.c     **** 		if(rate == FAST_RATE) {
 3553              	 .loc 8 868 0
 3554 0084 FB79     	 ldrb r3,[r7,#7]
 3555 0086 002B     	 cmp r3,#0
 3556 0088 03D1     	 bne .L178
 869:../main.c     **** 			write_CLK2 = write_CLK2_43kHz;
 3557              	 .loc 8 869 0
 3558 008a 07F10C03 	 add r3,r7,#12
 3559 008e 7B63     	 str r3,[r7,#52]
 3560 0090 02E0     	 b .L179
 3561              	.L178:
 870:../main.c     **** 		} else {
 871:../main.c     **** 			write_CLK2 = write_CLK2_8kHz;
 3562              	 .loc 8 871 0
 3563 0092 07F10803 	 add r3,r7,#8
 3564 0096 7B63     	 str r3,[r7,#52]
 3565              	.L179:
 3566              	.LBB29:
 872:../main.c     **** 		}
 873:../main.c     **** 
 874:../main.c     **** 		// NOTE -- write_CLK2_43kHz gives a final sample rate of 42.667kHz
 875:../main.c     **** 		// NOTE -- write_CLK2_8kHz gives a final sample rate of 8kHz
 876:../main.c     **** 
 877:../main.c     **** 
 878:../main.c     **** 	// Clear configArray for debug
 879:../main.c     **** 		for (uint8_t i = 0; i<  56; i++){
 3567              	 .loc 8 879 0
 3568 0098 0023     	 movs r3,#0
 3569 009a 87F83330 	 strb r3,[r7,#51]
 3570 009e 09E0     	 b .L180
 3571              	.L181:
 880:../main.c     **** 			configArray[i] = 0x00;
 3572              	 .loc 8 880 0 discriminator 3
 3573 00a0 97F83330 	 ldrb r3,[r7,#51]
 3574 00a4 5E4A     	 ldr r2,.L193+24
 3575 00a6 0021     	 movs r1,#0
 3576 00a8 D154     	 strb r1,[r2,r3]
 879:../main.c     **** 			configArray[i] = 0x00;
 3577              	 .loc 8 879 0 discriminator 3
 3578 00aa 97F83330 	 ldrb r3,[r7,#51]
 3579 00ae 0133     	 adds r3,r3,#1
 3580 00b0 87F83330 	 strb r3,[r7,#51]
 3581              	.L180:
 879:../main.c     **** 			configArray[i] = 0x00;
 3582              	 .loc 8 879 0 is_stmt 0 discriminator 1
 3583 00b4 97F83330 	 ldrb r3,[r7,#51]
 3584 00b8 372B     	 cmp r3,#55
 3585 00ba F1D9     	 bls .L181
 3586              	.LBE29:
 881:../main.c     **** 		}
 882:../main.c     **** 
 883:../main.c     **** 	// Transfer Null
 884:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, configArray, 3U);
 3587              	 .loc 8 884 0 is_stmt 1
 3588 00bc 07F11C03 	 add r3,r7,#28
 3589 00c0 5848     	 ldr r0,.L193+28
 3590 00c2 1946     	 mov r1,r3
 3591 00c4 564A     	 ldr r2,.L193+24
 3592 00c6 0323     	 movs r3,#3
 3593 00c8 FFF7FEFF 	 bl SPI_MASTER_Transfer
 885:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3594              	 .loc 8 885 0
 3595 00cc 00BF     	 nop
 3596              	.L182:
 3597              	 .loc 8 885 0 is_stmt 0 discriminator 1
 3598 00ce 5548     	 ldr r0,.L193+28
 3599 00d0 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3600 00d4 0346     	 mov r3,r0
 3601 00d6 002B     	 cmp r3,#0
 3602 00d8 F9D1     	 bne .L182
 886:../main.c     **** 
 887:../main.c     **** 	//  Unlock ADC for configuration
 888:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, unlock, configArray, 3U);
 3603              	 .loc 8 888 0 is_stmt 1
 3604 00da 07F13003 	 add r3,r7,#48
 3605 00de 5148     	 ldr r0,.L193+28
 3606 00e0 1946     	 mov r1,r3
 3607 00e2 4F4A     	 ldr r2,.L193+24
 3608 00e4 0323     	 movs r3,#3
 3609 00e6 FFF7FEFF 	 bl SPI_MASTER_Transfer
 889:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3610              	 .loc 8 889 0
 3611 00ea 00BF     	 nop
 3612              	.L183:
 3613              	 .loc 8 889 0 is_stmt 0 discriminator 1
 3614 00ec 4D48     	 ldr r0,.L193+28
 3615 00ee FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3616 00f2 0346     	 mov r3,r0
 3617 00f4 002B     	 cmp r3,#0
 3618 00f6 F9D1     	 bne .L183
 890:../main.c     **** 
 891:../main.c     **** 	// Transfer Null
 892:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, configArray+3, 3U);
 3619              	 .loc 8 892 0 is_stmt 1
 3620 00f8 07F11C03 	 add r3,r7,#28
 3621 00fc 4948     	 ldr r0,.L193+28
 3622 00fe 1946     	 mov r1,r3
 3623 0100 494A     	 ldr r2,.L193+32
 3624 0102 0323     	 movs r3,#3
 3625 0104 FFF7FEFF 	 bl SPI_MASTER_Transfer
 893:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3626              	 .loc 8 893 0
 3627 0108 00BF     	 nop
 3628              	.L184:
 3629              	 .loc 8 893 0 is_stmt 0 discriminator 1
 3630 010a 4648     	 ldr r0,.L193+28
 3631 010c FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3632 0110 0346     	 mov r3,r0
 3633 0112 002B     	 cmp r3,#0
 3634 0114 F9D1     	 bne .L184
 894:../main.c     **** 
 895:../main.c     **** 	// Write to A_SYS_CFG (See Above)
 896:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, write_A_SYS_CFG, configArray+6, 3U);
 3635              	 .loc 8 896 0 is_stmt 1
 3636 0116 07F11803 	 add r3,r7,#24
 3637 011a 4248     	 ldr r0,.L193+28
 3638 011c 1946     	 mov r1,r3
 3639 011e 434A     	 ldr r2,.L193+36
 3640 0120 0323     	 movs r3,#3
 3641 0122 FFF7FEFF 	 bl SPI_MASTER_Transfer
 897:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3642              	 .loc 8 897 0
 3643 0126 00BF     	 nop
 3644              	.L185:
 3645              	 .loc 8 897 0 is_stmt 0 discriminator 1
 3646 0128 3E48     	 ldr r0,.L193+28
 3647 012a FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3648 012e 0346     	 mov r3,r0
 3649 0130 002B     	 cmp r3,#0
 3650 0132 F9D1     	 bne .L185
 898:../main.c     **** 		// Transfer Null
 899:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, configArray+9, 3U);
 3651              	 .loc 8 899 0 is_stmt 1
 3652 0134 07F11C03 	 add r3,r7,#28
 3653 0138 3A48     	 ldr r0,.L193+28
 3654 013a 1946     	 mov r1,r3
 3655 013c 3C4A     	 ldr r2,.L193+40
 3656 013e 0323     	 movs r3,#3
 3657 0140 FFF7FEFF 	 bl SPI_MASTER_Transfer
 900:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3658              	 .loc 8 900 0
 3659 0144 00BF     	 nop
 3660              	.L186:
 3661              	 .loc 8 900 0 is_stmt 0 discriminator 1
 3662 0146 3748     	 ldr r0,.L193+28
 3663 0148 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3664 014c 0346     	 mov r3,r0
 3665 014e 002B     	 cmp r3,#0
 3666 0150 F9D1     	 bne .L186
 901:../main.c     **** 
 902:../main.c     **** 	// Write to D_SYS_CFG (See Above)
 903:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, write_D_SYS_CFG, configArray+12, 3U);
 3667              	 .loc 8 903 0 is_stmt 1
 3668 0152 07F11403 	 add r3,r7,#20
 3669 0156 3348     	 ldr r0,.L193+28
 3670 0158 1946     	 mov r1,r3
 3671 015a 364A     	 ldr r2,.L193+44
 3672 015c 0323     	 movs r3,#3
 3673 015e FFF7FEFF 	 bl SPI_MASTER_Transfer
 904:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3674              	 .loc 8 904 0
 3675 0162 00BF     	 nop
 3676              	.L187:
 3677              	 .loc 8 904 0 is_stmt 0 discriminator 1
 3678 0164 2F48     	 ldr r0,.L193+28
 3679 0166 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3680 016a 0346     	 mov r3,r0
 3681 016c 002B     	 cmp r3,#0
 3682 016e F9D1     	 bne .L187
 905:../main.c     **** 
 906:../main.c     **** 	// Transfer Null
 907:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, configArray+15, 3U);
 3683              	 .loc 8 907 0 is_stmt 1
 3684 0170 07F11C03 	 add r3,r7,#28
 3685 0174 2B48     	 ldr r0,.L193+28
 3686 0176 1946     	 mov r1,r3
 3687 0178 2F4A     	 ldr r2,.L193+48
 3688 017a 0323     	 movs r3,#3
 3689 017c FFF7FEFF 	 bl SPI_MASTER_Transfer
 908:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3690              	 .loc 8 908 0
 3691 0180 00BF     	 nop
 3692              	.L188:
 3693              	 .loc 8 908 0 is_stmt 0 discriminator 1
 3694 0182 2848     	 ldr r0,.L193+28
 3695 0184 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3696 0188 0346     	 mov r3,r0
 3697 018a 002B     	 cmp r3,#0
 3698 018c F9D1     	 bne .L188
 909:../main.c     **** 
 910:../main.c     **** 	// Write to CLK1 (See Above)
 911:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, write_CLK1, configArray+18, 3U);
 3699              	 .loc 8 911 0 is_stmt 1
 3700 018e 07F11003 	 add r3,r7,#16
 3701 0192 2448     	 ldr r0,.L193+28
 3702 0194 1946     	 mov r1,r3
 3703 0196 294A     	 ldr r2,.L193+52
 3704 0198 0323     	 movs r3,#3
 3705 019a FFF7FEFF 	 bl SPI_MASTER_Transfer
 912:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3706              	 .loc 8 912 0
 3707 019e 00BF     	 nop
 3708              	.L189:
 3709              	 .loc 8 912 0 is_stmt 0 discriminator 1
 3710 01a0 2048     	 ldr r0,.L193+28
 3711 01a2 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3712 01a6 0346     	 mov r3,r0
 3713 01a8 002B     	 cmp r3,#0
 3714 01aa F9D1     	 bne .L189
 913:../main.c     **** 
 914:../main.c     **** 	// Transfer Null
 915:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, configArray+21, 3U);
 3715              	 .loc 8 915 0 is_stmt 1
 3716 01ac 07F11C03 	 add r3,r7,#28
 3717 01b0 1C48     	 ldr r0,.L193+28
 3718 01b2 1946     	 mov r1,r3
 3719 01b4 224A     	 ldr r2,.L193+56
 3720 01b6 0323     	 movs r3,#3
 3721 01b8 FFF7FEFF 	 bl SPI_MASTER_Transfer
 916:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3722              	 .loc 8 916 0
 3723 01bc 00BF     	 nop
 3724              	.L190:
 3725              	 .loc 8 916 0 is_stmt 0 discriminator 1
 3726 01be 1948     	 ldr r0,.L193+28
 3727 01c0 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3728 01c4 0346     	 mov r3,r0
 3729 01c6 002B     	 cmp r3,#0
 3730 01c8 F9D1     	 bne .L190
 917:../main.c     **** 
 918:../main.c     **** 	// Write to CLK2 (See Above)
 919:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, write_CLK2, configArray+24, 3U);
 3731              	 .loc 8 919 0 is_stmt 1
 3732 01ca 1648     	 ldr r0,.L193+28
 3733 01cc 796B     	 ldr r1,[r7,#52]
 3734 01ce 1D4A     	 ldr r2,.L193+60
 3735 01d0 0323     	 movs r3,#3
 3736 01d2 FFF7FEFF 	 bl SPI_MASTER_Transfer
 920:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3737              	 .loc 8 920 0
 3738 01d6 00BF     	 nop
 3739              	.L191:
 3740              	 .loc 8 920 0 is_stmt 0 discriminator 1
 3741 01d8 1248     	 ldr r0,.L193+28
 3742 01da FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3743 01de 0346     	 mov r3,r0
 3744 01e0 002B     	 cmp r3,#0
 3745 01e2 F9D1     	 bne .L191
 921:../main.c     **** 
 922:../main.c     **** 	// Transfer Null
 923:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, configArray+27, 3U);
 3746              	 .loc 8 923 0 is_stmt 1
 3747 01e4 07F11C03 	 add r3,r7,#28
 3748 01e8 0E48     	 ldr r0,.L193+28
 3749 01ea 1946     	 mov r1,r3
 3750 01ec 164A     	 ldr r2,.L193+64
 3751 01ee 0323     	 movs r3,#3
 3752 01f0 FFF7FEFF 	 bl SPI_MASTER_Transfer
 924:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3753              	 .loc 8 924 0
 3754 01f4 00BF     	 nop
 3755              	.L192:
 3756              	 .loc 8 924 0 is_stmt 0 discriminator 1
 3757 01f6 0B48     	 ldr r0,.L193+28
 3758 01f8 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3759 01fc 0346     	 mov r3,r0
 3760 01fe 002B     	 cmp r3,#0
 3761 0200 F9D1     	 bne .L192
 925:../main.c     **** 
 926:../main.c     **** }
 3762              	 .loc 8 926 0 is_stmt 1
 3763 0202 3837     	 adds r7,r7,#56
 3764              	.LCFI114:
 3765              	 .cfi_def_cfa_offset 8
 3766 0204 BD46     	 mov sp,r7
 3767              	.LCFI115:
 3768              	 .cfi_def_cfa_register 13
 3769              	 
 3770 0206 80BD     	 pop {r7,pc}
 3771              	.L194:
 3772              	 .align 2
 3773              	.L193:
 3774 0208 00070000 	 .word .LC1
 3775 020c 04070000 	 .word .LC2
 3776 0210 08070000 	 .word .LC3
 3777 0214 0C070000 	 .word .LC4
 3778 0218 10070000 	 .word .LC5
 3779 021c 14070000 	 .word .LC6
 3780 0220 00000000 	 .word configArray
 3781 0224 00000000 	 .word SPI_MASTER_ADC
 3782 0228 03000000 	 .word configArray+3
 3783 022c 06000000 	 .word configArray+6
 3784 0230 09000000 	 .word configArray+9
 3785 0234 0C000000 	 .word configArray+12
 3786 0238 0F000000 	 .word configArray+15
 3787 023c 12000000 	 .word configArray+18
 3788 0240 15000000 	 .word configArray+21
 3789 0244 18000000 	 .word configArray+24
 3790 0248 1B000000 	 .word configArray+27
 3791              	 .cfi_endproc
 3792              	.LFE464:
 3794              	 .section .text.adc_soft_reset,"ax",%progbits
 3795              	 .align 2
 3796              	 .global adc_soft_reset
 3797              	 .thumb
 3798              	 .thumb_func
 3800              	adc_soft_reset:
 3801              	.LFB465:
 927:../main.c     **** 
 928:../main.c     **** // perform a software reset on the ADC
 929:../main.c     **** // blocking operation
 930:../main.c     **** void adc_soft_reset() {
 3802              	 .loc 8 930 0
 3803              	 .cfi_startproc
 3804              	 
 3805              	 
 3806 0000 80B5     	 push {r7,lr}
 3807              	.LCFI116:
 3808              	 .cfi_def_cfa_offset 8
 3809              	 .cfi_offset 7,-8
 3810              	 .cfi_offset 14,-4
 3811 0002 82B0     	 sub sp,sp,#8
 3812              	.LCFI117:
 3813              	 .cfi_def_cfa_offset 16
 3814 0004 00AF     	 add r7,sp,#0
 3815              	.LCFI118:
 3816              	 .cfi_def_cfa_register 7
 931:../main.c     **** 	uint8_t reset_cmd[3] = {0x00, 0x11, 0x00};
 3817              	 .loc 8 931 0
 3818 0006 0023     	 movs r3,#0
 3819 0008 3B71     	 strb r3,[r7,#4]
 3820 000a 1123     	 movs r3,#17
 3821 000c 7B71     	 strb r3,[r7,#5]
 3822 000e 0023     	 movs r3,#0
 3823 0010 BB71     	 strb r3,[r7,#6]
 932:../main.c     **** 
 933:../main.c     **** 	// could do SPI transfer and read first 24 bits (status word)
 934:../main.c     **** 	// status should be READY (0xFFdd) where dd is the device id
 935:../main.c     **** 
 936:../main.c     **** 	while(SPI_MASTER_IsTxBusy(&SPI_MASTER_ADC)) {};
 3824              	 .loc 8 936 0
 3825 0012 00BF     	 nop
 3826              	.L196:
 3827              	 .loc 8 936 0 is_stmt 0 discriminator 1
 3828 0014 0A48     	 ldr r0,.L198
 3829 0016 FFF7FEFF 	 bl SPI_MASTER_IsTxBusy
 3830 001a 0346     	 mov r3,r0
 3831 001c 002B     	 cmp r3,#0
 3832 001e F9D1     	 bne .L196
 937:../main.c     **** 	SPI_MASTER_Transmit(&SPI_MASTER_ADC, reset_cmd, 3);
 3833              	 .loc 8 937 0 is_stmt 1
 3834 0020 3B1D     	 adds r3,r7,#4
 3835 0022 0748     	 ldr r0,.L198
 3836 0024 1946     	 mov r1,r3
 3837 0026 0322     	 movs r2,#3
 3838 0028 FFF7FEFF 	 bl SPI_MASTER_Transmit
 938:../main.c     **** 	while(SPI_MASTER_IsTxBusy(&SPI_MASTER_ADC)) {};
 3839              	 .loc 8 938 0
 3840 002c 00BF     	 nop
 3841              	.L197:
 3842              	 .loc 8 938 0 is_stmt 0 discriminator 1
 3843 002e 0448     	 ldr r0,.L198
 3844 0030 FFF7FEFF 	 bl SPI_MASTER_IsTxBusy
 3845 0034 0346     	 mov r3,r0
 3846 0036 002B     	 cmp r3,#0
 3847 0038 F9D1     	 bne .L197
 939:../main.c     **** }
 3848              	 .loc 8 939 0 is_stmt 1
 3849 003a 0837     	 adds r7,r7,#8
 3850              	.LCFI119:
 3851              	 .cfi_def_cfa_offset 8
 3852 003c BD46     	 mov sp,r7
 3853              	.LCFI120:
 3854              	 .cfi_def_cfa_register 13
 3855              	 
 3856 003e 80BD     	 pop {r7,pc}
 3857              	.L199:
 3858              	 .align 2
 3859              	.L198:
 3860 0040 00000000 	 .word SPI_MASTER_ADC
 3861              	 .cfi_endproc
 3862              	.LFE465:
 3864              	 .section .rodata
 3865 0717 00       	 .align 2
 3866              	.LC7:
 3867 0718 0F       	 .byte 15
 3868 0719 0F       	 .byte 15
 3869 071a 00       	 .byte 0
 3870 071b 00       	 .section .text.xmc_ADC_setup,"ax",%progbits
 3871              	 .align 2
 3872              	 .global xmc_ADC_setup
 3873              	 .thumb
 3874              	 .thumb_func
 3876              	xmc_ADC_setup:
 3877              	.LFB466:
 940:../main.c     **** 
 941:../main.c     **** void xmc_ADC_setup(){
 3878              	 .loc 8 941 0
 3879              	 .cfi_startproc
 3880              	 
 3881              	 
 3882 0000 80B5     	 push {r7,lr}
 3883              	.LCFI121:
 3884              	 .cfi_def_cfa_offset 8
 3885              	 .cfi_offset 7,-8
 3886              	 .cfi_offset 14,-4
 3887 0002 88B0     	 sub sp,sp,#32
 3888              	.LCFI122:
 3889              	 .cfi_def_cfa_offset 40
 3890 0004 00AF     	 add r7,sp,#0
 3891              	.LCFI123:
 3892              	 .cfi_def_cfa_register 7
 942:../main.c     **** 	uint8_t null[18] = {0x00};						// Sends null for reads
 3893              	 .loc 8 942 0
 3894 0006 07F10C03 	 add r3,r7,#12
 3895 000a 0022     	 movs r2,#0
 3896 000c 1A60     	 str r2,[r3]
 3897 000e 0433     	 adds r3,r3,#4
 3898 0010 0022     	 movs r2,#0
 3899 0012 1A60     	 str r2,[r3]
 3900 0014 0433     	 adds r3,r3,#4
 3901 0016 0022     	 movs r2,#0
 3902 0018 1A60     	 str r2,[r3]
 3903 001a 0433     	 adds r3,r3,#4
 3904 001c 0022     	 movs r2,#0
 3905 001e 1A60     	 str r2,[r3]
 3906 0020 0433     	 adds r3,r3,#4
 3907 0022 0022     	 movs r2,#0
 3908 0024 1A80     	 strh r2,[r3]
 3909 0026 0233     	 adds r3,r3,#2
 943:../main.c     **** 	// I actually think the ADC_ENA register address is 0x04 (was 0x4F before)
 944:../main.c     **** 	uint8_t write_ADC_ENA[3] = {0x0F, 0x0F, 0x00};	// b(00001111) -- Enables all ADC channels (note: n
 3910              	 .loc 8 944 0
 3911 0028 274A     	 ldr r2,.L205
 3912 002a 07F10803 	 add r3,r7,#8
 3913 002e 1188     	 ldrh r1,[r2]
 3914 0030 9278     	 ldrb r2,[r2,#2]
 3915 0032 1980     	 strh r1,[r3]
 3916 0034 9A70     	 strb r2,[r3,#2]
 945:../main.c     **** 	uint8_t wakeup[3] = {0x00, 0x33, 0x00};			// b(00110011) -- Bring ADC out of standby (start collec
 3917              	 .loc 8 945 0
 3918 0036 0023     	 movs r3,#0
 3919 0038 3B71     	 strb r3,[r7,#4]
 3920 003a 3323     	 movs r3,#51
 3921 003c 7B71     	 strb r3,[r7,#5]
 3922 003e 0023     	 movs r3,#0
 3923 0040 BB71     	 strb r3,[r7,#6]
 946:../main.c     **** 
 947:../main.c     **** 	// Write to ADC_ENA (See Above)
 948:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, write_ADC_ENA, configArray, 3U);
 3924              	 .loc 8 948 0
 3925 0042 07F10803 	 add r3,r7,#8
 3926 0046 2148     	 ldr r0,.L205+4
 3927 0048 1946     	 mov r1,r3
 3928 004a 214A     	 ldr r2,.L205+8
 3929 004c 0323     	 movs r3,#3
 3930 004e FFF7FEFF 	 bl SPI_MASTER_Transfer
 949:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3931              	 .loc 8 949 0
 3932 0052 00BF     	 nop
 3933              	.L201:
 3934              	 .loc 8 949 0 is_stmt 0 discriminator 1
 3935 0054 1D48     	 ldr r0,.L205+4
 3936 0056 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3937 005a 0346     	 mov r3,r0
 3938 005c 002B     	 cmp r3,#0
 3939 005e F9D1     	 bne .L201
 950:../main.c     **** 
 951:../main.c     **** 	// Transfer Null
 952:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, configArray+30, 3U);
 3940              	 .loc 8 952 0 is_stmt 1
 3941 0060 07F10C03 	 add r3,r7,#12
 3942 0064 1948     	 ldr r0,.L205+4
 3943 0066 1946     	 mov r1,r3
 3944 0068 1A4A     	 ldr r2,.L205+12
 3945 006a 0323     	 movs r3,#3
 3946 006c FFF7FEFF 	 bl SPI_MASTER_Transfer
 953:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3947              	 .loc 8 953 0
 3948 0070 00BF     	 nop
 3949              	.L202:
 3950              	 .loc 8 953 0 is_stmt 0 discriminator 1
 3951 0072 1648     	 ldr r0,.L205+4
 3952 0074 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3953 0078 0346     	 mov r3,r0
 3954 007a 002B     	 cmp r3,#0
 3955 007c F9D1     	 bne .L202
 954:../main.c     **** 
 955:../main.c     **** 	// Wakeup ADC and start conversions
 956:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, wakeup, configArray, 3U);
 3956              	 .loc 8 956 0 is_stmt 1
 3957 007e 3B1D     	 adds r3,r7,#4
 3958 0080 1248     	 ldr r0,.L205+4
 3959 0082 1946     	 mov r1,r3
 3960 0084 124A     	 ldr r2,.L205+8
 3961 0086 0323     	 movs r3,#3
 3962 0088 FFF7FEFF 	 bl SPI_MASTER_Transfer
 957:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3963              	 .loc 8 957 0
 3964 008c 00BF     	 nop
 3965              	.L203:
 3966              	 .loc 8 957 0 is_stmt 0 discriminator 1
 3967 008e 0F48     	 ldr r0,.L205+4
 3968 0090 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3969 0094 0346     	 mov r3,r0
 3970 0096 002B     	 cmp r3,#0
 3971 0098 F9D1     	 bne .L203
 958:../main.c     **** 
 959:../main.c     **** 	// Transfer Null
 960:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, configArray+33, 3U);
 3972              	 .loc 8 960 0 is_stmt 1
 3973 009a 07F10C03 	 add r3,r7,#12
 3974 009e 0B48     	 ldr r0,.L205+4
 3975 00a0 1946     	 mov r1,r3
 3976 00a2 0D4A     	 ldr r2,.L205+16
 3977 00a4 0323     	 movs r3,#3
 3978 00a6 FFF7FEFF 	 bl SPI_MASTER_Transfer
 961:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3979              	 .loc 8 961 0
 3980 00aa 00BF     	 nop
 3981              	.L204:
 3982              	 .loc 8 961 0 is_stmt 0 discriminator 1
 3983 00ac 0748     	 ldr r0,.L205+4
 3984 00ae FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3985 00b2 0346     	 mov r3,r0
 3986 00b4 002B     	 cmp r3,#0
 3987 00b6 F9D1     	 bne .L204
 962:../main.c     **** 
 963:../main.c     **** 	// Set to "infinite" frame length
 964:../main.c     **** 		XMC_SPI_CH_SetFrameLength(XMC_SPI2_CH0, 64); // When set to 64, frame does not end based on DAVE 
 3988              	 .loc 8 964 0 is_stmt 1
 3989 00b8 0848     	 ldr r0,.L205+20
 3990 00ba 4021     	 movs r1,#64
 3991 00bc FFF7FEFF 	 bl XMC_SPI_CH_SetFrameLength
 965:../main.c     **** 
 966:../main.c     **** }
 3992              	 .loc 8 966 0
 3993 00c0 2037     	 adds r7,r7,#32
 3994              	.LCFI124:
 3995              	 .cfi_def_cfa_offset 8
 3996 00c2 BD46     	 mov sp,r7
 3997              	.LCFI125:
 3998              	 .cfi_def_cfa_register 13
 3999              	 
 4000 00c4 80BD     	 pop {r7,pc}
 4001              	.L206:
 4002 00c6 00BF     	 .align 2
 4003              	.L205:
 4004 00c8 18070000 	 .word .LC7
 4005 00cc 00000000 	 .word SPI_MASTER_ADC
 4006 00d0 00000000 	 .word configArray
 4007 00d4 1E000000 	 .word configArray+30
 4008 00d8 21000000 	 .word configArray+33
 4009 00dc 00400248 	 .word 1208107008
 4010              	 .cfi_endproc
 4011              	.LFE466:
 4013              	 .text
 4014              	.Letext0:
 4015              	 .file 9 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stddef.h"
 4016              	 .file 10 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 4017              	 .file 11 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 4018              	 .file 12 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\sys\\_types.h"
 4019              	 .file 13 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Infineon/XMC4700_series/Include/XMC4700.h"
 4020              	 .file 14 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc4_scu.h"
 4021              	 .file 15 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_gpio.h"
 4022              	 .file 16 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc4_gpio.h"
 4023              	 .file 17 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SYSTIMER/systimer.h"
 4024              	 .file 18 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\sys\\types.h"
 4025              	 .file 19 "c:\\users\\will\\documents\\github\\launch-daq\\dave\\generated\\eth_lwip\\lwip\\port\\include\\arch\\cc.h"
 4026              	 .file 20 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/ETH_LWIP/lwip/include/lwip/err.h"
 4027              	 .file 21 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_eth_mac.h"
 4028              	 .file 22 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/ETH_LWIP/lwip/include/lwip/pbuf.h"
 4029              	 .file 23 "c:\\users\\will\\documents\\github\\launch-daq\\dave\\generated\\eth_lwip\\lwip\\include\\ipv4\\lwip\\ip_addr.h"
 4030              	 .file 24 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/ETH_LWIP/lwip/include/lwip/netif.h"
 4031              	 .file 25 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/ETH_LWIP/lwip/include/lwip/udp.h"
 4032              	 .file 26 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/ETH_LWIP/eth_lwip.h"
 4033              	 .file 27 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_dma.h"
 4034              	 .file 28 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/GLOBAL_DMA/global_dma.h"
 4035              	 .file 29 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_ccu4.h"
 4036              	 .file 30 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/GLOBAL_CCU4/global_ccu4.h"
 4037              	 .file 31 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/TIMER/timer.h"
 4038              	 .file 32 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_eru.h"
 4039              	 .file 33 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/E_EEPROM_XMC4/e_eeprom_xmc4.h"
 4040              	 .file 34 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/DAVE.h"
 4041              	 .file 35 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Infineon/XMC4700_series/Include/system_XMC4700.h"
 4042              	 .file 36 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/ETH_LWIP/eth_lwip_extern.h"
 4043              	 .file 37 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER/spi_master_extern.h"
 4044              	 .file 38 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/TIMER/timer_extern.h"
 4045              	 .file 39 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT/pin_interrupt_extern.h"
 4046              	 .file 40 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT/interrupt_extern.h"
DEFINED SYMBOLS
                            *ABS*:00000000 main.c
    {standard input}:20     .text.NVIC_EnableIRQ:00000000 $t
    {standard input}:24     .text.NVIC_EnableIRQ:00000000 NVIC_EnableIRQ
    {standard input}:69     .text.NVIC_EnableIRQ:0000002c $d
    {standard input}:74     .text.NVIC_SystemReset:00000000 $t
    {standard input}:78     .text.NVIC_SystemReset:00000000 NVIC_SystemReset
    {standard input}:136    .text.NVIC_SystemReset:00000020 $d
    {standard input}:142    .text.XMC_USIC_CH_SetFrameLength:00000000 $t
    {standard input}:146    .text.XMC_USIC_CH_SetFrameLength:00000000 XMC_USIC_CH_SetFrameLength
    {standard input}:196    .text.XMC_SPI_CH_SetFrameLength:00000000 $t
    {standard input}:200    .text.XMC_SPI_CH_SetFrameLength:00000000 XMC_SPI_CH_SetFrameLength
    {standard input}:239    .text.SPI_MASTER_IsTxBusy:00000000 $t
    {standard input}:243    .text.SPI_MASTER_IsTxBusy:00000000 SPI_MASTER_IsTxBusy
    {standard input}:285    .text.SPI_MASTER_IsRxBusy:00000000 $t
    {standard input}:289    .text.SPI_MASTER_IsRxBusy:00000000 SPI_MASTER_IsRxBusy
    {standard input}:330    .text.SPI_MASTER_EnableSlaveSelectSignal:00000000 $t
    {standard input}:334    .text.SPI_MASTER_EnableSlaveSelectSignal:00000000 SPI_MASTER_EnableSlaveSelectSignal
    {standard input}:379    .text.PIN_INTERRUPT_Enable:00000000 $t
    {standard input}:383    .text.PIN_INTERRUPT_Enable:00000000 PIN_INTERRUPT_Enable
    {standard input}:421    .text.INTERRUPT_Enable:00000000 $t
    {standard input}:425    .text.INTERRUPT_Enable:00000000 INTERRUPT_Enable
    {standard input}:467    .bss.sequence_number:00000000 sequence_number
    {standard input}:464    .bss.sequence_number:00000000 $d
    {standard input}:474    .bss.millisec:00000000 millisec
    {standard input}:471    .bss.millisec:00000000 $d
                            *COM*:0000001e ADC0_buff
                            *COM*:0000001e ADC1_buff
                            *COM*:0000001c TC_buff
    {standard input}:483    .bss.read_tc:00000000 read_tc
    {standard input}:484    .bss.read_tc:00000000 $d
    {standard input}:489    .bss.read_adc0:00000000 read_adc0
    {standard input}:490    .bss.read_adc0:00000000 $d
    {standard input}:495    .bss.read_adc1:00000000 read_adc1
    {standard input}:496    .bss.read_adc1:00000000 $d
    {standard input}:502    .bss.configArray:00000000 configArray
    {standard input}:499    .bss.configArray:00000000 $d
                            *COM*:0000001c flash
                            *COM*:00000004 pcb
                            *COM*:00000004 p
                            *COM*:00000004 netif
                            *COM*:00000004 tftp_pcb
                            *COM*:00000004 tftp_p
    {standard input}:515    .bss.tftp_buff_index:00000000 tftp_buff_index
    {standard input}:512    .bss.tftp_buff_index:00000000 $d
                            *COM*:00001000 tftp_buff
    {standard input}:523    .bss.curr_block:00000000 curr_block
    {standard input}:520    .bss.curr_block:00000000 $d
    {standard input}:530    .bss.ack_num:00000000 ack_num
    {standard input}:527    .bss.ack_num:00000000 $d
    {standard input}:536    .bss.tftp_send:00000000 tftp_send
    {standard input}:537    .bss.tftp_send:00000000 $d
                            *COM*:00000004 last_addr
                            *COM*:00000002 last_port
    {standard input}:569    .data.help_msg:00000000 help_msg
    {standard input}:542    .rodata:00000000 $d
    {standard input}:566    .data.help_msg:00000000 $d
    {standard input}:642    .text.parse_config_commands:00000000 $t
    {standard input}:647    .text.parse_config_commands:00000000 parse_config_commands
    {standard input}:1469   .text.tftp_err:00000000 tftp_err
    {standard input}:1680   .text.my_tolower:00000000 my_tolower
    {standard input}:1085   .text.parse_config_commands:000002cc $d
    {standard input}:1109   .text.parse_config_commands:00000324 $t
    {standard input}:2632   .text.local_udp_reset:00000000 local_udp_reset
    {standard input}:2578   .text.write_flash_config:00000000 write_flash_config
    {standard input}:3800   .text.adc_soft_reset:00000000 adc_soft_reset
    {standard input}:1211   .text.parse_config_commands:000003c8 $d
    {standard input}:1226   .text.tftp_send_data:00000000 $t
    {standard input}:1231   .text.tftp_send_data:00000000 tftp_send_data
    {standard input}:1454   .text.tftp_send_data:00000164 $d
    {standard input}:1464   .text.tftp_err:00000000 $t
    {standard input}:1578   .text.tftp_err:000000a8 $d
    {standard input}:1585   .text.tftp_ack:00000000 $t
    {standard input}:1590   .text.tftp_ack:00000000 tftp_ack
    {standard input}:1668   .text.tftp_ack:0000006c $d
    {standard input}:1675   .text.my_tolower:00000000 $t
    {standard input}:1747   .text.tftp_check_octet_mode:00000000 $t
    {standard input}:1752   .text.tftp_check_octet_mode:00000000 tftp_check_octet_mode
    {standard input}:1916   .text.tftp_check_octet_mode:000000dc $d
    {standard input}:1952   .text.tftp_recv:00000000 $t
    {standard input}:1957   .text.tftp_recv:00000000 tftp_recv
    {standard input}:2345   .text.tftp_recv:0000026c $d
    {standard input}:2365   .text.tftp_init:00000000 $t
    {standard input}:2370   .text.tftp_init:00000000 tftp_init
    {standard input}:2416   .text.tftp_init:00000040 $d
    {standard input}:2434   .text.load_flash_config:00000000 $t
    {standard input}:2439   .text.load_flash_config:00000000 load_flash_config
    {standard input}:2562   .text.load_flash_config:000000b4 $d
    {standard input}:2573   .text.write_flash_config:00000000 $t
    {standard input}:2622   .text.write_flash_config:00000030 $d
    {standard input}:2627   .text.local_udp_reset:00000000 $t
    {standard input}:2668   .text.local_udp_reset:00000028 $d
    {standard input}:2678   .text.local_udp_init:00000000 $t
    {standard input}:2683   .text.local_udp_init:00000000 local_udp_init
    {standard input}:2722   .text.local_udp_init:0000002c $d
    {standard input}:2730   .text.send_data:00000000 $t
    {standard input}:2735   .text.send_data:00000000 send_data
    {standard input}:2802   .text.send_data:00000054 $d
    {standard input}:2817   .text.main:00000000 $t
    {standard input}:2822   .text.main:00000000 main
    {standard input}:3472   .text.adc_register_config:00000000 adc_register_config
    {standard input}:3876   .text.xmc_ADC_setup:00000000 xmc_ADC_setup
    {standard input}:3212   .text.main:00000298 $d
    {standard input}:3238   .text.CCU43_1_IRQHandler:00000000 $t
    {standard input}:3243   .text.CCU43_1_IRQHandler:00000000 CCU43_1_IRQHandler
    {standard input}:3273   .text.CCU43_1_IRQHandler:00000018 $d
    {standard input}:3279   .text.CCU43_0_IRQHandler:00000000 $t
    {standard input}:3284   .text.CCU43_0_IRQHandler:00000000 CCU43_0_IRQHandler
    {standard input}:3324   .text.CCU43_0_IRQHandler:00000030 $d
    {standard input}:3334   .text.ERU0_3_IRQHandler:00000000 $t
    {standard input}:3339   .text.ERU0_3_IRQHandler:00000000 ERU0_3_IRQHandler
    {standard input}:3376   .text.ERU0_3_IRQHandler:00000028 $d
    {standard input}:3385   .text.ERU0_2_IRQHandler:00000000 $t
    {standard input}:3390   .text.ERU0_2_IRQHandler:00000000 ERU0_2_IRQHandler
    {standard input}:3427   .text.ERU0_2_IRQHandler:00000028 $d
    {standard input}:3467   .text.adc_register_config:00000000 $t
    {standard input}:3774   .text.adc_register_config:00000208 $d
    {standard input}:3795   .text.adc_soft_reset:00000000 $t
    {standard input}:3860   .text.adc_soft_reset:00000040 $d
    {standard input}:3871   .text.xmc_ADC_setup:00000000 $t
    {standard input}:4004   .text.xmc_ADC_setup:000000c8 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
XMC_SPI_CH_EnableSlaveSelect
strlen
strcmp
ipaddr_aton
atoi
lwip_htons
memcpy
udp_sendto_if
lwip_ntohs
udp_new
udp_bind
pbuf_alloc
udp_recv
ip_addr_any
E_EEPROM_XMC4_IsFlashEmpty
E_EEPROM_XMC4_ReadArray
E_EEPROM_XMC4_WriteArray
E_EEPROM_XMC4_UpdateFlashContents
netif_set_addr
ETH_LWIP_0
DAVE_Init
SYSTIMER_CreateTimer
SYSTIMER_StartTimer
SPI_MASTER_Receive
SPI_MASTER_Transfer
SPI_MASTER_ADC
sys_check_timeouts
PIN_INTERRUPT_ADC0
PIN_INTERRUPT_ADC1
INTERRUPT_TC
INTERRUPT_TIMESTAMP
SPI_MASTER_TC
TIMER_ClearEvent
TIMER_TIMESTAMP
TIMER_GetTime
TIMER_TC
SPI_MASTER_Transmit
