// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "kernel3_A_IO_L2_in_inter_trans_boundary.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic kernel3_A_IO_L2_in_inter_trans_boundary::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic kernel3_A_IO_L2_in_inter_trans_boundary::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> kernel3_A_IO_L2_in_inter_trans_boundary::ap_ST_fsm_state1 = "1";
const sc_lv<3> kernel3_A_IO_L2_in_inter_trans_boundary::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> kernel3_A_IO_L2_in_inter_trans_boundary::ap_ST_fsm_state4 = "100";
const bool kernel3_A_IO_L2_in_inter_trans_boundary::ap_const_boolean_1 = true;
const sc_lv<32> kernel3_A_IO_L2_in_inter_trans_boundary::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> kernel3_A_IO_L2_in_inter_trans_boundary::ap_const_lv32_1 = "1";
const bool kernel3_A_IO_L2_in_inter_trans_boundary::ap_const_boolean_0 = false;
const sc_lv<1> kernel3_A_IO_L2_in_inter_trans_boundary::ap_const_lv1_0 = "0";
const sc_lv<1> kernel3_A_IO_L2_in_inter_trans_boundary::ap_const_lv1_1 = "1";
const sc_lv<10> kernel3_A_IO_L2_in_inter_trans_boundary::ap_const_lv10_0 = "0000000000";
const sc_lv<5> kernel3_A_IO_L2_in_inter_trans_boundary::ap_const_lv5_0 = "00000";
const sc_lv<6> kernel3_A_IO_L2_in_inter_trans_boundary::ap_const_lv6_0 = "000000";
const sc_lv<10> kernel3_A_IO_L2_in_inter_trans_boundary::ap_const_lv10_200 = "1000000000";
const sc_lv<10> kernel3_A_IO_L2_in_inter_trans_boundary::ap_const_lv10_1 = "1";
const sc_lv<5> kernel3_A_IO_L2_in_inter_trans_boundary::ap_const_lv5_1 = "1";
const sc_lv<6> kernel3_A_IO_L2_in_inter_trans_boundary::ap_const_lv6_20 = "100000";
const sc_lv<6> kernel3_A_IO_L2_in_inter_trans_boundary::ap_const_lv6_1 = "1";
const sc_lv<11> kernel3_A_IO_L2_in_inter_trans_boundary::ap_const_lv11_200 = "1000000000";
const sc_lv<32> kernel3_A_IO_L2_in_inter_trans_boundary::ap_const_lv32_2 = "10";

kernel3_A_IO_L2_in_inter_trans_boundary::kernel3_A_IO_L2_in_inter_trans_boundary(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln321_5_fu_191_p2);
    sensitive << ( add_ln321_fu_185_p2 );

    SC_METHOD(thread_add_ln321_fu_185_p2);
    sensitive << ( zext_ln321_fu_182_p1 );
    sensitive << ( zext_ln94_fu_178_p1 );

    SC_METHOD(thread_add_ln700_14_fu_165_p2);
    sensitive << ( select_ln544_fu_149_p3 );

    SC_METHOD(thread_add_ln700_fu_137_p2);
    sensitive << ( ap_phi_mux_p_060_0_0_phi_fu_107_p4 );

    SC_METHOD(thread_add_ln92_fu_131_p2);
    sensitive << ( indvar_flatten_reg_92 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( fifo_A_in_V_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln92_reg_202 );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( fifo_A_in_V_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln92_reg_202 );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);
    sensitive << ( fifo_A_in_V_V_empty_n );
    sensitive << ( icmp_ln92_reg_202 );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln92_fu_125_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_phi_mux_p_060_0_0_phi_fu_107_p4);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln92_reg_202 );
    sensitive << ( p_060_0_0_reg_103 );
    sensitive << ( select_ln544_138_reg_216 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_fifo_A_in_V_V_blk_n);
    sensitive << ( fifo_A_in_V_V_empty_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln92_reg_202 );

    SC_METHOD(thread_fifo_A_in_V_V_read);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln92_reg_202 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_icmp_ln92_fu_125_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( indvar_flatten_reg_92 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln94_fu_143_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( p_050_0_0_reg_114 );
    sensitive << ( icmp_ln92_fu_125_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_local_A_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln321_265_fu_197_p1 );

    SC_METHOD(thread_local_A_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_local_A_V_d1);
    sensitive << ( fifo_A_in_V_V_dout );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_local_A_V_we1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln92_reg_202 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_select_ln544_138_fu_157_p3);
    sensitive << ( ap_phi_mux_p_060_0_0_phi_fu_107_p4 );
    sensitive << ( icmp_ln94_fu_143_p2 );
    sensitive << ( add_ln700_fu_137_p2 );

    SC_METHOD(thread_select_ln544_fu_149_p3);
    sensitive << ( p_050_0_0_reg_114 );
    sensitive << ( icmp_ln94_fu_143_p2 );

    SC_METHOD(thread_tmp_s_fu_171_p3);
    sensitive << ( select_ln544_138_reg_216 );

    SC_METHOD(thread_zext_ln321_265_fu_197_p1);
    sensitive << ( add_ln321_5_fu_191_p2 );

    SC_METHOD(thread_zext_ln321_fu_182_p1);
    sensitive << ( select_ln544_reg_211 );

    SC_METHOD(thread_zext_ln94_fu_178_p1);
    sensitive << ( tmp_s_fu_171_p3 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( icmp_ln92_fu_125_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );

    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "kernel3_A_IO_L2_in_inter_trans_boundary_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, local_A_V_address1, "(port)local_A_V_address1");
    sc_trace(mVcdFile, local_A_V_ce1, "(port)local_A_V_ce1");
    sc_trace(mVcdFile, local_A_V_we1, "(port)local_A_V_we1");
    sc_trace(mVcdFile, local_A_V_d1, "(port)local_A_V_d1");
    sc_trace(mVcdFile, fifo_A_in_V_V_dout, "(port)fifo_A_in_V_V_dout");
    sc_trace(mVcdFile, fifo_A_in_V_V_empty_n, "(port)fifo_A_in_V_V_empty_n");
    sc_trace(mVcdFile, fifo_A_in_V_V_read, "(port)fifo_A_in_V_V_read");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, fifo_A_in_V_V_blk_n, "fifo_A_in_V_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, icmp_ln92_reg_202, "icmp_ln92_reg_202");
    sc_trace(mVcdFile, indvar_flatten_reg_92, "indvar_flatten_reg_92");
    sc_trace(mVcdFile, p_060_0_0_reg_103, "p_060_0_0_reg_103");
    sc_trace(mVcdFile, p_050_0_0_reg_114, "p_050_0_0_reg_114");
    sc_trace(mVcdFile, icmp_ln92_fu_125_p2, "icmp_ln92_fu_125_p2");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, add_ln92_fu_131_p2, "add_ln92_fu_131_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, select_ln544_fu_149_p3, "select_ln544_fu_149_p3");
    sc_trace(mVcdFile, select_ln544_reg_211, "select_ln544_reg_211");
    sc_trace(mVcdFile, select_ln544_138_fu_157_p3, "select_ln544_138_fu_157_p3");
    sc_trace(mVcdFile, select_ln544_138_reg_216, "select_ln544_138_reg_216");
    sc_trace(mVcdFile, add_ln700_14_fu_165_p2, "add_ln700_14_fu_165_p2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_phi_mux_p_060_0_0_phi_fu_107_p4, "ap_phi_mux_p_060_0_0_phi_fu_107_p4");
    sc_trace(mVcdFile, zext_ln321_265_fu_197_p1, "zext_ln321_265_fu_197_p1");
    sc_trace(mVcdFile, icmp_ln94_fu_143_p2, "icmp_ln94_fu_143_p2");
    sc_trace(mVcdFile, add_ln700_fu_137_p2, "add_ln700_fu_137_p2");
    sc_trace(mVcdFile, tmp_s_fu_171_p3, "tmp_s_fu_171_p3");
    sc_trace(mVcdFile, zext_ln321_fu_182_p1, "zext_ln321_fu_182_p1");
    sc_trace(mVcdFile, zext_ln94_fu_178_p1, "zext_ln94_fu_178_p1");
    sc_trace(mVcdFile, add_ln321_fu_185_p2, "add_ln321_fu_185_p2");
    sc_trace(mVcdFile, add_ln321_5_fu_191_p2, "add_ln321_5_fu_191_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

kernel3_A_IO_L2_in_inter_trans_boundary::~kernel3_A_IO_L2_in_inter_trans_boundary() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
        } else if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln92_fu_125_p2.read()))) {
        indvar_flatten_reg_92 = add_ln92_fu_131_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten_reg_92 = ap_const_lv10_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln92_fu_125_p2.read()))) {
        p_050_0_0_reg_114 = add_ln700_14_fu_165_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        p_050_0_0_reg_114 = ap_const_lv6_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln92_reg_202.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        p_060_0_0_reg_103 = select_ln544_138_reg_216.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        p_060_0_0_reg_103 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln92_reg_202 = icmp_ln92_fu_125_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln92_fu_125_p2.read()))) {
        select_ln544_138_reg_216 = select_ln544_138_fu_157_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln92_fu_125_p2.read()))) {
        select_ln544_reg_211 = select_ln544_fu_149_p3.read();
    }
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_add_ln321_5_fu_191_p2() {
    add_ln321_5_fu_191_p2 = (!add_ln321_fu_185_p2.read().is_01() || !ap_const_lv11_200.is_01())? sc_lv<11>(): (sc_biguint<11>(add_ln321_fu_185_p2.read()) + sc_biguint<11>(ap_const_lv11_200));
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_add_ln321_fu_185_p2() {
    add_ln321_fu_185_p2 = (!zext_ln321_fu_182_p1.read().is_01() || !zext_ln94_fu_178_p1.read().is_01())? sc_lv<11>(): (sc_biguint<11>(zext_ln321_fu_182_p1.read()) + sc_biguint<11>(zext_ln94_fu_178_p1.read()));
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_add_ln700_14_fu_165_p2() {
    add_ln700_14_fu_165_p2 = (!select_ln544_fu_149_p3.read().is_01() || !ap_const_lv6_1.is_01())? sc_lv<6>(): (sc_biguint<6>(select_ln544_fu_149_p3.read()) + sc_biguint<6>(ap_const_lv6_1));
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_add_ln700_fu_137_p2() {
    add_ln700_fu_137_p2 = (!ap_phi_mux_p_060_0_0_phi_fu_107_p4.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(ap_phi_mux_p_060_0_0_phi_fu_107_p4.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_add_ln92_fu_131_p2() {
    add_ln92_fu_131_p2 = (!indvar_flatten_reg_92.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(indvar_flatten_reg_92.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[2];
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(icmp_ln92_reg_202.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, fifo_A_in_V_V_empty_n.read()));
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(icmp_ln92_reg_202.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, fifo_A_in_V_V_empty_n.read()));
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = (esl_seteq<1,1,1>(icmp_ln92_reg_202.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, fifo_A_in_V_V_empty_n.read()));
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln92_fu_125_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_ap_phi_mux_p_060_0_0_phi_fu_107_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln92_reg_202.read(), ap_const_lv1_0))) {
        ap_phi_mux_p_060_0_0_phi_fu_107_p4 = select_ln544_138_reg_216.read();
    } else {
        ap_phi_mux_p_060_0_0_phi_fu_107_p4 = p_060_0_0_reg_103.read();
    }
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_fifo_A_in_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln92_reg_202.read(), ap_const_lv1_0))) {
        fifo_A_in_V_V_blk_n = fifo_A_in_V_V_empty_n.read();
    } else {
        fifo_A_in_V_V_blk_n = ap_const_logic_1;
    }
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_fifo_A_in_V_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln92_reg_202.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        fifo_A_in_V_V_read = ap_const_logic_1;
    } else {
        fifo_A_in_V_V_read = ap_const_logic_0;
    }
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_icmp_ln92_fu_125_p2() {
    icmp_ln92_fu_125_p2 = (!indvar_flatten_reg_92.read().is_01() || !ap_const_lv10_200.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_92.read() == ap_const_lv10_200);
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_icmp_ln94_fu_143_p2() {
    icmp_ln94_fu_143_p2 = (!p_050_0_0_reg_114.read().is_01() || !ap_const_lv6_20.is_01())? sc_lv<1>(): sc_lv<1>(p_050_0_0_reg_114.read() == ap_const_lv6_20);
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_local_A_V_address1() {
    local_A_V_address1 =  (sc_lv<10>) (zext_ln321_265_fu_197_p1.read());
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_local_A_V_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        local_A_V_ce1 = ap_const_logic_1;
    } else {
        local_A_V_ce1 = ap_const_logic_0;
    }
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_local_A_V_d1() {
    local_A_V_d1 = fifo_A_in_V_V_dout.read();
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_local_A_V_we1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln92_reg_202.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        local_A_V_we1 = ap_const_logic_1;
    } else {
        local_A_V_we1 = ap_const_logic_0;
    }
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_select_ln544_138_fu_157_p3() {
    select_ln544_138_fu_157_p3 = (!icmp_ln94_fu_143_p2.read()[0].is_01())? sc_lv<5>(): ((icmp_ln94_fu_143_p2.read()[0].to_bool())? add_ln700_fu_137_p2.read(): ap_phi_mux_p_060_0_0_phi_fu_107_p4.read());
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_select_ln544_fu_149_p3() {
    select_ln544_fu_149_p3 = (!icmp_ln94_fu_143_p2.read()[0].is_01())? sc_lv<6>(): ((icmp_ln94_fu_143_p2.read()[0].to_bool())? ap_const_lv6_0: p_050_0_0_reg_114.read());
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_tmp_s_fu_171_p3() {
    tmp_s_fu_171_p3 = esl_concat<5,5>(select_ln544_138_reg_216.read(), ap_const_lv5_0);
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_zext_ln321_265_fu_197_p1() {
    zext_ln321_265_fu_197_p1 = esl_zext<64,11>(add_ln321_5_fu_191_p2.read());
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_zext_ln321_fu_182_p1() {
    zext_ln321_fu_182_p1 = esl_zext<11,6>(select_ln544_reg_211.read());
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_zext_ln94_fu_178_p1() {
    zext_ln94_fu_178_p1 = esl_zext<11,10>(tmp_s_fu_171_p3.read());
}

void kernel3_A_IO_L2_in_inter_trans_boundary::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln92_fu_125_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln92_fu_125_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state4;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

