
*** Running vivado
    with args -log design_1_fir_IP_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fir_IP_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_fir_IP_0_0.tcl -notrace
Command: synth_design -top design_1_fir_IP_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14005 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1263.742 ; gain = 82.945 ; free physical = 2357 ; free virtual = 8778
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_fir_IP_0_0' [/home/mlazoy/lab_5/lab_5.srcs/sources_1/bd/design_1/ip/design_1_fir_IP_0_0/synth/design_1_fir_IP_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fir_IP_v1_0' declared at '/home/mlazoy/lab_5/lab_5.srcs/sources_1/bd/design_1/ipshared/a11c/hdl/fir_IP_v1_0.vhd:5' bound to instance 'U0' of component 'fir_IP_v1_0' [/home/mlazoy/lab_5/lab_5.srcs/sources_1/bd/design_1/ip/design_1_fir_IP_0_0/synth/design_1_fir_IP_0_0.vhd:146]
INFO: [Synth 8-638] synthesizing module 'fir_IP_v1_0' [/home/mlazoy/lab_5/lab_5.srcs/sources_1/bd/design_1/ipshared/a11c/hdl/fir_IP_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fir_IP_v1_0_S00_AXI' declared at '/home/mlazoy/lab_5/lab_5.srcs/sources_1/bd/design_1/ipshared/a11c/hdl/fir_IP_v1_0_S00_AXI.vhd:5' bound to instance 'fir_IP_v1_0_S00_AXI_inst' of component 'fir_IP_v1_0_S00_AXI' [/home/mlazoy/lab_5/lab_5.srcs/sources_1/bd/design_1/ipshared/a11c/hdl/fir_IP_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'fir_IP_v1_0_S00_AXI' [/home/mlazoy/lab_5/lab_5.srcs/sources_1/bd/design_1/ipshared/a11c/hdl/fir_IP_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'FIR_unit' of component 'fir' [/home/mlazoy/lab_5/lab_5.srcs/sources_1/bd/design_1/ipshared/a11c/hdl/fir_IP_v1_0_S00_AXI.vhd:400]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/mlazoy/lab_5/lab_5.srcs/sources_1/bd/design_1/ipshared/a11c/hdl/fir_IP_v1_0_S00_AXI.vhd:232]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [/home/mlazoy/lab_5/lab_5.srcs/sources_1/bd/design_1/ipshared/a11c/hdl/fir_IP_v1_0_S00_AXI.vhd:177]
WARNING: [Synth 8-3848] Net slv_reg0 in module/entity fir_IP_v1_0_S00_AXI does not have driver. [/home/mlazoy/lab_5/lab_5.srcs/sources_1/bd/design_1/ipshared/a11c/hdl/fir_IP_v1_0_S00_AXI.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'fir_IP_v1_0_S00_AXI' (1#1) [/home/mlazoy/lab_5/lab_5.srcs/sources_1/bd/design_1/ipshared/a11c/hdl/fir_IP_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'fir_IP_v1_0' (2#1) [/home/mlazoy/lab_5/lab_5.srcs/sources_1/bd/design_1/ipshared/a11c/hdl/fir_IP_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_fir_IP_0_0' (3#1) [/home/mlazoy/lab_5/lab_5.srcs/sources_1/bd/design_1/ip/design_1_fir_IP_0_0/synth/design_1_fir_IP_0_0.vhd:82]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[3]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[2]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WDATA[0]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design fir_IP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1308.367 ; gain = 127.570 ; free physical = 2371 ; free virtual = 8792
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1308.367 ; gain = 127.570 ; free physical = 2372 ; free virtual = 8794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1308.367 ; gain = 127.570 ; free physical = 2372 ; free virtual = 8794
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1610.996 ; gain = 2.000 ; free physical = 2134 ; free virtual = 8556
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:47 . Memory (MB): peak = 1610.996 ; gain = 430.199 ; free physical = 2204 ; free virtual = 8626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:47 . Memory (MB): peak = 1610.996 ; gain = 430.199 ; free physical = 2204 ; free virtual = 8626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:47 . Memory (MB): peak = 1610.996 ; gain = 430.199 ; free physical = 2206 ; free virtual = 8628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:48 . Memory (MB): peak = 1610.996 ; gain = 430.199 ; free physical = 2202 ; free virtual = 8624
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fir_IP_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_awaddr[3]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_awaddr[2]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_awaddr[1]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_awaddr[0]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[31]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[30]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[29]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[28]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[27]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[26]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[25]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[24]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[23]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[22]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[21]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[20]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[19]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[18]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[17]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[16]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[15]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[14]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[13]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[12]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[11]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[10]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[9]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[8]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[7]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[6]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[5]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[4]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[3]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[2]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[1]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wdata[0]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_fir_IP_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/fir_IP_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/fir_IP_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[0]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[1]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[2]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[3]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[4]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[5]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[6]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[8]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[10]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[11]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[12]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[13]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[14]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[15]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[16]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[17]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[18]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[19]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[20]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[21]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[22]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[23]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[24]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[25]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[26]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[27]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[28]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[29]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[30]' (FDE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/fir_IP_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/fir_IP_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/fir_IP_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/fir_IP_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module design_1_fir_IP_0_0.
INFO: [Synth 8-3332] Sequential element (U0/fir_IP_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_fir_IP_0_0.
INFO: [Synth 8-3332] Sequential element (U0/fir_IP_v1_0_S00_AXI_inst/axi_araddr_reg[3]) is unused and will be removed from module design_1_fir_IP_0_0.
INFO: [Synth 8-3332] Sequential element (U0/fir_IP_v1_0_S00_AXI_inst/axi_araddr_reg[2]) is unused and will be removed from module design_1_fir_IP_0_0.
INFO: [Synth 8-3332] Sequential element (U0/fir_IP_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_fir_IP_0_0.
INFO: [Synth 8-3332] Sequential element (U0/fir_IP_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_fir_IP_0_0.
INFO: [Synth 8-3332] Sequential element (U0/fir_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]) is unused and will be removed from module design_1_fir_IP_0_0.
INFO: [Synth 8-3332] Sequential element (U0/fir_IP_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_fir_IP_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:48 . Memory (MB): peak = 1610.996 ; gain = 430.199 ; free physical = 2187 ; free virtual = 8610
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:01:01 . Memory (MB): peak = 1610.996 ; gain = 430.199 ; free physical = 2063 ; free virtual = 8487
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:01:01 . Memory (MB): peak = 1610.996 ; gain = 430.199 ; free physical = 2063 ; free virtual = 8487
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:01:01 . Memory (MB): peak = 1611.000 ; gain = 430.203 ; free physical = 2058 ; free virtual = 8482
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance \U0/fir_IP_v1_0_S00_AXI_inst/FIR_unit  of module fir_bbox_0 having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:01:02 . Memory (MB): peak = 1611.000 ; gain = 430.203 ; free physical = 2058 ; free virtual = 8482
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:01:02 . Memory (MB): peak = 1611.000 ; gain = 430.203 ; free physical = 2058 ; free virtual = 8482
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:01:02 . Memory (MB): peak = 1611.000 ; gain = 430.203 ; free physical = 2058 ; free virtual = 8482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:01:02 . Memory (MB): peak = 1611.000 ; gain = 430.203 ; free physical = 2058 ; free virtual = 8482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:01:02 . Memory (MB): peak = 1611.000 ; gain = 430.203 ; free physical = 2058 ; free virtual = 8482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:01:02 . Memory (MB): peak = 1611.000 ; gain = 430.203 ; free physical = 2058 ; free virtual = 8482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
|4     |LUT4 |     1|
|5     |LUT6 |     1|
|6     |FDRE |     5|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    |    11|
|2     |  U0                         |fir_IP_v1_0         |    11|
|3     |    fir_IP_v1_0_S00_AXI_inst |fir_IP_v1_0_S00_AXI |    11|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:01:02 . Memory (MB): peak = 1611.000 ; gain = 430.203 ; free physical = 2058 ; free virtual = 8482
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1611.000 ; gain = 127.574 ; free physical = 2120 ; free virtual = 8543
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:01:02 . Memory (MB): peak = 1611.008 ; gain = 430.203 ; free physical = 2120 ; free virtual = 8543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:01:03 . Memory (MB): peak = 1623.004 ; gain = 453.715 ; free physical = 2108 ; free virtual = 8532
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/mlazoy/lab_5/lab_5.runs/design_1_fir_IP_0_0_synth_1/design_1_fir_IP_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/mlazoy/lab_5/lab_5.srcs/sources_1/bd/design_1/ip/design_1_fir_IP_0_0/design_1_fir_IP_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/mlazoy/lab_5/lab_5.runs/design_1_fir_IP_0_0_synth_1/design_1_fir_IP_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_fir_IP_0_0_utilization_synth.rpt -pb design_1_fir_IP_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1647.016 ; gain = 0.000 ; free physical = 2103 ; free virtual = 8527
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 20:05:40 2024...
