Analysis & Synthesis Status : Successful - Wed Mar 10 15:11:46 2021
Quartus II Version : 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition
Revision Name : Verilog_test_1
Top-level Entity Name : sillyfunction
Family : FLEX10KE
Total logic elements : 1
Total pins : 4
Total memory bits : 0
Total PLLs : 0
