Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort high
        -verbose
Design : TOP
Scenario(s): mode_norm.OC_rvt_ss0p95v125c
Version: O-2018.06-SP4
Date   : Wed Oct 26 12:37:13 2022
****************************************


Library(s) Used:

    saed32rvt_ss0p95v125c (File: /data/SYNOPSYS/lib/32nm/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db)


Global Operating Voltage = 0.95 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW

Information: Correlated power is not available. (PWR-761)
Power Breakdown
---------------

                             Cell        Driven Net  Tot Dynamic      Cell
                             Internal    Switching   Power (uW)       Leakage
Cell                         Power (uW)  Power (uW)  (% Cell/Tot)     Power (pW)
--------------------------------------------------------------------------------
Netlist Power                  65.9047      1.1157   6.702e+01 (98%)  9.140e+06
Estimated Clock Tree Power   N/A         N/A          (N/A)           N/A
--------------------------------------------------------------------------------
                 Internal         Switching           Leakage            Total                         Cell
Power Group      Power            Power               Power              Power   (   %    )  Attrs  Count
---------------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)            0
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)            0
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)            0
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)            0
register          64.3075            0.6615        6.0554e+06           71.0245  (  93.26%)            43
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)            0
combinational      1.5972            0.4541        3.0842e+06            5.1355  (   6.74%)            36
---------------------------------------------------------------------------------------------------------
Total             65.9047 uW         1.1157 uW     9.1396e+06 pW        76.1600 uW
Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort high
        -verbose
Design : TOP
Scenario(s): mode_norm.OC_rvt_ff1p16vn40c
Version: O-2018.06-SP4
Date   : Wed Oct 26 12:37:13 2022
****************************************


Library(s) Used:

    saed32rvt_ff1p16vn40c (File: /data/SYNOPSYS/lib/32nm/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ff1p16vn40c.db)


Global Operating Voltage = 1.16 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW

Information: Correlated power is not available. (PWR-761)
Power Breakdown
---------------

                             Cell        Driven Net  Tot Dynamic      Cell
                             Internal    Switching   Power (uW)       Leakage
Cell                         Power (uW)  Power (uW)  (% Cell/Tot)     Power (pW)
--------------------------------------------------------------------------------
Netlist Power                 151.1488      1.7786   1.529e+02 (99%)  9.140e+06
Estimated Clock Tree Power   N/A         N/A          (N/A)           N/A
--------------------------------------------------------------------------------
                 Internal         Switching           Leakage            Total                         Cell
Power Group      Power            Power               Power              Power   (   %    )  Attrs  Count
---------------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)            0
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)            0
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)            0
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)            0
register         149.8957            1.0571        6.0554e+06          157.0083  (  96.88%)            43
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)            0
combinational      1.2531            0.7215        3.0842e+06            5.0588  (   3.12%)            36
---------------------------------------------------------------------------------------------------------
Total            151.1488 uW         1.7786 uW     9.1396e+06 pW       162.0670 uW
1
