// Seed: 3258164410
module module_0 (
    input  tri  id_0,
    output wor  id_1
    , id_4,
    input  tri1 id_2
);
  id_5(
      .id_0(1), .id_1(1)
  );
  wire id_6;
  assign id_4 = id_4;
  assign module_1.type_11 = 0;
endmodule
module module_1 #(
    parameter id_54 = 32'd52,
    parameter id_55 = 32'd96
) (
    input tri1 id_0,
    input uwire id_1,
    output uwire id_2,
    input wire id_3,
    output uwire id_4,
    output wand id_5,
    input supply1 id_6,
    input uwire id_7,
    output tri id_8,
    output wand id_9,
    input wire id_10,
    output uwire id_11,
    input uwire id_12,
    output wand id_13,
    output tri0 id_14,
    input supply1 id_15,
    input supply1 id_16,
    input supply1 id_17,
    output supply1 id_18,
    output wand module_1,
    output tri0 id_20,
    output tri1 id_21,
    input wire id_22,
    output tri1 id_23,
    input tri0 id_24,
    input supply0 id_25,
    output tri1 id_26,
    input tri0 id_27,
    output tri id_28,
    input tri0 id_29,
    input wand id_30,
    output wor id_31,
    input tri id_32,
    input wand id_33,
    input supply1 id_34,
    input uwire id_35,
    input tri1 id_36,
    output wor id_37,
    input supply1 id_38,
    input wand id_39,
    input tri id_40,
    output uwire id_41,
    output tri0 id_42,
    input wire id_43,
    output tri1 id_44,
    output uwire id_45,
    output tri1 id_46,
    output supply0 id_47,
    input wire id_48,
    input wor id_49,
    output tri0 id_50,
    output wand id_51
);
  wire id_53;
  module_0 modCall_1 (
      id_40,
      id_42,
      id_29
  );
  defparam id_54.id_55 = 1;
  always disable id_56;
endmodule
