digraph "_ZN7DerivedC2Ev_cfg"{
	label="_ZN7DerivedC2Ev_cfg";


	// Define the nodes
	N1 [shape=rectangle, color=black,label="[1]_ZN7DerivedC2Ev"];
	N2 [shape=rectangle, color=black,label="[2]exit"];
	N3 [shape=rectangle, color=black,label="[3]  %2 = alloca %class.Derived*"];
	N4 [shape=rectangle, color=black,label="[4]  store %class.Derived* %0, %class.Derived** %2"];
	N5 [shape=rectangle, color=black,label="[5]  %3 = load %class.Derived*, %class.Derived** %2"];
	N6 [shape=rectangle, color=black,label="[6]  %4 = bitcast %class.Derived* %3 to %class.Base*"];
	N7 [shape=rectangle, color=black,label="[7]  call void @_ZN4BaseC2Ev(%class.Base* noundef nonnull align 8 dereferenceable(8) %4) #3"];
	N8 [shape=rectangle, color=black,label="[8]  %5 = bitcast %class.Derived* %3 to i32 (...)***"];
	N9 [shape=rectangle, color=black,label="[9]  store i32 (...)** bitcast (i8** getelementptr inbounds ({ [3 x i8*] }, { [3 x i8*] }* @_ZTV7Derived, i32 0, inrange i32 0, i32 2) to i32 (...)**), i32 (...)*** %5"];
	N10 [shape=rectangle, color=black,label="[10]  ret void"];


	// Define the edges
	N1 -> N3[color=black,label=""];
	N3 -> N4[color=black,label=""];
	N4 -> N5[color=black,label=""];
	N5 -> N6[color=black,label=""];
	N6 -> N7[color=black,label=""];
	N7 -> N8[color=black,label=""];
	N8 -> N9[color=black,label=""];
	N9 -> N10[color=black,label=""];
	N10 -> N2[color=black,label=""];
}
