* This is a simple test circuit
V1 N1 0 5
R1 N1 N2 1k
C1 0 N2 1n
L1 0 N2 1m
.tran 0 2s 0 0.5ms
.end
