m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Quartus_Files/simulation/modelsim
vaddr_dec
Z1 !s110 1607894866
!i10b 1
!s100 >b5Pnhij80YYY=zT8icSn0
I1f:L;W23FA9d_<aDGKX?41
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1587683475
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/addr_dec.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/addr_dec.v
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1607894866.000000
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/addr_dec.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/addr_dec.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP
Z8 tCvgOpt 0
vcore_fl
Z9 !s110 1607894865
!i10b 1
!s100 NZ[bizPiPi[620lTIa5RP2
IgNdCIhbazZ>UD=a_MCjGm0
R2
R0
Z10 w1603294895
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/core_fl.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/core_fl.v
L0 1
R4
r1
!s85 0
31
Z11 !s108 1607894865.000000
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/core_fl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/core_fl.v|
!i113 1
R6
R7
R8
vdenorm
Z12 !s110 1607894863
!i10b 1
!s100 B]lRR?cd7LIo44e[CV`m13
I3GT3FQ7828?<G:bE6BkMh0
R2
R0
R10
Z13 8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/ula_fl.v
Z14 FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/ula_fl.v
L0 59
R4
r1
!s85 0
31
Z15 !s108 1607894863.000000
Z16 !s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/ula_fl.v|
Z17 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/ula_fl.v|
!i113 1
R6
R7
R8
vfloat2index
R9
!i10b 1
!s100 <mOhIEZ?I;hJJgGzZ82mO2
I8M3eoFb^RSi?oI?eVN7cd0
R2
R0
R3
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/float2index.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/float2index.v
L0 1
R4
r1
!s85 0
31
R11
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/float2index.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/float2index.v|
!i113 1
R6
R7
R8
vfloat2int
R9
!i10b 1
!s100 ]WG_i>2[kiP8VZW8e0jQ60
I`I85Ii[=^O?aN>MT>dKl`3
R2
R0
R3
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/float2int.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/float2int.v
L0 1
R4
r1
!s85 0
31
R11
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/float2int.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/float2int.v|
!i113 1
R6
R7
R8
vinstr_dec_fl
R9
!i10b 1
!s100 U=>]^@]X^XmIRR`=1^5T<2
ID0MGm6`POXU6K2e0[WF420
R2
R0
R10
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/instr_dec_fl.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/instr_dec_fl.v
L0 1
R4
r1
!s85 0
31
R11
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/instr_dec_fl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/instr_dec_fl.v|
!i113 1
R6
R7
R8
vint2float
R9
!i10b 1
!s100 b7;Bb@Qm>`P5iYD2A[T4I0
I:DOUF:HZMf<Ybha39RVGR1
R2
R0
R3
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/int2float.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/int2float.v
L0 1
R4
r1
!s85 0
31
Z18 !s108 1607894864.000000
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/int2float.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/int2float.v|
!i113 1
R6
R7
R8
vmem_data
Z19 !s110 1607894864
!i10b 1
!s100 JX=R5Vn@`3m_0M7d[e8Kh1
ISJhU21e[WS?9SK:>U>>?81
R2
R0
R3
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/mem_data.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/mem_data.v
L0 1
R4
r1
!s85 0
31
R18
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/mem_data.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/mem_data.v|
!i113 1
R6
R7
R8
vmem_instr
R19
!i10b 1
!s100 7Z?Em;gcG:>?VFoN2QEUe2
IGDo]_B_2:o[RT>URMaZR60
R2
R0
R3
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/mem_instr.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/mem_instr.v
L0 1
R4
r1
!s85 0
31
R18
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/mem_instr.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/mem_instr.v|
!i113 1
R6
R7
R8
vmulticore
R1
!i10b 1
!s100 @CcBM1^BkzjV6H9kECnIl2
I9V`m=D;Bi<Ro``N@J1CGb2
R2
R0
Z20 w1607893654
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/rede_float_H/multicore.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/rede_float_H/multicore.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/rede_float_H/multicore.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/rede_float_H|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/rede_float_H/multicore.v|
!i113 1
R6
Z21 !s92 -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/rede_float_H
R8
vmulticore_tb
R1
!i10b 1
!s100 `[1Q1dRzJATN`g^A@]gMV2
IlZVRac0Ni00E1FO:kUbc^1
R2
R0
R20
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Quartus_Files/../rede_float_H/multicore_tb.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Quartus_Files/../rede_float_H/multicore_tb.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Quartus_Files/../rede_float_H/multicore_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Quartus_Files/../rede_float_H|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Quartus_Files/../rede_float_H/multicore_tb.v|
!i113 1
R6
!s92 -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Quartus_Files/../rede_float_H
R8
vmydiv
R12
!i10b 1
!s100 nJ3heE4^5oFk8IU7n6M950
IkfY1nZA>9N2AkkN=@0Bnb1
R2
R0
R10
R13
R14
L0 173
R4
r1
!s85 0
31
R15
R16
R17
!i113 1
R6
R7
R8
vmymult
R12
!i10b 1
!s100 `BSA9]8ehE7ClmigcoCgX0
I4WVKH60MDoWh1BFn<IWGA1
R2
R0
R10
R13
R14
L0 147
R4
r1
!s85 0
31
R15
R16
R17
!i113 1
R6
R7
R8
vmymux
R12
!i10b 1
!s100 LIQ5YSQ7UAAB2@40H7]3]3
I?D9QTV41TGT?gmnk_G:V50
R2
R0
R10
R13
R14
L0 7
R4
r1
!s85 0
31
R15
R16
R17
!i113 1
R6
R7
R8
vmysoma
R12
!i10b 1
!s100 71Roenn49E[;@VijMon;J2
IA0XI`6DIgRO;DZf8D6:lh3
R2
R0
R10
R13
R14
L0 123
R4
r1
!s85 0
31
R15
R16
R17
!i113 1
R6
R7
R8
vnorm
R12
!i10b 1
!s100 b0?P[M?2FiVHRf3fe0OC23
ILFaiFIcE06m`[aMW@zIgn3
R2
R0
R10
R13
R14
L0 24
R4
r1
!s85 0
31
R15
R16
R17
!i113 1
R6
R7
R8
voutmux
R12
!i10b 1
!s100 I46G33h?2QEiOM58ziQYi2
Igna0OFnUAj7J@lmVWL:`40
R2
R0
R10
R13
R14
L0 89
R4
r1
!s85 0
31
R15
R16
R17
!i113 1
R6
R7
R8
vpc
R19
!i10b 1
!s100 G6H:f_UHa:kll:hlYc<z:0
Im4mZ4J9RQ<:nDX8m5SN=K0
R2
R0
R3
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/pc.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/pc.v
L0 1
R4
r1
!s85 0
31
R18
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/pc.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/pc.v|
!i113 1
R6
R7
R8
vprefetch
R19
!i10b 1
!s100 b6z01]U^5=cTO;Y2YkNb71
Ij:^0]=bg3PHRz<UWRHIEP0
R2
R0
R3
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/prefetch.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/prefetch.v
L0 1
R4
r1
!s85 0
31
R18
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/prefetch.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/prefetch.v|
!i113 1
R6
R7
R8
vproc_fl
R19
!i10b 1
!s100 IC<0bhm1X_4?UXc:5;e^j0
IkaHNJc=N0ceUR5g7Qmkzf3
R2
R0
R10
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/proc_fl.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/proc_fl.v
L0 1
R4
r1
!s85 0
31
R15
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/proc_fl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/proc_fl.v|
!i113 1
R6
R7
R8
vrede_float
R12
!i10b 1
!s100 :SMk3H6Tn?gZiIzh`]e8k3
I]FZ1DOCkbfNCVRgn5n>aF0
R2
R0
w1607894318
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/rede_float_H/rede_float.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/rede_float_H/rede_float.v
L0 1
R4
r1
!s85 0
31
R15
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/rede_float_H/rede_float.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/rede_float_H|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/rede_float_H/rede_float.v|
!i113 1
R6
R21
R8
vreg_file
R12
!i10b 1
!s100 0`C>zgf8aX24AJzKkY]BR0
I?cbg;f73_U;D5DLKUgSl?3
R2
R0
R3
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/reg_file.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/reg_file.v
L0 1
R4
r1
!s85 0
31
R15
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/reg_file.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/reg_file.v|
!i113 1
R6
R7
R8
vstack_pointer
R12
!i10b 1
!s100 IQSO53bYeP3b>4@>do5TE3
IaUGlBc;IcdEb8gHHO]Plb3
R2
R0
R3
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/stack_pointer.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/stack_pointer.v
L0 1
R4
r1
!s85 0
31
R15
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/stack_pointer.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float_0800/Hardware/Proc_IP/stack_pointer.v|
!i113 1
R6
R7
R8
vula_fl
R12
!i10b 1
!s100 S_[96=<3j@nFRQj;]YGJP2
I[;fSzXjk?7@UI38zlMX2S3
R2
R0
R10
R13
R14
L0 200
R4
r1
!s85 0
31
R15
R16
R17
!i113 1
R6
R7
R8
