
Stm32_ApiaryWaterDispensingSystem2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011094  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000aa4  08011238  08011238  00021238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011cdc  08011cdc  000301e0  2**0
                  CONTENTS
  4 .ARM          00000008  08011cdc  08011cdc  00021cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011ce4  08011ce4  000301e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011ce4  08011ce4  00021ce4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011ce8  08011ce8  00021ce8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08011cec  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000094ec  200001e0  08011ecc  000301e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200096cc  08011ecc  000396cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301e0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002398f  00000000  00000000  00030253  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005491  00000000  00000000  00053be2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ce8  00000000  00000000  00059078  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001663  00000000  00000000  0005ad60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d1f2  00000000  00000000  0005c3c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00025a2a  00000000  00000000  000795b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a59a9  00000000  00000000  0009efdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008864  00000000  00000000  00144988  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  0014d1ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0801121c 	.word	0x0801121c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0801121c 	.word	0x0801121c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_ldivmod>:
 8000bf8:	b97b      	cbnz	r3, 8000c1a <__aeabi_ldivmod+0x22>
 8000bfa:	b972      	cbnz	r2, 8000c1a <__aeabi_ldivmod+0x22>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bfbe      	ittt	lt
 8000c00:	2000      	movlt	r0, #0
 8000c02:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c06:	e006      	blt.n	8000c16 <__aeabi_ldivmod+0x1e>
 8000c08:	bf08      	it	eq
 8000c0a:	2800      	cmpeq	r0, #0
 8000c0c:	bf1c      	itt	ne
 8000c0e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000c12:	f04f 30ff 	movne.w	r0, #4294967295
 8000c16:	f000 b9bb 	b.w	8000f90 <__aeabi_idiv0>
 8000c1a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c1e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c22:	2900      	cmp	r1, #0
 8000c24:	db09      	blt.n	8000c3a <__aeabi_ldivmod+0x42>
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	db1a      	blt.n	8000c60 <__aeabi_ldivmod+0x68>
 8000c2a:	f000 f84d 	bl	8000cc8 <__udivmoddi4>
 8000c2e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c36:	b004      	add	sp, #16
 8000c38:	4770      	bx	lr
 8000c3a:	4240      	negs	r0, r0
 8000c3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	db1b      	blt.n	8000c7c <__aeabi_ldivmod+0x84>
 8000c44:	f000 f840 	bl	8000cc8 <__udivmoddi4>
 8000c48:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c50:	b004      	add	sp, #16
 8000c52:	4240      	negs	r0, r0
 8000c54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c58:	4252      	negs	r2, r2
 8000c5a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c5e:	4770      	bx	lr
 8000c60:	4252      	negs	r2, r2
 8000c62:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c66:	f000 f82f 	bl	8000cc8 <__udivmoddi4>
 8000c6a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c6e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c72:	b004      	add	sp, #16
 8000c74:	4240      	negs	r0, r0
 8000c76:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7a:	4770      	bx	lr
 8000c7c:	4252      	negs	r2, r2
 8000c7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c82:	f000 f821 	bl	8000cc8 <__udivmoddi4>
 8000c86:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c8a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c8e:	b004      	add	sp, #16
 8000c90:	4252      	negs	r2, r2
 8000c92:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c96:	4770      	bx	lr

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b970 	b.w	8000f90 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9e08      	ldr	r6, [sp, #32]
 8000cce:	460d      	mov	r5, r1
 8000cd0:	4604      	mov	r4, r0
 8000cd2:	460f      	mov	r7, r1
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d14a      	bne.n	8000d6e <__udivmoddi4+0xa6>
 8000cd8:	428a      	cmp	r2, r1
 8000cda:	4694      	mov	ip, r2
 8000cdc:	d965      	bls.n	8000daa <__udivmoddi4+0xe2>
 8000cde:	fab2 f382 	clz	r3, r2
 8000ce2:	b143      	cbz	r3, 8000cf6 <__udivmoddi4+0x2e>
 8000ce4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ce8:	f1c3 0220 	rsb	r2, r3, #32
 8000cec:	409f      	lsls	r7, r3
 8000cee:	fa20 f202 	lsr.w	r2, r0, r2
 8000cf2:	4317      	orrs	r7, r2
 8000cf4:	409c      	lsls	r4, r3
 8000cf6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cfa:	fa1f f58c 	uxth.w	r5, ip
 8000cfe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d02:	0c22      	lsrs	r2, r4, #16
 8000d04:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d08:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d0c:	fb01 f005 	mul.w	r0, r1, r5
 8000d10:	4290      	cmp	r0, r2
 8000d12:	d90a      	bls.n	8000d2a <__udivmoddi4+0x62>
 8000d14:	eb1c 0202 	adds.w	r2, ip, r2
 8000d18:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d1c:	f080 811c 	bcs.w	8000f58 <__udivmoddi4+0x290>
 8000d20:	4290      	cmp	r0, r2
 8000d22:	f240 8119 	bls.w	8000f58 <__udivmoddi4+0x290>
 8000d26:	3902      	subs	r1, #2
 8000d28:	4462      	add	r2, ip
 8000d2a:	1a12      	subs	r2, r2, r0
 8000d2c:	b2a4      	uxth	r4, r4
 8000d2e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d32:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d36:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d3a:	fb00 f505 	mul.w	r5, r0, r5
 8000d3e:	42a5      	cmp	r5, r4
 8000d40:	d90a      	bls.n	8000d58 <__udivmoddi4+0x90>
 8000d42:	eb1c 0404 	adds.w	r4, ip, r4
 8000d46:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d4a:	f080 8107 	bcs.w	8000f5c <__udivmoddi4+0x294>
 8000d4e:	42a5      	cmp	r5, r4
 8000d50:	f240 8104 	bls.w	8000f5c <__udivmoddi4+0x294>
 8000d54:	4464      	add	r4, ip
 8000d56:	3802      	subs	r0, #2
 8000d58:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d5c:	1b64      	subs	r4, r4, r5
 8000d5e:	2100      	movs	r1, #0
 8000d60:	b11e      	cbz	r6, 8000d6a <__udivmoddi4+0xa2>
 8000d62:	40dc      	lsrs	r4, r3
 8000d64:	2300      	movs	r3, #0
 8000d66:	e9c6 4300 	strd	r4, r3, [r6]
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d908      	bls.n	8000d84 <__udivmoddi4+0xbc>
 8000d72:	2e00      	cmp	r6, #0
 8000d74:	f000 80ed 	beq.w	8000f52 <__udivmoddi4+0x28a>
 8000d78:	2100      	movs	r1, #0
 8000d7a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d7e:	4608      	mov	r0, r1
 8000d80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d84:	fab3 f183 	clz	r1, r3
 8000d88:	2900      	cmp	r1, #0
 8000d8a:	d149      	bne.n	8000e20 <__udivmoddi4+0x158>
 8000d8c:	42ab      	cmp	r3, r5
 8000d8e:	d302      	bcc.n	8000d96 <__udivmoddi4+0xce>
 8000d90:	4282      	cmp	r2, r0
 8000d92:	f200 80f8 	bhi.w	8000f86 <__udivmoddi4+0x2be>
 8000d96:	1a84      	subs	r4, r0, r2
 8000d98:	eb65 0203 	sbc.w	r2, r5, r3
 8000d9c:	2001      	movs	r0, #1
 8000d9e:	4617      	mov	r7, r2
 8000da0:	2e00      	cmp	r6, #0
 8000da2:	d0e2      	beq.n	8000d6a <__udivmoddi4+0xa2>
 8000da4:	e9c6 4700 	strd	r4, r7, [r6]
 8000da8:	e7df      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000daa:	b902      	cbnz	r2, 8000dae <__udivmoddi4+0xe6>
 8000dac:	deff      	udf	#255	; 0xff
 8000dae:	fab2 f382 	clz	r3, r2
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	f040 8090 	bne.w	8000ed8 <__udivmoddi4+0x210>
 8000db8:	1a8a      	subs	r2, r1, r2
 8000dba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dbe:	fa1f fe8c 	uxth.w	lr, ip
 8000dc2:	2101      	movs	r1, #1
 8000dc4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000dc8:	fb07 2015 	mls	r0, r7, r5, r2
 8000dcc:	0c22      	lsrs	r2, r4, #16
 8000dce:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000dd2:	fb0e f005 	mul.w	r0, lr, r5
 8000dd6:	4290      	cmp	r0, r2
 8000dd8:	d908      	bls.n	8000dec <__udivmoddi4+0x124>
 8000dda:	eb1c 0202 	adds.w	r2, ip, r2
 8000dde:	f105 38ff 	add.w	r8, r5, #4294967295
 8000de2:	d202      	bcs.n	8000dea <__udivmoddi4+0x122>
 8000de4:	4290      	cmp	r0, r2
 8000de6:	f200 80cb 	bhi.w	8000f80 <__udivmoddi4+0x2b8>
 8000dea:	4645      	mov	r5, r8
 8000dec:	1a12      	subs	r2, r2, r0
 8000dee:	b2a4      	uxth	r4, r4
 8000df0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000df4:	fb07 2210 	mls	r2, r7, r0, r2
 8000df8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dfc:	fb0e fe00 	mul.w	lr, lr, r0
 8000e00:	45a6      	cmp	lr, r4
 8000e02:	d908      	bls.n	8000e16 <__udivmoddi4+0x14e>
 8000e04:	eb1c 0404 	adds.w	r4, ip, r4
 8000e08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e0c:	d202      	bcs.n	8000e14 <__udivmoddi4+0x14c>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f200 80bb 	bhi.w	8000f8a <__udivmoddi4+0x2c2>
 8000e14:	4610      	mov	r0, r2
 8000e16:	eba4 040e 	sub.w	r4, r4, lr
 8000e1a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e1e:	e79f      	b.n	8000d60 <__udivmoddi4+0x98>
 8000e20:	f1c1 0720 	rsb	r7, r1, #32
 8000e24:	408b      	lsls	r3, r1
 8000e26:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e2a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e2e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e32:	fa20 f307 	lsr.w	r3, r0, r7
 8000e36:	40fd      	lsrs	r5, r7
 8000e38:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e3c:	4323      	orrs	r3, r4
 8000e3e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e42:	fa1f fe8c 	uxth.w	lr, ip
 8000e46:	fb09 5518 	mls	r5, r9, r8, r5
 8000e4a:	0c1c      	lsrs	r4, r3, #16
 8000e4c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e50:	fb08 f50e 	mul.w	r5, r8, lr
 8000e54:	42a5      	cmp	r5, r4
 8000e56:	fa02 f201 	lsl.w	r2, r2, r1
 8000e5a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e5e:	d90b      	bls.n	8000e78 <__udivmoddi4+0x1b0>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e68:	f080 8088 	bcs.w	8000f7c <__udivmoddi4+0x2b4>
 8000e6c:	42a5      	cmp	r5, r4
 8000e6e:	f240 8085 	bls.w	8000f7c <__udivmoddi4+0x2b4>
 8000e72:	f1a8 0802 	sub.w	r8, r8, #2
 8000e76:	4464      	add	r4, ip
 8000e78:	1b64      	subs	r4, r4, r5
 8000e7a:	b29d      	uxth	r5, r3
 8000e7c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e80:	fb09 4413 	mls	r4, r9, r3, r4
 8000e84:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e88:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e8c:	45a6      	cmp	lr, r4
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x1da>
 8000e90:	eb1c 0404 	adds.w	r4, ip, r4
 8000e94:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e98:	d26c      	bcs.n	8000f74 <__udivmoddi4+0x2ac>
 8000e9a:	45a6      	cmp	lr, r4
 8000e9c:	d96a      	bls.n	8000f74 <__udivmoddi4+0x2ac>
 8000e9e:	3b02      	subs	r3, #2
 8000ea0:	4464      	add	r4, ip
 8000ea2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ea6:	fba3 9502 	umull	r9, r5, r3, r2
 8000eaa:	eba4 040e 	sub.w	r4, r4, lr
 8000eae:	42ac      	cmp	r4, r5
 8000eb0:	46c8      	mov	r8, r9
 8000eb2:	46ae      	mov	lr, r5
 8000eb4:	d356      	bcc.n	8000f64 <__udivmoddi4+0x29c>
 8000eb6:	d053      	beq.n	8000f60 <__udivmoddi4+0x298>
 8000eb8:	b156      	cbz	r6, 8000ed0 <__udivmoddi4+0x208>
 8000eba:	ebb0 0208 	subs.w	r2, r0, r8
 8000ebe:	eb64 040e 	sbc.w	r4, r4, lr
 8000ec2:	fa04 f707 	lsl.w	r7, r4, r7
 8000ec6:	40ca      	lsrs	r2, r1
 8000ec8:	40cc      	lsrs	r4, r1
 8000eca:	4317      	orrs	r7, r2
 8000ecc:	e9c6 7400 	strd	r7, r4, [r6]
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed8:	f1c3 0120 	rsb	r1, r3, #32
 8000edc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ee0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ee4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ee8:	409d      	lsls	r5, r3
 8000eea:	432a      	orrs	r2, r5
 8000eec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef0:	fa1f fe8c 	uxth.w	lr, ip
 8000ef4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ef8:	fb07 1510 	mls	r5, r7, r0, r1
 8000efc:	0c11      	lsrs	r1, r2, #16
 8000efe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f02:	fb00 f50e 	mul.w	r5, r0, lr
 8000f06:	428d      	cmp	r5, r1
 8000f08:	fa04 f403 	lsl.w	r4, r4, r3
 8000f0c:	d908      	bls.n	8000f20 <__udivmoddi4+0x258>
 8000f0e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f12:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f16:	d22f      	bcs.n	8000f78 <__udivmoddi4+0x2b0>
 8000f18:	428d      	cmp	r5, r1
 8000f1a:	d92d      	bls.n	8000f78 <__udivmoddi4+0x2b0>
 8000f1c:	3802      	subs	r0, #2
 8000f1e:	4461      	add	r1, ip
 8000f20:	1b49      	subs	r1, r1, r5
 8000f22:	b292      	uxth	r2, r2
 8000f24:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f28:	fb07 1115 	mls	r1, r7, r5, r1
 8000f2c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f30:	fb05 f10e 	mul.w	r1, r5, lr
 8000f34:	4291      	cmp	r1, r2
 8000f36:	d908      	bls.n	8000f4a <__udivmoddi4+0x282>
 8000f38:	eb1c 0202 	adds.w	r2, ip, r2
 8000f3c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f40:	d216      	bcs.n	8000f70 <__udivmoddi4+0x2a8>
 8000f42:	4291      	cmp	r1, r2
 8000f44:	d914      	bls.n	8000f70 <__udivmoddi4+0x2a8>
 8000f46:	3d02      	subs	r5, #2
 8000f48:	4462      	add	r2, ip
 8000f4a:	1a52      	subs	r2, r2, r1
 8000f4c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f50:	e738      	b.n	8000dc4 <__udivmoddi4+0xfc>
 8000f52:	4631      	mov	r1, r6
 8000f54:	4630      	mov	r0, r6
 8000f56:	e708      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000f58:	4639      	mov	r1, r7
 8000f5a:	e6e6      	b.n	8000d2a <__udivmoddi4+0x62>
 8000f5c:	4610      	mov	r0, r2
 8000f5e:	e6fb      	b.n	8000d58 <__udivmoddi4+0x90>
 8000f60:	4548      	cmp	r0, r9
 8000f62:	d2a9      	bcs.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f64:	ebb9 0802 	subs.w	r8, r9, r2
 8000f68:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f6c:	3b01      	subs	r3, #1
 8000f6e:	e7a3      	b.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f70:	4645      	mov	r5, r8
 8000f72:	e7ea      	b.n	8000f4a <__udivmoddi4+0x282>
 8000f74:	462b      	mov	r3, r5
 8000f76:	e794      	b.n	8000ea2 <__udivmoddi4+0x1da>
 8000f78:	4640      	mov	r0, r8
 8000f7a:	e7d1      	b.n	8000f20 <__udivmoddi4+0x258>
 8000f7c:	46d0      	mov	r8, sl
 8000f7e:	e77b      	b.n	8000e78 <__udivmoddi4+0x1b0>
 8000f80:	3d02      	subs	r5, #2
 8000f82:	4462      	add	r2, ip
 8000f84:	e732      	b.n	8000dec <__udivmoddi4+0x124>
 8000f86:	4608      	mov	r0, r1
 8000f88:	e70a      	b.n	8000da0 <__udivmoddi4+0xd8>
 8000f8a:	4464      	add	r4, ip
 8000f8c:	3802      	subs	r0, #2
 8000f8e:	e742      	b.n	8000e16 <__udivmoddi4+0x14e>

08000f90 <__aeabi_idiv0>:
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop

08000f94 <GFX_SetFont>:
#if  USING_STRINGS == 1
const uint8_t* font;
uint8_t size = 1;

void GFX_SetFont(const uint8_t* font_t)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
	font = font_t;
 8000f9c:	4a04      	ldr	r2, [pc, #16]	; (8000fb0 <GFX_SetFont+0x1c>)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6013      	str	r3, [r2, #0]
}
 8000fa2:	bf00      	nop
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	200001fc 	.word	0x200001fc

08000fb4 <GFX_DrawChar>:
{
	return size;
}

void GFX_DrawChar(int x, int y, char chr, uint8_t color, uint8_t background)
{
 8000fb4:	b590      	push	{r4, r7, lr}
 8000fb6:	b089      	sub	sp, #36	; 0x24
 8000fb8:	af02      	add	r7, sp, #8
 8000fba:	60f8      	str	r0, [r7, #12]
 8000fbc:	60b9      	str	r1, [r7, #8]
 8000fbe:	4611      	mov	r1, r2
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	460b      	mov	r3, r1
 8000fc4:	71fb      	strb	r3, [r7, #7]
 8000fc6:	4613      	mov	r3, r2
 8000fc8:	71bb      	strb	r3, [r7, #6]
	if(chr > 0x7E) return; // chr > '~'
 8000fca:	79fb      	ldrb	r3, [r7, #7]
 8000fcc:	2b7e      	cmp	r3, #126	; 0x7e
 8000fce:	f200 80a3 	bhi.w	8001118 <GFX_DrawChar+0x164>

	for(uint8_t i=0; i<font[1]; i++ ) // Each column (Width)
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	75fb      	strb	r3, [r7, #23]
 8000fd6:	e096      	b.n	8001106 <GFX_DrawChar+0x152>
	{
        uint8_t line = (uint8_t)font[(chr-0x20) * font[1] + i + 2]; // Takie this line, (chr-0x20) = move 20 chars back,
 8000fd8:	4b51      	ldr	r3, [pc, #324]	; (8001120 <GFX_DrawChar+0x16c>)
 8000fda:	681a      	ldr	r2, [r3, #0]
 8000fdc:	79fb      	ldrb	r3, [r7, #7]
 8000fde:	3b20      	subs	r3, #32
 8000fe0:	494f      	ldr	r1, [pc, #316]	; (8001120 <GFX_DrawChar+0x16c>)
 8000fe2:	6809      	ldr	r1, [r1, #0]
 8000fe4:	3101      	adds	r1, #1
 8000fe6:	7809      	ldrb	r1, [r1, #0]
 8000fe8:	fb03 f101 	mul.w	r1, r3, r1
 8000fec:	7dfb      	ldrb	r3, [r7, #23]
 8000fee:	440b      	add	r3, r1
 8000ff0:	3302      	adds	r3, #2
 8000ff2:	4413      	add	r3, r2
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	75bb      	strb	r3, [r7, #22]

        for(int8_t j=0; j<font[0]; j++, line >>= 1) // For each pixel in column
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	757b      	strb	r3, [r7, #21]
 8000ffc:	e078      	b.n	80010f0 <GFX_DrawChar+0x13c>
        {
            if(line & 1) // Check last pixel in line
 8000ffe:	7dbb      	ldrb	r3, [r7, #22]
 8001000:	f003 0301 	and.w	r3, r3, #1
 8001004:	2b00      	cmp	r3, #0
 8001006:	d032      	beq.n	800106e <GFX_DrawChar+0xba>
            {
            	if(size == 1)
 8001008:	4b46      	ldr	r3, [pc, #280]	; (8001124 <GFX_DrawChar+0x170>)
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	2b01      	cmp	r3, #1
 800100e:	d113      	bne.n	8001038 <GFX_DrawChar+0x84>
            		GFX_DrawPixel(x+i, y+j, color); // Draw this pixel
 8001010:	7dfb      	ldrb	r3, [r7, #23]
 8001012:	b29a      	uxth	r2, r3
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	b29b      	uxth	r3, r3
 8001018:	4413      	add	r3, r2
 800101a:	b29b      	uxth	r3, r3
 800101c:	b218      	sxth	r0, r3
 800101e:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001022:	b29a      	uxth	r2, r3
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	b29b      	uxth	r3, r3
 8001028:	4413      	add	r3, r2
 800102a:	b29b      	uxth	r3, r3
 800102c:	b21b      	sxth	r3, r3
 800102e:	79ba      	ldrb	r2, [r7, #6]
 8001030:	4619      	mov	r1, r3
 8001032:	f000 f9d1 	bl	80013d8 <SSD1306_DrawPixel>
 8001036:	e052      	b.n	80010de <GFX_DrawChar+0x12a>
            	else
            		GFX_DrawFillRectangle(x+i*size, y+j*size, size, size, color); // Or bigger pixel
 8001038:	7dfb      	ldrb	r3, [r7, #23]
 800103a:	4a3a      	ldr	r2, [pc, #232]	; (8001124 <GFX_DrawChar+0x170>)
 800103c:	7812      	ldrb	r2, [r2, #0]
 800103e:	fb03 f202 	mul.w	r2, r3, r2
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	18d0      	adds	r0, r2, r3
 8001046:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800104a:	4a36      	ldr	r2, [pc, #216]	; (8001124 <GFX_DrawChar+0x170>)
 800104c:	7812      	ldrb	r2, [r2, #0]
 800104e:	fb03 f202 	mul.w	r2, r3, r2
 8001052:	68bb      	ldr	r3, [r7, #8]
 8001054:	18d1      	adds	r1, r2, r3
 8001056:	4b33      	ldr	r3, [pc, #204]	; (8001124 <GFX_DrawChar+0x170>)
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	b29a      	uxth	r2, r3
 800105c:	4b31      	ldr	r3, [pc, #196]	; (8001124 <GFX_DrawChar+0x170>)
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	b29c      	uxth	r4, r3
 8001062:	79bb      	ldrb	r3, [r7, #6]
 8001064:	9300      	str	r3, [sp, #0]
 8001066:	4623      	mov	r3, r4
 8001068:	f000 f960 	bl	800132c <GFX_DrawFillRectangle>
 800106c:	e037      	b.n	80010de <GFX_DrawChar+0x12a>
            }
            else if(background == 0)
 800106e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001072:	2b00      	cmp	r3, #0
 8001074:	d133      	bne.n	80010de <GFX_DrawChar+0x12a>
            {
            	if(size == 1)
 8001076:	4b2b      	ldr	r3, [pc, #172]	; (8001124 <GFX_DrawChar+0x170>)
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	2b01      	cmp	r3, #1
 800107c:	d114      	bne.n	80010a8 <GFX_DrawChar+0xf4>
					GFX_DrawPixel(x+i, y+j, background); // Draw black BG
 800107e:	7dfb      	ldrb	r3, [r7, #23]
 8001080:	b29a      	uxth	r2, r3
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	b29b      	uxth	r3, r3
 8001086:	4413      	add	r3, r2
 8001088:	b29b      	uxth	r3, r3
 800108a:	b218      	sxth	r0, r3
 800108c:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001090:	b29a      	uxth	r2, r3
 8001092:	68bb      	ldr	r3, [r7, #8]
 8001094:	b29b      	uxth	r3, r3
 8001096:	4413      	add	r3, r2
 8001098:	b29b      	uxth	r3, r3
 800109a:	b21b      	sxth	r3, r3
 800109c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80010a0:	4619      	mov	r1, r3
 80010a2:	f000 f999 	bl	80013d8 <SSD1306_DrawPixel>
 80010a6:	e01a      	b.n	80010de <GFX_DrawChar+0x12a>
				else
					GFX_DrawFillRectangle(x+i*size, y+j*size, size, size, background); // Or bigger
 80010a8:	7dfb      	ldrb	r3, [r7, #23]
 80010aa:	4a1e      	ldr	r2, [pc, #120]	; (8001124 <GFX_DrawChar+0x170>)
 80010ac:	7812      	ldrb	r2, [r2, #0]
 80010ae:	fb03 f202 	mul.w	r2, r3, r2
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	18d0      	adds	r0, r2, r3
 80010b6:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80010ba:	4a1a      	ldr	r2, [pc, #104]	; (8001124 <GFX_DrawChar+0x170>)
 80010bc:	7812      	ldrb	r2, [r2, #0]
 80010be:	fb03 f202 	mul.w	r2, r3, r2
 80010c2:	68bb      	ldr	r3, [r7, #8]
 80010c4:	18d1      	adds	r1, r2, r3
 80010c6:	4b17      	ldr	r3, [pc, #92]	; (8001124 <GFX_DrawChar+0x170>)
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	b29a      	uxth	r2, r3
 80010cc:	4b15      	ldr	r3, [pc, #84]	; (8001124 <GFX_DrawChar+0x170>)
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	b29c      	uxth	r4, r3
 80010d2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80010d6:	9300      	str	r3, [sp, #0]
 80010d8:	4623      	mov	r3, r4
 80010da:	f000 f927 	bl	800132c <GFX_DrawFillRectangle>
        for(int8_t j=0; j<font[0]; j++, line >>= 1) // For each pixel in column
 80010de:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	3301      	adds	r3, #1
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	757b      	strb	r3, [r7, #21]
 80010ea:	7dbb      	ldrb	r3, [r7, #22]
 80010ec:	085b      	lsrs	r3, r3, #1
 80010ee:	75bb      	strb	r3, [r7, #22]
 80010f0:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80010f4:	4a0a      	ldr	r2, [pc, #40]	; (8001120 <GFX_DrawChar+0x16c>)
 80010f6:	6812      	ldr	r2, [r2, #0]
 80010f8:	7812      	ldrb	r2, [r2, #0]
 80010fa:	4293      	cmp	r3, r2
 80010fc:	f6ff af7f 	blt.w	8000ffe <GFX_DrawChar+0x4a>
	for(uint8_t i=0; i<font[1]; i++ ) // Each column (Width)
 8001100:	7dfb      	ldrb	r3, [r7, #23]
 8001102:	3301      	adds	r3, #1
 8001104:	75fb      	strb	r3, [r7, #23]
 8001106:	4b06      	ldr	r3, [pc, #24]	; (8001120 <GFX_DrawChar+0x16c>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	3301      	adds	r3, #1
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	7dfa      	ldrb	r2, [r7, #23]
 8001110:	429a      	cmp	r2, r3
 8001112:	f4ff af61 	bcc.w	8000fd8 <GFX_DrawChar+0x24>
 8001116:	e000      	b.n	800111a <GFX_DrawChar+0x166>
	if(chr > 0x7E) return; // chr > '~'
 8001118:	bf00      	nop
            }
        }
    }
}
 800111a:	371c      	adds	r7, #28
 800111c:	46bd      	mov	sp, r7
 800111e:	bd90      	pop	{r4, r7, pc}
 8001120:	200001fc 	.word	0x200001fc
 8001124:	20000000 	.word	0x20000000

08001128 <GFX_DrawString>:

void GFX_DrawString(int x, int y, char* str, uint8_t color, uint8_t background)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b088      	sub	sp, #32
 800112c:	af02      	add	r7, sp, #8
 800112e:	60f8      	str	r0, [r7, #12]
 8001130:	60b9      	str	r1, [r7, #8]
 8001132:	607a      	str	r2, [r7, #4]
 8001134:	70fb      	strb	r3, [r7, #3]
	int x_tmp = x;
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	617b      	str	r3, [r7, #20]

	char znak;
	znak = *str;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	74fb      	strb	r3, [r7, #19]

	while(*str++)
 8001140:	e03e      	b.n	80011c0 <GFX_DrawString+0x98>
	{
		GFX_DrawChar(x_tmp, y, znak, color, background); // Draw current char
 8001142:	78f9      	ldrb	r1, [r7, #3]
 8001144:	7cfa      	ldrb	r2, [r7, #19]
 8001146:	f897 3020 	ldrb.w	r3, [r7, #32]
 800114a:	9300      	str	r3, [sp, #0]
 800114c:	460b      	mov	r3, r1
 800114e:	68b9      	ldr	r1, [r7, #8]
 8001150:	6978      	ldr	r0, [r7, #20]
 8001152:	f7ff ff2f 	bl	8000fb4 <GFX_DrawChar>

		x_tmp += ((uint8_t)font[1] * size) + 1; // Move X drawing pointer do char width + 1 (space)
 8001156:	4b20      	ldr	r3, [pc, #128]	; (80011d8 <GFX_DrawString+0xb0>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	3301      	adds	r3, #1
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	461a      	mov	r2, r3
 8001160:	4b1e      	ldr	r3, [pc, #120]	; (80011dc <GFX_DrawString+0xb4>)
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	fb02 f303 	mul.w	r3, r2, r3
 8001168:	3301      	adds	r3, #1
 800116a:	697a      	ldr	r2, [r7, #20]
 800116c:	4413      	add	r3, r2
 800116e:	617b      	str	r3, [r7, #20]

		if(background == 0) // Draw black space if needed
 8001170:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d120      	bne.n	80011ba <GFX_DrawString+0x92>
		{
			for(uint8_t i=0; i<(font[0]*size); i++)
 8001178:	2300      	movs	r3, #0
 800117a:	74bb      	strb	r3, [r7, #18]
 800117c:	e012      	b.n	80011a4 <GFX_DrawString+0x7c>
			{
				GFX_DrawPixel(x_tmp-1, y+i, PIXEL_BLACK);
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	b29b      	uxth	r3, r3
 8001182:	3b01      	subs	r3, #1
 8001184:	b29b      	uxth	r3, r3
 8001186:	b218      	sxth	r0, r3
 8001188:	7cbb      	ldrb	r3, [r7, #18]
 800118a:	b29a      	uxth	r2, r3
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	b29b      	uxth	r3, r3
 8001190:	4413      	add	r3, r2
 8001192:	b29b      	uxth	r3, r3
 8001194:	b21b      	sxth	r3, r3
 8001196:	2200      	movs	r2, #0
 8001198:	4619      	mov	r1, r3
 800119a:	f000 f91d 	bl	80013d8 <SSD1306_DrawPixel>
			for(uint8_t i=0; i<(font[0]*size); i++)
 800119e:	7cbb      	ldrb	r3, [r7, #18]
 80011a0:	3301      	adds	r3, #1
 80011a2:	74bb      	strb	r3, [r7, #18]
 80011a4:	7cba      	ldrb	r2, [r7, #18]
 80011a6:	4b0c      	ldr	r3, [pc, #48]	; (80011d8 <GFX_DrawString+0xb0>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	4619      	mov	r1, r3
 80011ae:	4b0b      	ldr	r3, [pc, #44]	; (80011dc <GFX_DrawString+0xb4>)
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	fb01 f303 	mul.w	r3, r1, r3
 80011b6:	429a      	cmp	r2, r3
 80011b8:	dbe1      	blt.n	800117e <GFX_DrawString+0x56>
			}
		}

		znak = *str; // Next char
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	74fb      	strb	r3, [r7, #19]
	while(*str++)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	1c5a      	adds	r2, r3, #1
 80011c4:	607a      	str	r2, [r7, #4]
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d1ba      	bne.n	8001142 <GFX_DrawString+0x1a>
	}
}
 80011cc:	bf00      	nop
 80011ce:	bf00      	nop
 80011d0:	3718      	adds	r7, #24
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	200001fc 	.word	0x200001fc
 80011dc:	20000000 	.word	0x20000000

080011e0 <GFX_WriteLine>:
#endif
#if USING_LINES == 1
void GFX_WriteLine(int x_start, int y_start, int x_end, int y_end, uint8_t color)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b08c      	sub	sp, #48	; 0x30
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	60f8      	str	r0, [r7, #12]
 80011e8:	60b9      	str	r1, [r7, #8]
 80011ea:	607a      	str	r2, [r7, #4]
 80011ec:	603b      	str	r3, [r7, #0]
	int16_t steep = abs(y_end - y_start) > abs(x_end - x_start);
 80011ee:	683a      	ldr	r2, [r7, #0]
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	1ad3      	subs	r3, r2, r3
 80011f4:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80011f8:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80011fc:	6879      	ldr	r1, [r7, #4]
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	1acb      	subs	r3, r1, r3
 8001202:	2b00      	cmp	r3, #0
 8001204:	bfb8      	it	lt
 8001206:	425b      	neglt	r3, r3
 8001208:	429a      	cmp	r2, r3
 800120a:	bfcc      	ite	gt
 800120c:	2301      	movgt	r3, #1
 800120e:	2300      	movle	r3, #0
 8001210:	b2db      	uxtb	r3, r3
 8001212:	857b      	strh	r3, [r7, #42]	; 0x2a

	    if (steep) {
 8001214:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8001218:	2b00      	cmp	r3, #0
 800121a:	d00b      	beq.n	8001234 <GFX_WriteLine+0x54>
	        _swap_int(x_start, y_start);
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	627b      	str	r3, [r7, #36]	; 0x24
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	60fb      	str	r3, [r7, #12]
 8001224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001226:	60bb      	str	r3, [r7, #8]
	        _swap_int(x_end, y_end);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	623b      	str	r3, [r7, #32]
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	607b      	str	r3, [r7, #4]
 8001230:	6a3b      	ldr	r3, [r7, #32]
 8001232:	603b      	str	r3, [r7, #0]
	    }

	    if (x_start > x_end) {
 8001234:	68fa      	ldr	r2, [r7, #12]
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	429a      	cmp	r2, r3
 800123a:	dd0b      	ble.n	8001254 <GFX_WriteLine+0x74>
	        _swap_int(x_start, x_end);
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	61fb      	str	r3, [r7, #28]
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	60fb      	str	r3, [r7, #12]
 8001244:	69fb      	ldr	r3, [r7, #28]
 8001246:	607b      	str	r3, [r7, #4]
	        _swap_int(y_start, y_end);
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	61bb      	str	r3, [r7, #24]
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	60bb      	str	r3, [r7, #8]
 8001250:	69bb      	ldr	r3, [r7, #24]
 8001252:	603b      	str	r3, [r7, #0]
	    }

	    int16_t dx, dy;
	    dx = x_end - x_start;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	b29a      	uxth	r2, r3
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	b29b      	uxth	r3, r3
 800125c:	1ad3      	subs	r3, r2, r3
 800125e:	b29b      	uxth	r3, r3
 8001260:	82fb      	strh	r3, [r7, #22]
	    dy = abs(y_end - y_start);
 8001262:	683a      	ldr	r2, [r7, #0]
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	1ad3      	subs	r3, r2, r3
 8001268:	2b00      	cmp	r3, #0
 800126a:	bfb8      	it	lt
 800126c:	425b      	neglt	r3, r3
 800126e:	82bb      	strh	r3, [r7, #20]

	    int16_t err = dx / 2;
 8001270:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001274:	0fda      	lsrs	r2, r3, #31
 8001276:	4413      	add	r3, r2
 8001278:	105b      	asrs	r3, r3, #1
 800127a:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    int16_t ystep;

	    if (y_start < y_end) {
 800127c:	68ba      	ldr	r2, [r7, #8]
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	429a      	cmp	r2, r3
 8001282:	da02      	bge.n	800128a <GFX_WriteLine+0xaa>
	        ystep = 1;
 8001284:	2301      	movs	r3, #1
 8001286:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8001288:	e030      	b.n	80012ec <GFX_WriteLine+0x10c>
	    } else {
	        ystep = -1;
 800128a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800128e:	85bb      	strh	r3, [r7, #44]	; 0x2c
	    }

	    for (; x_start<=x_end; x_start++) {
 8001290:	e02c      	b.n	80012ec <GFX_WriteLine+0x10c>
	        if (steep) {
 8001292:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8001296:	2b00      	cmp	r3, #0
 8001298:	d009      	beq.n	80012ae <GFX_WriteLine+0xce>
	        	GFX_DrawPixel(y_start, x_start, color);
 800129a:	68bb      	ldr	r3, [r7, #8]
 800129c:	b21b      	sxth	r3, r3
 800129e:	68fa      	ldr	r2, [r7, #12]
 80012a0:	b211      	sxth	r1, r2
 80012a2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80012a6:	4618      	mov	r0, r3
 80012a8:	f000 f896 	bl	80013d8 <SSD1306_DrawPixel>
 80012ac:	e008      	b.n	80012c0 <GFX_WriteLine+0xe0>
	        } else {
	        	GFX_DrawPixel(x_start, y_start, color);
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	b21b      	sxth	r3, r3
 80012b2:	68ba      	ldr	r2, [r7, #8]
 80012b4:	b211      	sxth	r1, r2
 80012b6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80012ba:	4618      	mov	r0, r3
 80012bc:	f000 f88c 	bl	80013d8 <SSD1306_DrawPixel>
	        }
	        err -= dy;
 80012c0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80012c2:	8abb      	ldrh	r3, [r7, #20]
 80012c4:	1ad3      	subs	r3, r2, r3
 80012c6:	b29b      	uxth	r3, r3
 80012c8:	85fb      	strh	r3, [r7, #46]	; 0x2e
	        if (err < 0) {
 80012ca:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	da09      	bge.n	80012e6 <GFX_WriteLine+0x106>
	            y_start += ystep;
 80012d2:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 80012d6:	68ba      	ldr	r2, [r7, #8]
 80012d8:	4413      	add	r3, r2
 80012da:	60bb      	str	r3, [r7, #8]
	            err += dx;
 80012dc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80012de:	8afb      	ldrh	r3, [r7, #22]
 80012e0:	4413      	add	r3, r2
 80012e2:	b29b      	uxth	r3, r3
 80012e4:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    for (; x_start<=x_end; x_start++) {
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	3301      	adds	r3, #1
 80012ea:	60fb      	str	r3, [r7, #12]
 80012ec:	68fa      	ldr	r2, [r7, #12]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	429a      	cmp	r2, r3
 80012f2:	ddce      	ble.n	8001292 <GFX_WriteLine+0xb2>
	        }
	    }
}
 80012f4:	bf00      	nop
 80012f6:	bf00      	nop
 80012f8:	3730      	adds	r7, #48	; 0x30
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <GFX_DrawFastVLine>:

void GFX_DrawFastVLine(int x_start, int y_start, int h, uint8_t color)
{
 80012fe:	b580      	push	{r7, lr}
 8001300:	b086      	sub	sp, #24
 8001302:	af02      	add	r7, sp, #8
 8001304:	60f8      	str	r0, [r7, #12]
 8001306:	60b9      	str	r1, [r7, #8]
 8001308:	607a      	str	r2, [r7, #4]
 800130a:	70fb      	strb	r3, [r7, #3]
	GFX_WriteLine(x_start, y_start, x_start, y_start+h-1, color);
 800130c:	68ba      	ldr	r2, [r7, #8]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4413      	add	r3, r2
 8001312:	1e5a      	subs	r2, r3, #1
 8001314:	78fb      	ldrb	r3, [r7, #3]
 8001316:	9300      	str	r3, [sp, #0]
 8001318:	4613      	mov	r3, r2
 800131a:	68fa      	ldr	r2, [r7, #12]
 800131c:	68b9      	ldr	r1, [r7, #8]
 800131e:	68f8      	ldr	r0, [r7, #12]
 8001320:	f7ff ff5e 	bl	80011e0 <GFX_WriteLine>
}
 8001324:	bf00      	nop
 8001326:	3710      	adds	r7, #16
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}

0800132c <GFX_DrawFillRectangle>:

}
#endif
#if USING_FILL_RECTANGLE == 1
void GFX_DrawFillRectangle(int x, int y, uint16_t w, uint16_t h, uint8_t color)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b086      	sub	sp, #24
 8001330:	af00      	add	r7, sp, #0
 8001332:	60f8      	str	r0, [r7, #12]
 8001334:	60b9      	str	r1, [r7, #8]
 8001336:	4611      	mov	r1, r2
 8001338:	461a      	mov	r2, r3
 800133a:	460b      	mov	r3, r1
 800133c:	80fb      	strh	r3, [r7, #6]
 800133e:	4613      	mov	r3, r2
 8001340:	80bb      	strh	r3, [r7, #4]
    for (int i=x; i<x+w; i++) {
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	617b      	str	r3, [r7, #20]
 8001346:	e009      	b.n	800135c <GFX_DrawFillRectangle+0x30>
    	GFX_DrawFastVLine(i, y, h, color);
 8001348:	88ba      	ldrh	r2, [r7, #4]
 800134a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800134e:	68b9      	ldr	r1, [r7, #8]
 8001350:	6978      	ldr	r0, [r7, #20]
 8001352:	f7ff ffd4 	bl	80012fe <GFX_DrawFastVLine>
    for (int i=x; i<x+w; i++) {
 8001356:	697b      	ldr	r3, [r7, #20]
 8001358:	3301      	adds	r3, #1
 800135a:	617b      	str	r3, [r7, #20]
 800135c:	88fa      	ldrh	r2, [r7, #6]
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	4413      	add	r3, r2
 8001362:	697a      	ldr	r2, [r7, #20]
 8001364:	429a      	cmp	r2, r3
 8001366:	dbef      	blt.n	8001348 <GFX_DrawFillRectangle+0x1c>
    }

}
 8001368:	bf00      	nop
 800136a:	bf00      	nop
 800136c:	3718      	adds	r7, #24
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
	...

08001374 <SSD1306_Command>:
I2C_HandleTypeDef *oled_i2c;

static uint8_t buffer[SSD1306_BUFFER_SIZE];

void SSD1306_Command(uint8_t Command)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b086      	sub	sp, #24
 8001378:	af04      	add	r7, sp, #16
 800137a:	4603      	mov	r3, r0
 800137c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(oled_i2c, (SSD1306_ADDRESS<<1), 0x00, 1, &Command, 1, SSD1306_TIMEOUT);
 800137e:	4b08      	ldr	r3, [pc, #32]	; (80013a0 <SSD1306_Command+0x2c>)
 8001380:	6818      	ldr	r0, [r3, #0]
 8001382:	2364      	movs	r3, #100	; 0x64
 8001384:	9302      	str	r3, [sp, #8]
 8001386:	2301      	movs	r3, #1
 8001388:	9301      	str	r3, [sp, #4]
 800138a:	1dfb      	adds	r3, r7, #7
 800138c:	9300      	str	r3, [sp, #0]
 800138e:	2301      	movs	r3, #1
 8001390:	2200      	movs	r2, #0
 8001392:	2178      	movs	r1, #120	; 0x78
 8001394:	f005 f9d2 	bl	800673c <HAL_I2C_Mem_Write>
}
 8001398:	bf00      	nop
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	20000200 	.word	0x20000200

080013a4 <SSD1306_Data>:

void SSD1306_Data(uint8_t *Data, uint16_t Size)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b086      	sub	sp, #24
 80013a8:	af04      	add	r7, sp, #16
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	460b      	mov	r3, r1
 80013ae:	807b      	strh	r3, [r7, #2]
	if(oled_i2c->hdmatx->State == HAL_DMA_STATE_READY)
	{
		HAL_I2C_Mem_Write_DMA(oled_i2c, (SSD1306_ADDRESS<<1), 0x40, 1, Data, Size);
	}
#else
	HAL_I2C_Mem_Write(oled_i2c, (SSD1306_ADDRESS<<1), 0x40, 1, Data, Size, SSD1306_TIMEOUT);
 80013b0:	4b08      	ldr	r3, [pc, #32]	; (80013d4 <SSD1306_Data+0x30>)
 80013b2:	6818      	ldr	r0, [r3, #0]
 80013b4:	2364      	movs	r3, #100	; 0x64
 80013b6:	9302      	str	r3, [sp, #8]
 80013b8:	887b      	ldrh	r3, [r7, #2]
 80013ba:	9301      	str	r3, [sp, #4]
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	9300      	str	r3, [sp, #0]
 80013c0:	2301      	movs	r3, #1
 80013c2:	2240      	movs	r2, #64	; 0x40
 80013c4:	2178      	movs	r1, #120	; 0x78
 80013c6:	f005 f9b9 	bl	800673c <HAL_I2C_Mem_Write>
#endif
}
 80013ca:	bf00      	nop
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	20000200 	.word	0x20000200

080013d8 <SSD1306_DrawPixel>:
//
// Functions
//

void SSD1306_DrawPixel(int16_t x, int16_t y, uint8_t Color)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4603      	mov	r3, r0
 80013e0:	80fb      	strh	r3, [r7, #6]
 80013e2:	460b      	mov	r3, r1
 80013e4:	80bb      	strh	r3, [r7, #4]
 80013e6:	4613      	mov	r3, r2
 80013e8:	70fb      	strb	r3, [r7, #3]
	if((x < 0) || (x >= SSD1306_LCDWIDTH) || (y < 0) || (y >= SSD1306_LCDHEIGHT))
 80013ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	db79      	blt.n	80014e6 <SSD1306_DrawPixel+0x10e>
 80013f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013f6:	2b7f      	cmp	r3, #127	; 0x7f
 80013f8:	dc75      	bgt.n	80014e6 <SSD1306_DrawPixel+0x10e>
 80013fa:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	db71      	blt.n	80014e6 <SSD1306_DrawPixel+0x10e>
 8001402:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001406:	2b3f      	cmp	r3, #63	; 0x3f
 8001408:	dc6d      	bgt.n	80014e6 <SSD1306_DrawPixel+0x10e>
	  return;

    switch(Color)
 800140a:	78fb      	ldrb	r3, [r7, #3]
 800140c:	2b02      	cmp	r3, #2
 800140e:	d049      	beq.n	80014a4 <SSD1306_DrawPixel+0xcc>
 8001410:	2b02      	cmp	r3, #2
 8001412:	dc69      	bgt.n	80014e8 <SSD1306_DrawPixel+0x110>
 8001414:	2b00      	cmp	r3, #0
 8001416:	d022      	beq.n	800145e <SSD1306_DrawPixel+0x86>
 8001418:	2b01      	cmp	r3, #1
 800141a:	d165      	bne.n	80014e8 <SSD1306_DrawPixel+0x110>
    {
    case SSD1306_WHITE:
      buffer[x + (y / 8) * SSD1306_LCDWIDTH] |= (1 << (y & 7));
 800141c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001420:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001424:	2b00      	cmp	r3, #0
 8001426:	da00      	bge.n	800142a <SSD1306_DrawPixel+0x52>
 8001428:	3307      	adds	r3, #7
 800142a:	10db      	asrs	r3, r3, #3
 800142c:	b218      	sxth	r0, r3
 800142e:	4603      	mov	r3, r0
 8001430:	01db      	lsls	r3, r3, #7
 8001432:	4413      	add	r3, r2
 8001434:	4a2f      	ldr	r2, [pc, #188]	; (80014f4 <SSD1306_DrawPixel+0x11c>)
 8001436:	5cd3      	ldrb	r3, [r2, r3]
 8001438:	b25a      	sxtb	r2, r3
 800143a:	88bb      	ldrh	r3, [r7, #4]
 800143c:	f003 0307 	and.w	r3, r3, #7
 8001440:	2101      	movs	r1, #1
 8001442:	fa01 f303 	lsl.w	r3, r1, r3
 8001446:	b25b      	sxtb	r3, r3
 8001448:	4313      	orrs	r3, r2
 800144a:	b259      	sxtb	r1, r3
 800144c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001450:	4603      	mov	r3, r0
 8001452:	01db      	lsls	r3, r3, #7
 8001454:	4413      	add	r3, r2
 8001456:	b2c9      	uxtb	r1, r1
 8001458:	4a26      	ldr	r2, [pc, #152]	; (80014f4 <SSD1306_DrawPixel+0x11c>)
 800145a:	54d1      	strb	r1, [r2, r3]
      break;
 800145c:	e044      	b.n	80014e8 <SSD1306_DrawPixel+0x110>
    case SSD1306_BLACK:
      buffer[x + (y / 8) * SSD1306_LCDWIDTH] &= ~(1 << (y & 7));
 800145e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001462:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001466:	2b00      	cmp	r3, #0
 8001468:	da00      	bge.n	800146c <SSD1306_DrawPixel+0x94>
 800146a:	3307      	adds	r3, #7
 800146c:	10db      	asrs	r3, r3, #3
 800146e:	b218      	sxth	r0, r3
 8001470:	4603      	mov	r3, r0
 8001472:	01db      	lsls	r3, r3, #7
 8001474:	4413      	add	r3, r2
 8001476:	4a1f      	ldr	r2, [pc, #124]	; (80014f4 <SSD1306_DrawPixel+0x11c>)
 8001478:	5cd3      	ldrb	r3, [r2, r3]
 800147a:	b25a      	sxtb	r2, r3
 800147c:	88bb      	ldrh	r3, [r7, #4]
 800147e:	f003 0307 	and.w	r3, r3, #7
 8001482:	2101      	movs	r1, #1
 8001484:	fa01 f303 	lsl.w	r3, r1, r3
 8001488:	b25b      	sxtb	r3, r3
 800148a:	43db      	mvns	r3, r3
 800148c:	b25b      	sxtb	r3, r3
 800148e:	4013      	ands	r3, r2
 8001490:	b259      	sxtb	r1, r3
 8001492:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001496:	4603      	mov	r3, r0
 8001498:	01db      	lsls	r3, r3, #7
 800149a:	4413      	add	r3, r2
 800149c:	b2c9      	uxtb	r1, r1
 800149e:	4a15      	ldr	r2, [pc, #84]	; (80014f4 <SSD1306_DrawPixel+0x11c>)
 80014a0:	54d1      	strb	r1, [r2, r3]
      break;
 80014a2:	e021      	b.n	80014e8 <SSD1306_DrawPixel+0x110>
    case SSD1306_INVERSE:
      buffer[x + (y / 8) * SSD1306_LCDWIDTH] ^= (1 << (y & 7));
 80014a4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80014a8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	da00      	bge.n	80014b2 <SSD1306_DrawPixel+0xda>
 80014b0:	3307      	adds	r3, #7
 80014b2:	10db      	asrs	r3, r3, #3
 80014b4:	b218      	sxth	r0, r3
 80014b6:	4603      	mov	r3, r0
 80014b8:	01db      	lsls	r3, r3, #7
 80014ba:	4413      	add	r3, r2
 80014bc:	4a0d      	ldr	r2, [pc, #52]	; (80014f4 <SSD1306_DrawPixel+0x11c>)
 80014be:	5cd3      	ldrb	r3, [r2, r3]
 80014c0:	b25a      	sxtb	r2, r3
 80014c2:	88bb      	ldrh	r3, [r7, #4]
 80014c4:	f003 0307 	and.w	r3, r3, #7
 80014c8:	2101      	movs	r1, #1
 80014ca:	fa01 f303 	lsl.w	r3, r1, r3
 80014ce:	b25b      	sxtb	r3, r3
 80014d0:	4053      	eors	r3, r2
 80014d2:	b259      	sxtb	r1, r3
 80014d4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80014d8:	4603      	mov	r3, r0
 80014da:	01db      	lsls	r3, r3, #7
 80014dc:	4413      	add	r3, r2
 80014de:	b2c9      	uxtb	r1, r1
 80014e0:	4a04      	ldr	r2, [pc, #16]	; (80014f4 <SSD1306_DrawPixel+0x11c>)
 80014e2:	54d1      	strb	r1, [r2, r3]
      break;
 80014e4:	e000      	b.n	80014e8 <SSD1306_DrawPixel+0x110>
	  return;
 80014e6:	bf00      	nop
    }
}
 80014e8:	370c      	adds	r7, #12
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	20000204 	.word	0x20000204

080014f8 <SSD1306_Clear>:

void SSD1306_Clear(uint8_t Color)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	4603      	mov	r3, r0
 8001500:	71fb      	strb	r3, [r7, #7]
	switch(Color)
 8001502:	79fb      	ldrb	r3, [r7, #7]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d008      	beq.n	800151a <SSD1306_Clear+0x22>
 8001508:	2b01      	cmp	r3, #1
 800150a:	d10d      	bne.n	8001528 <SSD1306_Clear+0x30>
	{
	case WHITE:
		memset(buffer, 0xFF, SSD1306_BUFFER_SIZE);
 800150c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001510:	21ff      	movs	r1, #255	; 0xff
 8001512:	4807      	ldr	r0, [pc, #28]	; (8001530 <SSD1306_Clear+0x38>)
 8001514:	f00d fedb 	bl	800f2ce <memset>
		break;
 8001518:	e006      	b.n	8001528 <SSD1306_Clear+0x30>

	case BLACK:
		memset(buffer, 0x00, SSD1306_BUFFER_SIZE);
 800151a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800151e:	2100      	movs	r1, #0
 8001520:	4803      	ldr	r0, [pc, #12]	; (8001530 <SSD1306_Clear+0x38>)
 8001522:	f00d fed4 	bl	800f2ce <memset>
		break;
 8001526:	bf00      	nop
	}
}
 8001528:	bf00      	nop
 800152a:	3708      	adds	r7, #8
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	20000204 	.word	0x20000204

08001534 <SSD1306_Display>:

void SSD1306_Display(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
//	SSD1306_Command(SSD1306_COLUMNADDR);
//	SSD1306_Command(0); // Column start address
//	SSD1306_Command(SSD1306_LCDWIDTH - 1); // Column end address
//
//	SSD1306_Data(buffer, SSD1306_BUFFER_SIZE);
	for (uint8_t i = 0; i < 8 ; i++)
 800153a:	2300      	movs	r3, #0
 800153c:	71fb      	strb	r3, [r7, #7]
 800153e:	e02d      	b.n	800159c <SSD1306_Display+0x68>
		{
			osMutexAcquire(MutexI2C2Handle, osWaitForever);
 8001540:	4b1a      	ldr	r3, [pc, #104]	; (80015ac <SSD1306_Display+0x78>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f04f 31ff 	mov.w	r1, #4294967295
 8001548:	4618      	mov	r0, r3
 800154a:	f009 fa09 	bl	800a960 <osMutexAcquire>
//	//		printf("TASK OLED I2C MUTEX is taken \n\r");
		    SSD1306_Command(SSD1306_PAGEADDR);
 800154e:	2022      	movs	r0, #34	; 0x22
 8001550:	f7ff ff10 	bl	8001374 <SSD1306_Command>
		    SSD1306_Command(i);                      // Page start address
 8001554:	79fb      	ldrb	r3, [r7, #7]
 8001556:	4618      	mov	r0, r3
 8001558:	f7ff ff0c 	bl	8001374 <SSD1306_Command>
			SSD1306_Command(i);                   // Page end (not really, but works here)
 800155c:	79fb      	ldrb	r3, [r7, #7]
 800155e:	4618      	mov	r0, r3
 8001560:	f7ff ff08 	bl	8001374 <SSD1306_Command>
			SSD1306_Command(SSD1306_COLUMNADDR);
 8001564:	2021      	movs	r0, #33	; 0x21
 8001566:	f7ff ff05 	bl	8001374 <SSD1306_Command>
			SSD1306_Command(0); // Column start address
 800156a:	2000      	movs	r0, #0
 800156c:	f7ff ff02 	bl	8001374 <SSD1306_Command>
			SSD1306_Command(SSD1306_LCDWIDTH - 1); // Column end address
 8001570:	207f      	movs	r0, #127	; 0x7f
 8001572:	f7ff feff 	bl	8001374 <SSD1306_Command>

			SSD1306_Data(buffer+(i * SSD1306_LCDWIDTH), SSD1306_LCDWIDTH);
 8001576:	79fb      	ldrb	r3, [r7, #7]
 8001578:	01db      	lsls	r3, r3, #7
 800157a:	461a      	mov	r2, r3
 800157c:	4b0c      	ldr	r3, [pc, #48]	; (80015b0 <SSD1306_Display+0x7c>)
 800157e:	4413      	add	r3, r2
 8001580:	2180      	movs	r1, #128	; 0x80
 8001582:	4618      	mov	r0, r3
 8001584:	f7ff ff0e 	bl	80013a4 <SSD1306_Data>
			osMutexRelease(MutexI2C2Handle);
 8001588:	4b08      	ldr	r3, [pc, #32]	; (80015ac <SSD1306_Display+0x78>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	4618      	mov	r0, r3
 800158e:	f009 fa32 	bl	800a9f6 <osMutexRelease>
	//		printf("TASK OLED I2C MUTEX is released \n\r");
			osThreadYield();
 8001592:	f008 ff45 	bl	800a420 <osThreadYield>
	for (uint8_t i = 0; i < 8 ; i++)
 8001596:	79fb      	ldrb	r3, [r7, #7]
 8001598:	3301      	adds	r3, #1
 800159a:	71fb      	strb	r3, [r7, #7]
 800159c:	79fb      	ldrb	r3, [r7, #7]
 800159e:	2b07      	cmp	r3, #7
 80015a0:	d9ce      	bls.n	8001540 <SSD1306_Display+0xc>
		}
}
 80015a2:	bf00      	nop
 80015a4:	bf00      	nop
 80015a6:	3708      	adds	r7, #8
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	200006f0 	.word	0x200006f0
 80015b0:	20000204 	.word	0x20000204

080015b4 <SSD1306_Init>:

void SSD1306_Init(I2C_HandleTypeDef *i2c)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
	oled_i2c = i2c;
 80015bc:	4a28      	ldr	r2, [pc, #160]	; (8001660 <SSD1306_Init+0xac>)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6013      	str	r3, [r2, #0]

	SSD1306_Command(SSD1306_DISPLAYOFF);
 80015c2:	20ae      	movs	r0, #174	; 0xae
 80015c4:	f7ff fed6 	bl	8001374 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETDISPLAYCLOCKDIV);
 80015c8:	20d5      	movs	r0, #213	; 0xd5
 80015ca:	f7ff fed3 	bl	8001374 <SSD1306_Command>
	SSD1306_Command(0x80);
 80015ce:	2080      	movs	r0, #128	; 0x80
 80015d0:	f7ff fed0 	bl	8001374 <SSD1306_Command>

	SSD1306_Command(SSD1306_LCDHEIGHT - 1);
 80015d4:	203f      	movs	r0, #63	; 0x3f
 80015d6:	f7ff fecd 	bl	8001374 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETDISPLAYOFFSET);
 80015da:	20d3      	movs	r0, #211	; 0xd3
 80015dc:	f7ff feca 	bl	8001374 <SSD1306_Command>
	SSD1306_Command(0x00);
 80015e0:	2000      	movs	r0, #0
 80015e2:	f7ff fec7 	bl	8001374 <SSD1306_Command>
	SSD1306_Command(SSD1306_SETSTARTLINE);
 80015e6:	2040      	movs	r0, #64	; 0x40
 80015e8:	f7ff fec4 	bl	8001374 <SSD1306_Command>

	SSD1306_Command(SSD1306_CHARGEPUMP);
 80015ec:	208d      	movs	r0, #141	; 0x8d
 80015ee:	f7ff fec1 	bl	8001374 <SSD1306_Command>
	SSD1306_Command(0x14);
 80015f2:	2014      	movs	r0, #20
 80015f4:	f7ff febe 	bl	8001374 <SSD1306_Command>

	SSD1306_Command(SSD1306_MEMORYMODE); // 0x20
 80015f8:	2020      	movs	r0, #32
 80015fa:	f7ff febb 	bl	8001374 <SSD1306_Command>
	SSD1306_Command(0x00); // 0x0 act like ks0108
 80015fe:	2000      	movs	r0, #0
 8001600:	f7ff feb8 	bl	8001374 <SSD1306_Command>
	SSD1306_Command(SSD1306_SEGREMAP | 0x1);
 8001604:	20a1      	movs	r0, #161	; 0xa1
 8001606:	f7ff feb5 	bl	8001374 <SSD1306_Command>
	SSD1306_Command(SSD1306_COMSCANDEC);
 800160a:	20c8      	movs	r0, #200	; 0xc8
 800160c:	f7ff feb2 	bl	8001374 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETCOMPINS);
 8001610:	20da      	movs	r0, #218	; 0xda
 8001612:	f7ff feaf 	bl	8001374 <SSD1306_Command>
	SSD1306_Command(0x12);
 8001616:	2012      	movs	r0, #18
 8001618:	f7ff feac 	bl	8001374 <SSD1306_Command>
	SSD1306_Command(SSD1306_SETCONTRAST);
 800161c:	2081      	movs	r0, #129	; 0x81
 800161e:	f7ff fea9 	bl	8001374 <SSD1306_Command>
	SSD1306_Command(0xFF);
 8001622:	20ff      	movs	r0, #255	; 0xff
 8001624:	f7ff fea6 	bl	8001374 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETPRECHARGE); // 0xd9
 8001628:	20d9      	movs	r0, #217	; 0xd9
 800162a:	f7ff fea3 	bl	8001374 <SSD1306_Command>
	SSD1306_Command(0xF1);
 800162e:	20f1      	movs	r0, #241	; 0xf1
 8001630:	f7ff fea0 	bl	8001374 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETVCOMDETECT); // 0xDB
 8001634:	20db      	movs	r0, #219	; 0xdb
 8001636:	f7ff fe9d 	bl	8001374 <SSD1306_Command>
	SSD1306_Command(0x40);
 800163a:	2040      	movs	r0, #64	; 0x40
 800163c:	f7ff fe9a 	bl	8001374 <SSD1306_Command>
	SSD1306_Command(SSD1306_DISPLAYALLON_RESUME); // 0xA4
 8001640:	20a4      	movs	r0, #164	; 0xa4
 8001642:	f7ff fe97 	bl	8001374 <SSD1306_Command>
	SSD1306_Command(SSD1306_NORMALDISPLAY);       // 0xA6
 8001646:	20a6      	movs	r0, #166	; 0xa6
 8001648:	f7ff fe94 	bl	8001374 <SSD1306_Command>
	SSD1306_Command(SSD1306_DEACTIVATE_SCROLL);
 800164c:	202e      	movs	r0, #46	; 0x2e
 800164e:	f7ff fe91 	bl	8001374 <SSD1306_Command>

	SSD1306_Command(SSD1306_DISPLAYON); // Main screen turn on
 8001652:	20af      	movs	r0, #175	; 0xaf
 8001654:	f7ff fe8e 	bl	8001374 <SSD1306_Command>
}
 8001658:	bf00      	nop
 800165a:	3708      	adds	r7, #8
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	20000200 	.word	0x20000200

08001664 <BH1750_Init>:

//
//	Initialization.
//
BH1750_STATUS BH1750_Init(I2C_HandleTypeDef *hi2c)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
	bh1750_i2c = hi2c;
 800166c:	4a0a      	ldr	r2, [pc, #40]	; (8001698 <BH1750_Init+0x34>)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6013      	str	r3, [r2, #0]
	if(BH1750_OK == BH1750_Reset())
 8001672:	f000 f813 	bl	800169c <BH1750_Reset>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d107      	bne.n	800168c <BH1750_Init+0x28>
	{
		if(BH1750_OK == BH1750_SetMtreg(BH1750_DEFAULT_MTREG)) // Set default value;
 800167c:	2045      	movs	r0, #69	; 0x45
 800167e:	f000 f859 	bl	8001734 <BH1750_SetMtreg>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d101      	bne.n	800168c <BH1750_Init+0x28>
			return BH1750_OK;
 8001688:	2300      	movs	r3, #0
 800168a:	e000      	b.n	800168e <BH1750_Init+0x2a>
	}
	return BH1750_ERROR;
 800168c:	2301      	movs	r3, #1
}
 800168e:	4618      	mov	r0, r3
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	20000604 	.word	0x20000604

0800169c <BH1750_Reset>:

//
//	Reset all registers to default value.
//
BH1750_STATUS BH1750_Reset(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af02      	add	r7, sp, #8
	uint8_t tmp = 0x07;
 80016a2:	2307      	movs	r3, #7
 80016a4:	71fb      	strb	r3, [r7, #7]
	if(HAL_OK == HAL_I2C_Master_Transmit(bh1750_i2c, BH1750_ADDRESS, &tmp, 1, 10))
 80016a6:	4b09      	ldr	r3, [pc, #36]	; (80016cc <BH1750_Reset+0x30>)
 80016a8:	6818      	ldr	r0, [r3, #0]
 80016aa:	1dfa      	adds	r2, r7, #7
 80016ac:	230a      	movs	r3, #10
 80016ae:	9300      	str	r3, [sp, #0]
 80016b0:	2301      	movs	r3, #1
 80016b2:	2146      	movs	r1, #70	; 0x46
 80016b4:	f004 fd1e 	bl	80060f4 <HAL_I2C_Master_Transmit>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d101      	bne.n	80016c2 <BH1750_Reset+0x26>
		return BH1750_OK;
 80016be:	2300      	movs	r3, #0
 80016c0:	e000      	b.n	80016c4 <BH1750_Reset+0x28>

	return BH1750_ERROR;
 80016c2:	2301      	movs	r3, #1
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	3708      	adds	r7, #8
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	20000604 	.word	0x20000604

080016d0 <BH1750_SetMode>:

//
//	Set the mode of converting. Look into bh1750_mode enum.
//
BH1750_STATUS BH1750_SetMode(bh1750_mode Mode)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b084      	sub	sp, #16
 80016d4:	af02      	add	r7, sp, #8
 80016d6:	4603      	mov	r3, r0
 80016d8:	71fb      	strb	r3, [r7, #7]
	if(!((Mode >> 4) || (Mode >> 5))) return BH1750_ERROR;
 80016da:	79fb      	ldrb	r3, [r7, #7]
 80016dc:	091b      	lsrs	r3, r3, #4
 80016de:	b2db      	uxtb	r3, r3
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d106      	bne.n	80016f2 <BH1750_SetMode+0x22>
 80016e4:	79fb      	ldrb	r3, [r7, #7]
 80016e6:	095b      	lsrs	r3, r3, #5
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d101      	bne.n	80016f2 <BH1750_SetMode+0x22>
 80016ee:	2301      	movs	r3, #1
 80016f0:	e018      	b.n	8001724 <BH1750_SetMode+0x54>
	if((Mode & 0x0F) > 3) return BH1750_ERROR;
 80016f2:	79fb      	ldrb	r3, [r7, #7]
 80016f4:	f003 030c 	and.w	r3, r3, #12
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <BH1750_SetMode+0x30>
 80016fc:	2301      	movs	r3, #1
 80016fe:	e011      	b.n	8001724 <BH1750_SetMode+0x54>

	Bh1750_Mode = Mode;
 8001700:	79fa      	ldrb	r2, [r7, #7]
 8001702:	4b0a      	ldr	r3, [pc, #40]	; (800172c <BH1750_SetMode+0x5c>)
 8001704:	701a      	strb	r2, [r3, #0]
	if(HAL_OK == HAL_I2C_Master_Transmit(bh1750_i2c, BH1750_ADDRESS, &Mode, 1, 10))
 8001706:	4b0a      	ldr	r3, [pc, #40]	; (8001730 <BH1750_SetMode+0x60>)
 8001708:	6818      	ldr	r0, [r3, #0]
 800170a:	1dfa      	adds	r2, r7, #7
 800170c:	230a      	movs	r3, #10
 800170e:	9300      	str	r3, [sp, #0]
 8001710:	2301      	movs	r3, #1
 8001712:	2146      	movs	r1, #70	; 0x46
 8001714:	f004 fcee 	bl	80060f4 <HAL_I2C_Master_Transmit>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d101      	bne.n	8001722 <BH1750_SetMode+0x52>
		return BH1750_OK;
 800171e:	2300      	movs	r3, #0
 8001720:	e000      	b.n	8001724 <BH1750_SetMode+0x54>

	return BH1750_ERROR;
 8001722:	2301      	movs	r3, #1
}
 8001724:	4618      	mov	r0, r3
 8001726:	3708      	adds	r7, #8
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	20000608 	.word	0x20000608
 8001730:	20000604 	.word	0x20000604

08001734 <BH1750_SetMtreg>:

//
//	Set the Measurement Time register. It allows to increase or decrease the sensitivity.
//
BH1750_STATUS BH1750_SetMtreg(uint8_t Mtreg)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b086      	sub	sp, #24
 8001738:	af02      	add	r7, sp, #8
 800173a:	4603      	mov	r3, r0
 800173c:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef retCode;
	if (Mtreg < 31 || Mtreg > 254) {
 800173e:	79fb      	ldrb	r3, [r7, #7]
 8001740:	2b1e      	cmp	r3, #30
 8001742:	d902      	bls.n	800174a <BH1750_SetMtreg+0x16>
 8001744:	79fb      	ldrb	r3, [r7, #7]
 8001746:	2bff      	cmp	r3, #255	; 0xff
 8001748:	d101      	bne.n	800174e <BH1750_SetMtreg+0x1a>
		return BH1750_ERROR;
 800174a:	2301      	movs	r3, #1
 800174c:	e037      	b.n	80017be <BH1750_SetMtreg+0x8a>
	}

	Bh1750_Mtreg = Mtreg;
 800174e:	4a1e      	ldr	r2, [pc, #120]	; (80017c8 <BH1750_SetMtreg+0x94>)
 8001750:	79fb      	ldrb	r3, [r7, #7]
 8001752:	7013      	strb	r3, [r2, #0]

	uint8_t tmp[2];

	tmp[0] = (0x40 | (Mtreg >> 5));
 8001754:	79fb      	ldrb	r3, [r7, #7]
 8001756:	095b      	lsrs	r3, r3, #5
 8001758:	b2db      	uxtb	r3, r3
 800175a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800175e:	b2db      	uxtb	r3, r3
 8001760:	733b      	strb	r3, [r7, #12]
	tmp[1] = (0x60 | (Mtreg & 0x1F));
 8001762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001766:	f003 031f 	and.w	r3, r3, #31
 800176a:	b25b      	sxtb	r3, r3
 800176c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001770:	b25b      	sxtb	r3, r3
 8001772:	b2db      	uxtb	r3, r3
 8001774:	737b      	strb	r3, [r7, #13]

	retCode = HAL_I2C_Master_Transmit(bh1750_i2c, BH1750_ADDRESS, &tmp[0], 1, 10);
 8001776:	4b15      	ldr	r3, [pc, #84]	; (80017cc <BH1750_SetMtreg+0x98>)
 8001778:	6818      	ldr	r0, [r3, #0]
 800177a:	f107 020c 	add.w	r2, r7, #12
 800177e:	230a      	movs	r3, #10
 8001780:	9300      	str	r3, [sp, #0]
 8001782:	2301      	movs	r3, #1
 8001784:	2146      	movs	r1, #70	; 0x46
 8001786:	f004 fcb5 	bl	80060f4 <HAL_I2C_Master_Transmit>
 800178a:	4603      	mov	r3, r0
 800178c:	73fb      	strb	r3, [r7, #15]
	if (HAL_OK != retCode) {
 800178e:	7bfb      	ldrb	r3, [r7, #15]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <BH1750_SetMtreg+0x64>
		return BH1750_ERROR;
 8001794:	2301      	movs	r3, #1
 8001796:	e012      	b.n	80017be <BH1750_SetMtreg+0x8a>
	}

	retCode = HAL_I2C_Master_Transmit(bh1750_i2c, BH1750_ADDRESS, &tmp[1], 1, 10);
 8001798:	4b0c      	ldr	r3, [pc, #48]	; (80017cc <BH1750_SetMtreg+0x98>)
 800179a:	6818      	ldr	r0, [r3, #0]
 800179c:	f107 030c 	add.w	r3, r7, #12
 80017a0:	1c5a      	adds	r2, r3, #1
 80017a2:	230a      	movs	r3, #10
 80017a4:	9300      	str	r3, [sp, #0]
 80017a6:	2301      	movs	r3, #1
 80017a8:	2146      	movs	r1, #70	; 0x46
 80017aa:	f004 fca3 	bl	80060f4 <HAL_I2C_Master_Transmit>
 80017ae:	4603      	mov	r3, r0
 80017b0:	73fb      	strb	r3, [r7, #15]
	if (HAL_OK == retCode) {
 80017b2:	7bfb      	ldrb	r3, [r7, #15]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d101      	bne.n	80017bc <BH1750_SetMtreg+0x88>
		return BH1750_OK;
 80017b8:	2300      	movs	r3, #0
 80017ba:	e000      	b.n	80017be <BH1750_SetMtreg+0x8a>
	}

	return BH1750_ERROR;
 80017bc:	2301      	movs	r3, #1
}
 80017be:	4618      	mov	r0, r3
 80017c0:	3710      	adds	r7, #16
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	20000609 	.word	0x20000609
 80017cc:	20000604 	.word	0x20000604

080017d0 <BH1750_ReadLight>:

//
//	Read the converted value and calculate the result.
//
BH1750_STATUS BH1750_ReadLight(float *Result)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b086      	sub	sp, #24
 80017d4:	af02      	add	r7, sp, #8
 80017d6:	6078      	str	r0, [r7, #4]
	float result;
	uint8_t tmp[2];

	if(HAL_OK == HAL_I2C_Master_Receive(bh1750_i2c, BH1750_ADDRESS, tmp, 2, 10))
 80017d8:	4b25      	ldr	r3, [pc, #148]	; (8001870 <BH1750_ReadLight+0xa0>)
 80017da:	6818      	ldr	r0, [r3, #0]
 80017dc:	f107 0208 	add.w	r2, r7, #8
 80017e0:	230a      	movs	r3, #10
 80017e2:	9300      	str	r3, [sp, #0]
 80017e4:	2302      	movs	r3, #2
 80017e6:	2146      	movs	r1, #70	; 0x46
 80017e8:	f004 fd82 	bl	80062f0 <HAL_I2C_Master_Receive>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d138      	bne.n	8001864 <BH1750_ReadLight+0x94>
	{
		result = (tmp[0] << 8) | (tmp[1]);
 80017f2:	7a3b      	ldrb	r3, [r7, #8]
 80017f4:	021b      	lsls	r3, r3, #8
 80017f6:	7a7a      	ldrb	r2, [r7, #9]
 80017f8:	4313      	orrs	r3, r2
 80017fa:	ee07 3a90 	vmov	s15, r3
 80017fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001802:	edc7 7a03 	vstr	s15, [r7, #12]

		if(Bh1750_Mtreg != BH1750_DEFAULT_MTREG)
 8001806:	4b1b      	ldr	r3, [pc, #108]	; (8001874 <BH1750_ReadLight+0xa4>)
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	2b45      	cmp	r3, #69	; 0x45
 800180c:	d00f      	beq.n	800182e <BH1750_ReadLight+0x5e>
		{
			result *= (float)((uint8_t)BH1750_DEFAULT_MTREG/(float)Bh1750_Mtreg);
 800180e:	4b19      	ldr	r3, [pc, #100]	; (8001874 <BH1750_ReadLight+0xa4>)
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	ee07 3a90 	vmov	s15, r3
 8001816:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800181a:	eddf 6a17 	vldr	s13, [pc, #92]	; 8001878 <BH1750_ReadLight+0xa8>
 800181e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001822:	ed97 7a03 	vldr	s14, [r7, #12]
 8001826:	ee67 7a27 	vmul.f32	s15, s14, s15
 800182a:	edc7 7a03 	vstr	s15, [r7, #12]
		}

		if(Bh1750_Mode == ONETIME_HIGH_RES_MODE_2 || Bh1750_Mode == CONTINUOUS_HIGH_RES_MODE_2)
 800182e:	4b13      	ldr	r3, [pc, #76]	; (800187c <BH1750_ReadLight+0xac>)
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	2b21      	cmp	r3, #33	; 0x21
 8001834:	d003      	beq.n	800183e <BH1750_ReadLight+0x6e>
 8001836:	4b11      	ldr	r3, [pc, #68]	; (800187c <BH1750_ReadLight+0xac>)
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	2b11      	cmp	r3, #17
 800183c:	d107      	bne.n	800184e <BH1750_ReadLight+0x7e>
		{
			result /= 2.0;
 800183e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001842:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001846:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800184a:	edc7 7a03 	vstr	s15, [r7, #12]
		}

		*Result = result / (float)BH1750_CONVERSION_FACTOR;
 800184e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001852:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8001880 <BH1750_ReadLight+0xb0>
 8001856:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	edc3 7a00 	vstr	s15, [r3]
		return BH1750_OK;
 8001860:	2300      	movs	r3, #0
 8001862:	e000      	b.n	8001866 <BH1750_ReadLight+0x96>
	}
	return BH1750_ERROR;
 8001864:	2301      	movs	r3, #1
}
 8001866:	4618      	mov	r0, r3
 8001868:	3710      	adds	r7, #16
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	20000604 	.word	0x20000604
 8001874:	20000609 	.word	0x20000609
 8001878:	428a0000 	.word	0x428a0000
 800187c:	20000608 	.word	0x20000608
 8001880:	3f99999a 	.word	0x3f99999a

08001884 <BME280_Read8>:
int16_t t2, t3, p2, p3, p4, p5, p6, p7, p8, p9, h2, h4, h5;
uint16_t t1, p1;
int32_t t_fine;

uint8_t BME280_Read8(uint8_t addr)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b088      	sub	sp, #32
 8001888:	af04      	add	r7, sp, #16
 800188a:	4603      	mov	r3, r0
 800188c:	71fb      	strb	r3, [r7, #7]

	uint8_t tmp = 0;
 800188e:	2300      	movs	r3, #0
 8001890:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Read(i2c_h, BME280_I2CADDR, addr, 1, &tmp, 1, 10);
 8001892:	4b0a      	ldr	r3, [pc, #40]	; (80018bc <BME280_Read8+0x38>)
 8001894:	6818      	ldr	r0, [r3, #0]
 8001896:	79fb      	ldrb	r3, [r7, #7]
 8001898:	b29a      	uxth	r2, r3
 800189a:	230a      	movs	r3, #10
 800189c:	9302      	str	r3, [sp, #8]
 800189e:	2301      	movs	r3, #1
 80018a0:	9301      	str	r3, [sp, #4]
 80018a2:	f107 030f 	add.w	r3, r7, #15
 80018a6:	9300      	str	r3, [sp, #0]
 80018a8:	2301      	movs	r3, #1
 80018aa:	21ec      	movs	r1, #236	; 0xec
 80018ac:	f005 f840 	bl	8006930 <HAL_I2C_Mem_Read>
	return tmp;
 80018b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3710      	adds	r7, #16
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	2000060c 	.word	0x2000060c

080018c0 <BME280_Read16>:

uint16_t BME280_Read16(uint8_t addr)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b088      	sub	sp, #32
 80018c4:	af04      	add	r7, sp, #16
 80018c6:	4603      	mov	r3, r0
 80018c8:	71fb      	strb	r3, [r7, #7]

	uint8_t tmp[2];
	HAL_I2C_Mem_Read(i2c_h, BME280_I2CADDR, addr, 1, tmp, 2, 10);
 80018ca:	4b0d      	ldr	r3, [pc, #52]	; (8001900 <BME280_Read16+0x40>)
 80018cc:	6818      	ldr	r0, [r3, #0]
 80018ce:	79fb      	ldrb	r3, [r7, #7]
 80018d0:	b29a      	uxth	r2, r3
 80018d2:	230a      	movs	r3, #10
 80018d4:	9302      	str	r3, [sp, #8]
 80018d6:	2302      	movs	r3, #2
 80018d8:	9301      	str	r3, [sp, #4]
 80018da:	f107 030c 	add.w	r3, r7, #12
 80018de:	9300      	str	r3, [sp, #0]
 80018e0:	2301      	movs	r3, #1
 80018e2:	21ec      	movs	r1, #236	; 0xec
 80018e4:	f005 f824 	bl	8006930 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 8) | tmp[1]);
 80018e8:	7b3b      	ldrb	r3, [r7, #12]
 80018ea:	021b      	lsls	r3, r3, #8
 80018ec:	b21a      	sxth	r2, r3
 80018ee:	7b7b      	ldrb	r3, [r7, #13]
 80018f0:	b21b      	sxth	r3, r3
 80018f2:	4313      	orrs	r3, r2
 80018f4:	b21b      	sxth	r3, r3
 80018f6:	b29b      	uxth	r3, r3
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	3710      	adds	r7, #16
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	2000060c 	.word	0x2000060c

08001904 <BME280_Read16LE>:

uint16_t BME280_Read16LE(uint8_t addr)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b084      	sub	sp, #16
 8001908:	af00      	add	r7, sp, #0
 800190a:	4603      	mov	r3, r0
 800190c:	71fb      	strb	r3, [r7, #7]
	uint16_t tmp;

	tmp = BME280_Read16(addr);
 800190e:	79fb      	ldrb	r3, [r7, #7]
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff ffd5 	bl	80018c0 <BME280_Read16>
 8001916:	4603      	mov	r3, r0
 8001918:	81fb      	strh	r3, [r7, #14]
	return (tmp >> 8) | (tmp << 8);
 800191a:	89fb      	ldrh	r3, [r7, #14]
 800191c:	0a1b      	lsrs	r3, r3, #8
 800191e:	b29b      	uxth	r3, r3
 8001920:	b21a      	sxth	r2, r3
 8001922:	89fb      	ldrh	r3, [r7, #14]
 8001924:	021b      	lsls	r3, r3, #8
 8001926:	b21b      	sxth	r3, r3
 8001928:	4313      	orrs	r3, r2
 800192a:	b21b      	sxth	r3, r3
 800192c:	b29b      	uxth	r3, r3
}
 800192e:	4618      	mov	r0, r3
 8001930:	3710      	adds	r7, #16
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
	...

08001938 <BME280_Write8>:

void BME280_Write8(uint8_t address, uint8_t data)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b086      	sub	sp, #24
 800193c:	af04      	add	r7, sp, #16
 800193e:	4603      	mov	r3, r0
 8001940:	460a      	mov	r2, r1
 8001942:	71fb      	strb	r3, [r7, #7]
 8001944:	4613      	mov	r3, r2
 8001946:	71bb      	strb	r3, [r7, #6]

	HAL_I2C_Mem_Write(i2c_h, BME280_I2CADDR, address, 1, &data, 1, 10);
 8001948:	4b08      	ldr	r3, [pc, #32]	; (800196c <BME280_Write8+0x34>)
 800194a:	6818      	ldr	r0, [r3, #0]
 800194c:	79fb      	ldrb	r3, [r7, #7]
 800194e:	b29a      	uxth	r2, r3
 8001950:	230a      	movs	r3, #10
 8001952:	9302      	str	r3, [sp, #8]
 8001954:	2301      	movs	r3, #1
 8001956:	9301      	str	r3, [sp, #4]
 8001958:	1dbb      	adds	r3, r7, #6
 800195a:	9300      	str	r3, [sp, #0]
 800195c:	2301      	movs	r3, #1
 800195e:	21ec      	movs	r1, #236	; 0xec
 8001960:	f004 feec 	bl	800673c <HAL_I2C_Mem_Write>
}
 8001964:	bf00      	nop
 8001966:	3708      	adds	r7, #8
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	2000060c 	.word	0x2000060c

08001970 <BME280_Read24>:

uint32_t BME280_Read24(uint8_t addr)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b088      	sub	sp, #32
 8001974:	af04      	add	r7, sp, #16
 8001976:	4603      	mov	r3, r0
 8001978:	71fb      	strb	r3, [r7, #7]

	uint8_t tmp[3];
	HAL_I2C_Mem_Read(i2c_h, BME280_I2CADDR, addr, 1, tmp, 3, 10);
 800197a:	4b0d      	ldr	r3, [pc, #52]	; (80019b0 <BME280_Read24+0x40>)
 800197c:	6818      	ldr	r0, [r3, #0]
 800197e:	79fb      	ldrb	r3, [r7, #7]
 8001980:	b29a      	uxth	r2, r3
 8001982:	230a      	movs	r3, #10
 8001984:	9302      	str	r3, [sp, #8]
 8001986:	2303      	movs	r3, #3
 8001988:	9301      	str	r3, [sp, #4]
 800198a:	f107 030c 	add.w	r3, r7, #12
 800198e:	9300      	str	r3, [sp, #0]
 8001990:	2301      	movs	r3, #1
 8001992:	21ec      	movs	r1, #236	; 0xec
 8001994:	f004 ffcc 	bl	8006930 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 16) | tmp[1] << 8 | tmp[2]);
 8001998:	7b3b      	ldrb	r3, [r7, #12]
 800199a:	041a      	lsls	r2, r3, #16
 800199c:	7b7b      	ldrb	r3, [r7, #13]
 800199e:	021b      	lsls	r3, r3, #8
 80019a0:	4313      	orrs	r3, r2
 80019a2:	7bba      	ldrb	r2, [r7, #14]
 80019a4:	4313      	orrs	r3, r2
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3710      	adds	r7, #16
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	2000060c 	.word	0x2000060c

080019b4 <BME280_IsReadingCalibration>:
uint8_t BME280_IsReadingCalibration(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
	uint8_t Status = BME280_Read8(BME280_STATUS);
 80019ba:	20f3      	movs	r0, #243	; 0xf3
 80019bc:	f7ff ff62 	bl	8001884 <BME280_Read8>
 80019c0:	4603      	mov	r3, r0
 80019c2:	71fb      	strb	r3, [r7, #7]

	return ((Status & 1) != 0);
 80019c4:	79fb      	ldrb	r3, [r7, #7]
 80019c6:	f003 0301 	and.w	r3, r3, #1
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	bf14      	ite	ne
 80019ce:	2301      	movne	r3, #1
 80019d0:	2300      	moveq	r3, #0
 80019d2:	b2db      	uxtb	r3, r3
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3708      	adds	r7, #8
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}

080019dc <BME280_SetConfig>:

void BME280_SetConfig(uint8_t standby_time, uint8_t filter)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	4603      	mov	r3, r0
 80019e4:	460a      	mov	r2, r1
 80019e6:	71fb      	strb	r3, [r7, #7]
 80019e8:	4613      	mov	r3, r2
 80019ea:	71bb      	strb	r3, [r7, #6]
	BME280_Write8(BME280_CONFIG, (uint8_t)(((standby_time & 0x7) << 5) | ((filter & 0x7) << 2)) & 0xFC);
 80019ec:	79fb      	ldrb	r3, [r7, #7]
 80019ee:	015b      	lsls	r3, r3, #5
 80019f0:	b25a      	sxtb	r2, r3
 80019f2:	79bb      	ldrb	r3, [r7, #6]
 80019f4:	009b      	lsls	r3, r3, #2
 80019f6:	b25b      	sxtb	r3, r3
 80019f8:	f003 031c 	and.w	r3, r3, #28
 80019fc:	b25b      	sxtb	r3, r3
 80019fe:	4313      	orrs	r3, r2
 8001a00:	b25b      	sxtb	r3, r3
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	f023 0303 	bic.w	r3, r3, #3
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	20f5      	movs	r0, #245	; 0xf5
 8001a0e:	f7ff ff93 	bl	8001938 <BME280_Write8>
}
 8001a12:	bf00      	nop
 8001a14:	3708      	adds	r7, #8
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
	...

08001a1c <BME280_Init>:


void BME280_Init(I2C_HandleTypeDef *i2c_handler, uint8_t temperature_resolution, uint8_t pressure_oversampling, uint8_t huminidity_oversampling, uint8_t mode)
{
 8001a1c:	b590      	push	{r4, r7, lr}
 8001a1e:	b085      	sub	sp, #20
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
 8001a24:	4608      	mov	r0, r1
 8001a26:	4611      	mov	r1, r2
 8001a28:	461a      	mov	r2, r3
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	70fb      	strb	r3, [r7, #3]
 8001a2e:	460b      	mov	r3, r1
 8001a30:	70bb      	strb	r3, [r7, #2]
 8001a32:	4613      	mov	r3, r2
 8001a34:	707b      	strb	r3, [r7, #1]
	i2c_h = i2c_handler;
 8001a36:	4a8f      	ldr	r2, [pc, #572]	; (8001c74 <BME280_Init+0x258>)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6013      	str	r3, [r2, #0]
	uint8_t HumReg, i;

		if (mode > BME280_NORMALMODE)
 8001a3c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a40:	2b03      	cmp	r3, #3
 8001a42:	d902      	bls.n	8001a4a <BME280_Init+0x2e>
		    mode = BME280_NORMALMODE;
 8001a44:	2303      	movs	r3, #3
 8001a46:	f887 3020 	strb.w	r3, [r7, #32]
		_mode = mode;
 8001a4a:	4a8b      	ldr	r2, [pc, #556]	; (8001c78 <BME280_Init+0x25c>)
 8001a4c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a50:	7013      	strb	r3, [r2, #0]
		if(mode == BME280_FORCEDMODE)
 8001a52:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a56:	2b01      	cmp	r3, #1
 8001a58:	d102      	bne.n	8001a60 <BME280_Init+0x44>
			mode = BME280_SLEEPMODE;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	f887 3020 	strb.w	r3, [r7, #32]

		if (temperature_resolution > BME280_TEMPERATURE_20BIT)
 8001a60:	78fb      	ldrb	r3, [r7, #3]
 8001a62:	2b05      	cmp	r3, #5
 8001a64:	d901      	bls.n	8001a6a <BME280_Init+0x4e>
			temperature_resolution = BME280_TEMPERATURE_20BIT;
 8001a66:	2305      	movs	r3, #5
 8001a68:	70fb      	strb	r3, [r7, #3]
		_temperature_res = temperature_resolution;
 8001a6a:	4a84      	ldr	r2, [pc, #528]	; (8001c7c <BME280_Init+0x260>)
 8001a6c:	78fb      	ldrb	r3, [r7, #3]
 8001a6e:	7013      	strb	r3, [r2, #0]

		if (pressure_oversampling > BME280_PRESSURE_ULTRAHIGHRES)
 8001a70:	78bb      	ldrb	r3, [r7, #2]
 8001a72:	2b05      	cmp	r3, #5
 8001a74:	d901      	bls.n	8001a7a <BME280_Init+0x5e>
			pressure_oversampling = BME280_PRESSURE_ULTRAHIGHRES;
 8001a76:	2305      	movs	r3, #5
 8001a78:	70bb      	strb	r3, [r7, #2]
		_pressure_oversampling = pressure_oversampling;
 8001a7a:	4a81      	ldr	r2, [pc, #516]	; (8001c80 <BME280_Init+0x264>)
 8001a7c:	78bb      	ldrb	r3, [r7, #2]
 8001a7e:	7013      	strb	r3, [r2, #0]

		if (huminidity_oversampling > BME280_HUMINIDITY_ULTRAHIGH)
 8001a80:	787b      	ldrb	r3, [r7, #1]
 8001a82:	2b05      	cmp	r3, #5
 8001a84:	d901      	bls.n	8001a8a <BME280_Init+0x6e>
			huminidity_oversampling = BME280_HUMINIDITY_ULTRAHIGH;
 8001a86:	2305      	movs	r3, #5
 8001a88:	707b      	strb	r3, [r7, #1]
		_huminidity_oversampling = huminidity_oversampling;
 8001a8a:	4a7e      	ldr	r2, [pc, #504]	; (8001c84 <BME280_Init+0x268>)
 8001a8c:	787b      	ldrb	r3, [r7, #1]
 8001a8e:	7013      	strb	r3, [r2, #0]

		while(BME280_Read8(BME280_CHIPID) != 0x60);
 8001a90:	bf00      	nop
 8001a92:	20d0      	movs	r0, #208	; 0xd0
 8001a94:	f7ff fef6 	bl	8001884 <BME280_Read8>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b60      	cmp	r3, #96	; 0x60
 8001a9c:	d1f9      	bne.n	8001a92 <BME280_Init+0x76>

		BME280_Write8(BME280_SOFTRESET, 0xB6);
 8001a9e:	21b6      	movs	r1, #182	; 0xb6
 8001aa0:	20e0      	movs	r0, #224	; 0xe0
 8001aa2:	f7ff ff49 	bl	8001938 <BME280_Write8>

		for(i = 0; i<30; i++)
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	73fb      	strb	r3, [r7, #15]
 8001aaa:	e005      	b.n	8001ab8 <BME280_Init+0x9c>
			HAL_Delay(10); // Wait  300 msfor wake up
 8001aac:	200a      	movs	r0, #10
 8001aae:	f003 fdc1 	bl	8005634 <HAL_Delay>
		for(i = 0; i<30; i++)
 8001ab2:	7bfb      	ldrb	r3, [r7, #15]
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	73fb      	strb	r3, [r7, #15]
 8001ab8:	7bfb      	ldrb	r3, [r7, #15]
 8001aba:	2b1d      	cmp	r3, #29
 8001abc:	d9f6      	bls.n	8001aac <BME280_Init+0x90>

		while(BME280_IsReadingCalibration())
 8001abe:	e00b      	b.n	8001ad8 <BME280_Init+0xbc>
			for(i = 0; i<10; i++)
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	73fb      	strb	r3, [r7, #15]
 8001ac4:	e005      	b.n	8001ad2 <BME280_Init+0xb6>
				HAL_Delay(1);
 8001ac6:	2001      	movs	r0, #1
 8001ac8:	f003 fdb4 	bl	8005634 <HAL_Delay>
			for(i = 0; i<10; i++)
 8001acc:	7bfb      	ldrb	r3, [r7, #15]
 8001ace:	3301      	adds	r3, #1
 8001ad0:	73fb      	strb	r3, [r7, #15]
 8001ad2:	7bfb      	ldrb	r3, [r7, #15]
 8001ad4:	2b09      	cmp	r3, #9
 8001ad6:	d9f6      	bls.n	8001ac6 <BME280_Init+0xaa>
		while(BME280_IsReadingCalibration())
 8001ad8:	f7ff ff6c 	bl	80019b4 <BME280_IsReadingCalibration>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d1ee      	bne.n	8001ac0 <BME280_Init+0xa4>

		/* read calibration data */
		t1 = BME280_Read16LE(BME280_DIG_T1);
 8001ae2:	2088      	movs	r0, #136	; 0x88
 8001ae4:	f7ff ff0e 	bl	8001904 <BME280_Read16LE>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	461a      	mov	r2, r3
 8001aec:	4b66      	ldr	r3, [pc, #408]	; (8001c88 <BME280_Init+0x26c>)
 8001aee:	801a      	strh	r2, [r3, #0]
		t2 = BME280_Read16LE(BME280_DIG_T2);
 8001af0:	208a      	movs	r0, #138	; 0x8a
 8001af2:	f7ff ff07 	bl	8001904 <BME280_Read16LE>
 8001af6:	4603      	mov	r3, r0
 8001af8:	b21a      	sxth	r2, r3
 8001afa:	4b64      	ldr	r3, [pc, #400]	; (8001c8c <BME280_Init+0x270>)
 8001afc:	801a      	strh	r2, [r3, #0]
		t3 = BME280_Read16LE(BME280_DIG_T3);
 8001afe:	208c      	movs	r0, #140	; 0x8c
 8001b00:	f7ff ff00 	bl	8001904 <BME280_Read16LE>
 8001b04:	4603      	mov	r3, r0
 8001b06:	b21a      	sxth	r2, r3
 8001b08:	4b61      	ldr	r3, [pc, #388]	; (8001c90 <BME280_Init+0x274>)
 8001b0a:	801a      	strh	r2, [r3, #0]

		p1 = BME280_Read16LE(BME280_DIG_P1);
 8001b0c:	208e      	movs	r0, #142	; 0x8e
 8001b0e:	f7ff fef9 	bl	8001904 <BME280_Read16LE>
 8001b12:	4603      	mov	r3, r0
 8001b14:	461a      	mov	r2, r3
 8001b16:	4b5f      	ldr	r3, [pc, #380]	; (8001c94 <BME280_Init+0x278>)
 8001b18:	801a      	strh	r2, [r3, #0]
		p2 = BME280_Read16LE(BME280_DIG_P2);
 8001b1a:	2090      	movs	r0, #144	; 0x90
 8001b1c:	f7ff fef2 	bl	8001904 <BME280_Read16LE>
 8001b20:	4603      	mov	r3, r0
 8001b22:	b21a      	sxth	r2, r3
 8001b24:	4b5c      	ldr	r3, [pc, #368]	; (8001c98 <BME280_Init+0x27c>)
 8001b26:	801a      	strh	r2, [r3, #0]
		p3 = BME280_Read16LE(BME280_DIG_P3);
 8001b28:	2092      	movs	r0, #146	; 0x92
 8001b2a:	f7ff feeb 	bl	8001904 <BME280_Read16LE>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	b21a      	sxth	r2, r3
 8001b32:	4b5a      	ldr	r3, [pc, #360]	; (8001c9c <BME280_Init+0x280>)
 8001b34:	801a      	strh	r2, [r3, #0]
		p4 = BME280_Read16LE(BME280_DIG_P4);
 8001b36:	2094      	movs	r0, #148	; 0x94
 8001b38:	f7ff fee4 	bl	8001904 <BME280_Read16LE>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	b21a      	sxth	r2, r3
 8001b40:	4b57      	ldr	r3, [pc, #348]	; (8001ca0 <BME280_Init+0x284>)
 8001b42:	801a      	strh	r2, [r3, #0]
		p5 = BME280_Read16LE(BME280_DIG_P5);
 8001b44:	2096      	movs	r0, #150	; 0x96
 8001b46:	f7ff fedd 	bl	8001904 <BME280_Read16LE>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	b21a      	sxth	r2, r3
 8001b4e:	4b55      	ldr	r3, [pc, #340]	; (8001ca4 <BME280_Init+0x288>)
 8001b50:	801a      	strh	r2, [r3, #0]
		p6 = BME280_Read16LE(BME280_DIG_P6);
 8001b52:	2098      	movs	r0, #152	; 0x98
 8001b54:	f7ff fed6 	bl	8001904 <BME280_Read16LE>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	b21a      	sxth	r2, r3
 8001b5c:	4b52      	ldr	r3, [pc, #328]	; (8001ca8 <BME280_Init+0x28c>)
 8001b5e:	801a      	strh	r2, [r3, #0]
		p7 = BME280_Read16LE(BME280_DIG_P7);
 8001b60:	209a      	movs	r0, #154	; 0x9a
 8001b62:	f7ff fecf 	bl	8001904 <BME280_Read16LE>
 8001b66:	4603      	mov	r3, r0
 8001b68:	b21a      	sxth	r2, r3
 8001b6a:	4b50      	ldr	r3, [pc, #320]	; (8001cac <BME280_Init+0x290>)
 8001b6c:	801a      	strh	r2, [r3, #0]
		p8 = BME280_Read16LE(BME280_DIG_P8);
 8001b6e:	209c      	movs	r0, #156	; 0x9c
 8001b70:	f7ff fec8 	bl	8001904 <BME280_Read16LE>
 8001b74:	4603      	mov	r3, r0
 8001b76:	b21a      	sxth	r2, r3
 8001b78:	4b4d      	ldr	r3, [pc, #308]	; (8001cb0 <BME280_Init+0x294>)
 8001b7a:	801a      	strh	r2, [r3, #0]
		p9 = BME280_Read16LE(BME280_DIG_P9);
 8001b7c:	209e      	movs	r0, #158	; 0x9e
 8001b7e:	f7ff fec1 	bl	8001904 <BME280_Read16LE>
 8001b82:	4603      	mov	r3, r0
 8001b84:	b21a      	sxth	r2, r3
 8001b86:	4b4b      	ldr	r3, [pc, #300]	; (8001cb4 <BME280_Init+0x298>)
 8001b88:	801a      	strh	r2, [r3, #0]

		h1 = BME280_Read8(BME280_DIG_H1);
 8001b8a:	20a1      	movs	r0, #161	; 0xa1
 8001b8c:	f7ff fe7a 	bl	8001884 <BME280_Read8>
 8001b90:	4603      	mov	r3, r0
 8001b92:	461a      	mov	r2, r3
 8001b94:	4b48      	ldr	r3, [pc, #288]	; (8001cb8 <BME280_Init+0x29c>)
 8001b96:	701a      	strb	r2, [r3, #0]
		h2 = BME280_Read16LE(BME280_DIG_H2);
 8001b98:	20e1      	movs	r0, #225	; 0xe1
 8001b9a:	f7ff feb3 	bl	8001904 <BME280_Read16LE>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	b21a      	sxth	r2, r3
 8001ba2:	4b46      	ldr	r3, [pc, #280]	; (8001cbc <BME280_Init+0x2a0>)
 8001ba4:	801a      	strh	r2, [r3, #0]
		h3 = BME280_Read8(BME280_DIG_H3);
 8001ba6:	20e3      	movs	r0, #227	; 0xe3
 8001ba8:	f7ff fe6c 	bl	8001884 <BME280_Read8>
 8001bac:	4603      	mov	r3, r0
 8001bae:	461a      	mov	r2, r3
 8001bb0:	4b43      	ldr	r3, [pc, #268]	; (8001cc0 <BME280_Init+0x2a4>)
 8001bb2:	701a      	strb	r2, [r3, #0]
		h4 = ((BME280_Read8(BME280_DIG_H4) << 4 ) | (BME280_Read8(BME280_DIG_H4+1) & 0xF));
 8001bb4:	20e4      	movs	r0, #228	; 0xe4
 8001bb6:	f7ff fe65 	bl	8001884 <BME280_Read8>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	011b      	lsls	r3, r3, #4
 8001bbe:	b21c      	sxth	r4, r3
 8001bc0:	20e5      	movs	r0, #229	; 0xe5
 8001bc2:	f7ff fe5f 	bl	8001884 <BME280_Read8>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	b21b      	sxth	r3, r3
 8001bca:	f003 030f 	and.w	r3, r3, #15
 8001bce:	b21b      	sxth	r3, r3
 8001bd0:	4323      	orrs	r3, r4
 8001bd2:	b21a      	sxth	r2, r3
 8001bd4:	4b3b      	ldr	r3, [pc, #236]	; (8001cc4 <BME280_Init+0x2a8>)
 8001bd6:	801a      	strh	r2, [r3, #0]
		h5 = ((BME280_Read8(BME280_DIG_H5+1) << 4) | (BME280_Read8(BME280_DIG_H5) >> 4));
 8001bd8:	20e6      	movs	r0, #230	; 0xe6
 8001bda:	f7ff fe53 	bl	8001884 <BME280_Read8>
 8001bde:	4603      	mov	r3, r0
 8001be0:	011b      	lsls	r3, r3, #4
 8001be2:	b21c      	sxth	r4, r3
 8001be4:	20e5      	movs	r0, #229	; 0xe5
 8001be6:	f7ff fe4d 	bl	8001884 <BME280_Read8>
 8001bea:	4603      	mov	r3, r0
 8001bec:	091b      	lsrs	r3, r3, #4
 8001bee:	b2db      	uxtb	r3, r3
 8001bf0:	b21b      	sxth	r3, r3
 8001bf2:	4323      	orrs	r3, r4
 8001bf4:	b21a      	sxth	r2, r3
 8001bf6:	4b34      	ldr	r3, [pc, #208]	; (8001cc8 <BME280_Init+0x2ac>)
 8001bf8:	801a      	strh	r2, [r3, #0]
		h6 = (int8_t)BME280_Read8(BME280_DIG_H6);
 8001bfa:	20e7      	movs	r0, #231	; 0xe7
 8001bfc:	f7ff fe42 	bl	8001884 <BME280_Read8>
 8001c00:	4603      	mov	r3, r0
 8001c02:	b25a      	sxtb	r2, r3
 8001c04:	4b31      	ldr	r3, [pc, #196]	; (8001ccc <BME280_Init+0x2b0>)
 8001c06:	701a      	strb	r2, [r3, #0]

		HumReg = BME280_Read8(BME280_HUM_CONTROL);
 8001c08:	20f2      	movs	r0, #242	; 0xf2
 8001c0a:	f7ff fe3b 	bl	8001884 <BME280_Read8>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	73bb      	strb	r3, [r7, #14]
		HumReg &= 0xF8;
 8001c12:	7bbb      	ldrb	r3, [r7, #14]
 8001c14:	f023 0307 	bic.w	r3, r3, #7
 8001c18:	73bb      	strb	r3, [r7, #14]
		HumReg |= _huminidity_oversampling;
 8001c1a:	4b1a      	ldr	r3, [pc, #104]	; (8001c84 <BME280_Init+0x268>)
 8001c1c:	781a      	ldrb	r2, [r3, #0]
 8001c1e:	7bbb      	ldrb	r3, [r7, #14]
 8001c20:	4313      	orrs	r3, r2
 8001c22:	73bb      	strb	r3, [r7, #14]
		BME280_Write8(BME280_HUM_CONTROL, HumReg);
 8001c24:	7bbb      	ldrb	r3, [r7, #14]
 8001c26:	4619      	mov	r1, r3
 8001c28:	20f2      	movs	r0, #242	; 0xf2
 8001c2a:	f7ff fe85 	bl	8001938 <BME280_Write8>
		HumReg = BME280_Read8(BME280_HUM_CONTROL);
 8001c2e:	20f2      	movs	r0, #242	; 0xf2
 8001c30:	f7ff fe28 	bl	8001884 <BME280_Read8>
 8001c34:	4603      	mov	r3, r0
 8001c36:	73bb      	strb	r3, [r7, #14]
		BME280_Write8(BME280_CONTROL, ((temperature_resolution<<5) | (pressure_oversampling<<2) | mode));
 8001c38:	78fb      	ldrb	r3, [r7, #3]
 8001c3a:	015b      	lsls	r3, r3, #5
 8001c3c:	b25a      	sxtb	r2, r3
 8001c3e:	78bb      	ldrb	r3, [r7, #2]
 8001c40:	009b      	lsls	r3, r3, #2
 8001c42:	b25b      	sxtb	r3, r3
 8001c44:	4313      	orrs	r3, r2
 8001c46:	b25a      	sxtb	r2, r3
 8001c48:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	b25b      	sxtb	r3, r3
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	4619      	mov	r1, r3
 8001c54:	20f4      	movs	r0, #244	; 0xf4
 8001c56:	f7ff fe6f 	bl	8001938 <BME280_Write8>

		if(mode == BME280_NORMALMODE)
 8001c5a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001c5e:	2b03      	cmp	r3, #3
 8001c60:	d103      	bne.n	8001c6a <BME280_Init+0x24e>
		{
			BME280_SetConfig(BME280_STANDBY_MS_0_5, BME280_FILTER_OFF);
 8001c62:	2100      	movs	r1, #0
 8001c64:	2000      	movs	r0, #0
 8001c66:	f7ff feb9 	bl	80019dc <BME280_SetConfig>
		}
}
 8001c6a:	bf00      	nop
 8001c6c:	3714      	adds	r7, #20
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd90      	pop	{r4, r7, pc}
 8001c72:	bf00      	nop
 8001c74:	2000060c 	.word	0x2000060c
 8001c78:	20000613 	.word	0x20000613
 8001c7c:	20000610 	.word	0x20000610
 8001c80:	20000611 	.word	0x20000611
 8001c84:	20000612 	.word	0x20000612
 8001c88:	20000632 	.word	0x20000632
 8001c8c:	20000618 	.word	0x20000618
 8001c90:	2000061a 	.word	0x2000061a
 8001c94:	20000634 	.word	0x20000634
 8001c98:	2000061c 	.word	0x2000061c
 8001c9c:	2000061e 	.word	0x2000061e
 8001ca0:	20000620 	.word	0x20000620
 8001ca4:	20000622 	.word	0x20000622
 8001ca8:	20000624 	.word	0x20000624
 8001cac:	20000626 	.word	0x20000626
 8001cb0:	20000628 	.word	0x20000628
 8001cb4:	2000062a 	.word	0x2000062a
 8001cb8:	20000614 	.word	0x20000614
 8001cbc:	2000062c 	.word	0x2000062c
 8001cc0:	20000615 	.word	0x20000615
 8001cc4:	2000062e 	.word	0x2000062e
 8001cc8:	20000630 	.word	0x20000630
 8001ccc:	20000616 	.word	0x20000616

08001cd0 <BME280_ReadTemperature>:

float BME280_ReadTemperature(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af00      	add	r7, sp, #0
  int32_t var1, var2;

  if(_mode == BME280_FORCEDMODE)
 8001cd6:	4b3f      	ldr	r3, [pc, #252]	; (8001dd4 <BME280_ReadTemperature+0x104>)
 8001cd8:	781b      	ldrb	r3, [r3, #0]
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d12b      	bne.n	8001d36 <BME280_ReadTemperature+0x66>
  {
	  uint8_t mode;
	  uint8_t ctrl = BME280_Read8(BME280_CONTROL);
 8001cde:	20f4      	movs	r0, #244	; 0xf4
 8001ce0:	f7ff fdd0 	bl	8001884 <BME280_Read8>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	75fb      	strb	r3, [r7, #23]
	  ctrl &= ~(0x03);
 8001ce8:	7dfb      	ldrb	r3, [r7, #23]
 8001cea:	f023 0303 	bic.w	r3, r3, #3
 8001cee:	75fb      	strb	r3, [r7, #23]
	  ctrl |= BME280_FORCEDMODE;
 8001cf0:	7dfb      	ldrb	r3, [r7, #23]
 8001cf2:	f043 0301 	orr.w	r3, r3, #1
 8001cf6:	75fb      	strb	r3, [r7, #23]
	  BME280_Write8(BME280_CONTROL, ctrl);
 8001cf8:	7dfb      	ldrb	r3, [r7, #23]
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	20f4      	movs	r0, #244	; 0xf4
 8001cfe:	f7ff fe1b 	bl	8001938 <BME280_Write8>

	  mode = BME280_Read8(BME280_CONTROL); 	// Read written mode
 8001d02:	20f4      	movs	r0, #244	; 0xf4
 8001d04:	f7ff fdbe 	bl	8001884 <BME280_Read8>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	75bb      	strb	r3, [r7, #22]
	  mode &= 0x03;							// Do not work without it...
 8001d0c:	7dbb      	ldrb	r3, [r7, #22]
 8001d0e:	f003 0303 	and.w	r3, r3, #3
 8001d12:	75bb      	strb	r3, [r7, #22]

	  if(mode == BME280_FORCEDMODE)
 8001d14:	7dbb      	ldrb	r3, [r7, #22]
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	d10d      	bne.n	8001d36 <BME280_ReadTemperature+0x66>
	  {
		  while(1) // Wait for end of conversion
		  {
			  mode = BME280_Read8(BME280_CONTROL);
 8001d1a:	20f4      	movs	r0, #244	; 0xf4
 8001d1c:	f7ff fdb2 	bl	8001884 <BME280_Read8>
 8001d20:	4603      	mov	r3, r0
 8001d22:	75bb      	strb	r3, [r7, #22]
			  mode &= 0x03;
 8001d24:	7dbb      	ldrb	r3, [r7, #22]
 8001d26:	f003 0303 	and.w	r3, r3, #3
 8001d2a:	75bb      	strb	r3, [r7, #22]
			  if(mode == BME280_SLEEPMODE)
 8001d2c:	7dbb      	ldrb	r3, [r7, #22]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d000      	beq.n	8001d34 <BME280_ReadTemperature+0x64>
			  mode = BME280_Read8(BME280_CONTROL);
 8001d32:	e7f2      	b.n	8001d1a <BME280_ReadTemperature+0x4a>
				  break;
 8001d34:	bf00      	nop
		  }
	  }
  }

  int32_t adc_T = BME280_Read24(BME280_TEMPDATA);
 8001d36:	20fa      	movs	r0, #250	; 0xfa
 8001d38:	f7ff fe1a 	bl	8001970 <BME280_Read24>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	613b      	str	r3, [r7, #16]
  if (adc_T == 0x800000)
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001d46:	d102      	bne.n	8001d4e <BME280_ReadTemperature+0x7e>
	  return -99;
 8001d48:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8001dd8 <BME280_ReadTemperature+0x108>
 8001d4c:	e03b      	b.n	8001dc6 <BME280_ReadTemperature+0xf6>

  adc_T >>= 4;
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	111b      	asrs	r3, r3, #4
 8001d52:	613b      	str	r3, [r7, #16]

  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	10da      	asrs	r2, r3, #3
 8001d58:	4b20      	ldr	r3, [pc, #128]	; (8001ddc <BME280_ReadTemperature+0x10c>)
 8001d5a:	881b      	ldrh	r3, [r3, #0]
 8001d5c:	005b      	lsls	r3, r3, #1
 8001d5e:	1ad3      	subs	r3, r2, r3
		  ((int32_t)t2)) >> 11;
 8001d60:	4a1f      	ldr	r2, [pc, #124]	; (8001de0 <BME280_ReadTemperature+0x110>)
 8001d62:	f9b2 2000 	ldrsh.w	r2, [r2]
  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8001d66:	fb02 f303 	mul.w	r3, r2, r3
 8001d6a:	12db      	asrs	r3, r3, #11
 8001d6c:	60fb      	str	r3, [r7, #12]

  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	111b      	asrs	r3, r3, #4
 8001d72:	4a1a      	ldr	r2, [pc, #104]	; (8001ddc <BME280_ReadTemperature+0x10c>)
 8001d74:	8812      	ldrh	r2, [r2, #0]
 8001d76:	1a9b      	subs	r3, r3, r2
		  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001d78:	693a      	ldr	r2, [r7, #16]
 8001d7a:	1112      	asrs	r2, r2, #4
 8001d7c:	4917      	ldr	r1, [pc, #92]	; (8001ddc <BME280_ReadTemperature+0x10c>)
 8001d7e:	8809      	ldrh	r1, [r1, #0]
 8001d80:	1a52      	subs	r2, r2, r1
  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001d82:	fb02 f303 	mul.w	r3, r2, r3
		  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001d86:	131b      	asrs	r3, r3, #12
		  ((int32_t)t3)) >> 14;
 8001d88:	4a16      	ldr	r2, [pc, #88]	; (8001de4 <BME280_ReadTemperature+0x114>)
 8001d8a:	f9b2 2000 	ldrsh.w	r2, [r2]
		  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001d8e:	fb02 f303 	mul.w	r3, r2, r3
  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001d92:	139b      	asrs	r3, r3, #14
 8001d94:	60bb      	str	r3, [r7, #8]

  t_fine = var1 + var2;
 8001d96:	68fa      	ldr	r2, [r7, #12]
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	4413      	add	r3, r2
 8001d9c:	4a12      	ldr	r2, [pc, #72]	; (8001de8 <BME280_ReadTemperature+0x118>)
 8001d9e:	6013      	str	r3, [r2, #0]

  float T  = (t_fine * 5 + 128) >> 8;
 8001da0:	4b11      	ldr	r3, [pc, #68]	; (8001de8 <BME280_ReadTemperature+0x118>)
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	4613      	mov	r3, r2
 8001da6:	009b      	lsls	r3, r3, #2
 8001da8:	4413      	add	r3, r2
 8001daa:	3380      	adds	r3, #128	; 0x80
 8001dac:	121b      	asrs	r3, r3, #8
 8001dae:	ee07 3a90 	vmov	s15, r3
 8001db2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001db6:	edc7 7a01 	vstr	s15, [r7, #4]
  return T/100;
 8001dba:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dbe:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8001dec <BME280_ReadTemperature+0x11c>
 8001dc2:	ee87 7aa6 	vdiv.f32	s14, s15, s13

  return -99;
}
 8001dc6:	eef0 7a47 	vmov.f32	s15, s14
 8001dca:	eeb0 0a67 	vmov.f32	s0, s15
 8001dce:	3718      	adds	r7, #24
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	20000613 	.word	0x20000613
 8001dd8:	c2c60000 	.word	0xc2c60000
 8001ddc:	20000632 	.word	0x20000632
 8001de0:	20000618 	.word	0x20000618
 8001de4:	2000061a 	.word	0x2000061a
 8001de8:	20000638 	.word	0x20000638
 8001dec:	42c80000 	.word	0x42c80000

08001df0 <BME280_ReadTemperatureAndPressureAndHuminidity>:
	  float h = (v_x1_u32r>>12);
	  return  h / 1024.0;
}

uint8_t BME280_ReadTemperatureAndPressureAndHuminidity(float *temperature, int32_t *pressure, float *huminidity)
{
 8001df0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001df4:	b0d2      	sub	sp, #328	; 0x148
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
 8001dfc:	f8c7 1110 	str.w	r1, [r7, #272]	; 0x110
 8001e00:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
	int64_t var1, var2, p;

	// Must be done first to get the t_fine variable set up
	*temperature = BME280_ReadTemperature();
 8001e04:	f7ff ff64 	bl	8001cd0 <BME280_ReadTemperature>
 8001e08:	eef0 7a40 	vmov.f32	s15, s0
 8001e0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001e10:	edc3 7a00 	vstr	s15, [r3]

	if(*temperature == -99)
 8001e14:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001e18:	edd3 7a00 	vldr	s15, [r3]
 8001e1c:	ed9f 7ab3 	vldr	s14, [pc, #716]	; 80020ec <BME280_ReadTemperatureAndPressureAndHuminidity+0x2fc>
 8001e20:	eef4 7a47 	vcmp.f32	s15, s14
 8001e24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e28:	d101      	bne.n	8001e2e <BME280_ReadTemperatureAndPressureAndHuminidity+0x3e>
	  return -1;
 8001e2a:	23ff      	movs	r3, #255	; 0xff
 8001e2c:	e33f      	b.n	80024ae <BME280_ReadTemperatureAndPressureAndHuminidity+0x6be>

	int32_t adc_P = BME280_Read24(BME280_PRESSUREDATA);
 8001e2e:	20f7      	movs	r0, #247	; 0xf7
 8001e30:	f7ff fd9e 	bl	8001970 <BME280_Read24>
 8001e34:	4603      	mov	r3, r0
 8001e36:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
	adc_P >>= 4;
 8001e3a:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8001e3e:	111b      	asrs	r3, r3, #4
 8001e40:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144

	var1 = ((int64_t)t_fine) - 128000;
 8001e44:	4baa      	ldr	r3, [pc, #680]	; (80020f0 <BME280_ReadTemperatureAndPressureAndHuminidity+0x300>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	17da      	asrs	r2, r3, #31
 8001e4a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001e4e:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8001e52:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8001e56:	460b      	mov	r3, r1
 8001e58:	f5b3 33fa 	subs.w	r3, r3, #128000	; 0x1f400
 8001e5c:	64bb      	str	r3, [r7, #72]	; 0x48
 8001e5e:	4613      	mov	r3, r2
 8001e60:	f143 33ff 	adc.w	r3, r3, #4294967295
 8001e64:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001e66:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001e6a:	e9c7 234e 	strd	r2, r3, [r7, #312]	; 0x138
	var2 = var1 * var1 * (int64_t)p6;
 8001e6e:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8001e72:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001e76:	fb03 f102 	mul.w	r1, r3, r2
 8001e7a:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8001e7e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001e82:	fb02 f303 	mul.w	r3, r2, r3
 8001e86:	18ca      	adds	r2, r1, r3
 8001e88:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001e8c:	fba3 4503 	umull	r4, r5, r3, r3
 8001e90:	1953      	adds	r3, r2, r5
 8001e92:	461d      	mov	r5, r3
 8001e94:	4b97      	ldr	r3, [pc, #604]	; (80020f4 <BME280_ReadTemperatureAndPressureAndHuminidity+0x304>)
 8001e96:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e9a:	b21b      	sxth	r3, r3
 8001e9c:	17da      	asrs	r2, r3, #31
 8001e9e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001ea2:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001ea6:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8001eaa:	4603      	mov	r3, r0
 8001eac:	fb03 f205 	mul.w	r2, r3, r5
 8001eb0:	460b      	mov	r3, r1
 8001eb2:	fb04 f303 	mul.w	r3, r4, r3
 8001eb6:	4413      	add	r3, r2
 8001eb8:	4602      	mov	r2, r0
 8001eba:	fba4 8902 	umull	r8, r9, r4, r2
 8001ebe:	444b      	add	r3, r9
 8001ec0:	4699      	mov	r9, r3
 8001ec2:	e9c7 894c 	strd	r8, r9, [r7, #304]	; 0x130
 8001ec6:	e9c7 894c 	strd	r8, r9, [r7, #304]	; 0x130
	var2 = var2 + ((var1*(int64_t)p5)<<17);
 8001eca:	4b8b      	ldr	r3, [pc, #556]	; (80020f8 <BME280_ReadTemperatureAndPressureAndHuminidity+0x308>)
 8001ecc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ed0:	b21b      	sxth	r3, r3
 8001ed2:	17da      	asrs	r2, r3, #31
 8001ed4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001ed8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8001edc:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001ee0:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	; 0xb8
 8001ee4:	462a      	mov	r2, r5
 8001ee6:	fb02 f203 	mul.w	r2, r2, r3
 8001eea:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001eee:	4621      	mov	r1, r4
 8001ef0:	fb01 f303 	mul.w	r3, r1, r3
 8001ef4:	441a      	add	r2, r3
 8001ef6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001efa:	4621      	mov	r1, r4
 8001efc:	fba3 ab01 	umull	sl, fp, r3, r1
 8001f00:	eb02 030b 	add.w	r3, r2, fp
 8001f04:	469b      	mov	fp, r3
 8001f06:	f04f 0000 	mov.w	r0, #0
 8001f0a:	f04f 0100 	mov.w	r1, #0
 8001f0e:	ea4f 414b 	mov.w	r1, fp, lsl #17
 8001f12:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 8001f16:	ea4f 404a 	mov.w	r0, sl, lsl #17
 8001f1a:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	; 0x130
 8001f1e:	1814      	adds	r4, r2, r0
 8001f20:	643c      	str	r4, [r7, #64]	; 0x40
 8001f22:	414b      	adcs	r3, r1
 8001f24:	647b      	str	r3, [r7, #68]	; 0x44
 8001f26:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8001f2a:	e9c7 344c 	strd	r3, r4, [r7, #304]	; 0x130
	var2 = var2 + (((int64_t)p4)<<35);
 8001f2e:	4b73      	ldr	r3, [pc, #460]	; (80020fc <BME280_ReadTemperatureAndPressureAndHuminidity+0x30c>)
 8001f30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f34:	b21b      	sxth	r3, r3
 8001f36:	17da      	asrs	r2, r3, #31
 8001f38:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001f3c:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8001f40:	f04f 0000 	mov.w	r0, #0
 8001f44:	f04f 0100 	mov.w	r1, #0
 8001f48:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001f4c:	00d9      	lsls	r1, r3, #3
 8001f4e:	2000      	movs	r0, #0
 8001f50:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	; 0x130
 8001f54:	1814      	adds	r4, r2, r0
 8001f56:	63bc      	str	r4, [r7, #56]	; 0x38
 8001f58:	414b      	adcs	r3, r1
 8001f5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f5c:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8001f60:	e9c7 344c 	strd	r3, r4, [r7, #304]	; 0x130
	var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 8001f64:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8001f68:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001f6c:	fb03 f102 	mul.w	r1, r3, r2
 8001f70:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8001f74:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001f78:	fb02 f303 	mul.w	r3, r2, r3
 8001f7c:	18ca      	adds	r2, r1, r3
 8001f7e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001f82:	fba3 1303 	umull	r1, r3, r3, r3
 8001f86:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001f8a:	460b      	mov	r3, r1
 8001f8c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001f90:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001f94:	18d3      	adds	r3, r2, r3
 8001f96:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001f9a:	4b59      	ldr	r3, [pc, #356]	; (8002100 <BME280_ReadTemperatureAndPressureAndHuminidity+0x310>)
 8001f9c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fa0:	b21b      	sxth	r3, r3
 8001fa2:	17da      	asrs	r2, r3, #31
 8001fa4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001fa8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8001fac:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 8001fb0:	462b      	mov	r3, r5
 8001fb2:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8001fb6:	4642      	mov	r2, r8
 8001fb8:	fb02 f203 	mul.w	r2, r2, r3
 8001fbc:	464b      	mov	r3, r9
 8001fbe:	4621      	mov	r1, r4
 8001fc0:	fb01 f303 	mul.w	r3, r1, r3
 8001fc4:	4413      	add	r3, r2
 8001fc6:	4622      	mov	r2, r4
 8001fc8:	4641      	mov	r1, r8
 8001fca:	fba2 1201 	umull	r1, r2, r2, r1
 8001fce:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 8001fd2:	460a      	mov	r2, r1
 8001fd4:	f8c7 20f8 	str.w	r2, [r7, #248]	; 0xf8
 8001fd8:	f8d7 20fc 	ldr.w	r2, [r7, #252]	; 0xfc
 8001fdc:	4413      	add	r3, r2
 8001fde:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001fe2:	f04f 0000 	mov.w	r0, #0
 8001fe6:	f04f 0100 	mov.w	r1, #0
 8001fea:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	; 0xf8
 8001fee:	4623      	mov	r3, r4
 8001ff0:	0a18      	lsrs	r0, r3, #8
 8001ff2:	462b      	mov	r3, r5
 8001ff4:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001ff8:	462b      	mov	r3, r5
 8001ffa:	1219      	asrs	r1, r3, #8
			((var1 * (int64_t)p2)<<12);
 8001ffc:	4b41      	ldr	r3, [pc, #260]	; (8002104 <BME280_ReadTemperatureAndPressureAndHuminidity+0x314>)
 8001ffe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002002:	b21b      	sxth	r3, r3
 8002004:	17da      	asrs	r2, r3, #31
 8002006:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800200a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800200e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002012:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002016:	464a      	mov	r2, r9
 8002018:	fb02 f203 	mul.w	r2, r2, r3
 800201c:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002020:	4644      	mov	r4, r8
 8002022:	fb04 f303 	mul.w	r3, r4, r3
 8002026:	441a      	add	r2, r3
 8002028:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800202c:	4644      	mov	r4, r8
 800202e:	fba3 4304 	umull	r4, r3, r3, r4
 8002032:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8002036:	4623      	mov	r3, r4
 8002038:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800203c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002040:	18d3      	adds	r3, r2, r3
 8002042:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8002046:	f04f 0200 	mov.w	r2, #0
 800204a:	f04f 0300 	mov.w	r3, #0
 800204e:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	; 0xf0
 8002052:	464c      	mov	r4, r9
 8002054:	0323      	lsls	r3, r4, #12
 8002056:	4644      	mov	r4, r8
 8002058:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 800205c:	4644      	mov	r4, r8
 800205e:	0322      	lsls	r2, r4, #12
	var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 8002060:	1884      	adds	r4, r0, r2
 8002062:	633c      	str	r4, [r7, #48]	; 0x30
 8002064:	eb41 0303 	adc.w	r3, r1, r3
 8002068:	637b      	str	r3, [r7, #52]	; 0x34
 800206a:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 800206e:	e9c7 344e 	strd	r3, r4, [r7, #312]	; 0x138
	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)p1)>>33;
 8002072:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	; 0x138
 8002076:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 800207a:	f8c7 109c 	str.w	r1, [r7, #156]	; 0x9c
 800207e:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
 8002082:	4b21      	ldr	r3, [pc, #132]	; (8002108 <BME280_ReadTemperatureAndPressureAndHuminidity+0x318>)
 8002084:	881b      	ldrh	r3, [r3, #0]
 8002086:	b29b      	uxth	r3, r3
 8002088:	2200      	movs	r2, #0
 800208a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800208e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002092:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8002096:	462b      	mov	r3, r5
 8002098:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 800209c:	4642      	mov	r2, r8
 800209e:	fb02 f203 	mul.w	r2, r2, r3
 80020a2:	464b      	mov	r3, r9
 80020a4:	4621      	mov	r1, r4
 80020a6:	fb01 f303 	mul.w	r3, r1, r3
 80020aa:	4413      	add	r3, r2
 80020ac:	4622      	mov	r2, r4
 80020ae:	4641      	mov	r1, r8
 80020b0:	fba2 1201 	umull	r1, r2, r2, r1
 80020b4:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80020b8:	460a      	mov	r2, r1
 80020ba:	f8c7 20e8 	str.w	r2, [r7, #232]	; 0xe8
 80020be:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 80020c2:	4413      	add	r3, r2
 80020c4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80020c8:	f04f 0200 	mov.w	r2, #0
 80020cc:	f04f 0300 	mov.w	r3, #0
 80020d0:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80020d4:	4629      	mov	r1, r5
 80020d6:	104a      	asrs	r2, r1, #1
 80020d8:	4629      	mov	r1, r5
 80020da:	17cb      	asrs	r3, r1, #31
 80020dc:	e9c7 234e 	strd	r2, r3, [r7, #312]	; 0x138

	if (var1 == 0) {
 80020e0:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	; 0x138
 80020e4:	4313      	orrs	r3, r2
 80020e6:	d111      	bne.n	800210c <BME280_ReadTemperatureAndPressureAndHuminidity+0x31c>
		return 0;  // avoid exception caused by division by zero
 80020e8:	2300      	movs	r3, #0
 80020ea:	e1e0      	b.n	80024ae <BME280_ReadTemperatureAndPressureAndHuminidity+0x6be>
 80020ec:	c2c60000 	.word	0xc2c60000
 80020f0:	20000638 	.word	0x20000638
 80020f4:	20000624 	.word	0x20000624
 80020f8:	20000622 	.word	0x20000622
 80020fc:	20000620 	.word	0x20000620
 8002100:	2000061e 	.word	0x2000061e
 8002104:	2000061c 	.word	0x2000061c
 8002108:	20000634 	.word	0x20000634
	}
	p = 1048576 - adc_P;
 800210c:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8002110:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8002114:	17da      	asrs	r2, r3, #31
 8002116:	62bb      	str	r3, [r7, #40]	; 0x28
 8002118:	62fa      	str	r2, [r7, #44]	; 0x2c
 800211a:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800211e:	e9c7 344a 	strd	r3, r4, [r7, #296]	; 0x128
	p = (((p<<31) - var2)*3125) / var1;
 8002122:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002126:	105b      	asrs	r3, r3, #1
 8002128:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800212c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002130:	07db      	lsls	r3, r3, #31
 8002132:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002136:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	; 0x130
 800213a:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	; 0x88
 800213e:	4621      	mov	r1, r4
 8002140:	1a89      	subs	r1, r1, r2
 8002142:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 8002146:	4629      	mov	r1, r5
 8002148:	eb61 0303 	sbc.w	r3, r1, r3
 800214c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002150:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 8002154:	4622      	mov	r2, r4
 8002156:	462b      	mov	r3, r5
 8002158:	1891      	adds	r1, r2, r2
 800215a:	6239      	str	r1, [r7, #32]
 800215c:	415b      	adcs	r3, r3
 800215e:	627b      	str	r3, [r7, #36]	; 0x24
 8002160:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002164:	4621      	mov	r1, r4
 8002166:	1851      	adds	r1, r2, r1
 8002168:	61b9      	str	r1, [r7, #24]
 800216a:	4629      	mov	r1, r5
 800216c:	414b      	adcs	r3, r1
 800216e:	61fb      	str	r3, [r7, #28]
 8002170:	f04f 0200 	mov.w	r2, #0
 8002174:	f04f 0300 	mov.w	r3, #0
 8002178:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 800217c:	4649      	mov	r1, r9
 800217e:	018b      	lsls	r3, r1, #6
 8002180:	4641      	mov	r1, r8
 8002182:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002186:	4641      	mov	r1, r8
 8002188:	018a      	lsls	r2, r1, #6
 800218a:	4641      	mov	r1, r8
 800218c:	1889      	adds	r1, r1, r2
 800218e:	6139      	str	r1, [r7, #16]
 8002190:	4649      	mov	r1, r9
 8002192:	eb43 0101 	adc.w	r1, r3, r1
 8002196:	6179      	str	r1, [r7, #20]
 8002198:	f04f 0200 	mov.w	r2, #0
 800219c:	f04f 0300 	mov.w	r3, #0
 80021a0:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80021a4:	4649      	mov	r1, r9
 80021a6:	008b      	lsls	r3, r1, #2
 80021a8:	4641      	mov	r1, r8
 80021aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80021ae:	4641      	mov	r1, r8
 80021b0:	008a      	lsls	r2, r1, #2
 80021b2:	4610      	mov	r0, r2
 80021b4:	4619      	mov	r1, r3
 80021b6:	4603      	mov	r3, r0
 80021b8:	4622      	mov	r2, r4
 80021ba:	189b      	adds	r3, r3, r2
 80021bc:	60bb      	str	r3, [r7, #8]
 80021be:	460b      	mov	r3, r1
 80021c0:	462a      	mov	r2, r5
 80021c2:	eb42 0303 	adc.w	r3, r2, r3
 80021c6:	60fb      	str	r3, [r7, #12]
 80021c8:	f04f 0200 	mov.w	r2, #0
 80021cc:	f04f 0300 	mov.w	r3, #0
 80021d0:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80021d4:	4649      	mov	r1, r9
 80021d6:	008b      	lsls	r3, r1, #2
 80021d8:	4641      	mov	r1, r8
 80021da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80021de:	4641      	mov	r1, r8
 80021e0:	008a      	lsls	r2, r1, #2
 80021e2:	4610      	mov	r0, r2
 80021e4:	4619      	mov	r1, r3
 80021e6:	4603      	mov	r3, r0
 80021e8:	4622      	mov	r2, r4
 80021ea:	189b      	adds	r3, r3, r2
 80021ec:	67bb      	str	r3, [r7, #120]	; 0x78
 80021ee:	462b      	mov	r3, r5
 80021f0:	460a      	mov	r2, r1
 80021f2:	eb42 0303 	adc.w	r3, r2, r3
 80021f6:	67fb      	str	r3, [r7, #124]	; 0x7c
 80021f8:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	; 0x138
 80021fc:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8002200:	f7fe fcfa 	bl	8000bf8 <__aeabi_ldivmod>
 8002204:	4602      	mov	r2, r0
 8002206:	460b      	mov	r3, r1
 8002208:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
	var1 = (((int64_t)p9) * (p>>13) * (p>>13)) >> 25;
 800220c:	4bab      	ldr	r3, [pc, #684]	; (80024bc <BME280_ReadTemperatureAndPressureAndHuminidity+0x6cc>)
 800220e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002212:	b21b      	sxth	r3, r3
 8002214:	17da      	asrs	r2, r3, #31
 8002216:	673b      	str	r3, [r7, #112]	; 0x70
 8002218:	677a      	str	r2, [r7, #116]	; 0x74
 800221a:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 800221e:	f04f 0000 	mov.w	r0, #0
 8002222:	f04f 0100 	mov.w	r1, #0
 8002226:	0b50      	lsrs	r0, r2, #13
 8002228:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 800222c:	1359      	asrs	r1, r3, #13
 800222e:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	; 0x70
 8002232:	462b      	mov	r3, r5
 8002234:	fb00 f203 	mul.w	r2, r0, r3
 8002238:	4623      	mov	r3, r4
 800223a:	fb03 f301 	mul.w	r3, r3, r1
 800223e:	4413      	add	r3, r2
 8002240:	4622      	mov	r2, r4
 8002242:	fba2 1200 	umull	r1, r2, r2, r0
 8002246:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 800224a:	460a      	mov	r2, r1
 800224c:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 8002250:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8002254:	4413      	add	r3, r2
 8002256:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800225a:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 800225e:	f04f 0000 	mov.w	r0, #0
 8002262:	f04f 0100 	mov.w	r1, #0
 8002266:	0b50      	lsrs	r0, r2, #13
 8002268:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 800226c:	1359      	asrs	r1, r3, #13
 800226e:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 8002272:	462b      	mov	r3, r5
 8002274:	fb00 f203 	mul.w	r2, r0, r3
 8002278:	4623      	mov	r3, r4
 800227a:	fb03 f301 	mul.w	r3, r3, r1
 800227e:	4413      	add	r3, r2
 8002280:	4622      	mov	r2, r4
 8002282:	fba2 1200 	umull	r1, r2, r2, r0
 8002286:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800228a:	460a      	mov	r2, r1
 800228c:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 8002290:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8002294:	4413      	add	r3, r2
 8002296:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800229a:	f04f 0200 	mov.w	r2, #0
 800229e:	f04f 0300 	mov.w	r3, #0
 80022a2:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 80022a6:	4621      	mov	r1, r4
 80022a8:	0e4a      	lsrs	r2, r1, #25
 80022aa:	4629      	mov	r1, r5
 80022ac:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 80022b0:	4629      	mov	r1, r5
 80022b2:	164b      	asrs	r3, r1, #25
 80022b4:	e9c7 234e 	strd	r2, r3, [r7, #312]	; 0x138
	var2 = (((int64_t)p8) * p) >> 19;
 80022b8:	4b81      	ldr	r3, [pc, #516]	; (80024c0 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6d0>)
 80022ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022be:	b21b      	sxth	r3, r3
 80022c0:	17da      	asrs	r2, r3, #31
 80022c2:	66bb      	str	r3, [r7, #104]	; 0x68
 80022c4:	66fa      	str	r2, [r7, #108]	; 0x6c
 80022c6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80022ca:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 80022ce:	462a      	mov	r2, r5
 80022d0:	fb02 f203 	mul.w	r2, r2, r3
 80022d4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80022d8:	4621      	mov	r1, r4
 80022da:	fb01 f303 	mul.w	r3, r1, r3
 80022de:	4413      	add	r3, r2
 80022e0:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 80022e4:	4621      	mov	r1, r4
 80022e6:	fba2 1201 	umull	r1, r2, r2, r1
 80022ea:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80022ee:	460a      	mov	r2, r1
 80022f0:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 80022f4:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 80022f8:	4413      	add	r3, r2
 80022fa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80022fe:	f04f 0200 	mov.w	r2, #0
 8002302:	f04f 0300 	mov.w	r3, #0
 8002306:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 800230a:	4621      	mov	r1, r4
 800230c:	0cca      	lsrs	r2, r1, #19
 800230e:	4629      	mov	r1, r5
 8002310:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8002314:	4629      	mov	r1, r5
 8002316:	14cb      	asrs	r3, r1, #19
 8002318:	e9c7 234c 	strd	r2, r3, [r7, #304]	; 0x130

	p = ((p + var1 + var2) >> 8) + (((int64_t)p7)<<4);
 800231c:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8002320:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	; 0x138
 8002324:	1884      	adds	r4, r0, r2
 8002326:	663c      	str	r4, [r7, #96]	; 0x60
 8002328:	eb41 0303 	adc.w	r3, r1, r3
 800232c:	667b      	str	r3, [r7, #100]	; 0x64
 800232e:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	; 0x130
 8002332:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002336:	4621      	mov	r1, r4
 8002338:	1889      	adds	r1, r1, r2
 800233a:	65b9      	str	r1, [r7, #88]	; 0x58
 800233c:	4629      	mov	r1, r5
 800233e:	eb43 0101 	adc.w	r1, r3, r1
 8002342:	65f9      	str	r1, [r7, #92]	; 0x5c
 8002344:	f04f 0000 	mov.w	r0, #0
 8002348:	f04f 0100 	mov.w	r1, #0
 800234c:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8002350:	4623      	mov	r3, r4
 8002352:	0a18      	lsrs	r0, r3, #8
 8002354:	462b      	mov	r3, r5
 8002356:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800235a:	462b      	mov	r3, r5
 800235c:	1219      	asrs	r1, r3, #8
 800235e:	4b59      	ldr	r3, [pc, #356]	; (80024c4 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6d4>)
 8002360:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002364:	b21b      	sxth	r3, r3
 8002366:	17da      	asrs	r2, r3, #31
 8002368:	653b      	str	r3, [r7, #80]	; 0x50
 800236a:	657a      	str	r2, [r7, #84]	; 0x54
 800236c:	f04f 0200 	mov.w	r2, #0
 8002370:	f04f 0300 	mov.w	r3, #0
 8002374:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8002378:	464c      	mov	r4, r9
 800237a:	0123      	lsls	r3, r4, #4
 800237c:	4644      	mov	r4, r8
 800237e:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8002382:	4644      	mov	r4, r8
 8002384:	0122      	lsls	r2, r4, #4
 8002386:	1884      	adds	r4, r0, r2
 8002388:	603c      	str	r4, [r7, #0]
 800238a:	eb41 0303 	adc.w	r3, r1, r3
 800238e:	607b      	str	r3, [r7, #4]
 8002390:	e9d7 3400 	ldrd	r3, r4, [r7]
 8002394:	e9c7 344a 	strd	r3, r4, [r7, #296]	; 0x128
	*pressure = (int32_t)p/256;
 8002398:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800239c:	2b00      	cmp	r3, #0
 800239e:	da00      	bge.n	80023a2 <BME280_ReadTemperatureAndPressureAndHuminidity+0x5b2>
 80023a0:	33ff      	adds	r3, #255	; 0xff
 80023a2:	121b      	asrs	r3, r3, #8
 80023a4:	461a      	mov	r2, r3
 80023a6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80023aa:	601a      	str	r2, [r3, #0]

	// Pressure section
	int32_t adc_H = BME280_Read16(BME280_HUMIDDATA);
 80023ac:	20fd      	movs	r0, #253	; 0xfd
 80023ae:	f7ff fa87 	bl	80018c0 <BME280_Read16>
 80023b2:	4603      	mov	r3, r0
 80023b4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
	if (adc_H == 0x8000) // value in case humidity measurement was disabled
 80023b8:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80023bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80023c0:	d101      	bne.n	80023c6 <BME280_ReadTemperatureAndPressureAndHuminidity+0x5d6>
		return -1; //error
 80023c2:	23ff      	movs	r3, #255	; 0xff
 80023c4:	e073      	b.n	80024ae <BME280_ReadTemperatureAndPressureAndHuminidity+0x6be>

	int32_t v_x1_u32r;

	v_x1_u32r = (t_fine - ((int32_t)76800));
 80023c6:	4b40      	ldr	r3, [pc, #256]	; (80024c8 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6d8>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 80023ce:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120

	v_x1_u32r = (((((adc_H << 14) - (((int32_t)h4) << 20) -
 80023d2:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80023d6:	039a      	lsls	r2, r3, #14
 80023d8:	4b3c      	ldr	r3, [pc, #240]	; (80024cc <BME280_ReadTemperatureAndPressureAndHuminidity+0x6dc>)
 80023da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023de:	051b      	lsls	r3, r3, #20
 80023e0:	1ad2      	subs	r2, r2, r3
				  (((int32_t)h5) * v_x1_u32r)) + ((int32_t)16384)) >> 15) *
 80023e2:	4b3b      	ldr	r3, [pc, #236]	; (80024d0 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6e0>)
 80023e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023e8:	4619      	mov	r1, r3
 80023ea:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80023ee:	fb01 f303 	mul.w	r3, r1, r3
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)h4) << 20) -
 80023f2:	1ad3      	subs	r3, r2, r3
				  (((int32_t)h5) * v_x1_u32r)) + ((int32_t)16384)) >> 15) *
 80023f4:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 80023f8:	13db      	asrs	r3, r3, #15
			   (((((((v_x1_u32r * ((int32_t)h6)) >> 10) *
 80023fa:	4a36      	ldr	r2, [pc, #216]	; (80024d4 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6e4>)
 80023fc:	f992 2000 	ldrsb.w	r2, [r2]
 8002400:	4611      	mov	r1, r2
 8002402:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 8002406:	fb01 f202 	mul.w	r2, r1, r2
 800240a:	1292      	asrs	r2, r2, #10
					(((v_x1_u32r * ((int32_t)h3)) >> 11) + ((int32_t)32768))) >> 10) +
 800240c:	4932      	ldr	r1, [pc, #200]	; (80024d8 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6e8>)
 800240e:	7809      	ldrb	r1, [r1, #0]
 8002410:	4608      	mov	r0, r1
 8002412:	f8d7 1120 	ldr.w	r1, [r7, #288]	; 0x120
 8002416:	fb00 f101 	mul.w	r1, r0, r1
 800241a:	12c9      	asrs	r1, r1, #11
 800241c:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
			   (((((((v_x1_u32r * ((int32_t)h6)) >> 10) *
 8002420:	fb01 f202 	mul.w	r2, r1, r2
					(((v_x1_u32r * ((int32_t)h3)) >> 11) + ((int32_t)32768))) >> 10) +
 8002424:	1292      	asrs	r2, r2, #10
 8002426:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
				  ((int32_t)2097152)) * ((int32_t)h2) + 8192) >> 14));
 800242a:	492c      	ldr	r1, [pc, #176]	; (80024dc <BME280_ReadTemperatureAndPressureAndHuminidity+0x6ec>)
 800242c:	f9b1 1000 	ldrsh.w	r1, [r1]
 8002430:	fb01 f202 	mul.w	r2, r1, r2
 8002434:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8002438:	1392      	asrs	r2, r2, #14
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)h4) << 20) -
 800243a:	fb02 f303 	mul.w	r3, r2, r3
 800243e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120

	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 8002442:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002446:	13db      	asrs	r3, r3, #15
 8002448:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 800244c:	13d2      	asrs	r2, r2, #15
 800244e:	fb02 f303 	mul.w	r3, r2, r3
 8002452:	11db      	asrs	r3, r3, #7
							 ((int32_t)h1)) >> 4));
 8002454:	4a22      	ldr	r2, [pc, #136]	; (80024e0 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6f0>)
 8002456:	7812      	ldrb	r2, [r2, #0]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 8002458:	fb02 f303 	mul.w	r3, r2, r3
							 ((int32_t)h1)) >> 4));
 800245c:	111b      	asrs	r3, r3, #4
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 800245e:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 8002462:	1ad3      	subs	r3, r2, r3
 8002464:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120

	v_x1_u32r = (v_x1_u32r < 0) ? 0 : v_x1_u32r;
 8002468:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800246c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8002470:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
	v_x1_u32r = (v_x1_u32r > 419430400) ? 419430400 : v_x1_u32r;
 8002474:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002478:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 800247c:	bfa8      	it	ge
 800247e:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 8002482:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
	float h = (v_x1_u32r>>12);
 8002486:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800248a:	131b      	asrs	r3, r3, #12
 800248c:	ee07 3a90 	vmov	s15, r3
 8002490:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002494:	edc7 7a47 	vstr	s15, [r7, #284]	; 0x11c
	*huminidity = h / 1024.0;
 8002498:	ed97 7a47 	vldr	s14, [r7, #284]	; 0x11c
 800249c:	eddf 6a11 	vldr	s13, [pc, #68]	; 80024e4 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6f4>
 80024a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80024a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80024a8:	edc3 7a00 	vstr	s15, [r3]

	return 0;
 80024ac:	2300      	movs	r3, #0
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	f507 77a4 	add.w	r7, r7, #328	; 0x148
 80024b4:	46bd      	mov	sp, r7
 80024b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024ba:	bf00      	nop
 80024bc:	2000062a 	.word	0x2000062a
 80024c0:	20000628 	.word	0x20000628
 80024c4:	20000626 	.word	0x20000626
 80024c8:	20000638 	.word	0x20000638
 80024cc:	2000062e 	.word	0x2000062e
 80024d0:	20000630 	.word	0x20000630
 80024d4:	20000616 	.word	0x20000616
 80024d8:	20000615 	.word	0x20000615
 80024dc:	2000062c 	.word	0x2000062c
 80024e0:	20000614 	.word	0x20000614
 80024e4:	44800000 	.word	0x44800000

080024e8 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma2_stream0
  */
void MX_DMA_Init(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b082      	sub	sp, #8
 80024ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80024ee:	2300      	movs	r3, #0
 80024f0:	607b      	str	r3, [r7, #4]
 80024f2:	4b20      	ldr	r3, [pc, #128]	; (8002574 <MX_DMA_Init+0x8c>)
 80024f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f6:	4a1f      	ldr	r2, [pc, #124]	; (8002574 <MX_DMA_Init+0x8c>)
 80024f8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80024fc:	6313      	str	r3, [r2, #48]	; 0x30
 80024fe:	4b1d      	ldr	r3, [pc, #116]	; (8002574 <MX_DMA_Init+0x8c>)
 8002500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002502:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002506:	607b      	str	r3, [r7, #4]
 8002508:	687b      	ldr	r3, [r7, #4]

  /* Configure DMA request hdma_memtomem_dma2_stream0 on DMA2_Stream0 */
  hdma_memtomem_dma2_stream0.Instance = DMA2_Stream0;
 800250a:	4b1b      	ldr	r3, [pc, #108]	; (8002578 <MX_DMA_Init+0x90>)
 800250c:	4a1b      	ldr	r2, [pc, #108]	; (800257c <MX_DMA_Init+0x94>)
 800250e:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma2_stream0.Init.Channel = DMA_CHANNEL_0;
 8002510:	4b19      	ldr	r3, [pc, #100]	; (8002578 <MX_DMA_Init+0x90>)
 8002512:	2200      	movs	r2, #0
 8002514:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma2_stream0.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8002516:	4b18      	ldr	r3, [pc, #96]	; (8002578 <MX_DMA_Init+0x90>)
 8002518:	2280      	movs	r2, #128	; 0x80
 800251a:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma2_stream0.Init.PeriphInc = DMA_PINC_ENABLE;
 800251c:	4b16      	ldr	r3, [pc, #88]	; (8002578 <MX_DMA_Init+0x90>)
 800251e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002522:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma2_stream0.Init.MemInc = DMA_MINC_ENABLE;
 8002524:	4b14      	ldr	r3, [pc, #80]	; (8002578 <MX_DMA_Init+0x90>)
 8002526:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800252a:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma2_stream0.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800252c:	4b12      	ldr	r3, [pc, #72]	; (8002578 <MX_DMA_Init+0x90>)
 800252e:	2200      	movs	r2, #0
 8002530:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma2_stream0.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002532:	4b11      	ldr	r3, [pc, #68]	; (8002578 <MX_DMA_Init+0x90>)
 8002534:	2200      	movs	r2, #0
 8002536:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma2_stream0.Init.Mode = DMA_NORMAL;
 8002538:	4b0f      	ldr	r3, [pc, #60]	; (8002578 <MX_DMA_Init+0x90>)
 800253a:	2200      	movs	r2, #0
 800253c:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma2_stream0.Init.Priority = DMA_PRIORITY_LOW;
 800253e:	4b0e      	ldr	r3, [pc, #56]	; (8002578 <MX_DMA_Init+0x90>)
 8002540:	2200      	movs	r2, #0
 8002542:	621a      	str	r2, [r3, #32]
  hdma_memtomem_dma2_stream0.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002544:	4b0c      	ldr	r3, [pc, #48]	; (8002578 <MX_DMA_Init+0x90>)
 8002546:	2204      	movs	r2, #4
 8002548:	625a      	str	r2, [r3, #36]	; 0x24
  hdma_memtomem_dma2_stream0.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800254a:	4b0b      	ldr	r3, [pc, #44]	; (8002578 <MX_DMA_Init+0x90>)
 800254c:	2203      	movs	r2, #3
 800254e:	629a      	str	r2, [r3, #40]	; 0x28
  hdma_memtomem_dma2_stream0.Init.MemBurst = DMA_MBURST_SINGLE;
 8002550:	4b09      	ldr	r3, [pc, #36]	; (8002578 <MX_DMA_Init+0x90>)
 8002552:	2200      	movs	r2, #0
 8002554:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma_memtomem_dma2_stream0.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002556:	4b08      	ldr	r3, [pc, #32]	; (8002578 <MX_DMA_Init+0x90>)
 8002558:	2200      	movs	r2, #0
 800255a:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DMA_Init(&hdma_memtomem_dma2_stream0) != HAL_OK)
 800255c:	4806      	ldr	r0, [pc, #24]	; (8002578 <MX_DMA_Init+0x90>)
 800255e:	f003 f96f 	bl	8005840 <HAL_DMA_Init>
 8002562:	4603      	mov	r3, r0
 8002564:	2b00      	cmp	r3, #0
 8002566:	d001      	beq.n	800256c <MX_DMA_Init+0x84>
  {
    Error_Handler();
 8002568:	f000 fff4 	bl	8003554 <Error_Handler>
  }

}
 800256c:	bf00      	nop
 800256e:	3708      	adds	r7, #8
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}
 8002574:	40023800 	.word	0x40023800
 8002578:	2000063c 	.word	0x2000063c
 800257c:	40026410 	.word	0x40026410

08002580 <drv8835_mode_control>:
#include "stm32f4xx_hal_tim.h"



void drv8835_mode_control(DRV8835_Mode mode)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
 8002586:	4603      	mov	r3, r0
 8002588:	71fb      	strb	r3, [r7, #7]
	if(mode == Phase_Enable_Mode)
 800258a:	79fb      	ldrb	r3, [r7, #7]
 800258c:	2b01      	cmp	r3, #1
 800258e:	d105      	bne.n	800259c <drv8835_mode_control+0x1c>
		HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, SET);
 8002590:	2201      	movs	r2, #1
 8002592:	2180      	movs	r1, #128	; 0x80
 8002594:	4807      	ldr	r0, [pc, #28]	; (80025b4 <drv8835_mode_control+0x34>)
 8002596:	f003 fc4f 	bl	8005e38 <HAL_GPIO_WritePin>
	else if(mode == In_In_Mode)
		HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, RESET);
}
 800259a:	e007      	b.n	80025ac <drv8835_mode_control+0x2c>
	else if(mode == In_In_Mode)
 800259c:	79fb      	ldrb	r3, [r7, #7]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d104      	bne.n	80025ac <drv8835_mode_control+0x2c>
		HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, RESET);
 80025a2:	2200      	movs	r2, #0
 80025a4:	2180      	movs	r1, #128	; 0x80
 80025a6:	4803      	ldr	r0, [pc, #12]	; (80025b4 <drv8835_mode_control+0x34>)
 80025a8:	f003 fc46 	bl	8005e38 <HAL_GPIO_WritePin>
}
 80025ac:	bf00      	nop
 80025ae:	3708      	adds	r7, #8
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	40020000 	.word	0x40020000

080025b8 <drv8835_set_motorA_direction>:

void drv8835_set_motorA_direction(DRV8835_Direction dir)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	4603      	mov	r3, r0
 80025c0:	71fb      	strb	r3, [r7, #7]
	if(dir == CW)
 80025c2:	79fb      	ldrb	r3, [r7, #7]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d105      	bne.n	80025d4 <drv8835_set_motorA_direction+0x1c>
		HAL_GPIO_WritePin(APHASE_GPIO_Port, APHASE_Pin, SET);
 80025c8:	2201      	movs	r2, #1
 80025ca:	2140      	movs	r1, #64	; 0x40
 80025cc:	4807      	ldr	r0, [pc, #28]	; (80025ec <drv8835_set_motorA_direction+0x34>)
 80025ce:	f003 fc33 	bl	8005e38 <HAL_GPIO_WritePin>
	else if(dir == CCW)
		HAL_GPIO_WritePin(APHASE_GPIO_Port, APHASE_Pin, RESET);
}
 80025d2:	e007      	b.n	80025e4 <drv8835_set_motorA_direction+0x2c>
	else if(dir == CCW)
 80025d4:	79fb      	ldrb	r3, [r7, #7]
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d104      	bne.n	80025e4 <drv8835_set_motorA_direction+0x2c>
		HAL_GPIO_WritePin(APHASE_GPIO_Port, APHASE_Pin, RESET);
 80025da:	2200      	movs	r2, #0
 80025dc:	2140      	movs	r1, #64	; 0x40
 80025de:	4803      	ldr	r0, [pc, #12]	; (80025ec <drv8835_set_motorA_direction+0x34>)
 80025e0:	f003 fc2a 	bl	8005e38 <HAL_GPIO_WritePin>
}
 80025e4:	bf00      	nop
 80025e6:	3708      	adds	r7, #8
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	40020400 	.word	0x40020400

080025f0 <drv8835_set_motorA_speed>:

void drv8835_set_motorA_speed(uint8_t speed)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	4603      	mov	r3, r0
 80025f8:	71fb      	strb	r3, [r7, #7]
	if(speed >= htim3.Instance->ARR)
 80025fa:	79fa      	ldrb	r2, [r7, #7]
 80025fc:	4b09      	ldr	r3, [pc, #36]	; (8002624 <drv8835_set_motorA_speed+0x34>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002602:	429a      	cmp	r2, r3
 8002604:	d303      	bcc.n	800260e <drv8835_set_motorA_speed+0x1e>
		speed = htim3.Instance->ARR;
 8002606:	4b07      	ldr	r3, [pc, #28]	; (8002624 <drv8835_set_motorA_speed+0x34>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800260c:	71fb      	strb	r3, [r7, #7]

	__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, speed);
 800260e:	4b05      	ldr	r3, [pc, #20]	; (8002624 <drv8835_set_motorA_speed+0x34>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	79fa      	ldrb	r2, [r7, #7]
 8002614:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002616:	bf00      	nop
 8002618:	370c      	adds	r7, #12
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr
 8002622:	bf00      	nop
 8002624:	200007c8 	.word	0x200007c8

08002628 <drv8835_init>:

void drv8835_init()
{
 8002628:	b580      	push	{r7, lr}
 800262a:	af00      	add	r7, sp, #0
	drv8835_mode_control(Phase_Enable_Mode);
 800262c:	2001      	movs	r0, #1
 800262e:	f7ff ffa7 	bl	8002580 <drv8835_mode_control>
	drv8835_set_motorA_direction(CCW);
 8002632:	2001      	movs	r0, #1
 8002634:	f7ff ffc0 	bl	80025b8 <drv8835_set_motorA_direction>
	drv8835_set_motorA_speed(0);
 8002638:	2000      	movs	r0, #0
 800263a:	f7ff ffd9 	bl	80025f0 <drv8835_set_motorA_speed>

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800263e:	2100      	movs	r1, #0
 8002640:	4802      	ldr	r0, [pc, #8]	; (800264c <drv8835_init+0x24>)
 8002642:	f006 fb35 	bl	8008cb0 <HAL_TIM_PWM_Start>
}
 8002646:	bf00      	nop
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	200007c8 	.word	0x200007c8

08002650 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002650:	b580      	push	{r7, lr}
 8002652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of MutexPrintf */
  MutexPrintfHandle = osMutexNew(&MutexPrintf_attributes);
 8002654:	4869      	ldr	r0, [pc, #420]	; (80027fc <MX_FREERTOS_Init+0x1ac>)
 8002656:	f008 f8fd 	bl	800a854 <osMutexNew>
 800265a:	4603      	mov	r3, r0
 800265c:	4a68      	ldr	r2, [pc, #416]	; (8002800 <MX_FREERTOS_Init+0x1b0>)
 800265e:	6013      	str	r3, [r2, #0]

  /* creation of MutexI2C */
  MutexI2CHandle = osMutexNew(&MutexI2C_attributes);
 8002660:	4868      	ldr	r0, [pc, #416]	; (8002804 <MX_FREERTOS_Init+0x1b4>)
 8002662:	f008 f8f7 	bl	800a854 <osMutexNew>
 8002666:	4603      	mov	r3, r0
 8002668:	4a67      	ldr	r2, [pc, #412]	; (8002808 <MX_FREERTOS_Init+0x1b8>)
 800266a:	6013      	str	r3, [r2, #0]

  /* creation of MutexRTC */
  MutexRTCHandle = osMutexNew(&MutexRTC_attributes);
 800266c:	4867      	ldr	r0, [pc, #412]	; (800280c <MX_FREERTOS_Init+0x1bc>)
 800266e:	f008 f8f1 	bl	800a854 <osMutexNew>
 8002672:	4603      	mov	r3, r0
 8002674:	4a66      	ldr	r2, [pc, #408]	; (8002810 <MX_FREERTOS_Init+0x1c0>)
 8002676:	6013      	str	r3, [r2, #0]

  /* creation of MutexAlarm */
  MutexAlarmHandle = osMutexNew(&MutexAlarm_attributes);
 8002678:	4866      	ldr	r0, [pc, #408]	; (8002814 <MX_FREERTOS_Init+0x1c4>)
 800267a:	f008 f8eb 	bl	800a854 <osMutexNew>
 800267e:	4603      	mov	r3, r0
 8002680:	4a65      	ldr	r2, [pc, #404]	; (8002818 <MX_FREERTOS_Init+0x1c8>)
 8002682:	6013      	str	r3, [r2, #0]

  /* creation of MutexI2C2 */
  MutexI2C2Handle = osMutexNew(&MutexI2C2_attributes);
 8002684:	4865      	ldr	r0, [pc, #404]	; (800281c <MX_FREERTOS_Init+0x1cc>)
 8002686:	f008 f8e5 	bl	800a854 <osMutexNew>
 800268a:	4603      	mov	r3, r0
 800268c:	4a64      	ldr	r2, [pc, #400]	; (8002820 <MX_FREERTOS_Init+0x1d0>)
 800268e:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of BinarySemBme280 */
  BinarySemBme280Handle = osSemaphoreNew(1, 1, &BinarySemBme280_attributes);
 8002690:	4a64      	ldr	r2, [pc, #400]	; (8002824 <MX_FREERTOS_Init+0x1d4>)
 8002692:	2101      	movs	r1, #1
 8002694:	2001      	movs	r0, #1
 8002696:	f008 f9eb 	bl	800aa70 <osSemaphoreNew>
 800269a:	4603      	mov	r3, r0
 800269c:	4a62      	ldr	r2, [pc, #392]	; (8002828 <MX_FREERTOS_Init+0x1d8>)
 800269e:	6013      	str	r3, [r2, #0]

  /* creation of BinarySemBH1750 */
  BinarySemBH1750Handle = osSemaphoreNew(1, 1, &BinarySemBH1750_attributes);
 80026a0:	4a62      	ldr	r2, [pc, #392]	; (800282c <MX_FREERTOS_Init+0x1dc>)
 80026a2:	2101      	movs	r1, #1
 80026a4:	2001      	movs	r0, #1
 80026a6:	f008 f9e3 	bl	800aa70 <osSemaphoreNew>
 80026aa:	4603      	mov	r3, r0
 80026ac:	4a60      	ldr	r2, [pc, #384]	; (8002830 <MX_FREERTOS_Init+0x1e0>)
 80026ae:	6013      	str	r3, [r2, #0]

  /* creation of BinarySemRTC */
  BinarySemRTCHandle = osSemaphoreNew(1, 1, &BinarySemRTC_attributes);
 80026b0:	4a60      	ldr	r2, [pc, #384]	; (8002834 <MX_FREERTOS_Init+0x1e4>)
 80026b2:	2101      	movs	r1, #1
 80026b4:	2001      	movs	r0, #1
 80026b6:	f008 f9db 	bl	800aa70 <osSemaphoreNew>
 80026ba:	4603      	mov	r3, r0
 80026bc:	4a5e      	ldr	r2, [pc, #376]	; (8002838 <MX_FREERTOS_Init+0x1e8>)
 80026be:	6013      	str	r3, [r2, #0]

  /* creation of BinarySemCounter */
  BinarySemCounterHandle = osSemaphoreNew(1, 1, &BinarySemCounter_attributes);
 80026c0:	4a5e      	ldr	r2, [pc, #376]	; (800283c <MX_FREERTOS_Init+0x1ec>)
 80026c2:	2101      	movs	r1, #1
 80026c4:	2001      	movs	r0, #1
 80026c6:	f008 f9d3 	bl	800aa70 <osSemaphoreNew>
 80026ca:	4603      	mov	r3, r0
 80026cc:	4a5c      	ldr	r2, [pc, #368]	; (8002840 <MX_FREERTOS_Init+0x1f0>)
 80026ce:	6013      	str	r3, [r2, #0]

  /* creation of BinarySemSetAlarm */
  BinarySemSetAlarmHandle = osSemaphoreNew(1, 1, &BinarySemSetAlarm_attributes);
 80026d0:	4a5c      	ldr	r2, [pc, #368]	; (8002844 <MX_FREERTOS_Init+0x1f4>)
 80026d2:	2101      	movs	r1, #1
 80026d4:	2001      	movs	r0, #1
 80026d6:	f008 f9cb 	bl	800aa70 <osSemaphoreNew>
 80026da:	4603      	mov	r3, r0
 80026dc:	4a5a      	ldr	r2, [pc, #360]	; (8002848 <MX_FREERTOS_Init+0x1f8>)
 80026de:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of TimerBmeData */
  TimerBmeDataHandle = osTimerNew(CallbackTimerBmeData, osTimerPeriodic, NULL, &TimerBmeData_attributes);
 80026e0:	4b5a      	ldr	r3, [pc, #360]	; (800284c <MX_FREERTOS_Init+0x1fc>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	2101      	movs	r1, #1
 80026e6:	485a      	ldr	r0, [pc, #360]	; (8002850 <MX_FREERTOS_Init+0x200>)
 80026e8:	f008 f80a 	bl	800a700 <osTimerNew>
 80026ec:	4603      	mov	r3, r0
 80026ee:	4a59      	ldr	r2, [pc, #356]	; (8002854 <MX_FREERTOS_Init+0x204>)
 80026f0:	6013      	str	r3, [r2, #0]

  /* creation of TimerBh1750Data */
  TimerBh1750DataHandle = osTimerNew(CallbackTimerBh1750Data, osTimerPeriodic, NULL, &TimerBh1750Data_attributes);
 80026f2:	4b59      	ldr	r3, [pc, #356]	; (8002858 <MX_FREERTOS_Init+0x208>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	2101      	movs	r1, #1
 80026f8:	4858      	ldr	r0, [pc, #352]	; (800285c <MX_FREERTOS_Init+0x20c>)
 80026fa:	f008 f801 	bl	800a700 <osTimerNew>
 80026fe:	4603      	mov	r3, r0
 8002700:	4a57      	ldr	r2, [pc, #348]	; (8002860 <MX_FREERTOS_Init+0x210>)
 8002702:	6013      	str	r3, [r2, #0]

  /* creation of TimerRTC */
  TimerRTCHandle = osTimerNew(CallbackTimerRTC, osTimerPeriodic, NULL, &TimerRTC_attributes);
 8002704:	4b57      	ldr	r3, [pc, #348]	; (8002864 <MX_FREERTOS_Init+0x214>)
 8002706:	2200      	movs	r2, #0
 8002708:	2101      	movs	r1, #1
 800270a:	4857      	ldr	r0, [pc, #348]	; (8002868 <MX_FREERTOS_Init+0x218>)
 800270c:	f007 fff8 	bl	800a700 <osTimerNew>
 8002710:	4603      	mov	r3, r0
 8002712:	4a56      	ldr	r2, [pc, #344]	; (800286c <MX_FREERTOS_Init+0x21c>)
 8002714:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of QueueBme */
  QueueBmeHandle = osMessageQueueNew (16, sizeof(BmeData_t), &QueueBme_attributes);
 8002716:	4a56      	ldr	r2, [pc, #344]	; (8002870 <MX_FREERTOS_Init+0x220>)
 8002718:	210c      	movs	r1, #12
 800271a:	2010      	movs	r0, #16
 800271c:	f008 fac8 	bl	800acb0 <osMessageQueueNew>
 8002720:	4603      	mov	r3, r0
 8002722:	4a54      	ldr	r2, [pc, #336]	; (8002874 <MX_FREERTOS_Init+0x224>)
 8002724:	6013      	str	r3, [r2, #0]

  /* creation of QueueBh1750 */
  QueueBh1750Handle = osMessageQueueNew (16, sizeof(BHData_t), &QueueBh1750_attributes);
 8002726:	4a54      	ldr	r2, [pc, #336]	; (8002878 <MX_FREERTOS_Init+0x228>)
 8002728:	2104      	movs	r1, #4
 800272a:	2010      	movs	r0, #16
 800272c:	f008 fac0 	bl	800acb0 <osMessageQueueNew>
 8002730:	4603      	mov	r3, r0
 8002732:	4a52      	ldr	r2, [pc, #328]	; (800287c <MX_FREERTOS_Init+0x22c>)
 8002734:	6013      	str	r3, [r2, #0]

  /* creation of QueueRTCData */
  QueueRTCDataHandle = osMessageQueueNew (16, sizeof(RTC_DateTypeDef), &QueueRTCData_attributes);
 8002736:	4a52      	ldr	r2, [pc, #328]	; (8002880 <MX_FREERTOS_Init+0x230>)
 8002738:	2104      	movs	r1, #4
 800273a:	2010      	movs	r0, #16
 800273c:	f008 fab8 	bl	800acb0 <osMessageQueueNew>
 8002740:	4603      	mov	r3, r0
 8002742:	4a50      	ldr	r2, [pc, #320]	; (8002884 <MX_FREERTOS_Init+0x234>)
 8002744:	6013      	str	r3, [r2, #0]

  /* creation of QueueRTCTime */
  QueueRTCTimeHandle = osMessageQueueNew (16, sizeof(RTC_TimeTypeDef), &QueueRTCTime_attributes);
 8002746:	4a50      	ldr	r2, [pc, #320]	; (8002888 <MX_FREERTOS_Init+0x238>)
 8002748:	2114      	movs	r1, #20
 800274a:	2010      	movs	r0, #16
 800274c:	f008 fab0 	bl	800acb0 <osMessageQueueNew>
 8002750:	4603      	mov	r3, r0
 8002752:	4a4e      	ldr	r2, [pc, #312]	; (800288c <MX_FREERTOS_Init+0x23c>)
 8002754:	6013      	str	r3, [r2, #0]

  /* creation of QueueCounterPump */
  QueueCounterPumpHandle = osMessageQueueNew (1, sizeof(uint8_t), &QueueCounterPump_attributes);
 8002756:	4a4e      	ldr	r2, [pc, #312]	; (8002890 <MX_FREERTOS_Init+0x240>)
 8002758:	2101      	movs	r1, #1
 800275a:	2001      	movs	r0, #1
 800275c:	f008 faa8 	bl	800acb0 <osMessageQueueNew>
 8002760:	4603      	mov	r3, r0
 8002762:	4a4c      	ldr	r2, [pc, #304]	; (8002894 <MX_FREERTOS_Init+0x244>)
 8002764:	6013      	str	r3, [r2, #0]

  /* creation of QueueCounterAlarm */
  QueueCounterAlarmHandle = osMessageQueueNew (1, sizeof(uint8_t), &QueueCounterAlarm_attributes);
 8002766:	4a4c      	ldr	r2, [pc, #304]	; (8002898 <MX_FREERTOS_Init+0x248>)
 8002768:	2101      	movs	r1, #1
 800276a:	2001      	movs	r0, #1
 800276c:	f008 faa0 	bl	800acb0 <osMessageQueueNew>
 8002770:	4603      	mov	r3, r0
 8002772:	4a4a      	ldr	r2, [pc, #296]	; (800289c <MX_FREERTOS_Init+0x24c>)
 8002774:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of TaskRTC */
  TaskRTCHandle = osThreadNew(StartTaskRTC, NULL, &TaskRTC_attributes);
 8002776:	4a4a      	ldr	r2, [pc, #296]	; (80028a0 <MX_FREERTOS_Init+0x250>)
 8002778:	2100      	movs	r1, #0
 800277a:	484a      	ldr	r0, [pc, #296]	; (80028a4 <MX_FREERTOS_Init+0x254>)
 800277c:	f007 fdbe 	bl	800a2fc <osThreadNew>
 8002780:	4603      	mov	r3, r0
 8002782:	4a49      	ldr	r2, [pc, #292]	; (80028a8 <MX_FREERTOS_Init+0x258>)
 8002784:	6013      	str	r3, [r2, #0]

  /* creation of TaskBme280 */
  TaskBme280Handle = osThreadNew(StartTaskBme280, NULL, &TaskBme280_attributes);
 8002786:	4a49      	ldr	r2, [pc, #292]	; (80028ac <MX_FREERTOS_Init+0x25c>)
 8002788:	2100      	movs	r1, #0
 800278a:	4849      	ldr	r0, [pc, #292]	; (80028b0 <MX_FREERTOS_Init+0x260>)
 800278c:	f007 fdb6 	bl	800a2fc <osThreadNew>
 8002790:	4603      	mov	r3, r0
 8002792:	4a48      	ldr	r2, [pc, #288]	; (80028b4 <MX_FREERTOS_Init+0x264>)
 8002794:	6013      	str	r3, [r2, #0]

  /* creation of TaskBH1750 */
  TaskBH1750Handle = osThreadNew(StartTaskBH1750, NULL, &TaskBH1750_attributes);
 8002796:	4a48      	ldr	r2, [pc, #288]	; (80028b8 <MX_FREERTOS_Init+0x268>)
 8002798:	2100      	movs	r1, #0
 800279a:	4848      	ldr	r0, [pc, #288]	; (80028bc <MX_FREERTOS_Init+0x26c>)
 800279c:	f007 fdae 	bl	800a2fc <osThreadNew>
 80027a0:	4603      	mov	r3, r0
 80027a2:	4a47      	ldr	r2, [pc, #284]	; (80028c0 <MX_FREERTOS_Init+0x270>)
 80027a4:	6013      	str	r3, [r2, #0]

  /* creation of TaskSSD1306 */
  TaskSSD1306Handle = osThreadNew(StartTaskSSD1306, NULL, &TaskSSD1306_attributes);
 80027a6:	4a47      	ldr	r2, [pc, #284]	; (80028c4 <MX_FREERTOS_Init+0x274>)
 80027a8:	2100      	movs	r1, #0
 80027aa:	4847      	ldr	r0, [pc, #284]	; (80028c8 <MX_FREERTOS_Init+0x278>)
 80027ac:	f007 fda6 	bl	800a2fc <osThreadNew>
 80027b0:	4603      	mov	r3, r0
 80027b2:	4a46      	ldr	r2, [pc, #280]	; (80028cc <MX_FREERTOS_Init+0x27c>)
 80027b4:	6013      	str	r3, [r2, #0]

  /* creation of TaskPumpON */
  TaskPumpONHandle = osThreadNew(StartTaskPumpON, NULL, &TaskPumpON_attributes);
 80027b6:	4a46      	ldr	r2, [pc, #280]	; (80028d0 <MX_FREERTOS_Init+0x280>)
 80027b8:	2100      	movs	r1, #0
 80027ba:	4846      	ldr	r0, [pc, #280]	; (80028d4 <MX_FREERTOS_Init+0x284>)
 80027bc:	f007 fd9e 	bl	800a2fc <osThreadNew>
 80027c0:	4603      	mov	r3, r0
 80027c2:	4a45      	ldr	r2, [pc, #276]	; (80028d8 <MX_FREERTOS_Init+0x288>)
 80027c4:	6013      	str	r3, [r2, #0]

  /* creation of TaskPumpOFF */
  TaskPumpOFFHandle = osThreadNew(StartTaskPumpOFF, NULL, &TaskPumpOFF_attributes);
 80027c6:	4a45      	ldr	r2, [pc, #276]	; (80028dc <MX_FREERTOS_Init+0x28c>)
 80027c8:	2100      	movs	r1, #0
 80027ca:	4845      	ldr	r0, [pc, #276]	; (80028e0 <MX_FREERTOS_Init+0x290>)
 80027cc:	f007 fd96 	bl	800a2fc <osThreadNew>
 80027d0:	4603      	mov	r3, r0
 80027d2:	4a44      	ldr	r2, [pc, #272]	; (80028e4 <MX_FREERTOS_Init+0x294>)
 80027d4:	6013      	str	r3, [r2, #0]

  /* creation of TaskCounterPump */
  TaskCounterPumpHandle = osThreadNew(StartTaskCounterPump, NULL, &TaskCounterPump_attributes);
 80027d6:	4a44      	ldr	r2, [pc, #272]	; (80028e8 <MX_FREERTOS_Init+0x298>)
 80027d8:	2100      	movs	r1, #0
 80027da:	4844      	ldr	r0, [pc, #272]	; (80028ec <MX_FREERTOS_Init+0x29c>)
 80027dc:	f007 fd8e 	bl	800a2fc <osThreadNew>
 80027e0:	4603      	mov	r3, r0
 80027e2:	4a43      	ldr	r2, [pc, #268]	; (80028f0 <MX_FREERTOS_Init+0x2a0>)
 80027e4:	6013      	str	r3, [r2, #0]

  /* creation of TaskAlarmCounte */
  TaskAlarmCounteHandle = osThreadNew(StartTaskAlarmCounter, NULL, &TaskAlarmCounte_attributes);
 80027e6:	4a43      	ldr	r2, [pc, #268]	; (80028f4 <MX_FREERTOS_Init+0x2a4>)
 80027e8:	2100      	movs	r1, #0
 80027ea:	4843      	ldr	r0, [pc, #268]	; (80028f8 <MX_FREERTOS_Init+0x2a8>)
 80027ec:	f007 fd86 	bl	800a2fc <osThreadNew>
 80027f0:	4603      	mov	r3, r0
 80027f2:	4a42      	ldr	r2, [pc, #264]	; (80028fc <MX_FREERTOS_Init+0x2ac>)
 80027f4:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80027f6:	bf00      	nop
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	08011854 	.word	0x08011854
 8002800:	200006e0 	.word	0x200006e0
 8002804:	08011864 	.word	0x08011864
 8002808:	200006e4 	.word	0x200006e4
 800280c:	08011874 	.word	0x08011874
 8002810:	200006e8 	.word	0x200006e8
 8002814:	08011884 	.word	0x08011884
 8002818:	200006ec 	.word	0x200006ec
 800281c:	08011894 	.word	0x08011894
 8002820:	200006f0 	.word	0x200006f0
 8002824:	080118a4 	.word	0x080118a4
 8002828:	200006f4 	.word	0x200006f4
 800282c:	080118b4 	.word	0x080118b4
 8002830:	200006f8 	.word	0x200006f8
 8002834:	080118c4 	.word	0x080118c4
 8002838:	200006fc 	.word	0x200006fc
 800283c:	080118d4 	.word	0x080118d4
 8002840:	20000700 	.word	0x20000700
 8002844:	080118e4 	.word	0x080118e4
 8002848:	20000704 	.word	0x20000704
 800284c:	08011824 	.word	0x08011824
 8002850:	0800317d 	.word	0x0800317d
 8002854:	200006d4 	.word	0x200006d4
 8002858:	08011834 	.word	0x08011834
 800285c:	0800319d 	.word	0x0800319d
 8002860:	200006d8 	.word	0x200006d8
 8002864:	08011844 	.word	0x08011844
 8002868:	080031bd 	.word	0x080031bd
 800286c:	200006dc 	.word	0x200006dc
 8002870:	08011794 	.word	0x08011794
 8002874:	200006bc 	.word	0x200006bc
 8002878:	080117ac 	.word	0x080117ac
 800287c:	200006c0 	.word	0x200006c0
 8002880:	080117c4 	.word	0x080117c4
 8002884:	200006c4 	.word	0x200006c4
 8002888:	080117dc 	.word	0x080117dc
 800288c:	200006c8 	.word	0x200006c8
 8002890:	080117f4 	.word	0x080117f4
 8002894:	200006cc 	.word	0x200006cc
 8002898:	0801180c 	.word	0x0801180c
 800289c:	200006d0 	.word	0x200006d0
 80028a0:	08011674 	.word	0x08011674
 80028a4:	08002901 	.word	0x08002901
 80028a8:	2000069c 	.word	0x2000069c
 80028ac:	08011698 	.word	0x08011698
 80028b0:	08002b69 	.word	0x08002b69
 80028b4:	200006a0 	.word	0x200006a0
 80028b8:	080116bc 	.word	0x080116bc
 80028bc:	08002c51 	.word	0x08002c51
 80028c0:	200006a4 	.word	0x200006a4
 80028c4:	080116e0 	.word	0x080116e0
 80028c8:	08002d19 	.word	0x08002d19
 80028cc:	200006a8 	.word	0x200006a8
 80028d0:	08011704 	.word	0x08011704
 80028d4:	08002fd5 	.word	0x08002fd5
 80028d8:	200006ac 	.word	0x200006ac
 80028dc:	08011728 	.word	0x08011728
 80028e0:	08002ffb 	.word	0x08002ffb
 80028e4:	200006b0 	.word	0x200006b0
 80028e8:	0801174c 	.word	0x0801174c
 80028ec:	08003019 	.word	0x08003019
 80028f0:	200006b4 	.word	0x200006b4
 80028f4:	08011770 	.word	0x08011770
 80028f8:	080030c9 	.word	0x080030c9
 80028fc:	200006b8 	.word	0x200006b8

08002900 <StartTaskRTC>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTaskRTC */
void StartTaskRTC(void *argument)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b09e      	sub	sp, #120	; 0x78
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]





	 	 _AlarmON.AlarmTime.Hours = 8 ;
 8002908:	2308      	movs	r3, #8
 800290a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	 	 _AlarmON.AlarmTime.Minutes = 0 ;
 800290e:	2300      	movs	r3, #0
 8002910:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	 	_AlarmON.AlarmTime.Seconds = 0 ;
 8002914:	2300      	movs	r3, #0
 8002916:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36


		 _AlarmOFF.AlarmTime.Hours = 8 ;
 800291a:	2308      	movs	r3, #8
 800291c:	733b      	strb	r3, [r7, #12]
		 _AlarmOFF.AlarmTime.Minutes = 1 ;
 800291e:	2301      	movs	r3, #1
 8002920:	737b      	strb	r3, [r7, #13]
		_AlarmOFF.AlarmTime.Seconds = 0 ;
 8002922:	2300      	movs	r3, #0
 8002924:	73bb      	strb	r3, [r7, #14]




	 	HAL_RTC_Init(&hrtc);
 8002926:	4881      	ldr	r0, [pc, #516]	; (8002b2c <StartTaskRTC+0x22c>)
 8002928:	f005 fc8e 	bl	8008248 <HAL_RTC_Init>
		HAL_RTC_GetDate(&hrtc, &_RTCDate, RTC_FORMAT_BIN);
 800292c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002930:	2200      	movs	r2, #0
 8002932:	4619      	mov	r1, r3
 8002934:	487d      	ldr	r0, [pc, #500]	; (8002b2c <StartTaskRTC+0x22c>)
 8002936:	f005 fe79 	bl	800862c <HAL_RTC_GetDate>
		HAL_RTC_GetTime(&hrtc, &_RTCTime, RTC_FORMAT_BIN);
 800293a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800293e:	2200      	movs	r2, #0
 8002940:	4619      	mov	r1, r3
 8002942:	487a      	ldr	r0, [pc, #488]	; (8002b2c <StartTaskRTC+0x22c>)
 8002944:	f005 fd90 	bl	8008468 <HAL_RTC_GetTime>

		HAL_RTC_SetAlarm(&hrtc, &_AlarmON, RTC_FORMAT_BIN);
 8002948:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800294c:	2200      	movs	r2, #0
 800294e:	4619      	mov	r1, r3
 8002950:	4876      	ldr	r0, [pc, #472]	; (8002b2c <StartTaskRTC+0x22c>)
 8002952:	f005 feba 	bl	80086ca <HAL_RTC_SetAlarm>
		HAL_RTC_SetAlarm(&hrtc, &_AlarmOFF, RTC_FORMAT_BIN);
 8002956:	f107 030c 	add.w	r3, r7, #12
 800295a:	2200      	movs	r2, #0
 800295c:	4619      	mov	r1, r3
 800295e:	4873      	ldr	r0, [pc, #460]	; (8002b2c <StartTaskRTC+0x22c>)
 8002960:	f005 feb3 	bl	80086ca <HAL_RTC_SetAlarm>
	//    _RTCTime.Minutes =0x0;
	//	_RTCTime.Seconds =0x0;
	// 	HAL_RTC_SetDate(&hrtc, &_RTCDate, RTC_FORMAT_BIN);
	// 	HAL_RTC_SetTime(&hrtc, &_RTCTime, RTC_FORMAT_BIN);

		osMessageQueuePut(QueueCounterAlarmHandle, &_AlarmPeriod, 0, osWaitForever);
 8002964:	4b72      	ldr	r3, [pc, #456]	; (8002b30 <StartTaskRTC+0x230>)
 8002966:	6818      	ldr	r0, [r3, #0]
 8002968:	f04f 33ff 	mov.w	r3, #4294967295
 800296c:	2200      	movs	r2, #0
 800296e:	4971      	ldr	r1, [pc, #452]	; (8002b34 <StartTaskRTC+0x234>)
 8002970:	f008 fa12 	bl	800ad98 <osMessageQueuePut>
		osMessageQueuePut(QueueCounterPumpHandle, &_PumpDispensing, 0, osWaitForever);
 8002974:	4b70      	ldr	r3, [pc, #448]	; (8002b38 <StartTaskRTC+0x238>)
 8002976:	6818      	ldr	r0, [r3, #0]
 8002978:	f04f 33ff 	mov.w	r3, #4294967295
 800297c:	2200      	movs	r2, #0
 800297e:	496f      	ldr	r1, [pc, #444]	; (8002b3c <StartTaskRTC+0x23c>)
 8002980:	f008 fa0a 	bl	800ad98 <osMessageQueuePut>
	 	osTimerStart(TimerRTCHandle, 100);
 8002984:	4b6e      	ldr	r3, [pc, #440]	; (8002b40 <StartTaskRTC+0x240>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	2164      	movs	r1, #100	; 0x64
 800298a:	4618      	mov	r0, r3
 800298c:	f007 ff34 	bl	800a7f8 <osTimerStart>
	 	uint32_t tick4 = osKernelGetTickCount();
 8002990:	f007 fc96 	bl	800a2c0 <osKernelGetTickCount>
 8002994:	6778      	str	r0, [r7, #116]	; 0x74
  for(;;)
  {
	  //	  osMessageQueuePut(QueueCounterPumpHandle, &_PumpOperatingTime, 0, 10);
	  //	  osMessageQueuePut(QueueAlarmHandle, &_AlarmPeriod, 0, 10);

	  	  HAL_RTC_GetDate(&hrtc, &_RTCDate, RTC_FORMAT_BIN);
 8002996:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800299a:	2200      	movs	r2, #0
 800299c:	4619      	mov	r1, r3
 800299e:	4863      	ldr	r0, [pc, #396]	; (8002b2c <StartTaskRTC+0x22c>)
 80029a0:	f005 fe44 	bl	800862c <HAL_RTC_GetDate>
	  	  HAL_RTC_GetTime(&hrtc, &_RTCTime, RTC_FORMAT_BIN);
 80029a4:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80029a8:	2200      	movs	r2, #0
 80029aa:	4619      	mov	r1, r3
 80029ac:	485f      	ldr	r0, [pc, #380]	; (8002b2c <StartTaskRTC+0x22c>)
 80029ae:	f005 fd5b 	bl	8008468 <HAL_RTC_GetTime>

	  	if (osOK == osSemaphoreAcquire(BinarySemCounterHandle, 0))
 80029b2:	4b64      	ldr	r3, [pc, #400]	; (8002b44 <StartTaskRTC+0x244>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	2100      	movs	r1, #0
 80029b8:	4618      	mov	r0, r3
 80029ba:	f008 f8e3 	bl	800ab84 <osSemaphoreAcquire>
 80029be:	4603      	mov	r3, r0
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d10b      	bne.n	80029dc <StartTaskRTC+0xdc>
	  	{
	  		osMessageQueueGet(QueueCounterPumpHandle, &_PumpDispensing, 0, osWaitForever);
 80029c4:	4b5c      	ldr	r3, [pc, #368]	; (8002b38 <StartTaskRTC+0x238>)
 80029c6:	6818      	ldr	r0, [r3, #0]
 80029c8:	f04f 33ff 	mov.w	r3, #4294967295
 80029cc:	2200      	movs	r2, #0
 80029ce:	495b      	ldr	r1, [pc, #364]	; (8002b3c <StartTaskRTC+0x23c>)
 80029d0:	f008 fa42 	bl	800ae58 <osMessageQueueGet>
	  		_AlarmOFF.AlarmTime.Minutes = _PumpDispensing;
 80029d4:	4b59      	ldr	r3, [pc, #356]	; (8002b3c <StartTaskRTC+0x23c>)
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	737b      	strb	r3, [r7, #13]
 80029da:	e010      	b.n	80029fe <StartTaskRTC+0xfe>

	  	}
	  	else if (osOK == osSemaphoreAcquire(BinarySemSetAlarmHandle, 0))
 80029dc:	4b5a      	ldr	r3, [pc, #360]	; (8002b48 <StartTaskRTC+0x248>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	2100      	movs	r1, #0
 80029e2:	4618      	mov	r0, r3
 80029e4:	f008 f8ce 	bl	800ab84 <osSemaphoreAcquire>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d107      	bne.n	80029fe <StartTaskRTC+0xfe>
	  	{
	  		osMessageQueueGet(QueueCounterAlarmHandle, &_AlarmPeriod, 0, osWaitForever);
 80029ee:	4b50      	ldr	r3, [pc, #320]	; (8002b30 <StartTaskRTC+0x230>)
 80029f0:	6818      	ldr	r0, [r3, #0]
 80029f2:	f04f 33ff 	mov.w	r3, #4294967295
 80029f6:	2200      	movs	r2, #0
 80029f8:	494e      	ldr	r1, [pc, #312]	; (8002b34 <StartTaskRTC+0x234>)
 80029fa:	f008 fa2d 	bl	800ae58 <osMessageQueueGet>
	  //			  HAL_RTC_SetAlarm(&hrtc, &_AlarmOFF, RTC_FORMAT_BIN);
	  //		}



	  	   if (_AlarmON.AlarmTime.Hours ==  _RTCTime.Hours && _AlarmON.AlarmTime.Minutes ==  _RTCTime.Minutes )
 80029fe:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8002a02:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d137      	bne.n	8002a7a <StartTaskRTC+0x17a>
 8002a0a:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8002a0e:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 8002a12:	429a      	cmp	r2, r3
 8002a14:	d131      	bne.n	8002a7a <StartTaskRTC+0x17a>
	  	  	  {
	  		  osMutexAcquire(MutexAlarmHandle, osWaitForever);
 8002a16:	4b4d      	ldr	r3, [pc, #308]	; (8002b4c <StartTaskRTC+0x24c>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f04f 31ff 	mov.w	r1, #4294967295
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f007 ff9e 	bl	800a960 <osMutexAcquire>
	  			  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,GPIO_PIN_SET);
 8002a24:	2201      	movs	r2, #1
 8002a26:	2120      	movs	r1, #32
 8002a28:	4849      	ldr	r0, [pc, #292]	; (8002b50 <StartTaskRTC+0x250>)
 8002a2a:	f003 fa05 	bl	8005e38 <HAL_GPIO_WritePin>
	  			  osThreadFlagsSet(TaskPumpONHandle, 0x00000001U);
 8002a2e:	4b49      	ldr	r3, [pc, #292]	; (8002b54 <StartTaskRTC+0x254>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	2101      	movs	r1, #1
 8002a34:	4618      	mov	r0, r3
 8002a36:	f007 fd13 	bl	800a460 <osThreadFlagsSet>
	  			  _AlarmON.AlarmTime.Hours = _AlarmON.AlarmTime.Hours + _AlarmPeriod;
 8002a3a:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8002a3e:	4b3d      	ldr	r3, [pc, #244]	; (8002b34 <StartTaskRTC+0x234>)
 8002a40:	781b      	ldrb	r3, [r3, #0]
 8002a42:	4413      	add	r3, r2
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34

	  			  if(_AlarmON.AlarmTime.Hours >= 22 || _AlarmON.AlarmTime.Hours <= 8)
 8002a4a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002a4e:	2b15      	cmp	r3, #21
 8002a50:	d803      	bhi.n	8002a5a <StartTaskRTC+0x15a>
 8002a52:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002a56:	2b08      	cmp	r3, #8
 8002a58:	d802      	bhi.n	8002a60 <StartTaskRTC+0x160>
	  				  {
	  					  _AlarmON.AlarmTime.Hours = 8;
 8002a5a:	2308      	movs	r3, #8
 8002a5c:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	  				  }
	  			  HAL_RTC_SetAlarm(&hrtc, &_AlarmON, RTC_FORMAT_BIN);
 8002a60:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002a64:	2200      	movs	r2, #0
 8002a66:	4619      	mov	r1, r3
 8002a68:	4830      	ldr	r0, [pc, #192]	; (8002b2c <StartTaskRTC+0x22c>)
 8002a6a:	f005 fe2e 	bl	80086ca <HAL_RTC_SetAlarm>
	  			  osMutexRelease(MutexAlarmHandle);
 8002a6e:	4b37      	ldr	r3, [pc, #220]	; (8002b4c <StartTaskRTC+0x24c>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4618      	mov	r0, r3
 8002a74:	f007 ffbf 	bl	800a9f6 <osMutexRelease>
 8002a78:	e035      	b.n	8002ae6 <StartTaskRTC+0x1e6>
	  	  	  }
	  	  else if(_AlarmOFF.AlarmTime.Hours ==  _RTCTime.Hours && _AlarmOFF.AlarmTime.Minutes ==  _RTCTime.Minutes )
 8002a7a:	7b3a      	ldrb	r2, [r7, #12]
 8002a7c:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d130      	bne.n	8002ae6 <StartTaskRTC+0x1e6>
 8002a84:	7b7a      	ldrb	r2, [r7, #13]
 8002a86:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d12b      	bne.n	8002ae6 <StartTaskRTC+0x1e6>
	  	  	  {
	  		  	  osMutexAcquire(MutexAlarmHandle, osWaitForever);
 8002a8e:	4b2f      	ldr	r3, [pc, #188]	; (8002b4c <StartTaskRTC+0x24c>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f04f 31ff 	mov.w	r1, #4294967295
 8002a96:	4618      	mov	r0, r3
 8002a98:	f007 ff62 	bl	800a960 <osMutexAcquire>
	  			  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,GPIO_PIN_RESET);
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	2120      	movs	r1, #32
 8002aa0:	482b      	ldr	r0, [pc, #172]	; (8002b50 <StartTaskRTC+0x250>)
 8002aa2:	f003 f9c9 	bl	8005e38 <HAL_GPIO_WritePin>
	  			  osThreadFlagsSet(TaskPumpOFFHandle, 0x00000010U);
 8002aa6:	4b2c      	ldr	r3, [pc, #176]	; (8002b58 <StartTaskRTC+0x258>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	2110      	movs	r1, #16
 8002aac:	4618      	mov	r0, r3
 8002aae:	f007 fcd7 	bl	800a460 <osThreadFlagsSet>

	  			  _AlarmOFF.AlarmTime.Hours = _AlarmOFF.AlarmTime.Hours + _AlarmPeriod;
 8002ab2:	7b3a      	ldrb	r2, [r7, #12]
 8002ab4:	4b1f      	ldr	r3, [pc, #124]	; (8002b34 <StartTaskRTC+0x234>)
 8002ab6:	781b      	ldrb	r3, [r3, #0]
 8002ab8:	4413      	add	r3, r2
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	733b      	strb	r3, [r7, #12]

	  			if(_AlarmOFF.AlarmTime.Hours >= 22 || _AlarmOFF.AlarmTime.Hours <= 8)
 8002abe:	7b3b      	ldrb	r3, [r7, #12]
 8002ac0:	2b15      	cmp	r3, #21
 8002ac2:	d802      	bhi.n	8002aca <StartTaskRTC+0x1ca>
 8002ac4:	7b3b      	ldrb	r3, [r7, #12]
 8002ac6:	2b08      	cmp	r3, #8
 8002ac8:	d801      	bhi.n	8002ace <StartTaskRTC+0x1ce>
	  			  	 {
	  			  		  _AlarmOFF.AlarmTime.Hours = 8;
 8002aca:	2308      	movs	r3, #8
 8002acc:	733b      	strb	r3, [r7, #12]
	  			  	 }

	  			  HAL_RTC_SetAlarm(&hrtc, &_AlarmOFF, RTC_FORMAT_BIN);
 8002ace:	f107 030c 	add.w	r3, r7, #12
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	4815      	ldr	r0, [pc, #84]	; (8002b2c <StartTaskRTC+0x22c>)
 8002ad8:	f005 fdf7 	bl	80086ca <HAL_RTC_SetAlarm>
	  			  osMutexRelease(MutexAlarmHandle);
 8002adc:	4b1b      	ldr	r3, [pc, #108]	; (8002b4c <StartTaskRTC+0x24c>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f007 ff88 	bl	800a9f6 <osMutexRelease>
	  //	  {
	  //
	  //
	  //		  CompareSeconds = RTCTime.Seconds;
	  //	  }
	  	  if (osOK == osSemaphoreAcquire(BinarySemRTCHandle, 0)) {
 8002ae6:	4b1d      	ldr	r3, [pc, #116]	; (8002b5c <StartTaskRTC+0x25c>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	2100      	movs	r1, #0
 8002aec:	4618      	mov	r0, r3
 8002aee:	f008 f849 	bl	800ab84 <osSemaphoreAcquire>
 8002af2:	4603      	mov	r3, r0
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d108      	bne.n	8002b0a <StartTaskRTC+0x20a>
	  //	  	  			osMessageQueuePut(QueueRTCDataHandle, &_RTCDate, 0, osWaitForever);
	  	  	  			osMessageQueuePut(QueueRTCTimeHandle, &_RTCTime, 0, osWaitForever);
 8002af8:	4b19      	ldr	r3, [pc, #100]	; (8002b60 <StartTaskRTC+0x260>)
 8002afa:	6818      	ldr	r0, [r3, #0]
 8002afc:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8002b00:	f04f 33ff 	mov.w	r3, #4294967295
 8002b04:	2200      	movs	r2, #0
 8002b06:	f008 f947 	bl	800ad98 <osMessageQueuePut>
	  	  	  		}

	  	  tick4 += ((70 * osKernelGetTickFreq()) / 1000);
 8002b0a:	f007 fbee 	bl	800a2ea <osKernelGetTickFreq>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	2246      	movs	r2, #70	; 0x46
 8002b12:	fb02 f303 	mul.w	r3, r2, r3
 8002b16:	4a13      	ldr	r2, [pc, #76]	; (8002b64 <StartTaskRTC+0x264>)
 8002b18:	fba2 2303 	umull	r2, r3, r2, r3
 8002b1c:	099b      	lsrs	r3, r3, #6
 8002b1e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002b20:	4413      	add	r3, r2
 8002b22:	677b      	str	r3, [r7, #116]	; 0x74
	  	  osDelayUntil(tick4);
 8002b24:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8002b26:	f007 fda8 	bl	800a67a <osDelayUntil>
	  	  HAL_RTC_GetDate(&hrtc, &_RTCDate, RTC_FORMAT_BIN);
 8002b2a:	e734      	b.n	8002996 <StartTaskRTC+0x96>
 8002b2c:	2000075c 	.word	0x2000075c
 8002b30:	200006d0 	.word	0x200006d0
 8002b34:	20000001 	.word	0x20000001
 8002b38:	200006cc 	.word	0x200006cc
 8002b3c:	20000002 	.word	0x20000002
 8002b40:	200006dc 	.word	0x200006dc
 8002b44:	20000700 	.word	0x20000700
 8002b48:	20000704 	.word	0x20000704
 8002b4c:	200006ec 	.word	0x200006ec
 8002b50:	40020000 	.word	0x40020000
 8002b54:	200006ac 	.word	0x200006ac
 8002b58:	200006b0 	.word	0x200006b0
 8002b5c:	200006fc 	.word	0x200006fc
 8002b60:	200006c8 	.word	0x200006c8
 8002b64:	10624dd3 	.word	0x10624dd3

08002b68 <StartTaskBme280>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskBme280 */
void StartTaskBme280(void *argument)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b088      	sub	sp, #32
 8002b6c:	af02      	add	r7, sp, #8
 8002b6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskBme280 */
	BmeData_t _BmeData;
		uint32_t tick3;
		osMutexAcquire(MutexI2CHandle, osWaitForever);
 8002b70:	4b30      	ldr	r3, [pc, #192]	; (8002c34 <StartTaskBme280+0xcc>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f04f 31ff 	mov.w	r1, #4294967295
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f007 fef1 	bl	800a960 <osMutexAcquire>
		BME280_Init(&hi2c1, BME280_TEMPERATURE_16BIT, BME280_PRESSURE_ULTRALOWPOWER,
 8002b7e:	2303      	movs	r3, #3
 8002b80:	9300      	str	r3, [sp, #0]
 8002b82:	2303      	movs	r3, #3
 8002b84:	2201      	movs	r2, #1
 8002b86:	2101      	movs	r1, #1
 8002b88:	482b      	ldr	r0, [pc, #172]	; (8002c38 <StartTaskBme280+0xd0>)
 8002b8a:	f7fe ff47 	bl	8001a1c <BME280_Init>
		BME280_HUMINIDITY_STANDARD, BME280_NORMALMODE);
		BME280_SetConfig(BME280_STANDBY_MS_10, BME280_FILTER_OFF);
 8002b8e:	2100      	movs	r1, #0
 8002b90:	2006      	movs	r0, #6
 8002b92:	f7fe ff23 	bl	80019dc <BME280_SetConfig>
		osMutexRelease(MutexI2CHandle);
 8002b96:	4b27      	ldr	r3, [pc, #156]	; (8002c34 <StartTaskBme280+0xcc>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f007 ff2b 	bl	800a9f6 <osMutexRelease>
		osTimerStart(TimerBmeDataHandle, 100);
 8002ba0:	4b26      	ldr	r3, [pc, #152]	; (8002c3c <StartTaskBme280+0xd4>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	2164      	movs	r1, #100	; 0x64
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f007 fe26 	bl	800a7f8 <osTimerStart>

		tick3 = osKernelGetTickCount();
 8002bac:	f007 fb88 	bl	800a2c0 <osKernelGetTickCount>
 8002bb0:	6178      	str	r0, [r7, #20]
  /* Infinite loop */
  for(;;)
  {
	  osMutexAcquire(MutexI2CHandle, osWaitForever);
 8002bb2:	4b20      	ldr	r3, [pc, #128]	; (8002c34 <StartTaskBme280+0xcc>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f04f 31ff 	mov.w	r1, #4294967295
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f007 fed0 	bl	800a960 <osMutexAcquire>
	  	  BME280_ReadTemperatureAndPressureAndHuminidity(&_BmeData.Temperature,
 8002bc0:	f107 0208 	add.w	r2, r7, #8
 8002bc4:	f107 0308 	add.w	r3, r7, #8
 8002bc8:	f103 0108 	add.w	r1, r3, #8
 8002bcc:	f107 0308 	add.w	r3, r7, #8
 8002bd0:	3304      	adds	r3, #4
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f7ff f90c 	bl	8001df0 <BME280_ReadTemperatureAndPressureAndHuminidity>
	  	  				&_BmeData.Pressure, &_BmeData.Humidity);
	  	  osMutexRelease(MutexI2CHandle);
 8002bd8:	4b16      	ldr	r3, [pc, #88]	; (8002c34 <StartTaskBme280+0xcc>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f007 ff0a 	bl	800a9f6 <osMutexRelease>

	  	  if (osOK == osSemaphoreAcquire(BinarySemBme280Handle, 0)) {
 8002be2:	4b17      	ldr	r3, [pc, #92]	; (8002c40 <StartTaskBme280+0xd8>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	2100      	movs	r1, #0
 8002be8:	4618      	mov	r0, r3
 8002bea:	f007 ffcb 	bl	800ab84 <osSemaphoreAcquire>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d108      	bne.n	8002c06 <StartTaskBme280+0x9e>
	  	  			osMessageQueuePut(QueueBmeHandle, &_BmeData, 0, osWaitForever);
 8002bf4:	4b13      	ldr	r3, [pc, #76]	; (8002c44 <StartTaskBme280+0xdc>)
 8002bf6:	6818      	ldr	r0, [r3, #0]
 8002bf8:	f107 0108 	add.w	r1, r7, #8
 8002bfc:	f04f 33ff 	mov.w	r3, #4294967295
 8002c00:	2200      	movs	r2, #0
 8002c02:	f008 f8c9 	bl	800ad98 <osMessageQueuePut>
	  	  		}
	  		printf("TASK BME280 \n\r ");
 8002c06:	4810      	ldr	r0, [pc, #64]	; (8002c48 <StartTaskBme280+0xe0>)
 8002c08:	f002 f910 	bl	8004e2c <printf_>
	  //	  printf("Temperature: %.2f, Humidity: %.2f z \n\r", _BmeData.Temperature, _BmeData.Humidity);
	  //////    osDelay(100);
	  		tick3 += (75 * osKernelGetTickFreq()) / 1000;
 8002c0c:	f007 fb6d 	bl	800a2ea <osKernelGetTickFreq>
 8002c10:	4602      	mov	r2, r0
 8002c12:	4613      	mov	r3, r2
 8002c14:	009b      	lsls	r3, r3, #2
 8002c16:	4413      	add	r3, r2
 8002c18:	011a      	lsls	r2, r3, #4
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	4a0b      	ldr	r2, [pc, #44]	; (8002c4c <StartTaskBme280+0xe4>)
 8002c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c22:	099b      	lsrs	r3, r3, #6
 8002c24:	697a      	ldr	r2, [r7, #20]
 8002c26:	4413      	add	r3, r2
 8002c28:	617b      	str	r3, [r7, #20]
	  		osDelayUntil(tick3);
 8002c2a:	6978      	ldr	r0, [r7, #20]
 8002c2c:	f007 fd25 	bl	800a67a <osDelayUntil>
	  osMutexAcquire(MutexI2CHandle, osWaitForever);
 8002c30:	e7bf      	b.n	8002bb2 <StartTaskBme280+0x4a>
 8002c32:	bf00      	nop
 8002c34:	200006e4 	.word	0x200006e4
 8002c38:	20000708 	.word	0x20000708
 8002c3c:	200006d4 	.word	0x200006d4
 8002c40:	200006f4 	.word	0x200006f4
 8002c44:	200006bc 	.word	0x200006bc
 8002c48:	080113bc 	.word	0x080113bc
 8002c4c:	10624dd3 	.word	0x10624dd3

08002c50 <StartTaskBH1750>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskBH1750 */
void StartTaskBH1750(void *argument)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b084      	sub	sp, #16
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
	uint32_t tick4;
		BHData_t _BHData;

		//	float BH1750_lux;

		osMutexAcquire(MutexI2CHandle, osWaitForever);
 8002c58:	4b28      	ldr	r3, [pc, #160]	; (8002cfc <StartTaskBH1750+0xac>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f04f 31ff 	mov.w	r1, #4294967295
 8002c60:	4618      	mov	r0, r3
 8002c62:	f007 fe7d 	bl	800a960 <osMutexAcquire>
		BH1750_Init(&hi2c1);
 8002c66:	4826      	ldr	r0, [pc, #152]	; (8002d00 <StartTaskBH1750+0xb0>)
 8002c68:	f7fe fcfc 	bl	8001664 <BH1750_Init>
		BH1750_SetMode(CONTINUOUS_HIGH_RES_MODE_2);
 8002c6c:	2011      	movs	r0, #17
 8002c6e:	f7fe fd2f 	bl	80016d0 <BH1750_SetMode>
		osMutexRelease(MutexI2CHandle);
 8002c72:	4b22      	ldr	r3, [pc, #136]	; (8002cfc <StartTaskBH1750+0xac>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4618      	mov	r0, r3
 8002c78:	f007 febd 	bl	800a9f6 <osMutexRelease>

		osTimerStart(TimerBh1750DataHandle, 100);
 8002c7c:	4b21      	ldr	r3, [pc, #132]	; (8002d04 <StartTaskBH1750+0xb4>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	2164      	movs	r1, #100	; 0x64
 8002c82:	4618      	mov	r0, r3
 8002c84:	f007 fdb8 	bl	800a7f8 <osTimerStart>
		tick4 = osKernelGetTickCount();
 8002c88:	f007 fb1a 	bl	800a2c0 <osKernelGetTickCount>
 8002c8c:	60f8      	str	r0, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  osMutexAcquire(MutexI2CHandle, osWaitForever);
 8002c8e:	4b1b      	ldr	r3, [pc, #108]	; (8002cfc <StartTaskBH1750+0xac>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f04f 31ff 	mov.w	r1, #4294967295
 8002c96:	4618      	mov	r0, r3
 8002c98:	f007 fe62 	bl	800a960 <osMutexAcquire>

	 	  		BH1750_ReadLight(&_BHData.LightIntensity);
 8002c9c:	f107 0308 	add.w	r3, r7, #8
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f7fe fd95 	bl	80017d0 <BH1750_ReadLight>
	 	  //	  	  printf("Light: %.2f \n\r", _BhData.LightIntensity);
	 	  		osMutexRelease(MutexI2CHandle);
 8002ca6:	4b15      	ldr	r3, [pc, #84]	; (8002cfc <StartTaskBH1750+0xac>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4618      	mov	r0, r3
 8002cac:	f007 fea3 	bl	800a9f6 <osMutexRelease>

	 	  		if (osOK == osSemaphoreAcquire(BinarySemBH1750Handle, 0)) {
 8002cb0:	4b15      	ldr	r3, [pc, #84]	; (8002d08 <StartTaskBH1750+0xb8>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	2100      	movs	r1, #0
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f007 ff64 	bl	800ab84 <osSemaphoreAcquire>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d108      	bne.n	8002cd4 <StartTaskBH1750+0x84>
	 	  			osMessageQueuePut(QueueBh1750Handle, &_BHData, 0, osWaitForever);
 8002cc2:	4b12      	ldr	r3, [pc, #72]	; (8002d0c <StartTaskBH1750+0xbc>)
 8002cc4:	6818      	ldr	r0, [r3, #0]
 8002cc6:	f107 0108 	add.w	r1, r7, #8
 8002cca:	f04f 33ff 	mov.w	r3, #4294967295
 8002cce:	2200      	movs	r2, #0
 8002cd0:	f008 f862 	bl	800ad98 <osMessageQueuePut>
	 	  //	  	 	  if(BH1750_OK == BH1750_ReadLight(&BH1750_lux))
	 	  //	  	 	  	  {
	 	  //	  	 	  		  size = sprintf(buffer, "BH1750 Lux: %.2f\n\r", BH1750_lux);
	 	  //	  	 	  	  	  HAL_UART_Transmit(&huart2, (uint8_t*)buffer, size, 100);
	 	  //	  	 	  	  }
	 	  		printf("TASK BH1750 \n\r ");
 8002cd4:	480e      	ldr	r0, [pc, #56]	; (8002d10 <StartTaskBH1750+0xc0>)
 8002cd6:	f002 f8a9 	bl	8004e2c <printf_>
	 	  		tick4 += ((65 * osKernelGetTickFreq()) / 1000);
 8002cda:	f007 fb06 	bl	800a2ea <osKernelGetTickFreq>
 8002cde:	4602      	mov	r2, r0
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	019b      	lsls	r3, r3, #6
 8002ce4:	4413      	add	r3, r2
 8002ce6:	4a0b      	ldr	r2, [pc, #44]	; (8002d14 <StartTaskBH1750+0xc4>)
 8002ce8:	fba2 2303 	umull	r2, r3, r2, r3
 8002cec:	099b      	lsrs	r3, r3, #6
 8002cee:	68fa      	ldr	r2, [r7, #12]
 8002cf0:	4413      	add	r3, r2
 8002cf2:	60fb      	str	r3, [r7, #12]
	 	  		osDelayUntil(tick4);
 8002cf4:	68f8      	ldr	r0, [r7, #12]
 8002cf6:	f007 fcc0 	bl	800a67a <osDelayUntil>
	  osMutexAcquire(MutexI2CHandle, osWaitForever);
 8002cfa:	e7c8      	b.n	8002c8e <StartTaskBH1750+0x3e>
 8002cfc:	200006e4 	.word	0x200006e4
 8002d00:	20000708 	.word	0x20000708
 8002d04:	200006d8 	.word	0x200006d8
 8002d08:	200006f8 	.word	0x200006f8
 8002d0c:	200006c0 	.word	0x200006c0
 8002d10:	080113cc 	.word	0x080113cc
 8002d14:	10624dd3 	.word	0x10624dd3

08002d18 <StartTaskSSD1306>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskSSD1306 */
void StartTaskSSD1306(void *argument)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b0c8      	sub	sp, #288	; 0x120
 8002d1c:	af02      	add	r7, sp, #8
 8002d1e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002d22:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002d26:	6018      	str	r0, [r3, #0]


	BmeData_t _BmeData;
	BHData_t _BHData;
	RTC_TimeTypeDef _RTCTime;
	uint8_t _AlarmPeriod = 1;
 8002d28:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002d2c:	f2a3 130d 	subw	r3, r3, #269	; 0x10d
 8002d30:	2201      	movs	r2, #1
 8002d32:	701a      	strb	r2, [r3, #0]

	uint8_t _PumpDispensing = 1;
 8002d34:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002d38:	f5a3 7387 	sub.w	r3, r3, #270	; 0x10e
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	701a      	strb	r2, [r3, #0]


	uint32_t tick2;
	uint8_t i =1;
 8002d40:	2301      	movs	r3, #1
 8002d42:	f887 3113 	strb.w	r3, [r7, #275]	; 0x113


	osMutexAcquire(MutexI2C2Handle, osWaitForever);
 8002d46:	4b90      	ldr	r3, [pc, #576]	; (8002f88 <StartTaskSSD1306+0x270>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f04f 31ff 	mov.w	r1, #4294967295
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f007 fe06 	bl	800a960 <osMutexAcquire>
	SSD1306_Init(&hi2c1);
 8002d54:	488d      	ldr	r0, [pc, #564]	; (8002f8c <StartTaskSSD1306+0x274>)
 8002d56:	f7fe fc2d 	bl	80015b4 <SSD1306_Init>
	osMutexRelease(MutexI2C2Handle);
 8002d5a:	4b8b      	ldr	r3, [pc, #556]	; (8002f88 <StartTaskSSD1306+0x270>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f007 fe49 	bl	800a9f6 <osMutexRelease>

	GFX_SetFont(font_8x5);
 8002d64:	488a      	ldr	r0, [pc, #552]	; (8002f90 <StartTaskSSD1306+0x278>)
 8002d66:	f7fe f915 	bl	8000f94 <GFX_SetFont>
	SSD1306_Clear(BLACK);
 8002d6a:	2000      	movs	r0, #0
 8002d6c:	f7fe fbc4 	bl	80014f8 <SSD1306_Clear>
	SSD1306_Display();
 8002d70:	f7fe fbe0 	bl	8001534 <SSD1306_Display>

	tick2 = osKernelGetTickCount();
 8002d74:	f007 faa4 	bl	800a2c0 <osKernelGetTickCount>
 8002d78:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  /* Infinite loop */
  for(;;)
  {
	  	  SSD1306_Clear(BLACK);
 8002d7c:	2000      	movs	r0, #0
 8002d7e:	f7fe fbbb 	bl	80014f8 <SSD1306_Clear>
	  	  osMessageQueueGet(QueueBmeHandle, &_BmeData, 0, osWaitForever);
 8002d82:	4b84      	ldr	r3, [pc, #528]	; (8002f94 <StartTaskSSD1306+0x27c>)
 8002d84:	6818      	ldr	r0, [r3, #0]
 8002d86:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8002d8a:	f04f 33ff 	mov.w	r3, #4294967295
 8002d8e:	2200      	movs	r2, #0
 8002d90:	f008 f862 	bl	800ae58 <osMessageQueueGet>
	  	  osMessageQueueGet(QueueBh1750Handle, &_BHData, 0, osWaitForever);
 8002d94:	4b80      	ldr	r3, [pc, #512]	; (8002f98 <StartTaskSSD1306+0x280>)
 8002d96:	6818      	ldr	r0, [r3, #0]
 8002d98:	f107 0120 	add.w	r1, r7, #32
 8002d9c:	f04f 33ff 	mov.w	r3, #4294967295
 8002da0:	2200      	movs	r2, #0
 8002da2:	f008 f859 	bl	800ae58 <osMessageQueueGet>
	  //	  osMessageQueueGet(QueueRTCDataHandle, &_RTCDate, 0,osWaitForever);
	  	  osMessageQueueGet(QueueRTCTimeHandle, &_RTCTime, 0, osWaitForever);
 8002da6:	4b7d      	ldr	r3, [pc, #500]	; (8002f9c <StartTaskSSD1306+0x284>)
 8002da8:	6818      	ldr	r0, [r3, #0]
 8002daa:	f107 010c 	add.w	r1, r7, #12
 8002dae:	f04f 33ff 	mov.w	r3, #4294967295
 8002db2:	2200      	movs	r2, #0
 8002db4:	f008 f850 	bl	800ae58 <osMessageQueueGet>



	  	  if(osOK== osMessageQueueGet(QueueCounterPumpHandle, &_PumpDispensing, 0, 50))
 8002db8:	4b79      	ldr	r3, [pc, #484]	; (8002fa0 <StartTaskSSD1306+0x288>)
 8002dba:	6818      	ldr	r0, [r3, #0]
 8002dbc:	f107 010a 	add.w	r1, r7, #10
 8002dc0:	2332      	movs	r3, #50	; 0x32
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	f008 f848 	bl	800ae58 <osMessageQueueGet>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d10e      	bne.n	8002dec <StartTaskSSD1306+0xd4>
	  	  {

	  		  osMessageQueuePut(QueueCounterPumpHandle, &_PumpDispensing, 0, osWaitForever);
 8002dce:	4b74      	ldr	r3, [pc, #464]	; (8002fa0 <StartTaskSSD1306+0x288>)
 8002dd0:	6818      	ldr	r0, [r3, #0]
 8002dd2:	f107 010a 	add.w	r1, r7, #10
 8002dd6:	f04f 33ff 	mov.w	r3, #4294967295
 8002dda:	2200      	movs	r2, #0
 8002ddc:	f007 ffdc 	bl	800ad98 <osMessageQueuePut>
	  		  osSemaphoreRelease(BinarySemCounterHandle);
 8002de0:	4b70      	ldr	r3, [pc, #448]	; (8002fa4 <StartTaskSSD1306+0x28c>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4618      	mov	r0, r3
 8002de6:	f007 ff1f 	bl	800ac28 <osSemaphoreRelease>
 8002dea:	e018      	b.n	8002e1e <StartTaskSSD1306+0x106>
	  	  }

	  	  else 	if(osOK== osMessageQueueGet(QueueCounterAlarmHandle, &_AlarmPeriod, 0, 50))
 8002dec:	4b6e      	ldr	r3, [pc, #440]	; (8002fa8 <StartTaskSSD1306+0x290>)
 8002dee:	6818      	ldr	r0, [r3, #0]
 8002df0:	f107 010b 	add.w	r1, r7, #11
 8002df4:	2332      	movs	r3, #50	; 0x32
 8002df6:	2200      	movs	r2, #0
 8002df8:	f008 f82e 	bl	800ae58 <osMessageQueueGet>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d10d      	bne.n	8002e1e <StartTaskSSD1306+0x106>
	  		  	  {

	  		  		 osMessageQueuePut(QueueCounterAlarmHandle, &_AlarmPeriod, 0, osWaitForever);
 8002e02:	4b69      	ldr	r3, [pc, #420]	; (8002fa8 <StartTaskSSD1306+0x290>)
 8002e04:	6818      	ldr	r0, [r3, #0]
 8002e06:	f107 010b 	add.w	r1, r7, #11
 8002e0a:	f04f 33ff 	mov.w	r3, #4294967295
 8002e0e:	2200      	movs	r2, #0
 8002e10:	f007 ffc2 	bl	800ad98 <osMessageQueuePut>
	  		  		osSemaphoreRelease(BinarySemSetAlarmHandle);
 8002e14:	4b65      	ldr	r3, [pc, #404]	; (8002fac <StartTaskSSD1306+0x294>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f007 ff05 	bl	800ac28 <osSemaphoreRelease>


//	  	   osMessageQueuePut(QueueCounterPumpHandle, &_PumpOperatingTime, 0, osWaitForever);


	  	  sprintf(MessageTemp, "Temperature: %.2f ", _BmeData.Temperature);
 8002e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e20:	4618      	mov	r0, r3
 8002e22:	f7fd fb99 	bl	8000558 <__aeabi_f2d>
 8002e26:	4602      	mov	r2, r0
 8002e28:	460b      	mov	r3, r1
 8002e2a:	f107 00d0 	add.w	r0, r7, #208	; 0xd0
 8002e2e:	4960      	ldr	r1, [pc, #384]	; (8002fb0 <StartTaskSSD1306+0x298>)
 8002e30:	f002 f818 	bl	8004e64 <sprintf_>
	  	  sprintf(MessageHum, "Humidity: %.2f", _BmeData.Humidity);
 8002e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e36:	4618      	mov	r0, r3
 8002e38:	f7fd fb8e 	bl	8000558 <__aeabi_f2d>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	460b      	mov	r3, r1
 8002e40:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 8002e44:	495b      	ldr	r1, [pc, #364]	; (8002fb4 <StartTaskSSD1306+0x29c>)
 8002e46:	f002 f80d 	bl	8004e64 <sprintf_>
	  	  sprintf(MessageInten, "Lx: %.2f,", _BHData.LightIntensity);
 8002e4a:	6a3b      	ldr	r3, [r7, #32]
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f7fd fb83 	bl	8000558 <__aeabi_f2d>
 8002e52:	4602      	mov	r2, r0
 8002e54:	460b      	mov	r3, r1
 8002e56:	f107 0090 	add.w	r0, r7, #144	; 0x90
 8002e5a:	4957      	ldr	r1, [pc, #348]	; (8002fb8 <StartTaskSSD1306+0x2a0>)
 8002e5c:	f002 f802 	bl	8004e64 <sprintf_>
	  //	  sprintf(MessageData, "Data: %02d.%02d.20%02d  Time: %02d:%02d:%02d:%02d",_RTCDate.Date,_RTCDate.Month,_RTCDate.Year,_RTCTime.Hours,_RTCTime.Minutes,_RTCTime.Seconds);
	  	  sprintf(MessageTime, "Time: %02d:%02d:%02d",_RTCTime.Hours,_RTCTime.Minutes,_RTCTime.Seconds);
 8002e60:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002e64:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	461a      	mov	r2, r3
 8002e6c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002e70:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002e74:	785b      	ldrb	r3, [r3, #1]
 8002e76:	4619      	mov	r1, r3
 8002e78:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002e7c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002e80:	789b      	ldrb	r3, [r3, #2]
 8002e82:	f107 0070 	add.w	r0, r7, #112	; 0x70
 8002e86:	9300      	str	r3, [sp, #0]
 8002e88:	460b      	mov	r3, r1
 8002e8a:	494c      	ldr	r1, [pc, #304]	; (8002fbc <StartTaskSSD1306+0x2a4>)
 8002e8c:	f001 ffea 	bl	8004e64 <sprintf_>
	  	  sprintf(MessageTimePump, "Pump OP Time: %02d Min",_PumpDispensing);
 8002e90:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002e94:	f5a3 7387 	sub.w	r3, r3, #270	; 0x10e
 8002e98:	781b      	ldrb	r3, [r3, #0]
 8002e9a:	461a      	mov	r2, r3
 8002e9c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002ea0:	4947      	ldr	r1, [pc, #284]	; (8002fc0 <StartTaskSSD1306+0x2a8>)
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f001 ffde 	bl	8004e64 <sprintf_>
	  	  sprintf(MessageFreqAlarm, "Alarm Period: %02d H", _AlarmPeriod);
 8002ea8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002eac:	f2a3 130d 	subw	r3, r3, #269	; 0x10d
 8002eb0:	781b      	ldrb	r3, [r3, #0]
 8002eb2:	461a      	mov	r2, r3
 8002eb4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002eb8:	4942      	ldr	r1, [pc, #264]	; (8002fc4 <StartTaskSSD1306+0x2ac>)
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f001 ffd2 	bl	8004e64 <sprintf_>

	  	  GFX_DrawString(0, 0, MessageTime, WHITE, 0);
 8002ec0:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	9300      	str	r3, [sp, #0]
 8002ec8:	2301      	movs	r3, #1
 8002eca:	2100      	movs	r1, #0
 8002ecc:	2000      	movs	r0, #0
 8002ece:	f7fe f92b 	bl	8001128 <GFX_DrawString>
	  	  GFX_DrawString(0, 10, MessageTemp, WHITE, 0);
 8002ed2:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	9300      	str	r3, [sp, #0]
 8002eda:	2301      	movs	r3, #1
 8002edc:	210a      	movs	r1, #10
 8002ede:	2000      	movs	r0, #0
 8002ee0:	f7fe f922 	bl	8001128 <GFX_DrawString>
	  	  GFX_DrawString(0, 20, MessageHum, WHITE, 0);
 8002ee4:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8002ee8:	2300      	movs	r3, #0
 8002eea:	9300      	str	r3, [sp, #0]
 8002eec:	2301      	movs	r3, #1
 8002eee:	2114      	movs	r1, #20
 8002ef0:	2000      	movs	r0, #0
 8002ef2:	f7fe f919 	bl	8001128 <GFX_DrawString>
	  	  GFX_DrawString(0, 30, MessageInten, WHITE, 0);
 8002ef6:	f107 0290 	add.w	r2, r7, #144	; 0x90
 8002efa:	2300      	movs	r3, #0
 8002efc:	9300      	str	r3, [sp, #0]
 8002efe:	2301      	movs	r3, #1
 8002f00:	211e      	movs	r1, #30
 8002f02:	2000      	movs	r0, #0
 8002f04:	f7fe f910 	bl	8001128 <GFX_DrawString>
	  	  GFX_DrawString(0, 40, MessageTimePump, WHITE, 0);
 8002f08:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	9300      	str	r3, [sp, #0]
 8002f10:	2301      	movs	r3, #1
 8002f12:	2128      	movs	r1, #40	; 0x28
 8002f14:	2000      	movs	r0, #0
 8002f16:	f7fe f907 	bl	8001128 <GFX_DrawString>
	  	  if(i%3 ==0)
 8002f1a:	f897 2113 	ldrb.w	r2, [r7, #275]	; 0x113
 8002f1e:	4b2a      	ldr	r3, [pc, #168]	; (8002fc8 <StartTaskSSD1306+0x2b0>)
 8002f20:	fba3 1302 	umull	r1, r3, r3, r2
 8002f24:	0859      	lsrs	r1, r3, #1
 8002f26:	460b      	mov	r3, r1
 8002f28:	005b      	lsls	r3, r3, #1
 8002f2a:	440b      	add	r3, r1
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	b2db      	uxtb	r3, r3
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d10b      	bne.n	8002f4c <StartTaskSSD1306+0x234>
	  	  {
	  	  GFX_DrawString(0, 50, MessageFreqAlarm, WHITE, 0);
 8002f34:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002f38:	2300      	movs	r3, #0
 8002f3a:	9300      	str	r3, [sp, #0]
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	2132      	movs	r1, #50	; 0x32
 8002f40:	2000      	movs	r0, #0
 8002f42:	f7fe f8f1 	bl	8001128 <GFX_DrawString>
	  	  i=1;
 8002f46:	2301      	movs	r3, #1
 8002f48:	f887 3113 	strb.w	r3, [r7, #275]	; 0x113
	  	  }

	  	  SSD1306_Display();
 8002f4c:	f7fe faf2 	bl	8001534 <SSD1306_Display>
	  	  i=i+1;
 8002f50:	f897 3113 	ldrb.w	r3, [r7, #275]	; 0x113
 8002f54:	3301      	adds	r3, #1
 8002f56:	f887 3113 	strb.w	r3, [r7, #275]	; 0x113
	  	  printf("TASK OLED \n\r");
 8002f5a:	481c      	ldr	r0, [pc, #112]	; (8002fcc <StartTaskSSD1306+0x2b4>)
 8002f5c:	f001 ff66 	bl	8004e2c <printf_>

	  //		printf("TASK OLED I2C MUTEX is released \n\r");
	        tick2 += (200 * osKernelGetTickFreq()) / 1000;
 8002f60:	f007 f9c3 	bl	800a2ea <osKernelGetTickFreq>
 8002f64:	4603      	mov	r3, r0
 8002f66:	22c8      	movs	r2, #200	; 0xc8
 8002f68:	fb02 f303 	mul.w	r3, r2, r3
 8002f6c:	4a18      	ldr	r2, [pc, #96]	; (8002fd0 <StartTaskSSD1306+0x2b8>)
 8002f6e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f72:	099b      	lsrs	r3, r3, #6
 8002f74:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002f78:	4413      	add	r3, r2
 8002f7a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	  	  osDelayUntil(tick2);
 8002f7e:	f8d7 0114 	ldr.w	r0, [r7, #276]	; 0x114
 8002f82:	f007 fb7a 	bl	800a67a <osDelayUntil>
	  	  SSD1306_Clear(BLACK);
 8002f86:	e6f9      	b.n	8002d7c <StartTaskSSD1306+0x64>
 8002f88:	200006f0 	.word	0x200006f0
 8002f8c:	20000708 	.word	0x20000708
 8002f90:	08011494 	.word	0x08011494
 8002f94:	200006bc 	.word	0x200006bc
 8002f98:	200006c0 	.word	0x200006c0
 8002f9c:	200006c8 	.word	0x200006c8
 8002fa0:	200006cc 	.word	0x200006cc
 8002fa4:	20000700 	.word	0x20000700
 8002fa8:	200006d0 	.word	0x200006d0
 8002fac:	20000704 	.word	0x20000704
 8002fb0:	080113dc 	.word	0x080113dc
 8002fb4:	080113f0 	.word	0x080113f0
 8002fb8:	08011400 	.word	0x08011400
 8002fbc:	0801140c 	.word	0x0801140c
 8002fc0:	08011424 	.word	0x08011424
 8002fc4:	0801143c 	.word	0x0801143c
 8002fc8:	aaaaaaab 	.word	0xaaaaaaab
 8002fcc:	08011454 	.word	0x08011454
 8002fd0:	10624dd3 	.word	0x10624dd3

08002fd4 <StartTaskPumpON>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskPumpON */
void StartTaskPumpON(void *argument)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b082      	sub	sp, #8
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskPumpON */
	drv8835_init();
 8002fdc:	f7ff fb24 	bl	8002628 <drv8835_init>
  /* Infinite loop */
  for(;;)
  {

	  osThreadFlagsWait(0x00000001U, osFlagsWaitAny, osWaitForever);
 8002fe0:	f04f 32ff 	mov.w	r2, #4294967295
 8002fe4:	2100      	movs	r1, #0
 8002fe6:	2001      	movs	r0, #1
 8002fe8:	f007 fac6 	bl	800a578 <osThreadFlagsWait>

	  drv8835_set_motorA_speed(99);
 8002fec:	2063      	movs	r0, #99	; 0x63
 8002fee:	f7ff faff 	bl	80025f0 <drv8835_set_motorA_speed>
	  osThreadFlagsClear(0x00000001U);
 8002ff2:	2001      	movs	r0, #1
 8002ff4:	f007 fa82 	bl	800a4fc <osThreadFlagsClear>
	  osThreadFlagsWait(0x00000001U, osFlagsWaitAny, osWaitForever);
 8002ff8:	e7f2      	b.n	8002fe0 <StartTaskPumpON+0xc>

08002ffa <StartTaskPumpOFF>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskPumpOFF */
void StartTaskPumpOFF(void *argument)
{
 8002ffa:	b580      	push	{r7, lr}
 8002ffc:	b082      	sub	sp, #8
 8002ffe:	af00      	add	r7, sp, #0
 8003000:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskPumpOFF */
  /* Infinite loop */
  for(;;)
  {
	  osThreadFlagsWait(0x00000010U, osFlagsWaitAll, osWaitForever);
 8003002:	f04f 32ff 	mov.w	r2, #4294967295
 8003006:	2101      	movs	r1, #1
 8003008:	2010      	movs	r0, #16
 800300a:	f007 fab5 	bl	800a578 <osThreadFlagsWait>


	  	  drv8835_set_motorA_speed(0);
 800300e:	2000      	movs	r0, #0
 8003010:	f7ff faee 	bl	80025f0 <drv8835_set_motorA_speed>
	  osThreadFlagsWait(0x00000010U, osFlagsWaitAll, osWaitForever);
 8003014:	e7f5      	b.n	8003002 <StartTaskPumpOFF+0x8>
	...

08003018 <StartTaskCounterPump>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskCounterPump */
void StartTaskCounterPump(void *argument)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b084      	sub	sp, #16
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskCounterPump */
	static uint8_t _PumpDipensing = 1;
	uint32_t tick = osKernelGetTickCount();
 8003020:	f007 f94e 	bl	800a2c0 <osKernelGetTickCount>
 8003024:	60f8      	str	r0, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)== GPIO_PIN_RESET)
 8003026:	2101      	movs	r1, #1
 8003028:	4823      	ldr	r0, [pc, #140]	; (80030b8 <StartTaskCounterPump+0xa0>)
 800302a:	f002 feed 	bl	8005e08 <HAL_GPIO_ReadPin>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d114      	bne.n	800305e <StartTaskCounterPump+0x46>
	 	  {
	 	  	  _PumpDipensing= _PumpDipensing + 1;
 8003034:	4b21      	ldr	r3, [pc, #132]	; (80030bc <StartTaskCounterPump+0xa4>)
 8003036:	781b      	ldrb	r3, [r3, #0]
 8003038:	3301      	adds	r3, #1
 800303a:	b2da      	uxtb	r2, r3
 800303c:	4b1f      	ldr	r3, [pc, #124]	; (80030bc <StartTaskCounterPump+0xa4>)
 800303e:	701a      	strb	r2, [r3, #0]
	 	  		if(_PumpDipensing >=60)
 8003040:	4b1e      	ldr	r3, [pc, #120]	; (80030bc <StartTaskCounterPump+0xa4>)
 8003042:	781b      	ldrb	r3, [r3, #0]
 8003044:	2b3b      	cmp	r3, #59	; 0x3b
 8003046:	d902      	bls.n	800304e <StartTaskCounterPump+0x36>
	 	  		{
	 	  			_PumpDipensing = 1;
 8003048:	4b1c      	ldr	r3, [pc, #112]	; (80030bc <StartTaskCounterPump+0xa4>)
 800304a:	2201      	movs	r2, #1
 800304c:	701a      	strb	r2, [r3, #0]
	 	  		}
	 	  		osMessageQueuePut(QueueCounterPumpHandle, &_PumpDipensing , 0, 50);
 800304e:	4b1c      	ldr	r3, [pc, #112]	; (80030c0 <StartTaskCounterPump+0xa8>)
 8003050:	6818      	ldr	r0, [r3, #0]
 8003052:	2332      	movs	r3, #50	; 0x32
 8003054:	2200      	movs	r2, #0
 8003056:	4919      	ldr	r1, [pc, #100]	; (80030bc <StartTaskCounterPump+0xa4>)
 8003058:	f007 fe9e 	bl	800ad98 <osMessageQueuePut>
 800305c:	e01a      	b.n	8003094 <StartTaskCounterPump+0x7c>
	 	  }
	 	  else if(HAL_GPIO_ReadPin(B2_GPIO_Port, B2_Pin)== GPIO_PIN_RESET)
 800305e:	2102      	movs	r1, #2
 8003060:	4815      	ldr	r0, [pc, #84]	; (80030b8 <StartTaskCounterPump+0xa0>)
 8003062:	f002 fed1 	bl	8005e08 <HAL_GPIO_ReadPin>
 8003066:	4603      	mov	r3, r0
 8003068:	2b00      	cmp	r3, #0
 800306a:	d113      	bne.n	8003094 <StartTaskCounterPump+0x7c>
	 	  {
	 		  _PumpDipensing= _PumpDipensing -1;
 800306c:	4b13      	ldr	r3, [pc, #76]	; (80030bc <StartTaskCounterPump+0xa4>)
 800306e:	781b      	ldrb	r3, [r3, #0]
 8003070:	3b01      	subs	r3, #1
 8003072:	b2da      	uxtb	r2, r3
 8003074:	4b11      	ldr	r3, [pc, #68]	; (80030bc <StartTaskCounterPump+0xa4>)
 8003076:	701a      	strb	r2, [r3, #0]
	 		 	  		if(_PumpDipensing <=0)
 8003078:	4b10      	ldr	r3, [pc, #64]	; (80030bc <StartTaskCounterPump+0xa4>)
 800307a:	781b      	ldrb	r3, [r3, #0]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d102      	bne.n	8003086 <StartTaskCounterPump+0x6e>
	 		 	  		{
	 		 	  			_PumpDipensing = 59;
 8003080:	4b0e      	ldr	r3, [pc, #56]	; (80030bc <StartTaskCounterPump+0xa4>)
 8003082:	223b      	movs	r2, #59	; 0x3b
 8003084:	701a      	strb	r2, [r3, #0]
	 		 	  		}
	 		   osMessageQueuePut(QueueCounterPumpHandle, &_PumpDipensing , 0, 50);
 8003086:	4b0e      	ldr	r3, [pc, #56]	; (80030c0 <StartTaskCounterPump+0xa8>)
 8003088:	6818      	ldr	r0, [r3, #0]
 800308a:	2332      	movs	r3, #50	; 0x32
 800308c:	2200      	movs	r2, #0
 800308e:	490b      	ldr	r1, [pc, #44]	; (80030bc <StartTaskCounterPump+0xa4>)
 8003090:	f007 fe82 	bl	800ad98 <osMessageQueuePut>
	 	  }

	 	  	  	tick += (220 * osKernelGetTickFreq()) / 1000;
 8003094:	f007 f929 	bl	800a2ea <osKernelGetTickFreq>
 8003098:	4603      	mov	r3, r0
 800309a:	22dc      	movs	r2, #220	; 0xdc
 800309c:	fb02 f303 	mul.w	r3, r2, r3
 80030a0:	4a08      	ldr	r2, [pc, #32]	; (80030c4 <StartTaskCounterPump+0xac>)
 80030a2:	fba2 2303 	umull	r2, r3, r2, r3
 80030a6:	099b      	lsrs	r3, r3, #6
 80030a8:	68fa      	ldr	r2, [r7, #12]
 80030aa:	4413      	add	r3, r2
 80030ac:	60fb      	str	r3, [r7, #12]
	 	  	  	osDelayUntil(tick);
 80030ae:	68f8      	ldr	r0, [r7, #12]
 80030b0:	f007 fae3 	bl	800a67a <osDelayUntil>
	  if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)== GPIO_PIN_RESET)
 80030b4:	e7b7      	b.n	8003026 <StartTaskCounterPump+0xe>
 80030b6:	bf00      	nop
 80030b8:	40020800 	.word	0x40020800
 80030bc:	20000003 	.word	0x20000003
 80030c0:	200006cc 	.word	0x200006cc
 80030c4:	10624dd3 	.word	0x10624dd3

080030c8 <StartTaskAlarmCounter>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskAlarmCounter */
void StartTaskAlarmCounter(void *argument)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskAlarmCounter */
	static uint8_t _AlarmPeriod = 1;
	uint32_t tick = osKernelGetTickCount();
 80030d0:	f007 f8f6 	bl	800a2c0 <osKernelGetTickCount>
 80030d4:	60f8      	str	r0, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  if(HAL_GPIO_ReadPin(B3_GPIO_Port, B3_Pin)== GPIO_PIN_RESET)
 80030d6:	2101      	movs	r1, #1
 80030d8:	4823      	ldr	r0, [pc, #140]	; (8003168 <StartTaskAlarmCounter+0xa0>)
 80030da:	f002 fe95 	bl	8005e08 <HAL_GPIO_ReadPin>
 80030de:	4603      	mov	r3, r0
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d114      	bne.n	800310e <StartTaskAlarmCounter+0x46>
	 	 	  {
	 	 	  	  _AlarmPeriod= _AlarmPeriod + 1;
 80030e4:	4b21      	ldr	r3, [pc, #132]	; (800316c <StartTaskAlarmCounter+0xa4>)
 80030e6:	781b      	ldrb	r3, [r3, #0]
 80030e8:	3301      	adds	r3, #1
 80030ea:	b2da      	uxtb	r2, r3
 80030ec:	4b1f      	ldr	r3, [pc, #124]	; (800316c <StartTaskAlarmCounter+0xa4>)
 80030ee:	701a      	strb	r2, [r3, #0]
	 	 	  		if(_AlarmPeriod >=16)
 80030f0:	4b1e      	ldr	r3, [pc, #120]	; (800316c <StartTaskAlarmCounter+0xa4>)
 80030f2:	781b      	ldrb	r3, [r3, #0]
 80030f4:	2b0f      	cmp	r3, #15
 80030f6:	d902      	bls.n	80030fe <StartTaskAlarmCounter+0x36>
	 	 	  		{
	 	 	  			_AlarmPeriod = 1;
 80030f8:	4b1c      	ldr	r3, [pc, #112]	; (800316c <StartTaskAlarmCounter+0xa4>)
 80030fa:	2201      	movs	r2, #1
 80030fc:	701a      	strb	r2, [r3, #0]
	 	 	  		}
	 	 	  		osMessageQueuePut(QueueCounterAlarmHandle, &_AlarmPeriod , 0, 50);
 80030fe:	4b1c      	ldr	r3, [pc, #112]	; (8003170 <StartTaskAlarmCounter+0xa8>)
 8003100:	6818      	ldr	r0, [r3, #0]
 8003102:	2332      	movs	r3, #50	; 0x32
 8003104:	2200      	movs	r2, #0
 8003106:	4919      	ldr	r1, [pc, #100]	; (800316c <StartTaskAlarmCounter+0xa4>)
 8003108:	f007 fe46 	bl	800ad98 <osMessageQueuePut>
 800310c:	e01a      	b.n	8003144 <StartTaskAlarmCounter+0x7c>
	 	 	  }
	 	 	  else if(HAL_GPIO_ReadPin(B4_GPIO_Port, B4_Pin)== GPIO_PIN_RESET)
 800310e:	2108      	movs	r1, #8
 8003110:	4818      	ldr	r0, [pc, #96]	; (8003174 <StartTaskAlarmCounter+0xac>)
 8003112:	f002 fe79 	bl	8005e08 <HAL_GPIO_ReadPin>
 8003116:	4603      	mov	r3, r0
 8003118:	2b00      	cmp	r3, #0
 800311a:	d113      	bne.n	8003144 <StartTaskAlarmCounter+0x7c>
	 	 	  {
	 	 		  _AlarmPeriod= _AlarmPeriod - 1;
 800311c:	4b13      	ldr	r3, [pc, #76]	; (800316c <StartTaskAlarmCounter+0xa4>)
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	3b01      	subs	r3, #1
 8003122:	b2da      	uxtb	r2, r3
 8003124:	4b11      	ldr	r3, [pc, #68]	; (800316c <StartTaskAlarmCounter+0xa4>)
 8003126:	701a      	strb	r2, [r3, #0]
	 	 		 	  		if(_AlarmPeriod <=0)
 8003128:	4b10      	ldr	r3, [pc, #64]	; (800316c <StartTaskAlarmCounter+0xa4>)
 800312a:	781b      	ldrb	r3, [r3, #0]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d102      	bne.n	8003136 <StartTaskAlarmCounter+0x6e>
	 	 		 	  		{
	 	 		 	  			_AlarmPeriod = 16;
 8003130:	4b0e      	ldr	r3, [pc, #56]	; (800316c <StartTaskAlarmCounter+0xa4>)
 8003132:	2210      	movs	r2, #16
 8003134:	701a      	strb	r2, [r3, #0]
	 	 		 	  		}
	 	 		   osMessageQueuePut(QueueCounterAlarmHandle, &_AlarmPeriod , 0, 50);
 8003136:	4b0e      	ldr	r3, [pc, #56]	; (8003170 <StartTaskAlarmCounter+0xa8>)
 8003138:	6818      	ldr	r0, [r3, #0]
 800313a:	2332      	movs	r3, #50	; 0x32
 800313c:	2200      	movs	r2, #0
 800313e:	490b      	ldr	r1, [pc, #44]	; (800316c <StartTaskAlarmCounter+0xa4>)
 8003140:	f007 fe2a 	bl	800ad98 <osMessageQueuePut>
	 	 	  }

	 	 	  	  	tick += (200 * osKernelGetTickFreq()) / 1000;
 8003144:	f007 f8d1 	bl	800a2ea <osKernelGetTickFreq>
 8003148:	4603      	mov	r3, r0
 800314a:	22c8      	movs	r2, #200	; 0xc8
 800314c:	fb02 f303 	mul.w	r3, r2, r3
 8003150:	4a09      	ldr	r2, [pc, #36]	; (8003178 <StartTaskAlarmCounter+0xb0>)
 8003152:	fba2 2303 	umull	r2, r3, r2, r3
 8003156:	099b      	lsrs	r3, r3, #6
 8003158:	68fa      	ldr	r2, [r7, #12]
 800315a:	4413      	add	r3, r2
 800315c:	60fb      	str	r3, [r7, #12]
	 	 	  	  	osDelayUntil(tick);
 800315e:	68f8      	ldr	r0, [r7, #12]
 8003160:	f007 fa8b 	bl	800a67a <osDelayUntil>
	  if(HAL_GPIO_ReadPin(B3_GPIO_Port, B3_Pin)== GPIO_PIN_RESET)
 8003164:	e7b7      	b.n	80030d6 <StartTaskAlarmCounter+0xe>
 8003166:	bf00      	nop
 8003168:	40020400 	.word	0x40020400
 800316c:	20000004 	.word	0x20000004
 8003170:	200006d0 	.word	0x200006d0
 8003174:	40020800 	.word	0x40020800
 8003178:	10624dd3 	.word	0x10624dd3

0800317c <CallbackTimerBmeData>:
  /* USER CODE END StartTaskAlarmCounter */
}

/* CallbackTimerBmeData function */
void CallbackTimerBmeData(void *argument)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b082      	sub	sp, #8
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CallbackTimerBmeData */
	osSemaphoreRelease(BinarySemBme280Handle);
 8003184:	4b04      	ldr	r3, [pc, #16]	; (8003198 <CallbackTimerBmeData+0x1c>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4618      	mov	r0, r3
 800318a:	f007 fd4d 	bl	800ac28 <osSemaphoreRelease>
  /* USER CODE END CallbackTimerBmeData */
}
 800318e:	bf00      	nop
 8003190:	3708      	adds	r7, #8
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	200006f4 	.word	0x200006f4

0800319c <CallbackTimerBh1750Data>:

/* CallbackTimerBh1750Data function */
void CallbackTimerBh1750Data(void *argument)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CallbackTimerBh1750Data */
	osSemaphoreRelease(BinarySemBH1750Handle);
 80031a4:	4b04      	ldr	r3, [pc, #16]	; (80031b8 <CallbackTimerBh1750Data+0x1c>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4618      	mov	r0, r3
 80031aa:	f007 fd3d 	bl	800ac28 <osSemaphoreRelease>
  /* USER CODE END CallbackTimerBh1750Data */
}
 80031ae:	bf00      	nop
 80031b0:	3708      	adds	r7, #8
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	200006f8 	.word	0x200006f8

080031bc <CallbackTimerRTC>:

/* CallbackTimerRTC function */
void CallbackTimerRTC(void *argument)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b082      	sub	sp, #8
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CallbackTimerRTC */
	osSemaphoreRelease(BinarySemRTCHandle);
 80031c4:	4b04      	ldr	r3, [pc, #16]	; (80031d8 <CallbackTimerRTC+0x1c>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4618      	mov	r0, r3
 80031ca:	f007 fd2d 	bl	800ac28 <osSemaphoreRelease>
  /* USER CODE END CallbackTimerRTC */
}
 80031ce:	bf00      	nop
 80031d0:	3708      	adds	r7, #8
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	200006fc 	.word	0x200006fc

080031dc <_putchar>:
//
//	}
//
//}

void _putchar(char character) {
 80031dc:	b580      	push	{r7, lr}
 80031de:	b082      	sub	sp, #8
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	4603      	mov	r3, r0
 80031e4:	71fb      	strb	r3, [r7, #7]
	// send char to console etc.
	osMutexAcquire(MutexPrintfHandle, osWaitForever);
 80031e6:	4b0b      	ldr	r3, [pc, #44]	; (8003214 <_putchar+0x38>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f04f 31ff 	mov.w	r1, #4294967295
 80031ee:	4618      	mov	r0, r3
 80031f0:	f007 fbb6 	bl	800a960 <osMutexAcquire>
	HAL_UART_Transmit(&huart2, (uint8_t*)&character, 1, 1000);
 80031f4:	1df9      	adds	r1, r7, #7
 80031f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80031fa:	2201      	movs	r2, #1
 80031fc:	4806      	ldr	r0, [pc, #24]	; (8003218 <_putchar+0x3c>)
 80031fe:	f006 fc5c 	bl	8009aba <HAL_UART_Transmit>

	osMutexRelease(MutexPrintfHandle);
 8003202:	4b04      	ldr	r3, [pc, #16]	; (8003214 <_putchar+0x38>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4618      	mov	r0, r3
 8003208:	f007 fbf5 	bl	800a9f6 <osMutexRelease>
}
 800320c:	bf00      	nop
 800320e:	3708      	adds	r7, #8
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}
 8003214:	200006e0 	.word	0x200006e0
 8003218:	20000810 	.word	0x20000810

0800321c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b08a      	sub	sp, #40	; 0x28
 8003220:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003222:	f107 0314 	add.w	r3, r7, #20
 8003226:	2200      	movs	r2, #0
 8003228:	601a      	str	r2, [r3, #0]
 800322a:	605a      	str	r2, [r3, #4]
 800322c:	609a      	str	r2, [r3, #8]
 800322e:	60da      	str	r2, [r3, #12]
 8003230:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003232:	2300      	movs	r3, #0
 8003234:	613b      	str	r3, [r7, #16]
 8003236:	4b3c      	ldr	r3, [pc, #240]	; (8003328 <MX_GPIO_Init+0x10c>)
 8003238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800323a:	4a3b      	ldr	r2, [pc, #236]	; (8003328 <MX_GPIO_Init+0x10c>)
 800323c:	f043 0304 	orr.w	r3, r3, #4
 8003240:	6313      	str	r3, [r2, #48]	; 0x30
 8003242:	4b39      	ldr	r3, [pc, #228]	; (8003328 <MX_GPIO_Init+0x10c>)
 8003244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003246:	f003 0304 	and.w	r3, r3, #4
 800324a:	613b      	str	r3, [r7, #16]
 800324c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800324e:	2300      	movs	r3, #0
 8003250:	60fb      	str	r3, [r7, #12]
 8003252:	4b35      	ldr	r3, [pc, #212]	; (8003328 <MX_GPIO_Init+0x10c>)
 8003254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003256:	4a34      	ldr	r2, [pc, #208]	; (8003328 <MX_GPIO_Init+0x10c>)
 8003258:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800325c:	6313      	str	r3, [r2, #48]	; 0x30
 800325e:	4b32      	ldr	r3, [pc, #200]	; (8003328 <MX_GPIO_Init+0x10c>)
 8003260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003262:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003266:	60fb      	str	r3, [r7, #12]
 8003268:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800326a:	2300      	movs	r3, #0
 800326c:	60bb      	str	r3, [r7, #8]
 800326e:	4b2e      	ldr	r3, [pc, #184]	; (8003328 <MX_GPIO_Init+0x10c>)
 8003270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003272:	4a2d      	ldr	r2, [pc, #180]	; (8003328 <MX_GPIO_Init+0x10c>)
 8003274:	f043 0301 	orr.w	r3, r3, #1
 8003278:	6313      	str	r3, [r2, #48]	; 0x30
 800327a:	4b2b      	ldr	r3, [pc, #172]	; (8003328 <MX_GPIO_Init+0x10c>)
 800327c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800327e:	f003 0301 	and.w	r3, r3, #1
 8003282:	60bb      	str	r3, [r7, #8]
 8003284:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003286:	2300      	movs	r3, #0
 8003288:	607b      	str	r3, [r7, #4]
 800328a:	4b27      	ldr	r3, [pc, #156]	; (8003328 <MX_GPIO_Init+0x10c>)
 800328c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800328e:	4a26      	ldr	r2, [pc, #152]	; (8003328 <MX_GPIO_Init+0x10c>)
 8003290:	f043 0302 	orr.w	r3, r3, #2
 8003294:	6313      	str	r3, [r2, #48]	; 0x30
 8003296:	4b24      	ldr	r3, [pc, #144]	; (8003328 <MX_GPIO_Init+0x10c>)
 8003298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800329a:	f003 0302 	and.w	r3, r3, #2
 800329e:	607b      	str	r3, [r7, #4]
 80032a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|MODE_Pin, GPIO_PIN_RESET);
 80032a2:	2200      	movs	r2, #0
 80032a4:	21a0      	movs	r1, #160	; 0xa0
 80032a6:	4821      	ldr	r0, [pc, #132]	; (800332c <MX_GPIO_Init+0x110>)
 80032a8:	f002 fdc6 	bl	8005e38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(APHASE_GPIO_Port, APHASE_Pin, GPIO_PIN_RESET);
 80032ac:	2200      	movs	r2, #0
 80032ae:	2140      	movs	r1, #64	; 0x40
 80032b0:	481f      	ldr	r0, [pc, #124]	; (8003330 <MX_GPIO_Init+0x114>)
 80032b2:	f002 fdc1 	bl	8005e38 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = B1_Pin|B2_Pin|B4_Pin;
 80032b6:	230b      	movs	r3, #11
 80032b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80032ba:	2300      	movs	r3, #0
 80032bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032be:	2301      	movs	r3, #1
 80032c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032c2:	f107 0314 	add.w	r3, r7, #20
 80032c6:	4619      	mov	r1, r3
 80032c8:	481a      	ldr	r0, [pc, #104]	; (8003334 <MX_GPIO_Init+0x118>)
 80032ca:	f002 fc19 	bl	8005b00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|MODE_Pin;
 80032ce:	23a0      	movs	r3, #160	; 0xa0
 80032d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80032d2:	2301      	movs	r3, #1
 80032d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032d6:	2300      	movs	r3, #0
 80032d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032da:	2300      	movs	r3, #0
 80032dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032de:	f107 0314 	add.w	r3, r7, #20
 80032e2:	4619      	mov	r1, r3
 80032e4:	4811      	ldr	r0, [pc, #68]	; (800332c <MX_GPIO_Init+0x110>)
 80032e6:	f002 fc0b 	bl	8005b00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B3_Pin;
 80032ea:	2301      	movs	r3, #1
 80032ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80032ee:	2300      	movs	r3, #0
 80032f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032f2:	2301      	movs	r3, #1
 80032f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B3_GPIO_Port, &GPIO_InitStruct);
 80032f6:	f107 0314 	add.w	r3, r7, #20
 80032fa:	4619      	mov	r1, r3
 80032fc:	480c      	ldr	r0, [pc, #48]	; (8003330 <MX_GPIO_Init+0x114>)
 80032fe:	f002 fbff 	bl	8005b00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = APHASE_Pin;
 8003302:	2340      	movs	r3, #64	; 0x40
 8003304:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003306:	2301      	movs	r3, #1
 8003308:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800330a:	2300      	movs	r3, #0
 800330c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800330e:	2300      	movs	r3, #0
 8003310:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(APHASE_GPIO_Port, &GPIO_InitStruct);
 8003312:	f107 0314 	add.w	r3, r7, #20
 8003316:	4619      	mov	r1, r3
 8003318:	4805      	ldr	r0, [pc, #20]	; (8003330 <MX_GPIO_Init+0x114>)
 800331a:	f002 fbf1 	bl	8005b00 <HAL_GPIO_Init>

}
 800331e:	bf00      	nop
 8003320:	3728      	adds	r7, #40	; 0x28
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
 8003326:	bf00      	nop
 8003328:	40023800 	.word	0x40023800
 800332c:	40020000 	.word	0x40020000
 8003330:	40020400 	.word	0x40020400
 8003334:	40020800 	.word	0x40020800

08003338 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800333c:	4b12      	ldr	r3, [pc, #72]	; (8003388 <MX_I2C1_Init+0x50>)
 800333e:	4a13      	ldr	r2, [pc, #76]	; (800338c <MX_I2C1_Init+0x54>)
 8003340:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8003342:	4b11      	ldr	r3, [pc, #68]	; (8003388 <MX_I2C1_Init+0x50>)
 8003344:	4a12      	ldr	r2, [pc, #72]	; (8003390 <MX_I2C1_Init+0x58>)
 8003346:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003348:	4b0f      	ldr	r3, [pc, #60]	; (8003388 <MX_I2C1_Init+0x50>)
 800334a:	2200      	movs	r2, #0
 800334c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800334e:	4b0e      	ldr	r3, [pc, #56]	; (8003388 <MX_I2C1_Init+0x50>)
 8003350:	2200      	movs	r2, #0
 8003352:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003354:	4b0c      	ldr	r3, [pc, #48]	; (8003388 <MX_I2C1_Init+0x50>)
 8003356:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800335a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800335c:	4b0a      	ldr	r3, [pc, #40]	; (8003388 <MX_I2C1_Init+0x50>)
 800335e:	2200      	movs	r2, #0
 8003360:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003362:	4b09      	ldr	r3, [pc, #36]	; (8003388 <MX_I2C1_Init+0x50>)
 8003364:	2200      	movs	r2, #0
 8003366:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003368:	4b07      	ldr	r3, [pc, #28]	; (8003388 <MX_I2C1_Init+0x50>)
 800336a:	2200      	movs	r2, #0
 800336c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800336e:	4b06      	ldr	r3, [pc, #24]	; (8003388 <MX_I2C1_Init+0x50>)
 8003370:	2200      	movs	r2, #0
 8003372:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003374:	4804      	ldr	r0, [pc, #16]	; (8003388 <MX_I2C1_Init+0x50>)
 8003376:	f002 fd79 	bl	8005e6c <HAL_I2C_Init>
 800337a:	4603      	mov	r3, r0
 800337c:	2b00      	cmp	r3, #0
 800337e:	d001      	beq.n	8003384 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003380:	f000 f8e8 	bl	8003554 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003384:	bf00      	nop
 8003386:	bd80      	pop	{r7, pc}
 8003388:	20000708 	.word	0x20000708
 800338c:	40005400 	.word	0x40005400
 8003390:	00061a80 	.word	0x00061a80

08003394 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b08a      	sub	sp, #40	; 0x28
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800339c:	f107 0314 	add.w	r3, r7, #20
 80033a0:	2200      	movs	r2, #0
 80033a2:	601a      	str	r2, [r3, #0]
 80033a4:	605a      	str	r2, [r3, #4]
 80033a6:	609a      	str	r2, [r3, #8]
 80033a8:	60da      	str	r2, [r3, #12]
 80033aa:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a19      	ldr	r2, [pc, #100]	; (8003418 <HAL_I2C_MspInit+0x84>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d12c      	bne.n	8003410 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033b6:	2300      	movs	r3, #0
 80033b8:	613b      	str	r3, [r7, #16]
 80033ba:	4b18      	ldr	r3, [pc, #96]	; (800341c <HAL_I2C_MspInit+0x88>)
 80033bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033be:	4a17      	ldr	r2, [pc, #92]	; (800341c <HAL_I2C_MspInit+0x88>)
 80033c0:	f043 0302 	orr.w	r3, r3, #2
 80033c4:	6313      	str	r3, [r2, #48]	; 0x30
 80033c6:	4b15      	ldr	r3, [pc, #84]	; (800341c <HAL_I2C_MspInit+0x88>)
 80033c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ca:	f003 0302 	and.w	r3, r3, #2
 80033ce:	613b      	str	r3, [r7, #16]
 80033d0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80033d2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80033d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80033d8:	2312      	movs	r3, #18
 80033da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033dc:	2300      	movs	r3, #0
 80033de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033e0:	2303      	movs	r3, #3
 80033e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80033e4:	2304      	movs	r3, #4
 80033e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033e8:	f107 0314 	add.w	r3, r7, #20
 80033ec:	4619      	mov	r1, r3
 80033ee:	480c      	ldr	r0, [pc, #48]	; (8003420 <HAL_I2C_MspInit+0x8c>)
 80033f0:	f002 fb86 	bl	8005b00 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80033f4:	2300      	movs	r3, #0
 80033f6:	60fb      	str	r3, [r7, #12]
 80033f8:	4b08      	ldr	r3, [pc, #32]	; (800341c <HAL_I2C_MspInit+0x88>)
 80033fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033fc:	4a07      	ldr	r2, [pc, #28]	; (800341c <HAL_I2C_MspInit+0x88>)
 80033fe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003402:	6413      	str	r3, [r2, #64]	; 0x40
 8003404:	4b05      	ldr	r3, [pc, #20]	; (800341c <HAL_I2C_MspInit+0x88>)
 8003406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003408:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800340c:	60fb      	str	r3, [r7, #12]
 800340e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8003410:	bf00      	nop
 8003412:	3728      	adds	r7, #40	; 0x28
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}
 8003418:	40005400 	.word	0x40005400
 800341c:	40023800 	.word	0x40023800
 8003420:	40020400 	.word	0x40020400

08003424 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003428:	f002 f8c2 	bl	80055b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800342c:	f000 f814 	bl	8003458 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003430:	f7ff fef4 	bl	800321c <MX_GPIO_Init>
  MX_DMA_Init();
 8003434:	f7ff f858 	bl	80024e8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8003438:	f002 f81e 	bl	8005478 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800343c:	f7ff ff7c 	bl	8003338 <MX_I2C1_Init>
  MX_RTC_Init();
 8003440:	f001 fd2c 	bl	8004e9c <MX_RTC_Init>
  MX_TIM3_Init();
 8003444:	f001 ff46 	bl	80052d4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8003448:	f006 fef0 	bl	800a22c <osKernelInitialize>
  MX_FREERTOS_Init();
 800344c:	f7ff f900 	bl	8002650 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8003450:	f006 ff10 	bl	800a274 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003454:	e7fe      	b.n	8003454 <main+0x30>
	...

08003458 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b094      	sub	sp, #80	; 0x50
 800345c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800345e:	f107 0320 	add.w	r3, r7, #32
 8003462:	2230      	movs	r2, #48	; 0x30
 8003464:	2100      	movs	r1, #0
 8003466:	4618      	mov	r0, r3
 8003468:	f00b ff31 	bl	800f2ce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800346c:	f107 030c 	add.w	r3, r7, #12
 8003470:	2200      	movs	r2, #0
 8003472:	601a      	str	r2, [r3, #0]
 8003474:	605a      	str	r2, [r3, #4]
 8003476:	609a      	str	r2, [r3, #8]
 8003478:	60da      	str	r2, [r3, #12]
 800347a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800347c:	2300      	movs	r3, #0
 800347e:	60bb      	str	r3, [r7, #8]
 8003480:	4b29      	ldr	r3, [pc, #164]	; (8003528 <SystemClock_Config+0xd0>)
 8003482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003484:	4a28      	ldr	r2, [pc, #160]	; (8003528 <SystemClock_Config+0xd0>)
 8003486:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800348a:	6413      	str	r3, [r2, #64]	; 0x40
 800348c:	4b26      	ldr	r3, [pc, #152]	; (8003528 <SystemClock_Config+0xd0>)
 800348e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003490:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003494:	60bb      	str	r3, [r7, #8]
 8003496:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003498:	2300      	movs	r3, #0
 800349a:	607b      	str	r3, [r7, #4]
 800349c:	4b23      	ldr	r3, [pc, #140]	; (800352c <SystemClock_Config+0xd4>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a22      	ldr	r2, [pc, #136]	; (800352c <SystemClock_Config+0xd4>)
 80034a2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80034a6:	6013      	str	r3, [r2, #0]
 80034a8:	4b20      	ldr	r3, [pc, #128]	; (800352c <SystemClock_Config+0xd4>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80034b0:	607b      	str	r3, [r7, #4]
 80034b2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80034b4:	2306      	movs	r3, #6
 80034b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80034b8:	2301      	movs	r3, #1
 80034ba:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80034bc:	2301      	movs	r3, #1
 80034be:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80034c0:	2310      	movs	r3, #16
 80034c2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80034c4:	2302      	movs	r3, #2
 80034c6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80034c8:	2300      	movs	r3, #0
 80034ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80034cc:	2310      	movs	r3, #16
 80034ce:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80034d0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80034d4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80034d6:	2304      	movs	r3, #4
 80034d8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80034da:	2304      	movs	r3, #4
 80034dc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80034de:	f107 0320 	add.w	r3, r7, #32
 80034e2:	4618      	mov	r0, r3
 80034e4:	f004 f8f6 	bl	80076d4 <HAL_RCC_OscConfig>
 80034e8:	4603      	mov	r3, r0
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d001      	beq.n	80034f2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80034ee:	f000 f831 	bl	8003554 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80034f2:	230f      	movs	r3, #15
 80034f4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80034f6:	2302      	movs	r3, #2
 80034f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80034fa:	2300      	movs	r3, #0
 80034fc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80034fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003502:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003504:	2300      	movs	r3, #0
 8003506:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003508:	f107 030c 	add.w	r3, r7, #12
 800350c:	2102      	movs	r1, #2
 800350e:	4618      	mov	r0, r3
 8003510:	f004 fb58 	bl	8007bc4 <HAL_RCC_ClockConfig>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d001      	beq.n	800351e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800351a:	f000 f81b 	bl	8003554 <Error_Handler>
  }
}
 800351e:	bf00      	nop
 8003520:	3750      	adds	r7, #80	; 0x50
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	40023800 	.word	0x40023800
 800352c:	40007000 	.word	0x40007000

08003530 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b082      	sub	sp, #8
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10) {
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a04      	ldr	r2, [pc, #16]	; (8003550 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d101      	bne.n	8003546 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003542:	f002 f857 	bl	80055f4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003546:	bf00      	nop
 8003548:	3708      	adds	r7, #8
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	40014400 	.word	0x40014400

08003554 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003554:	b480      	push	{r7}
 8003556:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003558:	b672      	cpsid	i
}
 800355a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800355c:	e7fe      	b.n	800355c <Error_Handler+0x8>

0800355e <_out_buffer>:
} out_fct_wrap_type;


// internal buffer output
static inline void _out_buffer(char character, void* buffer, size_t idx, size_t maxlen)
{
 800355e:	b480      	push	{r7}
 8003560:	b085      	sub	sp, #20
 8003562:	af00      	add	r7, sp, #0
 8003564:	60b9      	str	r1, [r7, #8]
 8003566:	607a      	str	r2, [r7, #4]
 8003568:	603b      	str	r3, [r7, #0]
 800356a:	4603      	mov	r3, r0
 800356c:	73fb      	strb	r3, [r7, #15]
  if (idx < maxlen) {
 800356e:	687a      	ldr	r2, [r7, #4]
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	429a      	cmp	r2, r3
 8003574:	d204      	bcs.n	8003580 <_out_buffer+0x22>
    ((char*)buffer)[idx] = character;
 8003576:	68ba      	ldr	r2, [r7, #8]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	4413      	add	r3, r2
 800357c:	7bfa      	ldrb	r2, [r7, #15]
 800357e:	701a      	strb	r2, [r3, #0]
  }
}
 8003580:	bf00      	nop
 8003582:	3714      	adds	r7, #20
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr

0800358c <_out_null>:


// internal null output
static inline void _out_null(char character, void* buffer, size_t idx, size_t maxlen)
{
 800358c:	b480      	push	{r7}
 800358e:	b085      	sub	sp, #20
 8003590:	af00      	add	r7, sp, #0
 8003592:	60b9      	str	r1, [r7, #8]
 8003594:	607a      	str	r2, [r7, #4]
 8003596:	603b      	str	r3, [r7, #0]
 8003598:	4603      	mov	r3, r0
 800359a:	73fb      	strb	r3, [r7, #15]
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 800359c:	bf00      	nop
 800359e:	3714      	adds	r7, #20
 80035a0:	46bd      	mov	sp, r7
 80035a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a6:	4770      	bx	lr

080035a8 <_out_char>:


// internal _putchar wrapper
static inline void _out_char(char character, void* buffer, size_t idx, size_t maxlen)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b084      	sub	sp, #16
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	60b9      	str	r1, [r7, #8]
 80035b0:	607a      	str	r2, [r7, #4]
 80035b2:	603b      	str	r3, [r7, #0]
 80035b4:	4603      	mov	r3, r0
 80035b6:	73fb      	strb	r3, [r7, #15]
  (void)buffer; (void)idx; (void)maxlen;
  if (character) {
 80035b8:	7bfb      	ldrb	r3, [r7, #15]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d003      	beq.n	80035c6 <_out_char+0x1e>
    _putchar(character);
 80035be:	7bfb      	ldrb	r3, [r7, #15]
 80035c0:	4618      	mov	r0, r3
 80035c2:	f7ff fe0b 	bl	80031dc <_putchar>
  }
}
 80035c6:	bf00      	nop
 80035c8:	3710      	adds	r7, #16
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}

080035ce <_strnlen_s>:


// internal secure strlen
// \return The length of the string (excluding the terminating 0) limited by 'maxsize'
static inline unsigned int _strnlen_s(const char* str, size_t maxsize)
{
 80035ce:	b480      	push	{r7}
 80035d0:	b085      	sub	sp, #20
 80035d2:	af00      	add	r7, sp, #0
 80035d4:	6078      	str	r0, [r7, #4]
 80035d6:	6039      	str	r1, [r7, #0]
  const char* s;
  for (s = str; *s && maxsize--; ++s);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	60fb      	str	r3, [r7, #12]
 80035dc:	e002      	b.n	80035e4 <_strnlen_s+0x16>
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	3301      	adds	r3, #1
 80035e2:	60fb      	str	r3, [r7, #12]
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	781b      	ldrb	r3, [r3, #0]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d004      	beq.n	80035f6 <_strnlen_s+0x28>
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	1e5a      	subs	r2, r3, #1
 80035f0:	603a      	str	r2, [r7, #0]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d1f3      	bne.n	80035de <_strnlen_s+0x10>
  return (unsigned int)(s - str);
 80035f6:	68fa      	ldr	r2, [r7, #12]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	1ad3      	subs	r3, r2, r3
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	3714      	adds	r7, #20
 8003600:	46bd      	mov	sp, r7
 8003602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003606:	4770      	bx	lr

08003608 <_is_digit>:


// internal test if char is a digit (0-9)
// \return true if char is a digit
static inline bool _is_digit(char ch)
{
 8003608:	b480      	push	{r7}
 800360a:	b083      	sub	sp, #12
 800360c:	af00      	add	r7, sp, #0
 800360e:	4603      	mov	r3, r0
 8003610:	71fb      	strb	r3, [r7, #7]
  return (ch >= '0') && (ch <= '9');
 8003612:	79fb      	ldrb	r3, [r7, #7]
 8003614:	2b2f      	cmp	r3, #47	; 0x2f
 8003616:	d904      	bls.n	8003622 <_is_digit+0x1a>
 8003618:	79fb      	ldrb	r3, [r7, #7]
 800361a:	2b39      	cmp	r3, #57	; 0x39
 800361c:	d801      	bhi.n	8003622 <_is_digit+0x1a>
 800361e:	2301      	movs	r3, #1
 8003620:	e000      	b.n	8003624 <_is_digit+0x1c>
 8003622:	2300      	movs	r3, #0
 8003624:	f003 0301 	and.w	r3, r3, #1
 8003628:	b2db      	uxtb	r3, r3
}
 800362a:	4618      	mov	r0, r3
 800362c:	370c      	adds	r7, #12
 800362e:	46bd      	mov	sp, r7
 8003630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003634:	4770      	bx	lr

08003636 <_atoi>:


// internal ASCII string to unsigned int conversion
static unsigned int _atoi(const char** str)
{
 8003636:	b580      	push	{r7, lr}
 8003638:	b084      	sub	sp, #16
 800363a:	af00      	add	r7, sp, #0
 800363c:	6078      	str	r0, [r7, #4]
  unsigned int i = 0U;
 800363e:	2300      	movs	r3, #0
 8003640:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8003642:	e00e      	b.n	8003662 <_atoi+0x2c>
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8003644:	68fa      	ldr	r2, [r7, #12]
 8003646:	4613      	mov	r3, r2
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	4413      	add	r3, r2
 800364c:	005b      	lsls	r3, r3, #1
 800364e:	4618      	mov	r0, r3
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	1c59      	adds	r1, r3, #1
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	6011      	str	r1, [r2, #0]
 800365a:	781b      	ldrb	r3, [r3, #0]
 800365c:	4403      	add	r3, r0
 800365e:	3b30      	subs	r3, #48	; 0x30
 8003660:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	781b      	ldrb	r3, [r3, #0]
 8003668:	4618      	mov	r0, r3
 800366a:	f7ff ffcd 	bl	8003608 <_is_digit>
 800366e:	4603      	mov	r3, r0
 8003670:	2b00      	cmp	r3, #0
 8003672:	d1e7      	bne.n	8003644 <_atoi+0xe>
  }
  return i;
 8003674:	68fb      	ldr	r3, [r7, #12]
}
 8003676:	4618      	mov	r0, r3
 8003678:	3710      	adds	r7, #16
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}

0800367e <_out_rev>:


// output the specified string in reverse, taking care of any zero-padding
static size_t _out_rev(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 800367e:	b590      	push	{r4, r7, lr}
 8003680:	b087      	sub	sp, #28
 8003682:	af00      	add	r7, sp, #0
 8003684:	60f8      	str	r0, [r7, #12]
 8003686:	60b9      	str	r1, [r7, #8]
 8003688:	607a      	str	r2, [r7, #4]
 800368a:	603b      	str	r3, [r7, #0]
  const size_t start_idx = idx;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	613b      	str	r3, [r7, #16]

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 8003690:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003692:	f003 0302 	and.w	r3, r3, #2
 8003696:	2b00      	cmp	r3, #0
 8003698:	d125      	bne.n	80036e6 <_out_rev+0x68>
 800369a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800369c:	f003 0301 	and.w	r3, r3, #1
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d120      	bne.n	80036e6 <_out_rev+0x68>
    for (size_t i = len; i < width; i++) {
 80036a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036a6:	617b      	str	r3, [r7, #20]
 80036a8:	e00a      	b.n	80036c0 <_out_rev+0x42>
      out(' ', buffer, idx++, maxlen);
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	1c53      	adds	r3, r2, #1
 80036ae:	607b      	str	r3, [r7, #4]
 80036b0:	68fc      	ldr	r4, [r7, #12]
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	68b9      	ldr	r1, [r7, #8]
 80036b6:	2020      	movs	r0, #32
 80036b8:	47a0      	blx	r4
    for (size_t i = len; i < width; i++) {
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	3301      	adds	r3, #1
 80036be:	617b      	str	r3, [r7, #20]
 80036c0:	697a      	ldr	r2, [r7, #20]
 80036c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d3f0      	bcc.n	80036aa <_out_rev+0x2c>
    }
  }

  // reverse string
  while (len) {
 80036c8:	e00d      	b.n	80036e6 <_out_rev+0x68>
    out(buf[--len], buffer, idx++, maxlen);
 80036ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036cc:	3b01      	subs	r3, #1
 80036ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80036d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80036d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036d4:	4413      	add	r3, r2
 80036d6:	7818      	ldrb	r0, [r3, #0]
 80036d8:	687a      	ldr	r2, [r7, #4]
 80036da:	1c53      	adds	r3, r2, #1
 80036dc:	607b      	str	r3, [r7, #4]
 80036de:	68fc      	ldr	r4, [r7, #12]
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	68b9      	ldr	r1, [r7, #8]
 80036e4:	47a0      	blx	r4
  while (len) {
 80036e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d1ee      	bne.n	80036ca <_out_rev+0x4c>
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 80036ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036ee:	f003 0302 	and.w	r3, r3, #2
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d00e      	beq.n	8003714 <_out_rev+0x96>
    while (idx - start_idx < width) {
 80036f6:	e007      	b.n	8003708 <_out_rev+0x8a>
      out(' ', buffer, idx++, maxlen);
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	1c53      	adds	r3, r2, #1
 80036fc:	607b      	str	r3, [r7, #4]
 80036fe:	68fc      	ldr	r4, [r7, #12]
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	68b9      	ldr	r1, [r7, #8]
 8003704:	2020      	movs	r0, #32
 8003706:	47a0      	blx	r4
    while (idx - start_idx < width) {
 8003708:	687a      	ldr	r2, [r7, #4]
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	1ad3      	subs	r3, r2, r3
 800370e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003710:	429a      	cmp	r2, r3
 8003712:	d8f1      	bhi.n	80036f8 <_out_rev+0x7a>
    }
  }

  return idx;
 8003714:	687b      	ldr	r3, [r7, #4]
}
 8003716:	4618      	mov	r0, r3
 8003718:	371c      	adds	r7, #28
 800371a:	46bd      	mov	sp, r7
 800371c:	bd90      	pop	{r4, r7, pc}

0800371e <_ntoa_format>:


// internal itoa format
static size_t _ntoa_format(out_fct_type out, char* buffer, size_t idx, size_t maxlen, char* buf, size_t len, bool negative, unsigned int base, unsigned int prec, unsigned int width, unsigned int flags)
{
 800371e:	b580      	push	{r7, lr}
 8003720:	b088      	sub	sp, #32
 8003722:	af04      	add	r7, sp, #16
 8003724:	60f8      	str	r0, [r7, #12]
 8003726:	60b9      	str	r1, [r7, #8]
 8003728:	607a      	str	r2, [r7, #4]
 800372a:	603b      	str	r3, [r7, #0]
  // pad leading zeros
  if (!(flags & FLAGS_LEFT)) {
 800372c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800372e:	f003 0302 	and.w	r3, r3, #2
 8003732:	2b00      	cmp	r3, #0
 8003734:	d136      	bne.n	80037a4 <_ntoa_format+0x86>
    if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8003736:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003738:	2b00      	cmp	r3, #0
 800373a:	d018      	beq.n	800376e <_ntoa_format+0x50>
 800373c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800373e:	f003 0301 	and.w	r3, r3, #1
 8003742:	2b00      	cmp	r3, #0
 8003744:	d013      	beq.n	800376e <_ntoa_format+0x50>
 8003746:	f897 3020 	ldrb.w	r3, [r7, #32]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d104      	bne.n	8003758 <_ntoa_format+0x3a>
 800374e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003750:	f003 030c 	and.w	r3, r3, #12
 8003754:	2b00      	cmp	r3, #0
 8003756:	d00a      	beq.n	800376e <_ntoa_format+0x50>
      width--;
 8003758:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800375a:	3b01      	subs	r3, #1
 800375c:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800375e:	e006      	b.n	800376e <_ntoa_format+0x50>
      buf[len++] = '0';
 8003760:	69fb      	ldr	r3, [r7, #28]
 8003762:	1c5a      	adds	r2, r3, #1
 8003764:	61fa      	str	r2, [r7, #28]
 8003766:	69ba      	ldr	r2, [r7, #24]
 8003768:	4413      	add	r3, r2
 800376a:	2230      	movs	r2, #48	; 0x30
 800376c:	701a      	strb	r2, [r3, #0]
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800376e:	69fa      	ldr	r2, [r7, #28]
 8003770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003772:	429a      	cmp	r2, r3
 8003774:	d20a      	bcs.n	800378c <_ntoa_format+0x6e>
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	2b1f      	cmp	r3, #31
 800377a:	d9f1      	bls.n	8003760 <_ntoa_format+0x42>
    }
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800377c:	e006      	b.n	800378c <_ntoa_format+0x6e>
      buf[len++] = '0';
 800377e:	69fb      	ldr	r3, [r7, #28]
 8003780:	1c5a      	adds	r2, r3, #1
 8003782:	61fa      	str	r2, [r7, #28]
 8003784:	69ba      	ldr	r2, [r7, #24]
 8003786:	4413      	add	r3, r2
 8003788:	2230      	movs	r2, #48	; 0x30
 800378a:	701a      	strb	r2, [r3, #0]
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800378c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800378e:	f003 0301 	and.w	r3, r3, #1
 8003792:	2b00      	cmp	r3, #0
 8003794:	d006      	beq.n	80037a4 <_ntoa_format+0x86>
 8003796:	69fa      	ldr	r2, [r7, #28]
 8003798:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800379a:	429a      	cmp	r2, r3
 800379c:	d202      	bcs.n	80037a4 <_ntoa_format+0x86>
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	2b1f      	cmp	r3, #31
 80037a2:	d9ec      	bls.n	800377e <_ntoa_format+0x60>
    }
  }

  // handle hash
  if (flags & FLAGS_HASH) {
 80037a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037a6:	f003 0310 	and.w	r3, r3, #16
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d058      	beq.n	8003860 <_ntoa_format+0x142>
    if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 80037ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d116      	bne.n	80037e6 <_ntoa_format+0xc8>
 80037b8:	69fb      	ldr	r3, [r7, #28]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d013      	beq.n	80037e6 <_ntoa_format+0xc8>
 80037be:	69fa      	ldr	r2, [r7, #28]
 80037c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d003      	beq.n	80037ce <_ntoa_format+0xb0>
 80037c6:	69fa      	ldr	r2, [r7, #28]
 80037c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d10b      	bne.n	80037e6 <_ntoa_format+0xc8>
      len--;
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	3b01      	subs	r3, #1
 80037d2:	61fb      	str	r3, [r7, #28]
      if (len && (base == 16U)) {
 80037d4:	69fb      	ldr	r3, [r7, #28]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d005      	beq.n	80037e6 <_ntoa_format+0xc8>
 80037da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037dc:	2b10      	cmp	r3, #16
 80037de:	d102      	bne.n	80037e6 <_ntoa_format+0xc8>
        len--;
 80037e0:	69fb      	ldr	r3, [r7, #28]
 80037e2:	3b01      	subs	r3, #1
 80037e4:	61fb      	str	r3, [r7, #28]
      }
    }
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80037e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e8:	2b10      	cmp	r3, #16
 80037ea:	d10f      	bne.n	800380c <_ntoa_format+0xee>
 80037ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037ee:	f003 0320 	and.w	r3, r3, #32
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d10a      	bne.n	800380c <_ntoa_format+0xee>
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	2b1f      	cmp	r3, #31
 80037fa:	d807      	bhi.n	800380c <_ntoa_format+0xee>
      buf[len++] = 'x';
 80037fc:	69fb      	ldr	r3, [r7, #28]
 80037fe:	1c5a      	adds	r2, r3, #1
 8003800:	61fa      	str	r2, [r7, #28]
 8003802:	69ba      	ldr	r2, [r7, #24]
 8003804:	4413      	add	r3, r2
 8003806:	2278      	movs	r2, #120	; 0x78
 8003808:	701a      	strb	r2, [r3, #0]
 800380a:	e01f      	b.n	800384c <_ntoa_format+0x12e>
    }
    else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800380c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800380e:	2b10      	cmp	r3, #16
 8003810:	d10f      	bne.n	8003832 <_ntoa_format+0x114>
 8003812:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003814:	f003 0320 	and.w	r3, r3, #32
 8003818:	2b00      	cmp	r3, #0
 800381a:	d00a      	beq.n	8003832 <_ntoa_format+0x114>
 800381c:	69fb      	ldr	r3, [r7, #28]
 800381e:	2b1f      	cmp	r3, #31
 8003820:	d807      	bhi.n	8003832 <_ntoa_format+0x114>
      buf[len++] = 'X';
 8003822:	69fb      	ldr	r3, [r7, #28]
 8003824:	1c5a      	adds	r2, r3, #1
 8003826:	61fa      	str	r2, [r7, #28]
 8003828:	69ba      	ldr	r2, [r7, #24]
 800382a:	4413      	add	r3, r2
 800382c:	2258      	movs	r2, #88	; 0x58
 800382e:	701a      	strb	r2, [r3, #0]
 8003830:	e00c      	b.n	800384c <_ntoa_format+0x12e>
    }
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003834:	2b02      	cmp	r3, #2
 8003836:	d109      	bne.n	800384c <_ntoa_format+0x12e>
 8003838:	69fb      	ldr	r3, [r7, #28]
 800383a:	2b1f      	cmp	r3, #31
 800383c:	d806      	bhi.n	800384c <_ntoa_format+0x12e>
      buf[len++] = 'b';
 800383e:	69fb      	ldr	r3, [r7, #28]
 8003840:	1c5a      	adds	r2, r3, #1
 8003842:	61fa      	str	r2, [r7, #28]
 8003844:	69ba      	ldr	r2, [r7, #24]
 8003846:	4413      	add	r3, r2
 8003848:	2262      	movs	r2, #98	; 0x62
 800384a:	701a      	strb	r2, [r3, #0]
    }
    if (len < PRINTF_NTOA_BUFFER_SIZE) {
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	2b1f      	cmp	r3, #31
 8003850:	d806      	bhi.n	8003860 <_ntoa_format+0x142>
      buf[len++] = '0';
 8003852:	69fb      	ldr	r3, [r7, #28]
 8003854:	1c5a      	adds	r2, r3, #1
 8003856:	61fa      	str	r2, [r7, #28]
 8003858:	69ba      	ldr	r2, [r7, #24]
 800385a:	4413      	add	r3, r2
 800385c:	2230      	movs	r2, #48	; 0x30
 800385e:	701a      	strb	r2, [r3, #0]
    }
  }

  if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8003860:	69fb      	ldr	r3, [r7, #28]
 8003862:	2b1f      	cmp	r3, #31
 8003864:	d824      	bhi.n	80038b0 <_ntoa_format+0x192>
    if (negative) {
 8003866:	f897 3020 	ldrb.w	r3, [r7, #32]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d007      	beq.n	800387e <_ntoa_format+0x160>
      buf[len++] = '-';
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	1c5a      	adds	r2, r3, #1
 8003872:	61fa      	str	r2, [r7, #28]
 8003874:	69ba      	ldr	r2, [r7, #24]
 8003876:	4413      	add	r3, r2
 8003878:	222d      	movs	r2, #45	; 0x2d
 800387a:	701a      	strb	r2, [r3, #0]
 800387c:	e018      	b.n	80038b0 <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_PLUS) {
 800387e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003880:	f003 0304 	and.w	r3, r3, #4
 8003884:	2b00      	cmp	r3, #0
 8003886:	d007      	beq.n	8003898 <_ntoa_format+0x17a>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	1c5a      	adds	r2, r3, #1
 800388c:	61fa      	str	r2, [r7, #28]
 800388e:	69ba      	ldr	r2, [r7, #24]
 8003890:	4413      	add	r3, r2
 8003892:	222b      	movs	r2, #43	; 0x2b
 8003894:	701a      	strb	r2, [r3, #0]
 8003896:	e00b      	b.n	80038b0 <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_SPACE) {
 8003898:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800389a:	f003 0308 	and.w	r3, r3, #8
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d006      	beq.n	80038b0 <_ntoa_format+0x192>
      buf[len++] = ' ';
 80038a2:	69fb      	ldr	r3, [r7, #28]
 80038a4:	1c5a      	adds	r2, r3, #1
 80038a6:	61fa      	str	r2, [r7, #28]
 80038a8:	69ba      	ldr	r2, [r7, #24]
 80038aa:	4413      	add	r3, r2
 80038ac:	2220      	movs	r2, #32
 80038ae:	701a      	strb	r2, [r3, #0]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 80038b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038b2:	9303      	str	r3, [sp, #12]
 80038b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038b6:	9302      	str	r3, [sp, #8]
 80038b8:	69fb      	ldr	r3, [r7, #28]
 80038ba:	9301      	str	r3, [sp, #4]
 80038bc:	69bb      	ldr	r3, [r7, #24]
 80038be:	9300      	str	r3, [sp, #0]
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	687a      	ldr	r2, [r7, #4]
 80038c4:	68b9      	ldr	r1, [r7, #8]
 80038c6:	68f8      	ldr	r0, [r7, #12]
 80038c8:	f7ff fed9 	bl	800367e <_out_rev>
 80038cc:	4603      	mov	r3, r0
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	3710      	adds	r7, #16
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}

080038d6 <_ntoa_long>:


// internal itoa for 'long' type
static size_t _ntoa_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long value, bool negative, unsigned long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 80038d6:	b580      	push	{r7, lr}
 80038d8:	b096      	sub	sp, #88	; 0x58
 80038da:	af08      	add	r7, sp, #32
 80038dc:	60f8      	str	r0, [r7, #12]
 80038de:	60b9      	str	r1, [r7, #8]
 80038e0:	607a      	str	r2, [r7, #4]
 80038e2:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 80038e4:	2300      	movs	r3, #0
 80038e6:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 80038e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d103      	bne.n	80038f6 <_ntoa_long+0x20>
    flags &= ~FLAGS_HASH;
 80038ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038f0:	f023 0310 	bic.w	r3, r3, #16
 80038f4:	657b      	str	r3, [r7, #84]	; 0x54
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 80038f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d002      	beq.n	8003906 <_ntoa_long+0x30>
 8003900:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003902:	2b00      	cmp	r3, #0
 8003904:	d032      	beq.n	800396c <_ntoa_long+0x96>
    do {
      const char digit = (char)(value % base);
 8003906:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003908:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800390a:	fbb3 f2f2 	udiv	r2, r3, r2
 800390e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003910:	fb01 f202 	mul.w	r2, r1, r2
 8003914:	1a9b      	subs	r3, r3, r2
 8003916:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 800391a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800391e:	2b09      	cmp	r3, #9
 8003920:	d804      	bhi.n	800392c <_ntoa_long+0x56>
 8003922:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003926:	3330      	adds	r3, #48	; 0x30
 8003928:	b2da      	uxtb	r2, r3
 800392a:	e00d      	b.n	8003948 <_ntoa_long+0x72>
 800392c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800392e:	f003 0320 	and.w	r3, r3, #32
 8003932:	2b00      	cmp	r3, #0
 8003934:	d001      	beq.n	800393a <_ntoa_long+0x64>
 8003936:	2241      	movs	r2, #65	; 0x41
 8003938:	e000      	b.n	800393c <_ntoa_long+0x66>
 800393a:	2261      	movs	r2, #97	; 0x61
 800393c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003940:	4413      	add	r3, r2
 8003942:	b2db      	uxtb	r3, r3
 8003944:	3b0a      	subs	r3, #10
 8003946:	b2da      	uxtb	r2, r3
 8003948:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800394a:	1c59      	adds	r1, r3, #1
 800394c:	6379      	str	r1, [r7, #52]	; 0x34
 800394e:	3338      	adds	r3, #56	; 0x38
 8003950:	443b      	add	r3, r7
 8003952:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 8003956:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003958:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800395a:	fbb2 f3f3 	udiv	r3, r2, r3
 800395e:	643b      	str	r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8003960:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003962:	2b00      	cmp	r3, #0
 8003964:	d002      	beq.n	800396c <_ntoa_long+0x96>
 8003966:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003968:	2b1f      	cmp	r3, #31
 800396a:	d9cc      	bls.n	8003906 <_ntoa_long+0x30>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 800396c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800396e:	9306      	str	r3, [sp, #24]
 8003970:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003972:	9305      	str	r3, [sp, #20]
 8003974:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003976:	9304      	str	r3, [sp, #16]
 8003978:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800397a:	9303      	str	r3, [sp, #12]
 800397c:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8003980:	9302      	str	r3, [sp, #8]
 8003982:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003984:	9301      	str	r3, [sp, #4]
 8003986:	f107 0310 	add.w	r3, r7, #16
 800398a:	9300      	str	r3, [sp, #0]
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	687a      	ldr	r2, [r7, #4]
 8003990:	68b9      	ldr	r1, [r7, #8]
 8003992:	68f8      	ldr	r0, [r7, #12]
 8003994:	f7ff fec3 	bl	800371e <_ntoa_format>
 8003998:	4603      	mov	r3, r0
}
 800399a:	4618      	mov	r0, r3
 800399c:	3738      	adds	r7, #56	; 0x38
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}

080039a2 <_ntoa_long_long>:


// internal itoa for 'long long' type
#if defined(PRINTF_SUPPORT_LONG_LONG)
static size_t _ntoa_long_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long long value, bool negative, unsigned long long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 80039a2:	b580      	push	{r7, lr}
 80039a4:	b096      	sub	sp, #88	; 0x58
 80039a6:	af08      	add	r7, sp, #32
 80039a8:	60f8      	str	r0, [r7, #12]
 80039aa:	60b9      	str	r1, [r7, #8]
 80039ac:	607a      	str	r2, [r7, #4]
 80039ae:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 80039b0:	2300      	movs	r3, #0
 80039b2:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 80039b4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80039b8:	4313      	orrs	r3, r2
 80039ba:	d103      	bne.n	80039c4 <_ntoa_long_long+0x22>
    flags &= ~FLAGS_HASH;
 80039bc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80039be:	f023 0310 	bic.w	r3, r3, #16
 80039c2:	663b      	str	r3, [r7, #96]	; 0x60
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 80039c4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80039c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d003      	beq.n	80039d6 <_ntoa_long_long+0x34>
 80039ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80039d2:	4313      	orrs	r3, r2
 80039d4:	d037      	beq.n	8003a46 <_ntoa_long_long+0xa4>
    do {
      const char digit = (char)(value % base);
 80039d6:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80039da:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80039de:	f7fd f95b 	bl	8000c98 <__aeabi_uldivmod>
 80039e2:	4613      	mov	r3, r2
 80039e4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 80039e8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80039ec:	2b09      	cmp	r3, #9
 80039ee:	d804      	bhi.n	80039fa <_ntoa_long_long+0x58>
 80039f0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80039f4:	3330      	adds	r3, #48	; 0x30
 80039f6:	b2da      	uxtb	r2, r3
 80039f8:	e00d      	b.n	8003a16 <_ntoa_long_long+0x74>
 80039fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80039fc:	f003 0320 	and.w	r3, r3, #32
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d001      	beq.n	8003a08 <_ntoa_long_long+0x66>
 8003a04:	2241      	movs	r2, #65	; 0x41
 8003a06:	e000      	b.n	8003a0a <_ntoa_long_long+0x68>
 8003a08:	2261      	movs	r2, #97	; 0x61
 8003a0a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003a0e:	4413      	add	r3, r2
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	3b0a      	subs	r3, #10
 8003a14:	b2da      	uxtb	r2, r3
 8003a16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a18:	1c59      	adds	r1, r3, #1
 8003a1a:	6379      	str	r1, [r7, #52]	; 0x34
 8003a1c:	3338      	adds	r3, #56	; 0x38
 8003a1e:	443b      	add	r3, r7
 8003a20:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 8003a24:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003a28:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003a2c:	f7fd f934 	bl	8000c98 <__aeabi_uldivmod>
 8003a30:	4602      	mov	r2, r0
 8003a32:	460b      	mov	r3, r1
 8003a34:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8003a38:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	d002      	beq.n	8003a46 <_ntoa_long_long+0xa4>
 8003a40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a42:	2b1f      	cmp	r3, #31
 8003a44:	d9c7      	bls.n	80039d6 <_ntoa_long_long+0x34>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8003a46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a48:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003a4a:	9206      	str	r2, [sp, #24]
 8003a4c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003a4e:	9205      	str	r2, [sp, #20]
 8003a50:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003a52:	9204      	str	r2, [sp, #16]
 8003a54:	9303      	str	r3, [sp, #12]
 8003a56:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8003a5a:	9302      	str	r3, [sp, #8]
 8003a5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a5e:	9301      	str	r3, [sp, #4]
 8003a60:	f107 0310 	add.w	r3, r7, #16
 8003a64:	9300      	str	r3, [sp, #0]
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	687a      	ldr	r2, [r7, #4]
 8003a6a:	68b9      	ldr	r1, [r7, #8]
 8003a6c:	68f8      	ldr	r0, [r7, #12]
 8003a6e:	f7ff fe56 	bl	800371e <_ntoa_format>
 8003a72:	4603      	mov	r3, r0
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3738      	adds	r7, #56	; 0x38
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	0000      	movs	r0, r0
	...

08003a80 <_ftoa>:
#endif


// internal ftoa for fixed decimal floating point
static size_t _ftoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003a80:	b590      	push	{r4, r7, lr}
 8003a82:	b09d      	sub	sp, #116	; 0x74
 8003a84:	af04      	add	r7, sp, #16
 8003a86:	6178      	str	r0, [r7, #20]
 8003a88:	6139      	str	r1, [r7, #16]
 8003a8a:	60fa      	str	r2, [r7, #12]
 8003a8c:	60bb      	str	r3, [r7, #8]
 8003a8e:	ed87 0b00 	vstr	d0, [r7]
  char buf[PRINTF_FTOA_BUFFER_SIZE];
  size_t len  = 0U;
 8003a92:	2300      	movs	r3, #0
 8003a94:	65fb      	str	r3, [r7, #92]	; 0x5c
  double diff = 0.0;
 8003a96:	f04f 0200 	mov.w	r2, #0
 8003a9a:	f04f 0300 	mov.w	r3, #0
 8003a9e:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

  // powers of 10
  static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 1000000000 };

  // test for special values
  if (value != value)
 8003aa2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003aa6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003aaa:	f7fd f815 	bl	8000ad8 <__aeabi_dcmpeq>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d10f      	bne.n	8003ad4 <_ftoa+0x54>
    return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 8003ab4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003ab6:	9303      	str	r3, [sp, #12]
 8003ab8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003aba:	9302      	str	r3, [sp, #8]
 8003abc:	2303      	movs	r3, #3
 8003abe:	9301      	str	r3, [sp, #4]
 8003ac0:	4ba7      	ldr	r3, [pc, #668]	; (8003d60 <_ftoa+0x2e0>)
 8003ac2:	9300      	str	r3, [sp, #0]
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	68fa      	ldr	r2, [r7, #12]
 8003ac8:	6939      	ldr	r1, [r7, #16]
 8003aca:	6978      	ldr	r0, [r7, #20]
 8003acc:	f7ff fdd7 	bl	800367e <_out_rev>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	e222      	b.n	8003f1a <_ftoa+0x49a>
  if (value < -DBL_MAX)
 8003ad4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ad8:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 8003adc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003ae0:	f7fd f804 	bl	8000aec <__aeabi_dcmplt>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d00f      	beq.n	8003b0a <_ftoa+0x8a>
    return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 8003aea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003aec:	9303      	str	r3, [sp, #12]
 8003aee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003af0:	9302      	str	r3, [sp, #8]
 8003af2:	2304      	movs	r3, #4
 8003af4:	9301      	str	r3, [sp, #4]
 8003af6:	4b9b      	ldr	r3, [pc, #620]	; (8003d64 <_ftoa+0x2e4>)
 8003af8:	9300      	str	r3, [sp, #0]
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	68fa      	ldr	r2, [r7, #12]
 8003afe:	6939      	ldr	r1, [r7, #16]
 8003b00:	6978      	ldr	r0, [r7, #20]
 8003b02:	f7ff fdbc 	bl	800367e <_out_rev>
 8003b06:	4603      	mov	r3, r0
 8003b08:	e207      	b.n	8003f1a <_ftoa+0x49a>
  if (value > DBL_MAX)
 8003b0a:	f04f 32ff 	mov.w	r2, #4294967295
 8003b0e:	4b96      	ldr	r3, [pc, #600]	; (8003d68 <_ftoa+0x2e8>)
 8003b10:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003b14:	f7fd f808 	bl	8000b28 <__aeabi_dcmpgt>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d01d      	beq.n	8003b5a <_ftoa+0xda>
    return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8003b1e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003b20:	f003 0304 	and.w	r3, r3, #4
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d001      	beq.n	8003b2c <_ftoa+0xac>
 8003b28:	4b90      	ldr	r3, [pc, #576]	; (8003d6c <_ftoa+0x2ec>)
 8003b2a:	e000      	b.n	8003b2e <_ftoa+0xae>
 8003b2c:	4b90      	ldr	r3, [pc, #576]	; (8003d70 <_ftoa+0x2f0>)
 8003b2e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003b30:	f002 0204 	and.w	r2, r2, #4
 8003b34:	2a00      	cmp	r2, #0
 8003b36:	d001      	beq.n	8003b3c <_ftoa+0xbc>
 8003b38:	2204      	movs	r2, #4
 8003b3a:	e000      	b.n	8003b3e <_ftoa+0xbe>
 8003b3c:	2203      	movs	r2, #3
 8003b3e:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8003b40:	9103      	str	r1, [sp, #12]
 8003b42:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8003b44:	9102      	str	r1, [sp, #8]
 8003b46:	9201      	str	r2, [sp, #4]
 8003b48:	9300      	str	r3, [sp, #0]
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	68fa      	ldr	r2, [r7, #12]
 8003b4e:	6939      	ldr	r1, [r7, #16]
 8003b50:	6978      	ldr	r0, [r7, #20]
 8003b52:	f7ff fd94 	bl	800367e <_out_rev>
 8003b56:	4603      	mov	r3, r0
 8003b58:	e1df      	b.n	8003f1a <_ftoa+0x49a>

  // test for very large values
  // standard printf behavior is to print EVERY whole number digit -- which could be 100s of characters overflowing your buffers == bad
  if ((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 8003b5a:	a37d      	add	r3, pc, #500	; (adr r3, 8003d50 <_ftoa+0x2d0>)
 8003b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b60:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003b64:	f7fc ffe0 	bl	8000b28 <__aeabi_dcmpgt>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d109      	bne.n	8003b82 <_ftoa+0x102>
 8003b6e:	a37a      	add	r3, pc, #488	; (adr r3, 8003d58 <_ftoa+0x2d8>)
 8003b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b74:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003b78:	f7fc ffb8 	bl	8000aec <__aeabi_dcmplt>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d00f      	beq.n	8003ba2 <_ftoa+0x122>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
    return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8003b82:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003b84:	9302      	str	r3, [sp, #8]
 8003b86:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b88:	9301      	str	r3, [sp, #4]
 8003b8a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003b8c:	9300      	str	r3, [sp, #0]
 8003b8e:	ed97 0b00 	vldr	d0, [r7]
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	68fa      	ldr	r2, [r7, #12]
 8003b96:	6939      	ldr	r1, [r7, #16]
 8003b98:	6978      	ldr	r0, [r7, #20]
 8003b9a:	f000 f9c9 	bl	8003f30 <_etoa>
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	e1bb      	b.n	8003f1a <_ftoa+0x49a>
    return 0U;
#endif
  }

  // test for negative
  bool negative = false;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
  if (value < 0) {
 8003ba8:	f04f 0200 	mov.w	r2, #0
 8003bac:	f04f 0300 	mov.w	r3, #0
 8003bb0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003bb4:	f7fc ff9a 	bl	8000aec <__aeabi_dcmplt>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d00e      	beq.n	8003bdc <_ftoa+0x15c>
    negative = true;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
    value = 0 - value;
 8003bc4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003bc8:	f04f 0000 	mov.w	r0, #0
 8003bcc:	f04f 0100 	mov.w	r1, #0
 8003bd0:	f7fc fb62 	bl	8000298 <__aeabi_dsub>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	460b      	mov	r3, r1
 8003bd8:	e9c7 2300 	strd	r2, r3, [r7]
  }

  // set default precision, if not set explicitly
  if (!(flags & FLAGS_PRECISION)) {
 8003bdc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003bde:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d10d      	bne.n	8003c02 <_ftoa+0x182>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8003be6:	2306      	movs	r3, #6
 8003be8:	673b      	str	r3, [r7, #112]	; 0x70
  }
  // limit precision to 9, cause a prec >= 10 can lead to overflow errors
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8003bea:	e00a      	b.n	8003c02 <_ftoa+0x182>
    buf[len++] = '0';
 8003bec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003bee:	1c5a      	adds	r2, r3, #1
 8003bf0:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003bf2:	3360      	adds	r3, #96	; 0x60
 8003bf4:	443b      	add	r3, r7
 8003bf6:	2230      	movs	r2, #48	; 0x30
 8003bf8:	f803 2c48 	strb.w	r2, [r3, #-72]
    prec--;
 8003bfc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003bfe:	3b01      	subs	r3, #1
 8003c00:	673b      	str	r3, [r7, #112]	; 0x70
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8003c02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003c04:	2b1f      	cmp	r3, #31
 8003c06:	d802      	bhi.n	8003c0e <_ftoa+0x18e>
 8003c08:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003c0a:	2b09      	cmp	r3, #9
 8003c0c:	d8ee      	bhi.n	8003bec <_ftoa+0x16c>
  }

  int whole = (int)value;
 8003c0e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003c12:	f7fc ffa9 	bl	8000b68 <__aeabi_d2iz>
 8003c16:	4603      	mov	r3, r0
 8003c18:	657b      	str	r3, [r7, #84]	; 0x54
  double tmp = (value - whole) * pow10[prec];
 8003c1a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8003c1c:	f7fc fc8a 	bl	8000534 <__aeabi_i2d>
 8003c20:	4602      	mov	r2, r0
 8003c22:	460b      	mov	r3, r1
 8003c24:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003c28:	f7fc fb36 	bl	8000298 <__aeabi_dsub>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	460b      	mov	r3, r1
 8003c30:	4610      	mov	r0, r2
 8003c32:	4619      	mov	r1, r3
 8003c34:	4a4f      	ldr	r2, [pc, #316]	; (8003d74 <_ftoa+0x2f4>)
 8003c36:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003c38:	00db      	lsls	r3, r3, #3
 8003c3a:	4413      	add	r3, r2
 8003c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c40:	f7fc fce2 	bl	8000608 <__aeabi_dmul>
 8003c44:	4602      	mov	r2, r0
 8003c46:	460b      	mov	r3, r1
 8003c48:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  unsigned long frac = (unsigned long)tmp;
 8003c4c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8003c50:	f7fc ffb2 	bl	8000bb8 <__aeabi_d2uiz>
 8003c54:	4603      	mov	r3, r0
 8003c56:	653b      	str	r3, [r7, #80]	; 0x50
  diff = tmp - frac;
 8003c58:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8003c5a:	f7fc fc5b 	bl	8000514 <__aeabi_ui2d>
 8003c5e:	4602      	mov	r2, r0
 8003c60:	460b      	mov	r3, r1
 8003c62:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8003c66:	f7fc fb17 	bl	8000298 <__aeabi_dsub>
 8003c6a:	4602      	mov	r2, r0
 8003c6c:	460b      	mov	r3, r1
 8003c6e:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

  if (diff > 0.5) {
 8003c72:	f04f 0200 	mov.w	r2, #0
 8003c76:	4b40      	ldr	r3, [pc, #256]	; (8003d78 <_ftoa+0x2f8>)
 8003c78:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003c7c:	f7fc ff54 	bl	8000b28 <__aeabi_dcmpgt>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d016      	beq.n	8003cb4 <_ftoa+0x234>
    ++frac;
 8003c86:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c88:	3301      	adds	r3, #1
 8003c8a:	653b      	str	r3, [r7, #80]	; 0x50
    // handle rollover, e.g. case 0.99 with prec 1 is 1.0
    if (frac >= pow10[prec]) {
 8003c8c:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8003c8e:	f7fc fc41 	bl	8000514 <__aeabi_ui2d>
 8003c92:	4a38      	ldr	r2, [pc, #224]	; (8003d74 <_ftoa+0x2f4>)
 8003c94:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003c96:	00db      	lsls	r3, r3, #3
 8003c98:	4413      	add	r3, r2
 8003c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c9e:	f7fc ff39 	bl	8000b14 <__aeabi_dcmpge>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d01a      	beq.n	8003cde <_ftoa+0x25e>
      frac = 0;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	653b      	str	r3, [r7, #80]	; 0x50
      ++whole;
 8003cac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003cae:	3301      	adds	r3, #1
 8003cb0:	657b      	str	r3, [r7, #84]	; 0x54
 8003cb2:	e014      	b.n	8003cde <_ftoa+0x25e>
    }
  }
  else if (diff < 0.5) {
 8003cb4:	f04f 0200 	mov.w	r2, #0
 8003cb8:	4b2f      	ldr	r3, [pc, #188]	; (8003d78 <_ftoa+0x2f8>)
 8003cba:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003cbe:	f7fc ff15 	bl	8000aec <__aeabi_dcmplt>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d10a      	bne.n	8003cde <_ftoa+0x25e>
  }
  else if ((frac == 0U) || (frac & 1U)) {
 8003cc8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d004      	beq.n	8003cd8 <_ftoa+0x258>
 8003cce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003cd0:	f003 0301 	and.w	r3, r3, #1
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d002      	beq.n	8003cde <_ftoa+0x25e>
    // if halfway, round up if odd OR if last digit is 0
    ++frac;
 8003cd8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003cda:	3301      	adds	r3, #1
 8003cdc:	653b      	str	r3, [r7, #80]	; 0x50
  }

  if (prec == 0U) {
 8003cde:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d14b      	bne.n	8003d7c <_ftoa+0x2fc>
    diff = value - (double)whole;
 8003ce4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8003ce6:	f7fc fc25 	bl	8000534 <__aeabi_i2d>
 8003cea:	4602      	mov	r2, r0
 8003cec:	460b      	mov	r3, r1
 8003cee:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003cf2:	f7fc fad1 	bl	8000298 <__aeabi_dsub>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	460b      	mov	r3, r1
 8003cfa:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 8003cfe:	2301      	movs	r3, #1
 8003d00:	461c      	mov	r4, r3
 8003d02:	f04f 0200 	mov.w	r2, #0
 8003d06:	4b1c      	ldr	r3, [pc, #112]	; (8003d78 <_ftoa+0x2f8>)
 8003d08:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003d0c:	f7fc feee 	bl	8000aec <__aeabi_dcmplt>
 8003d10:	4603      	mov	r3, r0
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d101      	bne.n	8003d1a <_ftoa+0x29a>
 8003d16:	2300      	movs	r3, #0
 8003d18:	461c      	mov	r4, r3
 8003d1a:	b2e3      	uxtb	r3, r4
 8003d1c:	f083 0301 	eor.w	r3, r3, #1
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d109      	bne.n	8003d3a <_ftoa+0x2ba>
 8003d26:	f04f 0200 	mov.w	r2, #0
 8003d2a:	4b13      	ldr	r3, [pc, #76]	; (8003d78 <_ftoa+0x2f8>)
 8003d2c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003d30:	f7fc fefa 	bl	8000b28 <__aeabi_dcmpgt>
 8003d34:	4603      	mov	r3, r0
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d064      	beq.n	8003e04 <_ftoa+0x384>
 8003d3a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d3c:	f003 0301 	and.w	r3, r3, #1
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	f000 8081 	beq.w	8003e48 <_ftoa+0x3c8>
      // exactly 0.5 and ODD, then round up
      // 1.5 -> 2, but 2.5 -> 2
      ++whole;
 8003d46:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d48:	3301      	adds	r3, #1
 8003d4a:	657b      	str	r3, [r7, #84]	; 0x54
 8003d4c:	e07c      	b.n	8003e48 <_ftoa+0x3c8>
 8003d4e:	bf00      	nop
 8003d50:	00000000 	.word	0x00000000
 8003d54:	41cdcd65 	.word	0x41cdcd65
 8003d58:	00000000 	.word	0x00000000
 8003d5c:	c1cdcd65 	.word	0xc1cdcd65
 8003d60:	08011464 	.word	0x08011464
 8003d64:	08011468 	.word	0x08011468
 8003d68:	7fefffff 	.word	0x7fefffff
 8003d6c:	08011470 	.word	0x08011470
 8003d70:	08011478 	.word	0x08011478
 8003d74:	080118f8 	.word	0x080118f8
 8003d78:	3fe00000 	.word	0x3fe00000
    }
  }
  else {
    unsigned int count = prec;
 8003d7c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003d7e:	64fb      	str	r3, [r7, #76]	; 0x4c
    // now do fractional part, as an unsigned number
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003d80:	e01f      	b.n	8003dc2 <_ftoa+0x342>
      --count;
 8003d82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d84:	3b01      	subs	r3, #1
 8003d86:	64fb      	str	r3, [r7, #76]	; 0x4c
      buf[len++] = (char)(48U + (frac % 10U));
 8003d88:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003d8a:	4b66      	ldr	r3, [pc, #408]	; (8003f24 <_ftoa+0x4a4>)
 8003d8c:	fba3 2301 	umull	r2, r3, r3, r1
 8003d90:	08da      	lsrs	r2, r3, #3
 8003d92:	4613      	mov	r3, r2
 8003d94:	009b      	lsls	r3, r3, #2
 8003d96:	4413      	add	r3, r2
 8003d98:	005b      	lsls	r3, r3, #1
 8003d9a:	1aca      	subs	r2, r1, r3
 8003d9c:	b2d2      	uxtb	r2, r2
 8003d9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003da0:	1c59      	adds	r1, r3, #1
 8003da2:	65f9      	str	r1, [r7, #92]	; 0x5c
 8003da4:	3230      	adds	r2, #48	; 0x30
 8003da6:	b2d2      	uxtb	r2, r2
 8003da8:	3360      	adds	r3, #96	; 0x60
 8003daa:	443b      	add	r3, r7
 8003dac:	f803 2c48 	strb.w	r2, [r3, #-72]
      if (!(frac /= 10U)) {
 8003db0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003db2:	4a5c      	ldr	r2, [pc, #368]	; (8003f24 <_ftoa+0x4a4>)
 8003db4:	fba2 2303 	umull	r2, r3, r2, r3
 8003db8:	08db      	lsrs	r3, r3, #3
 8003dba:	653b      	str	r3, [r7, #80]	; 0x50
 8003dbc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d003      	beq.n	8003dca <_ftoa+0x34a>
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003dc2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003dc4:	2b1f      	cmp	r3, #31
 8003dc6:	d9dc      	bls.n	8003d82 <_ftoa+0x302>
 8003dc8:	e009      	b.n	8003dde <_ftoa+0x35e>
        break;
 8003dca:	bf00      	nop
      }
    }
    // add extra 0s
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8003dcc:	e007      	b.n	8003dde <_ftoa+0x35e>
      buf[len++] = '0';
 8003dce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003dd0:	1c5a      	adds	r2, r3, #1
 8003dd2:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003dd4:	3360      	adds	r3, #96	; 0x60
 8003dd6:	443b      	add	r3, r7
 8003dd8:	2230      	movs	r2, #48	; 0x30
 8003dda:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8003dde:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003de0:	2b1f      	cmp	r3, #31
 8003de2:	d804      	bhi.n	8003dee <_ftoa+0x36e>
 8003de4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003de6:	1e5a      	subs	r2, r3, #1
 8003de8:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d1ef      	bne.n	8003dce <_ftoa+0x34e>
    }
    if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003dee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003df0:	2b1f      	cmp	r3, #31
 8003df2:	d829      	bhi.n	8003e48 <_ftoa+0x3c8>
      // add decimal
      buf[len++] = '.';
 8003df4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003df6:	1c5a      	adds	r2, r3, #1
 8003df8:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003dfa:	3360      	adds	r3, #96	; 0x60
 8003dfc:	443b      	add	r3, r7
 8003dfe:	222e      	movs	r2, #46	; 0x2e
 8003e00:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  // do whole part, number is reversed
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003e04:	e020      	b.n	8003e48 <_ftoa+0x3c8>
    buf[len++] = (char)(48 + (whole % 10));
 8003e06:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003e08:	4b47      	ldr	r3, [pc, #284]	; (8003f28 <_ftoa+0x4a8>)
 8003e0a:	fb83 1302 	smull	r1, r3, r3, r2
 8003e0e:	1099      	asrs	r1, r3, #2
 8003e10:	17d3      	asrs	r3, r2, #31
 8003e12:	1ac9      	subs	r1, r1, r3
 8003e14:	460b      	mov	r3, r1
 8003e16:	009b      	lsls	r3, r3, #2
 8003e18:	440b      	add	r3, r1
 8003e1a:	005b      	lsls	r3, r3, #1
 8003e1c:	1ad1      	subs	r1, r2, r3
 8003e1e:	b2ca      	uxtb	r2, r1
 8003e20:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e22:	1c59      	adds	r1, r3, #1
 8003e24:	65f9      	str	r1, [r7, #92]	; 0x5c
 8003e26:	3230      	adds	r2, #48	; 0x30
 8003e28:	b2d2      	uxtb	r2, r2
 8003e2a:	3360      	adds	r3, #96	; 0x60
 8003e2c:	443b      	add	r3, r7
 8003e2e:	f803 2c48 	strb.w	r2, [r3, #-72]
    if (!(whole /= 10)) {
 8003e32:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e34:	4a3c      	ldr	r2, [pc, #240]	; (8003f28 <_ftoa+0x4a8>)
 8003e36:	fb82 1203 	smull	r1, r2, r2, r3
 8003e3a:	1092      	asrs	r2, r2, #2
 8003e3c:	17db      	asrs	r3, r3, #31
 8003e3e:	1ad3      	subs	r3, r2, r3
 8003e40:	657b      	str	r3, [r7, #84]	; 0x54
 8003e42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d003      	beq.n	8003e50 <_ftoa+0x3d0>
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003e48:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e4a:	2b1f      	cmp	r3, #31
 8003e4c:	d9db      	bls.n	8003e06 <_ftoa+0x386>
 8003e4e:	e000      	b.n	8003e52 <_ftoa+0x3d2>
      break;
 8003e50:	bf00      	nop
    }
  }

  // pad leading zeros
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 8003e52:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003e54:	f003 0302 	and.w	r3, r3, #2
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d123      	bne.n	8003ea4 <_ftoa+0x424>
 8003e5c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003e5e:	f003 0301 	and.w	r3, r3, #1
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d01e      	beq.n	8003ea4 <_ftoa+0x424>
    if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8003e66:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d014      	beq.n	8003e96 <_ftoa+0x416>
 8003e6c:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d104      	bne.n	8003e7e <_ftoa+0x3fe>
 8003e74:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003e76:	f003 030c 	and.w	r3, r3, #12
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d00b      	beq.n	8003e96 <_ftoa+0x416>
      width--;
 8003e7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e80:	3b01      	subs	r3, #1
 8003e82:	677b      	str	r3, [r7, #116]	; 0x74
    }
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8003e84:	e007      	b.n	8003e96 <_ftoa+0x416>
      buf[len++] = '0';
 8003e86:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e88:	1c5a      	adds	r2, r3, #1
 8003e8a:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003e8c:	3360      	adds	r3, #96	; 0x60
 8003e8e:	443b      	add	r3, r7
 8003e90:	2230      	movs	r2, #48	; 0x30
 8003e92:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8003e96:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003e98:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	d202      	bcs.n	8003ea4 <_ftoa+0x424>
 8003e9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ea0:	2b1f      	cmp	r3, #31
 8003ea2:	d9f0      	bls.n	8003e86 <_ftoa+0x406>
    }
  }

  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003ea4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ea6:	2b1f      	cmp	r3, #31
 8003ea8:	d827      	bhi.n	8003efa <_ftoa+0x47a>
    if (negative) {
 8003eaa:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d008      	beq.n	8003ec4 <_ftoa+0x444>
      buf[len++] = '-';
 8003eb2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003eb4:	1c5a      	adds	r2, r3, #1
 8003eb6:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003eb8:	3360      	adds	r3, #96	; 0x60
 8003eba:	443b      	add	r3, r7
 8003ebc:	222d      	movs	r2, #45	; 0x2d
 8003ebe:	f803 2c48 	strb.w	r2, [r3, #-72]
 8003ec2:	e01a      	b.n	8003efa <_ftoa+0x47a>
    }
    else if (flags & FLAGS_PLUS) {
 8003ec4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003ec6:	f003 0304 	and.w	r3, r3, #4
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d008      	beq.n	8003ee0 <_ftoa+0x460>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8003ece:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ed0:	1c5a      	adds	r2, r3, #1
 8003ed2:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003ed4:	3360      	adds	r3, #96	; 0x60
 8003ed6:	443b      	add	r3, r7
 8003ed8:	222b      	movs	r2, #43	; 0x2b
 8003eda:	f803 2c48 	strb.w	r2, [r3, #-72]
 8003ede:	e00c      	b.n	8003efa <_ftoa+0x47a>
    }
    else if (flags & FLAGS_SPACE) {
 8003ee0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003ee2:	f003 0308 	and.w	r3, r3, #8
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d007      	beq.n	8003efa <_ftoa+0x47a>
      buf[len++] = ' ';
 8003eea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003eec:	1c5a      	adds	r2, r3, #1
 8003eee:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003ef0:	3360      	adds	r3, #96	; 0x60
 8003ef2:	443b      	add	r3, r7
 8003ef4:	2220      	movs	r2, #32
 8003ef6:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8003efa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003efc:	9303      	str	r3, [sp, #12]
 8003efe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f00:	9302      	str	r3, [sp, #8]
 8003f02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f04:	9301      	str	r3, [sp, #4]
 8003f06:	f107 0318 	add.w	r3, r7, #24
 8003f0a:	9300      	str	r3, [sp, #0]
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	68fa      	ldr	r2, [r7, #12]
 8003f10:	6939      	ldr	r1, [r7, #16]
 8003f12:	6978      	ldr	r0, [r7, #20]
 8003f14:	f7ff fbb3 	bl	800367e <_out_rev>
 8003f18:	4603      	mov	r3, r0
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	3764      	adds	r7, #100	; 0x64
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd90      	pop	{r4, r7, pc}
 8003f22:	bf00      	nop
 8003f24:	cccccccd 	.word	0xcccccccd
 8003f28:	66666667 	.word	0x66666667
 8003f2c:	00000000 	.word	0x00000000

08003f30 <_etoa>:


#if defined(PRINTF_SUPPORT_EXPONENTIAL)
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t _etoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f34:	b09f      	sub	sp, #124	; 0x7c
 8003f36:	af06      	add	r7, sp, #24
 8003f38:	6278      	str	r0, [r7, #36]	; 0x24
 8003f3a:	6239      	str	r1, [r7, #32]
 8003f3c:	61fa      	str	r2, [r7, #28]
 8003f3e:	61bb      	str	r3, [r7, #24]
 8003f40:	ed87 0b04 	vstr	d0, [r7, #16]
  // check for NaN and special values
  if ((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 8003f44:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003f48:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003f4c:	f7fc fdc4 	bl	8000ad8 <__aeabi_dcmpeq>
 8003f50:	4603      	mov	r3, r0
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d014      	beq.n	8003f80 <_etoa+0x50>
 8003f56:	f04f 32ff 	mov.w	r2, #4294967295
 8003f5a:	4bc1      	ldr	r3, [pc, #772]	; (8004260 <_etoa+0x330>)
 8003f5c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003f60:	f7fc fde2 	bl	8000b28 <__aeabi_dcmpgt>
 8003f64:	4603      	mov	r3, r0
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d10a      	bne.n	8003f80 <_etoa+0x50>
 8003f6a:	f04f 32ff 	mov.w	r2, #4294967295
 8003f6e:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 8003f72:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003f76:	f7fc fdb9 	bl	8000aec <__aeabi_dcmplt>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d012      	beq.n	8003fa6 <_etoa+0x76>
    return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8003f80:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003f84:	9302      	str	r3, [sp, #8]
 8003f86:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003f8a:	9301      	str	r3, [sp, #4]
 8003f8c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003f90:	9300      	str	r3, [sp, #0]
 8003f92:	ed97 0b04 	vldr	d0, [r7, #16]
 8003f96:	69bb      	ldr	r3, [r7, #24]
 8003f98:	69fa      	ldr	r2, [r7, #28]
 8003f9a:	6a39      	ldr	r1, [r7, #32]
 8003f9c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003f9e:	f7ff fd6f 	bl	8003a80 <_ftoa>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	e23f      	b.n	8004426 <_etoa+0x4f6>
  }

  // determine the sign
  const bool negative = value < 0;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	461e      	mov	r6, r3
 8003faa:	f04f 0200 	mov.w	r2, #0
 8003fae:	f04f 0300 	mov.w	r3, #0
 8003fb2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003fb6:	f7fc fd99 	bl	8000aec <__aeabi_dcmplt>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d101      	bne.n	8003fc4 <_etoa+0x94>
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	461e      	mov	r6, r3
 8003fc4:	f887 6053 	strb.w	r6, [r7, #83]	; 0x53
  if (negative) {
 8003fc8:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d009      	beq.n	8003fe4 <_etoa+0xb4>
    value = -value;
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	603b      	str	r3, [r7, #0]
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003fda:	607b      	str	r3, [r7, #4]
 8003fdc:	ed97 7b00 	vldr	d7, [r7]
 8003fe0:	ed87 7b04 	vstr	d7, [r7, #16]
  }

  // default precision
  if (!(flags & FLAGS_PRECISION)) {
 8003fe4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003fe8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d102      	bne.n	8003ff6 <_etoa+0xc6>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8003ff0:	2306      	movs	r3, #6
 8003ff2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  union {
    uint64_t U;
    double   F;
  } conv;

  conv.F = value;
 8003ff6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003ffa:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 8003ffe:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004002:	f04f 0200 	mov.w	r2, #0
 8004006:	f04f 0300 	mov.w	r3, #0
 800400a:	0d0a      	lsrs	r2, r1, #20
 800400c:	2300      	movs	r3, #0
 800400e:	4613      	mov	r3, r2
 8004010:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004014:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004018:	64fb      	str	r3, [r7, #76]	; 0x4c
  conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is now in [1,2)
 800401a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800401e:	4690      	mov	r8, r2
 8004020:	f3c3 0913 	ubfx	r9, r3, #0, #20
 8004024:	4644      	mov	r4, r8
 8004026:	f049 557f 	orr.w	r5, r9, #1069547520	; 0x3fc00000
 800402a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800402e:	e9c7 450a 	strd	r4, r5, [r7, #40]	; 0x28
  // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 8004032:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8004034:	f7fc fa7e 	bl	8000534 <__aeabi_i2d>
 8004038:	a37d      	add	r3, pc, #500	; (adr r3, 8004230 <_etoa+0x300>)
 800403a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800403e:	f7fc fae3 	bl	8000608 <__aeabi_dmul>
 8004042:	4602      	mov	r2, r0
 8004044:	460b      	mov	r3, r1
 8004046:	4610      	mov	r0, r2
 8004048:	4619      	mov	r1, r3
 800404a:	a37b      	add	r3, pc, #492	; (adr r3, 8004238 <_etoa+0x308>)
 800404c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004050:	f7fc f924 	bl	800029c <__adddf3>
 8004054:	4602      	mov	r2, r0
 8004056:	460b      	mov	r3, r1
 8004058:	4614      	mov	r4, r2
 800405a:	461d      	mov	r5, r3
 800405c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004060:	f04f 0200 	mov.w	r2, #0
 8004064:	4b7f      	ldr	r3, [pc, #508]	; (8004264 <_etoa+0x334>)
 8004066:	f7fc f917 	bl	8000298 <__aeabi_dsub>
 800406a:	4602      	mov	r2, r0
 800406c:	460b      	mov	r3, r1
 800406e:	4610      	mov	r0, r2
 8004070:	4619      	mov	r1, r3
 8004072:	a373      	add	r3, pc, #460	; (adr r3, 8004240 <_etoa+0x310>)
 8004074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004078:	f7fc fac6 	bl	8000608 <__aeabi_dmul>
 800407c:	4602      	mov	r2, r0
 800407e:	460b      	mov	r3, r1
 8004080:	4620      	mov	r0, r4
 8004082:	4629      	mov	r1, r5
 8004084:	f7fc f90a 	bl	800029c <__adddf3>
 8004088:	4602      	mov	r2, r0
 800408a:	460b      	mov	r3, r1
 800408c:	4610      	mov	r0, r2
 800408e:	4619      	mov	r1, r3
 8004090:	f7fc fd6a 	bl	8000b68 <__aeabi_d2iz>
 8004094:	4603      	mov	r3, r0
 8004096:	65fb      	str	r3, [r7, #92]	; 0x5c
  // now we want to compute 10^expval but we want to be sure it won't overflow
  exp2 = (int)(expval * 3.321928094887362 + 0.5);
 8004098:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800409a:	f7fc fa4b 	bl	8000534 <__aeabi_i2d>
 800409e:	a36a      	add	r3, pc, #424	; (adr r3, 8004248 <_etoa+0x318>)
 80040a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040a4:	f7fc fab0 	bl	8000608 <__aeabi_dmul>
 80040a8:	4602      	mov	r2, r0
 80040aa:	460b      	mov	r3, r1
 80040ac:	4610      	mov	r0, r2
 80040ae:	4619      	mov	r1, r3
 80040b0:	f04f 0200 	mov.w	r2, #0
 80040b4:	4b6c      	ldr	r3, [pc, #432]	; (8004268 <_etoa+0x338>)
 80040b6:	f7fc f8f1 	bl	800029c <__adddf3>
 80040ba:	4602      	mov	r2, r0
 80040bc:	460b      	mov	r3, r1
 80040be:	4610      	mov	r0, r2
 80040c0:	4619      	mov	r1, r3
 80040c2:	f7fc fd51 	bl	8000b68 <__aeabi_d2iz>
 80040c6:	4603      	mov	r3, r0
 80040c8:	64fb      	str	r3, [r7, #76]	; 0x4c
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 80040ca:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80040cc:	f7fc fa32 	bl	8000534 <__aeabi_i2d>
 80040d0:	a35f      	add	r3, pc, #380	; (adr r3, 8004250 <_etoa+0x320>)
 80040d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040d6:	f7fc fa97 	bl	8000608 <__aeabi_dmul>
 80040da:	4602      	mov	r2, r0
 80040dc:	460b      	mov	r3, r1
 80040de:	4614      	mov	r4, r2
 80040e0:	461d      	mov	r5, r3
 80040e2:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80040e4:	f7fc fa26 	bl	8000534 <__aeabi_i2d>
 80040e8:	a35b      	add	r3, pc, #364	; (adr r3, 8004258 <_etoa+0x328>)
 80040ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ee:	f7fc fa8b 	bl	8000608 <__aeabi_dmul>
 80040f2:	4602      	mov	r2, r0
 80040f4:	460b      	mov	r3, r1
 80040f6:	4620      	mov	r0, r4
 80040f8:	4629      	mov	r1, r5
 80040fa:	f7fc f8cd 	bl	8000298 <__aeabi_dsub>
 80040fe:	4602      	mov	r2, r0
 8004100:	460b      	mov	r3, r1
 8004102:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  const double z2 = z * z;
 8004106:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800410a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800410e:	f7fc fa7b 	bl	8000608 <__aeabi_dmul>
 8004112:	4602      	mov	r2, r0
 8004114:	460b      	mov	r3, r1
 8004116:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  conv.U = (uint64_t)(exp2 + 1023) << 52U;
 800411a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800411c:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 8004120:	17da      	asrs	r2, r3, #31
 8004122:	469a      	mov	sl, r3
 8004124:	4693      	mov	fp, r2
 8004126:	f04f 0200 	mov.w	r2, #0
 800412a:	f04f 0300 	mov.w	r3, #0
 800412e:	ea4f 530a 	mov.w	r3, sl, lsl #20
 8004132:	2200      	movs	r2, #0
 8004134:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_function#Continued_fractions_for_ex
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8004138:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 800413c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8004140:	4602      	mov	r2, r0
 8004142:	460b      	mov	r3, r1
 8004144:	f7fc f8aa 	bl	800029c <__adddf3>
 8004148:	4602      	mov	r2, r0
 800414a:	460b      	mov	r3, r1
 800414c:	4690      	mov	r8, r2
 800414e:	4699      	mov	r9, r3
 8004150:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004154:	f04f 0000 	mov.w	r0, #0
 8004158:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800415c:	f7fc f89c 	bl	8000298 <__aeabi_dsub>
 8004160:	4602      	mov	r2, r0
 8004162:	460b      	mov	r3, r1
 8004164:	4692      	mov	sl, r2
 8004166:	469b      	mov	fp, r3
 8004168:	f04f 0200 	mov.w	r2, #0
 800416c:	4b3f      	ldr	r3, [pc, #252]	; (800426c <_etoa+0x33c>)
 800416e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8004172:	f7fc fb73 	bl	800085c <__aeabi_ddiv>
 8004176:	4602      	mov	r2, r0
 8004178:	460b      	mov	r3, r1
 800417a:	4610      	mov	r0, r2
 800417c:	4619      	mov	r1, r3
 800417e:	f04f 0200 	mov.w	r2, #0
 8004182:	4b3b      	ldr	r3, [pc, #236]	; (8004270 <_etoa+0x340>)
 8004184:	f7fc f88a 	bl	800029c <__adddf3>
 8004188:	4602      	mov	r2, r0
 800418a:	460b      	mov	r3, r1
 800418c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8004190:	f7fc fb64 	bl	800085c <__aeabi_ddiv>
 8004194:	4602      	mov	r2, r0
 8004196:	460b      	mov	r3, r1
 8004198:	4610      	mov	r0, r2
 800419a:	4619      	mov	r1, r3
 800419c:	f04f 0200 	mov.w	r2, #0
 80041a0:	4b34      	ldr	r3, [pc, #208]	; (8004274 <_etoa+0x344>)
 80041a2:	f7fc f87b 	bl	800029c <__adddf3>
 80041a6:	4602      	mov	r2, r0
 80041a8:	460b      	mov	r3, r1
 80041aa:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80041ae:	f7fc fb55 	bl	800085c <__aeabi_ddiv>
 80041b2:	4602      	mov	r2, r0
 80041b4:	460b      	mov	r3, r1
 80041b6:	4650      	mov	r0, sl
 80041b8:	4659      	mov	r1, fp
 80041ba:	f7fc f86f 	bl	800029c <__adddf3>
 80041be:	4602      	mov	r2, r0
 80041c0:	460b      	mov	r3, r1
 80041c2:	4640      	mov	r0, r8
 80041c4:	4649      	mov	r1, r9
 80041c6:	f7fc fb49 	bl	800085c <__aeabi_ddiv>
 80041ca:	4602      	mov	r2, r0
 80041cc:	460b      	mov	r3, r1
 80041ce:	4610      	mov	r0, r2
 80041d0:	4619      	mov	r1, r3
 80041d2:	f04f 0200 	mov.w	r2, #0
 80041d6:	4b28      	ldr	r3, [pc, #160]	; (8004278 <_etoa+0x348>)
 80041d8:	f7fc f860 	bl	800029c <__adddf3>
 80041dc:	4602      	mov	r2, r0
 80041de:	460b      	mov	r3, r1
 80041e0:	4620      	mov	r0, r4
 80041e2:	4629      	mov	r1, r5
 80041e4:	f7fc fa10 	bl	8000608 <__aeabi_dmul>
 80041e8:	4602      	mov	r2, r0
 80041ea:	460b      	mov	r3, r1
 80041ec:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  // correct for rounding errors
  if (value < conv.F) {
 80041f0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80041f4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80041f8:	f7fc fc78 	bl	8000aec <__aeabi_dcmplt>
 80041fc:	4603      	mov	r3, r0
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d00d      	beq.n	800421e <_etoa+0x2ee>
    expval--;
 8004202:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004204:	3b01      	subs	r3, #1
 8004206:	65fb      	str	r3, [r7, #92]	; 0x5c
    conv.F /= 10;
 8004208:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800420c:	f04f 0200 	mov.w	r2, #0
 8004210:	4b17      	ldr	r3, [pc, #92]	; (8004270 <_etoa+0x340>)
 8004212:	f7fc fb23 	bl	800085c <__aeabi_ddiv>
 8004216:	4602      	mov	r2, r0
 8004218:	460b      	mov	r3, r1
 800421a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  }

  // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
  unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 800421e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004220:	2b63      	cmp	r3, #99	; 0x63
 8004222:	dc2b      	bgt.n	800427c <_etoa+0x34c>
 8004224:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004226:	f113 0f63 	cmn.w	r3, #99	; 0x63
 800422a:	db27      	blt.n	800427c <_etoa+0x34c>
 800422c:	2304      	movs	r3, #4
 800422e:	e026      	b.n	800427e <_etoa+0x34e>
 8004230:	509f79fb 	.word	0x509f79fb
 8004234:	3fd34413 	.word	0x3fd34413
 8004238:	8b60c8b3 	.word	0x8b60c8b3
 800423c:	3fc68a28 	.word	0x3fc68a28
 8004240:	636f4361 	.word	0x636f4361
 8004244:	3fd287a7 	.word	0x3fd287a7
 8004248:	0979a371 	.word	0x0979a371
 800424c:	400a934f 	.word	0x400a934f
 8004250:	bbb55516 	.word	0xbbb55516
 8004254:	40026bb1 	.word	0x40026bb1
 8004258:	fefa39ef 	.word	0xfefa39ef
 800425c:	3fe62e42 	.word	0x3fe62e42
 8004260:	7fefffff 	.word	0x7fefffff
 8004264:	3ff80000 	.word	0x3ff80000
 8004268:	3fe00000 	.word	0x3fe00000
 800426c:	402c0000 	.word	0x402c0000
 8004270:	40240000 	.word	0x40240000
 8004274:	40180000 	.word	0x40180000
 8004278:	3ff00000 	.word	0x3ff00000
 800427c:	2305      	movs	r3, #5
 800427e:	65bb      	str	r3, [r7, #88]	; 0x58

  // in "%g" mode, "prec" is the number of *significant figures* not decimals
  if (flags & FLAGS_ADAPT_EXP) {
 8004280:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004284:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004288:	2b00      	cmp	r3, #0
 800428a:	d03d      	beq.n	8004308 <_etoa+0x3d8>
    // do we want to fall-back to "%f" mode?
    if ((value >= 1e-4) && (value < 1e6)) {
 800428c:	a368      	add	r3, pc, #416	; (adr r3, 8004430 <_etoa+0x500>)
 800428e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004292:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004296:	f7fc fc3d 	bl	8000b14 <__aeabi_dcmpge>
 800429a:	4603      	mov	r3, r0
 800429c:	2b00      	cmp	r3, #0
 800429e:	d024      	beq.n	80042ea <_etoa+0x3ba>
 80042a0:	a365      	add	r3, pc, #404	; (adr r3, 8004438 <_etoa+0x508>)
 80042a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042a6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80042aa:	f7fc fc1f 	bl	8000aec <__aeabi_dcmplt>
 80042ae:	4603      	mov	r3, r0
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d01a      	beq.n	80042ea <_etoa+0x3ba>
      if ((int)prec > expval) {
 80042b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80042b8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80042ba:	429a      	cmp	r2, r3
 80042bc:	da07      	bge.n	80042ce <_etoa+0x39e>
        prec = (unsigned)((int)prec - expval - 1);
 80042be:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80042c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80042c4:	1ad3      	subs	r3, r2, r3
 80042c6:	3b01      	subs	r3, #1
 80042c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80042cc:	e002      	b.n	80042d4 <_etoa+0x3a4>
      }
      else {
        prec = 0;
 80042ce:	2300      	movs	r3, #0
 80042d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      }
      flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 80042d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80042d8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80042dc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      // no characters in exponent
      minwidth = 0U;
 80042e0:	2300      	movs	r3, #0
 80042e2:	65bb      	str	r3, [r7, #88]	; 0x58
      expval   = 0;
 80042e4:	2300      	movs	r3, #0
 80042e6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80042e8:	e00e      	b.n	8004308 <_etoa+0x3d8>
    }
    else {
      // we use one sigfig for the whole part
      if ((prec > 0) && (flags & FLAGS_PRECISION)) {
 80042ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d00a      	beq.n	8004308 <_etoa+0x3d8>
 80042f2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80042f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d004      	beq.n	8004308 <_etoa+0x3d8>
        --prec;
 80042fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004302:	3b01      	subs	r3, #1
 8004304:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      }
    }
  }

  // will everything fit?
  unsigned int fwidth = width;
 8004308:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800430c:	657b      	str	r3, [r7, #84]	; 0x54
  if (width > minwidth) {
 800430e:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8004312:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004314:	429a      	cmp	r2, r3
 8004316:	d904      	bls.n	8004322 <_etoa+0x3f2>
    // we didn't fall-back so subtract the characters required for the exponent
    fwidth -= minwidth;
 8004318:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800431a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800431c:	1ad3      	subs	r3, r2, r3
 800431e:	657b      	str	r3, [r7, #84]	; 0x54
 8004320:	e001      	b.n	8004326 <_etoa+0x3f6>
  } else {
    // not enough characters, so go back to default sizing
    fwidth = 0U;
 8004322:	2300      	movs	r3, #0
 8004324:	657b      	str	r3, [r7, #84]	; 0x54
  }
  if ((flags & FLAGS_LEFT) && minwidth) {
 8004326:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800432a:	f003 0302 	and.w	r3, r3, #2
 800432e:	2b00      	cmp	r3, #0
 8004330:	d004      	beq.n	800433c <_etoa+0x40c>
 8004332:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004334:	2b00      	cmp	r3, #0
 8004336:	d001      	beq.n	800433c <_etoa+0x40c>
    // if we're padding on the right, DON'T pad the floating part
    fwidth = 0U;
 8004338:	2300      	movs	r3, #0
 800433a:	657b      	str	r3, [r7, #84]	; 0x54
  }

  // rescale the float value
  if (expval) {
 800433c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800433e:	2b00      	cmp	r3, #0
 8004340:	d009      	beq.n	8004356 <_etoa+0x426>
    value /= conv.F;
 8004342:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004346:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800434a:	f7fc fa87 	bl	800085c <__aeabi_ddiv>
 800434e:	4602      	mov	r2, r0
 8004350:	460b      	mov	r3, r1
 8004352:	e9c7 2304 	strd	r2, r3, [r7, #16]
  }

  // output the floating part
  const size_t start_idx = idx;
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	637b      	str	r3, [r7, #52]	; 0x34
  idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADAPT_EXP);
 800435a:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 800435e:	2b00      	cmp	r3, #0
 8004360:	d006      	beq.n	8004370 <_etoa+0x440>
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	60bb      	str	r3, [r7, #8]
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800436c:	60fb      	str	r3, [r7, #12]
 800436e:	e003      	b.n	8004378 <_etoa+0x448>
 8004370:	ed97 7b04 	vldr	d7, [r7, #16]
 8004374:	ed87 7b02 	vstr	d7, [r7, #8]
 8004378:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800437c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004380:	9302      	str	r3, [sp, #8]
 8004382:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004384:	9301      	str	r3, [sp, #4]
 8004386:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800438a:	9300      	str	r3, [sp, #0]
 800438c:	ed97 0b02 	vldr	d0, [r7, #8]
 8004390:	69bb      	ldr	r3, [r7, #24]
 8004392:	69fa      	ldr	r2, [r7, #28]
 8004394:	6a39      	ldr	r1, [r7, #32]
 8004396:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004398:	f7ff fb72 	bl	8003a80 <_ftoa>
 800439c:	61f8      	str	r0, [r7, #28]

  // output the exponent part
  if (minwidth) {
 800439e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d03f      	beq.n	8004424 <_etoa+0x4f4>
    // output the exponential symbol
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 80043a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80043a8:	f003 0320 	and.w	r3, r3, #32
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d001      	beq.n	80043b4 <_etoa+0x484>
 80043b0:	2045      	movs	r0, #69	; 0x45
 80043b2:	e000      	b.n	80043b6 <_etoa+0x486>
 80043b4:	2065      	movs	r0, #101	; 0x65
 80043b6:	69fa      	ldr	r2, [r7, #28]
 80043b8:	1c53      	adds	r3, r2, #1
 80043ba:	61fb      	str	r3, [r7, #28]
 80043bc:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 80043be:	69bb      	ldr	r3, [r7, #24]
 80043c0:	6a39      	ldr	r1, [r7, #32]
 80043c2:	47a0      	blx	r4
    // output the exponent value
    idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10, 0, minwidth-1, FLAGS_ZEROPAD | FLAGS_PLUS);
 80043c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	bfb8      	it	lt
 80043ca:	425b      	neglt	r3, r3
 80043cc:	4618      	mov	r0, r3
 80043ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043d0:	0fdb      	lsrs	r3, r3, #31
 80043d2:	b2db      	uxtb	r3, r3
 80043d4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80043d6:	3a01      	subs	r2, #1
 80043d8:	2105      	movs	r1, #5
 80043da:	9105      	str	r1, [sp, #20]
 80043dc:	9204      	str	r2, [sp, #16]
 80043de:	2200      	movs	r2, #0
 80043e0:	9203      	str	r2, [sp, #12]
 80043e2:	220a      	movs	r2, #10
 80043e4:	9202      	str	r2, [sp, #8]
 80043e6:	9301      	str	r3, [sp, #4]
 80043e8:	9000      	str	r0, [sp, #0]
 80043ea:	69bb      	ldr	r3, [r7, #24]
 80043ec:	69fa      	ldr	r2, [r7, #28]
 80043ee:	6a39      	ldr	r1, [r7, #32]
 80043f0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80043f2:	f7ff fa70 	bl	80038d6 <_ntoa_long>
 80043f6:	61f8      	str	r0, [r7, #28]
    // might need to right-pad spaces
    if (flags & FLAGS_LEFT) {
 80043f8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80043fc:	f003 0302 	and.w	r3, r3, #2
 8004400:	2b00      	cmp	r3, #0
 8004402:	d00f      	beq.n	8004424 <_etoa+0x4f4>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 8004404:	e007      	b.n	8004416 <_etoa+0x4e6>
 8004406:	69fa      	ldr	r2, [r7, #28]
 8004408:	1c53      	adds	r3, r2, #1
 800440a:	61fb      	str	r3, [r7, #28]
 800440c:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800440e:	69bb      	ldr	r3, [r7, #24]
 8004410:	6a39      	ldr	r1, [r7, #32]
 8004412:	2020      	movs	r0, #32
 8004414:	47a0      	blx	r4
 8004416:	69fa      	ldr	r2, [r7, #28]
 8004418:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800441a:	1ad3      	subs	r3, r2, r3
 800441c:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8004420:	429a      	cmp	r2, r3
 8004422:	d8f0      	bhi.n	8004406 <_etoa+0x4d6>
    }
  }
  return idx;
 8004424:	69fb      	ldr	r3, [r7, #28]
}
 8004426:	4618      	mov	r0, r3
 8004428:	3764      	adds	r7, #100	; 0x64
 800442a:	46bd      	mov	sp, r7
 800442c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004430:	eb1c432d 	.word	0xeb1c432d
 8004434:	3f1a36e2 	.word	0x3f1a36e2
 8004438:	00000000 	.word	0x00000000
 800443c:	412e8480 	.word	0x412e8480

08004440 <_vsnprintf>:
#endif  // PRINTF_SUPPORT_FLOAT


// internal vsnprintf
static int _vsnprintf(out_fct_type out, char* buffer, const size_t maxlen, const char* format, va_list va)
{
 8004440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004444:	b0a3      	sub	sp, #140	; 0x8c
 8004446:	af0a      	add	r7, sp, #40	; 0x28
 8004448:	6178      	str	r0, [r7, #20]
 800444a:	6139      	str	r1, [r7, #16]
 800444c:	60fa      	str	r2, [r7, #12]
 800444e:	60bb      	str	r3, [r7, #8]
  unsigned int flags, width, precision, n;
  size_t idx = 0U;
 8004450:	2300      	movs	r3, #0
 8004452:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (!buffer) {
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	2b00      	cmp	r3, #0
 8004458:	f040 84cf 	bne.w	8004dfa <_vsnprintf+0x9ba>
    // use null output function
    out = _out_null;
 800445c:	4ba8      	ldr	r3, [pc, #672]	; (8004700 <_vsnprintf+0x2c0>)
 800445e:	617b      	str	r3, [r7, #20]
  }

  while (*format)
 8004460:	f000 bccb 	b.w	8004dfa <_vsnprintf+0x9ba>
  {
    // format specifier?  %[flags][width][.precision][length]
    if (*format != '%') {
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	781b      	ldrb	r3, [r3, #0]
 8004468:	2b25      	cmp	r3, #37	; 0x25
 800446a:	d00d      	beq.n	8004488 <_vsnprintf+0x48>
      // no
      out(*format, buffer, idx++, maxlen);
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	7818      	ldrb	r0, [r3, #0]
 8004470:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004472:	1c53      	adds	r3, r2, #1
 8004474:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004476:	697c      	ldr	r4, [r7, #20]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6939      	ldr	r1, [r7, #16]
 800447c:	47a0      	blx	r4
      format++;
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	3301      	adds	r3, #1
 8004482:	60bb      	str	r3, [r7, #8]
      continue;
 8004484:	f000 bcb9 	b.w	8004dfa <_vsnprintf+0x9ba>
    }
    else {
      // yes, evaluate it
      format++;
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	3301      	adds	r3, #1
 800448c:	60bb      	str	r3, [r7, #8]
    }

    // evaluate flags
    flags = 0U;
 800448e:	2300      	movs	r3, #0
 8004490:	65fb      	str	r3, [r7, #92]	; 0x5c
    do {
      switch (*format) {
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	781b      	ldrb	r3, [r3, #0]
 8004496:	3b20      	subs	r3, #32
 8004498:	2b10      	cmp	r3, #16
 800449a:	d857      	bhi.n	800454c <_vsnprintf+0x10c>
 800449c:	a201      	add	r2, pc, #4	; (adr r2, 80044a4 <_vsnprintf+0x64>)
 800449e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044a2:	bf00      	nop
 80044a4:	08004525 	.word	0x08004525
 80044a8:	0800454d 	.word	0x0800454d
 80044ac:	0800454d 	.word	0x0800454d
 80044b0:	08004539 	.word	0x08004539
 80044b4:	0800454d 	.word	0x0800454d
 80044b8:	0800454d 	.word	0x0800454d
 80044bc:	0800454d 	.word	0x0800454d
 80044c0:	0800454d 	.word	0x0800454d
 80044c4:	0800454d 	.word	0x0800454d
 80044c8:	0800454d 	.word	0x0800454d
 80044cc:	0800454d 	.word	0x0800454d
 80044d0:	08004511 	.word	0x08004511
 80044d4:	0800454d 	.word	0x0800454d
 80044d8:	080044fd 	.word	0x080044fd
 80044dc:	0800454d 	.word	0x0800454d
 80044e0:	0800454d 	.word	0x0800454d
 80044e4:	080044e9 	.word	0x080044e9
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 80044e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044ea:	f043 0301 	orr.w	r3, r3, #1
 80044ee:	65fb      	str	r3, [r7, #92]	; 0x5c
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	3301      	adds	r3, #1
 80044f4:	60bb      	str	r3, [r7, #8]
 80044f6:	2301      	movs	r3, #1
 80044f8:	653b      	str	r3, [r7, #80]	; 0x50
 80044fa:	e02a      	b.n	8004552 <_vsnprintf+0x112>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 80044fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044fe:	f043 0302 	orr.w	r3, r3, #2
 8004502:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	3301      	adds	r3, #1
 8004508:	60bb      	str	r3, [r7, #8]
 800450a:	2301      	movs	r3, #1
 800450c:	653b      	str	r3, [r7, #80]	; 0x50
 800450e:	e020      	b.n	8004552 <_vsnprintf+0x112>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 8004510:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004512:	f043 0304 	orr.w	r3, r3, #4
 8004516:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	3301      	adds	r3, #1
 800451c:	60bb      	str	r3, [r7, #8]
 800451e:	2301      	movs	r3, #1
 8004520:	653b      	str	r3, [r7, #80]	; 0x50
 8004522:	e016      	b.n	8004552 <_vsnprintf+0x112>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 8004524:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004526:	f043 0308 	orr.w	r3, r3, #8
 800452a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	3301      	adds	r3, #1
 8004530:	60bb      	str	r3, [r7, #8]
 8004532:	2301      	movs	r3, #1
 8004534:	653b      	str	r3, [r7, #80]	; 0x50
 8004536:	e00c      	b.n	8004552 <_vsnprintf+0x112>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 8004538:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800453a:	f043 0310 	orr.w	r3, r3, #16
 800453e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	3301      	adds	r3, #1
 8004544:	60bb      	str	r3, [r7, #8]
 8004546:	2301      	movs	r3, #1
 8004548:	653b      	str	r3, [r7, #80]	; 0x50
 800454a:	e002      	b.n	8004552 <_vsnprintf+0x112>
        default :                                   n = 0U; break;
 800454c:	2300      	movs	r3, #0
 800454e:	653b      	str	r3, [r7, #80]	; 0x50
 8004550:	bf00      	nop
      }
    } while (n);
 8004552:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004554:	2b00      	cmp	r3, #0
 8004556:	d19c      	bne.n	8004492 <_vsnprintf+0x52>

    // evaluate width field
    width = 0U;
 8004558:	2300      	movs	r3, #0
 800455a:	65bb      	str	r3, [r7, #88]	; 0x58
    if (_is_digit(*format)) {
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	781b      	ldrb	r3, [r3, #0]
 8004560:	4618      	mov	r0, r3
 8004562:	f7ff f851 	bl	8003608 <_is_digit>
 8004566:	4603      	mov	r3, r0
 8004568:	2b00      	cmp	r3, #0
 800456a:	d006      	beq.n	800457a <_vsnprintf+0x13a>
      width = _atoi(&format);
 800456c:	f107 0308 	add.w	r3, r7, #8
 8004570:	4618      	mov	r0, r3
 8004572:	f7ff f860 	bl	8003636 <_atoi>
 8004576:	65b8      	str	r0, [r7, #88]	; 0x58
 8004578:	e01a      	b.n	80045b0 <_vsnprintf+0x170>
    }
    else if (*format == '*') {
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	781b      	ldrb	r3, [r3, #0]
 800457e:	2b2a      	cmp	r3, #42	; 0x2a
 8004580:	d116      	bne.n	80045b0 <_vsnprintf+0x170>
      const int w = va_arg(va, int);
 8004582:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004586:	1d1a      	adds	r2, r3, #4
 8004588:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	63bb      	str	r3, [r7, #56]	; 0x38
      if (w < 0) {
 8004590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004592:	2b00      	cmp	r3, #0
 8004594:	da07      	bge.n	80045a6 <_vsnprintf+0x166>
        flags |= FLAGS_LEFT;    // reverse padding
 8004596:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004598:	f043 0302 	orr.w	r3, r3, #2
 800459c:	65fb      	str	r3, [r7, #92]	; 0x5c
        width = (unsigned int)-w;
 800459e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045a0:	425b      	negs	r3, r3
 80045a2:	65bb      	str	r3, [r7, #88]	; 0x58
 80045a4:	e001      	b.n	80045aa <_vsnprintf+0x16a>
      }
      else {
        width = (unsigned int)w;
 80045a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045a8:	65bb      	str	r3, [r7, #88]	; 0x58
      }
      format++;
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	3301      	adds	r3, #1
 80045ae:	60bb      	str	r3, [r7, #8]
    }

    // evaluate precision field
    precision = 0U;
 80045b0:	2300      	movs	r3, #0
 80045b2:	657b      	str	r3, [r7, #84]	; 0x54
    if (*format == '.') {
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	781b      	ldrb	r3, [r3, #0]
 80045b8:	2b2e      	cmp	r3, #46	; 0x2e
 80045ba:	d127      	bne.n	800460c <_vsnprintf+0x1cc>
      flags |= FLAGS_PRECISION;
 80045bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80045be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80045c2:	65fb      	str	r3, [r7, #92]	; 0x5c
      format++;
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	3301      	adds	r3, #1
 80045c8:	60bb      	str	r3, [r7, #8]
      if (_is_digit(*format)) {
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	781b      	ldrb	r3, [r3, #0]
 80045ce:	4618      	mov	r0, r3
 80045d0:	f7ff f81a 	bl	8003608 <_is_digit>
 80045d4:	4603      	mov	r3, r0
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d006      	beq.n	80045e8 <_vsnprintf+0x1a8>
        precision = _atoi(&format);
 80045da:	f107 0308 	add.w	r3, r7, #8
 80045de:	4618      	mov	r0, r3
 80045e0:	f7ff f829 	bl	8003636 <_atoi>
 80045e4:	6578      	str	r0, [r7, #84]	; 0x54
 80045e6:	e011      	b.n	800460c <_vsnprintf+0x1cc>
      }
      else if (*format == '*') {
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	781b      	ldrb	r3, [r3, #0]
 80045ec:	2b2a      	cmp	r3, #42	; 0x2a
 80045ee:	d10d      	bne.n	800460c <_vsnprintf+0x1cc>
        const int prec = (int)va_arg(va, int);
 80045f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80045f4:	1d1a      	adds	r2, r3, #4
 80045f6:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	637b      	str	r3, [r7, #52]	; 0x34
        precision = prec > 0 ? (unsigned int)prec : 0U;
 80045fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004600:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004604:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	3301      	adds	r3, #1
 800460a:	60bb      	str	r3, [r7, #8]
      }
    }

    // evaluate length field
    switch (*format) {
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	781b      	ldrb	r3, [r3, #0]
 8004610:	3b68      	subs	r3, #104	; 0x68
 8004612:	2b12      	cmp	r3, #18
 8004614:	d866      	bhi.n	80046e4 <_vsnprintf+0x2a4>
 8004616:	a201      	add	r2, pc, #4	; (adr r2, 800461c <_vsnprintf+0x1dc>)
 8004618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800461c:	0800468f 	.word	0x0800468f
 8004620:	080046e5 	.word	0x080046e5
 8004624:	080046c5 	.word	0x080046c5
 8004628:	080046e5 	.word	0x080046e5
 800462c:	08004669 	.word	0x08004669
 8004630:	080046e5 	.word	0x080046e5
 8004634:	080046e5 	.word	0x080046e5
 8004638:	080046e5 	.word	0x080046e5
 800463c:	080046e5 	.word	0x080046e5
 8004640:	080046e5 	.word	0x080046e5
 8004644:	080046e5 	.word	0x080046e5
 8004648:	080046e5 	.word	0x080046e5
 800464c:	080046b5 	.word	0x080046b5
 8004650:	080046e5 	.word	0x080046e5
 8004654:	080046e5 	.word	0x080046e5
 8004658:	080046e5 	.word	0x080046e5
 800465c:	080046e5 	.word	0x080046e5
 8004660:	080046e5 	.word	0x080046e5
 8004664:	080046d5 	.word	0x080046d5
      case 'l' :
        flags |= FLAGS_LONG;
 8004668:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800466a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800466e:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	3301      	adds	r3, #1
 8004674:	60bb      	str	r3, [r7, #8]
        if (*format == 'l') {
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	781b      	ldrb	r3, [r3, #0]
 800467a:	2b6c      	cmp	r3, #108	; 0x6c
 800467c:	d134      	bne.n	80046e8 <_vsnprintf+0x2a8>
          flags |= FLAGS_LONG_LONG;
 800467e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004680:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004684:	65fb      	str	r3, [r7, #92]	; 0x5c
          format++;
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	3301      	adds	r3, #1
 800468a:	60bb      	str	r3, [r7, #8]
        }
        break;
 800468c:	e02c      	b.n	80046e8 <_vsnprintf+0x2a8>
      case 'h' :
        flags |= FLAGS_SHORT;
 800468e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004690:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004694:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	3301      	adds	r3, #1
 800469a:	60bb      	str	r3, [r7, #8]
        if (*format == 'h') {
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	781b      	ldrb	r3, [r3, #0]
 80046a0:	2b68      	cmp	r3, #104	; 0x68
 80046a2:	d123      	bne.n	80046ec <_vsnprintf+0x2ac>
          flags |= FLAGS_CHAR;
 80046a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80046a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046aa:	65fb      	str	r3, [r7, #92]	; 0x5c
          format++;
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	3301      	adds	r3, #1
 80046b0:	60bb      	str	r3, [r7, #8]
        }
        break;
 80046b2:	e01b      	b.n	80046ec <_vsnprintf+0x2ac>
#if defined(PRINTF_SUPPORT_PTRDIFF_T)
      case 't' :
        flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 80046b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80046b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046ba:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	3301      	adds	r3, #1
 80046c0:	60bb      	str	r3, [r7, #8]
        break;
 80046c2:	e014      	b.n	80046ee <_vsnprintf+0x2ae>
#endif
      case 'j' :
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 80046c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80046c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80046ca:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	3301      	adds	r3, #1
 80046d0:	60bb      	str	r3, [r7, #8]
        break;
 80046d2:	e00c      	b.n	80046ee <_vsnprintf+0x2ae>
      case 'z' :
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 80046d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80046d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046da:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	3301      	adds	r3, #1
 80046e0:	60bb      	str	r3, [r7, #8]
        break;
 80046e2:	e004      	b.n	80046ee <_vsnprintf+0x2ae>
      default :
        break;
 80046e4:	bf00      	nop
 80046e6:	e002      	b.n	80046ee <_vsnprintf+0x2ae>
        break;
 80046e8:	bf00      	nop
 80046ea:	e000      	b.n	80046ee <_vsnprintf+0x2ae>
        break;
 80046ec:	bf00      	nop
    }

    // evaluate specifier
    switch (*format) {
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	781b      	ldrb	r3, [r3, #0]
 80046f2:	2b67      	cmp	r3, #103	; 0x67
 80046f4:	f300 80b8 	bgt.w	8004868 <_vsnprintf+0x428>
 80046f8:	2b25      	cmp	r3, #37	; 0x25
 80046fa:	da27      	bge.n	800474c <_vsnprintf+0x30c>
 80046fc:	e370      	b.n	8004de0 <_vsnprintf+0x9a0>
 80046fe:	bf00      	nop
 8004700:	0800358d 	.word	0x0800358d
 8004704:	3b69      	subs	r3, #105	; 0x69
 8004706:	2201      	movs	r2, #1
 8004708:	fa02 f303 	lsl.w	r3, r2, r3
 800470c:	f249 0241 	movw	r2, #36929	; 0x9041
 8004710:	401a      	ands	r2, r3
 8004712:	2a00      	cmp	r2, #0
 8004714:	bf14      	ite	ne
 8004716:	2201      	movne	r2, #1
 8004718:	2200      	moveq	r2, #0
 800471a:	b2d2      	uxtb	r2, r2
 800471c:	2a00      	cmp	r2, #0
 800471e:	f040 80aa 	bne.w	8004876 <_vsnprintf+0x436>
 8004722:	f003 0280 	and.w	r2, r3, #128	; 0x80
 8004726:	2a00      	cmp	r2, #0
 8004728:	bf14      	ite	ne
 800472a:	2201      	movne	r2, #1
 800472c:	2200      	moveq	r2, #0
 800472e:	b2d2      	uxtb	r2, r2
 8004730:	2a00      	cmp	r2, #0
 8004732:	f040 82fb 	bne.w	8004d2c <_vsnprintf+0x8ec>
 8004736:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800473a:	2b00      	cmp	r3, #0
 800473c:	bf14      	ite	ne
 800473e:	2301      	movne	r3, #1
 8004740:	2300      	moveq	r3, #0
 8004742:	b2db      	uxtb	r3, r3
 8004744:	2b00      	cmp	r3, #0
 8004746:	f040 828d 	bne.w	8004c64 <_vsnprintf+0x824>
 800474a:	e349      	b.n	8004de0 <_vsnprintf+0x9a0>
 800474c:	3b25      	subs	r3, #37	; 0x25
 800474e:	2b42      	cmp	r3, #66	; 0x42
 8004750:	f200 8346 	bhi.w	8004de0 <_vsnprintf+0x9a0>
 8004754:	a201      	add	r2, pc, #4	; (adr r2, 800475c <_vsnprintf+0x31c>)
 8004756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800475a:	bf00      	nop
 800475c:	08004dc9 	.word	0x08004dc9
 8004760:	08004de1 	.word	0x08004de1
 8004764:	08004de1 	.word	0x08004de1
 8004768:	08004de1 	.word	0x08004de1
 800476c:	08004de1 	.word	0x08004de1
 8004770:	08004de1 	.word	0x08004de1
 8004774:	08004de1 	.word	0x08004de1
 8004778:	08004de1 	.word	0x08004de1
 800477c:	08004de1 	.word	0x08004de1
 8004780:	08004de1 	.word	0x08004de1
 8004784:	08004de1 	.word	0x08004de1
 8004788:	08004de1 	.word	0x08004de1
 800478c:	08004de1 	.word	0x08004de1
 8004790:	08004de1 	.word	0x08004de1
 8004794:	08004de1 	.word	0x08004de1
 8004798:	08004de1 	.word	0x08004de1
 800479c:	08004de1 	.word	0x08004de1
 80047a0:	08004de1 	.word	0x08004de1
 80047a4:	08004de1 	.word	0x08004de1
 80047a8:	08004de1 	.word	0x08004de1
 80047ac:	08004de1 	.word	0x08004de1
 80047b0:	08004de1 	.word	0x08004de1
 80047b4:	08004de1 	.word	0x08004de1
 80047b8:	08004de1 	.word	0x08004de1
 80047bc:	08004de1 	.word	0x08004de1
 80047c0:	08004de1 	.word	0x08004de1
 80047c4:	08004de1 	.word	0x08004de1
 80047c8:	08004de1 	.word	0x08004de1
 80047cc:	08004de1 	.word	0x08004de1
 80047d0:	08004de1 	.word	0x08004de1
 80047d4:	08004de1 	.word	0x08004de1
 80047d8:	08004de1 	.word	0x08004de1
 80047dc:	08004b7d 	.word	0x08004b7d
 80047e0:	08004b2d 	.word	0x08004b2d
 80047e4:	08004b7d 	.word	0x08004b7d
 80047e8:	08004de1 	.word	0x08004de1
 80047ec:	08004de1 	.word	0x08004de1
 80047f0:	08004de1 	.word	0x08004de1
 80047f4:	08004de1 	.word	0x08004de1
 80047f8:	08004de1 	.word	0x08004de1
 80047fc:	08004de1 	.word	0x08004de1
 8004800:	08004de1 	.word	0x08004de1
 8004804:	08004de1 	.word	0x08004de1
 8004808:	08004de1 	.word	0x08004de1
 800480c:	08004de1 	.word	0x08004de1
 8004810:	08004de1 	.word	0x08004de1
 8004814:	08004de1 	.word	0x08004de1
 8004818:	08004de1 	.word	0x08004de1
 800481c:	08004de1 	.word	0x08004de1
 8004820:	08004de1 	.word	0x08004de1
 8004824:	08004de1 	.word	0x08004de1
 8004828:	08004877 	.word	0x08004877
 800482c:	08004de1 	.word	0x08004de1
 8004830:	08004de1 	.word	0x08004de1
 8004834:	08004de1 	.word	0x08004de1
 8004838:	08004de1 	.word	0x08004de1
 800483c:	08004de1 	.word	0x08004de1
 8004840:	08004de1 	.word	0x08004de1
 8004844:	08004de1 	.word	0x08004de1
 8004848:	08004de1 	.word	0x08004de1
 800484c:	08004de1 	.word	0x08004de1
 8004850:	08004877 	.word	0x08004877
 8004854:	08004bed 	.word	0x08004bed
 8004858:	08004877 	.word	0x08004877
 800485c:	08004b7d 	.word	0x08004b7d
 8004860:	08004b2d 	.word	0x08004b2d
 8004864:	08004b7d 	.word	0x08004b7d
 8004868:	2b78      	cmp	r3, #120	; 0x78
 800486a:	f300 82b9 	bgt.w	8004de0 <_vsnprintf+0x9a0>
 800486e:	2b69      	cmp	r3, #105	; 0x69
 8004870:	f6bf af48 	bge.w	8004704 <_vsnprintf+0x2c4>
 8004874:	e2b4      	b.n	8004de0 <_vsnprintf+0x9a0>
      case 'X' :
      case 'o' :
      case 'b' : {
        // set the base
        unsigned int base;
        if (*format == 'x' || *format == 'X') {
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	781b      	ldrb	r3, [r3, #0]
 800487a:	2b78      	cmp	r3, #120	; 0x78
 800487c:	d003      	beq.n	8004886 <_vsnprintf+0x446>
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	781b      	ldrb	r3, [r3, #0]
 8004882:	2b58      	cmp	r3, #88	; 0x58
 8004884:	d102      	bne.n	800488c <_vsnprintf+0x44c>
          base = 16U;
 8004886:	2310      	movs	r3, #16
 8004888:	64bb      	str	r3, [r7, #72]	; 0x48
 800488a:	e013      	b.n	80048b4 <_vsnprintf+0x474>
        }
        else if (*format == 'o') {
 800488c:	68bb      	ldr	r3, [r7, #8]
 800488e:	781b      	ldrb	r3, [r3, #0]
 8004890:	2b6f      	cmp	r3, #111	; 0x6f
 8004892:	d102      	bne.n	800489a <_vsnprintf+0x45a>
          base =  8U;
 8004894:	2308      	movs	r3, #8
 8004896:	64bb      	str	r3, [r7, #72]	; 0x48
 8004898:	e00c      	b.n	80048b4 <_vsnprintf+0x474>
        }
        else if (*format == 'b') {
 800489a:	68bb      	ldr	r3, [r7, #8]
 800489c:	781b      	ldrb	r3, [r3, #0]
 800489e:	2b62      	cmp	r3, #98	; 0x62
 80048a0:	d102      	bne.n	80048a8 <_vsnprintf+0x468>
          base =  2U;
 80048a2:	2302      	movs	r3, #2
 80048a4:	64bb      	str	r3, [r7, #72]	; 0x48
 80048a6:	e005      	b.n	80048b4 <_vsnprintf+0x474>
        }
        else {
          base = 10U;
 80048a8:	230a      	movs	r3, #10
 80048aa:	64bb      	str	r3, [r7, #72]	; 0x48
          flags &= ~FLAGS_HASH;   // no hash for dec format
 80048ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80048ae:	f023 0310 	bic.w	r3, r3, #16
 80048b2:	65fb      	str	r3, [r7, #92]	; 0x5c
        }
        // uppercase
        if (*format == 'X') {
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	781b      	ldrb	r3, [r3, #0]
 80048b8:	2b58      	cmp	r3, #88	; 0x58
 80048ba:	d103      	bne.n	80048c4 <_vsnprintf+0x484>
          flags |= FLAGS_UPPERCASE;
 80048bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80048be:	f043 0320 	orr.w	r3, r3, #32
 80048c2:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // no plus or space flag for u, x, X, o, b
        if ((*format != 'i') && (*format != 'd')) {
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	781b      	ldrb	r3, [r3, #0]
 80048c8:	2b69      	cmp	r3, #105	; 0x69
 80048ca:	d007      	beq.n	80048dc <_vsnprintf+0x49c>
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	781b      	ldrb	r3, [r3, #0]
 80048d0:	2b64      	cmp	r3, #100	; 0x64
 80048d2:	d003      	beq.n	80048dc <_vsnprintf+0x49c>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 80048d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80048d6:	f023 030c 	bic.w	r3, r3, #12
 80048da:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // ignore '0' flag when precision is given
        if (flags & FLAGS_PRECISION) {
 80048dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80048de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d003      	beq.n	80048ee <_vsnprintf+0x4ae>
          flags &= ~FLAGS_ZEROPAD;
 80048e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80048e8:	f023 0301 	bic.w	r3, r3, #1
 80048ec:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // convert the integer
        if ((*format == 'i') || (*format == 'd')) {
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	781b      	ldrb	r3, [r3, #0]
 80048f2:	2b69      	cmp	r3, #105	; 0x69
 80048f4:	d004      	beq.n	8004900 <_vsnprintf+0x4c0>
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	781b      	ldrb	r3, [r3, #0]
 80048fa:	2b64      	cmp	r3, #100	; 0x64
 80048fc:	f040 8098 	bne.w	8004a30 <_vsnprintf+0x5f0>
          // signed
          if (flags & FLAGS_LONG_LONG) {
 8004900:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004902:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004906:	2b00      	cmp	r3, #0
 8004908:	d031      	beq.n	800496e <_vsnprintf+0x52e>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            const long long value = va_arg(va, long long);
 800490a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800490e:	3307      	adds	r3, #7
 8004910:	f023 0307 	bic.w	r3, r3, #7
 8004914:	f103 0208 	add.w	r2, r3, #8
 8004918:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 800491c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004920:	e9c7 2306 	strd	r2, r3, [r7, #24]
            idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8004924:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004928:	2b00      	cmp	r3, #0
 800492a:	da06      	bge.n	800493a <_vsnprintf+0x4fa>
 800492c:	2100      	movs	r1, #0
 800492e:	f1d2 0800 	rsbs	r8, r2, #0
 8004932:	eb61 0903 	sbc.w	r9, r1, r3
 8004936:	4642      	mov	r2, r8
 8004938:	464b      	mov	r3, r9
 800493a:	69f9      	ldr	r1, [r7, #28]
 800493c:	0fc9      	lsrs	r1, r1, #31
 800493e:	b2c9      	uxtb	r1, r1
 8004940:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8004942:	2400      	movs	r4, #0
 8004944:	4682      	mov	sl, r0
 8004946:	46a3      	mov	fp, r4
 8004948:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800494a:	9008      	str	r0, [sp, #32]
 800494c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800494e:	9007      	str	r0, [sp, #28]
 8004950:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8004952:	9006      	str	r0, [sp, #24]
 8004954:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8004958:	9102      	str	r1, [sp, #8]
 800495a:	e9cd 2300 	strd	r2, r3, [sp]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004962:	6939      	ldr	r1, [r7, #16]
 8004964:	6978      	ldr	r0, [r7, #20]
 8004966:	f7ff f81c 	bl	80039a2 <_ntoa_long_long>
 800496a:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 800496c:	e0da      	b.n	8004b24 <_vsnprintf+0x6e4>
#endif
          }
          else if (flags & FLAGS_LONG) {
 800496e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004970:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004974:	2b00      	cmp	r3, #0
 8004976:	d020      	beq.n	80049ba <_vsnprintf+0x57a>
            const long value = va_arg(va, long);
 8004978:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800497c:	1d1a      	adds	r2, r3, #4
 800497e:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	627b      	str	r3, [r7, #36]	; 0x24
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8004986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004988:	2b00      	cmp	r3, #0
 800498a:	bfb8      	it	lt
 800498c:	425b      	neglt	r3, r3
 800498e:	4619      	mov	r1, r3
 8004990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004992:	0fdb      	lsrs	r3, r3, #31
 8004994:	b2db      	uxtb	r3, r3
 8004996:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004998:	9205      	str	r2, [sp, #20]
 800499a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800499c:	9204      	str	r2, [sp, #16]
 800499e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80049a0:	9203      	str	r2, [sp, #12]
 80049a2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80049a4:	9202      	str	r2, [sp, #8]
 80049a6:	9301      	str	r3, [sp, #4]
 80049a8:	9100      	str	r1, [sp, #0]
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80049ae:	6939      	ldr	r1, [r7, #16]
 80049b0:	6978      	ldr	r0, [r7, #20]
 80049b2:	f7fe ff90 	bl	80038d6 <_ntoa_long>
 80049b6:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 80049b8:	e0b4      	b.n	8004b24 <_vsnprintf+0x6e4>
          }
          else {
            const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 80049ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d007      	beq.n	80049d4 <_vsnprintf+0x594>
 80049c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80049c8:	1d1a      	adds	r2, r3, #4
 80049ca:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	b2db      	uxtb	r3, r3
 80049d2:	e012      	b.n	80049fa <_vsnprintf+0x5ba>
 80049d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d007      	beq.n	80049ee <_vsnprintf+0x5ae>
 80049de:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80049e2:	1d1a      	adds	r2, r3, #4
 80049e4:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	b21b      	sxth	r3, r3
 80049ec:	e005      	b.n	80049fa <_vsnprintf+0x5ba>
 80049ee:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80049f2:	1d1a      	adds	r2, r3, #4
 80049f4:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	62bb      	str	r3, [r7, #40]	; 0x28
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 80049fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	bfb8      	it	lt
 8004a02:	425b      	neglt	r3, r3
 8004a04:	4619      	mov	r1, r3
 8004a06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a08:	0fdb      	lsrs	r3, r3, #31
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004a0e:	9205      	str	r2, [sp, #20]
 8004a10:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004a12:	9204      	str	r2, [sp, #16]
 8004a14:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004a16:	9203      	str	r2, [sp, #12]
 8004a18:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004a1a:	9202      	str	r2, [sp, #8]
 8004a1c:	9301      	str	r3, [sp, #4]
 8004a1e:	9100      	str	r1, [sp, #0]
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004a24:	6939      	ldr	r1, [r7, #16]
 8004a26:	6978      	ldr	r0, [r7, #20]
 8004a28:	f7fe ff55 	bl	80038d6 <_ntoa_long>
 8004a2c:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 8004a2e:	e079      	b.n	8004b24 <_vsnprintf+0x6e4>
          }
        }
        else {
          // unsigned
          if (flags & FLAGS_LONG_LONG) {
 8004a30:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d022      	beq.n	8004a80 <_vsnprintf+0x640>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base, precision, width, flags);
 8004a3a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004a3e:	3307      	adds	r3, #7
 8004a40:	f023 0307 	bic.w	r3, r3, #7
 8004a44:	f103 0208 	add.w	r2, r3, #8
 8004a48:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a50:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004a52:	2000      	movs	r0, #0
 8004a54:	460d      	mov	r5, r1
 8004a56:	4606      	mov	r6, r0
 8004a58:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8004a5a:	9108      	str	r1, [sp, #32]
 8004a5c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004a5e:	9107      	str	r1, [sp, #28]
 8004a60:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004a62:	9106      	str	r1, [sp, #24]
 8004a64:	e9cd 5604 	strd	r5, r6, [sp, #16]
 8004a68:	2100      	movs	r1, #0
 8004a6a:	9102      	str	r1, [sp, #8]
 8004a6c:	e9cd 2300 	strd	r2, r3, [sp]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004a74:	6939      	ldr	r1, [r7, #16]
 8004a76:	6978      	ldr	r0, [r7, #20]
 8004a78:	f7fe ff93 	bl	80039a2 <_ntoa_long_long>
 8004a7c:	64f8      	str	r0, [r7, #76]	; 0x4c
 8004a7e:	e051      	b.n	8004b24 <_vsnprintf+0x6e4>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8004a80:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d018      	beq.n	8004abc <_vsnprintf+0x67c>
            idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision, width, flags);
 8004a8a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004a8e:	1d1a      	adds	r2, r3, #4
 8004a90:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004a98:	9205      	str	r2, [sp, #20]
 8004a9a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004a9c:	9204      	str	r2, [sp, #16]
 8004a9e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004aa0:	9203      	str	r2, [sp, #12]
 8004aa2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004aa4:	9202      	str	r2, [sp, #8]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	9201      	str	r2, [sp, #4]
 8004aaa:	9300      	str	r3, [sp, #0]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004ab0:	6939      	ldr	r1, [r7, #16]
 8004ab2:	6978      	ldr	r0, [r7, #20]
 8004ab4:	f7fe ff0f 	bl	80038d6 <_ntoa_long>
 8004ab8:	64f8      	str	r0, [r7, #76]	; 0x4c
 8004aba:	e033      	b.n	8004b24 <_vsnprintf+0x6e4>
          }
          else {
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 8004abc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004abe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d007      	beq.n	8004ad6 <_vsnprintf+0x696>
 8004ac6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004aca:	1d1a      	adds	r2, r3, #4
 8004acc:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	b2db      	uxtb	r3, r3
 8004ad4:	e012      	b.n	8004afc <_vsnprintf+0x6bc>
 8004ad6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ad8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d007      	beq.n	8004af0 <_vsnprintf+0x6b0>
 8004ae0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004ae4:	1d1a      	adds	r2, r3, #4
 8004ae6:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	b29b      	uxth	r3, r3
 8004aee:	e005      	b.n	8004afc <_vsnprintf+0x6bc>
 8004af0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004af4:	1d1a      	adds	r2, r3, #4
 8004af6:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	62fb      	str	r3, [r7, #44]	; 0x2c
            idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 8004afe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b00:	9305      	str	r3, [sp, #20]
 8004b02:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004b04:	9304      	str	r3, [sp, #16]
 8004b06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b08:	9303      	str	r3, [sp, #12]
 8004b0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b0c:	9302      	str	r3, [sp, #8]
 8004b0e:	2300      	movs	r3, #0
 8004b10:	9301      	str	r3, [sp, #4]
 8004b12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b14:	9300      	str	r3, [sp, #0]
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004b1a:	6939      	ldr	r1, [r7, #16]
 8004b1c:	6978      	ldr	r0, [r7, #20]
 8004b1e:	f7fe feda 	bl	80038d6 <_ntoa_long>
 8004b22:	64f8      	str	r0, [r7, #76]	; 0x4c
          }
        }
        format++;
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	3301      	adds	r3, #1
 8004b28:	60bb      	str	r3, [r7, #8]
        break;
 8004b2a:	e166      	b.n	8004dfa <_vsnprintf+0x9ba>
      }
#if defined(PRINTF_SUPPORT_FLOAT)
      case 'f' :
      case 'F' :
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	781b      	ldrb	r3, [r3, #0]
 8004b30:	2b46      	cmp	r3, #70	; 0x46
 8004b32:	d103      	bne.n	8004b3c <_vsnprintf+0x6fc>
 8004b34:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b36:	f043 0320 	orr.w	r3, r3, #32
 8004b3a:	65fb      	str	r3, [r7, #92]	; 0x5c
        idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8004b3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004b40:	3307      	adds	r3, #7
 8004b42:	f023 0307 	bic.w	r3, r3, #7
 8004b46:	f103 0208 	add.w	r2, r3, #8
 8004b4a:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004b4e:	ed93 7b00 	vldr	d7, [r3]
 8004b52:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b54:	9302      	str	r3, [sp, #8]
 8004b56:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004b58:	9301      	str	r3, [sp, #4]
 8004b5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b5c:	9300      	str	r3, [sp, #0]
 8004b5e:	eeb0 0a47 	vmov.f32	s0, s14
 8004b62:	eef0 0a67 	vmov.f32	s1, s15
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004b6a:	6939      	ldr	r1, [r7, #16]
 8004b6c:	6978      	ldr	r0, [r7, #20]
 8004b6e:	f7fe ff87 	bl	8003a80 <_ftoa>
 8004b72:	64f8      	str	r0, [r7, #76]	; 0x4c
        format++;
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	3301      	adds	r3, #1
 8004b78:	60bb      	str	r3, [r7, #8]
        break;
 8004b7a:	e13e      	b.n	8004dfa <_vsnprintf+0x9ba>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
      case 'e':
      case 'E':
      case 'g':
      case 'G':
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	781b      	ldrb	r3, [r3, #0]
 8004b80:	2b67      	cmp	r3, #103	; 0x67
 8004b82:	d003      	beq.n	8004b8c <_vsnprintf+0x74c>
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	781b      	ldrb	r3, [r3, #0]
 8004b88:	2b47      	cmp	r3, #71	; 0x47
 8004b8a:	d103      	bne.n	8004b94 <_vsnprintf+0x754>
 8004b8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b8e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004b92:	65fb      	str	r3, [r7, #92]	; 0x5c
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	781b      	ldrb	r3, [r3, #0]
 8004b98:	2b45      	cmp	r3, #69	; 0x45
 8004b9a:	d003      	beq.n	8004ba4 <_vsnprintf+0x764>
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	781b      	ldrb	r3, [r3, #0]
 8004ba0:	2b47      	cmp	r3, #71	; 0x47
 8004ba2:	d103      	bne.n	8004bac <_vsnprintf+0x76c>
 8004ba4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ba6:	f043 0320 	orr.w	r3, r3, #32
 8004baa:	65fb      	str	r3, [r7, #92]	; 0x5c
        idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8004bac:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004bb0:	3307      	adds	r3, #7
 8004bb2:	f023 0307 	bic.w	r3, r3, #7
 8004bb6:	f103 0208 	add.w	r2, r3, #8
 8004bba:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004bbe:	ed93 7b00 	vldr	d7, [r3]
 8004bc2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004bc4:	9302      	str	r3, [sp, #8]
 8004bc6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004bc8:	9301      	str	r3, [sp, #4]
 8004bca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004bcc:	9300      	str	r3, [sp, #0]
 8004bce:	eeb0 0a47 	vmov.f32	s0, s14
 8004bd2:	eef0 0a67 	vmov.f32	s1, s15
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004bda:	6939      	ldr	r1, [r7, #16]
 8004bdc:	6978      	ldr	r0, [r7, #20]
 8004bde:	f7ff f9a7 	bl	8003f30 <_etoa>
 8004be2:	64f8      	str	r0, [r7, #76]	; 0x4c
        format++;
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	3301      	adds	r3, #1
 8004be8:	60bb      	str	r3, [r7, #8]
        break;
 8004bea:	e106      	b.n	8004dfa <_vsnprintf+0x9ba>
#endif  // PRINTF_SUPPORT_EXPONENTIAL
#endif  // PRINTF_SUPPORT_FLOAT
      case 'c' : {
        unsigned int l = 1U;
 8004bec:	2301      	movs	r3, #1
 8004bee:	647b      	str	r3, [r7, #68]	; 0x44
        // pre padding
        if (!(flags & FLAGS_LEFT)) {
 8004bf0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004bf2:	f003 0302 	and.w	r3, r3, #2
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d10e      	bne.n	8004c18 <_vsnprintf+0x7d8>
          while (l++ < width) {
 8004bfa:	e007      	b.n	8004c0c <_vsnprintf+0x7cc>
            out(' ', buffer, idx++, maxlen);
 8004bfc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004bfe:	1c53      	adds	r3, r2, #1
 8004c00:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c02:	697c      	ldr	r4, [r7, #20]
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	6939      	ldr	r1, [r7, #16]
 8004c08:	2020      	movs	r0, #32
 8004c0a:	47a0      	blx	r4
          while (l++ < width) {
 8004c0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c0e:	1c5a      	adds	r2, r3, #1
 8004c10:	647a      	str	r2, [r7, #68]	; 0x44
 8004c12:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d8f1      	bhi.n	8004bfc <_vsnprintf+0x7bc>
          }
        }
        // char output
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 8004c18:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004c1c:	1d1a      	adds	r2, r3, #4
 8004c1e:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	b2d8      	uxtb	r0, r3
 8004c26:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004c28:	1c53      	adds	r3, r2, #1
 8004c2a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c2c:	697c      	ldr	r4, [r7, #20]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6939      	ldr	r1, [r7, #16]
 8004c32:	47a0      	blx	r4
        // post padding
        if (flags & FLAGS_LEFT) {
 8004c34:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c36:	f003 0302 	and.w	r3, r3, #2
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d00e      	beq.n	8004c5c <_vsnprintf+0x81c>
          while (l++ < width) {
 8004c3e:	e007      	b.n	8004c50 <_vsnprintf+0x810>
            out(' ', buffer, idx++, maxlen);
 8004c40:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004c42:	1c53      	adds	r3, r2, #1
 8004c44:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c46:	697c      	ldr	r4, [r7, #20]
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	6939      	ldr	r1, [r7, #16]
 8004c4c:	2020      	movs	r0, #32
 8004c4e:	47a0      	blx	r4
          while (l++ < width) {
 8004c50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c52:	1c5a      	adds	r2, r3, #1
 8004c54:	647a      	str	r2, [r7, #68]	; 0x44
 8004c56:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d8f1      	bhi.n	8004c40 <_vsnprintf+0x800>
          }
        }
        format++;
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	3301      	adds	r3, #1
 8004c60:	60bb      	str	r3, [r7, #8]
        break;
 8004c62:	e0ca      	b.n	8004dfa <_vsnprintf+0x9ba>
      }

      case 's' : {
        const char* p = va_arg(va, char*);
 8004c64:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004c68:	1d1a      	adds	r2, r3, #4
 8004c6a:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	643b      	str	r3, [r7, #64]	; 0x40
        unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 8004c72:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d001      	beq.n	8004c7c <_vsnprintf+0x83c>
 8004c78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004c7a:	e001      	b.n	8004c80 <_vsnprintf+0x840>
 8004c7c:	f04f 33ff 	mov.w	r3, #4294967295
 8004c80:	4619      	mov	r1, r3
 8004c82:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004c84:	f7fe fca3 	bl	80035ce <_strnlen_s>
 8004c88:	63f8      	str	r0, [r7, #60]	; 0x3c
        // pre padding
        if (flags & FLAGS_PRECISION) {
 8004c8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d005      	beq.n	8004ca0 <_vsnprintf+0x860>
          l = (l < precision ? l : precision);
 8004c94:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004c96:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	bf28      	it	cs
 8004c9c:	4613      	movcs	r3, r2
 8004c9e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        if (!(flags & FLAGS_LEFT)) {
 8004ca0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ca2:	f003 0302 	and.w	r3, r3, #2
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d11a      	bne.n	8004ce0 <_vsnprintf+0x8a0>
          while (l++ < width) {
 8004caa:	e007      	b.n	8004cbc <_vsnprintf+0x87c>
            out(' ', buffer, idx++, maxlen);
 8004cac:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004cae:	1c53      	adds	r3, r2, #1
 8004cb0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004cb2:	697c      	ldr	r4, [r7, #20]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	6939      	ldr	r1, [r7, #16]
 8004cb8:	2020      	movs	r0, #32
 8004cba:	47a0      	blx	r4
          while (l++ < width) {
 8004cbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cbe:	1c5a      	adds	r2, r3, #1
 8004cc0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004cc2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d8f1      	bhi.n	8004cac <_vsnprintf+0x86c>
          }
        }
        // string output
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8004cc8:	e00a      	b.n	8004ce0 <_vsnprintf+0x8a0>
          out(*(p++), buffer, idx++, maxlen);
 8004cca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ccc:	1c5a      	adds	r2, r3, #1
 8004cce:	643a      	str	r2, [r7, #64]	; 0x40
 8004cd0:	7818      	ldrb	r0, [r3, #0]
 8004cd2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004cd4:	1c53      	adds	r3, r2, #1
 8004cd6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004cd8:	697c      	ldr	r4, [r7, #20]
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	6939      	ldr	r1, [r7, #16]
 8004cde:	47a0      	blx	r4
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8004ce0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ce2:	781b      	ldrb	r3, [r3, #0]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d009      	beq.n	8004cfc <_vsnprintf+0x8bc>
 8004ce8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004cea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d0eb      	beq.n	8004cca <_vsnprintf+0x88a>
 8004cf2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004cf4:	1e5a      	subs	r2, r3, #1
 8004cf6:	657a      	str	r2, [r7, #84]	; 0x54
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d1e6      	bne.n	8004cca <_vsnprintf+0x88a>
        }
        // post padding
        if (flags & FLAGS_LEFT) {
 8004cfc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004cfe:	f003 0302 	and.w	r3, r3, #2
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d00e      	beq.n	8004d24 <_vsnprintf+0x8e4>
          while (l++ < width) {
 8004d06:	e007      	b.n	8004d18 <_vsnprintf+0x8d8>
            out(' ', buffer, idx++, maxlen);
 8004d08:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004d0a:	1c53      	adds	r3, r2, #1
 8004d0c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d0e:	697c      	ldr	r4, [r7, #20]
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	6939      	ldr	r1, [r7, #16]
 8004d14:	2020      	movs	r0, #32
 8004d16:	47a0      	blx	r4
          while (l++ < width) {
 8004d18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d1a:	1c5a      	adds	r2, r3, #1
 8004d1c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004d1e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d8f1      	bhi.n	8004d08 <_vsnprintf+0x8c8>
          }
        }
        format++;
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	3301      	adds	r3, #1
 8004d28:	60bb      	str	r3, [r7, #8]
        break;
 8004d2a:	e066      	b.n	8004dfa <_vsnprintf+0x9ba>
      }

      case 'p' : {
        width = sizeof(void*) * 2U;
 8004d2c:	2308      	movs	r3, #8
 8004d2e:	65bb      	str	r3, [r7, #88]	; 0x58
        flags |= FLAGS_ZEROPAD | FLAGS_UPPERCASE;
 8004d30:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d32:	f043 0321 	orr.w	r3, r3, #33	; 0x21
 8004d36:	65fb      	str	r3, [r7, #92]	; 0x5c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        const bool is_ll = sizeof(uintptr_t) == sizeof(long long);
 8004d38:	2300      	movs	r3, #0
 8004d3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        if (is_ll) {
 8004d3e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d023      	beq.n	8004d8e <_vsnprintf+0x94e>
          idx = _ntoa_long_long(out, buffer, idx, maxlen, (uintptr_t)va_arg(va, void*), false, 16U, precision, width, flags);
 8004d46:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004d4a:	1d1a      	adds	r2, r3, #4
 8004d4c:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	461a      	mov	r2, r3
 8004d54:	2300      	movs	r3, #0
 8004d56:	603a      	str	r2, [r7, #0]
 8004d58:	607b      	str	r3, [r7, #4]
 8004d5a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d5c:	9308      	str	r3, [sp, #32]
 8004d5e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004d60:	9307      	str	r3, [sp, #28]
 8004d62:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d64:	9306      	str	r3, [sp, #24]
 8004d66:	f04f 0210 	mov.w	r2, #16
 8004d6a:	f04f 0300 	mov.w	r3, #0
 8004d6e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004d72:	2300      	movs	r3, #0
 8004d74:	9302      	str	r3, [sp, #8]
 8004d76:	e9d7 3400 	ldrd	r3, r4, [r7]
 8004d7a:	e9cd 3400 	strd	r3, r4, [sp]
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004d82:	6939      	ldr	r1, [r7, #16]
 8004d84:	6978      	ldr	r0, [r7, #20]
 8004d86:	f7fe fe0c 	bl	80039a2 <_ntoa_long_long>
 8004d8a:	64f8      	str	r0, [r7, #76]	; 0x4c
 8004d8c:	e018      	b.n	8004dc0 <_vsnprintf+0x980>
        }
        else {
#endif
          idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)), false, 16U, precision, width, flags);
 8004d8e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004d92:	1d1a      	adds	r2, r3, #4
 8004d94:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	461a      	mov	r2, r3
 8004d9c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d9e:	9305      	str	r3, [sp, #20]
 8004da0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004da2:	9304      	str	r3, [sp, #16]
 8004da4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004da6:	9303      	str	r3, [sp, #12]
 8004da8:	2310      	movs	r3, #16
 8004daa:	9302      	str	r3, [sp, #8]
 8004dac:	2300      	movs	r3, #0
 8004dae:	9301      	str	r3, [sp, #4]
 8004db0:	9200      	str	r2, [sp, #0]
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004db6:	6939      	ldr	r1, [r7, #16]
 8004db8:	6978      	ldr	r0, [r7, #20]
 8004dba:	f7fe fd8c 	bl	80038d6 <_ntoa_long>
 8004dbe:	64f8      	str	r0, [r7, #76]	; 0x4c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        }
#endif
        format++;
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	3301      	adds	r3, #1
 8004dc4:	60bb      	str	r3, [r7, #8]
        break;
 8004dc6:	e018      	b.n	8004dfa <_vsnprintf+0x9ba>
      }

      case '%' :
        out('%', buffer, idx++, maxlen);
 8004dc8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004dca:	1c53      	adds	r3, r2, #1
 8004dcc:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004dce:	697c      	ldr	r4, [r7, #20]
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6939      	ldr	r1, [r7, #16]
 8004dd4:	2025      	movs	r0, #37	; 0x25
 8004dd6:	47a0      	blx	r4
        format++;
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	3301      	adds	r3, #1
 8004ddc:	60bb      	str	r3, [r7, #8]
        break;
 8004dde:	e00c      	b.n	8004dfa <_vsnprintf+0x9ba>

      default :
        out(*format, buffer, idx++, maxlen);
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	7818      	ldrb	r0, [r3, #0]
 8004de4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004de6:	1c53      	adds	r3, r2, #1
 8004de8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004dea:	697c      	ldr	r4, [r7, #20]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6939      	ldr	r1, [r7, #16]
 8004df0:	47a0      	blx	r4
        format++;
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	3301      	adds	r3, #1
 8004df6:	60bb      	str	r3, [r7, #8]
        break;
 8004df8:	bf00      	nop
  while (*format)
 8004dfa:	68bb      	ldr	r3, [r7, #8]
 8004dfc:	781b      	ldrb	r3, [r3, #0]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	f47f ab30 	bne.w	8004464 <_vsnprintf+0x24>
    }
  }

  // termination
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 8004e04:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d302      	bcc.n	8004e12 <_vsnprintf+0x9d2>
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	1e5a      	subs	r2, r3, #1
 8004e10:	e000      	b.n	8004e14 <_vsnprintf+0x9d4>
 8004e12:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e14:	697c      	ldr	r4, [r7, #20]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	6939      	ldr	r1, [r7, #16]
 8004e1a:	2000      	movs	r0, #0
 8004e1c:	47a0      	blx	r4

  // return written chars without terminating \0
  return (int)idx;
 8004e1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	3764      	adds	r7, #100	; 0x64
 8004e24:	46bd      	mov	sp, r7
 8004e26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e2a:	bf00      	nop

08004e2c <printf_>:


///////////////////////////////////////////////////////////////////////////////

int printf_(const char* format, ...)
{
 8004e2c:	b40f      	push	{r0, r1, r2, r3}
 8004e2e:	b580      	push	{r7, lr}
 8004e30:	b086      	sub	sp, #24
 8004e32:	af02      	add	r7, sp, #8
  va_list va;
  va_start(va, format);
 8004e34:	f107 031c 	add.w	r3, r7, #28
 8004e38:	60bb      	str	r3, [r7, #8]
  char buffer[1];
  const int ret = _vsnprintf(_out_char, buffer, (size_t)-1, format, va);
 8004e3a:	1d39      	adds	r1, r7, #4
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	9300      	str	r3, [sp, #0]
 8004e40:	69bb      	ldr	r3, [r7, #24]
 8004e42:	f04f 32ff 	mov.w	r2, #4294967295
 8004e46:	4806      	ldr	r0, [pc, #24]	; (8004e60 <printf_+0x34>)
 8004e48:	f7ff fafa 	bl	8004440 <_vsnprintf>
 8004e4c:	60f8      	str	r0, [r7, #12]
  va_end(va);
  return ret;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	3710      	adds	r7, #16
 8004e54:	46bd      	mov	sp, r7
 8004e56:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004e5a:	b004      	add	sp, #16
 8004e5c:	4770      	bx	lr
 8004e5e:	bf00      	nop
 8004e60:	080035a9 	.word	0x080035a9

08004e64 <sprintf_>:


int sprintf_(char* buffer, const char* format, ...)
{
 8004e64:	b40e      	push	{r1, r2, r3}
 8004e66:	b580      	push	{r7, lr}
 8004e68:	b087      	sub	sp, #28
 8004e6a:	af02      	add	r7, sp, #8
 8004e6c:	6078      	str	r0, [r7, #4]
  va_list va;
  va_start(va, format);
 8004e6e:	f107 0320 	add.w	r3, r7, #32
 8004e72:	60bb      	str	r3, [r7, #8]
  const int ret = _vsnprintf(_out_buffer, buffer, (size_t)-1, format, va);
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	9300      	str	r3, [sp, #0]
 8004e78:	69fb      	ldr	r3, [r7, #28]
 8004e7a:	f04f 32ff 	mov.w	r2, #4294967295
 8004e7e:	6879      	ldr	r1, [r7, #4]
 8004e80:	4805      	ldr	r0, [pc, #20]	; (8004e98 <sprintf_+0x34>)
 8004e82:	f7ff fadd 	bl	8004440 <_vsnprintf>
 8004e86:	60f8      	str	r0, [r7, #12]
  va_end(va);
  return ret;
 8004e88:	68fb      	ldr	r3, [r7, #12]
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3714      	adds	r7, #20
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004e94:	b003      	add	sp, #12
 8004e96:	4770      	bx	lr
 8004e98:	0800355f 	.word	0x0800355f

08004e9c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b086      	sub	sp, #24
 8004ea0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8004ea2:	1d3b      	adds	r3, r7, #4
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	601a      	str	r2, [r3, #0]
 8004ea8:	605a      	str	r2, [r3, #4]
 8004eaa:	609a      	str	r2, [r3, #8]
 8004eac:	60da      	str	r2, [r3, #12]
 8004eae:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8004eb4:	4b24      	ldr	r3, [pc, #144]	; (8004f48 <MX_RTC_Init+0xac>)
 8004eb6:	4a25      	ldr	r2, [pc, #148]	; (8004f4c <MX_RTC_Init+0xb0>)
 8004eb8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8004eba:	4b23      	ldr	r3, [pc, #140]	; (8004f48 <MX_RTC_Init+0xac>)
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8004ec0:	4b21      	ldr	r3, [pc, #132]	; (8004f48 <MX_RTC_Init+0xac>)
 8004ec2:	227f      	movs	r2, #127	; 0x7f
 8004ec4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8004ec6:	4b20      	ldr	r3, [pc, #128]	; (8004f48 <MX_RTC_Init+0xac>)
 8004ec8:	22ff      	movs	r2, #255	; 0xff
 8004eca:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8004ecc:	4b1e      	ldr	r3, [pc, #120]	; (8004f48 <MX_RTC_Init+0xac>)
 8004ece:	2200      	movs	r2, #0
 8004ed0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8004ed2:	4b1d      	ldr	r3, [pc, #116]	; (8004f48 <MX_RTC_Init+0xac>)
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8004ed8:	4b1b      	ldr	r3, [pc, #108]	; (8004f48 <MX_RTC_Init+0xac>)
 8004eda:	2200      	movs	r2, #0
 8004edc:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8004ede:	481a      	ldr	r0, [pc, #104]	; (8004f48 <MX_RTC_Init+0xac>)
 8004ee0:	f003 f9b2 	bl	8008248 <HAL_RTC_Init>
 8004ee4:	4603      	mov	r3, r0
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d001      	beq.n	8004eee <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8004eea:	f7fe fb33 	bl	8003554 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 7;
 8004eee:	2307      	movs	r3, #7
 8004ef0:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 59;
 8004ef2:	233b      	movs	r3, #59	; 0x3b
 8004ef4:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 30;
 8004ef6:	231e      	movs	r3, #30
 8004ef8:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8004efa:	2300      	movs	r3, #0
 8004efc:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8004efe:	2300      	movs	r3, #0
 8004f00:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8004f02:	1d3b      	adds	r3, r7, #4
 8004f04:	2200      	movs	r2, #0
 8004f06:	4619      	mov	r1, r3
 8004f08:	480f      	ldr	r0, [pc, #60]	; (8004f48 <MX_RTC_Init+0xac>)
 8004f0a:	f003 fa13 	bl	8008334 <HAL_RTC_SetTime>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d001      	beq.n	8004f18 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8004f14:	f7fe fb1e 	bl	8003554 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 8004f20:	2301      	movs	r3, #1
 8004f22:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8004f24:	2300      	movs	r3, #0
 8004f26:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8004f28:	463b      	mov	r3, r7
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	4619      	mov	r1, r3
 8004f2e:	4806      	ldr	r0, [pc, #24]	; (8004f48 <MX_RTC_Init+0xac>)
 8004f30:	f003 faf8 	bl	8008524 <HAL_RTC_SetDate>
 8004f34:	4603      	mov	r3, r0
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d001      	beq.n	8004f3e <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8004f3a:	f7fe fb0b 	bl	8003554 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8004f3e:	bf00      	nop
 8004f40:	3718      	adds	r7, #24
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}
 8004f46:	bf00      	nop
 8004f48:	2000075c 	.word	0x2000075c
 8004f4c:	40002800 	.word	0x40002800

08004f50 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b088      	sub	sp, #32
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004f58:	f107 0308 	add.w	r3, r7, #8
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	601a      	str	r2, [r3, #0]
 8004f60:	605a      	str	r2, [r3, #4]
 8004f62:	609a      	str	r2, [r3, #8]
 8004f64:	60da      	str	r2, [r3, #12]
 8004f66:	611a      	str	r2, [r3, #16]
 8004f68:	615a      	str	r2, [r3, #20]
  if(rtcHandle->Instance==RTC)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a0c      	ldr	r2, [pc, #48]	; (8004fa0 <HAL_RTC_MspInit+0x50>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d111      	bne.n	8004f98 <HAL_RTC_MspInit+0x48>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004f74:	2302      	movs	r3, #2
 8004f76:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8004f78:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f7c:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004f7e:	f107 0308 	add.w	r3, r7, #8
 8004f82:	4618      	mov	r0, r3
 8004f84:	f003 f870 	bl	8008068 <HAL_RCCEx_PeriphCLKConfig>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d001      	beq.n	8004f92 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8004f8e:	f7fe fae1 	bl	8003554 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004f92:	4b04      	ldr	r3, [pc, #16]	; (8004fa4 <HAL_RTC_MspInit+0x54>)
 8004f94:	2201      	movs	r2, #1
 8004f96:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8004f98:	bf00      	nop
 8004f9a:	3720      	adds	r7, #32
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}
 8004fa0:	40002800 	.word	0x40002800
 8004fa4:	42470e3c 	.word	0x42470e3c

08004fa8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b082      	sub	sp, #8
 8004fac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004fae:	2300      	movs	r3, #0
 8004fb0:	607b      	str	r3, [r7, #4]
 8004fb2:	4b12      	ldr	r3, [pc, #72]	; (8004ffc <HAL_MspInit+0x54>)
 8004fb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fb6:	4a11      	ldr	r2, [pc, #68]	; (8004ffc <HAL_MspInit+0x54>)
 8004fb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004fbc:	6453      	str	r3, [r2, #68]	; 0x44
 8004fbe:	4b0f      	ldr	r3, [pc, #60]	; (8004ffc <HAL_MspInit+0x54>)
 8004fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004fc6:	607b      	str	r3, [r7, #4]
 8004fc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004fca:	2300      	movs	r3, #0
 8004fcc:	603b      	str	r3, [r7, #0]
 8004fce:	4b0b      	ldr	r3, [pc, #44]	; (8004ffc <HAL_MspInit+0x54>)
 8004fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fd2:	4a0a      	ldr	r2, [pc, #40]	; (8004ffc <HAL_MspInit+0x54>)
 8004fd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fd8:	6413      	str	r3, [r2, #64]	; 0x40
 8004fda:	4b08      	ldr	r3, [pc, #32]	; (8004ffc <HAL_MspInit+0x54>)
 8004fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fe2:	603b      	str	r3, [r7, #0]
 8004fe4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	210f      	movs	r1, #15
 8004fea:	f06f 0001 	mvn.w	r0, #1
 8004fee:	f000 fbfd 	bl	80057ec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004ff2:	bf00      	nop
 8004ff4:	3708      	adds	r7, #8
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}
 8004ffa:	bf00      	nop
 8004ffc:	40023800 	.word	0x40023800

08005000 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b08c      	sub	sp, #48	; 0x30
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8005008:	2300      	movs	r3, #0
 800500a:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 800500c:	2300      	movs	r3, #0
 800500e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 8005010:	2300      	movs	r3, #0
 8005012:	60bb      	str	r3, [r7, #8]
 8005014:	4b2e      	ldr	r3, [pc, #184]	; (80050d0 <HAL_InitTick+0xd0>)
 8005016:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005018:	4a2d      	ldr	r2, [pc, #180]	; (80050d0 <HAL_InitTick+0xd0>)
 800501a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800501e:	6453      	str	r3, [r2, #68]	; 0x44
 8005020:	4b2b      	ldr	r3, [pc, #172]	; (80050d0 <HAL_InitTick+0xd0>)
 8005022:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005024:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005028:	60bb      	str	r3, [r7, #8]
 800502a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800502c:	f107 020c 	add.w	r2, r7, #12
 8005030:	f107 0310 	add.w	r3, r7, #16
 8005034:	4611      	mov	r1, r2
 8005036:	4618      	mov	r0, r3
 8005038:	f002 ffe4 	bl	8008004 <HAL_RCC_GetClockConfig>

  /* Compute TIM10 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 800503c:	f002 ffce 	bl	8007fdc <HAL_RCC_GetPCLK2Freq>
 8005040:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8005042:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005044:	4a23      	ldr	r2, [pc, #140]	; (80050d4 <HAL_InitTick+0xd4>)
 8005046:	fba2 2303 	umull	r2, r3, r2, r3
 800504a:	0c9b      	lsrs	r3, r3, #18
 800504c:	3b01      	subs	r3, #1
 800504e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 8005050:	4b21      	ldr	r3, [pc, #132]	; (80050d8 <HAL_InitTick+0xd8>)
 8005052:	4a22      	ldr	r2, [pc, #136]	; (80050dc <HAL_InitTick+0xdc>)
 8005054:	601a      	str	r2, [r3, #0]
  + Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 8005056:	4b20      	ldr	r3, [pc, #128]	; (80050d8 <HAL_InitTick+0xd8>)
 8005058:	f240 32e7 	movw	r2, #999	; 0x3e7
 800505c:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 800505e:	4a1e      	ldr	r2, [pc, #120]	; (80050d8 <HAL_InitTick+0xd8>)
 8005060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005062:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 8005064:	4b1c      	ldr	r3, [pc, #112]	; (80050d8 <HAL_InitTick+0xd8>)
 8005066:	2200      	movs	r2, #0
 8005068:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800506a:	4b1b      	ldr	r3, [pc, #108]	; (80050d8 <HAL_InitTick+0xd8>)
 800506c:	2200      	movs	r2, #0
 800506e:	609a      	str	r2, [r3, #8]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005070:	4b19      	ldr	r3, [pc, #100]	; (80050d8 <HAL_InitTick+0xd8>)
 8005072:	2200      	movs	r2, #0
 8005074:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim10);
 8005076:	4818      	ldr	r0, [pc, #96]	; (80050d8 <HAL_InitTick+0xd8>)
 8005078:	f003 fd0e 	bl	8008a98 <HAL_TIM_Base_Init>
 800507c:	4603      	mov	r3, r0
 800507e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8005082:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005086:	2b00      	cmp	r3, #0
 8005088:	d11b      	bne.n	80050c2 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim10);
 800508a:	4813      	ldr	r0, [pc, #76]	; (80050d8 <HAL_InitTick+0xd8>)
 800508c:	f003 fd54 	bl	8008b38 <HAL_TIM_Base_Start_IT>
 8005090:	4603      	mov	r3, r0
 8005092:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8005096:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800509a:	2b00      	cmp	r3, #0
 800509c:	d111      	bne.n	80050c2 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM10 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800509e:	2019      	movs	r0, #25
 80050a0:	f000 fbc0 	bl	8005824 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2b0f      	cmp	r3, #15
 80050a8:	d808      	bhi.n	80050bc <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80050aa:	2200      	movs	r2, #0
 80050ac:	6879      	ldr	r1, [r7, #4]
 80050ae:	2019      	movs	r0, #25
 80050b0:	f000 fb9c 	bl	80057ec <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80050b4:	4a0a      	ldr	r2, [pc, #40]	; (80050e0 <HAL_InitTick+0xe0>)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6013      	str	r3, [r2, #0]
 80050ba:	e002      	b.n	80050c2 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80050bc:	2301      	movs	r3, #1
 80050be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80050c2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3730      	adds	r7, #48	; 0x30
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}
 80050ce:	bf00      	nop
 80050d0:	40023800 	.word	0x40023800
 80050d4:	431bde83 	.word	0x431bde83
 80050d8:	2000077c 	.word	0x2000077c
 80050dc:	40014400 	.word	0x40014400
 80050e0:	2000000c 	.word	0x2000000c

080050e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80050e4:	b480      	push	{r7}
 80050e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80050e8:	e7fe      	b.n	80050e8 <NMI_Handler+0x4>

080050ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80050ea:	b480      	push	{r7}
 80050ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80050ee:	e7fe      	b.n	80050ee <HardFault_Handler+0x4>

080050f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80050f0:	b480      	push	{r7}
 80050f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80050f4:	e7fe      	b.n	80050f4 <MemManage_Handler+0x4>

080050f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80050f6:	b480      	push	{r7}
 80050f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80050fa:	e7fe      	b.n	80050fa <BusFault_Handler+0x4>

080050fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80050fc:	b480      	push	{r7}
 80050fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005100:	e7fe      	b.n	8005100 <UsageFault_Handler+0x4>

08005102 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005102:	b480      	push	{r7}
 8005104:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005106:	bf00      	nop
 8005108:	46bd      	mov	sp, r7
 800510a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510e:	4770      	bx	lr

08005110 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8005114:	4802      	ldr	r0, [pc, #8]	; (8005120 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8005116:	f003 fe7b 	bl	8008e10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800511a:	bf00      	nop
 800511c:	bd80      	pop	{r7, pc}
 800511e:	bf00      	nop
 8005120:	2000077c 	.word	0x2000077c

08005124 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005124:	b480      	push	{r7}
 8005126:	af00      	add	r7, sp, #0
  return 1;
 8005128:	2301      	movs	r3, #1
}
 800512a:	4618      	mov	r0, r3
 800512c:	46bd      	mov	sp, r7
 800512e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005132:	4770      	bx	lr

08005134 <_kill>:

int _kill(int pid, int sig)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b082      	sub	sp, #8
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
 800513c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800513e:	f00a f96f 	bl	800f420 <__errno>
 8005142:	4603      	mov	r3, r0
 8005144:	2216      	movs	r2, #22
 8005146:	601a      	str	r2, [r3, #0]
  return -1;
 8005148:	f04f 33ff 	mov.w	r3, #4294967295
}
 800514c:	4618      	mov	r0, r3
 800514e:	3708      	adds	r7, #8
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}

08005154 <_exit>:

void _exit (int status)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b082      	sub	sp, #8
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800515c:	f04f 31ff 	mov.w	r1, #4294967295
 8005160:	6878      	ldr	r0, [r7, #4]
 8005162:	f7ff ffe7 	bl	8005134 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005166:	e7fe      	b.n	8005166 <_exit+0x12>

08005168 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b086      	sub	sp, #24
 800516c:	af00      	add	r7, sp, #0
 800516e:	60f8      	str	r0, [r7, #12]
 8005170:	60b9      	str	r1, [r7, #8]
 8005172:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005174:	2300      	movs	r3, #0
 8005176:	617b      	str	r3, [r7, #20]
 8005178:	e00a      	b.n	8005190 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800517a:	f3af 8000 	nop.w
 800517e:	4601      	mov	r1, r0
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	1c5a      	adds	r2, r3, #1
 8005184:	60ba      	str	r2, [r7, #8]
 8005186:	b2ca      	uxtb	r2, r1
 8005188:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	3301      	adds	r3, #1
 800518e:	617b      	str	r3, [r7, #20]
 8005190:	697a      	ldr	r2, [r7, #20]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	429a      	cmp	r2, r3
 8005196:	dbf0      	blt.n	800517a <_read+0x12>
  }

  return len;
 8005198:	687b      	ldr	r3, [r7, #4]
}
 800519a:	4618      	mov	r0, r3
 800519c:	3718      	adds	r7, #24
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}

080051a2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80051a2:	b580      	push	{r7, lr}
 80051a4:	b086      	sub	sp, #24
 80051a6:	af00      	add	r7, sp, #0
 80051a8:	60f8      	str	r0, [r7, #12]
 80051aa:	60b9      	str	r1, [r7, #8]
 80051ac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80051ae:	2300      	movs	r3, #0
 80051b0:	617b      	str	r3, [r7, #20]
 80051b2:	e009      	b.n	80051c8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	1c5a      	adds	r2, r3, #1
 80051b8:	60ba      	str	r2, [r7, #8]
 80051ba:	781b      	ldrb	r3, [r3, #0]
 80051bc:	4618      	mov	r0, r3
 80051be:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	3301      	adds	r3, #1
 80051c6:	617b      	str	r3, [r7, #20]
 80051c8:	697a      	ldr	r2, [r7, #20]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	429a      	cmp	r2, r3
 80051ce:	dbf1      	blt.n	80051b4 <_write+0x12>
  }
  return len;
 80051d0:	687b      	ldr	r3, [r7, #4]
}
 80051d2:	4618      	mov	r0, r3
 80051d4:	3718      	adds	r7, #24
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bd80      	pop	{r7, pc}

080051da <_close>:

int _close(int file)
{
 80051da:	b480      	push	{r7}
 80051dc:	b083      	sub	sp, #12
 80051de:	af00      	add	r7, sp, #0
 80051e0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80051e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	370c      	adds	r7, #12
 80051ea:	46bd      	mov	sp, r7
 80051ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f0:	4770      	bx	lr

080051f2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80051f2:	b480      	push	{r7}
 80051f4:	b083      	sub	sp, #12
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	6078      	str	r0, [r7, #4]
 80051fa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005202:	605a      	str	r2, [r3, #4]
  return 0;
 8005204:	2300      	movs	r3, #0
}
 8005206:	4618      	mov	r0, r3
 8005208:	370c      	adds	r7, #12
 800520a:	46bd      	mov	sp, r7
 800520c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005210:	4770      	bx	lr

08005212 <_isatty>:

int _isatty(int file)
{
 8005212:	b480      	push	{r7}
 8005214:	b083      	sub	sp, #12
 8005216:	af00      	add	r7, sp, #0
 8005218:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800521a:	2301      	movs	r3, #1
}
 800521c:	4618      	mov	r0, r3
 800521e:	370c      	adds	r7, #12
 8005220:	46bd      	mov	sp, r7
 8005222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005226:	4770      	bx	lr

08005228 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005228:	b480      	push	{r7}
 800522a:	b085      	sub	sp, #20
 800522c:	af00      	add	r7, sp, #0
 800522e:	60f8      	str	r0, [r7, #12]
 8005230:	60b9      	str	r1, [r7, #8]
 8005232:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005234:	2300      	movs	r3, #0
}
 8005236:	4618      	mov	r0, r3
 8005238:	3714      	adds	r7, #20
 800523a:	46bd      	mov	sp, r7
 800523c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005240:	4770      	bx	lr
	...

08005244 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b086      	sub	sp, #24
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800524c:	4a14      	ldr	r2, [pc, #80]	; (80052a0 <_sbrk+0x5c>)
 800524e:	4b15      	ldr	r3, [pc, #84]	; (80052a4 <_sbrk+0x60>)
 8005250:	1ad3      	subs	r3, r2, r3
 8005252:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005258:	4b13      	ldr	r3, [pc, #76]	; (80052a8 <_sbrk+0x64>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d102      	bne.n	8005266 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005260:	4b11      	ldr	r3, [pc, #68]	; (80052a8 <_sbrk+0x64>)
 8005262:	4a12      	ldr	r2, [pc, #72]	; (80052ac <_sbrk+0x68>)
 8005264:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005266:	4b10      	ldr	r3, [pc, #64]	; (80052a8 <_sbrk+0x64>)
 8005268:	681a      	ldr	r2, [r3, #0]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	4413      	add	r3, r2
 800526e:	693a      	ldr	r2, [r7, #16]
 8005270:	429a      	cmp	r2, r3
 8005272:	d207      	bcs.n	8005284 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005274:	f00a f8d4 	bl	800f420 <__errno>
 8005278:	4603      	mov	r3, r0
 800527a:	220c      	movs	r2, #12
 800527c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800527e:	f04f 33ff 	mov.w	r3, #4294967295
 8005282:	e009      	b.n	8005298 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005284:	4b08      	ldr	r3, [pc, #32]	; (80052a8 <_sbrk+0x64>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800528a:	4b07      	ldr	r3, [pc, #28]	; (80052a8 <_sbrk+0x64>)
 800528c:	681a      	ldr	r2, [r3, #0]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	4413      	add	r3, r2
 8005292:	4a05      	ldr	r2, [pc, #20]	; (80052a8 <_sbrk+0x64>)
 8005294:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005296:	68fb      	ldr	r3, [r7, #12]
}
 8005298:	4618      	mov	r0, r3
 800529a:	3718      	adds	r7, #24
 800529c:	46bd      	mov	sp, r7
 800529e:	bd80      	pop	{r7, pc}
 80052a0:	20020000 	.word	0x20020000
 80052a4:	00000400 	.word	0x00000400
 80052a8:	200007c4 	.word	0x200007c4
 80052ac:	200096d0 	.word	0x200096d0

080052b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80052b0:	b480      	push	{r7}
 80052b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80052b4:	4b06      	ldr	r3, [pc, #24]	; (80052d0 <SystemInit+0x20>)
 80052b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052ba:	4a05      	ldr	r2, [pc, #20]	; (80052d0 <SystemInit+0x20>)
 80052bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80052c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80052c4:	bf00      	nop
 80052c6:	46bd      	mov	sp, r7
 80052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052cc:	4770      	bx	lr
 80052ce:	bf00      	nop
 80052d0:	e000ed00 	.word	0xe000ed00

080052d4 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b08e      	sub	sp, #56	; 0x38
 80052d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80052da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80052de:	2200      	movs	r2, #0
 80052e0:	601a      	str	r2, [r3, #0]
 80052e2:	605a      	str	r2, [r3, #4]
 80052e4:	609a      	str	r2, [r3, #8]
 80052e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80052e8:	f107 0320 	add.w	r3, r7, #32
 80052ec:	2200      	movs	r2, #0
 80052ee:	601a      	str	r2, [r3, #0]
 80052f0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80052f2:	1d3b      	adds	r3, r7, #4
 80052f4:	2200      	movs	r2, #0
 80052f6:	601a      	str	r2, [r3, #0]
 80052f8:	605a      	str	r2, [r3, #4]
 80052fa:	609a      	str	r2, [r3, #8]
 80052fc:	60da      	str	r2, [r3, #12]
 80052fe:	611a      	str	r2, [r3, #16]
 8005300:	615a      	str	r2, [r3, #20]
 8005302:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005304:	4b2c      	ldr	r3, [pc, #176]	; (80053b8 <MX_TIM3_Init+0xe4>)
 8005306:	4a2d      	ldr	r2, [pc, #180]	; (80053bc <MX_TIM3_Init+0xe8>)
 8005308:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 800530a:	4b2b      	ldr	r3, [pc, #172]	; (80053b8 <MX_TIM3_Init+0xe4>)
 800530c:	2253      	movs	r2, #83	; 0x53
 800530e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005310:	4b29      	ldr	r3, [pc, #164]	; (80053b8 <MX_TIM3_Init+0xe4>)
 8005312:	2200      	movs	r2, #0
 8005314:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8005316:	4b28      	ldr	r3, [pc, #160]	; (80053b8 <MX_TIM3_Init+0xe4>)
 8005318:	2263      	movs	r2, #99	; 0x63
 800531a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800531c:	4b26      	ldr	r3, [pc, #152]	; (80053b8 <MX_TIM3_Init+0xe4>)
 800531e:	2200      	movs	r2, #0
 8005320:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005322:	4b25      	ldr	r3, [pc, #148]	; (80053b8 <MX_TIM3_Init+0xe4>)
 8005324:	2200      	movs	r2, #0
 8005326:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005328:	4823      	ldr	r0, [pc, #140]	; (80053b8 <MX_TIM3_Init+0xe4>)
 800532a:	f003 fbb5 	bl	8008a98 <HAL_TIM_Base_Init>
 800532e:	4603      	mov	r3, r0
 8005330:	2b00      	cmp	r3, #0
 8005332:	d001      	beq.n	8005338 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8005334:	f7fe f90e 	bl	8003554 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005338:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800533c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800533e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005342:	4619      	mov	r1, r3
 8005344:	481c      	ldr	r0, [pc, #112]	; (80053b8 <MX_TIM3_Init+0xe4>)
 8005346:	f003 ff2d 	bl	80091a4 <HAL_TIM_ConfigClockSource>
 800534a:	4603      	mov	r3, r0
 800534c:	2b00      	cmp	r3, #0
 800534e:	d001      	beq.n	8005354 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8005350:	f7fe f900 	bl	8003554 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005354:	4818      	ldr	r0, [pc, #96]	; (80053b8 <MX_TIM3_Init+0xe4>)
 8005356:	f003 fc51 	bl	8008bfc <HAL_TIM_PWM_Init>
 800535a:	4603      	mov	r3, r0
 800535c:	2b00      	cmp	r3, #0
 800535e:	d001      	beq.n	8005364 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8005360:	f7fe f8f8 	bl	8003554 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005364:	2320      	movs	r3, #32
 8005366:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005368:	2300      	movs	r3, #0
 800536a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800536c:	f107 0320 	add.w	r3, r7, #32
 8005370:	4619      	mov	r1, r3
 8005372:	4811      	ldr	r0, [pc, #68]	; (80053b8 <MX_TIM3_Init+0xe4>)
 8005374:	f004 fad2 	bl	800991c <HAL_TIMEx_MasterConfigSynchronization>
 8005378:	4603      	mov	r3, r0
 800537a:	2b00      	cmp	r3, #0
 800537c:	d001      	beq.n	8005382 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 800537e:	f7fe f8e9 	bl	8003554 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005382:	2360      	movs	r3, #96	; 0x60
 8005384:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005386:	2300      	movs	r3, #0
 8005388:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800538a:	2300      	movs	r3, #0
 800538c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800538e:	2300      	movs	r3, #0
 8005390:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005392:	1d3b      	adds	r3, r7, #4
 8005394:	2200      	movs	r2, #0
 8005396:	4619      	mov	r1, r3
 8005398:	4807      	ldr	r0, [pc, #28]	; (80053b8 <MX_TIM3_Init+0xe4>)
 800539a:	f003 fe41 	bl	8009020 <HAL_TIM_PWM_ConfigChannel>
 800539e:	4603      	mov	r3, r0
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d001      	beq.n	80053a8 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 80053a4:	f7fe f8d6 	bl	8003554 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80053a8:	4803      	ldr	r0, [pc, #12]	; (80053b8 <MX_TIM3_Init+0xe4>)
 80053aa:	f000 f82b 	bl	8005404 <HAL_TIM_MspPostInit>

}
 80053ae:	bf00      	nop
 80053b0:	3738      	adds	r7, #56	; 0x38
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	bf00      	nop
 80053b8:	200007c8 	.word	0x200007c8
 80053bc:	40000400 	.word	0x40000400

080053c0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b085      	sub	sp, #20
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a0b      	ldr	r2, [pc, #44]	; (80053fc <HAL_TIM_Base_MspInit+0x3c>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d10d      	bne.n	80053ee <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80053d2:	2300      	movs	r3, #0
 80053d4:	60fb      	str	r3, [r7, #12]
 80053d6:	4b0a      	ldr	r3, [pc, #40]	; (8005400 <HAL_TIM_Base_MspInit+0x40>)
 80053d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053da:	4a09      	ldr	r2, [pc, #36]	; (8005400 <HAL_TIM_Base_MspInit+0x40>)
 80053dc:	f043 0302 	orr.w	r3, r3, #2
 80053e0:	6413      	str	r3, [r2, #64]	; 0x40
 80053e2:	4b07      	ldr	r3, [pc, #28]	; (8005400 <HAL_TIM_Base_MspInit+0x40>)
 80053e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e6:	f003 0302 	and.w	r3, r3, #2
 80053ea:	60fb      	str	r3, [r7, #12]
 80053ec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80053ee:	bf00      	nop
 80053f0:	3714      	adds	r7, #20
 80053f2:	46bd      	mov	sp, r7
 80053f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f8:	4770      	bx	lr
 80053fa:	bf00      	nop
 80053fc:	40000400 	.word	0x40000400
 8005400:	40023800 	.word	0x40023800

08005404 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b088      	sub	sp, #32
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800540c:	f107 030c 	add.w	r3, r7, #12
 8005410:	2200      	movs	r2, #0
 8005412:	601a      	str	r2, [r3, #0]
 8005414:	605a      	str	r2, [r3, #4]
 8005416:	609a      	str	r2, [r3, #8]
 8005418:	60da      	str	r2, [r3, #12]
 800541a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a12      	ldr	r2, [pc, #72]	; (800546c <HAL_TIM_MspPostInit+0x68>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d11d      	bne.n	8005462 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005426:	2300      	movs	r3, #0
 8005428:	60bb      	str	r3, [r7, #8]
 800542a:	4b11      	ldr	r3, [pc, #68]	; (8005470 <HAL_TIM_MspPostInit+0x6c>)
 800542c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800542e:	4a10      	ldr	r2, [pc, #64]	; (8005470 <HAL_TIM_MspPostInit+0x6c>)
 8005430:	f043 0301 	orr.w	r3, r3, #1
 8005434:	6313      	str	r3, [r2, #48]	; 0x30
 8005436:	4b0e      	ldr	r3, [pc, #56]	; (8005470 <HAL_TIM_MspPostInit+0x6c>)
 8005438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800543a:	f003 0301 	and.w	r3, r3, #1
 800543e:	60bb      	str	r3, [r7, #8]
 8005440:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = AENABLE_Pin;
 8005442:	2340      	movs	r3, #64	; 0x40
 8005444:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005446:	2302      	movs	r3, #2
 8005448:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800544a:	2300      	movs	r3, #0
 800544c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800544e:	2300      	movs	r3, #0
 8005450:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005452:	2302      	movs	r3, #2
 8005454:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(AENABLE_GPIO_Port, &GPIO_InitStruct);
 8005456:	f107 030c 	add.w	r3, r7, #12
 800545a:	4619      	mov	r1, r3
 800545c:	4805      	ldr	r0, [pc, #20]	; (8005474 <HAL_TIM_MspPostInit+0x70>)
 800545e:	f000 fb4f 	bl	8005b00 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8005462:	bf00      	nop
 8005464:	3720      	adds	r7, #32
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}
 800546a:	bf00      	nop
 800546c:	40000400 	.word	0x40000400
 8005470:	40023800 	.word	0x40023800
 8005474:	40020000 	.word	0x40020000

08005478 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800547c:	4b11      	ldr	r3, [pc, #68]	; (80054c4 <MX_USART2_UART_Init+0x4c>)
 800547e:	4a12      	ldr	r2, [pc, #72]	; (80054c8 <MX_USART2_UART_Init+0x50>)
 8005480:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005482:	4b10      	ldr	r3, [pc, #64]	; (80054c4 <MX_USART2_UART_Init+0x4c>)
 8005484:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005488:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800548a:	4b0e      	ldr	r3, [pc, #56]	; (80054c4 <MX_USART2_UART_Init+0x4c>)
 800548c:	2200      	movs	r2, #0
 800548e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005490:	4b0c      	ldr	r3, [pc, #48]	; (80054c4 <MX_USART2_UART_Init+0x4c>)
 8005492:	2200      	movs	r2, #0
 8005494:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005496:	4b0b      	ldr	r3, [pc, #44]	; (80054c4 <MX_USART2_UART_Init+0x4c>)
 8005498:	2200      	movs	r2, #0
 800549a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800549c:	4b09      	ldr	r3, [pc, #36]	; (80054c4 <MX_USART2_UART_Init+0x4c>)
 800549e:	220c      	movs	r2, #12
 80054a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80054a2:	4b08      	ldr	r3, [pc, #32]	; (80054c4 <MX_USART2_UART_Init+0x4c>)
 80054a4:	2200      	movs	r2, #0
 80054a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80054a8:	4b06      	ldr	r3, [pc, #24]	; (80054c4 <MX_USART2_UART_Init+0x4c>)
 80054aa:	2200      	movs	r2, #0
 80054ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80054ae:	4805      	ldr	r0, [pc, #20]	; (80054c4 <MX_USART2_UART_Init+0x4c>)
 80054b0:	f004 fab6 	bl	8009a20 <HAL_UART_Init>
 80054b4:	4603      	mov	r3, r0
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d001      	beq.n	80054be <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80054ba:	f7fe f84b 	bl	8003554 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80054be:	bf00      	nop
 80054c0:	bd80      	pop	{r7, pc}
 80054c2:	bf00      	nop
 80054c4:	20000810 	.word	0x20000810
 80054c8:	40004400 	.word	0x40004400

080054cc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b08a      	sub	sp, #40	; 0x28
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054d4:	f107 0314 	add.w	r3, r7, #20
 80054d8:	2200      	movs	r2, #0
 80054da:	601a      	str	r2, [r3, #0]
 80054dc:	605a      	str	r2, [r3, #4]
 80054de:	609a      	str	r2, [r3, #8]
 80054e0:	60da      	str	r2, [r3, #12]
 80054e2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a19      	ldr	r2, [pc, #100]	; (8005550 <HAL_UART_MspInit+0x84>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d12b      	bne.n	8005546 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80054ee:	2300      	movs	r3, #0
 80054f0:	613b      	str	r3, [r7, #16]
 80054f2:	4b18      	ldr	r3, [pc, #96]	; (8005554 <HAL_UART_MspInit+0x88>)
 80054f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054f6:	4a17      	ldr	r2, [pc, #92]	; (8005554 <HAL_UART_MspInit+0x88>)
 80054f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80054fc:	6413      	str	r3, [r2, #64]	; 0x40
 80054fe:	4b15      	ldr	r3, [pc, #84]	; (8005554 <HAL_UART_MspInit+0x88>)
 8005500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005502:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005506:	613b      	str	r3, [r7, #16]
 8005508:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800550a:	2300      	movs	r3, #0
 800550c:	60fb      	str	r3, [r7, #12]
 800550e:	4b11      	ldr	r3, [pc, #68]	; (8005554 <HAL_UART_MspInit+0x88>)
 8005510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005512:	4a10      	ldr	r2, [pc, #64]	; (8005554 <HAL_UART_MspInit+0x88>)
 8005514:	f043 0301 	orr.w	r3, r3, #1
 8005518:	6313      	str	r3, [r2, #48]	; 0x30
 800551a:	4b0e      	ldr	r3, [pc, #56]	; (8005554 <HAL_UART_MspInit+0x88>)
 800551c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800551e:	f003 0301 	and.w	r3, r3, #1
 8005522:	60fb      	str	r3, [r7, #12]
 8005524:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8005526:	230c      	movs	r3, #12
 8005528:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800552a:	2302      	movs	r3, #2
 800552c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800552e:	2300      	movs	r3, #0
 8005530:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005532:	2303      	movs	r3, #3
 8005534:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005536:	2307      	movs	r3, #7
 8005538:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800553a:	f107 0314 	add.w	r3, r7, #20
 800553e:	4619      	mov	r1, r3
 8005540:	4805      	ldr	r0, [pc, #20]	; (8005558 <HAL_UART_MspInit+0x8c>)
 8005542:	f000 fadd 	bl	8005b00 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005546:	bf00      	nop
 8005548:	3728      	adds	r7, #40	; 0x28
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}
 800554e:	bf00      	nop
 8005550:	40004400 	.word	0x40004400
 8005554:	40023800 	.word	0x40023800
 8005558:	40020000 	.word	0x40020000

0800555c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800555c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005594 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005560:	480d      	ldr	r0, [pc, #52]	; (8005598 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8005562:	490e      	ldr	r1, [pc, #56]	; (800559c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005564:	4a0e      	ldr	r2, [pc, #56]	; (80055a0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8005566:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005568:	e002      	b.n	8005570 <LoopCopyDataInit>

0800556a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800556a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800556c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800556e:	3304      	adds	r3, #4

08005570 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005570:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005572:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005574:	d3f9      	bcc.n	800556a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005576:	4a0b      	ldr	r2, [pc, #44]	; (80055a4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8005578:	4c0b      	ldr	r4, [pc, #44]	; (80055a8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800557a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800557c:	e001      	b.n	8005582 <LoopFillZerobss>

0800557e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800557e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005580:	3204      	adds	r2, #4

08005582 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005582:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005584:	d3fb      	bcc.n	800557e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8005586:	f7ff fe93 	bl	80052b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800558a:	f009 ff4f 	bl	800f42c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800558e:	f7fd ff49 	bl	8003424 <main>
  bx  lr    
 8005592:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8005594:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005598:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800559c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80055a0:	08011cec 	.word	0x08011cec
  ldr r2, =_sbss
 80055a4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80055a8:	200096cc 	.word	0x200096cc

080055ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80055ac:	e7fe      	b.n	80055ac <ADC_IRQHandler>
	...

080055b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80055b4:	4b0e      	ldr	r3, [pc, #56]	; (80055f0 <HAL_Init+0x40>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4a0d      	ldr	r2, [pc, #52]	; (80055f0 <HAL_Init+0x40>)
 80055ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80055be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80055c0:	4b0b      	ldr	r3, [pc, #44]	; (80055f0 <HAL_Init+0x40>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a0a      	ldr	r2, [pc, #40]	; (80055f0 <HAL_Init+0x40>)
 80055c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80055ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80055cc:	4b08      	ldr	r3, [pc, #32]	; (80055f0 <HAL_Init+0x40>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a07      	ldr	r2, [pc, #28]	; (80055f0 <HAL_Init+0x40>)
 80055d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80055d8:	2003      	movs	r0, #3
 80055da:	f000 f8fc 	bl	80057d6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80055de:	2005      	movs	r0, #5
 80055e0:	f7ff fd0e 	bl	8005000 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80055e4:	f7ff fce0 	bl	8004fa8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80055e8:	2300      	movs	r3, #0
}
 80055ea:	4618      	mov	r0, r3
 80055ec:	bd80      	pop	{r7, pc}
 80055ee:	bf00      	nop
 80055f0:	40023c00 	.word	0x40023c00

080055f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80055f4:	b480      	push	{r7}
 80055f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80055f8:	4b06      	ldr	r3, [pc, #24]	; (8005614 <HAL_IncTick+0x20>)
 80055fa:	781b      	ldrb	r3, [r3, #0]
 80055fc:	461a      	mov	r2, r3
 80055fe:	4b06      	ldr	r3, [pc, #24]	; (8005618 <HAL_IncTick+0x24>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4413      	add	r3, r2
 8005604:	4a04      	ldr	r2, [pc, #16]	; (8005618 <HAL_IncTick+0x24>)
 8005606:	6013      	str	r3, [r2, #0]
}
 8005608:	bf00      	nop
 800560a:	46bd      	mov	sp, r7
 800560c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005610:	4770      	bx	lr
 8005612:	bf00      	nop
 8005614:	20000010 	.word	0x20000010
 8005618:	20000854 	.word	0x20000854

0800561c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800561c:	b480      	push	{r7}
 800561e:	af00      	add	r7, sp, #0
  return uwTick;
 8005620:	4b03      	ldr	r3, [pc, #12]	; (8005630 <HAL_GetTick+0x14>)
 8005622:	681b      	ldr	r3, [r3, #0]
}
 8005624:	4618      	mov	r0, r3
 8005626:	46bd      	mov	sp, r7
 8005628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562c:	4770      	bx	lr
 800562e:	bf00      	nop
 8005630:	20000854 	.word	0x20000854

08005634 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b084      	sub	sp, #16
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800563c:	f7ff ffee 	bl	800561c <HAL_GetTick>
 8005640:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	f1b3 3fff 	cmp.w	r3, #4294967295
 800564c:	d005      	beq.n	800565a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800564e:	4b0a      	ldr	r3, [pc, #40]	; (8005678 <HAL_Delay+0x44>)
 8005650:	781b      	ldrb	r3, [r3, #0]
 8005652:	461a      	mov	r2, r3
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	4413      	add	r3, r2
 8005658:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800565a:	bf00      	nop
 800565c:	f7ff ffde 	bl	800561c <HAL_GetTick>
 8005660:	4602      	mov	r2, r0
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	1ad3      	subs	r3, r2, r3
 8005666:	68fa      	ldr	r2, [r7, #12]
 8005668:	429a      	cmp	r2, r3
 800566a:	d8f7      	bhi.n	800565c <HAL_Delay+0x28>
  {
  }
}
 800566c:	bf00      	nop
 800566e:	bf00      	nop
 8005670:	3710      	adds	r7, #16
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}
 8005676:	bf00      	nop
 8005678:	20000010 	.word	0x20000010

0800567c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800567c:	b480      	push	{r7}
 800567e:	b085      	sub	sp, #20
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	f003 0307 	and.w	r3, r3, #7
 800568a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800568c:	4b0c      	ldr	r3, [pc, #48]	; (80056c0 <__NVIC_SetPriorityGrouping+0x44>)
 800568e:	68db      	ldr	r3, [r3, #12]
 8005690:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005692:	68ba      	ldr	r2, [r7, #8]
 8005694:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005698:	4013      	ands	r3, r2
 800569a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80056a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80056a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80056ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80056ae:	4a04      	ldr	r2, [pc, #16]	; (80056c0 <__NVIC_SetPriorityGrouping+0x44>)
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	60d3      	str	r3, [r2, #12]
}
 80056b4:	bf00      	nop
 80056b6:	3714      	adds	r7, #20
 80056b8:	46bd      	mov	sp, r7
 80056ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056be:	4770      	bx	lr
 80056c0:	e000ed00 	.word	0xe000ed00

080056c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80056c4:	b480      	push	{r7}
 80056c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80056c8:	4b04      	ldr	r3, [pc, #16]	; (80056dc <__NVIC_GetPriorityGrouping+0x18>)
 80056ca:	68db      	ldr	r3, [r3, #12]
 80056cc:	0a1b      	lsrs	r3, r3, #8
 80056ce:	f003 0307 	and.w	r3, r3, #7
}
 80056d2:	4618      	mov	r0, r3
 80056d4:	46bd      	mov	sp, r7
 80056d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056da:	4770      	bx	lr
 80056dc:	e000ed00 	.word	0xe000ed00

080056e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b083      	sub	sp, #12
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	4603      	mov	r3, r0
 80056e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80056ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	db0b      	blt.n	800570a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80056f2:	79fb      	ldrb	r3, [r7, #7]
 80056f4:	f003 021f 	and.w	r2, r3, #31
 80056f8:	4907      	ldr	r1, [pc, #28]	; (8005718 <__NVIC_EnableIRQ+0x38>)
 80056fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056fe:	095b      	lsrs	r3, r3, #5
 8005700:	2001      	movs	r0, #1
 8005702:	fa00 f202 	lsl.w	r2, r0, r2
 8005706:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800570a:	bf00      	nop
 800570c:	370c      	adds	r7, #12
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr
 8005716:	bf00      	nop
 8005718:	e000e100 	.word	0xe000e100

0800571c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800571c:	b480      	push	{r7}
 800571e:	b083      	sub	sp, #12
 8005720:	af00      	add	r7, sp, #0
 8005722:	4603      	mov	r3, r0
 8005724:	6039      	str	r1, [r7, #0]
 8005726:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800572c:	2b00      	cmp	r3, #0
 800572e:	db0a      	blt.n	8005746 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	b2da      	uxtb	r2, r3
 8005734:	490c      	ldr	r1, [pc, #48]	; (8005768 <__NVIC_SetPriority+0x4c>)
 8005736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800573a:	0112      	lsls	r2, r2, #4
 800573c:	b2d2      	uxtb	r2, r2
 800573e:	440b      	add	r3, r1
 8005740:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005744:	e00a      	b.n	800575c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	b2da      	uxtb	r2, r3
 800574a:	4908      	ldr	r1, [pc, #32]	; (800576c <__NVIC_SetPriority+0x50>)
 800574c:	79fb      	ldrb	r3, [r7, #7]
 800574e:	f003 030f 	and.w	r3, r3, #15
 8005752:	3b04      	subs	r3, #4
 8005754:	0112      	lsls	r2, r2, #4
 8005756:	b2d2      	uxtb	r2, r2
 8005758:	440b      	add	r3, r1
 800575a:	761a      	strb	r2, [r3, #24]
}
 800575c:	bf00      	nop
 800575e:	370c      	adds	r7, #12
 8005760:	46bd      	mov	sp, r7
 8005762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005766:	4770      	bx	lr
 8005768:	e000e100 	.word	0xe000e100
 800576c:	e000ed00 	.word	0xe000ed00

08005770 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005770:	b480      	push	{r7}
 8005772:	b089      	sub	sp, #36	; 0x24
 8005774:	af00      	add	r7, sp, #0
 8005776:	60f8      	str	r0, [r7, #12]
 8005778:	60b9      	str	r1, [r7, #8]
 800577a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f003 0307 	and.w	r3, r3, #7
 8005782:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005784:	69fb      	ldr	r3, [r7, #28]
 8005786:	f1c3 0307 	rsb	r3, r3, #7
 800578a:	2b04      	cmp	r3, #4
 800578c:	bf28      	it	cs
 800578e:	2304      	movcs	r3, #4
 8005790:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005792:	69fb      	ldr	r3, [r7, #28]
 8005794:	3304      	adds	r3, #4
 8005796:	2b06      	cmp	r3, #6
 8005798:	d902      	bls.n	80057a0 <NVIC_EncodePriority+0x30>
 800579a:	69fb      	ldr	r3, [r7, #28]
 800579c:	3b03      	subs	r3, #3
 800579e:	e000      	b.n	80057a2 <NVIC_EncodePriority+0x32>
 80057a0:	2300      	movs	r3, #0
 80057a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80057a4:	f04f 32ff 	mov.w	r2, #4294967295
 80057a8:	69bb      	ldr	r3, [r7, #24]
 80057aa:	fa02 f303 	lsl.w	r3, r2, r3
 80057ae:	43da      	mvns	r2, r3
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	401a      	ands	r2, r3
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80057b8:	f04f 31ff 	mov.w	r1, #4294967295
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	fa01 f303 	lsl.w	r3, r1, r3
 80057c2:	43d9      	mvns	r1, r3
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80057c8:	4313      	orrs	r3, r2
         );
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	3724      	adds	r7, #36	; 0x24
 80057ce:	46bd      	mov	sp, r7
 80057d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d4:	4770      	bx	lr

080057d6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80057d6:	b580      	push	{r7, lr}
 80057d8:	b082      	sub	sp, #8
 80057da:	af00      	add	r7, sp, #0
 80057dc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f7ff ff4c 	bl	800567c <__NVIC_SetPriorityGrouping>
}
 80057e4:	bf00      	nop
 80057e6:	3708      	adds	r7, #8
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}

080057ec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b086      	sub	sp, #24
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	4603      	mov	r3, r0
 80057f4:	60b9      	str	r1, [r7, #8]
 80057f6:	607a      	str	r2, [r7, #4]
 80057f8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80057fa:	2300      	movs	r3, #0
 80057fc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80057fe:	f7ff ff61 	bl	80056c4 <__NVIC_GetPriorityGrouping>
 8005802:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005804:	687a      	ldr	r2, [r7, #4]
 8005806:	68b9      	ldr	r1, [r7, #8]
 8005808:	6978      	ldr	r0, [r7, #20]
 800580a:	f7ff ffb1 	bl	8005770 <NVIC_EncodePriority>
 800580e:	4602      	mov	r2, r0
 8005810:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005814:	4611      	mov	r1, r2
 8005816:	4618      	mov	r0, r3
 8005818:	f7ff ff80 	bl	800571c <__NVIC_SetPriority>
}
 800581c:	bf00      	nop
 800581e:	3718      	adds	r7, #24
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}

08005824 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b082      	sub	sp, #8
 8005828:	af00      	add	r7, sp, #0
 800582a:	4603      	mov	r3, r0
 800582c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800582e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005832:	4618      	mov	r0, r3
 8005834:	f7ff ff54 	bl	80056e0 <__NVIC_EnableIRQ>
}
 8005838:	bf00      	nop
 800583a:	3708      	adds	r7, #8
 800583c:	46bd      	mov	sp, r7
 800583e:	bd80      	pop	{r7, pc}

08005840 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b086      	sub	sp, #24
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005848:	2300      	movs	r3, #0
 800584a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800584c:	f7ff fee6 	bl	800561c <HAL_GetTick>
 8005850:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d101      	bne.n	800585c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005858:	2301      	movs	r3, #1
 800585a:	e099      	b.n	8005990 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2202      	movs	r2, #2
 8005860:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2200      	movs	r2, #0
 8005868:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f022 0201 	bic.w	r2, r2, #1
 800587a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800587c:	e00f      	b.n	800589e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800587e:	f7ff fecd 	bl	800561c <HAL_GetTick>
 8005882:	4602      	mov	r2, r0
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	1ad3      	subs	r3, r2, r3
 8005888:	2b05      	cmp	r3, #5
 800588a:	d908      	bls.n	800589e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2220      	movs	r2, #32
 8005890:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2203      	movs	r2, #3
 8005896:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800589a:	2303      	movs	r3, #3
 800589c:	e078      	b.n	8005990 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f003 0301 	and.w	r3, r3, #1
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d1e8      	bne.n	800587e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80058b4:	697a      	ldr	r2, [r7, #20]
 80058b6:	4b38      	ldr	r3, [pc, #224]	; (8005998 <HAL_DMA_Init+0x158>)
 80058b8:	4013      	ands	r3, r2
 80058ba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	685a      	ldr	r2, [r3, #4]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80058ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	691b      	ldr	r3, [r3, #16]
 80058d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80058d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	699b      	ldr	r3, [r3, #24]
 80058dc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80058e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6a1b      	ldr	r3, [r3, #32]
 80058e8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80058ea:	697a      	ldr	r2, [r7, #20]
 80058ec:	4313      	orrs	r3, r2
 80058ee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f4:	2b04      	cmp	r3, #4
 80058f6:	d107      	bne.n	8005908 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005900:	4313      	orrs	r3, r2
 8005902:	697a      	ldr	r2, [r7, #20]
 8005904:	4313      	orrs	r3, r2
 8005906:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	697a      	ldr	r2, [r7, #20]
 800590e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	695b      	ldr	r3, [r3, #20]
 8005916:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	f023 0307 	bic.w	r3, r3, #7
 800591e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005924:	697a      	ldr	r2, [r7, #20]
 8005926:	4313      	orrs	r3, r2
 8005928:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800592e:	2b04      	cmp	r3, #4
 8005930:	d117      	bne.n	8005962 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005936:	697a      	ldr	r2, [r7, #20]
 8005938:	4313      	orrs	r3, r2
 800593a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005940:	2b00      	cmp	r3, #0
 8005942:	d00e      	beq.n	8005962 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005944:	6878      	ldr	r0, [r7, #4]
 8005946:	f000 f85f 	bl	8005a08 <DMA_CheckFifoParam>
 800594a:	4603      	mov	r3, r0
 800594c:	2b00      	cmp	r3, #0
 800594e:	d008      	beq.n	8005962 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2240      	movs	r2, #64	; 0x40
 8005954:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2201      	movs	r2, #1
 800595a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800595e:	2301      	movs	r3, #1
 8005960:	e016      	b.n	8005990 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	697a      	ldr	r2, [r7, #20]
 8005968:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f000 f816 	bl	800599c <DMA_CalcBaseAndBitshift>
 8005970:	4603      	mov	r3, r0
 8005972:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005978:	223f      	movs	r2, #63	; 0x3f
 800597a:	409a      	lsls	r2, r3
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2200      	movs	r2, #0
 8005984:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2201      	movs	r2, #1
 800598a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800598e:	2300      	movs	r3, #0
}
 8005990:	4618      	mov	r0, r3
 8005992:	3718      	adds	r7, #24
 8005994:	46bd      	mov	sp, r7
 8005996:	bd80      	pop	{r7, pc}
 8005998:	f010803f 	.word	0xf010803f

0800599c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800599c:	b480      	push	{r7}
 800599e:	b085      	sub	sp, #20
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	b2db      	uxtb	r3, r3
 80059aa:	3b10      	subs	r3, #16
 80059ac:	4a14      	ldr	r2, [pc, #80]	; (8005a00 <DMA_CalcBaseAndBitshift+0x64>)
 80059ae:	fba2 2303 	umull	r2, r3, r2, r3
 80059b2:	091b      	lsrs	r3, r3, #4
 80059b4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80059b6:	4a13      	ldr	r2, [pc, #76]	; (8005a04 <DMA_CalcBaseAndBitshift+0x68>)
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	4413      	add	r3, r2
 80059bc:	781b      	ldrb	r3, [r3, #0]
 80059be:	461a      	mov	r2, r3
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2b03      	cmp	r3, #3
 80059c8:	d909      	bls.n	80059de <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80059d2:	f023 0303 	bic.w	r3, r3, #3
 80059d6:	1d1a      	adds	r2, r3, #4
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	659a      	str	r2, [r3, #88]	; 0x58
 80059dc:	e007      	b.n	80059ee <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80059e6:	f023 0303 	bic.w	r3, r3, #3
 80059ea:	687a      	ldr	r2, [r7, #4]
 80059ec:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	3714      	adds	r7, #20
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr
 80059fe:	bf00      	nop
 8005a00:	aaaaaaab 	.word	0xaaaaaaab
 8005a04:	08011960 	.word	0x08011960

08005a08 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b085      	sub	sp, #20
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a10:	2300      	movs	r3, #0
 8005a12:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a18:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	699b      	ldr	r3, [r3, #24]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d11f      	bne.n	8005a62 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005a22:	68bb      	ldr	r3, [r7, #8]
 8005a24:	2b03      	cmp	r3, #3
 8005a26:	d856      	bhi.n	8005ad6 <DMA_CheckFifoParam+0xce>
 8005a28:	a201      	add	r2, pc, #4	; (adr r2, 8005a30 <DMA_CheckFifoParam+0x28>)
 8005a2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a2e:	bf00      	nop
 8005a30:	08005a41 	.word	0x08005a41
 8005a34:	08005a53 	.word	0x08005a53
 8005a38:	08005a41 	.word	0x08005a41
 8005a3c:	08005ad7 	.word	0x08005ad7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a44:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d046      	beq.n	8005ada <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a50:	e043      	b.n	8005ada <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a56:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005a5a:	d140      	bne.n	8005ade <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a60:	e03d      	b.n	8005ade <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	699b      	ldr	r3, [r3, #24]
 8005a66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a6a:	d121      	bne.n	8005ab0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	2b03      	cmp	r3, #3
 8005a70:	d837      	bhi.n	8005ae2 <DMA_CheckFifoParam+0xda>
 8005a72:	a201      	add	r2, pc, #4	; (adr r2, 8005a78 <DMA_CheckFifoParam+0x70>)
 8005a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a78:	08005a89 	.word	0x08005a89
 8005a7c:	08005a8f 	.word	0x08005a8f
 8005a80:	08005a89 	.word	0x08005a89
 8005a84:	08005aa1 	.word	0x08005aa1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005a88:	2301      	movs	r3, #1
 8005a8a:	73fb      	strb	r3, [r7, #15]
      break;
 8005a8c:	e030      	b.n	8005af0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a92:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d025      	beq.n	8005ae6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a9e:	e022      	b.n	8005ae6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aa4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005aa8:	d11f      	bne.n	8005aea <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005aae:	e01c      	b.n	8005aea <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	2b02      	cmp	r3, #2
 8005ab4:	d903      	bls.n	8005abe <DMA_CheckFifoParam+0xb6>
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	2b03      	cmp	r3, #3
 8005aba:	d003      	beq.n	8005ac4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005abc:	e018      	b.n	8005af0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	73fb      	strb	r3, [r7, #15]
      break;
 8005ac2:	e015      	b.n	8005af0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ac8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d00e      	beq.n	8005aee <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	73fb      	strb	r3, [r7, #15]
      break;
 8005ad4:	e00b      	b.n	8005aee <DMA_CheckFifoParam+0xe6>
      break;
 8005ad6:	bf00      	nop
 8005ad8:	e00a      	b.n	8005af0 <DMA_CheckFifoParam+0xe8>
      break;
 8005ada:	bf00      	nop
 8005adc:	e008      	b.n	8005af0 <DMA_CheckFifoParam+0xe8>
      break;
 8005ade:	bf00      	nop
 8005ae0:	e006      	b.n	8005af0 <DMA_CheckFifoParam+0xe8>
      break;
 8005ae2:	bf00      	nop
 8005ae4:	e004      	b.n	8005af0 <DMA_CheckFifoParam+0xe8>
      break;
 8005ae6:	bf00      	nop
 8005ae8:	e002      	b.n	8005af0 <DMA_CheckFifoParam+0xe8>
      break;   
 8005aea:	bf00      	nop
 8005aec:	e000      	b.n	8005af0 <DMA_CheckFifoParam+0xe8>
      break;
 8005aee:	bf00      	nop
    }
  } 
  
  return status; 
 8005af0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	3714      	adds	r7, #20
 8005af6:	46bd      	mov	sp, r7
 8005af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afc:	4770      	bx	lr
 8005afe:	bf00      	nop

08005b00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b089      	sub	sp, #36	; 0x24
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
 8005b08:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005b0e:	2300      	movs	r3, #0
 8005b10:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005b12:	2300      	movs	r3, #0
 8005b14:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005b16:	2300      	movs	r3, #0
 8005b18:	61fb      	str	r3, [r7, #28]
 8005b1a:	e159      	b.n	8005dd0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005b1c:	2201      	movs	r2, #1
 8005b1e:	69fb      	ldr	r3, [r7, #28]
 8005b20:	fa02 f303 	lsl.w	r3, r2, r3
 8005b24:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	697a      	ldr	r2, [r7, #20]
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005b30:	693a      	ldr	r2, [r7, #16]
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	429a      	cmp	r2, r3
 8005b36:	f040 8148 	bne.w	8005dca <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	f003 0303 	and.w	r3, r3, #3
 8005b42:	2b01      	cmp	r3, #1
 8005b44:	d005      	beq.n	8005b52 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005b4e:	2b02      	cmp	r3, #2
 8005b50:	d130      	bne.n	8005bb4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005b58:	69fb      	ldr	r3, [r7, #28]
 8005b5a:	005b      	lsls	r3, r3, #1
 8005b5c:	2203      	movs	r2, #3
 8005b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b62:	43db      	mvns	r3, r3
 8005b64:	69ba      	ldr	r2, [r7, #24]
 8005b66:	4013      	ands	r3, r2
 8005b68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	68da      	ldr	r2, [r3, #12]
 8005b6e:	69fb      	ldr	r3, [r7, #28]
 8005b70:	005b      	lsls	r3, r3, #1
 8005b72:	fa02 f303 	lsl.w	r3, r2, r3
 8005b76:	69ba      	ldr	r2, [r7, #24]
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	69ba      	ldr	r2, [r7, #24]
 8005b80:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005b88:	2201      	movs	r2, #1
 8005b8a:	69fb      	ldr	r3, [r7, #28]
 8005b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b90:	43db      	mvns	r3, r3
 8005b92:	69ba      	ldr	r2, [r7, #24]
 8005b94:	4013      	ands	r3, r2
 8005b96:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	091b      	lsrs	r3, r3, #4
 8005b9e:	f003 0201 	and.w	r2, r3, #1
 8005ba2:	69fb      	ldr	r3, [r7, #28]
 8005ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ba8:	69ba      	ldr	r2, [r7, #24]
 8005baa:	4313      	orrs	r3, r2
 8005bac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	69ba      	ldr	r2, [r7, #24]
 8005bb2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	685b      	ldr	r3, [r3, #4]
 8005bb8:	f003 0303 	and.w	r3, r3, #3
 8005bbc:	2b03      	cmp	r3, #3
 8005bbe:	d017      	beq.n	8005bf0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	68db      	ldr	r3, [r3, #12]
 8005bc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005bc6:	69fb      	ldr	r3, [r7, #28]
 8005bc8:	005b      	lsls	r3, r3, #1
 8005bca:	2203      	movs	r2, #3
 8005bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8005bd0:	43db      	mvns	r3, r3
 8005bd2:	69ba      	ldr	r2, [r7, #24]
 8005bd4:	4013      	ands	r3, r2
 8005bd6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	689a      	ldr	r2, [r3, #8]
 8005bdc:	69fb      	ldr	r3, [r7, #28]
 8005bde:	005b      	lsls	r3, r3, #1
 8005be0:	fa02 f303 	lsl.w	r3, r2, r3
 8005be4:	69ba      	ldr	r2, [r7, #24]
 8005be6:	4313      	orrs	r3, r2
 8005be8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	69ba      	ldr	r2, [r7, #24]
 8005bee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	f003 0303 	and.w	r3, r3, #3
 8005bf8:	2b02      	cmp	r3, #2
 8005bfa:	d123      	bne.n	8005c44 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005bfc:	69fb      	ldr	r3, [r7, #28]
 8005bfe:	08da      	lsrs	r2, r3, #3
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	3208      	adds	r2, #8
 8005c04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c08:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005c0a:	69fb      	ldr	r3, [r7, #28]
 8005c0c:	f003 0307 	and.w	r3, r3, #7
 8005c10:	009b      	lsls	r3, r3, #2
 8005c12:	220f      	movs	r2, #15
 8005c14:	fa02 f303 	lsl.w	r3, r2, r3
 8005c18:	43db      	mvns	r3, r3
 8005c1a:	69ba      	ldr	r2, [r7, #24]
 8005c1c:	4013      	ands	r3, r2
 8005c1e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	691a      	ldr	r2, [r3, #16]
 8005c24:	69fb      	ldr	r3, [r7, #28]
 8005c26:	f003 0307 	and.w	r3, r3, #7
 8005c2a:	009b      	lsls	r3, r3, #2
 8005c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c30:	69ba      	ldr	r2, [r7, #24]
 8005c32:	4313      	orrs	r3, r2
 8005c34:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005c36:	69fb      	ldr	r3, [r7, #28]
 8005c38:	08da      	lsrs	r2, r3, #3
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	3208      	adds	r2, #8
 8005c3e:	69b9      	ldr	r1, [r7, #24]
 8005c40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005c4a:	69fb      	ldr	r3, [r7, #28]
 8005c4c:	005b      	lsls	r3, r3, #1
 8005c4e:	2203      	movs	r2, #3
 8005c50:	fa02 f303 	lsl.w	r3, r2, r3
 8005c54:	43db      	mvns	r3, r3
 8005c56:	69ba      	ldr	r2, [r7, #24]
 8005c58:	4013      	ands	r3, r2
 8005c5a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	f003 0203 	and.w	r2, r3, #3
 8005c64:	69fb      	ldr	r3, [r7, #28]
 8005c66:	005b      	lsls	r3, r3, #1
 8005c68:	fa02 f303 	lsl.w	r3, r2, r3
 8005c6c:	69ba      	ldr	r2, [r7, #24]
 8005c6e:	4313      	orrs	r3, r2
 8005c70:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	69ba      	ldr	r2, [r7, #24]
 8005c76:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	f000 80a2 	beq.w	8005dca <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c86:	2300      	movs	r3, #0
 8005c88:	60fb      	str	r3, [r7, #12]
 8005c8a:	4b57      	ldr	r3, [pc, #348]	; (8005de8 <HAL_GPIO_Init+0x2e8>)
 8005c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c8e:	4a56      	ldr	r2, [pc, #344]	; (8005de8 <HAL_GPIO_Init+0x2e8>)
 8005c90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005c94:	6453      	str	r3, [r2, #68]	; 0x44
 8005c96:	4b54      	ldr	r3, [pc, #336]	; (8005de8 <HAL_GPIO_Init+0x2e8>)
 8005c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c9e:	60fb      	str	r3, [r7, #12]
 8005ca0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005ca2:	4a52      	ldr	r2, [pc, #328]	; (8005dec <HAL_GPIO_Init+0x2ec>)
 8005ca4:	69fb      	ldr	r3, [r7, #28]
 8005ca6:	089b      	lsrs	r3, r3, #2
 8005ca8:	3302      	adds	r3, #2
 8005caa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005cb0:	69fb      	ldr	r3, [r7, #28]
 8005cb2:	f003 0303 	and.w	r3, r3, #3
 8005cb6:	009b      	lsls	r3, r3, #2
 8005cb8:	220f      	movs	r2, #15
 8005cba:	fa02 f303 	lsl.w	r3, r2, r3
 8005cbe:	43db      	mvns	r3, r3
 8005cc0:	69ba      	ldr	r2, [r7, #24]
 8005cc2:	4013      	ands	r3, r2
 8005cc4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	4a49      	ldr	r2, [pc, #292]	; (8005df0 <HAL_GPIO_Init+0x2f0>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d019      	beq.n	8005d02 <HAL_GPIO_Init+0x202>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	4a48      	ldr	r2, [pc, #288]	; (8005df4 <HAL_GPIO_Init+0x2f4>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d013      	beq.n	8005cfe <HAL_GPIO_Init+0x1fe>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	4a47      	ldr	r2, [pc, #284]	; (8005df8 <HAL_GPIO_Init+0x2f8>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d00d      	beq.n	8005cfa <HAL_GPIO_Init+0x1fa>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	4a46      	ldr	r2, [pc, #280]	; (8005dfc <HAL_GPIO_Init+0x2fc>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d007      	beq.n	8005cf6 <HAL_GPIO_Init+0x1f6>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	4a45      	ldr	r2, [pc, #276]	; (8005e00 <HAL_GPIO_Init+0x300>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d101      	bne.n	8005cf2 <HAL_GPIO_Init+0x1f2>
 8005cee:	2304      	movs	r3, #4
 8005cf0:	e008      	b.n	8005d04 <HAL_GPIO_Init+0x204>
 8005cf2:	2307      	movs	r3, #7
 8005cf4:	e006      	b.n	8005d04 <HAL_GPIO_Init+0x204>
 8005cf6:	2303      	movs	r3, #3
 8005cf8:	e004      	b.n	8005d04 <HAL_GPIO_Init+0x204>
 8005cfa:	2302      	movs	r3, #2
 8005cfc:	e002      	b.n	8005d04 <HAL_GPIO_Init+0x204>
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e000      	b.n	8005d04 <HAL_GPIO_Init+0x204>
 8005d02:	2300      	movs	r3, #0
 8005d04:	69fa      	ldr	r2, [r7, #28]
 8005d06:	f002 0203 	and.w	r2, r2, #3
 8005d0a:	0092      	lsls	r2, r2, #2
 8005d0c:	4093      	lsls	r3, r2
 8005d0e:	69ba      	ldr	r2, [r7, #24]
 8005d10:	4313      	orrs	r3, r2
 8005d12:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005d14:	4935      	ldr	r1, [pc, #212]	; (8005dec <HAL_GPIO_Init+0x2ec>)
 8005d16:	69fb      	ldr	r3, [r7, #28]
 8005d18:	089b      	lsrs	r3, r3, #2
 8005d1a:	3302      	adds	r3, #2
 8005d1c:	69ba      	ldr	r2, [r7, #24]
 8005d1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005d22:	4b38      	ldr	r3, [pc, #224]	; (8005e04 <HAL_GPIO_Init+0x304>)
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d28:	693b      	ldr	r3, [r7, #16]
 8005d2a:	43db      	mvns	r3, r3
 8005d2c:	69ba      	ldr	r2, [r7, #24]
 8005d2e:	4013      	ands	r3, r2
 8005d30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d003      	beq.n	8005d46 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005d3e:	69ba      	ldr	r2, [r7, #24]
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005d46:	4a2f      	ldr	r2, [pc, #188]	; (8005e04 <HAL_GPIO_Init+0x304>)
 8005d48:	69bb      	ldr	r3, [r7, #24]
 8005d4a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005d4c:	4b2d      	ldr	r3, [pc, #180]	; (8005e04 <HAL_GPIO_Init+0x304>)
 8005d4e:	68db      	ldr	r3, [r3, #12]
 8005d50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d52:	693b      	ldr	r3, [r7, #16]
 8005d54:	43db      	mvns	r3, r3
 8005d56:	69ba      	ldr	r2, [r7, #24]
 8005d58:	4013      	ands	r3, r2
 8005d5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d003      	beq.n	8005d70 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005d68:	69ba      	ldr	r2, [r7, #24]
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005d70:	4a24      	ldr	r2, [pc, #144]	; (8005e04 <HAL_GPIO_Init+0x304>)
 8005d72:	69bb      	ldr	r3, [r7, #24]
 8005d74:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005d76:	4b23      	ldr	r3, [pc, #140]	; (8005e04 <HAL_GPIO_Init+0x304>)
 8005d78:	685b      	ldr	r3, [r3, #4]
 8005d7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d7c:	693b      	ldr	r3, [r7, #16]
 8005d7e:	43db      	mvns	r3, r3
 8005d80:	69ba      	ldr	r2, [r7, #24]
 8005d82:	4013      	ands	r3, r2
 8005d84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d003      	beq.n	8005d9a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005d92:	69ba      	ldr	r2, [r7, #24]
 8005d94:	693b      	ldr	r3, [r7, #16]
 8005d96:	4313      	orrs	r3, r2
 8005d98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005d9a:	4a1a      	ldr	r2, [pc, #104]	; (8005e04 <HAL_GPIO_Init+0x304>)
 8005d9c:	69bb      	ldr	r3, [r7, #24]
 8005d9e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005da0:	4b18      	ldr	r3, [pc, #96]	; (8005e04 <HAL_GPIO_Init+0x304>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	43db      	mvns	r3, r3
 8005daa:	69ba      	ldr	r2, [r7, #24]
 8005dac:	4013      	ands	r3, r2
 8005dae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d003      	beq.n	8005dc4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005dbc:	69ba      	ldr	r2, [r7, #24]
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005dc4:	4a0f      	ldr	r2, [pc, #60]	; (8005e04 <HAL_GPIO_Init+0x304>)
 8005dc6:	69bb      	ldr	r3, [r7, #24]
 8005dc8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005dca:	69fb      	ldr	r3, [r7, #28]
 8005dcc:	3301      	adds	r3, #1
 8005dce:	61fb      	str	r3, [r7, #28]
 8005dd0:	69fb      	ldr	r3, [r7, #28]
 8005dd2:	2b0f      	cmp	r3, #15
 8005dd4:	f67f aea2 	bls.w	8005b1c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005dd8:	bf00      	nop
 8005dda:	bf00      	nop
 8005ddc:	3724      	adds	r7, #36	; 0x24
 8005dde:	46bd      	mov	sp, r7
 8005de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de4:	4770      	bx	lr
 8005de6:	bf00      	nop
 8005de8:	40023800 	.word	0x40023800
 8005dec:	40013800 	.word	0x40013800
 8005df0:	40020000 	.word	0x40020000
 8005df4:	40020400 	.word	0x40020400
 8005df8:	40020800 	.word	0x40020800
 8005dfc:	40020c00 	.word	0x40020c00
 8005e00:	40021000 	.word	0x40021000
 8005e04:	40013c00 	.word	0x40013c00

08005e08 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b085      	sub	sp, #20
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
 8005e10:	460b      	mov	r3, r1
 8005e12:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	691a      	ldr	r2, [r3, #16]
 8005e18:	887b      	ldrh	r3, [r7, #2]
 8005e1a:	4013      	ands	r3, r2
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d002      	beq.n	8005e26 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005e20:	2301      	movs	r3, #1
 8005e22:	73fb      	strb	r3, [r7, #15]
 8005e24:	e001      	b.n	8005e2a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005e26:	2300      	movs	r3, #0
 8005e28:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005e2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	3714      	adds	r7, #20
 8005e30:	46bd      	mov	sp, r7
 8005e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e36:	4770      	bx	lr

08005e38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005e38:	b480      	push	{r7}
 8005e3a:	b083      	sub	sp, #12
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
 8005e40:	460b      	mov	r3, r1
 8005e42:	807b      	strh	r3, [r7, #2]
 8005e44:	4613      	mov	r3, r2
 8005e46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005e48:	787b      	ldrb	r3, [r7, #1]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d003      	beq.n	8005e56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005e4e:	887a      	ldrh	r2, [r7, #2]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005e54:	e003      	b.n	8005e5e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005e56:	887b      	ldrh	r3, [r7, #2]
 8005e58:	041a      	lsls	r2, r3, #16
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	619a      	str	r2, [r3, #24]
}
 8005e5e:	bf00      	nop
 8005e60:	370c      	adds	r7, #12
 8005e62:	46bd      	mov	sp, r7
 8005e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e68:	4770      	bx	lr
	...

08005e6c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b084      	sub	sp, #16
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d101      	bne.n	8005e7e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	e12b      	b.n	80060d6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e84:	b2db      	uxtb	r3, r3
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d106      	bne.n	8005e98 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	f7fd fa7e 	bl	8003394 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2224      	movs	r2, #36	; 0x24
 8005e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f022 0201 	bic.w	r2, r2, #1
 8005eae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005ebe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005ece:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005ed0:	f002 f870 	bl	8007fb4 <HAL_RCC_GetPCLK1Freq>
 8005ed4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	4a81      	ldr	r2, [pc, #516]	; (80060e0 <HAL_I2C_Init+0x274>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d807      	bhi.n	8005ef0 <HAL_I2C_Init+0x84>
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	4a80      	ldr	r2, [pc, #512]	; (80060e4 <HAL_I2C_Init+0x278>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	bf94      	ite	ls
 8005ee8:	2301      	movls	r3, #1
 8005eea:	2300      	movhi	r3, #0
 8005eec:	b2db      	uxtb	r3, r3
 8005eee:	e006      	b.n	8005efe <HAL_I2C_Init+0x92>
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	4a7d      	ldr	r2, [pc, #500]	; (80060e8 <HAL_I2C_Init+0x27c>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	bf94      	ite	ls
 8005ef8:	2301      	movls	r3, #1
 8005efa:	2300      	movhi	r3, #0
 8005efc:	b2db      	uxtb	r3, r3
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d001      	beq.n	8005f06 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	e0e7      	b.n	80060d6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	4a78      	ldr	r2, [pc, #480]	; (80060ec <HAL_I2C_Init+0x280>)
 8005f0a:	fba2 2303 	umull	r2, r3, r2, r3
 8005f0e:	0c9b      	lsrs	r3, r3, #18
 8005f10:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	68ba      	ldr	r2, [r7, #8]
 8005f22:	430a      	orrs	r2, r1
 8005f24:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	6a1b      	ldr	r3, [r3, #32]
 8005f2c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	685b      	ldr	r3, [r3, #4]
 8005f34:	4a6a      	ldr	r2, [pc, #424]	; (80060e0 <HAL_I2C_Init+0x274>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d802      	bhi.n	8005f40 <HAL_I2C_Init+0xd4>
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	3301      	adds	r3, #1
 8005f3e:	e009      	b.n	8005f54 <HAL_I2C_Init+0xe8>
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005f46:	fb02 f303 	mul.w	r3, r2, r3
 8005f4a:	4a69      	ldr	r2, [pc, #420]	; (80060f0 <HAL_I2C_Init+0x284>)
 8005f4c:	fba2 2303 	umull	r2, r3, r2, r3
 8005f50:	099b      	lsrs	r3, r3, #6
 8005f52:	3301      	adds	r3, #1
 8005f54:	687a      	ldr	r2, [r7, #4]
 8005f56:	6812      	ldr	r2, [r2, #0]
 8005f58:	430b      	orrs	r3, r1
 8005f5a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	69db      	ldr	r3, [r3, #28]
 8005f62:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005f66:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	495c      	ldr	r1, [pc, #368]	; (80060e0 <HAL_I2C_Init+0x274>)
 8005f70:	428b      	cmp	r3, r1
 8005f72:	d819      	bhi.n	8005fa8 <HAL_I2C_Init+0x13c>
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	1e59      	subs	r1, r3, #1
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	005b      	lsls	r3, r3, #1
 8005f7e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005f82:	1c59      	adds	r1, r3, #1
 8005f84:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005f88:	400b      	ands	r3, r1
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d00a      	beq.n	8005fa4 <HAL_I2C_Init+0x138>
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	1e59      	subs	r1, r3, #1
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	005b      	lsls	r3, r3, #1
 8005f98:	fbb1 f3f3 	udiv	r3, r1, r3
 8005f9c:	3301      	adds	r3, #1
 8005f9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005fa2:	e051      	b.n	8006048 <HAL_I2C_Init+0x1dc>
 8005fa4:	2304      	movs	r3, #4
 8005fa6:	e04f      	b.n	8006048 <HAL_I2C_Init+0x1dc>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d111      	bne.n	8005fd4 <HAL_I2C_Init+0x168>
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	1e58      	subs	r0, r3, #1
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6859      	ldr	r1, [r3, #4]
 8005fb8:	460b      	mov	r3, r1
 8005fba:	005b      	lsls	r3, r3, #1
 8005fbc:	440b      	add	r3, r1
 8005fbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8005fc2:	3301      	adds	r3, #1
 8005fc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	bf0c      	ite	eq
 8005fcc:	2301      	moveq	r3, #1
 8005fce:	2300      	movne	r3, #0
 8005fd0:	b2db      	uxtb	r3, r3
 8005fd2:	e012      	b.n	8005ffa <HAL_I2C_Init+0x18e>
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	1e58      	subs	r0, r3, #1
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6859      	ldr	r1, [r3, #4]
 8005fdc:	460b      	mov	r3, r1
 8005fde:	009b      	lsls	r3, r3, #2
 8005fe0:	440b      	add	r3, r1
 8005fe2:	0099      	lsls	r1, r3, #2
 8005fe4:	440b      	add	r3, r1
 8005fe6:	fbb0 f3f3 	udiv	r3, r0, r3
 8005fea:	3301      	adds	r3, #1
 8005fec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	bf0c      	ite	eq
 8005ff4:	2301      	moveq	r3, #1
 8005ff6:	2300      	movne	r3, #0
 8005ff8:	b2db      	uxtb	r3, r3
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d001      	beq.n	8006002 <HAL_I2C_Init+0x196>
 8005ffe:	2301      	movs	r3, #1
 8006000:	e022      	b.n	8006048 <HAL_I2C_Init+0x1dc>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d10e      	bne.n	8006028 <HAL_I2C_Init+0x1bc>
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	1e58      	subs	r0, r3, #1
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6859      	ldr	r1, [r3, #4]
 8006012:	460b      	mov	r3, r1
 8006014:	005b      	lsls	r3, r3, #1
 8006016:	440b      	add	r3, r1
 8006018:	fbb0 f3f3 	udiv	r3, r0, r3
 800601c:	3301      	adds	r3, #1
 800601e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006022:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006026:	e00f      	b.n	8006048 <HAL_I2C_Init+0x1dc>
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	1e58      	subs	r0, r3, #1
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6859      	ldr	r1, [r3, #4]
 8006030:	460b      	mov	r3, r1
 8006032:	009b      	lsls	r3, r3, #2
 8006034:	440b      	add	r3, r1
 8006036:	0099      	lsls	r1, r3, #2
 8006038:	440b      	add	r3, r1
 800603a:	fbb0 f3f3 	udiv	r3, r0, r3
 800603e:	3301      	adds	r3, #1
 8006040:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006044:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006048:	6879      	ldr	r1, [r7, #4]
 800604a:	6809      	ldr	r1, [r1, #0]
 800604c:	4313      	orrs	r3, r2
 800604e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	69da      	ldr	r2, [r3, #28]
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6a1b      	ldr	r3, [r3, #32]
 8006062:	431a      	orrs	r2, r3
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	430a      	orrs	r2, r1
 800606a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006076:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800607a:	687a      	ldr	r2, [r7, #4]
 800607c:	6911      	ldr	r1, [r2, #16]
 800607e:	687a      	ldr	r2, [r7, #4]
 8006080:	68d2      	ldr	r2, [r2, #12]
 8006082:	4311      	orrs	r1, r2
 8006084:	687a      	ldr	r2, [r7, #4]
 8006086:	6812      	ldr	r2, [r2, #0]
 8006088:	430b      	orrs	r3, r1
 800608a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	68db      	ldr	r3, [r3, #12]
 8006092:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	695a      	ldr	r2, [r3, #20]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	699b      	ldr	r3, [r3, #24]
 800609e:	431a      	orrs	r2, r3
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	430a      	orrs	r2, r1
 80060a6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	681a      	ldr	r2, [r3, #0]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f042 0201 	orr.w	r2, r2, #1
 80060b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2200      	movs	r2, #0
 80060bc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2220      	movs	r2, #32
 80060c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2200      	movs	r2, #0
 80060ca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2200      	movs	r2, #0
 80060d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80060d4:	2300      	movs	r3, #0
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	3710      	adds	r7, #16
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}
 80060de:	bf00      	nop
 80060e0:	000186a0 	.word	0x000186a0
 80060e4:	001e847f 	.word	0x001e847f
 80060e8:	003d08ff 	.word	0x003d08ff
 80060ec:	431bde83 	.word	0x431bde83
 80060f0:	10624dd3 	.word	0x10624dd3

080060f4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b088      	sub	sp, #32
 80060f8:	af02      	add	r7, sp, #8
 80060fa:	60f8      	str	r0, [r7, #12]
 80060fc:	607a      	str	r2, [r7, #4]
 80060fe:	461a      	mov	r2, r3
 8006100:	460b      	mov	r3, r1
 8006102:	817b      	strh	r3, [r7, #10]
 8006104:	4613      	mov	r3, r2
 8006106:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006108:	f7ff fa88 	bl	800561c <HAL_GetTick>
 800610c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006114:	b2db      	uxtb	r3, r3
 8006116:	2b20      	cmp	r3, #32
 8006118:	f040 80e0 	bne.w	80062dc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	9300      	str	r3, [sp, #0]
 8006120:	2319      	movs	r3, #25
 8006122:	2201      	movs	r2, #1
 8006124:	4970      	ldr	r1, [pc, #448]	; (80062e8 <HAL_I2C_Master_Transmit+0x1f4>)
 8006126:	68f8      	ldr	r0, [r7, #12]
 8006128:	f001 f8f6 	bl	8007318 <I2C_WaitOnFlagUntilTimeout>
 800612c:	4603      	mov	r3, r0
 800612e:	2b00      	cmp	r3, #0
 8006130:	d001      	beq.n	8006136 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8006132:	2302      	movs	r3, #2
 8006134:	e0d3      	b.n	80062de <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800613c:	2b01      	cmp	r3, #1
 800613e:	d101      	bne.n	8006144 <HAL_I2C_Master_Transmit+0x50>
 8006140:	2302      	movs	r3, #2
 8006142:	e0cc      	b.n	80062de <HAL_I2C_Master_Transmit+0x1ea>
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	2201      	movs	r2, #1
 8006148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f003 0301 	and.w	r3, r3, #1
 8006156:	2b01      	cmp	r3, #1
 8006158:	d007      	beq.n	800616a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	681a      	ldr	r2, [r3, #0]
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f042 0201 	orr.w	r2, r2, #1
 8006168:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	681a      	ldr	r2, [r3, #0]
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006178:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	2221      	movs	r2, #33	; 0x21
 800617e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	2210      	movs	r2, #16
 8006186:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2200      	movs	r2, #0
 800618e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	687a      	ldr	r2, [r7, #4]
 8006194:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	893a      	ldrh	r2, [r7, #8]
 800619a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061a0:	b29a      	uxth	r2, r3
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	4a50      	ldr	r2, [pc, #320]	; (80062ec <HAL_I2C_Master_Transmit+0x1f8>)
 80061aa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80061ac:	8979      	ldrh	r1, [r7, #10]
 80061ae:	697b      	ldr	r3, [r7, #20]
 80061b0:	6a3a      	ldr	r2, [r7, #32]
 80061b2:	68f8      	ldr	r0, [r7, #12]
 80061b4:	f000 fde2 	bl	8006d7c <I2C_MasterRequestWrite>
 80061b8:	4603      	mov	r3, r0
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d001      	beq.n	80061c2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80061be:	2301      	movs	r3, #1
 80061c0:	e08d      	b.n	80062de <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80061c2:	2300      	movs	r3, #0
 80061c4:	613b      	str	r3, [r7, #16]
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	695b      	ldr	r3, [r3, #20]
 80061cc:	613b      	str	r3, [r7, #16]
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	699b      	ldr	r3, [r3, #24]
 80061d4:	613b      	str	r3, [r7, #16]
 80061d6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80061d8:	e066      	b.n	80062a8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80061da:	697a      	ldr	r2, [r7, #20]
 80061dc:	6a39      	ldr	r1, [r7, #32]
 80061de:	68f8      	ldr	r0, [r7, #12]
 80061e0:	f001 f970 	bl	80074c4 <I2C_WaitOnTXEFlagUntilTimeout>
 80061e4:	4603      	mov	r3, r0
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d00d      	beq.n	8006206 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ee:	2b04      	cmp	r3, #4
 80061f0:	d107      	bne.n	8006202 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	681a      	ldr	r2, [r3, #0]
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006200:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006202:	2301      	movs	r3, #1
 8006204:	e06b      	b.n	80062de <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800620a:	781a      	ldrb	r2, [r3, #0]
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006216:	1c5a      	adds	r2, r3, #1
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006220:	b29b      	uxth	r3, r3
 8006222:	3b01      	subs	r3, #1
 8006224:	b29a      	uxth	r2, r3
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800622e:	3b01      	subs	r3, #1
 8006230:	b29a      	uxth	r2, r3
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	695b      	ldr	r3, [r3, #20]
 800623c:	f003 0304 	and.w	r3, r3, #4
 8006240:	2b04      	cmp	r3, #4
 8006242:	d11b      	bne.n	800627c <HAL_I2C_Master_Transmit+0x188>
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006248:	2b00      	cmp	r3, #0
 800624a:	d017      	beq.n	800627c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006250:	781a      	ldrb	r2, [r3, #0]
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800625c:	1c5a      	adds	r2, r3, #1
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006266:	b29b      	uxth	r3, r3
 8006268:	3b01      	subs	r3, #1
 800626a:	b29a      	uxth	r2, r3
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006274:	3b01      	subs	r3, #1
 8006276:	b29a      	uxth	r2, r3
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800627c:	697a      	ldr	r2, [r7, #20]
 800627e:	6a39      	ldr	r1, [r7, #32]
 8006280:	68f8      	ldr	r0, [r7, #12]
 8006282:	f001 f960 	bl	8007546 <I2C_WaitOnBTFFlagUntilTimeout>
 8006286:	4603      	mov	r3, r0
 8006288:	2b00      	cmp	r3, #0
 800628a:	d00d      	beq.n	80062a8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006290:	2b04      	cmp	r3, #4
 8006292:	d107      	bne.n	80062a4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	681a      	ldr	r2, [r3, #0]
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062a2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80062a4:	2301      	movs	r3, #1
 80062a6:	e01a      	b.n	80062de <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d194      	bne.n	80061da <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	681a      	ldr	r2, [r3, #0]
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	2220      	movs	r2, #32
 80062c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2200      	movs	r2, #0
 80062cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2200      	movs	r2, #0
 80062d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80062d8:	2300      	movs	r3, #0
 80062da:	e000      	b.n	80062de <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80062dc:	2302      	movs	r3, #2
  }
}
 80062de:	4618      	mov	r0, r3
 80062e0:	3718      	adds	r7, #24
 80062e2:	46bd      	mov	sp, r7
 80062e4:	bd80      	pop	{r7, pc}
 80062e6:	bf00      	nop
 80062e8:	00100002 	.word	0x00100002
 80062ec:	ffff0000 	.word	0xffff0000

080062f0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b08c      	sub	sp, #48	; 0x30
 80062f4:	af02      	add	r7, sp, #8
 80062f6:	60f8      	str	r0, [r7, #12]
 80062f8:	607a      	str	r2, [r7, #4]
 80062fa:	461a      	mov	r2, r3
 80062fc:	460b      	mov	r3, r1
 80062fe:	817b      	strh	r3, [r7, #10]
 8006300:	4613      	mov	r3, r2
 8006302:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006304:	f7ff f98a 	bl	800561c <HAL_GetTick>
 8006308:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006310:	b2db      	uxtb	r3, r3
 8006312:	2b20      	cmp	r3, #32
 8006314:	f040 820b 	bne.w	800672e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800631a:	9300      	str	r3, [sp, #0]
 800631c:	2319      	movs	r3, #25
 800631e:	2201      	movs	r2, #1
 8006320:	497c      	ldr	r1, [pc, #496]	; (8006514 <HAL_I2C_Master_Receive+0x224>)
 8006322:	68f8      	ldr	r0, [r7, #12]
 8006324:	f000 fff8 	bl	8007318 <I2C_WaitOnFlagUntilTimeout>
 8006328:	4603      	mov	r3, r0
 800632a:	2b00      	cmp	r3, #0
 800632c:	d001      	beq.n	8006332 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800632e:	2302      	movs	r3, #2
 8006330:	e1fe      	b.n	8006730 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006338:	2b01      	cmp	r3, #1
 800633a:	d101      	bne.n	8006340 <HAL_I2C_Master_Receive+0x50>
 800633c:	2302      	movs	r3, #2
 800633e:	e1f7      	b.n	8006730 <HAL_I2C_Master_Receive+0x440>
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	2201      	movs	r2, #1
 8006344:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f003 0301 	and.w	r3, r3, #1
 8006352:	2b01      	cmp	r3, #1
 8006354:	d007      	beq.n	8006366 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	681a      	ldr	r2, [r3, #0]
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f042 0201 	orr.w	r2, r2, #1
 8006364:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	681a      	ldr	r2, [r3, #0]
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006374:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2222      	movs	r2, #34	; 0x22
 800637a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2210      	movs	r2, #16
 8006382:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	2200      	movs	r2, #0
 800638a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	687a      	ldr	r2, [r7, #4]
 8006390:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	893a      	ldrh	r2, [r7, #8]
 8006396:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800639c:	b29a      	uxth	r2, r3
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	4a5c      	ldr	r2, [pc, #368]	; (8006518 <HAL_I2C_Master_Receive+0x228>)
 80063a6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80063a8:	8979      	ldrh	r1, [r7, #10]
 80063aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80063ae:	68f8      	ldr	r0, [r7, #12]
 80063b0:	f000 fd66 	bl	8006e80 <I2C_MasterRequestRead>
 80063b4:	4603      	mov	r3, r0
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d001      	beq.n	80063be <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80063ba:	2301      	movs	r3, #1
 80063bc:	e1b8      	b.n	8006730 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d113      	bne.n	80063ee <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063c6:	2300      	movs	r3, #0
 80063c8:	623b      	str	r3, [r7, #32]
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	695b      	ldr	r3, [r3, #20]
 80063d0:	623b      	str	r3, [r7, #32]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	699b      	ldr	r3, [r3, #24]
 80063d8:	623b      	str	r3, [r7, #32]
 80063da:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	681a      	ldr	r2, [r3, #0]
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063ea:	601a      	str	r2, [r3, #0]
 80063ec:	e18c      	b.n	8006708 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063f2:	2b01      	cmp	r3, #1
 80063f4:	d11b      	bne.n	800642e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	681a      	ldr	r2, [r3, #0]
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006404:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006406:	2300      	movs	r3, #0
 8006408:	61fb      	str	r3, [r7, #28]
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	695b      	ldr	r3, [r3, #20]
 8006410:	61fb      	str	r3, [r7, #28]
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	699b      	ldr	r3, [r3, #24]
 8006418:	61fb      	str	r3, [r7, #28]
 800641a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	681a      	ldr	r2, [r3, #0]
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800642a:	601a      	str	r2, [r3, #0]
 800642c:	e16c      	b.n	8006708 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006432:	2b02      	cmp	r3, #2
 8006434:	d11b      	bne.n	800646e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	681a      	ldr	r2, [r3, #0]
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006444:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	681a      	ldr	r2, [r3, #0]
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006454:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006456:	2300      	movs	r3, #0
 8006458:	61bb      	str	r3, [r7, #24]
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	695b      	ldr	r3, [r3, #20]
 8006460:	61bb      	str	r3, [r7, #24]
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	699b      	ldr	r3, [r3, #24]
 8006468:	61bb      	str	r3, [r7, #24]
 800646a:	69bb      	ldr	r3, [r7, #24]
 800646c:	e14c      	b.n	8006708 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	681a      	ldr	r2, [r3, #0]
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800647c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800647e:	2300      	movs	r3, #0
 8006480:	617b      	str	r3, [r7, #20]
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	695b      	ldr	r3, [r3, #20]
 8006488:	617b      	str	r3, [r7, #20]
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	699b      	ldr	r3, [r3, #24]
 8006490:	617b      	str	r3, [r7, #20]
 8006492:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006494:	e138      	b.n	8006708 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800649a:	2b03      	cmp	r3, #3
 800649c:	f200 80f1 	bhi.w	8006682 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064a4:	2b01      	cmp	r3, #1
 80064a6:	d123      	bne.n	80064f0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80064a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064aa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80064ac:	68f8      	ldr	r0, [r7, #12]
 80064ae:	f001 f88b 	bl	80075c8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80064b2:	4603      	mov	r3, r0
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d001      	beq.n	80064bc <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80064b8:	2301      	movs	r3, #1
 80064ba:	e139      	b.n	8006730 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	691a      	ldr	r2, [r3, #16]
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064c6:	b2d2      	uxtb	r2, r2
 80064c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064ce:	1c5a      	adds	r2, r3, #1
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064d8:	3b01      	subs	r3, #1
 80064da:	b29a      	uxth	r2, r3
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064e4:	b29b      	uxth	r3, r3
 80064e6:	3b01      	subs	r3, #1
 80064e8:	b29a      	uxth	r2, r3
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	855a      	strh	r2, [r3, #42]	; 0x2a
 80064ee:	e10b      	b.n	8006708 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064f4:	2b02      	cmp	r3, #2
 80064f6:	d14e      	bne.n	8006596 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80064f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064fa:	9300      	str	r3, [sp, #0]
 80064fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064fe:	2200      	movs	r2, #0
 8006500:	4906      	ldr	r1, [pc, #24]	; (800651c <HAL_I2C_Master_Receive+0x22c>)
 8006502:	68f8      	ldr	r0, [r7, #12]
 8006504:	f000 ff08 	bl	8007318 <I2C_WaitOnFlagUntilTimeout>
 8006508:	4603      	mov	r3, r0
 800650a:	2b00      	cmp	r3, #0
 800650c:	d008      	beq.n	8006520 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800650e:	2301      	movs	r3, #1
 8006510:	e10e      	b.n	8006730 <HAL_I2C_Master_Receive+0x440>
 8006512:	bf00      	nop
 8006514:	00100002 	.word	0x00100002
 8006518:	ffff0000 	.word	0xffff0000
 800651c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	681a      	ldr	r2, [r3, #0]
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800652e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	691a      	ldr	r2, [r3, #16]
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800653a:	b2d2      	uxtb	r2, r2
 800653c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006542:	1c5a      	adds	r2, r3, #1
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800654c:	3b01      	subs	r3, #1
 800654e:	b29a      	uxth	r2, r3
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006558:	b29b      	uxth	r3, r3
 800655a:	3b01      	subs	r3, #1
 800655c:	b29a      	uxth	r2, r3
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	691a      	ldr	r2, [r3, #16]
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800656c:	b2d2      	uxtb	r2, r2
 800656e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006574:	1c5a      	adds	r2, r3, #1
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800657e:	3b01      	subs	r3, #1
 8006580:	b29a      	uxth	r2, r3
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800658a:	b29b      	uxth	r3, r3
 800658c:	3b01      	subs	r3, #1
 800658e:	b29a      	uxth	r2, r3
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006594:	e0b8      	b.n	8006708 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006598:	9300      	str	r3, [sp, #0]
 800659a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800659c:	2200      	movs	r2, #0
 800659e:	4966      	ldr	r1, [pc, #408]	; (8006738 <HAL_I2C_Master_Receive+0x448>)
 80065a0:	68f8      	ldr	r0, [r7, #12]
 80065a2:	f000 feb9 	bl	8007318 <I2C_WaitOnFlagUntilTimeout>
 80065a6:	4603      	mov	r3, r0
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d001      	beq.n	80065b0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80065ac:	2301      	movs	r3, #1
 80065ae:	e0bf      	b.n	8006730 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	681a      	ldr	r2, [r3, #0]
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	691a      	ldr	r2, [r3, #16]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ca:	b2d2      	uxtb	r2, r2
 80065cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065d2:	1c5a      	adds	r2, r3, #1
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065dc:	3b01      	subs	r3, #1
 80065de:	b29a      	uxth	r2, r3
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065e8:	b29b      	uxth	r3, r3
 80065ea:	3b01      	subs	r3, #1
 80065ec:	b29a      	uxth	r2, r3
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80065f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065f4:	9300      	str	r3, [sp, #0]
 80065f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065f8:	2200      	movs	r2, #0
 80065fa:	494f      	ldr	r1, [pc, #316]	; (8006738 <HAL_I2C_Master_Receive+0x448>)
 80065fc:	68f8      	ldr	r0, [r7, #12]
 80065fe:	f000 fe8b 	bl	8007318 <I2C_WaitOnFlagUntilTimeout>
 8006602:	4603      	mov	r3, r0
 8006604:	2b00      	cmp	r3, #0
 8006606:	d001      	beq.n	800660c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8006608:	2301      	movs	r3, #1
 800660a:	e091      	b.n	8006730 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	681a      	ldr	r2, [r3, #0]
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800661a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	691a      	ldr	r2, [r3, #16]
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006626:	b2d2      	uxtb	r2, r2
 8006628:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800662e:	1c5a      	adds	r2, r3, #1
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006638:	3b01      	subs	r3, #1
 800663a:	b29a      	uxth	r2, r3
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006644:	b29b      	uxth	r3, r3
 8006646:	3b01      	subs	r3, #1
 8006648:	b29a      	uxth	r2, r3
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	691a      	ldr	r2, [r3, #16]
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006658:	b2d2      	uxtb	r2, r2
 800665a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006660:	1c5a      	adds	r2, r3, #1
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800666a:	3b01      	subs	r3, #1
 800666c:	b29a      	uxth	r2, r3
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006676:	b29b      	uxth	r3, r3
 8006678:	3b01      	subs	r3, #1
 800667a:	b29a      	uxth	r2, r3
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006680:	e042      	b.n	8006708 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006682:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006684:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006686:	68f8      	ldr	r0, [r7, #12]
 8006688:	f000 ff9e 	bl	80075c8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800668c:	4603      	mov	r3, r0
 800668e:	2b00      	cmp	r3, #0
 8006690:	d001      	beq.n	8006696 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8006692:	2301      	movs	r3, #1
 8006694:	e04c      	b.n	8006730 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	691a      	ldr	r2, [r3, #16]
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066a0:	b2d2      	uxtb	r2, r2
 80066a2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066a8:	1c5a      	adds	r2, r3, #1
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066b2:	3b01      	subs	r3, #1
 80066b4:	b29a      	uxth	r2, r3
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066be:	b29b      	uxth	r3, r3
 80066c0:	3b01      	subs	r3, #1
 80066c2:	b29a      	uxth	r2, r3
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	695b      	ldr	r3, [r3, #20]
 80066ce:	f003 0304 	and.w	r3, r3, #4
 80066d2:	2b04      	cmp	r3, #4
 80066d4:	d118      	bne.n	8006708 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	691a      	ldr	r2, [r3, #16]
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066e0:	b2d2      	uxtb	r2, r2
 80066e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066e8:	1c5a      	adds	r2, r3, #1
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066f2:	3b01      	subs	r3, #1
 80066f4:	b29a      	uxth	r2, r3
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066fe:	b29b      	uxth	r3, r3
 8006700:	3b01      	subs	r3, #1
 8006702:	b29a      	uxth	r2, r3
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800670c:	2b00      	cmp	r3, #0
 800670e:	f47f aec2 	bne.w	8006496 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2220      	movs	r2, #32
 8006716:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	2200      	movs	r2, #0
 800671e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	2200      	movs	r2, #0
 8006726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800672a:	2300      	movs	r3, #0
 800672c:	e000      	b.n	8006730 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800672e:	2302      	movs	r3, #2
  }
}
 8006730:	4618      	mov	r0, r3
 8006732:	3728      	adds	r7, #40	; 0x28
 8006734:	46bd      	mov	sp, r7
 8006736:	bd80      	pop	{r7, pc}
 8006738:	00010004 	.word	0x00010004

0800673c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b088      	sub	sp, #32
 8006740:	af02      	add	r7, sp, #8
 8006742:	60f8      	str	r0, [r7, #12]
 8006744:	4608      	mov	r0, r1
 8006746:	4611      	mov	r1, r2
 8006748:	461a      	mov	r2, r3
 800674a:	4603      	mov	r3, r0
 800674c:	817b      	strh	r3, [r7, #10]
 800674e:	460b      	mov	r3, r1
 8006750:	813b      	strh	r3, [r7, #8]
 8006752:	4613      	mov	r3, r2
 8006754:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006756:	f7fe ff61 	bl	800561c <HAL_GetTick>
 800675a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006762:	b2db      	uxtb	r3, r3
 8006764:	2b20      	cmp	r3, #32
 8006766:	f040 80d9 	bne.w	800691c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800676a:	697b      	ldr	r3, [r7, #20]
 800676c:	9300      	str	r3, [sp, #0]
 800676e:	2319      	movs	r3, #25
 8006770:	2201      	movs	r2, #1
 8006772:	496d      	ldr	r1, [pc, #436]	; (8006928 <HAL_I2C_Mem_Write+0x1ec>)
 8006774:	68f8      	ldr	r0, [r7, #12]
 8006776:	f000 fdcf 	bl	8007318 <I2C_WaitOnFlagUntilTimeout>
 800677a:	4603      	mov	r3, r0
 800677c:	2b00      	cmp	r3, #0
 800677e:	d001      	beq.n	8006784 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006780:	2302      	movs	r3, #2
 8006782:	e0cc      	b.n	800691e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800678a:	2b01      	cmp	r3, #1
 800678c:	d101      	bne.n	8006792 <HAL_I2C_Mem_Write+0x56>
 800678e:	2302      	movs	r3, #2
 8006790:	e0c5      	b.n	800691e <HAL_I2C_Mem_Write+0x1e2>
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2201      	movs	r2, #1
 8006796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f003 0301 	and.w	r3, r3, #1
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d007      	beq.n	80067b8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	681a      	ldr	r2, [r3, #0]
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f042 0201 	orr.w	r2, r2, #1
 80067b6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	681a      	ldr	r2, [r3, #0]
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80067c6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	2221      	movs	r2, #33	; 0x21
 80067cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	2240      	movs	r2, #64	; 0x40
 80067d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	2200      	movs	r2, #0
 80067dc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	6a3a      	ldr	r2, [r7, #32]
 80067e2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80067e8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067ee:	b29a      	uxth	r2, r3
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	4a4d      	ldr	r2, [pc, #308]	; (800692c <HAL_I2C_Mem_Write+0x1f0>)
 80067f8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80067fa:	88f8      	ldrh	r0, [r7, #6]
 80067fc:	893a      	ldrh	r2, [r7, #8]
 80067fe:	8979      	ldrh	r1, [r7, #10]
 8006800:	697b      	ldr	r3, [r7, #20]
 8006802:	9301      	str	r3, [sp, #4]
 8006804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006806:	9300      	str	r3, [sp, #0]
 8006808:	4603      	mov	r3, r0
 800680a:	68f8      	ldr	r0, [r7, #12]
 800680c:	f000 fc06 	bl	800701c <I2C_RequestMemoryWrite>
 8006810:	4603      	mov	r3, r0
 8006812:	2b00      	cmp	r3, #0
 8006814:	d052      	beq.n	80068bc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006816:	2301      	movs	r3, #1
 8006818:	e081      	b.n	800691e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800681a:	697a      	ldr	r2, [r7, #20]
 800681c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800681e:	68f8      	ldr	r0, [r7, #12]
 8006820:	f000 fe50 	bl	80074c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006824:	4603      	mov	r3, r0
 8006826:	2b00      	cmp	r3, #0
 8006828:	d00d      	beq.n	8006846 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800682e:	2b04      	cmp	r3, #4
 8006830:	d107      	bne.n	8006842 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	681a      	ldr	r2, [r3, #0]
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006840:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006842:	2301      	movs	r3, #1
 8006844:	e06b      	b.n	800691e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800684a:	781a      	ldrb	r2, [r3, #0]
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006856:	1c5a      	adds	r2, r3, #1
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006860:	3b01      	subs	r3, #1
 8006862:	b29a      	uxth	r2, r3
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800686c:	b29b      	uxth	r3, r3
 800686e:	3b01      	subs	r3, #1
 8006870:	b29a      	uxth	r2, r3
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	695b      	ldr	r3, [r3, #20]
 800687c:	f003 0304 	and.w	r3, r3, #4
 8006880:	2b04      	cmp	r3, #4
 8006882:	d11b      	bne.n	80068bc <HAL_I2C_Mem_Write+0x180>
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006888:	2b00      	cmp	r3, #0
 800688a:	d017      	beq.n	80068bc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006890:	781a      	ldrb	r2, [r3, #0]
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800689c:	1c5a      	adds	r2, r3, #1
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068a6:	3b01      	subs	r3, #1
 80068a8:	b29a      	uxth	r2, r3
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068b2:	b29b      	uxth	r3, r3
 80068b4:	3b01      	subs	r3, #1
 80068b6:	b29a      	uxth	r2, r3
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d1aa      	bne.n	800681a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068c4:	697a      	ldr	r2, [r7, #20]
 80068c6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80068c8:	68f8      	ldr	r0, [r7, #12]
 80068ca:	f000 fe3c 	bl	8007546 <I2C_WaitOnBTFFlagUntilTimeout>
 80068ce:	4603      	mov	r3, r0
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d00d      	beq.n	80068f0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068d8:	2b04      	cmp	r3, #4
 80068da:	d107      	bne.n	80068ec <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	681a      	ldr	r2, [r3, #0]
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80068ea:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80068ec:	2301      	movs	r3, #1
 80068ee:	e016      	b.n	800691e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	681a      	ldr	r2, [r3, #0]
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80068fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	2220      	movs	r2, #32
 8006904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	2200      	movs	r2, #0
 800690c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	2200      	movs	r2, #0
 8006914:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006918:	2300      	movs	r3, #0
 800691a:	e000      	b.n	800691e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800691c:	2302      	movs	r3, #2
  }
}
 800691e:	4618      	mov	r0, r3
 8006920:	3718      	adds	r7, #24
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}
 8006926:	bf00      	nop
 8006928:	00100002 	.word	0x00100002
 800692c:	ffff0000 	.word	0xffff0000

08006930 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b08c      	sub	sp, #48	; 0x30
 8006934:	af02      	add	r7, sp, #8
 8006936:	60f8      	str	r0, [r7, #12]
 8006938:	4608      	mov	r0, r1
 800693a:	4611      	mov	r1, r2
 800693c:	461a      	mov	r2, r3
 800693e:	4603      	mov	r3, r0
 8006940:	817b      	strh	r3, [r7, #10]
 8006942:	460b      	mov	r3, r1
 8006944:	813b      	strh	r3, [r7, #8]
 8006946:	4613      	mov	r3, r2
 8006948:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800694a:	f7fe fe67 	bl	800561c <HAL_GetTick>
 800694e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006956:	b2db      	uxtb	r3, r3
 8006958:	2b20      	cmp	r3, #32
 800695a:	f040 8208 	bne.w	8006d6e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800695e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006960:	9300      	str	r3, [sp, #0]
 8006962:	2319      	movs	r3, #25
 8006964:	2201      	movs	r2, #1
 8006966:	497b      	ldr	r1, [pc, #492]	; (8006b54 <HAL_I2C_Mem_Read+0x224>)
 8006968:	68f8      	ldr	r0, [r7, #12]
 800696a:	f000 fcd5 	bl	8007318 <I2C_WaitOnFlagUntilTimeout>
 800696e:	4603      	mov	r3, r0
 8006970:	2b00      	cmp	r3, #0
 8006972:	d001      	beq.n	8006978 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006974:	2302      	movs	r3, #2
 8006976:	e1fb      	b.n	8006d70 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800697e:	2b01      	cmp	r3, #1
 8006980:	d101      	bne.n	8006986 <HAL_I2C_Mem_Read+0x56>
 8006982:	2302      	movs	r3, #2
 8006984:	e1f4      	b.n	8006d70 <HAL_I2C_Mem_Read+0x440>
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2201      	movs	r2, #1
 800698a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f003 0301 	and.w	r3, r3, #1
 8006998:	2b01      	cmp	r3, #1
 800699a:	d007      	beq.n	80069ac <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	681a      	ldr	r2, [r3, #0]
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f042 0201 	orr.w	r2, r2, #1
 80069aa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	681a      	ldr	r2, [r3, #0]
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80069ba:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	2222      	movs	r2, #34	; 0x22
 80069c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2240      	movs	r2, #64	; 0x40
 80069c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	2200      	movs	r2, #0
 80069d0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069d6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80069dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069e2:	b29a      	uxth	r2, r3
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	4a5b      	ldr	r2, [pc, #364]	; (8006b58 <HAL_I2C_Mem_Read+0x228>)
 80069ec:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80069ee:	88f8      	ldrh	r0, [r7, #6]
 80069f0:	893a      	ldrh	r2, [r7, #8]
 80069f2:	8979      	ldrh	r1, [r7, #10]
 80069f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069f6:	9301      	str	r3, [sp, #4]
 80069f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069fa:	9300      	str	r3, [sp, #0]
 80069fc:	4603      	mov	r3, r0
 80069fe:	68f8      	ldr	r0, [r7, #12]
 8006a00:	f000 fba2 	bl	8007148 <I2C_RequestMemoryRead>
 8006a04:	4603      	mov	r3, r0
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d001      	beq.n	8006a0e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	e1b0      	b.n	8006d70 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d113      	bne.n	8006a3e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a16:	2300      	movs	r3, #0
 8006a18:	623b      	str	r3, [r7, #32]
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	695b      	ldr	r3, [r3, #20]
 8006a20:	623b      	str	r3, [r7, #32]
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	699b      	ldr	r3, [r3, #24]
 8006a28:	623b      	str	r3, [r7, #32]
 8006a2a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	681a      	ldr	r2, [r3, #0]
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a3a:	601a      	str	r2, [r3, #0]
 8006a3c:	e184      	b.n	8006d48 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a42:	2b01      	cmp	r3, #1
 8006a44:	d11b      	bne.n	8006a7e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	681a      	ldr	r2, [r3, #0]
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a54:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a56:	2300      	movs	r3, #0
 8006a58:	61fb      	str	r3, [r7, #28]
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	695b      	ldr	r3, [r3, #20]
 8006a60:	61fb      	str	r3, [r7, #28]
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	699b      	ldr	r3, [r3, #24]
 8006a68:	61fb      	str	r3, [r7, #28]
 8006a6a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	681a      	ldr	r2, [r3, #0]
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a7a:	601a      	str	r2, [r3, #0]
 8006a7c:	e164      	b.n	8006d48 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a82:	2b02      	cmp	r3, #2
 8006a84:	d11b      	bne.n	8006abe <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	681a      	ldr	r2, [r3, #0]
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a94:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	681a      	ldr	r2, [r3, #0]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006aa4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	61bb      	str	r3, [r7, #24]
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	695b      	ldr	r3, [r3, #20]
 8006ab0:	61bb      	str	r3, [r7, #24]
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	699b      	ldr	r3, [r3, #24]
 8006ab8:	61bb      	str	r3, [r7, #24]
 8006aba:	69bb      	ldr	r3, [r7, #24]
 8006abc:	e144      	b.n	8006d48 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006abe:	2300      	movs	r3, #0
 8006ac0:	617b      	str	r3, [r7, #20]
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	695b      	ldr	r3, [r3, #20]
 8006ac8:	617b      	str	r3, [r7, #20]
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	699b      	ldr	r3, [r3, #24]
 8006ad0:	617b      	str	r3, [r7, #20]
 8006ad2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006ad4:	e138      	b.n	8006d48 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ada:	2b03      	cmp	r3, #3
 8006adc:	f200 80f1 	bhi.w	8006cc2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ae4:	2b01      	cmp	r3, #1
 8006ae6:	d123      	bne.n	8006b30 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ae8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006aea:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006aec:	68f8      	ldr	r0, [r7, #12]
 8006aee:	f000 fd6b 	bl	80075c8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006af2:	4603      	mov	r3, r0
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d001      	beq.n	8006afc <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006af8:	2301      	movs	r3, #1
 8006afa:	e139      	b.n	8006d70 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	691a      	ldr	r2, [r3, #16]
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b06:	b2d2      	uxtb	r2, r2
 8006b08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b0e:	1c5a      	adds	r2, r3, #1
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b18:	3b01      	subs	r3, #1
 8006b1a:	b29a      	uxth	r2, r3
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b24:	b29b      	uxth	r3, r3
 8006b26:	3b01      	subs	r3, #1
 8006b28:	b29a      	uxth	r2, r3
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006b2e:	e10b      	b.n	8006d48 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b34:	2b02      	cmp	r3, #2
 8006b36:	d14e      	bne.n	8006bd6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b3a:	9300      	str	r3, [sp, #0]
 8006b3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b3e:	2200      	movs	r2, #0
 8006b40:	4906      	ldr	r1, [pc, #24]	; (8006b5c <HAL_I2C_Mem_Read+0x22c>)
 8006b42:	68f8      	ldr	r0, [r7, #12]
 8006b44:	f000 fbe8 	bl	8007318 <I2C_WaitOnFlagUntilTimeout>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d008      	beq.n	8006b60 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006b4e:	2301      	movs	r3, #1
 8006b50:	e10e      	b.n	8006d70 <HAL_I2C_Mem_Read+0x440>
 8006b52:	bf00      	nop
 8006b54:	00100002 	.word	0x00100002
 8006b58:	ffff0000 	.word	0xffff0000
 8006b5c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	681a      	ldr	r2, [r3, #0]
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b6e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	691a      	ldr	r2, [r3, #16]
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b7a:	b2d2      	uxtb	r2, r2
 8006b7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b82:	1c5a      	adds	r2, r3, #1
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b8c:	3b01      	subs	r3, #1
 8006b8e:	b29a      	uxth	r2, r3
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b98:	b29b      	uxth	r3, r3
 8006b9a:	3b01      	subs	r3, #1
 8006b9c:	b29a      	uxth	r2, r3
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	691a      	ldr	r2, [r3, #16]
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bac:	b2d2      	uxtb	r2, r2
 8006bae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bb4:	1c5a      	adds	r2, r3, #1
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bbe:	3b01      	subs	r3, #1
 8006bc0:	b29a      	uxth	r2, r3
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bca:	b29b      	uxth	r3, r3
 8006bcc:	3b01      	subs	r3, #1
 8006bce:	b29a      	uxth	r2, r3
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006bd4:	e0b8      	b.n	8006d48 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bd8:	9300      	str	r3, [sp, #0]
 8006bda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bdc:	2200      	movs	r2, #0
 8006bde:	4966      	ldr	r1, [pc, #408]	; (8006d78 <HAL_I2C_Mem_Read+0x448>)
 8006be0:	68f8      	ldr	r0, [r7, #12]
 8006be2:	f000 fb99 	bl	8007318 <I2C_WaitOnFlagUntilTimeout>
 8006be6:	4603      	mov	r3, r0
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d001      	beq.n	8006bf0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006bec:	2301      	movs	r3, #1
 8006bee:	e0bf      	b.n	8006d70 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	681a      	ldr	r2, [r3, #0]
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006bfe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	691a      	ldr	r2, [r3, #16]
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c0a:	b2d2      	uxtb	r2, r2
 8006c0c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c12:	1c5a      	adds	r2, r3, #1
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c1c:	3b01      	subs	r3, #1
 8006c1e:	b29a      	uxth	r2, r3
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c28:	b29b      	uxth	r3, r3
 8006c2a:	3b01      	subs	r3, #1
 8006c2c:	b29a      	uxth	r2, r3
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c34:	9300      	str	r3, [sp, #0]
 8006c36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c38:	2200      	movs	r2, #0
 8006c3a:	494f      	ldr	r1, [pc, #316]	; (8006d78 <HAL_I2C_Mem_Read+0x448>)
 8006c3c:	68f8      	ldr	r0, [r7, #12]
 8006c3e:	f000 fb6b 	bl	8007318 <I2C_WaitOnFlagUntilTimeout>
 8006c42:	4603      	mov	r3, r0
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d001      	beq.n	8006c4c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006c48:	2301      	movs	r3, #1
 8006c4a:	e091      	b.n	8006d70 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	681a      	ldr	r2, [r3, #0]
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c5a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	691a      	ldr	r2, [r3, #16]
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c66:	b2d2      	uxtb	r2, r2
 8006c68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c6e:	1c5a      	adds	r2, r3, #1
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c78:	3b01      	subs	r3, #1
 8006c7a:	b29a      	uxth	r2, r3
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c84:	b29b      	uxth	r3, r3
 8006c86:	3b01      	subs	r3, #1
 8006c88:	b29a      	uxth	r2, r3
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	691a      	ldr	r2, [r3, #16]
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c98:	b2d2      	uxtb	r2, r2
 8006c9a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ca0:	1c5a      	adds	r2, r3, #1
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006caa:	3b01      	subs	r3, #1
 8006cac:	b29a      	uxth	r2, r3
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cb6:	b29b      	uxth	r3, r3
 8006cb8:	3b01      	subs	r3, #1
 8006cba:	b29a      	uxth	r2, r3
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006cc0:	e042      	b.n	8006d48 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006cc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006cc4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006cc6:	68f8      	ldr	r0, [r7, #12]
 8006cc8:	f000 fc7e 	bl	80075c8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006ccc:	4603      	mov	r3, r0
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d001      	beq.n	8006cd6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	e04c      	b.n	8006d70 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	691a      	ldr	r2, [r3, #16]
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ce0:	b2d2      	uxtb	r2, r2
 8006ce2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ce8:	1c5a      	adds	r2, r3, #1
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cf2:	3b01      	subs	r3, #1
 8006cf4:	b29a      	uxth	r2, r3
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cfe:	b29b      	uxth	r3, r3
 8006d00:	3b01      	subs	r3, #1
 8006d02:	b29a      	uxth	r2, r3
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	695b      	ldr	r3, [r3, #20]
 8006d0e:	f003 0304 	and.w	r3, r3, #4
 8006d12:	2b04      	cmp	r3, #4
 8006d14:	d118      	bne.n	8006d48 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	691a      	ldr	r2, [r3, #16]
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d20:	b2d2      	uxtb	r2, r2
 8006d22:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d28:	1c5a      	adds	r2, r3, #1
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d32:	3b01      	subs	r3, #1
 8006d34:	b29a      	uxth	r2, r3
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d3e:	b29b      	uxth	r3, r3
 8006d40:	3b01      	subs	r3, #1
 8006d42:	b29a      	uxth	r2, r3
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	f47f aec2 	bne.w	8006ad6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	2220      	movs	r2, #32
 8006d56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	2200      	movs	r2, #0
 8006d66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	e000      	b.n	8006d70 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006d6e:	2302      	movs	r3, #2
  }
}
 8006d70:	4618      	mov	r0, r3
 8006d72:	3728      	adds	r7, #40	; 0x28
 8006d74:	46bd      	mov	sp, r7
 8006d76:	bd80      	pop	{r7, pc}
 8006d78:	00010004 	.word	0x00010004

08006d7c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b088      	sub	sp, #32
 8006d80:	af02      	add	r7, sp, #8
 8006d82:	60f8      	str	r0, [r7, #12]
 8006d84:	607a      	str	r2, [r7, #4]
 8006d86:	603b      	str	r3, [r7, #0]
 8006d88:	460b      	mov	r3, r1
 8006d8a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d90:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	2b08      	cmp	r3, #8
 8006d96:	d006      	beq.n	8006da6 <I2C_MasterRequestWrite+0x2a>
 8006d98:	697b      	ldr	r3, [r7, #20]
 8006d9a:	2b01      	cmp	r3, #1
 8006d9c:	d003      	beq.n	8006da6 <I2C_MasterRequestWrite+0x2a>
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006da4:	d108      	bne.n	8006db8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	681a      	ldr	r2, [r3, #0]
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006db4:	601a      	str	r2, [r3, #0]
 8006db6:	e00b      	b.n	8006dd0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dbc:	2b12      	cmp	r3, #18
 8006dbe:	d107      	bne.n	8006dd0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	681a      	ldr	r2, [r3, #0]
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006dce:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	9300      	str	r3, [sp, #0]
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006ddc:	68f8      	ldr	r0, [r7, #12]
 8006dde:	f000 fa9b 	bl	8007318 <I2C_WaitOnFlagUntilTimeout>
 8006de2:	4603      	mov	r3, r0
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d00d      	beq.n	8006e04 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006df2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006df6:	d103      	bne.n	8006e00 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006dfe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006e00:	2303      	movs	r3, #3
 8006e02:	e035      	b.n	8006e70 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	691b      	ldr	r3, [r3, #16]
 8006e08:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006e0c:	d108      	bne.n	8006e20 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006e0e:	897b      	ldrh	r3, [r7, #10]
 8006e10:	b2db      	uxtb	r3, r3
 8006e12:	461a      	mov	r2, r3
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006e1c:	611a      	str	r2, [r3, #16]
 8006e1e:	e01b      	b.n	8006e58 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006e20:	897b      	ldrh	r3, [r7, #10]
 8006e22:	11db      	asrs	r3, r3, #7
 8006e24:	b2db      	uxtb	r3, r3
 8006e26:	f003 0306 	and.w	r3, r3, #6
 8006e2a:	b2db      	uxtb	r3, r3
 8006e2c:	f063 030f 	orn	r3, r3, #15
 8006e30:	b2da      	uxtb	r2, r3
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	687a      	ldr	r2, [r7, #4]
 8006e3c:	490e      	ldr	r1, [pc, #56]	; (8006e78 <I2C_MasterRequestWrite+0xfc>)
 8006e3e:	68f8      	ldr	r0, [r7, #12]
 8006e40:	f000 fac1 	bl	80073c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e44:	4603      	mov	r3, r0
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d001      	beq.n	8006e4e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	e010      	b.n	8006e70 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006e4e:	897b      	ldrh	r3, [r7, #10]
 8006e50:	b2da      	uxtb	r2, r3
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	687a      	ldr	r2, [r7, #4]
 8006e5c:	4907      	ldr	r1, [pc, #28]	; (8006e7c <I2C_MasterRequestWrite+0x100>)
 8006e5e:	68f8      	ldr	r0, [r7, #12]
 8006e60:	f000 fab1 	bl	80073c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e64:	4603      	mov	r3, r0
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d001      	beq.n	8006e6e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	e000      	b.n	8006e70 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006e6e:	2300      	movs	r3, #0
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	3718      	adds	r7, #24
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}
 8006e78:	00010008 	.word	0x00010008
 8006e7c:	00010002 	.word	0x00010002

08006e80 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b088      	sub	sp, #32
 8006e84:	af02      	add	r7, sp, #8
 8006e86:	60f8      	str	r0, [r7, #12]
 8006e88:	607a      	str	r2, [r7, #4]
 8006e8a:	603b      	str	r3, [r7, #0]
 8006e8c:	460b      	mov	r3, r1
 8006e8e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e94:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	681a      	ldr	r2, [r3, #0]
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006ea4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006ea6:	697b      	ldr	r3, [r7, #20]
 8006ea8:	2b08      	cmp	r3, #8
 8006eaa:	d006      	beq.n	8006eba <I2C_MasterRequestRead+0x3a>
 8006eac:	697b      	ldr	r3, [r7, #20]
 8006eae:	2b01      	cmp	r3, #1
 8006eb0:	d003      	beq.n	8006eba <I2C_MasterRequestRead+0x3a>
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006eb8:	d108      	bne.n	8006ecc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	681a      	ldr	r2, [r3, #0]
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ec8:	601a      	str	r2, [r3, #0]
 8006eca:	e00b      	b.n	8006ee4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ed0:	2b11      	cmp	r3, #17
 8006ed2:	d107      	bne.n	8006ee4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	681a      	ldr	r2, [r3, #0]
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ee2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	9300      	str	r3, [sp, #0]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2200      	movs	r2, #0
 8006eec:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006ef0:	68f8      	ldr	r0, [r7, #12]
 8006ef2:	f000 fa11 	bl	8007318 <I2C_WaitOnFlagUntilTimeout>
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d00d      	beq.n	8006f18 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f0a:	d103      	bne.n	8006f14 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006f12:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006f14:	2303      	movs	r3, #3
 8006f16:	e079      	b.n	800700c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	691b      	ldr	r3, [r3, #16]
 8006f1c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006f20:	d108      	bne.n	8006f34 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006f22:	897b      	ldrh	r3, [r7, #10]
 8006f24:	b2db      	uxtb	r3, r3
 8006f26:	f043 0301 	orr.w	r3, r3, #1
 8006f2a:	b2da      	uxtb	r2, r3
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	611a      	str	r2, [r3, #16]
 8006f32:	e05f      	b.n	8006ff4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006f34:	897b      	ldrh	r3, [r7, #10]
 8006f36:	11db      	asrs	r3, r3, #7
 8006f38:	b2db      	uxtb	r3, r3
 8006f3a:	f003 0306 	and.w	r3, r3, #6
 8006f3e:	b2db      	uxtb	r3, r3
 8006f40:	f063 030f 	orn	r3, r3, #15
 8006f44:	b2da      	uxtb	r2, r3
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	687a      	ldr	r2, [r7, #4]
 8006f50:	4930      	ldr	r1, [pc, #192]	; (8007014 <I2C_MasterRequestRead+0x194>)
 8006f52:	68f8      	ldr	r0, [r7, #12]
 8006f54:	f000 fa37 	bl	80073c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f58:	4603      	mov	r3, r0
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d001      	beq.n	8006f62 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8006f5e:	2301      	movs	r3, #1
 8006f60:	e054      	b.n	800700c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006f62:	897b      	ldrh	r3, [r7, #10]
 8006f64:	b2da      	uxtb	r2, r3
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	687a      	ldr	r2, [r7, #4]
 8006f70:	4929      	ldr	r1, [pc, #164]	; (8007018 <I2C_MasterRequestRead+0x198>)
 8006f72:	68f8      	ldr	r0, [r7, #12]
 8006f74:	f000 fa27 	bl	80073c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d001      	beq.n	8006f82 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	e044      	b.n	800700c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f82:	2300      	movs	r3, #0
 8006f84:	613b      	str	r3, [r7, #16]
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	695b      	ldr	r3, [r3, #20]
 8006f8c:	613b      	str	r3, [r7, #16]
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	699b      	ldr	r3, [r3, #24]
 8006f94:	613b      	str	r3, [r7, #16]
 8006f96:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	681a      	ldr	r2, [r3, #0]
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006fa6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	9300      	str	r3, [sp, #0]
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006fb4:	68f8      	ldr	r0, [r7, #12]
 8006fb6:	f000 f9af 	bl	8007318 <I2C_WaitOnFlagUntilTimeout>
 8006fba:	4603      	mov	r3, r0
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d00d      	beq.n	8006fdc <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006fce:	d103      	bne.n	8006fd8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006fd6:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8006fd8:	2303      	movs	r3, #3
 8006fda:	e017      	b.n	800700c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006fdc:	897b      	ldrh	r3, [r7, #10]
 8006fde:	11db      	asrs	r3, r3, #7
 8006fe0:	b2db      	uxtb	r3, r3
 8006fe2:	f003 0306 	and.w	r3, r3, #6
 8006fe6:	b2db      	uxtb	r3, r3
 8006fe8:	f063 030e 	orn	r3, r3, #14
 8006fec:	b2da      	uxtb	r2, r3
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	687a      	ldr	r2, [r7, #4]
 8006ff8:	4907      	ldr	r1, [pc, #28]	; (8007018 <I2C_MasterRequestRead+0x198>)
 8006ffa:	68f8      	ldr	r0, [r7, #12]
 8006ffc:	f000 f9e3 	bl	80073c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007000:	4603      	mov	r3, r0
 8007002:	2b00      	cmp	r3, #0
 8007004:	d001      	beq.n	800700a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8007006:	2301      	movs	r3, #1
 8007008:	e000      	b.n	800700c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800700a:	2300      	movs	r3, #0
}
 800700c:	4618      	mov	r0, r3
 800700e:	3718      	adds	r7, #24
 8007010:	46bd      	mov	sp, r7
 8007012:	bd80      	pop	{r7, pc}
 8007014:	00010008 	.word	0x00010008
 8007018:	00010002 	.word	0x00010002

0800701c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b088      	sub	sp, #32
 8007020:	af02      	add	r7, sp, #8
 8007022:	60f8      	str	r0, [r7, #12]
 8007024:	4608      	mov	r0, r1
 8007026:	4611      	mov	r1, r2
 8007028:	461a      	mov	r2, r3
 800702a:	4603      	mov	r3, r0
 800702c:	817b      	strh	r3, [r7, #10]
 800702e:	460b      	mov	r3, r1
 8007030:	813b      	strh	r3, [r7, #8]
 8007032:	4613      	mov	r3, r2
 8007034:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	681a      	ldr	r2, [r3, #0]
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007044:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007048:	9300      	str	r3, [sp, #0]
 800704a:	6a3b      	ldr	r3, [r7, #32]
 800704c:	2200      	movs	r2, #0
 800704e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007052:	68f8      	ldr	r0, [r7, #12]
 8007054:	f000 f960 	bl	8007318 <I2C_WaitOnFlagUntilTimeout>
 8007058:	4603      	mov	r3, r0
 800705a:	2b00      	cmp	r3, #0
 800705c:	d00d      	beq.n	800707a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007068:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800706c:	d103      	bne.n	8007076 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007074:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007076:	2303      	movs	r3, #3
 8007078:	e05f      	b.n	800713a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800707a:	897b      	ldrh	r3, [r7, #10]
 800707c:	b2db      	uxtb	r3, r3
 800707e:	461a      	mov	r2, r3
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007088:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800708a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800708c:	6a3a      	ldr	r2, [r7, #32]
 800708e:	492d      	ldr	r1, [pc, #180]	; (8007144 <I2C_RequestMemoryWrite+0x128>)
 8007090:	68f8      	ldr	r0, [r7, #12]
 8007092:	f000 f998 	bl	80073c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007096:	4603      	mov	r3, r0
 8007098:	2b00      	cmp	r3, #0
 800709a:	d001      	beq.n	80070a0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800709c:	2301      	movs	r3, #1
 800709e:	e04c      	b.n	800713a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80070a0:	2300      	movs	r3, #0
 80070a2:	617b      	str	r3, [r7, #20]
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	695b      	ldr	r3, [r3, #20]
 80070aa:	617b      	str	r3, [r7, #20]
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	699b      	ldr	r3, [r3, #24]
 80070b2:	617b      	str	r3, [r7, #20]
 80070b4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80070b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070b8:	6a39      	ldr	r1, [r7, #32]
 80070ba:	68f8      	ldr	r0, [r7, #12]
 80070bc:	f000 fa02 	bl	80074c4 <I2C_WaitOnTXEFlagUntilTimeout>
 80070c0:	4603      	mov	r3, r0
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d00d      	beq.n	80070e2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070ca:	2b04      	cmp	r3, #4
 80070cc:	d107      	bne.n	80070de <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	681a      	ldr	r2, [r3, #0]
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80070dc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80070de:	2301      	movs	r3, #1
 80070e0:	e02b      	b.n	800713a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80070e2:	88fb      	ldrh	r3, [r7, #6]
 80070e4:	2b01      	cmp	r3, #1
 80070e6:	d105      	bne.n	80070f4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80070e8:	893b      	ldrh	r3, [r7, #8]
 80070ea:	b2da      	uxtb	r2, r3
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	611a      	str	r2, [r3, #16]
 80070f2:	e021      	b.n	8007138 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80070f4:	893b      	ldrh	r3, [r7, #8]
 80070f6:	0a1b      	lsrs	r3, r3, #8
 80070f8:	b29b      	uxth	r3, r3
 80070fa:	b2da      	uxtb	r2, r3
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007102:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007104:	6a39      	ldr	r1, [r7, #32]
 8007106:	68f8      	ldr	r0, [r7, #12]
 8007108:	f000 f9dc 	bl	80074c4 <I2C_WaitOnTXEFlagUntilTimeout>
 800710c:	4603      	mov	r3, r0
 800710e:	2b00      	cmp	r3, #0
 8007110:	d00d      	beq.n	800712e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007116:	2b04      	cmp	r3, #4
 8007118:	d107      	bne.n	800712a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	681a      	ldr	r2, [r3, #0]
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007128:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800712a:	2301      	movs	r3, #1
 800712c:	e005      	b.n	800713a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800712e:	893b      	ldrh	r3, [r7, #8]
 8007130:	b2da      	uxtb	r2, r3
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007138:	2300      	movs	r3, #0
}
 800713a:	4618      	mov	r0, r3
 800713c:	3718      	adds	r7, #24
 800713e:	46bd      	mov	sp, r7
 8007140:	bd80      	pop	{r7, pc}
 8007142:	bf00      	nop
 8007144:	00010002 	.word	0x00010002

08007148 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b088      	sub	sp, #32
 800714c:	af02      	add	r7, sp, #8
 800714e:	60f8      	str	r0, [r7, #12]
 8007150:	4608      	mov	r0, r1
 8007152:	4611      	mov	r1, r2
 8007154:	461a      	mov	r2, r3
 8007156:	4603      	mov	r3, r0
 8007158:	817b      	strh	r3, [r7, #10]
 800715a:	460b      	mov	r3, r1
 800715c:	813b      	strh	r3, [r7, #8]
 800715e:	4613      	mov	r3, r2
 8007160:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	681a      	ldr	r2, [r3, #0]
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007170:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	681a      	ldr	r2, [r3, #0]
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007180:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007184:	9300      	str	r3, [sp, #0]
 8007186:	6a3b      	ldr	r3, [r7, #32]
 8007188:	2200      	movs	r2, #0
 800718a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800718e:	68f8      	ldr	r0, [r7, #12]
 8007190:	f000 f8c2 	bl	8007318 <I2C_WaitOnFlagUntilTimeout>
 8007194:	4603      	mov	r3, r0
 8007196:	2b00      	cmp	r3, #0
 8007198:	d00d      	beq.n	80071b6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80071a8:	d103      	bne.n	80071b2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80071b0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80071b2:	2303      	movs	r3, #3
 80071b4:	e0aa      	b.n	800730c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80071b6:	897b      	ldrh	r3, [r7, #10]
 80071b8:	b2db      	uxtb	r3, r3
 80071ba:	461a      	mov	r2, r3
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80071c4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80071c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071c8:	6a3a      	ldr	r2, [r7, #32]
 80071ca:	4952      	ldr	r1, [pc, #328]	; (8007314 <I2C_RequestMemoryRead+0x1cc>)
 80071cc:	68f8      	ldr	r0, [r7, #12]
 80071ce:	f000 f8fa 	bl	80073c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80071d2:	4603      	mov	r3, r0
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d001      	beq.n	80071dc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80071d8:	2301      	movs	r3, #1
 80071da:	e097      	b.n	800730c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80071dc:	2300      	movs	r3, #0
 80071de:	617b      	str	r3, [r7, #20]
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	695b      	ldr	r3, [r3, #20]
 80071e6:	617b      	str	r3, [r7, #20]
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	699b      	ldr	r3, [r3, #24]
 80071ee:	617b      	str	r3, [r7, #20]
 80071f0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80071f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071f4:	6a39      	ldr	r1, [r7, #32]
 80071f6:	68f8      	ldr	r0, [r7, #12]
 80071f8:	f000 f964 	bl	80074c4 <I2C_WaitOnTXEFlagUntilTimeout>
 80071fc:	4603      	mov	r3, r0
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d00d      	beq.n	800721e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007206:	2b04      	cmp	r3, #4
 8007208:	d107      	bne.n	800721a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	681a      	ldr	r2, [r3, #0]
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007218:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800721a:	2301      	movs	r3, #1
 800721c:	e076      	b.n	800730c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800721e:	88fb      	ldrh	r3, [r7, #6]
 8007220:	2b01      	cmp	r3, #1
 8007222:	d105      	bne.n	8007230 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007224:	893b      	ldrh	r3, [r7, #8]
 8007226:	b2da      	uxtb	r2, r3
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	611a      	str	r2, [r3, #16]
 800722e:	e021      	b.n	8007274 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007230:	893b      	ldrh	r3, [r7, #8]
 8007232:	0a1b      	lsrs	r3, r3, #8
 8007234:	b29b      	uxth	r3, r3
 8007236:	b2da      	uxtb	r2, r3
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800723e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007240:	6a39      	ldr	r1, [r7, #32]
 8007242:	68f8      	ldr	r0, [r7, #12]
 8007244:	f000 f93e 	bl	80074c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8007248:	4603      	mov	r3, r0
 800724a:	2b00      	cmp	r3, #0
 800724c:	d00d      	beq.n	800726a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007252:	2b04      	cmp	r3, #4
 8007254:	d107      	bne.n	8007266 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	681a      	ldr	r2, [r3, #0]
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007264:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007266:	2301      	movs	r3, #1
 8007268:	e050      	b.n	800730c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800726a:	893b      	ldrh	r3, [r7, #8]
 800726c:	b2da      	uxtb	r2, r3
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007274:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007276:	6a39      	ldr	r1, [r7, #32]
 8007278:	68f8      	ldr	r0, [r7, #12]
 800727a:	f000 f923 	bl	80074c4 <I2C_WaitOnTXEFlagUntilTimeout>
 800727e:	4603      	mov	r3, r0
 8007280:	2b00      	cmp	r3, #0
 8007282:	d00d      	beq.n	80072a0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007288:	2b04      	cmp	r3, #4
 800728a:	d107      	bne.n	800729c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	681a      	ldr	r2, [r3, #0]
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800729a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800729c:	2301      	movs	r3, #1
 800729e:	e035      	b.n	800730c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	681a      	ldr	r2, [r3, #0]
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80072ae:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80072b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072b2:	9300      	str	r3, [sp, #0]
 80072b4:	6a3b      	ldr	r3, [r7, #32]
 80072b6:	2200      	movs	r2, #0
 80072b8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80072bc:	68f8      	ldr	r0, [r7, #12]
 80072be:	f000 f82b 	bl	8007318 <I2C_WaitOnFlagUntilTimeout>
 80072c2:	4603      	mov	r3, r0
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d00d      	beq.n	80072e4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072d6:	d103      	bne.n	80072e0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80072de:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80072e0:	2303      	movs	r3, #3
 80072e2:	e013      	b.n	800730c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80072e4:	897b      	ldrh	r3, [r7, #10]
 80072e6:	b2db      	uxtb	r3, r3
 80072e8:	f043 0301 	orr.w	r3, r3, #1
 80072ec:	b2da      	uxtb	r2, r3
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80072f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072f6:	6a3a      	ldr	r2, [r7, #32]
 80072f8:	4906      	ldr	r1, [pc, #24]	; (8007314 <I2C_RequestMemoryRead+0x1cc>)
 80072fa:	68f8      	ldr	r0, [r7, #12]
 80072fc:	f000 f863 	bl	80073c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007300:	4603      	mov	r3, r0
 8007302:	2b00      	cmp	r3, #0
 8007304:	d001      	beq.n	800730a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007306:	2301      	movs	r3, #1
 8007308:	e000      	b.n	800730c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800730a:	2300      	movs	r3, #0
}
 800730c:	4618      	mov	r0, r3
 800730e:	3718      	adds	r7, #24
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}
 8007314:	00010002 	.word	0x00010002

08007318 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b084      	sub	sp, #16
 800731c:	af00      	add	r7, sp, #0
 800731e:	60f8      	str	r0, [r7, #12]
 8007320:	60b9      	str	r1, [r7, #8]
 8007322:	603b      	str	r3, [r7, #0]
 8007324:	4613      	mov	r3, r2
 8007326:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007328:	e025      	b.n	8007376 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007330:	d021      	beq.n	8007376 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007332:	f7fe f973 	bl	800561c <HAL_GetTick>
 8007336:	4602      	mov	r2, r0
 8007338:	69bb      	ldr	r3, [r7, #24]
 800733a:	1ad3      	subs	r3, r2, r3
 800733c:	683a      	ldr	r2, [r7, #0]
 800733e:	429a      	cmp	r2, r3
 8007340:	d302      	bcc.n	8007348 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d116      	bne.n	8007376 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	2200      	movs	r2, #0
 800734c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	2220      	movs	r2, #32
 8007352:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	2200      	movs	r2, #0
 800735a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007362:	f043 0220 	orr.w	r2, r3, #32
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	2200      	movs	r2, #0
 800736e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007372:	2301      	movs	r3, #1
 8007374:	e023      	b.n	80073be <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007376:	68bb      	ldr	r3, [r7, #8]
 8007378:	0c1b      	lsrs	r3, r3, #16
 800737a:	b2db      	uxtb	r3, r3
 800737c:	2b01      	cmp	r3, #1
 800737e:	d10d      	bne.n	800739c <I2C_WaitOnFlagUntilTimeout+0x84>
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	695b      	ldr	r3, [r3, #20]
 8007386:	43da      	mvns	r2, r3
 8007388:	68bb      	ldr	r3, [r7, #8]
 800738a:	4013      	ands	r3, r2
 800738c:	b29b      	uxth	r3, r3
 800738e:	2b00      	cmp	r3, #0
 8007390:	bf0c      	ite	eq
 8007392:	2301      	moveq	r3, #1
 8007394:	2300      	movne	r3, #0
 8007396:	b2db      	uxtb	r3, r3
 8007398:	461a      	mov	r2, r3
 800739a:	e00c      	b.n	80073b6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	699b      	ldr	r3, [r3, #24]
 80073a2:	43da      	mvns	r2, r3
 80073a4:	68bb      	ldr	r3, [r7, #8]
 80073a6:	4013      	ands	r3, r2
 80073a8:	b29b      	uxth	r3, r3
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	bf0c      	ite	eq
 80073ae:	2301      	moveq	r3, #1
 80073b0:	2300      	movne	r3, #0
 80073b2:	b2db      	uxtb	r3, r3
 80073b4:	461a      	mov	r2, r3
 80073b6:	79fb      	ldrb	r3, [r7, #7]
 80073b8:	429a      	cmp	r2, r3
 80073ba:	d0b6      	beq.n	800732a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80073bc:	2300      	movs	r3, #0
}
 80073be:	4618      	mov	r0, r3
 80073c0:	3710      	adds	r7, #16
 80073c2:	46bd      	mov	sp, r7
 80073c4:	bd80      	pop	{r7, pc}

080073c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80073c6:	b580      	push	{r7, lr}
 80073c8:	b084      	sub	sp, #16
 80073ca:	af00      	add	r7, sp, #0
 80073cc:	60f8      	str	r0, [r7, #12]
 80073ce:	60b9      	str	r1, [r7, #8]
 80073d0:	607a      	str	r2, [r7, #4]
 80073d2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80073d4:	e051      	b.n	800747a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	695b      	ldr	r3, [r3, #20]
 80073dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80073e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80073e4:	d123      	bne.n	800742e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	681a      	ldr	r2, [r3, #0]
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80073f4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80073fe:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	2200      	movs	r2, #0
 8007404:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	2220      	movs	r2, #32
 800740a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	2200      	movs	r2, #0
 8007412:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800741a:	f043 0204 	orr.w	r2, r3, #4
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2200      	movs	r2, #0
 8007426:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	e046      	b.n	80074bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007434:	d021      	beq.n	800747a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007436:	f7fe f8f1 	bl	800561c <HAL_GetTick>
 800743a:	4602      	mov	r2, r0
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	1ad3      	subs	r3, r2, r3
 8007440:	687a      	ldr	r2, [r7, #4]
 8007442:	429a      	cmp	r2, r3
 8007444:	d302      	bcc.n	800744c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d116      	bne.n	800747a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	2200      	movs	r2, #0
 8007450:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	2220      	movs	r2, #32
 8007456:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	2200      	movs	r2, #0
 800745e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007466:	f043 0220 	orr.w	r2, r3, #32
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	2200      	movs	r2, #0
 8007472:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007476:	2301      	movs	r3, #1
 8007478:	e020      	b.n	80074bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800747a:	68bb      	ldr	r3, [r7, #8]
 800747c:	0c1b      	lsrs	r3, r3, #16
 800747e:	b2db      	uxtb	r3, r3
 8007480:	2b01      	cmp	r3, #1
 8007482:	d10c      	bne.n	800749e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	695b      	ldr	r3, [r3, #20]
 800748a:	43da      	mvns	r2, r3
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	4013      	ands	r3, r2
 8007490:	b29b      	uxth	r3, r3
 8007492:	2b00      	cmp	r3, #0
 8007494:	bf14      	ite	ne
 8007496:	2301      	movne	r3, #1
 8007498:	2300      	moveq	r3, #0
 800749a:	b2db      	uxtb	r3, r3
 800749c:	e00b      	b.n	80074b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	699b      	ldr	r3, [r3, #24]
 80074a4:	43da      	mvns	r2, r3
 80074a6:	68bb      	ldr	r3, [r7, #8]
 80074a8:	4013      	ands	r3, r2
 80074aa:	b29b      	uxth	r3, r3
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	bf14      	ite	ne
 80074b0:	2301      	movne	r3, #1
 80074b2:	2300      	moveq	r3, #0
 80074b4:	b2db      	uxtb	r3, r3
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d18d      	bne.n	80073d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80074ba:	2300      	movs	r3, #0
}
 80074bc:	4618      	mov	r0, r3
 80074be:	3710      	adds	r7, #16
 80074c0:	46bd      	mov	sp, r7
 80074c2:	bd80      	pop	{r7, pc}

080074c4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b084      	sub	sp, #16
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	60f8      	str	r0, [r7, #12]
 80074cc:	60b9      	str	r1, [r7, #8]
 80074ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80074d0:	e02d      	b.n	800752e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80074d2:	68f8      	ldr	r0, [r7, #12]
 80074d4:	f000 f8ce 	bl	8007674 <I2C_IsAcknowledgeFailed>
 80074d8:	4603      	mov	r3, r0
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d001      	beq.n	80074e2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80074de:	2301      	movs	r3, #1
 80074e0:	e02d      	b.n	800753e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80074e2:	68bb      	ldr	r3, [r7, #8]
 80074e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074e8:	d021      	beq.n	800752e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80074ea:	f7fe f897 	bl	800561c <HAL_GetTick>
 80074ee:	4602      	mov	r2, r0
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	1ad3      	subs	r3, r2, r3
 80074f4:	68ba      	ldr	r2, [r7, #8]
 80074f6:	429a      	cmp	r2, r3
 80074f8:	d302      	bcc.n	8007500 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d116      	bne.n	800752e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	2200      	movs	r2, #0
 8007504:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	2220      	movs	r2, #32
 800750a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	2200      	movs	r2, #0
 8007512:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800751a:	f043 0220 	orr.w	r2, r3, #32
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	2200      	movs	r2, #0
 8007526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800752a:	2301      	movs	r3, #1
 800752c:	e007      	b.n	800753e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	695b      	ldr	r3, [r3, #20]
 8007534:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007538:	2b80      	cmp	r3, #128	; 0x80
 800753a:	d1ca      	bne.n	80074d2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800753c:	2300      	movs	r3, #0
}
 800753e:	4618      	mov	r0, r3
 8007540:	3710      	adds	r7, #16
 8007542:	46bd      	mov	sp, r7
 8007544:	bd80      	pop	{r7, pc}

08007546 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007546:	b580      	push	{r7, lr}
 8007548:	b084      	sub	sp, #16
 800754a:	af00      	add	r7, sp, #0
 800754c:	60f8      	str	r0, [r7, #12]
 800754e:	60b9      	str	r1, [r7, #8]
 8007550:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007552:	e02d      	b.n	80075b0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007554:	68f8      	ldr	r0, [r7, #12]
 8007556:	f000 f88d 	bl	8007674 <I2C_IsAcknowledgeFailed>
 800755a:	4603      	mov	r3, r0
 800755c:	2b00      	cmp	r3, #0
 800755e:	d001      	beq.n	8007564 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007560:	2301      	movs	r3, #1
 8007562:	e02d      	b.n	80075c0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800756a:	d021      	beq.n	80075b0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800756c:	f7fe f856 	bl	800561c <HAL_GetTick>
 8007570:	4602      	mov	r2, r0
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	1ad3      	subs	r3, r2, r3
 8007576:	68ba      	ldr	r2, [r7, #8]
 8007578:	429a      	cmp	r2, r3
 800757a:	d302      	bcc.n	8007582 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d116      	bne.n	80075b0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	2200      	movs	r2, #0
 8007586:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	2220      	movs	r2, #32
 800758c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	2200      	movs	r2, #0
 8007594:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800759c:	f043 0220 	orr.w	r2, r3, #32
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	2200      	movs	r2, #0
 80075a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80075ac:	2301      	movs	r3, #1
 80075ae:	e007      	b.n	80075c0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	695b      	ldr	r3, [r3, #20]
 80075b6:	f003 0304 	and.w	r3, r3, #4
 80075ba:	2b04      	cmp	r3, #4
 80075bc:	d1ca      	bne.n	8007554 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80075be:	2300      	movs	r3, #0
}
 80075c0:	4618      	mov	r0, r3
 80075c2:	3710      	adds	r7, #16
 80075c4:	46bd      	mov	sp, r7
 80075c6:	bd80      	pop	{r7, pc}

080075c8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b084      	sub	sp, #16
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	60f8      	str	r0, [r7, #12]
 80075d0:	60b9      	str	r1, [r7, #8]
 80075d2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80075d4:	e042      	b.n	800765c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	695b      	ldr	r3, [r3, #20]
 80075dc:	f003 0310 	and.w	r3, r3, #16
 80075e0:	2b10      	cmp	r3, #16
 80075e2:	d119      	bne.n	8007618 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f06f 0210 	mvn.w	r2, #16
 80075ec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	2200      	movs	r2, #0
 80075f2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	2220      	movs	r2, #32
 80075f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	2200      	movs	r2, #0
 8007600:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	2200      	movs	r2, #0
 8007610:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007614:	2301      	movs	r3, #1
 8007616:	e029      	b.n	800766c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007618:	f7fe f800 	bl	800561c <HAL_GetTick>
 800761c:	4602      	mov	r2, r0
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	1ad3      	subs	r3, r2, r3
 8007622:	68ba      	ldr	r2, [r7, #8]
 8007624:	429a      	cmp	r2, r3
 8007626:	d302      	bcc.n	800762e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007628:	68bb      	ldr	r3, [r7, #8]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d116      	bne.n	800765c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	2200      	movs	r2, #0
 8007632:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	2220      	movs	r2, #32
 8007638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	2200      	movs	r2, #0
 8007640:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007648:	f043 0220 	orr.w	r2, r3, #32
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	2200      	movs	r2, #0
 8007654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007658:	2301      	movs	r3, #1
 800765a:	e007      	b.n	800766c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	695b      	ldr	r3, [r3, #20]
 8007662:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007666:	2b40      	cmp	r3, #64	; 0x40
 8007668:	d1b5      	bne.n	80075d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800766a:	2300      	movs	r3, #0
}
 800766c:	4618      	mov	r0, r3
 800766e:	3710      	adds	r7, #16
 8007670:	46bd      	mov	sp, r7
 8007672:	bd80      	pop	{r7, pc}

08007674 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007674:	b480      	push	{r7}
 8007676:	b083      	sub	sp, #12
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	695b      	ldr	r3, [r3, #20]
 8007682:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007686:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800768a:	d11b      	bne.n	80076c4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007694:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2200      	movs	r2, #0
 800769a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2220      	movs	r2, #32
 80076a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2200      	movs	r2, #0
 80076a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076b0:	f043 0204 	orr.w	r2, r3, #4
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2200      	movs	r2, #0
 80076bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80076c0:	2301      	movs	r3, #1
 80076c2:	e000      	b.n	80076c6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80076c4:	2300      	movs	r3, #0
}
 80076c6:	4618      	mov	r0, r3
 80076c8:	370c      	adds	r7, #12
 80076ca:	46bd      	mov	sp, r7
 80076cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d0:	4770      	bx	lr
	...

080076d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b086      	sub	sp, #24
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d101      	bne.n	80076e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80076e2:	2301      	movs	r3, #1
 80076e4:	e267      	b.n	8007bb6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	f003 0301 	and.w	r3, r3, #1
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d075      	beq.n	80077de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80076f2:	4b88      	ldr	r3, [pc, #544]	; (8007914 <HAL_RCC_OscConfig+0x240>)
 80076f4:	689b      	ldr	r3, [r3, #8]
 80076f6:	f003 030c 	and.w	r3, r3, #12
 80076fa:	2b04      	cmp	r3, #4
 80076fc:	d00c      	beq.n	8007718 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80076fe:	4b85      	ldr	r3, [pc, #532]	; (8007914 <HAL_RCC_OscConfig+0x240>)
 8007700:	689b      	ldr	r3, [r3, #8]
 8007702:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007706:	2b08      	cmp	r3, #8
 8007708:	d112      	bne.n	8007730 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800770a:	4b82      	ldr	r3, [pc, #520]	; (8007914 <HAL_RCC_OscConfig+0x240>)
 800770c:	685b      	ldr	r3, [r3, #4]
 800770e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007712:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007716:	d10b      	bne.n	8007730 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007718:	4b7e      	ldr	r3, [pc, #504]	; (8007914 <HAL_RCC_OscConfig+0x240>)
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007720:	2b00      	cmp	r3, #0
 8007722:	d05b      	beq.n	80077dc <HAL_RCC_OscConfig+0x108>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	685b      	ldr	r3, [r3, #4]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d157      	bne.n	80077dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800772c:	2301      	movs	r3, #1
 800772e:	e242      	b.n	8007bb6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	685b      	ldr	r3, [r3, #4]
 8007734:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007738:	d106      	bne.n	8007748 <HAL_RCC_OscConfig+0x74>
 800773a:	4b76      	ldr	r3, [pc, #472]	; (8007914 <HAL_RCC_OscConfig+0x240>)
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	4a75      	ldr	r2, [pc, #468]	; (8007914 <HAL_RCC_OscConfig+0x240>)
 8007740:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007744:	6013      	str	r3, [r2, #0]
 8007746:	e01d      	b.n	8007784 <HAL_RCC_OscConfig+0xb0>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	685b      	ldr	r3, [r3, #4]
 800774c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007750:	d10c      	bne.n	800776c <HAL_RCC_OscConfig+0x98>
 8007752:	4b70      	ldr	r3, [pc, #448]	; (8007914 <HAL_RCC_OscConfig+0x240>)
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	4a6f      	ldr	r2, [pc, #444]	; (8007914 <HAL_RCC_OscConfig+0x240>)
 8007758:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800775c:	6013      	str	r3, [r2, #0]
 800775e:	4b6d      	ldr	r3, [pc, #436]	; (8007914 <HAL_RCC_OscConfig+0x240>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	4a6c      	ldr	r2, [pc, #432]	; (8007914 <HAL_RCC_OscConfig+0x240>)
 8007764:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007768:	6013      	str	r3, [r2, #0]
 800776a:	e00b      	b.n	8007784 <HAL_RCC_OscConfig+0xb0>
 800776c:	4b69      	ldr	r3, [pc, #420]	; (8007914 <HAL_RCC_OscConfig+0x240>)
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	4a68      	ldr	r2, [pc, #416]	; (8007914 <HAL_RCC_OscConfig+0x240>)
 8007772:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007776:	6013      	str	r3, [r2, #0]
 8007778:	4b66      	ldr	r3, [pc, #408]	; (8007914 <HAL_RCC_OscConfig+0x240>)
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a65      	ldr	r2, [pc, #404]	; (8007914 <HAL_RCC_OscConfig+0x240>)
 800777e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007782:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	685b      	ldr	r3, [r3, #4]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d013      	beq.n	80077b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800778c:	f7fd ff46 	bl	800561c <HAL_GetTick>
 8007790:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007792:	e008      	b.n	80077a6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007794:	f7fd ff42 	bl	800561c <HAL_GetTick>
 8007798:	4602      	mov	r2, r0
 800779a:	693b      	ldr	r3, [r7, #16]
 800779c:	1ad3      	subs	r3, r2, r3
 800779e:	2b64      	cmp	r3, #100	; 0x64
 80077a0:	d901      	bls.n	80077a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80077a2:	2303      	movs	r3, #3
 80077a4:	e207      	b.n	8007bb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80077a6:	4b5b      	ldr	r3, [pc, #364]	; (8007914 <HAL_RCC_OscConfig+0x240>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d0f0      	beq.n	8007794 <HAL_RCC_OscConfig+0xc0>
 80077b2:	e014      	b.n	80077de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077b4:	f7fd ff32 	bl	800561c <HAL_GetTick>
 80077b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80077ba:	e008      	b.n	80077ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80077bc:	f7fd ff2e 	bl	800561c <HAL_GetTick>
 80077c0:	4602      	mov	r2, r0
 80077c2:	693b      	ldr	r3, [r7, #16]
 80077c4:	1ad3      	subs	r3, r2, r3
 80077c6:	2b64      	cmp	r3, #100	; 0x64
 80077c8:	d901      	bls.n	80077ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80077ca:	2303      	movs	r3, #3
 80077cc:	e1f3      	b.n	8007bb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80077ce:	4b51      	ldr	r3, [pc, #324]	; (8007914 <HAL_RCC_OscConfig+0x240>)
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d1f0      	bne.n	80077bc <HAL_RCC_OscConfig+0xe8>
 80077da:	e000      	b.n	80077de <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80077dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f003 0302 	and.w	r3, r3, #2
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d063      	beq.n	80078b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80077ea:	4b4a      	ldr	r3, [pc, #296]	; (8007914 <HAL_RCC_OscConfig+0x240>)
 80077ec:	689b      	ldr	r3, [r3, #8]
 80077ee:	f003 030c 	and.w	r3, r3, #12
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d00b      	beq.n	800780e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80077f6:	4b47      	ldr	r3, [pc, #284]	; (8007914 <HAL_RCC_OscConfig+0x240>)
 80077f8:	689b      	ldr	r3, [r3, #8]
 80077fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80077fe:	2b08      	cmp	r3, #8
 8007800:	d11c      	bne.n	800783c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007802:	4b44      	ldr	r3, [pc, #272]	; (8007914 <HAL_RCC_OscConfig+0x240>)
 8007804:	685b      	ldr	r3, [r3, #4]
 8007806:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800780a:	2b00      	cmp	r3, #0
 800780c:	d116      	bne.n	800783c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800780e:	4b41      	ldr	r3, [pc, #260]	; (8007914 <HAL_RCC_OscConfig+0x240>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f003 0302 	and.w	r3, r3, #2
 8007816:	2b00      	cmp	r3, #0
 8007818:	d005      	beq.n	8007826 <HAL_RCC_OscConfig+0x152>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	68db      	ldr	r3, [r3, #12]
 800781e:	2b01      	cmp	r3, #1
 8007820:	d001      	beq.n	8007826 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007822:	2301      	movs	r3, #1
 8007824:	e1c7      	b.n	8007bb6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007826:	4b3b      	ldr	r3, [pc, #236]	; (8007914 <HAL_RCC_OscConfig+0x240>)
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	691b      	ldr	r3, [r3, #16]
 8007832:	00db      	lsls	r3, r3, #3
 8007834:	4937      	ldr	r1, [pc, #220]	; (8007914 <HAL_RCC_OscConfig+0x240>)
 8007836:	4313      	orrs	r3, r2
 8007838:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800783a:	e03a      	b.n	80078b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	68db      	ldr	r3, [r3, #12]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d020      	beq.n	8007886 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007844:	4b34      	ldr	r3, [pc, #208]	; (8007918 <HAL_RCC_OscConfig+0x244>)
 8007846:	2201      	movs	r2, #1
 8007848:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800784a:	f7fd fee7 	bl	800561c <HAL_GetTick>
 800784e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007850:	e008      	b.n	8007864 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007852:	f7fd fee3 	bl	800561c <HAL_GetTick>
 8007856:	4602      	mov	r2, r0
 8007858:	693b      	ldr	r3, [r7, #16]
 800785a:	1ad3      	subs	r3, r2, r3
 800785c:	2b02      	cmp	r3, #2
 800785e:	d901      	bls.n	8007864 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007860:	2303      	movs	r3, #3
 8007862:	e1a8      	b.n	8007bb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007864:	4b2b      	ldr	r3, [pc, #172]	; (8007914 <HAL_RCC_OscConfig+0x240>)
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f003 0302 	and.w	r3, r3, #2
 800786c:	2b00      	cmp	r3, #0
 800786e:	d0f0      	beq.n	8007852 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007870:	4b28      	ldr	r3, [pc, #160]	; (8007914 <HAL_RCC_OscConfig+0x240>)
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	691b      	ldr	r3, [r3, #16]
 800787c:	00db      	lsls	r3, r3, #3
 800787e:	4925      	ldr	r1, [pc, #148]	; (8007914 <HAL_RCC_OscConfig+0x240>)
 8007880:	4313      	orrs	r3, r2
 8007882:	600b      	str	r3, [r1, #0]
 8007884:	e015      	b.n	80078b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007886:	4b24      	ldr	r3, [pc, #144]	; (8007918 <HAL_RCC_OscConfig+0x244>)
 8007888:	2200      	movs	r2, #0
 800788a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800788c:	f7fd fec6 	bl	800561c <HAL_GetTick>
 8007890:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007892:	e008      	b.n	80078a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007894:	f7fd fec2 	bl	800561c <HAL_GetTick>
 8007898:	4602      	mov	r2, r0
 800789a:	693b      	ldr	r3, [r7, #16]
 800789c:	1ad3      	subs	r3, r2, r3
 800789e:	2b02      	cmp	r3, #2
 80078a0:	d901      	bls.n	80078a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80078a2:	2303      	movs	r3, #3
 80078a4:	e187      	b.n	8007bb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80078a6:	4b1b      	ldr	r3, [pc, #108]	; (8007914 <HAL_RCC_OscConfig+0x240>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f003 0302 	and.w	r3, r3, #2
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d1f0      	bne.n	8007894 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f003 0308 	and.w	r3, r3, #8
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d036      	beq.n	800792c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	695b      	ldr	r3, [r3, #20]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d016      	beq.n	80078f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80078c6:	4b15      	ldr	r3, [pc, #84]	; (800791c <HAL_RCC_OscConfig+0x248>)
 80078c8:	2201      	movs	r2, #1
 80078ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078cc:	f7fd fea6 	bl	800561c <HAL_GetTick>
 80078d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80078d2:	e008      	b.n	80078e6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80078d4:	f7fd fea2 	bl	800561c <HAL_GetTick>
 80078d8:	4602      	mov	r2, r0
 80078da:	693b      	ldr	r3, [r7, #16]
 80078dc:	1ad3      	subs	r3, r2, r3
 80078de:	2b02      	cmp	r3, #2
 80078e0:	d901      	bls.n	80078e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80078e2:	2303      	movs	r3, #3
 80078e4:	e167      	b.n	8007bb6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80078e6:	4b0b      	ldr	r3, [pc, #44]	; (8007914 <HAL_RCC_OscConfig+0x240>)
 80078e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80078ea:	f003 0302 	and.w	r3, r3, #2
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d0f0      	beq.n	80078d4 <HAL_RCC_OscConfig+0x200>
 80078f2:	e01b      	b.n	800792c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80078f4:	4b09      	ldr	r3, [pc, #36]	; (800791c <HAL_RCC_OscConfig+0x248>)
 80078f6:	2200      	movs	r2, #0
 80078f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80078fa:	f7fd fe8f 	bl	800561c <HAL_GetTick>
 80078fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007900:	e00e      	b.n	8007920 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007902:	f7fd fe8b 	bl	800561c <HAL_GetTick>
 8007906:	4602      	mov	r2, r0
 8007908:	693b      	ldr	r3, [r7, #16]
 800790a:	1ad3      	subs	r3, r2, r3
 800790c:	2b02      	cmp	r3, #2
 800790e:	d907      	bls.n	8007920 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007910:	2303      	movs	r3, #3
 8007912:	e150      	b.n	8007bb6 <HAL_RCC_OscConfig+0x4e2>
 8007914:	40023800 	.word	0x40023800
 8007918:	42470000 	.word	0x42470000
 800791c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007920:	4b88      	ldr	r3, [pc, #544]	; (8007b44 <HAL_RCC_OscConfig+0x470>)
 8007922:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007924:	f003 0302 	and.w	r3, r3, #2
 8007928:	2b00      	cmp	r3, #0
 800792a:	d1ea      	bne.n	8007902 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f003 0304 	and.w	r3, r3, #4
 8007934:	2b00      	cmp	r3, #0
 8007936:	f000 8097 	beq.w	8007a68 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800793a:	2300      	movs	r3, #0
 800793c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800793e:	4b81      	ldr	r3, [pc, #516]	; (8007b44 <HAL_RCC_OscConfig+0x470>)
 8007940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007942:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007946:	2b00      	cmp	r3, #0
 8007948:	d10f      	bne.n	800796a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800794a:	2300      	movs	r3, #0
 800794c:	60bb      	str	r3, [r7, #8]
 800794e:	4b7d      	ldr	r3, [pc, #500]	; (8007b44 <HAL_RCC_OscConfig+0x470>)
 8007950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007952:	4a7c      	ldr	r2, [pc, #496]	; (8007b44 <HAL_RCC_OscConfig+0x470>)
 8007954:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007958:	6413      	str	r3, [r2, #64]	; 0x40
 800795a:	4b7a      	ldr	r3, [pc, #488]	; (8007b44 <HAL_RCC_OscConfig+0x470>)
 800795c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800795e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007962:	60bb      	str	r3, [r7, #8]
 8007964:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007966:	2301      	movs	r3, #1
 8007968:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800796a:	4b77      	ldr	r3, [pc, #476]	; (8007b48 <HAL_RCC_OscConfig+0x474>)
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007972:	2b00      	cmp	r3, #0
 8007974:	d118      	bne.n	80079a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007976:	4b74      	ldr	r3, [pc, #464]	; (8007b48 <HAL_RCC_OscConfig+0x474>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	4a73      	ldr	r2, [pc, #460]	; (8007b48 <HAL_RCC_OscConfig+0x474>)
 800797c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007980:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007982:	f7fd fe4b 	bl	800561c <HAL_GetTick>
 8007986:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007988:	e008      	b.n	800799c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800798a:	f7fd fe47 	bl	800561c <HAL_GetTick>
 800798e:	4602      	mov	r2, r0
 8007990:	693b      	ldr	r3, [r7, #16]
 8007992:	1ad3      	subs	r3, r2, r3
 8007994:	2b02      	cmp	r3, #2
 8007996:	d901      	bls.n	800799c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007998:	2303      	movs	r3, #3
 800799a:	e10c      	b.n	8007bb6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800799c:	4b6a      	ldr	r3, [pc, #424]	; (8007b48 <HAL_RCC_OscConfig+0x474>)
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d0f0      	beq.n	800798a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	689b      	ldr	r3, [r3, #8]
 80079ac:	2b01      	cmp	r3, #1
 80079ae:	d106      	bne.n	80079be <HAL_RCC_OscConfig+0x2ea>
 80079b0:	4b64      	ldr	r3, [pc, #400]	; (8007b44 <HAL_RCC_OscConfig+0x470>)
 80079b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079b4:	4a63      	ldr	r2, [pc, #396]	; (8007b44 <HAL_RCC_OscConfig+0x470>)
 80079b6:	f043 0301 	orr.w	r3, r3, #1
 80079ba:	6713      	str	r3, [r2, #112]	; 0x70
 80079bc:	e01c      	b.n	80079f8 <HAL_RCC_OscConfig+0x324>
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	689b      	ldr	r3, [r3, #8]
 80079c2:	2b05      	cmp	r3, #5
 80079c4:	d10c      	bne.n	80079e0 <HAL_RCC_OscConfig+0x30c>
 80079c6:	4b5f      	ldr	r3, [pc, #380]	; (8007b44 <HAL_RCC_OscConfig+0x470>)
 80079c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079ca:	4a5e      	ldr	r2, [pc, #376]	; (8007b44 <HAL_RCC_OscConfig+0x470>)
 80079cc:	f043 0304 	orr.w	r3, r3, #4
 80079d0:	6713      	str	r3, [r2, #112]	; 0x70
 80079d2:	4b5c      	ldr	r3, [pc, #368]	; (8007b44 <HAL_RCC_OscConfig+0x470>)
 80079d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079d6:	4a5b      	ldr	r2, [pc, #364]	; (8007b44 <HAL_RCC_OscConfig+0x470>)
 80079d8:	f043 0301 	orr.w	r3, r3, #1
 80079dc:	6713      	str	r3, [r2, #112]	; 0x70
 80079de:	e00b      	b.n	80079f8 <HAL_RCC_OscConfig+0x324>
 80079e0:	4b58      	ldr	r3, [pc, #352]	; (8007b44 <HAL_RCC_OscConfig+0x470>)
 80079e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079e4:	4a57      	ldr	r2, [pc, #348]	; (8007b44 <HAL_RCC_OscConfig+0x470>)
 80079e6:	f023 0301 	bic.w	r3, r3, #1
 80079ea:	6713      	str	r3, [r2, #112]	; 0x70
 80079ec:	4b55      	ldr	r3, [pc, #340]	; (8007b44 <HAL_RCC_OscConfig+0x470>)
 80079ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079f0:	4a54      	ldr	r2, [pc, #336]	; (8007b44 <HAL_RCC_OscConfig+0x470>)
 80079f2:	f023 0304 	bic.w	r3, r3, #4
 80079f6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	689b      	ldr	r3, [r3, #8]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d015      	beq.n	8007a2c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a00:	f7fd fe0c 	bl	800561c <HAL_GetTick>
 8007a04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a06:	e00a      	b.n	8007a1e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007a08:	f7fd fe08 	bl	800561c <HAL_GetTick>
 8007a0c:	4602      	mov	r2, r0
 8007a0e:	693b      	ldr	r3, [r7, #16]
 8007a10:	1ad3      	subs	r3, r2, r3
 8007a12:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d901      	bls.n	8007a1e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007a1a:	2303      	movs	r3, #3
 8007a1c:	e0cb      	b.n	8007bb6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a1e:	4b49      	ldr	r3, [pc, #292]	; (8007b44 <HAL_RCC_OscConfig+0x470>)
 8007a20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a22:	f003 0302 	and.w	r3, r3, #2
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d0ee      	beq.n	8007a08 <HAL_RCC_OscConfig+0x334>
 8007a2a:	e014      	b.n	8007a56 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007a2c:	f7fd fdf6 	bl	800561c <HAL_GetTick>
 8007a30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007a32:	e00a      	b.n	8007a4a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007a34:	f7fd fdf2 	bl	800561c <HAL_GetTick>
 8007a38:	4602      	mov	r2, r0
 8007a3a:	693b      	ldr	r3, [r7, #16]
 8007a3c:	1ad3      	subs	r3, r2, r3
 8007a3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d901      	bls.n	8007a4a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007a46:	2303      	movs	r3, #3
 8007a48:	e0b5      	b.n	8007bb6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007a4a:	4b3e      	ldr	r3, [pc, #248]	; (8007b44 <HAL_RCC_OscConfig+0x470>)
 8007a4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a4e:	f003 0302 	and.w	r3, r3, #2
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d1ee      	bne.n	8007a34 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007a56:	7dfb      	ldrb	r3, [r7, #23]
 8007a58:	2b01      	cmp	r3, #1
 8007a5a:	d105      	bne.n	8007a68 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007a5c:	4b39      	ldr	r3, [pc, #228]	; (8007b44 <HAL_RCC_OscConfig+0x470>)
 8007a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a60:	4a38      	ldr	r2, [pc, #224]	; (8007b44 <HAL_RCC_OscConfig+0x470>)
 8007a62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007a66:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	699b      	ldr	r3, [r3, #24]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	f000 80a1 	beq.w	8007bb4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007a72:	4b34      	ldr	r3, [pc, #208]	; (8007b44 <HAL_RCC_OscConfig+0x470>)
 8007a74:	689b      	ldr	r3, [r3, #8]
 8007a76:	f003 030c 	and.w	r3, r3, #12
 8007a7a:	2b08      	cmp	r3, #8
 8007a7c:	d05c      	beq.n	8007b38 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	699b      	ldr	r3, [r3, #24]
 8007a82:	2b02      	cmp	r3, #2
 8007a84:	d141      	bne.n	8007b0a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a86:	4b31      	ldr	r3, [pc, #196]	; (8007b4c <HAL_RCC_OscConfig+0x478>)
 8007a88:	2200      	movs	r2, #0
 8007a8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a8c:	f7fd fdc6 	bl	800561c <HAL_GetTick>
 8007a90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a92:	e008      	b.n	8007aa6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007a94:	f7fd fdc2 	bl	800561c <HAL_GetTick>
 8007a98:	4602      	mov	r2, r0
 8007a9a:	693b      	ldr	r3, [r7, #16]
 8007a9c:	1ad3      	subs	r3, r2, r3
 8007a9e:	2b02      	cmp	r3, #2
 8007aa0:	d901      	bls.n	8007aa6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007aa2:	2303      	movs	r3, #3
 8007aa4:	e087      	b.n	8007bb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007aa6:	4b27      	ldr	r3, [pc, #156]	; (8007b44 <HAL_RCC_OscConfig+0x470>)
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d1f0      	bne.n	8007a94 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	69da      	ldr	r2, [r3, #28]
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6a1b      	ldr	r3, [r3, #32]
 8007aba:	431a      	orrs	r2, r3
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ac0:	019b      	lsls	r3, r3, #6
 8007ac2:	431a      	orrs	r2, r3
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ac8:	085b      	lsrs	r3, r3, #1
 8007aca:	3b01      	subs	r3, #1
 8007acc:	041b      	lsls	r3, r3, #16
 8007ace:	431a      	orrs	r2, r3
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ad4:	061b      	lsls	r3, r3, #24
 8007ad6:	491b      	ldr	r1, [pc, #108]	; (8007b44 <HAL_RCC_OscConfig+0x470>)
 8007ad8:	4313      	orrs	r3, r2
 8007ada:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007adc:	4b1b      	ldr	r3, [pc, #108]	; (8007b4c <HAL_RCC_OscConfig+0x478>)
 8007ade:	2201      	movs	r2, #1
 8007ae0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ae2:	f7fd fd9b 	bl	800561c <HAL_GetTick>
 8007ae6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007ae8:	e008      	b.n	8007afc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007aea:	f7fd fd97 	bl	800561c <HAL_GetTick>
 8007aee:	4602      	mov	r2, r0
 8007af0:	693b      	ldr	r3, [r7, #16]
 8007af2:	1ad3      	subs	r3, r2, r3
 8007af4:	2b02      	cmp	r3, #2
 8007af6:	d901      	bls.n	8007afc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007af8:	2303      	movs	r3, #3
 8007afa:	e05c      	b.n	8007bb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007afc:	4b11      	ldr	r3, [pc, #68]	; (8007b44 <HAL_RCC_OscConfig+0x470>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d0f0      	beq.n	8007aea <HAL_RCC_OscConfig+0x416>
 8007b08:	e054      	b.n	8007bb4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b0a:	4b10      	ldr	r3, [pc, #64]	; (8007b4c <HAL_RCC_OscConfig+0x478>)
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b10:	f7fd fd84 	bl	800561c <HAL_GetTick>
 8007b14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b16:	e008      	b.n	8007b2a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007b18:	f7fd fd80 	bl	800561c <HAL_GetTick>
 8007b1c:	4602      	mov	r2, r0
 8007b1e:	693b      	ldr	r3, [r7, #16]
 8007b20:	1ad3      	subs	r3, r2, r3
 8007b22:	2b02      	cmp	r3, #2
 8007b24:	d901      	bls.n	8007b2a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007b26:	2303      	movs	r3, #3
 8007b28:	e045      	b.n	8007bb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b2a:	4b06      	ldr	r3, [pc, #24]	; (8007b44 <HAL_RCC_OscConfig+0x470>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d1f0      	bne.n	8007b18 <HAL_RCC_OscConfig+0x444>
 8007b36:	e03d      	b.n	8007bb4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	699b      	ldr	r3, [r3, #24]
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	d107      	bne.n	8007b50 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007b40:	2301      	movs	r3, #1
 8007b42:	e038      	b.n	8007bb6 <HAL_RCC_OscConfig+0x4e2>
 8007b44:	40023800 	.word	0x40023800
 8007b48:	40007000 	.word	0x40007000
 8007b4c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007b50:	4b1b      	ldr	r3, [pc, #108]	; (8007bc0 <HAL_RCC_OscConfig+0x4ec>)
 8007b52:	685b      	ldr	r3, [r3, #4]
 8007b54:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	699b      	ldr	r3, [r3, #24]
 8007b5a:	2b01      	cmp	r3, #1
 8007b5c:	d028      	beq.n	8007bb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007b68:	429a      	cmp	r2, r3
 8007b6a:	d121      	bne.n	8007bb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007b76:	429a      	cmp	r2, r3
 8007b78:	d11a      	bne.n	8007bb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007b7a:	68fa      	ldr	r2, [r7, #12]
 8007b7c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007b80:	4013      	ands	r3, r2
 8007b82:	687a      	ldr	r2, [r7, #4]
 8007b84:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007b86:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007b88:	4293      	cmp	r3, r2
 8007b8a:	d111      	bne.n	8007bb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b96:	085b      	lsrs	r3, r3, #1
 8007b98:	3b01      	subs	r3, #1
 8007b9a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007b9c:	429a      	cmp	r2, r3
 8007b9e:	d107      	bne.n	8007bb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007baa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007bac:	429a      	cmp	r2, r3
 8007bae:	d001      	beq.n	8007bb4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007bb0:	2301      	movs	r3, #1
 8007bb2:	e000      	b.n	8007bb6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007bb4:	2300      	movs	r3, #0
}
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	3718      	adds	r7, #24
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	bd80      	pop	{r7, pc}
 8007bbe:	bf00      	nop
 8007bc0:	40023800 	.word	0x40023800

08007bc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b084      	sub	sp, #16
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
 8007bcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d101      	bne.n	8007bd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	e0cc      	b.n	8007d72 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007bd8:	4b68      	ldr	r3, [pc, #416]	; (8007d7c <HAL_RCC_ClockConfig+0x1b8>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f003 0307 	and.w	r3, r3, #7
 8007be0:	683a      	ldr	r2, [r7, #0]
 8007be2:	429a      	cmp	r2, r3
 8007be4:	d90c      	bls.n	8007c00 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007be6:	4b65      	ldr	r3, [pc, #404]	; (8007d7c <HAL_RCC_ClockConfig+0x1b8>)
 8007be8:	683a      	ldr	r2, [r7, #0]
 8007bea:	b2d2      	uxtb	r2, r2
 8007bec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007bee:	4b63      	ldr	r3, [pc, #396]	; (8007d7c <HAL_RCC_ClockConfig+0x1b8>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f003 0307 	and.w	r3, r3, #7
 8007bf6:	683a      	ldr	r2, [r7, #0]
 8007bf8:	429a      	cmp	r2, r3
 8007bfa:	d001      	beq.n	8007c00 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007bfc:	2301      	movs	r3, #1
 8007bfe:	e0b8      	b.n	8007d72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f003 0302 	and.w	r3, r3, #2
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d020      	beq.n	8007c4e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f003 0304 	and.w	r3, r3, #4
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d005      	beq.n	8007c24 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007c18:	4b59      	ldr	r3, [pc, #356]	; (8007d80 <HAL_RCC_ClockConfig+0x1bc>)
 8007c1a:	689b      	ldr	r3, [r3, #8]
 8007c1c:	4a58      	ldr	r2, [pc, #352]	; (8007d80 <HAL_RCC_ClockConfig+0x1bc>)
 8007c1e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007c22:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f003 0308 	and.w	r3, r3, #8
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d005      	beq.n	8007c3c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007c30:	4b53      	ldr	r3, [pc, #332]	; (8007d80 <HAL_RCC_ClockConfig+0x1bc>)
 8007c32:	689b      	ldr	r3, [r3, #8]
 8007c34:	4a52      	ldr	r2, [pc, #328]	; (8007d80 <HAL_RCC_ClockConfig+0x1bc>)
 8007c36:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007c3a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007c3c:	4b50      	ldr	r3, [pc, #320]	; (8007d80 <HAL_RCC_ClockConfig+0x1bc>)
 8007c3e:	689b      	ldr	r3, [r3, #8]
 8007c40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	689b      	ldr	r3, [r3, #8]
 8007c48:	494d      	ldr	r1, [pc, #308]	; (8007d80 <HAL_RCC_ClockConfig+0x1bc>)
 8007c4a:	4313      	orrs	r3, r2
 8007c4c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f003 0301 	and.w	r3, r3, #1
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d044      	beq.n	8007ce4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	685b      	ldr	r3, [r3, #4]
 8007c5e:	2b01      	cmp	r3, #1
 8007c60:	d107      	bne.n	8007c72 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007c62:	4b47      	ldr	r3, [pc, #284]	; (8007d80 <HAL_RCC_ClockConfig+0x1bc>)
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d119      	bne.n	8007ca2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007c6e:	2301      	movs	r3, #1
 8007c70:	e07f      	b.n	8007d72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	685b      	ldr	r3, [r3, #4]
 8007c76:	2b02      	cmp	r3, #2
 8007c78:	d003      	beq.n	8007c82 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007c7e:	2b03      	cmp	r3, #3
 8007c80:	d107      	bne.n	8007c92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007c82:	4b3f      	ldr	r3, [pc, #252]	; (8007d80 <HAL_RCC_ClockConfig+0x1bc>)
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d109      	bne.n	8007ca2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007c8e:	2301      	movs	r3, #1
 8007c90:	e06f      	b.n	8007d72 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c92:	4b3b      	ldr	r3, [pc, #236]	; (8007d80 <HAL_RCC_ClockConfig+0x1bc>)
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	f003 0302 	and.w	r3, r3, #2
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d101      	bne.n	8007ca2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	e067      	b.n	8007d72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007ca2:	4b37      	ldr	r3, [pc, #220]	; (8007d80 <HAL_RCC_ClockConfig+0x1bc>)
 8007ca4:	689b      	ldr	r3, [r3, #8]
 8007ca6:	f023 0203 	bic.w	r2, r3, #3
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	685b      	ldr	r3, [r3, #4]
 8007cae:	4934      	ldr	r1, [pc, #208]	; (8007d80 <HAL_RCC_ClockConfig+0x1bc>)
 8007cb0:	4313      	orrs	r3, r2
 8007cb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007cb4:	f7fd fcb2 	bl	800561c <HAL_GetTick>
 8007cb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007cba:	e00a      	b.n	8007cd2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007cbc:	f7fd fcae 	bl	800561c <HAL_GetTick>
 8007cc0:	4602      	mov	r2, r0
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	1ad3      	subs	r3, r2, r3
 8007cc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8007cca:	4293      	cmp	r3, r2
 8007ccc:	d901      	bls.n	8007cd2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007cce:	2303      	movs	r3, #3
 8007cd0:	e04f      	b.n	8007d72 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007cd2:	4b2b      	ldr	r3, [pc, #172]	; (8007d80 <HAL_RCC_ClockConfig+0x1bc>)
 8007cd4:	689b      	ldr	r3, [r3, #8]
 8007cd6:	f003 020c 	and.w	r2, r3, #12
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	009b      	lsls	r3, r3, #2
 8007ce0:	429a      	cmp	r2, r3
 8007ce2:	d1eb      	bne.n	8007cbc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007ce4:	4b25      	ldr	r3, [pc, #148]	; (8007d7c <HAL_RCC_ClockConfig+0x1b8>)
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	f003 0307 	and.w	r3, r3, #7
 8007cec:	683a      	ldr	r2, [r7, #0]
 8007cee:	429a      	cmp	r2, r3
 8007cf0:	d20c      	bcs.n	8007d0c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007cf2:	4b22      	ldr	r3, [pc, #136]	; (8007d7c <HAL_RCC_ClockConfig+0x1b8>)
 8007cf4:	683a      	ldr	r2, [r7, #0]
 8007cf6:	b2d2      	uxtb	r2, r2
 8007cf8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007cfa:	4b20      	ldr	r3, [pc, #128]	; (8007d7c <HAL_RCC_ClockConfig+0x1b8>)
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f003 0307 	and.w	r3, r3, #7
 8007d02:	683a      	ldr	r2, [r7, #0]
 8007d04:	429a      	cmp	r2, r3
 8007d06:	d001      	beq.n	8007d0c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007d08:	2301      	movs	r3, #1
 8007d0a:	e032      	b.n	8007d72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f003 0304 	and.w	r3, r3, #4
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d008      	beq.n	8007d2a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007d18:	4b19      	ldr	r3, [pc, #100]	; (8007d80 <HAL_RCC_ClockConfig+0x1bc>)
 8007d1a:	689b      	ldr	r3, [r3, #8]
 8007d1c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	68db      	ldr	r3, [r3, #12]
 8007d24:	4916      	ldr	r1, [pc, #88]	; (8007d80 <HAL_RCC_ClockConfig+0x1bc>)
 8007d26:	4313      	orrs	r3, r2
 8007d28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f003 0308 	and.w	r3, r3, #8
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d009      	beq.n	8007d4a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007d36:	4b12      	ldr	r3, [pc, #72]	; (8007d80 <HAL_RCC_ClockConfig+0x1bc>)
 8007d38:	689b      	ldr	r3, [r3, #8]
 8007d3a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	691b      	ldr	r3, [r3, #16]
 8007d42:	00db      	lsls	r3, r3, #3
 8007d44:	490e      	ldr	r1, [pc, #56]	; (8007d80 <HAL_RCC_ClockConfig+0x1bc>)
 8007d46:	4313      	orrs	r3, r2
 8007d48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007d4a:	f000 f821 	bl	8007d90 <HAL_RCC_GetSysClockFreq>
 8007d4e:	4602      	mov	r2, r0
 8007d50:	4b0b      	ldr	r3, [pc, #44]	; (8007d80 <HAL_RCC_ClockConfig+0x1bc>)
 8007d52:	689b      	ldr	r3, [r3, #8]
 8007d54:	091b      	lsrs	r3, r3, #4
 8007d56:	f003 030f 	and.w	r3, r3, #15
 8007d5a:	490a      	ldr	r1, [pc, #40]	; (8007d84 <HAL_RCC_ClockConfig+0x1c0>)
 8007d5c:	5ccb      	ldrb	r3, [r1, r3]
 8007d5e:	fa22 f303 	lsr.w	r3, r2, r3
 8007d62:	4a09      	ldr	r2, [pc, #36]	; (8007d88 <HAL_RCC_ClockConfig+0x1c4>)
 8007d64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007d66:	4b09      	ldr	r3, [pc, #36]	; (8007d8c <HAL_RCC_ClockConfig+0x1c8>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	f7fd f948 	bl	8005000 <HAL_InitTick>

  return HAL_OK;
 8007d70:	2300      	movs	r3, #0
}
 8007d72:	4618      	mov	r0, r3
 8007d74:	3710      	adds	r7, #16
 8007d76:	46bd      	mov	sp, r7
 8007d78:	bd80      	pop	{r7, pc}
 8007d7a:	bf00      	nop
 8007d7c:	40023c00 	.word	0x40023c00
 8007d80:	40023800 	.word	0x40023800
 8007d84:	08011948 	.word	0x08011948
 8007d88:	20000008 	.word	0x20000008
 8007d8c:	2000000c 	.word	0x2000000c

08007d90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007d90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007d94:	b094      	sub	sp, #80	; 0x50
 8007d96:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007d98:	2300      	movs	r3, #0
 8007d9a:	647b      	str	r3, [r7, #68]	; 0x44
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007da0:	2300      	movs	r3, #0
 8007da2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8007da4:	2300      	movs	r3, #0
 8007da6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007da8:	4b79      	ldr	r3, [pc, #484]	; (8007f90 <HAL_RCC_GetSysClockFreq+0x200>)
 8007daa:	689b      	ldr	r3, [r3, #8]
 8007dac:	f003 030c 	and.w	r3, r3, #12
 8007db0:	2b08      	cmp	r3, #8
 8007db2:	d00d      	beq.n	8007dd0 <HAL_RCC_GetSysClockFreq+0x40>
 8007db4:	2b08      	cmp	r3, #8
 8007db6:	f200 80e1 	bhi.w	8007f7c <HAL_RCC_GetSysClockFreq+0x1ec>
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d002      	beq.n	8007dc4 <HAL_RCC_GetSysClockFreq+0x34>
 8007dbe:	2b04      	cmp	r3, #4
 8007dc0:	d003      	beq.n	8007dca <HAL_RCC_GetSysClockFreq+0x3a>
 8007dc2:	e0db      	b.n	8007f7c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007dc4:	4b73      	ldr	r3, [pc, #460]	; (8007f94 <HAL_RCC_GetSysClockFreq+0x204>)
 8007dc6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8007dc8:	e0db      	b.n	8007f82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007dca:	4b73      	ldr	r3, [pc, #460]	; (8007f98 <HAL_RCC_GetSysClockFreq+0x208>)
 8007dcc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007dce:	e0d8      	b.n	8007f82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007dd0:	4b6f      	ldr	r3, [pc, #444]	; (8007f90 <HAL_RCC_GetSysClockFreq+0x200>)
 8007dd2:	685b      	ldr	r3, [r3, #4]
 8007dd4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007dd8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007dda:	4b6d      	ldr	r3, [pc, #436]	; (8007f90 <HAL_RCC_GetSysClockFreq+0x200>)
 8007ddc:	685b      	ldr	r3, [r3, #4]
 8007dde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d063      	beq.n	8007eae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007de6:	4b6a      	ldr	r3, [pc, #424]	; (8007f90 <HAL_RCC_GetSysClockFreq+0x200>)
 8007de8:	685b      	ldr	r3, [r3, #4]
 8007dea:	099b      	lsrs	r3, r3, #6
 8007dec:	2200      	movs	r2, #0
 8007dee:	63bb      	str	r3, [r7, #56]	; 0x38
 8007df0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8007df2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007df4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007df8:	633b      	str	r3, [r7, #48]	; 0x30
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	637b      	str	r3, [r7, #52]	; 0x34
 8007dfe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007e02:	4622      	mov	r2, r4
 8007e04:	462b      	mov	r3, r5
 8007e06:	f04f 0000 	mov.w	r0, #0
 8007e0a:	f04f 0100 	mov.w	r1, #0
 8007e0e:	0159      	lsls	r1, r3, #5
 8007e10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007e14:	0150      	lsls	r0, r2, #5
 8007e16:	4602      	mov	r2, r0
 8007e18:	460b      	mov	r3, r1
 8007e1a:	4621      	mov	r1, r4
 8007e1c:	1a51      	subs	r1, r2, r1
 8007e1e:	6139      	str	r1, [r7, #16]
 8007e20:	4629      	mov	r1, r5
 8007e22:	eb63 0301 	sbc.w	r3, r3, r1
 8007e26:	617b      	str	r3, [r7, #20]
 8007e28:	f04f 0200 	mov.w	r2, #0
 8007e2c:	f04f 0300 	mov.w	r3, #0
 8007e30:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007e34:	4659      	mov	r1, fp
 8007e36:	018b      	lsls	r3, r1, #6
 8007e38:	4651      	mov	r1, sl
 8007e3a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007e3e:	4651      	mov	r1, sl
 8007e40:	018a      	lsls	r2, r1, #6
 8007e42:	4651      	mov	r1, sl
 8007e44:	ebb2 0801 	subs.w	r8, r2, r1
 8007e48:	4659      	mov	r1, fp
 8007e4a:	eb63 0901 	sbc.w	r9, r3, r1
 8007e4e:	f04f 0200 	mov.w	r2, #0
 8007e52:	f04f 0300 	mov.w	r3, #0
 8007e56:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007e5a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007e5e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007e62:	4690      	mov	r8, r2
 8007e64:	4699      	mov	r9, r3
 8007e66:	4623      	mov	r3, r4
 8007e68:	eb18 0303 	adds.w	r3, r8, r3
 8007e6c:	60bb      	str	r3, [r7, #8]
 8007e6e:	462b      	mov	r3, r5
 8007e70:	eb49 0303 	adc.w	r3, r9, r3
 8007e74:	60fb      	str	r3, [r7, #12]
 8007e76:	f04f 0200 	mov.w	r2, #0
 8007e7a:	f04f 0300 	mov.w	r3, #0
 8007e7e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007e82:	4629      	mov	r1, r5
 8007e84:	024b      	lsls	r3, r1, #9
 8007e86:	4621      	mov	r1, r4
 8007e88:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007e8c:	4621      	mov	r1, r4
 8007e8e:	024a      	lsls	r2, r1, #9
 8007e90:	4610      	mov	r0, r2
 8007e92:	4619      	mov	r1, r3
 8007e94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e96:	2200      	movs	r2, #0
 8007e98:	62bb      	str	r3, [r7, #40]	; 0x28
 8007e9a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007e9c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007ea0:	f7f8 fefa 	bl	8000c98 <__aeabi_uldivmod>
 8007ea4:	4602      	mov	r2, r0
 8007ea6:	460b      	mov	r3, r1
 8007ea8:	4613      	mov	r3, r2
 8007eaa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007eac:	e058      	b.n	8007f60 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007eae:	4b38      	ldr	r3, [pc, #224]	; (8007f90 <HAL_RCC_GetSysClockFreq+0x200>)
 8007eb0:	685b      	ldr	r3, [r3, #4]
 8007eb2:	099b      	lsrs	r3, r3, #6
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	4611      	mov	r1, r2
 8007eba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007ebe:	623b      	str	r3, [r7, #32]
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	627b      	str	r3, [r7, #36]	; 0x24
 8007ec4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007ec8:	4642      	mov	r2, r8
 8007eca:	464b      	mov	r3, r9
 8007ecc:	f04f 0000 	mov.w	r0, #0
 8007ed0:	f04f 0100 	mov.w	r1, #0
 8007ed4:	0159      	lsls	r1, r3, #5
 8007ed6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007eda:	0150      	lsls	r0, r2, #5
 8007edc:	4602      	mov	r2, r0
 8007ede:	460b      	mov	r3, r1
 8007ee0:	4641      	mov	r1, r8
 8007ee2:	ebb2 0a01 	subs.w	sl, r2, r1
 8007ee6:	4649      	mov	r1, r9
 8007ee8:	eb63 0b01 	sbc.w	fp, r3, r1
 8007eec:	f04f 0200 	mov.w	r2, #0
 8007ef0:	f04f 0300 	mov.w	r3, #0
 8007ef4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007ef8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007efc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007f00:	ebb2 040a 	subs.w	r4, r2, sl
 8007f04:	eb63 050b 	sbc.w	r5, r3, fp
 8007f08:	f04f 0200 	mov.w	r2, #0
 8007f0c:	f04f 0300 	mov.w	r3, #0
 8007f10:	00eb      	lsls	r3, r5, #3
 8007f12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007f16:	00e2      	lsls	r2, r4, #3
 8007f18:	4614      	mov	r4, r2
 8007f1a:	461d      	mov	r5, r3
 8007f1c:	4643      	mov	r3, r8
 8007f1e:	18e3      	adds	r3, r4, r3
 8007f20:	603b      	str	r3, [r7, #0]
 8007f22:	464b      	mov	r3, r9
 8007f24:	eb45 0303 	adc.w	r3, r5, r3
 8007f28:	607b      	str	r3, [r7, #4]
 8007f2a:	f04f 0200 	mov.w	r2, #0
 8007f2e:	f04f 0300 	mov.w	r3, #0
 8007f32:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007f36:	4629      	mov	r1, r5
 8007f38:	028b      	lsls	r3, r1, #10
 8007f3a:	4621      	mov	r1, r4
 8007f3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007f40:	4621      	mov	r1, r4
 8007f42:	028a      	lsls	r2, r1, #10
 8007f44:	4610      	mov	r0, r2
 8007f46:	4619      	mov	r1, r3
 8007f48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	61bb      	str	r3, [r7, #24]
 8007f4e:	61fa      	str	r2, [r7, #28]
 8007f50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007f54:	f7f8 fea0 	bl	8000c98 <__aeabi_uldivmod>
 8007f58:	4602      	mov	r2, r0
 8007f5a:	460b      	mov	r3, r1
 8007f5c:	4613      	mov	r3, r2
 8007f5e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007f60:	4b0b      	ldr	r3, [pc, #44]	; (8007f90 <HAL_RCC_GetSysClockFreq+0x200>)
 8007f62:	685b      	ldr	r3, [r3, #4]
 8007f64:	0c1b      	lsrs	r3, r3, #16
 8007f66:	f003 0303 	and.w	r3, r3, #3
 8007f6a:	3301      	adds	r3, #1
 8007f6c:	005b      	lsls	r3, r3, #1
 8007f6e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8007f70:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007f72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007f74:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f78:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007f7a:	e002      	b.n	8007f82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007f7c:	4b05      	ldr	r3, [pc, #20]	; (8007f94 <HAL_RCC_GetSysClockFreq+0x204>)
 8007f7e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007f80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007f82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007f84:	4618      	mov	r0, r3
 8007f86:	3750      	adds	r7, #80	; 0x50
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007f8e:	bf00      	nop
 8007f90:	40023800 	.word	0x40023800
 8007f94:	00f42400 	.word	0x00f42400
 8007f98:	007a1200 	.word	0x007a1200

08007f9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007fa0:	4b03      	ldr	r3, [pc, #12]	; (8007fb0 <HAL_RCC_GetHCLKFreq+0x14>)
 8007fa2:	681b      	ldr	r3, [r3, #0]
}
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fac:	4770      	bx	lr
 8007fae:	bf00      	nop
 8007fb0:	20000008 	.word	0x20000008

08007fb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007fb8:	f7ff fff0 	bl	8007f9c <HAL_RCC_GetHCLKFreq>
 8007fbc:	4602      	mov	r2, r0
 8007fbe:	4b05      	ldr	r3, [pc, #20]	; (8007fd4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007fc0:	689b      	ldr	r3, [r3, #8]
 8007fc2:	0a9b      	lsrs	r3, r3, #10
 8007fc4:	f003 0307 	and.w	r3, r3, #7
 8007fc8:	4903      	ldr	r1, [pc, #12]	; (8007fd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007fca:	5ccb      	ldrb	r3, [r1, r3]
 8007fcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	bd80      	pop	{r7, pc}
 8007fd4:	40023800 	.word	0x40023800
 8007fd8:	08011958 	.word	0x08011958

08007fdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007fe0:	f7ff ffdc 	bl	8007f9c <HAL_RCC_GetHCLKFreq>
 8007fe4:	4602      	mov	r2, r0
 8007fe6:	4b05      	ldr	r3, [pc, #20]	; (8007ffc <HAL_RCC_GetPCLK2Freq+0x20>)
 8007fe8:	689b      	ldr	r3, [r3, #8]
 8007fea:	0b5b      	lsrs	r3, r3, #13
 8007fec:	f003 0307 	and.w	r3, r3, #7
 8007ff0:	4903      	ldr	r1, [pc, #12]	; (8008000 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007ff2:	5ccb      	ldrb	r3, [r1, r3]
 8007ff4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	bd80      	pop	{r7, pc}
 8007ffc:	40023800 	.word	0x40023800
 8008000:	08011958 	.word	0x08011958

08008004 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008004:	b480      	push	{r7}
 8008006:	b083      	sub	sp, #12
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
 800800c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	220f      	movs	r2, #15
 8008012:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008014:	4b12      	ldr	r3, [pc, #72]	; (8008060 <HAL_RCC_GetClockConfig+0x5c>)
 8008016:	689b      	ldr	r3, [r3, #8]
 8008018:	f003 0203 	and.w	r2, r3, #3
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008020:	4b0f      	ldr	r3, [pc, #60]	; (8008060 <HAL_RCC_GetClockConfig+0x5c>)
 8008022:	689b      	ldr	r3, [r3, #8]
 8008024:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800802c:	4b0c      	ldr	r3, [pc, #48]	; (8008060 <HAL_RCC_GetClockConfig+0x5c>)
 800802e:	689b      	ldr	r3, [r3, #8]
 8008030:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8008038:	4b09      	ldr	r3, [pc, #36]	; (8008060 <HAL_RCC_GetClockConfig+0x5c>)
 800803a:	689b      	ldr	r3, [r3, #8]
 800803c:	08db      	lsrs	r3, r3, #3
 800803e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008046:	4b07      	ldr	r3, [pc, #28]	; (8008064 <HAL_RCC_GetClockConfig+0x60>)
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	f003 0207 	and.w	r2, r3, #7
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	601a      	str	r2, [r3, #0]
}
 8008052:	bf00      	nop
 8008054:	370c      	adds	r7, #12
 8008056:	46bd      	mov	sp, r7
 8008058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805c:	4770      	bx	lr
 800805e:	bf00      	nop
 8008060:	40023800 	.word	0x40023800
 8008064:	40023c00 	.word	0x40023c00

08008068 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b086      	sub	sp, #24
 800806c:	af00      	add	r7, sp, #0
 800806e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008070:	2300      	movs	r3, #0
 8008072:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8008074:	2300      	movs	r3, #0
 8008076:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	f003 0301 	and.w	r3, r3, #1
 8008080:	2b00      	cmp	r3, #0
 8008082:	d105      	bne.n	8008090 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800808c:	2b00      	cmp	r3, #0
 800808e:	d038      	beq.n	8008102 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008090:	4b68      	ldr	r3, [pc, #416]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8008092:	2200      	movs	r2, #0
 8008094:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008096:	f7fd fac1 	bl	800561c <HAL_GetTick>
 800809a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800809c:	e008      	b.n	80080b0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800809e:	f7fd fabd 	bl	800561c <HAL_GetTick>
 80080a2:	4602      	mov	r2, r0
 80080a4:	697b      	ldr	r3, [r7, #20]
 80080a6:	1ad3      	subs	r3, r2, r3
 80080a8:	2b02      	cmp	r3, #2
 80080aa:	d901      	bls.n	80080b0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80080ac:	2303      	movs	r3, #3
 80080ae:	e0bd      	b.n	800822c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80080b0:	4b61      	ldr	r3, [pc, #388]	; (8008238 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d1f0      	bne.n	800809e <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	685a      	ldr	r2, [r3, #4]
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	689b      	ldr	r3, [r3, #8]
 80080c4:	019b      	lsls	r3, r3, #6
 80080c6:	431a      	orrs	r2, r3
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	68db      	ldr	r3, [r3, #12]
 80080cc:	071b      	lsls	r3, r3, #28
 80080ce:	495a      	ldr	r1, [pc, #360]	; (8008238 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80080d0:	4313      	orrs	r3, r2
 80080d2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80080d6:	4b57      	ldr	r3, [pc, #348]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80080d8:	2201      	movs	r2, #1
 80080da:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80080dc:	f7fd fa9e 	bl	800561c <HAL_GetTick>
 80080e0:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80080e2:	e008      	b.n	80080f6 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80080e4:	f7fd fa9a 	bl	800561c <HAL_GetTick>
 80080e8:	4602      	mov	r2, r0
 80080ea:	697b      	ldr	r3, [r7, #20]
 80080ec:	1ad3      	subs	r3, r2, r3
 80080ee:	2b02      	cmp	r3, #2
 80080f0:	d901      	bls.n	80080f6 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80080f2:	2303      	movs	r3, #3
 80080f4:	e09a      	b.n	800822c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80080f6:	4b50      	ldr	r3, [pc, #320]	; (8008238 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d0f0      	beq.n	80080e4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	f003 0302 	and.w	r3, r3, #2
 800810a:	2b00      	cmp	r3, #0
 800810c:	f000 8083 	beq.w	8008216 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008110:	2300      	movs	r3, #0
 8008112:	60fb      	str	r3, [r7, #12]
 8008114:	4b48      	ldr	r3, [pc, #288]	; (8008238 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008118:	4a47      	ldr	r2, [pc, #284]	; (8008238 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800811a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800811e:	6413      	str	r3, [r2, #64]	; 0x40
 8008120:	4b45      	ldr	r3, [pc, #276]	; (8008238 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008124:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008128:	60fb      	str	r3, [r7, #12]
 800812a:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800812c:	4b43      	ldr	r3, [pc, #268]	; (800823c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	4a42      	ldr	r2, [pc, #264]	; (800823c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008132:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008136:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008138:	f7fd fa70 	bl	800561c <HAL_GetTick>
 800813c:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800813e:	e008      	b.n	8008152 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8008140:	f7fd fa6c 	bl	800561c <HAL_GetTick>
 8008144:	4602      	mov	r2, r0
 8008146:	697b      	ldr	r3, [r7, #20]
 8008148:	1ad3      	subs	r3, r2, r3
 800814a:	2b02      	cmp	r3, #2
 800814c:	d901      	bls.n	8008152 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 800814e:	2303      	movs	r3, #3
 8008150:	e06c      	b.n	800822c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008152:	4b3a      	ldr	r3, [pc, #232]	; (800823c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800815a:	2b00      	cmp	r3, #0
 800815c:	d0f0      	beq.n	8008140 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800815e:	4b36      	ldr	r3, [pc, #216]	; (8008238 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008160:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008162:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008166:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008168:	693b      	ldr	r3, [r7, #16]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d02f      	beq.n	80081ce <HAL_RCCEx_PeriphCLKConfig+0x166>
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	691b      	ldr	r3, [r3, #16]
 8008172:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008176:	693a      	ldr	r2, [r7, #16]
 8008178:	429a      	cmp	r2, r3
 800817a:	d028      	beq.n	80081ce <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800817c:	4b2e      	ldr	r3, [pc, #184]	; (8008238 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800817e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008180:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008184:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008186:	4b2e      	ldr	r3, [pc, #184]	; (8008240 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008188:	2201      	movs	r2, #1
 800818a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800818c:	4b2c      	ldr	r3, [pc, #176]	; (8008240 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800818e:	2200      	movs	r2, #0
 8008190:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8008192:	4a29      	ldr	r2, [pc, #164]	; (8008238 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008194:	693b      	ldr	r3, [r7, #16]
 8008196:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008198:	4b27      	ldr	r3, [pc, #156]	; (8008238 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800819a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800819c:	f003 0301 	and.w	r3, r3, #1
 80081a0:	2b01      	cmp	r3, #1
 80081a2:	d114      	bne.n	80081ce <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80081a4:	f7fd fa3a 	bl	800561c <HAL_GetTick>
 80081a8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80081aa:	e00a      	b.n	80081c2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80081ac:	f7fd fa36 	bl	800561c <HAL_GetTick>
 80081b0:	4602      	mov	r2, r0
 80081b2:	697b      	ldr	r3, [r7, #20]
 80081b4:	1ad3      	subs	r3, r2, r3
 80081b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d901      	bls.n	80081c2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80081be:	2303      	movs	r3, #3
 80081c0:	e034      	b.n	800822c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80081c2:	4b1d      	ldr	r3, [pc, #116]	; (8008238 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80081c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081c6:	f003 0302 	and.w	r3, r3, #2
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d0ee      	beq.n	80081ac <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	691b      	ldr	r3, [r3, #16]
 80081d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80081d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80081da:	d10d      	bne.n	80081f8 <HAL_RCCEx_PeriphCLKConfig+0x190>
 80081dc:	4b16      	ldr	r3, [pc, #88]	; (8008238 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80081de:	689b      	ldr	r3, [r3, #8]
 80081e0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	691b      	ldr	r3, [r3, #16]
 80081e8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80081ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80081f0:	4911      	ldr	r1, [pc, #68]	; (8008238 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80081f2:	4313      	orrs	r3, r2
 80081f4:	608b      	str	r3, [r1, #8]
 80081f6:	e005      	b.n	8008204 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80081f8:	4b0f      	ldr	r3, [pc, #60]	; (8008238 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80081fa:	689b      	ldr	r3, [r3, #8]
 80081fc:	4a0e      	ldr	r2, [pc, #56]	; (8008238 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80081fe:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8008202:	6093      	str	r3, [r2, #8]
 8008204:	4b0c      	ldr	r3, [pc, #48]	; (8008238 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008206:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	691b      	ldr	r3, [r3, #16]
 800820c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008210:	4909      	ldr	r1, [pc, #36]	; (8008238 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008212:	4313      	orrs	r3, r2
 8008214:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	f003 0308 	and.w	r3, r3, #8
 800821e:	2b00      	cmp	r3, #0
 8008220:	d003      	beq.n	800822a <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	7d1a      	ldrb	r2, [r3, #20]
 8008226:	4b07      	ldr	r3, [pc, #28]	; (8008244 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8008228:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800822a:	2300      	movs	r3, #0
}
 800822c:	4618      	mov	r0, r3
 800822e:	3718      	adds	r7, #24
 8008230:	46bd      	mov	sp, r7
 8008232:	bd80      	pop	{r7, pc}
 8008234:	42470068 	.word	0x42470068
 8008238:	40023800 	.word	0x40023800
 800823c:	40007000 	.word	0x40007000
 8008240:	42470e40 	.word	0x42470e40
 8008244:	424711e0 	.word	0x424711e0

08008248 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b084      	sub	sp, #16
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008250:	2301      	movs	r3, #1
 8008252:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d101      	bne.n	800825e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800825a:	2301      	movs	r3, #1
 800825c:	e066      	b.n	800832c <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	7f5b      	ldrb	r3, [r3, #29]
 8008262:	b2db      	uxtb	r3, r3
 8008264:	2b00      	cmp	r3, #0
 8008266:	d105      	bne.n	8008274 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2200      	movs	r2, #0
 800826c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800826e:	6878      	ldr	r0, [r7, #4]
 8008270:	f7fc fe6e 	bl	8004f50 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2202      	movs	r2, #2
 8008278:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	22ca      	movs	r2, #202	; 0xca
 8008280:	625a      	str	r2, [r3, #36]	; 0x24
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	2253      	movs	r2, #83	; 0x53
 8008288:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f000 fb6f 	bl	800896e <RTC_EnterInitMode>
 8008290:	4603      	mov	r3, r0
 8008292:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8008294:	7bfb      	ldrb	r3, [r7, #15]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d12c      	bne.n	80082f4 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	689b      	ldr	r3, [r3, #8]
 80082a0:	687a      	ldr	r2, [r7, #4]
 80082a2:	6812      	ldr	r2, [r2, #0]
 80082a4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80082a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80082ac:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	6899      	ldr	r1, [r3, #8]
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	685a      	ldr	r2, [r3, #4]
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	691b      	ldr	r3, [r3, #16]
 80082bc:	431a      	orrs	r2, r3
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	695b      	ldr	r3, [r3, #20]
 80082c2:	431a      	orrs	r2, r3
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	430a      	orrs	r2, r1
 80082ca:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	687a      	ldr	r2, [r7, #4]
 80082d2:	68d2      	ldr	r2, [r2, #12]
 80082d4:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	6919      	ldr	r1, [r3, #16]
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	689b      	ldr	r3, [r3, #8]
 80082e0:	041a      	lsls	r2, r3, #16
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	430a      	orrs	r2, r1
 80082e8:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80082ea:	6878      	ldr	r0, [r7, #4]
 80082ec:	f000 fb76 	bl	80089dc <RTC_ExitInitMode>
 80082f0:	4603      	mov	r3, r0
 80082f2:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80082f4:	7bfb      	ldrb	r3, [r7, #15]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d113      	bne.n	8008322 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008308:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	699a      	ldr	r2, [r3, #24]
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	430a      	orrs	r2, r1
 800831a:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	2201      	movs	r2, #1
 8008320:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	22ff      	movs	r2, #255	; 0xff
 8008328:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 800832a:	7bfb      	ldrb	r3, [r7, #15]
}
 800832c:	4618      	mov	r0, r3
 800832e:	3710      	adds	r7, #16
 8008330:	46bd      	mov	sp, r7
 8008332:	bd80      	pop	{r7, pc}

08008334 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008334:	b590      	push	{r4, r7, lr}
 8008336:	b087      	sub	sp, #28
 8008338:	af00      	add	r7, sp, #0
 800833a:	60f8      	str	r0, [r7, #12]
 800833c:	60b9      	str	r1, [r7, #8]
 800833e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8008340:	2300      	movs	r3, #0
 8008342:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	7f1b      	ldrb	r3, [r3, #28]
 8008348:	2b01      	cmp	r3, #1
 800834a:	d101      	bne.n	8008350 <HAL_RTC_SetTime+0x1c>
 800834c:	2302      	movs	r3, #2
 800834e:	e087      	b.n	8008460 <HAL_RTC_SetTime+0x12c>
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	2201      	movs	r2, #1
 8008354:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2202      	movs	r2, #2
 800835a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d126      	bne.n	80083b0 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	689b      	ldr	r3, [r3, #8]
 8008368:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800836c:	2b00      	cmp	r3, #0
 800836e:	d102      	bne.n	8008376 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8008370:	68bb      	ldr	r3, [r7, #8]
 8008372:	2200      	movs	r2, #0
 8008374:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008376:	68bb      	ldr	r3, [r7, #8]
 8008378:	781b      	ldrb	r3, [r3, #0]
 800837a:	4618      	mov	r0, r3
 800837c:	f000 fb53 	bl	8008a26 <RTC_ByteToBcd2>
 8008380:	4603      	mov	r3, r0
 8008382:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	785b      	ldrb	r3, [r3, #1]
 8008388:	4618      	mov	r0, r3
 800838a:	f000 fb4c 	bl	8008a26 <RTC_ByteToBcd2>
 800838e:	4603      	mov	r3, r0
 8008390:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008392:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	789b      	ldrb	r3, [r3, #2]
 8008398:	4618      	mov	r0, r3
 800839a:	f000 fb44 	bl	8008a26 <RTC_ByteToBcd2>
 800839e:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80083a0:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80083a4:	68bb      	ldr	r3, [r7, #8]
 80083a6:	78db      	ldrb	r3, [r3, #3]
 80083a8:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80083aa:	4313      	orrs	r3, r2
 80083ac:	617b      	str	r3, [r7, #20]
 80083ae:	e018      	b.n	80083e2 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	689b      	ldr	r3, [r3, #8]
 80083b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d102      	bne.n	80083c4 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80083be:	68bb      	ldr	r3, [r7, #8]
 80083c0:	2200      	movs	r2, #0
 80083c2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80083c4:	68bb      	ldr	r3, [r7, #8]
 80083c6:	781b      	ldrb	r3, [r3, #0]
 80083c8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80083ca:	68bb      	ldr	r3, [r7, #8]
 80083cc:	785b      	ldrb	r3, [r3, #1]
 80083ce:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80083d0:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80083d2:	68ba      	ldr	r2, [r7, #8]
 80083d4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80083d6:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80083d8:	68bb      	ldr	r3, [r7, #8]
 80083da:	78db      	ldrb	r3, [r3, #3]
 80083dc:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80083de:	4313      	orrs	r3, r2
 80083e0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	22ca      	movs	r2, #202	; 0xca
 80083e8:	625a      	str	r2, [r3, #36]	; 0x24
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	2253      	movs	r2, #83	; 0x53
 80083f0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80083f2:	68f8      	ldr	r0, [r7, #12]
 80083f4:	f000 fabb 	bl	800896e <RTC_EnterInitMode>
 80083f8:	4603      	mov	r3, r0
 80083fa:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80083fc:	7cfb      	ldrb	r3, [r7, #19]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d120      	bne.n	8008444 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	681a      	ldr	r2, [r3, #0]
 8008406:	697b      	ldr	r3, [r7, #20]
 8008408:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800840c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8008410:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	689a      	ldr	r2, [r3, #8]
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008420:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	6899      	ldr	r1, [r3, #8]
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	68da      	ldr	r2, [r3, #12]
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	691b      	ldr	r3, [r3, #16]
 8008430:	431a      	orrs	r2, r3
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	430a      	orrs	r2, r1
 8008438:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800843a:	68f8      	ldr	r0, [r7, #12]
 800843c:	f000 face 	bl	80089dc <RTC_ExitInitMode>
 8008440:	4603      	mov	r3, r0
 8008442:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8008444:	7cfb      	ldrb	r3, [r7, #19]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d102      	bne.n	8008450 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	2201      	movs	r2, #1
 800844e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	22ff      	movs	r2, #255	; 0xff
 8008456:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	2200      	movs	r2, #0
 800845c:	771a      	strb	r2, [r3, #28]

  return status;
 800845e:	7cfb      	ldrb	r3, [r7, #19]
}
 8008460:	4618      	mov	r0, r3
 8008462:	371c      	adds	r7, #28
 8008464:	46bd      	mov	sp, r7
 8008466:	bd90      	pop	{r4, r7, pc}

08008468 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b086      	sub	sp, #24
 800846c:	af00      	add	r7, sp, #0
 800846e:	60f8      	str	r0, [r7, #12]
 8008470:	60b9      	str	r1, [r7, #8]
 8008472:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8008474:	2300      	movs	r3, #0
 8008476:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	691b      	ldr	r3, [r3, #16]
 8008488:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800848c:	68bb      	ldr	r3, [r7, #8]
 800848e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800849a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800849e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80084a0:	697b      	ldr	r3, [r7, #20]
 80084a2:	0c1b      	lsrs	r3, r3, #16
 80084a4:	b2db      	uxtb	r3, r3
 80084a6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80084aa:	b2da      	uxtb	r2, r3
 80084ac:	68bb      	ldr	r3, [r7, #8]
 80084ae:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80084b0:	697b      	ldr	r3, [r7, #20]
 80084b2:	0a1b      	lsrs	r3, r3, #8
 80084b4:	b2db      	uxtb	r3, r3
 80084b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80084ba:	b2da      	uxtb	r2, r3
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80084c0:	697b      	ldr	r3, [r7, #20]
 80084c2:	b2db      	uxtb	r3, r3
 80084c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80084c8:	b2da      	uxtb	r2, r3
 80084ca:	68bb      	ldr	r3, [r7, #8]
 80084cc:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80084ce:	697b      	ldr	r3, [r7, #20]
 80084d0:	0d9b      	lsrs	r3, r3, #22
 80084d2:	b2db      	uxtb	r3, r3
 80084d4:	f003 0301 	and.w	r3, r3, #1
 80084d8:	b2da      	uxtb	r2, r3
 80084da:	68bb      	ldr	r3, [r7, #8]
 80084dc:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d11a      	bne.n	800851a <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80084e4:	68bb      	ldr	r3, [r7, #8]
 80084e6:	781b      	ldrb	r3, [r3, #0]
 80084e8:	4618      	mov	r0, r3
 80084ea:	f000 fab9 	bl	8008a60 <RTC_Bcd2ToByte>
 80084ee:	4603      	mov	r3, r0
 80084f0:	461a      	mov	r2, r3
 80084f2:	68bb      	ldr	r3, [r7, #8]
 80084f4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80084f6:	68bb      	ldr	r3, [r7, #8]
 80084f8:	785b      	ldrb	r3, [r3, #1]
 80084fa:	4618      	mov	r0, r3
 80084fc:	f000 fab0 	bl	8008a60 <RTC_Bcd2ToByte>
 8008500:	4603      	mov	r3, r0
 8008502:	461a      	mov	r2, r3
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8008508:	68bb      	ldr	r3, [r7, #8]
 800850a:	789b      	ldrb	r3, [r3, #2]
 800850c:	4618      	mov	r0, r3
 800850e:	f000 faa7 	bl	8008a60 <RTC_Bcd2ToByte>
 8008512:	4603      	mov	r3, r0
 8008514:	461a      	mov	r2, r3
 8008516:	68bb      	ldr	r3, [r7, #8]
 8008518:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800851a:	2300      	movs	r3, #0
}
 800851c:	4618      	mov	r0, r3
 800851e:	3718      	adds	r7, #24
 8008520:	46bd      	mov	sp, r7
 8008522:	bd80      	pop	{r7, pc}

08008524 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008524:	b590      	push	{r4, r7, lr}
 8008526:	b087      	sub	sp, #28
 8008528:	af00      	add	r7, sp, #0
 800852a:	60f8      	str	r0, [r7, #12]
 800852c:	60b9      	str	r1, [r7, #8]
 800852e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8008530:	2300      	movs	r3, #0
 8008532:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	7f1b      	ldrb	r3, [r3, #28]
 8008538:	2b01      	cmp	r3, #1
 800853a:	d101      	bne.n	8008540 <HAL_RTC_SetDate+0x1c>
 800853c:	2302      	movs	r3, #2
 800853e:	e071      	b.n	8008624 <HAL_RTC_SetDate+0x100>
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	2201      	movs	r2, #1
 8008544:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	2202      	movs	r2, #2
 800854a:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d10e      	bne.n	8008570 <HAL_RTC_SetDate+0x4c>
 8008552:	68bb      	ldr	r3, [r7, #8]
 8008554:	785b      	ldrb	r3, [r3, #1]
 8008556:	f003 0310 	and.w	r3, r3, #16
 800855a:	2b00      	cmp	r3, #0
 800855c:	d008      	beq.n	8008570 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800855e:	68bb      	ldr	r3, [r7, #8]
 8008560:	785b      	ldrb	r3, [r3, #1]
 8008562:	f023 0310 	bic.w	r3, r3, #16
 8008566:	b2db      	uxtb	r3, r3
 8008568:	330a      	adds	r3, #10
 800856a:	b2da      	uxtb	r2, r3
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d11c      	bne.n	80085b0 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	78db      	ldrb	r3, [r3, #3]
 800857a:	4618      	mov	r0, r3
 800857c:	f000 fa53 	bl	8008a26 <RTC_ByteToBcd2>
 8008580:	4603      	mov	r3, r0
 8008582:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8008584:	68bb      	ldr	r3, [r7, #8]
 8008586:	785b      	ldrb	r3, [r3, #1]
 8008588:	4618      	mov	r0, r3
 800858a:	f000 fa4c 	bl	8008a26 <RTC_ByteToBcd2>
 800858e:	4603      	mov	r3, r0
 8008590:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008592:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	789b      	ldrb	r3, [r3, #2]
 8008598:	4618      	mov	r0, r3
 800859a:	f000 fa44 	bl	8008a26 <RTC_ByteToBcd2>
 800859e:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80085a0:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	781b      	ldrb	r3, [r3, #0]
 80085a8:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80085aa:	4313      	orrs	r3, r2
 80085ac:	617b      	str	r3, [r7, #20]
 80085ae:	e00e      	b.n	80085ce <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	78db      	ldrb	r3, [r3, #3]
 80085b4:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80085b6:	68bb      	ldr	r3, [r7, #8]
 80085b8:	785b      	ldrb	r3, [r3, #1]
 80085ba:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80085bc:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80085be:	68ba      	ldr	r2, [r7, #8]
 80085c0:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80085c2:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	781b      	ldrb	r3, [r3, #0]
 80085c8:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80085ca:	4313      	orrs	r3, r2
 80085cc:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	22ca      	movs	r2, #202	; 0xca
 80085d4:	625a      	str	r2, [r3, #36]	; 0x24
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	2253      	movs	r2, #83	; 0x53
 80085dc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80085de:	68f8      	ldr	r0, [r7, #12]
 80085e0:	f000 f9c5 	bl	800896e <RTC_EnterInitMode>
 80085e4:	4603      	mov	r3, r0
 80085e6:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80085e8:	7cfb      	ldrb	r3, [r7, #19]
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d10c      	bne.n	8008608 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	681a      	ldr	r2, [r3, #0]
 80085f2:	697b      	ldr	r3, [r7, #20]
 80085f4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80085f8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80085fc:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80085fe:	68f8      	ldr	r0, [r7, #12]
 8008600:	f000 f9ec 	bl	80089dc <RTC_ExitInitMode>
 8008604:	4603      	mov	r3, r0
 8008606:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8008608:	7cfb      	ldrb	r3, [r7, #19]
 800860a:	2b00      	cmp	r3, #0
 800860c:	d102      	bne.n	8008614 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	2201      	movs	r2, #1
 8008612:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	22ff      	movs	r2, #255	; 0xff
 800861a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	2200      	movs	r2, #0
 8008620:	771a      	strb	r2, [r3, #28]

  return status;
 8008622:	7cfb      	ldrb	r3, [r7, #19]
}
 8008624:	4618      	mov	r0, r3
 8008626:	371c      	adds	r7, #28
 8008628:	46bd      	mov	sp, r7
 800862a:	bd90      	pop	{r4, r7, pc}

0800862c <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b086      	sub	sp, #24
 8008630:	af00      	add	r7, sp, #0
 8008632:	60f8      	str	r0, [r7, #12]
 8008634:	60b9      	str	r1, [r7, #8]
 8008636:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8008638:	2300      	movs	r3, #0
 800863a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	685b      	ldr	r3, [r3, #4]
 8008642:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008646:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800864a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800864c:	697b      	ldr	r3, [r7, #20]
 800864e:	0c1b      	lsrs	r3, r3, #16
 8008650:	b2da      	uxtb	r2, r3
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8008656:	697b      	ldr	r3, [r7, #20]
 8008658:	0a1b      	lsrs	r3, r3, #8
 800865a:	b2db      	uxtb	r3, r3
 800865c:	f003 031f 	and.w	r3, r3, #31
 8008660:	b2da      	uxtb	r2, r3
 8008662:	68bb      	ldr	r3, [r7, #8]
 8008664:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8008666:	697b      	ldr	r3, [r7, #20]
 8008668:	b2db      	uxtb	r3, r3
 800866a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800866e:	b2da      	uxtb	r2, r3
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8008674:	697b      	ldr	r3, [r7, #20]
 8008676:	0b5b      	lsrs	r3, r3, #13
 8008678:	b2db      	uxtb	r3, r3
 800867a:	f003 0307 	and.w	r3, r3, #7
 800867e:	b2da      	uxtb	r2, r3
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d11a      	bne.n	80086c0 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800868a:	68bb      	ldr	r3, [r7, #8]
 800868c:	78db      	ldrb	r3, [r3, #3]
 800868e:	4618      	mov	r0, r3
 8008690:	f000 f9e6 	bl	8008a60 <RTC_Bcd2ToByte>
 8008694:	4603      	mov	r3, r0
 8008696:	461a      	mov	r2, r3
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800869c:	68bb      	ldr	r3, [r7, #8]
 800869e:	785b      	ldrb	r3, [r3, #1]
 80086a0:	4618      	mov	r0, r3
 80086a2:	f000 f9dd 	bl	8008a60 <RTC_Bcd2ToByte>
 80086a6:	4603      	mov	r3, r0
 80086a8:	461a      	mov	r2, r3
 80086aa:	68bb      	ldr	r3, [r7, #8]
 80086ac:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	789b      	ldrb	r3, [r3, #2]
 80086b2:	4618      	mov	r0, r3
 80086b4:	f000 f9d4 	bl	8008a60 <RTC_Bcd2ToByte>
 80086b8:	4603      	mov	r3, r0
 80086ba:	461a      	mov	r2, r3
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80086c0:	2300      	movs	r3, #0
}
 80086c2:	4618      	mov	r0, r3
 80086c4:	3718      	adds	r7, #24
 80086c6:	46bd      	mov	sp, r7
 80086c8:	bd80      	pop	{r7, pc}

080086ca <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80086ca:	b590      	push	{r4, r7, lr}
 80086cc:	b089      	sub	sp, #36	; 0x24
 80086ce:	af00      	add	r7, sp, #0
 80086d0:	60f8      	str	r0, [r7, #12]
 80086d2:	60b9      	str	r1, [r7, #8]
 80086d4:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 80086d6:	2300      	movs	r3, #0
 80086d8:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 80086da:	2300      	movs	r3, #0
 80086dc:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 80086de:	2300      	movs	r3, #0
 80086e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	7f1b      	ldrb	r3, [r3, #28]
 80086e6:	2b01      	cmp	r3, #1
 80086e8:	d101      	bne.n	80086ee <HAL_RTC_SetAlarm+0x24>
 80086ea:	2302      	movs	r3, #2
 80086ec:	e113      	b.n	8008916 <HAL_RTC_SetAlarm+0x24c>
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	2201      	movs	r2, #1
 80086f2:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	2202      	movs	r2, #2
 80086f8:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d137      	bne.n	8008770 <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	689b      	ldr	r3, [r3, #8]
 8008706:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800870a:	2b00      	cmp	r3, #0
 800870c:	d102      	bne.n	8008714 <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800870e:	68bb      	ldr	r3, [r7, #8]
 8008710:	2200      	movs	r2, #0
 8008712:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8008714:	68bb      	ldr	r3, [r7, #8]
 8008716:	781b      	ldrb	r3, [r3, #0]
 8008718:	4618      	mov	r0, r3
 800871a:	f000 f984 	bl	8008a26 <RTC_ByteToBcd2>
 800871e:	4603      	mov	r3, r0
 8008720:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	785b      	ldrb	r3, [r3, #1]
 8008726:	4618      	mov	r0, r3
 8008728:	f000 f97d 	bl	8008a26 <RTC_ByteToBcd2>
 800872c:	4603      	mov	r3, r0
 800872e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8008730:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8008732:	68bb      	ldr	r3, [r7, #8]
 8008734:	789b      	ldrb	r3, [r3, #2]
 8008736:	4618      	mov	r0, r3
 8008738:	f000 f975 	bl	8008a26 <RTC_ByteToBcd2>
 800873c:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800873e:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 8008742:	68bb      	ldr	r3, [r7, #8]
 8008744:	78db      	ldrb	r3, [r3, #3]
 8008746:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8008748:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008752:	4618      	mov	r0, r3
 8008754:	f000 f967 	bl	8008a26 <RTC_ByteToBcd2>
 8008758:	4603      	mov	r3, r0
 800875a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 800875c:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8008760:	68bb      	ldr	r3, [r7, #8]
 8008762:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8008764:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8008766:	68bb      	ldr	r3, [r7, #8]
 8008768:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800876a:	4313      	orrs	r3, r2
 800876c:	61fb      	str	r3, [r7, #28]
 800876e:	e023      	b.n	80087b8 <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	689b      	ldr	r3, [r3, #8]
 8008776:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800877a:	2b00      	cmp	r3, #0
 800877c:	d102      	bne.n	8008784 <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800877e:	68bb      	ldr	r3, [r7, #8]
 8008780:	2200      	movs	r2, #0
 8008782:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8008784:	68bb      	ldr	r3, [r7, #8]
 8008786:	781b      	ldrb	r3, [r3, #0]
 8008788:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800878a:	68bb      	ldr	r3, [r7, #8]
 800878c:	785b      	ldrb	r3, [r3, #1]
 800878e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8008790:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8008792:	68ba      	ldr	r2, [r7, #8]
 8008794:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8008796:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	78db      	ldrb	r3, [r3, #3]
 800879c:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800879e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80087a6:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 80087a8:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 80087aa:	68bb      	ldr	r3, [r7, #8]
 80087ac:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80087ae:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80087b4:	4313      	orrs	r3, r2
 80087b6:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80087b8:	68bb      	ldr	r3, [r7, #8]
 80087ba:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80087c0:	4313      	orrs	r3, r2
 80087c2:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	22ca      	movs	r2, #202	; 0xca
 80087ca:	625a      	str	r2, [r3, #36]	; 0x24
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	2253      	movs	r2, #83	; 0x53
 80087d2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80087d4:	68bb      	ldr	r3, [r7, #8]
 80087d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80087dc:	d148      	bne.n	8008870 <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	689a      	ldr	r2, [r3, #8]
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80087ec:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	689a      	ldr	r2, [r3, #8]
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80087fc:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	68db      	ldr	r3, [r3, #12]
 8008804:	b2da      	uxtb	r2, r3
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800880e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008810:	f7fc ff04 	bl	800561c <HAL_GetTick>
 8008814:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8008816:	e013      	b.n	8008840 <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008818:	f7fc ff00 	bl	800561c <HAL_GetTick>
 800881c:	4602      	mov	r2, r0
 800881e:	69bb      	ldr	r3, [r7, #24]
 8008820:	1ad3      	subs	r3, r2, r3
 8008822:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008826:	d90b      	bls.n	8008840 <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	22ff      	movs	r2, #255	; 0xff
 800882e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	2203      	movs	r2, #3
 8008834:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	2200      	movs	r2, #0
 800883a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800883c:	2303      	movs	r3, #3
 800883e:	e06a      	b.n	8008916 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	68db      	ldr	r3, [r3, #12]
 8008846:	f003 0301 	and.w	r3, r3, #1
 800884a:	2b00      	cmp	r3, #0
 800884c:	d0e4      	beq.n	8008818 <HAL_RTC_SetAlarm+0x14e>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	69fa      	ldr	r2, [r7, #28]
 8008854:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	697a      	ldr	r2, [r7, #20]
 800885c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	689a      	ldr	r2, [r3, #8]
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800886c:	609a      	str	r2, [r3, #8]
 800886e:	e047      	b.n	8008900 <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	689a      	ldr	r2, [r3, #8]
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800887e:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	689a      	ldr	r2, [r3, #8]
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800888e:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	68db      	ldr	r3, [r3, #12]
 8008896:	b2da      	uxtb	r2, r3
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	f462 7220 	orn	r2, r2, #640	; 0x280
 80088a0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80088a2:	f7fc febb 	bl	800561c <HAL_GetTick>
 80088a6:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80088a8:	e013      	b.n	80088d2 <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80088aa:	f7fc feb7 	bl	800561c <HAL_GetTick>
 80088ae:	4602      	mov	r2, r0
 80088b0:	69bb      	ldr	r3, [r7, #24]
 80088b2:	1ad3      	subs	r3, r2, r3
 80088b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80088b8:	d90b      	bls.n	80088d2 <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	22ff      	movs	r2, #255	; 0xff
 80088c0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	2203      	movs	r2, #3
 80088c6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	2200      	movs	r2, #0
 80088cc:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80088ce:	2303      	movs	r3, #3
 80088d0:	e021      	b.n	8008916 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	68db      	ldr	r3, [r3, #12]
 80088d8:	f003 0302 	and.w	r3, r3, #2
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d0e4      	beq.n	80088aa <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	69fa      	ldr	r2, [r7, #28]
 80088e6:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	697a      	ldr	r2, [r7, #20]
 80088ee:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	689a      	ldr	r2, [r3, #8]
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80088fe:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	22ff      	movs	r2, #255	; 0xff
 8008906:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	2201      	movs	r2, #1
 800890c:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	2200      	movs	r2, #0
 8008912:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8008914:	2300      	movs	r3, #0
}
 8008916:	4618      	mov	r0, r3
 8008918:	3724      	adds	r7, #36	; 0x24
 800891a:	46bd      	mov	sp, r7
 800891c:	bd90      	pop	{r4, r7, pc}

0800891e <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800891e:	b580      	push	{r7, lr}
 8008920:	b084      	sub	sp, #16
 8008922:	af00      	add	r7, sp, #0
 8008924:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008926:	2300      	movs	r3, #0
 8008928:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	68da      	ldr	r2, [r3, #12]
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008938:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800893a:	f7fc fe6f 	bl	800561c <HAL_GetTick>
 800893e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008940:	e009      	b.n	8008956 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008942:	f7fc fe6b 	bl	800561c <HAL_GetTick>
 8008946:	4602      	mov	r2, r0
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	1ad3      	subs	r3, r2, r3
 800894c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008950:	d901      	bls.n	8008956 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8008952:	2303      	movs	r3, #3
 8008954:	e007      	b.n	8008966 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	68db      	ldr	r3, [r3, #12]
 800895c:	f003 0320 	and.w	r3, r3, #32
 8008960:	2b00      	cmp	r3, #0
 8008962:	d0ee      	beq.n	8008942 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8008964:	2300      	movs	r3, #0
}
 8008966:	4618      	mov	r0, r3
 8008968:	3710      	adds	r7, #16
 800896a:	46bd      	mov	sp, r7
 800896c:	bd80      	pop	{r7, pc}

0800896e <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800896e:	b580      	push	{r7, lr}
 8008970:	b084      	sub	sp, #16
 8008972:	af00      	add	r7, sp, #0
 8008974:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008976:	2300      	movs	r3, #0
 8008978:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800897a:	2300      	movs	r3, #0
 800897c:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	68db      	ldr	r3, [r3, #12]
 8008984:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008988:	2b00      	cmp	r3, #0
 800898a:	d122      	bne.n	80089d2 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	68da      	ldr	r2, [r3, #12]
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800899a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800899c:	f7fc fe3e 	bl	800561c <HAL_GetTick>
 80089a0:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80089a2:	e00c      	b.n	80089be <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80089a4:	f7fc fe3a 	bl	800561c <HAL_GetTick>
 80089a8:	4602      	mov	r2, r0
 80089aa:	68bb      	ldr	r3, [r7, #8]
 80089ac:	1ad3      	subs	r3, r2, r3
 80089ae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80089b2:	d904      	bls.n	80089be <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2204      	movs	r2, #4
 80089b8:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80089ba:	2301      	movs	r3, #1
 80089bc:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	68db      	ldr	r3, [r3, #12]
 80089c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d102      	bne.n	80089d2 <RTC_EnterInitMode+0x64>
 80089cc:	7bfb      	ldrb	r3, [r7, #15]
 80089ce:	2b01      	cmp	r3, #1
 80089d0:	d1e8      	bne.n	80089a4 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80089d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80089d4:	4618      	mov	r0, r3
 80089d6:	3710      	adds	r7, #16
 80089d8:	46bd      	mov	sp, r7
 80089da:	bd80      	pop	{r7, pc}

080089dc <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80089dc:	b580      	push	{r7, lr}
 80089de:	b084      	sub	sp, #16
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80089e4:	2300      	movs	r3, #0
 80089e6:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	68da      	ldr	r2, [r3, #12]
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80089f6:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	689b      	ldr	r3, [r3, #8]
 80089fe:	f003 0320 	and.w	r3, r3, #32
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d10a      	bne.n	8008a1c <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008a06:	6878      	ldr	r0, [r7, #4]
 8008a08:	f7ff ff89 	bl	800891e <HAL_RTC_WaitForSynchro>
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d004      	beq.n	8008a1c <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	2204      	movs	r2, #4
 8008a16:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8008a18:	2301      	movs	r3, #1
 8008a1a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8008a1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a1e:	4618      	mov	r0, r3
 8008a20:	3710      	adds	r7, #16
 8008a22:	46bd      	mov	sp, r7
 8008a24:	bd80      	pop	{r7, pc}

08008a26 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8008a26:	b480      	push	{r7}
 8008a28:	b085      	sub	sp, #20
 8008a2a:	af00      	add	r7, sp, #0
 8008a2c:	4603      	mov	r3, r0
 8008a2e:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8008a30:	2300      	movs	r3, #0
 8008a32:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8008a34:	e005      	b.n	8008a42 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8008a36:	7bfb      	ldrb	r3, [r7, #15]
 8008a38:	3301      	adds	r3, #1
 8008a3a:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8008a3c:	79fb      	ldrb	r3, [r7, #7]
 8008a3e:	3b0a      	subs	r3, #10
 8008a40:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8008a42:	79fb      	ldrb	r3, [r7, #7]
 8008a44:	2b09      	cmp	r3, #9
 8008a46:	d8f6      	bhi.n	8008a36 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8008a48:	7bfb      	ldrb	r3, [r7, #15]
 8008a4a:	011b      	lsls	r3, r3, #4
 8008a4c:	b2da      	uxtb	r2, r3
 8008a4e:	79fb      	ldrb	r3, [r7, #7]
 8008a50:	4313      	orrs	r3, r2
 8008a52:	b2db      	uxtb	r3, r3
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	3714      	adds	r7, #20
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5e:	4770      	bx	lr

08008a60 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8008a60:	b480      	push	{r7}
 8008a62:	b085      	sub	sp, #20
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	4603      	mov	r3, r0
 8008a68:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8008a6e:	79fb      	ldrb	r3, [r7, #7]
 8008a70:	091b      	lsrs	r3, r3, #4
 8008a72:	b2db      	uxtb	r3, r3
 8008a74:	461a      	mov	r2, r3
 8008a76:	0092      	lsls	r2, r2, #2
 8008a78:	4413      	add	r3, r2
 8008a7a:	005b      	lsls	r3, r3, #1
 8008a7c:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8008a7e:	79fb      	ldrb	r3, [r7, #7]
 8008a80:	f003 030f 	and.w	r3, r3, #15
 8008a84:	b2da      	uxtb	r2, r3
 8008a86:	7bfb      	ldrb	r3, [r7, #15]
 8008a88:	4413      	add	r3, r2
 8008a8a:	b2db      	uxtb	r3, r3
}
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	3714      	adds	r7, #20
 8008a90:	46bd      	mov	sp, r7
 8008a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a96:	4770      	bx	lr

08008a98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b082      	sub	sp, #8
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d101      	bne.n	8008aaa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008aa6:	2301      	movs	r3, #1
 8008aa8:	e041      	b.n	8008b2e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ab0:	b2db      	uxtb	r3, r3
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d106      	bne.n	8008ac4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	2200      	movs	r2, #0
 8008aba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008abe:	6878      	ldr	r0, [r7, #4]
 8008ac0:	f7fc fc7e 	bl	80053c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2202      	movs	r2, #2
 8008ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681a      	ldr	r2, [r3, #0]
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	3304      	adds	r3, #4
 8008ad4:	4619      	mov	r1, r3
 8008ad6:	4610      	mov	r0, r2
 8008ad8:	f000 fc54 	bl	8009384 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	2201      	movs	r2, #1
 8008ae0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	2201      	movs	r2, #1
 8008ae8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	2201      	movs	r2, #1
 8008af0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2201      	movs	r2, #1
 8008af8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2201      	movs	r2, #1
 8008b00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2201      	movs	r2, #1
 8008b08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2201      	movs	r2, #1
 8008b10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2201      	movs	r2, #1
 8008b18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2201      	movs	r2, #1
 8008b20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2201      	movs	r2, #1
 8008b28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008b2c:	2300      	movs	r3, #0
}
 8008b2e:	4618      	mov	r0, r3
 8008b30:	3708      	adds	r7, #8
 8008b32:	46bd      	mov	sp, r7
 8008b34:	bd80      	pop	{r7, pc}
	...

08008b38 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008b38:	b480      	push	{r7}
 8008b3a:	b085      	sub	sp, #20
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b46:	b2db      	uxtb	r3, r3
 8008b48:	2b01      	cmp	r3, #1
 8008b4a:	d001      	beq.n	8008b50 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008b4c:	2301      	movs	r3, #1
 8008b4e:	e044      	b.n	8008bda <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2202      	movs	r2, #2
 8008b54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	68da      	ldr	r2, [r3, #12]
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f042 0201 	orr.w	r2, r2, #1
 8008b66:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	4a1e      	ldr	r2, [pc, #120]	; (8008be8 <HAL_TIM_Base_Start_IT+0xb0>)
 8008b6e:	4293      	cmp	r3, r2
 8008b70:	d018      	beq.n	8008ba4 <HAL_TIM_Base_Start_IT+0x6c>
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b7a:	d013      	beq.n	8008ba4 <HAL_TIM_Base_Start_IT+0x6c>
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	4a1a      	ldr	r2, [pc, #104]	; (8008bec <HAL_TIM_Base_Start_IT+0xb4>)
 8008b82:	4293      	cmp	r3, r2
 8008b84:	d00e      	beq.n	8008ba4 <HAL_TIM_Base_Start_IT+0x6c>
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	4a19      	ldr	r2, [pc, #100]	; (8008bf0 <HAL_TIM_Base_Start_IT+0xb8>)
 8008b8c:	4293      	cmp	r3, r2
 8008b8e:	d009      	beq.n	8008ba4 <HAL_TIM_Base_Start_IT+0x6c>
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	4a17      	ldr	r2, [pc, #92]	; (8008bf4 <HAL_TIM_Base_Start_IT+0xbc>)
 8008b96:	4293      	cmp	r3, r2
 8008b98:	d004      	beq.n	8008ba4 <HAL_TIM_Base_Start_IT+0x6c>
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	4a16      	ldr	r2, [pc, #88]	; (8008bf8 <HAL_TIM_Base_Start_IT+0xc0>)
 8008ba0:	4293      	cmp	r3, r2
 8008ba2:	d111      	bne.n	8008bc8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	689b      	ldr	r3, [r3, #8]
 8008baa:	f003 0307 	and.w	r3, r3, #7
 8008bae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	2b06      	cmp	r3, #6
 8008bb4:	d010      	beq.n	8008bd8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	681a      	ldr	r2, [r3, #0]
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f042 0201 	orr.w	r2, r2, #1
 8008bc4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bc6:	e007      	b.n	8008bd8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	681a      	ldr	r2, [r3, #0]
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	f042 0201 	orr.w	r2, r2, #1
 8008bd6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008bd8:	2300      	movs	r3, #0
}
 8008bda:	4618      	mov	r0, r3
 8008bdc:	3714      	adds	r7, #20
 8008bde:	46bd      	mov	sp, r7
 8008be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be4:	4770      	bx	lr
 8008be6:	bf00      	nop
 8008be8:	40010000 	.word	0x40010000
 8008bec:	40000400 	.word	0x40000400
 8008bf0:	40000800 	.word	0x40000800
 8008bf4:	40000c00 	.word	0x40000c00
 8008bf8:	40014000 	.word	0x40014000

08008bfc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b082      	sub	sp, #8
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d101      	bne.n	8008c0e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008c0a:	2301      	movs	r3, #1
 8008c0c:	e041      	b.n	8008c92 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008c14:	b2db      	uxtb	r3, r3
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d106      	bne.n	8008c28 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008c22:	6878      	ldr	r0, [r7, #4]
 8008c24:	f000 f839 	bl	8008c9a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	2202      	movs	r2, #2
 8008c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681a      	ldr	r2, [r3, #0]
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	3304      	adds	r3, #4
 8008c38:	4619      	mov	r1, r3
 8008c3a:	4610      	mov	r0, r2
 8008c3c:	f000 fba2 	bl	8009384 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2201      	movs	r2, #1
 8008c44:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2201      	movs	r2, #1
 8008c4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2201      	movs	r2, #1
 8008c54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2201      	movs	r2, #1
 8008c64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	2201      	movs	r2, #1
 8008c6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	2201      	movs	r2, #1
 8008c74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2201      	movs	r2, #1
 8008c7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2201      	movs	r2, #1
 8008c84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	2201      	movs	r2, #1
 8008c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008c90:	2300      	movs	r3, #0
}
 8008c92:	4618      	mov	r0, r3
 8008c94:	3708      	adds	r7, #8
 8008c96:	46bd      	mov	sp, r7
 8008c98:	bd80      	pop	{r7, pc}

08008c9a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008c9a:	b480      	push	{r7}
 8008c9c:	b083      	sub	sp, #12
 8008c9e:	af00      	add	r7, sp, #0
 8008ca0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008ca2:	bf00      	nop
 8008ca4:	370c      	adds	r7, #12
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cac:	4770      	bx	lr
	...

08008cb0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008cb0:	b580      	push	{r7, lr}
 8008cb2:	b084      	sub	sp, #16
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
 8008cb8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008cba:	683b      	ldr	r3, [r7, #0]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d109      	bne.n	8008cd4 <HAL_TIM_PWM_Start+0x24>
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008cc6:	b2db      	uxtb	r3, r3
 8008cc8:	2b01      	cmp	r3, #1
 8008cca:	bf14      	ite	ne
 8008ccc:	2301      	movne	r3, #1
 8008cce:	2300      	moveq	r3, #0
 8008cd0:	b2db      	uxtb	r3, r3
 8008cd2:	e022      	b.n	8008d1a <HAL_TIM_PWM_Start+0x6a>
 8008cd4:	683b      	ldr	r3, [r7, #0]
 8008cd6:	2b04      	cmp	r3, #4
 8008cd8:	d109      	bne.n	8008cee <HAL_TIM_PWM_Start+0x3e>
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008ce0:	b2db      	uxtb	r3, r3
 8008ce2:	2b01      	cmp	r3, #1
 8008ce4:	bf14      	ite	ne
 8008ce6:	2301      	movne	r3, #1
 8008ce8:	2300      	moveq	r3, #0
 8008cea:	b2db      	uxtb	r3, r3
 8008cec:	e015      	b.n	8008d1a <HAL_TIM_PWM_Start+0x6a>
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	2b08      	cmp	r3, #8
 8008cf2:	d109      	bne.n	8008d08 <HAL_TIM_PWM_Start+0x58>
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008cfa:	b2db      	uxtb	r3, r3
 8008cfc:	2b01      	cmp	r3, #1
 8008cfe:	bf14      	ite	ne
 8008d00:	2301      	movne	r3, #1
 8008d02:	2300      	moveq	r3, #0
 8008d04:	b2db      	uxtb	r3, r3
 8008d06:	e008      	b.n	8008d1a <HAL_TIM_PWM_Start+0x6a>
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008d0e:	b2db      	uxtb	r3, r3
 8008d10:	2b01      	cmp	r3, #1
 8008d12:	bf14      	ite	ne
 8008d14:	2301      	movne	r3, #1
 8008d16:	2300      	moveq	r3, #0
 8008d18:	b2db      	uxtb	r3, r3
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d001      	beq.n	8008d22 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008d1e:	2301      	movs	r3, #1
 8008d20:	e068      	b.n	8008df4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d104      	bne.n	8008d32 <HAL_TIM_PWM_Start+0x82>
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2202      	movs	r2, #2
 8008d2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008d30:	e013      	b.n	8008d5a <HAL_TIM_PWM_Start+0xaa>
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	2b04      	cmp	r3, #4
 8008d36:	d104      	bne.n	8008d42 <HAL_TIM_PWM_Start+0x92>
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2202      	movs	r2, #2
 8008d3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008d40:	e00b      	b.n	8008d5a <HAL_TIM_PWM_Start+0xaa>
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	2b08      	cmp	r3, #8
 8008d46:	d104      	bne.n	8008d52 <HAL_TIM_PWM_Start+0xa2>
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2202      	movs	r2, #2
 8008d4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008d50:	e003      	b.n	8008d5a <HAL_TIM_PWM_Start+0xaa>
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2202      	movs	r2, #2
 8008d56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	2201      	movs	r2, #1
 8008d60:	6839      	ldr	r1, [r7, #0]
 8008d62:	4618      	mov	r0, r3
 8008d64:	f000 fdb4 	bl	80098d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	4a23      	ldr	r2, [pc, #140]	; (8008dfc <HAL_TIM_PWM_Start+0x14c>)
 8008d6e:	4293      	cmp	r3, r2
 8008d70:	d107      	bne.n	8008d82 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008d80:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	4a1d      	ldr	r2, [pc, #116]	; (8008dfc <HAL_TIM_PWM_Start+0x14c>)
 8008d88:	4293      	cmp	r3, r2
 8008d8a:	d018      	beq.n	8008dbe <HAL_TIM_PWM_Start+0x10e>
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d94:	d013      	beq.n	8008dbe <HAL_TIM_PWM_Start+0x10e>
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	4a19      	ldr	r2, [pc, #100]	; (8008e00 <HAL_TIM_PWM_Start+0x150>)
 8008d9c:	4293      	cmp	r3, r2
 8008d9e:	d00e      	beq.n	8008dbe <HAL_TIM_PWM_Start+0x10e>
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	4a17      	ldr	r2, [pc, #92]	; (8008e04 <HAL_TIM_PWM_Start+0x154>)
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d009      	beq.n	8008dbe <HAL_TIM_PWM_Start+0x10e>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	4a16      	ldr	r2, [pc, #88]	; (8008e08 <HAL_TIM_PWM_Start+0x158>)
 8008db0:	4293      	cmp	r3, r2
 8008db2:	d004      	beq.n	8008dbe <HAL_TIM_PWM_Start+0x10e>
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	4a14      	ldr	r2, [pc, #80]	; (8008e0c <HAL_TIM_PWM_Start+0x15c>)
 8008dba:	4293      	cmp	r3, r2
 8008dbc:	d111      	bne.n	8008de2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	689b      	ldr	r3, [r3, #8]
 8008dc4:	f003 0307 	and.w	r3, r3, #7
 8008dc8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	2b06      	cmp	r3, #6
 8008dce:	d010      	beq.n	8008df2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	681a      	ldr	r2, [r3, #0]
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	f042 0201 	orr.w	r2, r2, #1
 8008dde:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008de0:	e007      	b.n	8008df2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	681a      	ldr	r2, [r3, #0]
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	f042 0201 	orr.w	r2, r2, #1
 8008df0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008df2:	2300      	movs	r3, #0
}
 8008df4:	4618      	mov	r0, r3
 8008df6:	3710      	adds	r7, #16
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	bd80      	pop	{r7, pc}
 8008dfc:	40010000 	.word	0x40010000
 8008e00:	40000400 	.word	0x40000400
 8008e04:	40000800 	.word	0x40000800
 8008e08:	40000c00 	.word	0x40000c00
 8008e0c:	40014000 	.word	0x40014000

08008e10 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b082      	sub	sp, #8
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	691b      	ldr	r3, [r3, #16]
 8008e1e:	f003 0302 	and.w	r3, r3, #2
 8008e22:	2b02      	cmp	r3, #2
 8008e24:	d122      	bne.n	8008e6c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	68db      	ldr	r3, [r3, #12]
 8008e2c:	f003 0302 	and.w	r3, r3, #2
 8008e30:	2b02      	cmp	r3, #2
 8008e32:	d11b      	bne.n	8008e6c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	f06f 0202 	mvn.w	r2, #2
 8008e3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	2201      	movs	r2, #1
 8008e42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	699b      	ldr	r3, [r3, #24]
 8008e4a:	f003 0303 	and.w	r3, r3, #3
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d003      	beq.n	8008e5a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008e52:	6878      	ldr	r0, [r7, #4]
 8008e54:	f000 fa77 	bl	8009346 <HAL_TIM_IC_CaptureCallback>
 8008e58:	e005      	b.n	8008e66 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e5a:	6878      	ldr	r0, [r7, #4]
 8008e5c:	f000 fa69 	bl	8009332 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	f000 fa7a 	bl	800935a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	2200      	movs	r2, #0
 8008e6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	691b      	ldr	r3, [r3, #16]
 8008e72:	f003 0304 	and.w	r3, r3, #4
 8008e76:	2b04      	cmp	r3, #4
 8008e78:	d122      	bne.n	8008ec0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	68db      	ldr	r3, [r3, #12]
 8008e80:	f003 0304 	and.w	r3, r3, #4
 8008e84:	2b04      	cmp	r3, #4
 8008e86:	d11b      	bne.n	8008ec0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	f06f 0204 	mvn.w	r2, #4
 8008e90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	2202      	movs	r2, #2
 8008e96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	699b      	ldr	r3, [r3, #24]
 8008e9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d003      	beq.n	8008eae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ea6:	6878      	ldr	r0, [r7, #4]
 8008ea8:	f000 fa4d 	bl	8009346 <HAL_TIM_IC_CaptureCallback>
 8008eac:	e005      	b.n	8008eba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008eae:	6878      	ldr	r0, [r7, #4]
 8008eb0:	f000 fa3f 	bl	8009332 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008eb4:	6878      	ldr	r0, [r7, #4]
 8008eb6:	f000 fa50 	bl	800935a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	691b      	ldr	r3, [r3, #16]
 8008ec6:	f003 0308 	and.w	r3, r3, #8
 8008eca:	2b08      	cmp	r3, #8
 8008ecc:	d122      	bne.n	8008f14 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	68db      	ldr	r3, [r3, #12]
 8008ed4:	f003 0308 	and.w	r3, r3, #8
 8008ed8:	2b08      	cmp	r3, #8
 8008eda:	d11b      	bne.n	8008f14 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	f06f 0208 	mvn.w	r2, #8
 8008ee4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2204      	movs	r2, #4
 8008eea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	69db      	ldr	r3, [r3, #28]
 8008ef2:	f003 0303 	and.w	r3, r3, #3
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d003      	beq.n	8008f02 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008efa:	6878      	ldr	r0, [r7, #4]
 8008efc:	f000 fa23 	bl	8009346 <HAL_TIM_IC_CaptureCallback>
 8008f00:	e005      	b.n	8008f0e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f02:	6878      	ldr	r0, [r7, #4]
 8008f04:	f000 fa15 	bl	8009332 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f08:	6878      	ldr	r0, [r7, #4]
 8008f0a:	f000 fa26 	bl	800935a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	2200      	movs	r2, #0
 8008f12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	691b      	ldr	r3, [r3, #16]
 8008f1a:	f003 0310 	and.w	r3, r3, #16
 8008f1e:	2b10      	cmp	r3, #16
 8008f20:	d122      	bne.n	8008f68 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	68db      	ldr	r3, [r3, #12]
 8008f28:	f003 0310 	and.w	r3, r3, #16
 8008f2c:	2b10      	cmp	r3, #16
 8008f2e:	d11b      	bne.n	8008f68 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f06f 0210 	mvn.w	r2, #16
 8008f38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2208      	movs	r2, #8
 8008f3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	69db      	ldr	r3, [r3, #28]
 8008f46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d003      	beq.n	8008f56 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008f4e:	6878      	ldr	r0, [r7, #4]
 8008f50:	f000 f9f9 	bl	8009346 <HAL_TIM_IC_CaptureCallback>
 8008f54:	e005      	b.n	8008f62 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f56:	6878      	ldr	r0, [r7, #4]
 8008f58:	f000 f9eb 	bl	8009332 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f5c:	6878      	ldr	r0, [r7, #4]
 8008f5e:	f000 f9fc 	bl	800935a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2200      	movs	r2, #0
 8008f66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	691b      	ldr	r3, [r3, #16]
 8008f6e:	f003 0301 	and.w	r3, r3, #1
 8008f72:	2b01      	cmp	r3, #1
 8008f74:	d10e      	bne.n	8008f94 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	68db      	ldr	r3, [r3, #12]
 8008f7c:	f003 0301 	and.w	r3, r3, #1
 8008f80:	2b01      	cmp	r3, #1
 8008f82:	d107      	bne.n	8008f94 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	f06f 0201 	mvn.w	r2, #1
 8008f8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008f8e:	6878      	ldr	r0, [r7, #4]
 8008f90:	f7fa face 	bl	8003530 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	691b      	ldr	r3, [r3, #16]
 8008f9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f9e:	2b80      	cmp	r3, #128	; 0x80
 8008fa0:	d10e      	bne.n	8008fc0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	68db      	ldr	r3, [r3, #12]
 8008fa8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008fac:	2b80      	cmp	r3, #128	; 0x80
 8008fae:	d107      	bne.n	8008fc0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008fb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f000 fd26 	bl	8009a0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	691b      	ldr	r3, [r3, #16]
 8008fc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fca:	2b40      	cmp	r3, #64	; 0x40
 8008fcc:	d10e      	bne.n	8008fec <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	68db      	ldr	r3, [r3, #12]
 8008fd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fd8:	2b40      	cmp	r3, #64	; 0x40
 8008fda:	d107      	bne.n	8008fec <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008fe4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008fe6:	6878      	ldr	r0, [r7, #4]
 8008fe8:	f000 f9c1 	bl	800936e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	691b      	ldr	r3, [r3, #16]
 8008ff2:	f003 0320 	and.w	r3, r3, #32
 8008ff6:	2b20      	cmp	r3, #32
 8008ff8:	d10e      	bne.n	8009018 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	68db      	ldr	r3, [r3, #12]
 8009000:	f003 0320 	and.w	r3, r3, #32
 8009004:	2b20      	cmp	r3, #32
 8009006:	d107      	bne.n	8009018 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	f06f 0220 	mvn.w	r2, #32
 8009010:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009012:	6878      	ldr	r0, [r7, #4]
 8009014:	f000 fcf0 	bl	80099f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009018:	bf00      	nop
 800901a:	3708      	adds	r7, #8
 800901c:	46bd      	mov	sp, r7
 800901e:	bd80      	pop	{r7, pc}

08009020 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009020:	b580      	push	{r7, lr}
 8009022:	b086      	sub	sp, #24
 8009024:	af00      	add	r7, sp, #0
 8009026:	60f8      	str	r0, [r7, #12]
 8009028:	60b9      	str	r1, [r7, #8]
 800902a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800902c:	2300      	movs	r3, #0
 800902e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009036:	2b01      	cmp	r3, #1
 8009038:	d101      	bne.n	800903e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800903a:	2302      	movs	r3, #2
 800903c:	e0ae      	b.n	800919c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	2201      	movs	r2, #1
 8009042:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2b0c      	cmp	r3, #12
 800904a:	f200 809f 	bhi.w	800918c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800904e:	a201      	add	r2, pc, #4	; (adr r2, 8009054 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009054:	08009089 	.word	0x08009089
 8009058:	0800918d 	.word	0x0800918d
 800905c:	0800918d 	.word	0x0800918d
 8009060:	0800918d 	.word	0x0800918d
 8009064:	080090c9 	.word	0x080090c9
 8009068:	0800918d 	.word	0x0800918d
 800906c:	0800918d 	.word	0x0800918d
 8009070:	0800918d 	.word	0x0800918d
 8009074:	0800910b 	.word	0x0800910b
 8009078:	0800918d 	.word	0x0800918d
 800907c:	0800918d 	.word	0x0800918d
 8009080:	0800918d 	.word	0x0800918d
 8009084:	0800914b 	.word	0x0800914b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	68b9      	ldr	r1, [r7, #8]
 800908e:	4618      	mov	r0, r3
 8009090:	f000 f9f8 	bl	8009484 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	699a      	ldr	r2, [r3, #24]
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	f042 0208 	orr.w	r2, r2, #8
 80090a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	699a      	ldr	r2, [r3, #24]
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	f022 0204 	bic.w	r2, r2, #4
 80090b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	6999      	ldr	r1, [r3, #24]
 80090ba:	68bb      	ldr	r3, [r7, #8]
 80090bc:	691a      	ldr	r2, [r3, #16]
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	430a      	orrs	r2, r1
 80090c4:	619a      	str	r2, [r3, #24]
      break;
 80090c6:	e064      	b.n	8009192 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	68b9      	ldr	r1, [r7, #8]
 80090ce:	4618      	mov	r0, r3
 80090d0:	f000 fa3e 	bl	8009550 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	699a      	ldr	r2, [r3, #24]
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80090e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	699a      	ldr	r2, [r3, #24]
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80090f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	6999      	ldr	r1, [r3, #24]
 80090fa:	68bb      	ldr	r3, [r7, #8]
 80090fc:	691b      	ldr	r3, [r3, #16]
 80090fe:	021a      	lsls	r2, r3, #8
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	430a      	orrs	r2, r1
 8009106:	619a      	str	r2, [r3, #24]
      break;
 8009108:	e043      	b.n	8009192 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	68b9      	ldr	r1, [r7, #8]
 8009110:	4618      	mov	r0, r3
 8009112:	f000 fa89 	bl	8009628 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	69da      	ldr	r2, [r3, #28]
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	f042 0208 	orr.w	r2, r2, #8
 8009124:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	69da      	ldr	r2, [r3, #28]
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	f022 0204 	bic.w	r2, r2, #4
 8009134:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	69d9      	ldr	r1, [r3, #28]
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	691a      	ldr	r2, [r3, #16]
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	430a      	orrs	r2, r1
 8009146:	61da      	str	r2, [r3, #28]
      break;
 8009148:	e023      	b.n	8009192 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	68b9      	ldr	r1, [r7, #8]
 8009150:	4618      	mov	r0, r3
 8009152:	f000 fad3 	bl	80096fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	69da      	ldr	r2, [r3, #28]
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009164:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	69da      	ldr	r2, [r3, #28]
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009174:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	69d9      	ldr	r1, [r3, #28]
 800917c:	68bb      	ldr	r3, [r7, #8]
 800917e:	691b      	ldr	r3, [r3, #16]
 8009180:	021a      	lsls	r2, r3, #8
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	430a      	orrs	r2, r1
 8009188:	61da      	str	r2, [r3, #28]
      break;
 800918a:	e002      	b.n	8009192 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800918c:	2301      	movs	r3, #1
 800918e:	75fb      	strb	r3, [r7, #23]
      break;
 8009190:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	2200      	movs	r2, #0
 8009196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800919a:	7dfb      	ldrb	r3, [r7, #23]
}
 800919c:	4618      	mov	r0, r3
 800919e:	3718      	adds	r7, #24
 80091a0:	46bd      	mov	sp, r7
 80091a2:	bd80      	pop	{r7, pc}

080091a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	b084      	sub	sp, #16
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	6078      	str	r0, [r7, #4]
 80091ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80091ae:	2300      	movs	r3, #0
 80091b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80091b8:	2b01      	cmp	r3, #1
 80091ba:	d101      	bne.n	80091c0 <HAL_TIM_ConfigClockSource+0x1c>
 80091bc:	2302      	movs	r3, #2
 80091be:	e0b4      	b.n	800932a <HAL_TIM_ConfigClockSource+0x186>
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2201      	movs	r2, #1
 80091c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2202      	movs	r2, #2
 80091cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	689b      	ldr	r3, [r3, #8]
 80091d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80091d8:	68bb      	ldr	r3, [r7, #8]
 80091da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80091de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80091e0:	68bb      	ldr	r3, [r7, #8]
 80091e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80091e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	68ba      	ldr	r2, [r7, #8]
 80091ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80091f0:	683b      	ldr	r3, [r7, #0]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80091f8:	d03e      	beq.n	8009278 <HAL_TIM_ConfigClockSource+0xd4>
 80091fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80091fe:	f200 8087 	bhi.w	8009310 <HAL_TIM_ConfigClockSource+0x16c>
 8009202:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009206:	f000 8086 	beq.w	8009316 <HAL_TIM_ConfigClockSource+0x172>
 800920a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800920e:	d87f      	bhi.n	8009310 <HAL_TIM_ConfigClockSource+0x16c>
 8009210:	2b70      	cmp	r3, #112	; 0x70
 8009212:	d01a      	beq.n	800924a <HAL_TIM_ConfigClockSource+0xa6>
 8009214:	2b70      	cmp	r3, #112	; 0x70
 8009216:	d87b      	bhi.n	8009310 <HAL_TIM_ConfigClockSource+0x16c>
 8009218:	2b60      	cmp	r3, #96	; 0x60
 800921a:	d050      	beq.n	80092be <HAL_TIM_ConfigClockSource+0x11a>
 800921c:	2b60      	cmp	r3, #96	; 0x60
 800921e:	d877      	bhi.n	8009310 <HAL_TIM_ConfigClockSource+0x16c>
 8009220:	2b50      	cmp	r3, #80	; 0x50
 8009222:	d03c      	beq.n	800929e <HAL_TIM_ConfigClockSource+0xfa>
 8009224:	2b50      	cmp	r3, #80	; 0x50
 8009226:	d873      	bhi.n	8009310 <HAL_TIM_ConfigClockSource+0x16c>
 8009228:	2b40      	cmp	r3, #64	; 0x40
 800922a:	d058      	beq.n	80092de <HAL_TIM_ConfigClockSource+0x13a>
 800922c:	2b40      	cmp	r3, #64	; 0x40
 800922e:	d86f      	bhi.n	8009310 <HAL_TIM_ConfigClockSource+0x16c>
 8009230:	2b30      	cmp	r3, #48	; 0x30
 8009232:	d064      	beq.n	80092fe <HAL_TIM_ConfigClockSource+0x15a>
 8009234:	2b30      	cmp	r3, #48	; 0x30
 8009236:	d86b      	bhi.n	8009310 <HAL_TIM_ConfigClockSource+0x16c>
 8009238:	2b20      	cmp	r3, #32
 800923a:	d060      	beq.n	80092fe <HAL_TIM_ConfigClockSource+0x15a>
 800923c:	2b20      	cmp	r3, #32
 800923e:	d867      	bhi.n	8009310 <HAL_TIM_ConfigClockSource+0x16c>
 8009240:	2b00      	cmp	r3, #0
 8009242:	d05c      	beq.n	80092fe <HAL_TIM_ConfigClockSource+0x15a>
 8009244:	2b10      	cmp	r3, #16
 8009246:	d05a      	beq.n	80092fe <HAL_TIM_ConfigClockSource+0x15a>
 8009248:	e062      	b.n	8009310 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6818      	ldr	r0, [r3, #0]
 800924e:	683b      	ldr	r3, [r7, #0]
 8009250:	6899      	ldr	r1, [r3, #8]
 8009252:	683b      	ldr	r3, [r7, #0]
 8009254:	685a      	ldr	r2, [r3, #4]
 8009256:	683b      	ldr	r3, [r7, #0]
 8009258:	68db      	ldr	r3, [r3, #12]
 800925a:	f000 fb19 	bl	8009890 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	689b      	ldr	r3, [r3, #8]
 8009264:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009266:	68bb      	ldr	r3, [r7, #8]
 8009268:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800926c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	68ba      	ldr	r2, [r7, #8]
 8009274:	609a      	str	r2, [r3, #8]
      break;
 8009276:	e04f      	b.n	8009318 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	6818      	ldr	r0, [r3, #0]
 800927c:	683b      	ldr	r3, [r7, #0]
 800927e:	6899      	ldr	r1, [r3, #8]
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	685a      	ldr	r2, [r3, #4]
 8009284:	683b      	ldr	r3, [r7, #0]
 8009286:	68db      	ldr	r3, [r3, #12]
 8009288:	f000 fb02 	bl	8009890 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	689a      	ldr	r2, [r3, #8]
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800929a:	609a      	str	r2, [r3, #8]
      break;
 800929c:	e03c      	b.n	8009318 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6818      	ldr	r0, [r3, #0]
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	6859      	ldr	r1, [r3, #4]
 80092a6:	683b      	ldr	r3, [r7, #0]
 80092a8:	68db      	ldr	r3, [r3, #12]
 80092aa:	461a      	mov	r2, r3
 80092ac:	f000 fa76 	bl	800979c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	2150      	movs	r1, #80	; 0x50
 80092b6:	4618      	mov	r0, r3
 80092b8:	f000 facf 	bl	800985a <TIM_ITRx_SetConfig>
      break;
 80092bc:	e02c      	b.n	8009318 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	6818      	ldr	r0, [r3, #0]
 80092c2:	683b      	ldr	r3, [r7, #0]
 80092c4:	6859      	ldr	r1, [r3, #4]
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	68db      	ldr	r3, [r3, #12]
 80092ca:	461a      	mov	r2, r3
 80092cc:	f000 fa95 	bl	80097fa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	2160      	movs	r1, #96	; 0x60
 80092d6:	4618      	mov	r0, r3
 80092d8:	f000 fabf 	bl	800985a <TIM_ITRx_SetConfig>
      break;
 80092dc:	e01c      	b.n	8009318 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	6818      	ldr	r0, [r3, #0]
 80092e2:	683b      	ldr	r3, [r7, #0]
 80092e4:	6859      	ldr	r1, [r3, #4]
 80092e6:	683b      	ldr	r3, [r7, #0]
 80092e8:	68db      	ldr	r3, [r3, #12]
 80092ea:	461a      	mov	r2, r3
 80092ec:	f000 fa56 	bl	800979c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	2140      	movs	r1, #64	; 0x40
 80092f6:	4618      	mov	r0, r3
 80092f8:	f000 faaf 	bl	800985a <TIM_ITRx_SetConfig>
      break;
 80092fc:	e00c      	b.n	8009318 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681a      	ldr	r2, [r3, #0]
 8009302:	683b      	ldr	r3, [r7, #0]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	4619      	mov	r1, r3
 8009308:	4610      	mov	r0, r2
 800930a:	f000 faa6 	bl	800985a <TIM_ITRx_SetConfig>
      break;
 800930e:	e003      	b.n	8009318 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009310:	2301      	movs	r3, #1
 8009312:	73fb      	strb	r3, [r7, #15]
      break;
 8009314:	e000      	b.n	8009318 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009316:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	2201      	movs	r2, #1
 800931c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2200      	movs	r2, #0
 8009324:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009328:	7bfb      	ldrb	r3, [r7, #15]
}
 800932a:	4618      	mov	r0, r3
 800932c:	3710      	adds	r7, #16
 800932e:	46bd      	mov	sp, r7
 8009330:	bd80      	pop	{r7, pc}

08009332 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009332:	b480      	push	{r7}
 8009334:	b083      	sub	sp, #12
 8009336:	af00      	add	r7, sp, #0
 8009338:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800933a:	bf00      	nop
 800933c:	370c      	adds	r7, #12
 800933e:	46bd      	mov	sp, r7
 8009340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009344:	4770      	bx	lr

08009346 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009346:	b480      	push	{r7}
 8009348:	b083      	sub	sp, #12
 800934a:	af00      	add	r7, sp, #0
 800934c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800934e:	bf00      	nop
 8009350:	370c      	adds	r7, #12
 8009352:	46bd      	mov	sp, r7
 8009354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009358:	4770      	bx	lr

0800935a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800935a:	b480      	push	{r7}
 800935c:	b083      	sub	sp, #12
 800935e:	af00      	add	r7, sp, #0
 8009360:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009362:	bf00      	nop
 8009364:	370c      	adds	r7, #12
 8009366:	46bd      	mov	sp, r7
 8009368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936c:	4770      	bx	lr

0800936e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800936e:	b480      	push	{r7}
 8009370:	b083      	sub	sp, #12
 8009372:	af00      	add	r7, sp, #0
 8009374:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009376:	bf00      	nop
 8009378:	370c      	adds	r7, #12
 800937a:	46bd      	mov	sp, r7
 800937c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009380:	4770      	bx	lr
	...

08009384 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009384:	b480      	push	{r7}
 8009386:	b085      	sub	sp, #20
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
 800938c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	4a34      	ldr	r2, [pc, #208]	; (8009468 <TIM_Base_SetConfig+0xe4>)
 8009398:	4293      	cmp	r3, r2
 800939a:	d00f      	beq.n	80093bc <TIM_Base_SetConfig+0x38>
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093a2:	d00b      	beq.n	80093bc <TIM_Base_SetConfig+0x38>
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	4a31      	ldr	r2, [pc, #196]	; (800946c <TIM_Base_SetConfig+0xe8>)
 80093a8:	4293      	cmp	r3, r2
 80093aa:	d007      	beq.n	80093bc <TIM_Base_SetConfig+0x38>
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	4a30      	ldr	r2, [pc, #192]	; (8009470 <TIM_Base_SetConfig+0xec>)
 80093b0:	4293      	cmp	r3, r2
 80093b2:	d003      	beq.n	80093bc <TIM_Base_SetConfig+0x38>
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	4a2f      	ldr	r2, [pc, #188]	; (8009474 <TIM_Base_SetConfig+0xf0>)
 80093b8:	4293      	cmp	r3, r2
 80093ba:	d108      	bne.n	80093ce <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80093c4:	683b      	ldr	r3, [r7, #0]
 80093c6:	685b      	ldr	r3, [r3, #4]
 80093c8:	68fa      	ldr	r2, [r7, #12]
 80093ca:	4313      	orrs	r3, r2
 80093cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	4a25      	ldr	r2, [pc, #148]	; (8009468 <TIM_Base_SetConfig+0xe4>)
 80093d2:	4293      	cmp	r3, r2
 80093d4:	d01b      	beq.n	800940e <TIM_Base_SetConfig+0x8a>
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093dc:	d017      	beq.n	800940e <TIM_Base_SetConfig+0x8a>
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	4a22      	ldr	r2, [pc, #136]	; (800946c <TIM_Base_SetConfig+0xe8>)
 80093e2:	4293      	cmp	r3, r2
 80093e4:	d013      	beq.n	800940e <TIM_Base_SetConfig+0x8a>
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	4a21      	ldr	r2, [pc, #132]	; (8009470 <TIM_Base_SetConfig+0xec>)
 80093ea:	4293      	cmp	r3, r2
 80093ec:	d00f      	beq.n	800940e <TIM_Base_SetConfig+0x8a>
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	4a20      	ldr	r2, [pc, #128]	; (8009474 <TIM_Base_SetConfig+0xf0>)
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d00b      	beq.n	800940e <TIM_Base_SetConfig+0x8a>
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	4a1f      	ldr	r2, [pc, #124]	; (8009478 <TIM_Base_SetConfig+0xf4>)
 80093fa:	4293      	cmp	r3, r2
 80093fc:	d007      	beq.n	800940e <TIM_Base_SetConfig+0x8a>
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	4a1e      	ldr	r2, [pc, #120]	; (800947c <TIM_Base_SetConfig+0xf8>)
 8009402:	4293      	cmp	r3, r2
 8009404:	d003      	beq.n	800940e <TIM_Base_SetConfig+0x8a>
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	4a1d      	ldr	r2, [pc, #116]	; (8009480 <TIM_Base_SetConfig+0xfc>)
 800940a:	4293      	cmp	r3, r2
 800940c:	d108      	bne.n	8009420 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009414:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	68db      	ldr	r3, [r3, #12]
 800941a:	68fa      	ldr	r2, [r7, #12]
 800941c:	4313      	orrs	r3, r2
 800941e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009426:	683b      	ldr	r3, [r7, #0]
 8009428:	695b      	ldr	r3, [r3, #20]
 800942a:	4313      	orrs	r3, r2
 800942c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	68fa      	ldr	r2, [r7, #12]
 8009432:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009434:	683b      	ldr	r3, [r7, #0]
 8009436:	689a      	ldr	r2, [r3, #8]
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800943c:	683b      	ldr	r3, [r7, #0]
 800943e:	681a      	ldr	r2, [r3, #0]
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	4a08      	ldr	r2, [pc, #32]	; (8009468 <TIM_Base_SetConfig+0xe4>)
 8009448:	4293      	cmp	r3, r2
 800944a:	d103      	bne.n	8009454 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	691a      	ldr	r2, [r3, #16]
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2201      	movs	r2, #1
 8009458:	615a      	str	r2, [r3, #20]
}
 800945a:	bf00      	nop
 800945c:	3714      	adds	r7, #20
 800945e:	46bd      	mov	sp, r7
 8009460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009464:	4770      	bx	lr
 8009466:	bf00      	nop
 8009468:	40010000 	.word	0x40010000
 800946c:	40000400 	.word	0x40000400
 8009470:	40000800 	.word	0x40000800
 8009474:	40000c00 	.word	0x40000c00
 8009478:	40014000 	.word	0x40014000
 800947c:	40014400 	.word	0x40014400
 8009480:	40014800 	.word	0x40014800

08009484 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009484:	b480      	push	{r7}
 8009486:	b087      	sub	sp, #28
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
 800948c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6a1b      	ldr	r3, [r3, #32]
 8009492:	f023 0201 	bic.w	r2, r3, #1
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	6a1b      	ldr	r3, [r3, #32]
 800949e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	685b      	ldr	r3, [r3, #4]
 80094a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	699b      	ldr	r3, [r3, #24]
 80094aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80094b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	f023 0303 	bic.w	r3, r3, #3
 80094ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	68fa      	ldr	r2, [r7, #12]
 80094c2:	4313      	orrs	r3, r2
 80094c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80094c6:	697b      	ldr	r3, [r7, #20]
 80094c8:	f023 0302 	bic.w	r3, r3, #2
 80094cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	689b      	ldr	r3, [r3, #8]
 80094d2:	697a      	ldr	r2, [r7, #20]
 80094d4:	4313      	orrs	r3, r2
 80094d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	4a1c      	ldr	r2, [pc, #112]	; (800954c <TIM_OC1_SetConfig+0xc8>)
 80094dc:	4293      	cmp	r3, r2
 80094de:	d10c      	bne.n	80094fa <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80094e0:	697b      	ldr	r3, [r7, #20]
 80094e2:	f023 0308 	bic.w	r3, r3, #8
 80094e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	68db      	ldr	r3, [r3, #12]
 80094ec:	697a      	ldr	r2, [r7, #20]
 80094ee:	4313      	orrs	r3, r2
 80094f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80094f2:	697b      	ldr	r3, [r7, #20]
 80094f4:	f023 0304 	bic.w	r3, r3, #4
 80094f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	4a13      	ldr	r2, [pc, #76]	; (800954c <TIM_OC1_SetConfig+0xc8>)
 80094fe:	4293      	cmp	r3, r2
 8009500:	d111      	bne.n	8009526 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009502:	693b      	ldr	r3, [r7, #16]
 8009504:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009508:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800950a:	693b      	ldr	r3, [r7, #16]
 800950c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009510:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009512:	683b      	ldr	r3, [r7, #0]
 8009514:	695b      	ldr	r3, [r3, #20]
 8009516:	693a      	ldr	r2, [r7, #16]
 8009518:	4313      	orrs	r3, r2
 800951a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800951c:	683b      	ldr	r3, [r7, #0]
 800951e:	699b      	ldr	r3, [r3, #24]
 8009520:	693a      	ldr	r2, [r7, #16]
 8009522:	4313      	orrs	r3, r2
 8009524:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	693a      	ldr	r2, [r7, #16]
 800952a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	68fa      	ldr	r2, [r7, #12]
 8009530:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009532:	683b      	ldr	r3, [r7, #0]
 8009534:	685a      	ldr	r2, [r3, #4]
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	697a      	ldr	r2, [r7, #20]
 800953e:	621a      	str	r2, [r3, #32]
}
 8009540:	bf00      	nop
 8009542:	371c      	adds	r7, #28
 8009544:	46bd      	mov	sp, r7
 8009546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954a:	4770      	bx	lr
 800954c:	40010000 	.word	0x40010000

08009550 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009550:	b480      	push	{r7}
 8009552:	b087      	sub	sp, #28
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]
 8009558:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	6a1b      	ldr	r3, [r3, #32]
 800955e:	f023 0210 	bic.w	r2, r3, #16
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	6a1b      	ldr	r3, [r3, #32]
 800956a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	685b      	ldr	r3, [r3, #4]
 8009570:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	699b      	ldr	r3, [r3, #24]
 8009576:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800957e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009586:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	021b      	lsls	r3, r3, #8
 800958e:	68fa      	ldr	r2, [r7, #12]
 8009590:	4313      	orrs	r3, r2
 8009592:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009594:	697b      	ldr	r3, [r7, #20]
 8009596:	f023 0320 	bic.w	r3, r3, #32
 800959a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	689b      	ldr	r3, [r3, #8]
 80095a0:	011b      	lsls	r3, r3, #4
 80095a2:	697a      	ldr	r2, [r7, #20]
 80095a4:	4313      	orrs	r3, r2
 80095a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	4a1e      	ldr	r2, [pc, #120]	; (8009624 <TIM_OC2_SetConfig+0xd4>)
 80095ac:	4293      	cmp	r3, r2
 80095ae:	d10d      	bne.n	80095cc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80095b0:	697b      	ldr	r3, [r7, #20]
 80095b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80095b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	68db      	ldr	r3, [r3, #12]
 80095bc:	011b      	lsls	r3, r3, #4
 80095be:	697a      	ldr	r2, [r7, #20]
 80095c0:	4313      	orrs	r3, r2
 80095c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80095c4:	697b      	ldr	r3, [r7, #20]
 80095c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80095ca:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	4a15      	ldr	r2, [pc, #84]	; (8009624 <TIM_OC2_SetConfig+0xd4>)
 80095d0:	4293      	cmp	r3, r2
 80095d2:	d113      	bne.n	80095fc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80095d4:	693b      	ldr	r3, [r7, #16]
 80095d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80095da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80095dc:	693b      	ldr	r3, [r7, #16]
 80095de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80095e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	695b      	ldr	r3, [r3, #20]
 80095e8:	009b      	lsls	r3, r3, #2
 80095ea:	693a      	ldr	r2, [r7, #16]
 80095ec:	4313      	orrs	r3, r2
 80095ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80095f0:	683b      	ldr	r3, [r7, #0]
 80095f2:	699b      	ldr	r3, [r3, #24]
 80095f4:	009b      	lsls	r3, r3, #2
 80095f6:	693a      	ldr	r2, [r7, #16]
 80095f8:	4313      	orrs	r3, r2
 80095fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	693a      	ldr	r2, [r7, #16]
 8009600:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	68fa      	ldr	r2, [r7, #12]
 8009606:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009608:	683b      	ldr	r3, [r7, #0]
 800960a:	685a      	ldr	r2, [r3, #4]
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	697a      	ldr	r2, [r7, #20]
 8009614:	621a      	str	r2, [r3, #32]
}
 8009616:	bf00      	nop
 8009618:	371c      	adds	r7, #28
 800961a:	46bd      	mov	sp, r7
 800961c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009620:	4770      	bx	lr
 8009622:	bf00      	nop
 8009624:	40010000 	.word	0x40010000

08009628 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009628:	b480      	push	{r7}
 800962a:	b087      	sub	sp, #28
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
 8009630:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6a1b      	ldr	r3, [r3, #32]
 8009636:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6a1b      	ldr	r3, [r3, #32]
 8009642:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	685b      	ldr	r3, [r3, #4]
 8009648:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	69db      	ldr	r3, [r3, #28]
 800964e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009656:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	f023 0303 	bic.w	r3, r3, #3
 800965e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009660:	683b      	ldr	r3, [r7, #0]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	68fa      	ldr	r2, [r7, #12]
 8009666:	4313      	orrs	r3, r2
 8009668:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800966a:	697b      	ldr	r3, [r7, #20]
 800966c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009670:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009672:	683b      	ldr	r3, [r7, #0]
 8009674:	689b      	ldr	r3, [r3, #8]
 8009676:	021b      	lsls	r3, r3, #8
 8009678:	697a      	ldr	r2, [r7, #20]
 800967a:	4313      	orrs	r3, r2
 800967c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	4a1d      	ldr	r2, [pc, #116]	; (80096f8 <TIM_OC3_SetConfig+0xd0>)
 8009682:	4293      	cmp	r3, r2
 8009684:	d10d      	bne.n	80096a2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009686:	697b      	ldr	r3, [r7, #20]
 8009688:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800968c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800968e:	683b      	ldr	r3, [r7, #0]
 8009690:	68db      	ldr	r3, [r3, #12]
 8009692:	021b      	lsls	r3, r3, #8
 8009694:	697a      	ldr	r2, [r7, #20]
 8009696:	4313      	orrs	r3, r2
 8009698:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800969a:	697b      	ldr	r3, [r7, #20]
 800969c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80096a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	4a14      	ldr	r2, [pc, #80]	; (80096f8 <TIM_OC3_SetConfig+0xd0>)
 80096a6:	4293      	cmp	r3, r2
 80096a8:	d113      	bne.n	80096d2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80096aa:	693b      	ldr	r3, [r7, #16]
 80096ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80096b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80096b2:	693b      	ldr	r3, [r7, #16]
 80096b4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80096b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80096ba:	683b      	ldr	r3, [r7, #0]
 80096bc:	695b      	ldr	r3, [r3, #20]
 80096be:	011b      	lsls	r3, r3, #4
 80096c0:	693a      	ldr	r2, [r7, #16]
 80096c2:	4313      	orrs	r3, r2
 80096c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80096c6:	683b      	ldr	r3, [r7, #0]
 80096c8:	699b      	ldr	r3, [r3, #24]
 80096ca:	011b      	lsls	r3, r3, #4
 80096cc:	693a      	ldr	r2, [r7, #16]
 80096ce:	4313      	orrs	r3, r2
 80096d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	693a      	ldr	r2, [r7, #16]
 80096d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	68fa      	ldr	r2, [r7, #12]
 80096dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80096de:	683b      	ldr	r3, [r7, #0]
 80096e0:	685a      	ldr	r2, [r3, #4]
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	697a      	ldr	r2, [r7, #20]
 80096ea:	621a      	str	r2, [r3, #32]
}
 80096ec:	bf00      	nop
 80096ee:	371c      	adds	r7, #28
 80096f0:	46bd      	mov	sp, r7
 80096f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f6:	4770      	bx	lr
 80096f8:	40010000 	.word	0x40010000

080096fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80096fc:	b480      	push	{r7}
 80096fe:	b087      	sub	sp, #28
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
 8009704:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	6a1b      	ldr	r3, [r3, #32]
 800970a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	6a1b      	ldr	r3, [r3, #32]
 8009716:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	685b      	ldr	r3, [r3, #4]
 800971c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	69db      	ldr	r3, [r3, #28]
 8009722:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800972a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009732:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	021b      	lsls	r3, r3, #8
 800973a:	68fa      	ldr	r2, [r7, #12]
 800973c:	4313      	orrs	r3, r2
 800973e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009740:	693b      	ldr	r3, [r7, #16]
 8009742:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009746:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009748:	683b      	ldr	r3, [r7, #0]
 800974a:	689b      	ldr	r3, [r3, #8]
 800974c:	031b      	lsls	r3, r3, #12
 800974e:	693a      	ldr	r2, [r7, #16]
 8009750:	4313      	orrs	r3, r2
 8009752:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	4a10      	ldr	r2, [pc, #64]	; (8009798 <TIM_OC4_SetConfig+0x9c>)
 8009758:	4293      	cmp	r3, r2
 800975a:	d109      	bne.n	8009770 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800975c:	697b      	ldr	r3, [r7, #20]
 800975e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009762:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	695b      	ldr	r3, [r3, #20]
 8009768:	019b      	lsls	r3, r3, #6
 800976a:	697a      	ldr	r2, [r7, #20]
 800976c:	4313      	orrs	r3, r2
 800976e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	697a      	ldr	r2, [r7, #20]
 8009774:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	68fa      	ldr	r2, [r7, #12]
 800977a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	685a      	ldr	r2, [r3, #4]
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	693a      	ldr	r2, [r7, #16]
 8009788:	621a      	str	r2, [r3, #32]
}
 800978a:	bf00      	nop
 800978c:	371c      	adds	r7, #28
 800978e:	46bd      	mov	sp, r7
 8009790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009794:	4770      	bx	lr
 8009796:	bf00      	nop
 8009798:	40010000 	.word	0x40010000

0800979c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800979c:	b480      	push	{r7}
 800979e:	b087      	sub	sp, #28
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	60f8      	str	r0, [r7, #12]
 80097a4:	60b9      	str	r1, [r7, #8]
 80097a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	6a1b      	ldr	r3, [r3, #32]
 80097ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	6a1b      	ldr	r3, [r3, #32]
 80097b2:	f023 0201 	bic.w	r2, r3, #1
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	699b      	ldr	r3, [r3, #24]
 80097be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80097c0:	693b      	ldr	r3, [r7, #16]
 80097c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80097c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	011b      	lsls	r3, r3, #4
 80097cc:	693a      	ldr	r2, [r7, #16]
 80097ce:	4313      	orrs	r3, r2
 80097d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80097d2:	697b      	ldr	r3, [r7, #20]
 80097d4:	f023 030a 	bic.w	r3, r3, #10
 80097d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80097da:	697a      	ldr	r2, [r7, #20]
 80097dc:	68bb      	ldr	r3, [r7, #8]
 80097de:	4313      	orrs	r3, r2
 80097e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	693a      	ldr	r2, [r7, #16]
 80097e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	697a      	ldr	r2, [r7, #20]
 80097ec:	621a      	str	r2, [r3, #32]
}
 80097ee:	bf00      	nop
 80097f0:	371c      	adds	r7, #28
 80097f2:	46bd      	mov	sp, r7
 80097f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f8:	4770      	bx	lr

080097fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80097fa:	b480      	push	{r7}
 80097fc:	b087      	sub	sp, #28
 80097fe:	af00      	add	r7, sp, #0
 8009800:	60f8      	str	r0, [r7, #12]
 8009802:	60b9      	str	r1, [r7, #8]
 8009804:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	6a1b      	ldr	r3, [r3, #32]
 800980a:	f023 0210 	bic.w	r2, r3, #16
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	699b      	ldr	r3, [r3, #24]
 8009816:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	6a1b      	ldr	r3, [r3, #32]
 800981c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800981e:	697b      	ldr	r3, [r7, #20]
 8009820:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009824:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	031b      	lsls	r3, r3, #12
 800982a:	697a      	ldr	r2, [r7, #20]
 800982c:	4313      	orrs	r3, r2
 800982e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009830:	693b      	ldr	r3, [r7, #16]
 8009832:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009836:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009838:	68bb      	ldr	r3, [r7, #8]
 800983a:	011b      	lsls	r3, r3, #4
 800983c:	693a      	ldr	r2, [r7, #16]
 800983e:	4313      	orrs	r3, r2
 8009840:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	697a      	ldr	r2, [r7, #20]
 8009846:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	693a      	ldr	r2, [r7, #16]
 800984c:	621a      	str	r2, [r3, #32]
}
 800984e:	bf00      	nop
 8009850:	371c      	adds	r7, #28
 8009852:	46bd      	mov	sp, r7
 8009854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009858:	4770      	bx	lr

0800985a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800985a:	b480      	push	{r7}
 800985c:	b085      	sub	sp, #20
 800985e:	af00      	add	r7, sp, #0
 8009860:	6078      	str	r0, [r7, #4]
 8009862:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	689b      	ldr	r3, [r3, #8]
 8009868:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009870:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009872:	683a      	ldr	r2, [r7, #0]
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	4313      	orrs	r3, r2
 8009878:	f043 0307 	orr.w	r3, r3, #7
 800987c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	68fa      	ldr	r2, [r7, #12]
 8009882:	609a      	str	r2, [r3, #8]
}
 8009884:	bf00      	nop
 8009886:	3714      	adds	r7, #20
 8009888:	46bd      	mov	sp, r7
 800988a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988e:	4770      	bx	lr

08009890 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009890:	b480      	push	{r7}
 8009892:	b087      	sub	sp, #28
 8009894:	af00      	add	r7, sp, #0
 8009896:	60f8      	str	r0, [r7, #12]
 8009898:	60b9      	str	r1, [r7, #8]
 800989a:	607a      	str	r2, [r7, #4]
 800989c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	689b      	ldr	r3, [r3, #8]
 80098a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80098a4:	697b      	ldr	r3, [r7, #20]
 80098a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80098aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80098ac:	683b      	ldr	r3, [r7, #0]
 80098ae:	021a      	lsls	r2, r3, #8
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	431a      	orrs	r2, r3
 80098b4:	68bb      	ldr	r3, [r7, #8]
 80098b6:	4313      	orrs	r3, r2
 80098b8:	697a      	ldr	r2, [r7, #20]
 80098ba:	4313      	orrs	r3, r2
 80098bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	697a      	ldr	r2, [r7, #20]
 80098c2:	609a      	str	r2, [r3, #8]
}
 80098c4:	bf00      	nop
 80098c6:	371c      	adds	r7, #28
 80098c8:	46bd      	mov	sp, r7
 80098ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ce:	4770      	bx	lr

080098d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80098d0:	b480      	push	{r7}
 80098d2:	b087      	sub	sp, #28
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	60f8      	str	r0, [r7, #12]
 80098d8:	60b9      	str	r1, [r7, #8]
 80098da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80098dc:	68bb      	ldr	r3, [r7, #8]
 80098de:	f003 031f 	and.w	r3, r3, #31
 80098e2:	2201      	movs	r2, #1
 80098e4:	fa02 f303 	lsl.w	r3, r2, r3
 80098e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	6a1a      	ldr	r2, [r3, #32]
 80098ee:	697b      	ldr	r3, [r7, #20]
 80098f0:	43db      	mvns	r3, r3
 80098f2:	401a      	ands	r2, r3
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	6a1a      	ldr	r2, [r3, #32]
 80098fc:	68bb      	ldr	r3, [r7, #8]
 80098fe:	f003 031f 	and.w	r3, r3, #31
 8009902:	6879      	ldr	r1, [r7, #4]
 8009904:	fa01 f303 	lsl.w	r3, r1, r3
 8009908:	431a      	orrs	r2, r3
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	621a      	str	r2, [r3, #32]
}
 800990e:	bf00      	nop
 8009910:	371c      	adds	r7, #28
 8009912:	46bd      	mov	sp, r7
 8009914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009918:	4770      	bx	lr
	...

0800991c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800991c:	b480      	push	{r7}
 800991e:	b085      	sub	sp, #20
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
 8009924:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800992c:	2b01      	cmp	r3, #1
 800992e:	d101      	bne.n	8009934 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009930:	2302      	movs	r3, #2
 8009932:	e050      	b.n	80099d6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2201      	movs	r2, #1
 8009938:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	2202      	movs	r2, #2
 8009940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	685b      	ldr	r3, [r3, #4]
 800994a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	689b      	ldr	r3, [r3, #8]
 8009952:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800995a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800995c:	683b      	ldr	r3, [r7, #0]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	68fa      	ldr	r2, [r7, #12]
 8009962:	4313      	orrs	r3, r2
 8009964:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	68fa      	ldr	r2, [r7, #12]
 800996c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	4a1c      	ldr	r2, [pc, #112]	; (80099e4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009974:	4293      	cmp	r3, r2
 8009976:	d018      	beq.n	80099aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009980:	d013      	beq.n	80099aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	4a18      	ldr	r2, [pc, #96]	; (80099e8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009988:	4293      	cmp	r3, r2
 800998a:	d00e      	beq.n	80099aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	4a16      	ldr	r2, [pc, #88]	; (80099ec <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8009992:	4293      	cmp	r3, r2
 8009994:	d009      	beq.n	80099aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	4a15      	ldr	r2, [pc, #84]	; (80099f0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800999c:	4293      	cmp	r3, r2
 800999e:	d004      	beq.n	80099aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	4a13      	ldr	r2, [pc, #76]	; (80099f4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80099a6:	4293      	cmp	r3, r2
 80099a8:	d10c      	bne.n	80099c4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80099aa:	68bb      	ldr	r3, [r7, #8]
 80099ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80099b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80099b2:	683b      	ldr	r3, [r7, #0]
 80099b4:	685b      	ldr	r3, [r3, #4]
 80099b6:	68ba      	ldr	r2, [r7, #8]
 80099b8:	4313      	orrs	r3, r2
 80099ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	68ba      	ldr	r2, [r7, #8]
 80099c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	2201      	movs	r2, #1
 80099c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	2200      	movs	r2, #0
 80099d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80099d4:	2300      	movs	r3, #0
}
 80099d6:	4618      	mov	r0, r3
 80099d8:	3714      	adds	r7, #20
 80099da:	46bd      	mov	sp, r7
 80099dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e0:	4770      	bx	lr
 80099e2:	bf00      	nop
 80099e4:	40010000 	.word	0x40010000
 80099e8:	40000400 	.word	0x40000400
 80099ec:	40000800 	.word	0x40000800
 80099f0:	40000c00 	.word	0x40000c00
 80099f4:	40014000 	.word	0x40014000

080099f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80099f8:	b480      	push	{r7}
 80099fa:	b083      	sub	sp, #12
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009a00:	bf00      	nop
 8009a02:	370c      	adds	r7, #12
 8009a04:	46bd      	mov	sp, r7
 8009a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0a:	4770      	bx	lr

08009a0c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009a0c:	b480      	push	{r7}
 8009a0e:	b083      	sub	sp, #12
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009a14:	bf00      	nop
 8009a16:	370c      	adds	r7, #12
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1e:	4770      	bx	lr

08009a20 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b082      	sub	sp, #8
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d101      	bne.n	8009a32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009a2e:	2301      	movs	r3, #1
 8009a30:	e03f      	b.n	8009ab2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a38:	b2db      	uxtb	r3, r3
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d106      	bne.n	8009a4c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	2200      	movs	r2, #0
 8009a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009a46:	6878      	ldr	r0, [r7, #4]
 8009a48:	f7fb fd40 	bl	80054cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	2224      	movs	r2, #36	; 0x24
 8009a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	68da      	ldr	r2, [r3, #12]
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009a62:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009a64:	6878      	ldr	r0, [r7, #4]
 8009a66:	f000 f929 	bl	8009cbc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	691a      	ldr	r2, [r3, #16]
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009a78:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	695a      	ldr	r2, [r3, #20]
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009a88:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	68da      	ldr	r2, [r3, #12]
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009a98:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	2220      	movs	r2, #32
 8009aa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2220      	movs	r2, #32
 8009aac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009ab0:	2300      	movs	r3, #0
}
 8009ab2:	4618      	mov	r0, r3
 8009ab4:	3708      	adds	r7, #8
 8009ab6:	46bd      	mov	sp, r7
 8009ab8:	bd80      	pop	{r7, pc}

08009aba <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009aba:	b580      	push	{r7, lr}
 8009abc:	b08a      	sub	sp, #40	; 0x28
 8009abe:	af02      	add	r7, sp, #8
 8009ac0:	60f8      	str	r0, [r7, #12]
 8009ac2:	60b9      	str	r1, [r7, #8]
 8009ac4:	603b      	str	r3, [r7, #0]
 8009ac6:	4613      	mov	r3, r2
 8009ac8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009aca:	2300      	movs	r3, #0
 8009acc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009ad4:	b2db      	uxtb	r3, r3
 8009ad6:	2b20      	cmp	r3, #32
 8009ad8:	d17c      	bne.n	8009bd4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009ada:	68bb      	ldr	r3, [r7, #8]
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d002      	beq.n	8009ae6 <HAL_UART_Transmit+0x2c>
 8009ae0:	88fb      	ldrh	r3, [r7, #6]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d101      	bne.n	8009aea <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009ae6:	2301      	movs	r3, #1
 8009ae8:	e075      	b.n	8009bd6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009af0:	2b01      	cmp	r3, #1
 8009af2:	d101      	bne.n	8009af8 <HAL_UART_Transmit+0x3e>
 8009af4:	2302      	movs	r3, #2
 8009af6:	e06e      	b.n	8009bd6 <HAL_UART_Transmit+0x11c>
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	2201      	movs	r2, #1
 8009afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	2200      	movs	r2, #0
 8009b04:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	2221      	movs	r2, #33	; 0x21
 8009b0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009b0e:	f7fb fd85 	bl	800561c <HAL_GetTick>
 8009b12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	88fa      	ldrh	r2, [r7, #6]
 8009b18:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	88fa      	ldrh	r2, [r7, #6]
 8009b1e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	689b      	ldr	r3, [r3, #8]
 8009b24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009b28:	d108      	bne.n	8009b3c <HAL_UART_Transmit+0x82>
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	691b      	ldr	r3, [r3, #16]
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d104      	bne.n	8009b3c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8009b32:	2300      	movs	r3, #0
 8009b34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009b36:	68bb      	ldr	r3, [r7, #8]
 8009b38:	61bb      	str	r3, [r7, #24]
 8009b3a:	e003      	b.n	8009b44 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009b3c:	68bb      	ldr	r3, [r7, #8]
 8009b3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009b40:	2300      	movs	r3, #0
 8009b42:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	2200      	movs	r2, #0
 8009b48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8009b4c:	e02a      	b.n	8009ba4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009b4e:	683b      	ldr	r3, [r7, #0]
 8009b50:	9300      	str	r3, [sp, #0]
 8009b52:	697b      	ldr	r3, [r7, #20]
 8009b54:	2200      	movs	r2, #0
 8009b56:	2180      	movs	r1, #128	; 0x80
 8009b58:	68f8      	ldr	r0, [r7, #12]
 8009b5a:	f000 f840 	bl	8009bde <UART_WaitOnFlagUntilTimeout>
 8009b5e:	4603      	mov	r3, r0
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d001      	beq.n	8009b68 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009b64:	2303      	movs	r3, #3
 8009b66:	e036      	b.n	8009bd6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8009b68:	69fb      	ldr	r3, [r7, #28]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d10b      	bne.n	8009b86 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009b6e:	69bb      	ldr	r3, [r7, #24]
 8009b70:	881b      	ldrh	r3, [r3, #0]
 8009b72:	461a      	mov	r2, r3
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009b7c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009b7e:	69bb      	ldr	r3, [r7, #24]
 8009b80:	3302      	adds	r3, #2
 8009b82:	61bb      	str	r3, [r7, #24]
 8009b84:	e007      	b.n	8009b96 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009b86:	69fb      	ldr	r3, [r7, #28]
 8009b88:	781a      	ldrb	r2, [r3, #0]
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009b90:	69fb      	ldr	r3, [r7, #28]
 8009b92:	3301      	adds	r3, #1
 8009b94:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009b9a:	b29b      	uxth	r3, r3
 8009b9c:	3b01      	subs	r3, #1
 8009b9e:	b29a      	uxth	r2, r3
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009ba8:	b29b      	uxth	r3, r3
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d1cf      	bne.n	8009b4e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009bae:	683b      	ldr	r3, [r7, #0]
 8009bb0:	9300      	str	r3, [sp, #0]
 8009bb2:	697b      	ldr	r3, [r7, #20]
 8009bb4:	2200      	movs	r2, #0
 8009bb6:	2140      	movs	r1, #64	; 0x40
 8009bb8:	68f8      	ldr	r0, [r7, #12]
 8009bba:	f000 f810 	bl	8009bde <UART_WaitOnFlagUntilTimeout>
 8009bbe:	4603      	mov	r3, r0
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d001      	beq.n	8009bc8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009bc4:	2303      	movs	r3, #3
 8009bc6:	e006      	b.n	8009bd6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	2220      	movs	r2, #32
 8009bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009bd0:	2300      	movs	r3, #0
 8009bd2:	e000      	b.n	8009bd6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8009bd4:	2302      	movs	r3, #2
  }
}
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	3720      	adds	r7, #32
 8009bda:	46bd      	mov	sp, r7
 8009bdc:	bd80      	pop	{r7, pc}

08009bde <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009bde:	b580      	push	{r7, lr}
 8009be0:	b090      	sub	sp, #64	; 0x40
 8009be2:	af00      	add	r7, sp, #0
 8009be4:	60f8      	str	r0, [r7, #12]
 8009be6:	60b9      	str	r1, [r7, #8]
 8009be8:	603b      	str	r3, [r7, #0]
 8009bea:	4613      	mov	r3, r2
 8009bec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009bee:	e050      	b.n	8009c92 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009bf0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009bf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bf6:	d04c      	beq.n	8009c92 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009bf8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d007      	beq.n	8009c0e <UART_WaitOnFlagUntilTimeout+0x30>
 8009bfe:	f7fb fd0d 	bl	800561c <HAL_GetTick>
 8009c02:	4602      	mov	r2, r0
 8009c04:	683b      	ldr	r3, [r7, #0]
 8009c06:	1ad3      	subs	r3, r2, r3
 8009c08:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009c0a:	429a      	cmp	r2, r3
 8009c0c:	d241      	bcs.n	8009c92 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	330c      	adds	r3, #12
 8009c14:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c18:	e853 3f00 	ldrex	r3, [r3]
 8009c1c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c20:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009c24:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	330c      	adds	r3, #12
 8009c2c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009c2e:	637a      	str	r2, [r7, #52]	; 0x34
 8009c30:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c32:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009c34:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009c36:	e841 2300 	strex	r3, r2, [r1]
 8009c3a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009c3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d1e5      	bne.n	8009c0e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	3314      	adds	r3, #20
 8009c48:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c4a:	697b      	ldr	r3, [r7, #20]
 8009c4c:	e853 3f00 	ldrex	r3, [r3]
 8009c50:	613b      	str	r3, [r7, #16]
   return(result);
 8009c52:	693b      	ldr	r3, [r7, #16]
 8009c54:	f023 0301 	bic.w	r3, r3, #1
 8009c58:	63bb      	str	r3, [r7, #56]	; 0x38
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	3314      	adds	r3, #20
 8009c60:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009c62:	623a      	str	r2, [r7, #32]
 8009c64:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c66:	69f9      	ldr	r1, [r7, #28]
 8009c68:	6a3a      	ldr	r2, [r7, #32]
 8009c6a:	e841 2300 	strex	r3, r2, [r1]
 8009c6e:	61bb      	str	r3, [r7, #24]
   return(result);
 8009c70:	69bb      	ldr	r3, [r7, #24]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d1e5      	bne.n	8009c42 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	2220      	movs	r2, #32
 8009c7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	2220      	movs	r2, #32
 8009c82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	2200      	movs	r2, #0
 8009c8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8009c8e:	2303      	movs	r3, #3
 8009c90:	e00f      	b.n	8009cb2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	681a      	ldr	r2, [r3, #0]
 8009c98:	68bb      	ldr	r3, [r7, #8]
 8009c9a:	4013      	ands	r3, r2
 8009c9c:	68ba      	ldr	r2, [r7, #8]
 8009c9e:	429a      	cmp	r2, r3
 8009ca0:	bf0c      	ite	eq
 8009ca2:	2301      	moveq	r3, #1
 8009ca4:	2300      	movne	r3, #0
 8009ca6:	b2db      	uxtb	r3, r3
 8009ca8:	461a      	mov	r2, r3
 8009caa:	79fb      	ldrb	r3, [r7, #7]
 8009cac:	429a      	cmp	r2, r3
 8009cae:	d09f      	beq.n	8009bf0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009cb0:	2300      	movs	r3, #0
}
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	3740      	adds	r7, #64	; 0x40
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	bd80      	pop	{r7, pc}
	...

08009cbc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009cbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009cc0:	b0c0      	sub	sp, #256	; 0x100
 8009cc2:	af00      	add	r7, sp, #0
 8009cc4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	691b      	ldr	r3, [r3, #16]
 8009cd0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009cd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009cd8:	68d9      	ldr	r1, [r3, #12]
 8009cda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009cde:	681a      	ldr	r2, [r3, #0]
 8009ce0:	ea40 0301 	orr.w	r3, r0, r1
 8009ce4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009ce6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009cea:	689a      	ldr	r2, [r3, #8]
 8009cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009cf0:	691b      	ldr	r3, [r3, #16]
 8009cf2:	431a      	orrs	r2, r3
 8009cf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009cf8:	695b      	ldr	r3, [r3, #20]
 8009cfa:	431a      	orrs	r2, r3
 8009cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d00:	69db      	ldr	r3, [r3, #28]
 8009d02:	4313      	orrs	r3, r2
 8009d04:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009d08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	68db      	ldr	r3, [r3, #12]
 8009d10:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009d14:	f021 010c 	bic.w	r1, r1, #12
 8009d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d1c:	681a      	ldr	r2, [r3, #0]
 8009d1e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009d22:	430b      	orrs	r3, r1
 8009d24:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009d26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	695b      	ldr	r3, [r3, #20]
 8009d2e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009d32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d36:	6999      	ldr	r1, [r3, #24]
 8009d38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d3c:	681a      	ldr	r2, [r3, #0]
 8009d3e:	ea40 0301 	orr.w	r3, r0, r1
 8009d42:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009d44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d48:	681a      	ldr	r2, [r3, #0]
 8009d4a:	4b8f      	ldr	r3, [pc, #572]	; (8009f88 <UART_SetConfig+0x2cc>)
 8009d4c:	429a      	cmp	r2, r3
 8009d4e:	d005      	beq.n	8009d5c <UART_SetConfig+0xa0>
 8009d50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d54:	681a      	ldr	r2, [r3, #0]
 8009d56:	4b8d      	ldr	r3, [pc, #564]	; (8009f8c <UART_SetConfig+0x2d0>)
 8009d58:	429a      	cmp	r2, r3
 8009d5a:	d104      	bne.n	8009d66 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009d5c:	f7fe f93e 	bl	8007fdc <HAL_RCC_GetPCLK2Freq>
 8009d60:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009d64:	e003      	b.n	8009d6e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009d66:	f7fe f925 	bl	8007fb4 <HAL_RCC_GetPCLK1Freq>
 8009d6a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009d6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d72:	69db      	ldr	r3, [r3, #28]
 8009d74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009d78:	f040 810c 	bne.w	8009f94 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009d7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009d80:	2200      	movs	r2, #0
 8009d82:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009d86:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8009d8a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8009d8e:	4622      	mov	r2, r4
 8009d90:	462b      	mov	r3, r5
 8009d92:	1891      	adds	r1, r2, r2
 8009d94:	65b9      	str	r1, [r7, #88]	; 0x58
 8009d96:	415b      	adcs	r3, r3
 8009d98:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009d9a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009d9e:	4621      	mov	r1, r4
 8009da0:	eb12 0801 	adds.w	r8, r2, r1
 8009da4:	4629      	mov	r1, r5
 8009da6:	eb43 0901 	adc.w	r9, r3, r1
 8009daa:	f04f 0200 	mov.w	r2, #0
 8009dae:	f04f 0300 	mov.w	r3, #0
 8009db2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009db6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009dba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009dbe:	4690      	mov	r8, r2
 8009dc0:	4699      	mov	r9, r3
 8009dc2:	4623      	mov	r3, r4
 8009dc4:	eb18 0303 	adds.w	r3, r8, r3
 8009dc8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009dcc:	462b      	mov	r3, r5
 8009dce:	eb49 0303 	adc.w	r3, r9, r3
 8009dd2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009dd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009dda:	685b      	ldr	r3, [r3, #4]
 8009ddc:	2200      	movs	r2, #0
 8009dde:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009de2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009de6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009dea:	460b      	mov	r3, r1
 8009dec:	18db      	adds	r3, r3, r3
 8009dee:	653b      	str	r3, [r7, #80]	; 0x50
 8009df0:	4613      	mov	r3, r2
 8009df2:	eb42 0303 	adc.w	r3, r2, r3
 8009df6:	657b      	str	r3, [r7, #84]	; 0x54
 8009df8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009dfc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8009e00:	f7f6 ff4a 	bl	8000c98 <__aeabi_uldivmod>
 8009e04:	4602      	mov	r2, r0
 8009e06:	460b      	mov	r3, r1
 8009e08:	4b61      	ldr	r3, [pc, #388]	; (8009f90 <UART_SetConfig+0x2d4>)
 8009e0a:	fba3 2302 	umull	r2, r3, r3, r2
 8009e0e:	095b      	lsrs	r3, r3, #5
 8009e10:	011c      	lsls	r4, r3, #4
 8009e12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009e16:	2200      	movs	r2, #0
 8009e18:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009e1c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8009e20:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009e24:	4642      	mov	r2, r8
 8009e26:	464b      	mov	r3, r9
 8009e28:	1891      	adds	r1, r2, r2
 8009e2a:	64b9      	str	r1, [r7, #72]	; 0x48
 8009e2c:	415b      	adcs	r3, r3
 8009e2e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009e30:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009e34:	4641      	mov	r1, r8
 8009e36:	eb12 0a01 	adds.w	sl, r2, r1
 8009e3a:	4649      	mov	r1, r9
 8009e3c:	eb43 0b01 	adc.w	fp, r3, r1
 8009e40:	f04f 0200 	mov.w	r2, #0
 8009e44:	f04f 0300 	mov.w	r3, #0
 8009e48:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009e4c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009e50:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009e54:	4692      	mov	sl, r2
 8009e56:	469b      	mov	fp, r3
 8009e58:	4643      	mov	r3, r8
 8009e5a:	eb1a 0303 	adds.w	r3, sl, r3
 8009e5e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009e62:	464b      	mov	r3, r9
 8009e64:	eb4b 0303 	adc.w	r3, fp, r3
 8009e68:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009e70:	685b      	ldr	r3, [r3, #4]
 8009e72:	2200      	movs	r2, #0
 8009e74:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009e78:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009e7c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009e80:	460b      	mov	r3, r1
 8009e82:	18db      	adds	r3, r3, r3
 8009e84:	643b      	str	r3, [r7, #64]	; 0x40
 8009e86:	4613      	mov	r3, r2
 8009e88:	eb42 0303 	adc.w	r3, r2, r3
 8009e8c:	647b      	str	r3, [r7, #68]	; 0x44
 8009e8e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009e92:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8009e96:	f7f6 feff 	bl	8000c98 <__aeabi_uldivmod>
 8009e9a:	4602      	mov	r2, r0
 8009e9c:	460b      	mov	r3, r1
 8009e9e:	4611      	mov	r1, r2
 8009ea0:	4b3b      	ldr	r3, [pc, #236]	; (8009f90 <UART_SetConfig+0x2d4>)
 8009ea2:	fba3 2301 	umull	r2, r3, r3, r1
 8009ea6:	095b      	lsrs	r3, r3, #5
 8009ea8:	2264      	movs	r2, #100	; 0x64
 8009eaa:	fb02 f303 	mul.w	r3, r2, r3
 8009eae:	1acb      	subs	r3, r1, r3
 8009eb0:	00db      	lsls	r3, r3, #3
 8009eb2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8009eb6:	4b36      	ldr	r3, [pc, #216]	; (8009f90 <UART_SetConfig+0x2d4>)
 8009eb8:	fba3 2302 	umull	r2, r3, r3, r2
 8009ebc:	095b      	lsrs	r3, r3, #5
 8009ebe:	005b      	lsls	r3, r3, #1
 8009ec0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009ec4:	441c      	add	r4, r3
 8009ec6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009eca:	2200      	movs	r2, #0
 8009ecc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009ed0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009ed4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009ed8:	4642      	mov	r2, r8
 8009eda:	464b      	mov	r3, r9
 8009edc:	1891      	adds	r1, r2, r2
 8009ede:	63b9      	str	r1, [r7, #56]	; 0x38
 8009ee0:	415b      	adcs	r3, r3
 8009ee2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009ee4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009ee8:	4641      	mov	r1, r8
 8009eea:	1851      	adds	r1, r2, r1
 8009eec:	6339      	str	r1, [r7, #48]	; 0x30
 8009eee:	4649      	mov	r1, r9
 8009ef0:	414b      	adcs	r3, r1
 8009ef2:	637b      	str	r3, [r7, #52]	; 0x34
 8009ef4:	f04f 0200 	mov.w	r2, #0
 8009ef8:	f04f 0300 	mov.w	r3, #0
 8009efc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009f00:	4659      	mov	r1, fp
 8009f02:	00cb      	lsls	r3, r1, #3
 8009f04:	4651      	mov	r1, sl
 8009f06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009f0a:	4651      	mov	r1, sl
 8009f0c:	00ca      	lsls	r2, r1, #3
 8009f0e:	4610      	mov	r0, r2
 8009f10:	4619      	mov	r1, r3
 8009f12:	4603      	mov	r3, r0
 8009f14:	4642      	mov	r2, r8
 8009f16:	189b      	adds	r3, r3, r2
 8009f18:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009f1c:	464b      	mov	r3, r9
 8009f1e:	460a      	mov	r2, r1
 8009f20:	eb42 0303 	adc.w	r3, r2, r3
 8009f24:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f2c:	685b      	ldr	r3, [r3, #4]
 8009f2e:	2200      	movs	r2, #0
 8009f30:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009f34:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009f38:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009f3c:	460b      	mov	r3, r1
 8009f3e:	18db      	adds	r3, r3, r3
 8009f40:	62bb      	str	r3, [r7, #40]	; 0x28
 8009f42:	4613      	mov	r3, r2
 8009f44:	eb42 0303 	adc.w	r3, r2, r3
 8009f48:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009f4a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009f4e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8009f52:	f7f6 fea1 	bl	8000c98 <__aeabi_uldivmod>
 8009f56:	4602      	mov	r2, r0
 8009f58:	460b      	mov	r3, r1
 8009f5a:	4b0d      	ldr	r3, [pc, #52]	; (8009f90 <UART_SetConfig+0x2d4>)
 8009f5c:	fba3 1302 	umull	r1, r3, r3, r2
 8009f60:	095b      	lsrs	r3, r3, #5
 8009f62:	2164      	movs	r1, #100	; 0x64
 8009f64:	fb01 f303 	mul.w	r3, r1, r3
 8009f68:	1ad3      	subs	r3, r2, r3
 8009f6a:	00db      	lsls	r3, r3, #3
 8009f6c:	3332      	adds	r3, #50	; 0x32
 8009f6e:	4a08      	ldr	r2, [pc, #32]	; (8009f90 <UART_SetConfig+0x2d4>)
 8009f70:	fba2 2303 	umull	r2, r3, r2, r3
 8009f74:	095b      	lsrs	r3, r3, #5
 8009f76:	f003 0207 	and.w	r2, r3, #7
 8009f7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	4422      	add	r2, r4
 8009f82:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009f84:	e106      	b.n	800a194 <UART_SetConfig+0x4d8>
 8009f86:	bf00      	nop
 8009f88:	40011000 	.word	0x40011000
 8009f8c:	40011400 	.word	0x40011400
 8009f90:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009f94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009f98:	2200      	movs	r2, #0
 8009f9a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009f9e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009fa2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009fa6:	4642      	mov	r2, r8
 8009fa8:	464b      	mov	r3, r9
 8009faa:	1891      	adds	r1, r2, r2
 8009fac:	6239      	str	r1, [r7, #32]
 8009fae:	415b      	adcs	r3, r3
 8009fb0:	627b      	str	r3, [r7, #36]	; 0x24
 8009fb2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009fb6:	4641      	mov	r1, r8
 8009fb8:	1854      	adds	r4, r2, r1
 8009fba:	4649      	mov	r1, r9
 8009fbc:	eb43 0501 	adc.w	r5, r3, r1
 8009fc0:	f04f 0200 	mov.w	r2, #0
 8009fc4:	f04f 0300 	mov.w	r3, #0
 8009fc8:	00eb      	lsls	r3, r5, #3
 8009fca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009fce:	00e2      	lsls	r2, r4, #3
 8009fd0:	4614      	mov	r4, r2
 8009fd2:	461d      	mov	r5, r3
 8009fd4:	4643      	mov	r3, r8
 8009fd6:	18e3      	adds	r3, r4, r3
 8009fd8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009fdc:	464b      	mov	r3, r9
 8009fde:	eb45 0303 	adc.w	r3, r5, r3
 8009fe2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009fe6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009fea:	685b      	ldr	r3, [r3, #4]
 8009fec:	2200      	movs	r2, #0
 8009fee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009ff2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009ff6:	f04f 0200 	mov.w	r2, #0
 8009ffa:	f04f 0300 	mov.w	r3, #0
 8009ffe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800a002:	4629      	mov	r1, r5
 800a004:	008b      	lsls	r3, r1, #2
 800a006:	4621      	mov	r1, r4
 800a008:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a00c:	4621      	mov	r1, r4
 800a00e:	008a      	lsls	r2, r1, #2
 800a010:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a014:	f7f6 fe40 	bl	8000c98 <__aeabi_uldivmod>
 800a018:	4602      	mov	r2, r0
 800a01a:	460b      	mov	r3, r1
 800a01c:	4b60      	ldr	r3, [pc, #384]	; (800a1a0 <UART_SetConfig+0x4e4>)
 800a01e:	fba3 2302 	umull	r2, r3, r3, r2
 800a022:	095b      	lsrs	r3, r3, #5
 800a024:	011c      	lsls	r4, r3, #4
 800a026:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a02a:	2200      	movs	r2, #0
 800a02c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a030:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a034:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800a038:	4642      	mov	r2, r8
 800a03a:	464b      	mov	r3, r9
 800a03c:	1891      	adds	r1, r2, r2
 800a03e:	61b9      	str	r1, [r7, #24]
 800a040:	415b      	adcs	r3, r3
 800a042:	61fb      	str	r3, [r7, #28]
 800a044:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a048:	4641      	mov	r1, r8
 800a04a:	1851      	adds	r1, r2, r1
 800a04c:	6139      	str	r1, [r7, #16]
 800a04e:	4649      	mov	r1, r9
 800a050:	414b      	adcs	r3, r1
 800a052:	617b      	str	r3, [r7, #20]
 800a054:	f04f 0200 	mov.w	r2, #0
 800a058:	f04f 0300 	mov.w	r3, #0
 800a05c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a060:	4659      	mov	r1, fp
 800a062:	00cb      	lsls	r3, r1, #3
 800a064:	4651      	mov	r1, sl
 800a066:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a06a:	4651      	mov	r1, sl
 800a06c:	00ca      	lsls	r2, r1, #3
 800a06e:	4610      	mov	r0, r2
 800a070:	4619      	mov	r1, r3
 800a072:	4603      	mov	r3, r0
 800a074:	4642      	mov	r2, r8
 800a076:	189b      	adds	r3, r3, r2
 800a078:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a07c:	464b      	mov	r3, r9
 800a07e:	460a      	mov	r2, r1
 800a080:	eb42 0303 	adc.w	r3, r2, r3
 800a084:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a08c:	685b      	ldr	r3, [r3, #4]
 800a08e:	2200      	movs	r2, #0
 800a090:	67bb      	str	r3, [r7, #120]	; 0x78
 800a092:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a094:	f04f 0200 	mov.w	r2, #0
 800a098:	f04f 0300 	mov.w	r3, #0
 800a09c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800a0a0:	4649      	mov	r1, r9
 800a0a2:	008b      	lsls	r3, r1, #2
 800a0a4:	4641      	mov	r1, r8
 800a0a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a0aa:	4641      	mov	r1, r8
 800a0ac:	008a      	lsls	r2, r1, #2
 800a0ae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a0b2:	f7f6 fdf1 	bl	8000c98 <__aeabi_uldivmod>
 800a0b6:	4602      	mov	r2, r0
 800a0b8:	460b      	mov	r3, r1
 800a0ba:	4611      	mov	r1, r2
 800a0bc:	4b38      	ldr	r3, [pc, #224]	; (800a1a0 <UART_SetConfig+0x4e4>)
 800a0be:	fba3 2301 	umull	r2, r3, r3, r1
 800a0c2:	095b      	lsrs	r3, r3, #5
 800a0c4:	2264      	movs	r2, #100	; 0x64
 800a0c6:	fb02 f303 	mul.w	r3, r2, r3
 800a0ca:	1acb      	subs	r3, r1, r3
 800a0cc:	011b      	lsls	r3, r3, #4
 800a0ce:	3332      	adds	r3, #50	; 0x32
 800a0d0:	4a33      	ldr	r2, [pc, #204]	; (800a1a0 <UART_SetConfig+0x4e4>)
 800a0d2:	fba2 2303 	umull	r2, r3, r2, r3
 800a0d6:	095b      	lsrs	r3, r3, #5
 800a0d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a0dc:	441c      	add	r4, r3
 800a0de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a0e2:	2200      	movs	r2, #0
 800a0e4:	673b      	str	r3, [r7, #112]	; 0x70
 800a0e6:	677a      	str	r2, [r7, #116]	; 0x74
 800a0e8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800a0ec:	4642      	mov	r2, r8
 800a0ee:	464b      	mov	r3, r9
 800a0f0:	1891      	adds	r1, r2, r2
 800a0f2:	60b9      	str	r1, [r7, #8]
 800a0f4:	415b      	adcs	r3, r3
 800a0f6:	60fb      	str	r3, [r7, #12]
 800a0f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a0fc:	4641      	mov	r1, r8
 800a0fe:	1851      	adds	r1, r2, r1
 800a100:	6039      	str	r1, [r7, #0]
 800a102:	4649      	mov	r1, r9
 800a104:	414b      	adcs	r3, r1
 800a106:	607b      	str	r3, [r7, #4]
 800a108:	f04f 0200 	mov.w	r2, #0
 800a10c:	f04f 0300 	mov.w	r3, #0
 800a110:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a114:	4659      	mov	r1, fp
 800a116:	00cb      	lsls	r3, r1, #3
 800a118:	4651      	mov	r1, sl
 800a11a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a11e:	4651      	mov	r1, sl
 800a120:	00ca      	lsls	r2, r1, #3
 800a122:	4610      	mov	r0, r2
 800a124:	4619      	mov	r1, r3
 800a126:	4603      	mov	r3, r0
 800a128:	4642      	mov	r2, r8
 800a12a:	189b      	adds	r3, r3, r2
 800a12c:	66bb      	str	r3, [r7, #104]	; 0x68
 800a12e:	464b      	mov	r3, r9
 800a130:	460a      	mov	r2, r1
 800a132:	eb42 0303 	adc.w	r3, r2, r3
 800a136:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a138:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a13c:	685b      	ldr	r3, [r3, #4]
 800a13e:	2200      	movs	r2, #0
 800a140:	663b      	str	r3, [r7, #96]	; 0x60
 800a142:	667a      	str	r2, [r7, #100]	; 0x64
 800a144:	f04f 0200 	mov.w	r2, #0
 800a148:	f04f 0300 	mov.w	r3, #0
 800a14c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800a150:	4649      	mov	r1, r9
 800a152:	008b      	lsls	r3, r1, #2
 800a154:	4641      	mov	r1, r8
 800a156:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a15a:	4641      	mov	r1, r8
 800a15c:	008a      	lsls	r2, r1, #2
 800a15e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a162:	f7f6 fd99 	bl	8000c98 <__aeabi_uldivmod>
 800a166:	4602      	mov	r2, r0
 800a168:	460b      	mov	r3, r1
 800a16a:	4b0d      	ldr	r3, [pc, #52]	; (800a1a0 <UART_SetConfig+0x4e4>)
 800a16c:	fba3 1302 	umull	r1, r3, r3, r2
 800a170:	095b      	lsrs	r3, r3, #5
 800a172:	2164      	movs	r1, #100	; 0x64
 800a174:	fb01 f303 	mul.w	r3, r1, r3
 800a178:	1ad3      	subs	r3, r2, r3
 800a17a:	011b      	lsls	r3, r3, #4
 800a17c:	3332      	adds	r3, #50	; 0x32
 800a17e:	4a08      	ldr	r2, [pc, #32]	; (800a1a0 <UART_SetConfig+0x4e4>)
 800a180:	fba2 2303 	umull	r2, r3, r2, r3
 800a184:	095b      	lsrs	r3, r3, #5
 800a186:	f003 020f 	and.w	r2, r3, #15
 800a18a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	4422      	add	r2, r4
 800a192:	609a      	str	r2, [r3, #8]
}
 800a194:	bf00      	nop
 800a196:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a19a:	46bd      	mov	sp, r7
 800a19c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a1a0:	51eb851f 	.word	0x51eb851f

0800a1a4 <__NVIC_SetPriority>:
{
 800a1a4:	b480      	push	{r7}
 800a1a6:	b083      	sub	sp, #12
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	4603      	mov	r3, r0
 800a1ac:	6039      	str	r1, [r7, #0]
 800a1ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a1b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	db0a      	blt.n	800a1ce <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a1b8:	683b      	ldr	r3, [r7, #0]
 800a1ba:	b2da      	uxtb	r2, r3
 800a1bc:	490c      	ldr	r1, [pc, #48]	; (800a1f0 <__NVIC_SetPriority+0x4c>)
 800a1be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a1c2:	0112      	lsls	r2, r2, #4
 800a1c4:	b2d2      	uxtb	r2, r2
 800a1c6:	440b      	add	r3, r1
 800a1c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800a1cc:	e00a      	b.n	800a1e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a1ce:	683b      	ldr	r3, [r7, #0]
 800a1d0:	b2da      	uxtb	r2, r3
 800a1d2:	4908      	ldr	r1, [pc, #32]	; (800a1f4 <__NVIC_SetPriority+0x50>)
 800a1d4:	79fb      	ldrb	r3, [r7, #7]
 800a1d6:	f003 030f 	and.w	r3, r3, #15
 800a1da:	3b04      	subs	r3, #4
 800a1dc:	0112      	lsls	r2, r2, #4
 800a1de:	b2d2      	uxtb	r2, r2
 800a1e0:	440b      	add	r3, r1
 800a1e2:	761a      	strb	r2, [r3, #24]
}
 800a1e4:	bf00      	nop
 800a1e6:	370c      	adds	r7, #12
 800a1e8:	46bd      	mov	sp, r7
 800a1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ee:	4770      	bx	lr
 800a1f0:	e000e100 	.word	0xe000e100
 800a1f4:	e000ed00 	.word	0xe000ed00

0800a1f8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800a1fc:	4b05      	ldr	r3, [pc, #20]	; (800a214 <SysTick_Handler+0x1c>)
 800a1fe:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800a200:	f002 fee8 	bl	800cfd4 <xTaskGetSchedulerState>
 800a204:	4603      	mov	r3, r0
 800a206:	2b01      	cmp	r3, #1
 800a208:	d001      	beq.n	800a20e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800a20a:	f004 f88d 	bl	800e328 <xPortSysTickHandler>
  }
}
 800a20e:	bf00      	nop
 800a210:	bd80      	pop	{r7, pc}
 800a212:	bf00      	nop
 800a214:	e000e010 	.word	0xe000e010

0800a218 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a218:	b580      	push	{r7, lr}
 800a21a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a21c:	2100      	movs	r1, #0
 800a21e:	f06f 0004 	mvn.w	r0, #4
 800a222:	f7ff ffbf 	bl	800a1a4 <__NVIC_SetPriority>
#endif
}
 800a226:	bf00      	nop
 800a228:	bd80      	pop	{r7, pc}
	...

0800a22c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a22c:	b480      	push	{r7}
 800a22e:	b083      	sub	sp, #12
 800a230:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a232:	f3ef 8305 	mrs	r3, IPSR
 800a236:	603b      	str	r3, [r7, #0]
  return(result);
 800a238:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d003      	beq.n	800a246 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a23e:	f06f 0305 	mvn.w	r3, #5
 800a242:	607b      	str	r3, [r7, #4]
 800a244:	e00c      	b.n	800a260 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a246:	4b0a      	ldr	r3, [pc, #40]	; (800a270 <osKernelInitialize+0x44>)
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d105      	bne.n	800a25a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a24e:	4b08      	ldr	r3, [pc, #32]	; (800a270 <osKernelInitialize+0x44>)
 800a250:	2201      	movs	r2, #1
 800a252:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a254:	2300      	movs	r3, #0
 800a256:	607b      	str	r3, [r7, #4]
 800a258:	e002      	b.n	800a260 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800a25a:	f04f 33ff 	mov.w	r3, #4294967295
 800a25e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a260:	687b      	ldr	r3, [r7, #4]
}
 800a262:	4618      	mov	r0, r3
 800a264:	370c      	adds	r7, #12
 800a266:	46bd      	mov	sp, r7
 800a268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26c:	4770      	bx	lr
 800a26e:	bf00      	nop
 800a270:	20000858 	.word	0x20000858

0800a274 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a274:	b580      	push	{r7, lr}
 800a276:	b082      	sub	sp, #8
 800a278:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a27a:	f3ef 8305 	mrs	r3, IPSR
 800a27e:	603b      	str	r3, [r7, #0]
  return(result);
 800a280:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a282:	2b00      	cmp	r3, #0
 800a284:	d003      	beq.n	800a28e <osKernelStart+0x1a>
    stat = osErrorISR;
 800a286:	f06f 0305 	mvn.w	r3, #5
 800a28a:	607b      	str	r3, [r7, #4]
 800a28c:	e010      	b.n	800a2b0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a28e:	4b0b      	ldr	r3, [pc, #44]	; (800a2bc <osKernelStart+0x48>)
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	2b01      	cmp	r3, #1
 800a294:	d109      	bne.n	800a2aa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a296:	f7ff ffbf 	bl	800a218 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a29a:	4b08      	ldr	r3, [pc, #32]	; (800a2bc <osKernelStart+0x48>)
 800a29c:	2202      	movs	r2, #2
 800a29e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a2a0:	f002 fa1a 	bl	800c6d8 <vTaskStartScheduler>
      stat = osOK;
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	607b      	str	r3, [r7, #4]
 800a2a8:	e002      	b.n	800a2b0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800a2aa:	f04f 33ff 	mov.w	r3, #4294967295
 800a2ae:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a2b0:	687b      	ldr	r3, [r7, #4]
}
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	3708      	adds	r7, #8
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	bd80      	pop	{r7, pc}
 800a2ba:	bf00      	nop
 800a2bc:	20000858 	.word	0x20000858

0800a2c0 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800a2c0:	b580      	push	{r7, lr}
 800a2c2:	b082      	sub	sp, #8
 800a2c4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a2c6:	f3ef 8305 	mrs	r3, IPSR
 800a2ca:	603b      	str	r3, [r7, #0]
  return(result);
 800a2cc:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d003      	beq.n	800a2da <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800a2d2:	f002 fb2d 	bl	800c930 <xTaskGetTickCountFromISR>
 800a2d6:	6078      	str	r0, [r7, #4]
 800a2d8:	e002      	b.n	800a2e0 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800a2da:	f002 fb19 	bl	800c910 <xTaskGetTickCount>
 800a2de:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800a2e0:	687b      	ldr	r3, [r7, #4]
}
 800a2e2:	4618      	mov	r0, r3
 800a2e4:	3708      	adds	r7, #8
 800a2e6:	46bd      	mov	sp, r7
 800a2e8:	bd80      	pop	{r7, pc}

0800a2ea <osKernelGetTickFreq>:

uint32_t osKernelGetTickFreq (void) {
 800a2ea:	b480      	push	{r7}
 800a2ec:	af00      	add	r7, sp, #0
  return (configTICK_RATE_HZ);
 800a2ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
}
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	46bd      	mov	sp, r7
 800a2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fa:	4770      	bx	lr

0800a2fc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a2fc:	b580      	push	{r7, lr}
 800a2fe:	b08e      	sub	sp, #56	; 0x38
 800a300:	af04      	add	r7, sp, #16
 800a302:	60f8      	str	r0, [r7, #12]
 800a304:	60b9      	str	r1, [r7, #8]
 800a306:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a308:	2300      	movs	r3, #0
 800a30a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a30c:	f3ef 8305 	mrs	r3, IPSR
 800a310:	617b      	str	r3, [r7, #20]
  return(result);
 800a312:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800a314:	2b00      	cmp	r3, #0
 800a316:	d17e      	bne.n	800a416 <osThreadNew+0x11a>
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d07b      	beq.n	800a416 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800a31e:	2380      	movs	r3, #128	; 0x80
 800a320:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800a322:	2318      	movs	r3, #24
 800a324:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800a326:	2300      	movs	r3, #0
 800a328:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800a32a:	f04f 33ff 	mov.w	r3, #4294967295
 800a32e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d045      	beq.n	800a3c2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d002      	beq.n	800a344 <osThreadNew+0x48>
        name = attr->name;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	699b      	ldr	r3, [r3, #24]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d002      	beq.n	800a352 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	699b      	ldr	r3, [r3, #24]
 800a350:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a352:	69fb      	ldr	r3, [r7, #28]
 800a354:	2b00      	cmp	r3, #0
 800a356:	d008      	beq.n	800a36a <osThreadNew+0x6e>
 800a358:	69fb      	ldr	r3, [r7, #28]
 800a35a:	2b38      	cmp	r3, #56	; 0x38
 800a35c:	d805      	bhi.n	800a36a <osThreadNew+0x6e>
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	685b      	ldr	r3, [r3, #4]
 800a362:	f003 0301 	and.w	r3, r3, #1
 800a366:	2b00      	cmp	r3, #0
 800a368:	d001      	beq.n	800a36e <osThreadNew+0x72>
        return (NULL);
 800a36a:	2300      	movs	r3, #0
 800a36c:	e054      	b.n	800a418 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	695b      	ldr	r3, [r3, #20]
 800a372:	2b00      	cmp	r3, #0
 800a374:	d003      	beq.n	800a37e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	695b      	ldr	r3, [r3, #20]
 800a37a:	089b      	lsrs	r3, r3, #2
 800a37c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	689b      	ldr	r3, [r3, #8]
 800a382:	2b00      	cmp	r3, #0
 800a384:	d00e      	beq.n	800a3a4 <osThreadNew+0xa8>
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	68db      	ldr	r3, [r3, #12]
 800a38a:	2ba7      	cmp	r3, #167	; 0xa7
 800a38c:	d90a      	bls.n	800a3a4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a392:	2b00      	cmp	r3, #0
 800a394:	d006      	beq.n	800a3a4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	695b      	ldr	r3, [r3, #20]
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d002      	beq.n	800a3a4 <osThreadNew+0xa8>
        mem = 1;
 800a39e:	2301      	movs	r3, #1
 800a3a0:	61bb      	str	r3, [r7, #24]
 800a3a2:	e010      	b.n	800a3c6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	689b      	ldr	r3, [r3, #8]
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d10c      	bne.n	800a3c6 <osThreadNew+0xca>
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	68db      	ldr	r3, [r3, #12]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d108      	bne.n	800a3c6 <osThreadNew+0xca>
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	691b      	ldr	r3, [r3, #16]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d104      	bne.n	800a3c6 <osThreadNew+0xca>
          mem = 0;
 800a3bc:	2300      	movs	r3, #0
 800a3be:	61bb      	str	r3, [r7, #24]
 800a3c0:	e001      	b.n	800a3c6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a3c6:	69bb      	ldr	r3, [r7, #24]
 800a3c8:	2b01      	cmp	r3, #1
 800a3ca:	d110      	bne.n	800a3ee <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800a3d0:	687a      	ldr	r2, [r7, #4]
 800a3d2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a3d4:	9202      	str	r2, [sp, #8]
 800a3d6:	9301      	str	r3, [sp, #4]
 800a3d8:	69fb      	ldr	r3, [r7, #28]
 800a3da:	9300      	str	r3, [sp, #0]
 800a3dc:	68bb      	ldr	r3, [r7, #8]
 800a3de:	6a3a      	ldr	r2, [r7, #32]
 800a3e0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a3e2:	68f8      	ldr	r0, [r7, #12]
 800a3e4:	f001 ff42 	bl	800c26c <xTaskCreateStatic>
 800a3e8:	4603      	mov	r3, r0
 800a3ea:	613b      	str	r3, [r7, #16]
 800a3ec:	e013      	b.n	800a416 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800a3ee:	69bb      	ldr	r3, [r7, #24]
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d110      	bne.n	800a416 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a3f4:	6a3b      	ldr	r3, [r7, #32]
 800a3f6:	b29a      	uxth	r2, r3
 800a3f8:	f107 0310 	add.w	r3, r7, #16
 800a3fc:	9301      	str	r3, [sp, #4]
 800a3fe:	69fb      	ldr	r3, [r7, #28]
 800a400:	9300      	str	r3, [sp, #0]
 800a402:	68bb      	ldr	r3, [r7, #8]
 800a404:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a406:	68f8      	ldr	r0, [r7, #12]
 800a408:	f001 ff8d 	bl	800c326 <xTaskCreate>
 800a40c:	4603      	mov	r3, r0
 800a40e:	2b01      	cmp	r3, #1
 800a410:	d001      	beq.n	800a416 <osThreadNew+0x11a>
            hTask = NULL;
 800a412:	2300      	movs	r3, #0
 800a414:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a416:	693b      	ldr	r3, [r7, #16]
}
 800a418:	4618      	mov	r0, r3
 800a41a:	3728      	adds	r7, #40	; 0x28
 800a41c:	46bd      	mov	sp, r7
 800a41e:	bd80      	pop	{r7, pc}

0800a420 <osThreadYield>:
  }

  return (prio);
}

osStatus_t osThreadYield (void) {
 800a420:	b480      	push	{r7}
 800a422:	b083      	sub	sp, #12
 800a424:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a426:	f3ef 8305 	mrs	r3, IPSR
 800a42a:	603b      	str	r3, [r7, #0]
  return(result);
 800a42c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d003      	beq.n	800a43a <osThreadYield+0x1a>
    stat = osErrorISR;
 800a432:	f06f 0305 	mvn.w	r3, #5
 800a436:	607b      	str	r3, [r7, #4]
 800a438:	e009      	b.n	800a44e <osThreadYield+0x2e>
  } else {
    stat = osOK;
 800a43a:	2300      	movs	r3, #0
 800a43c:	607b      	str	r3, [r7, #4]
    taskYIELD();
 800a43e:	4b07      	ldr	r3, [pc, #28]	; (800a45c <osThreadYield+0x3c>)
 800a440:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a444:	601a      	str	r2, [r3, #0]
 800a446:	f3bf 8f4f 	dsb	sy
 800a44a:	f3bf 8f6f 	isb	sy
  }

  return (stat);
 800a44e:	687b      	ldr	r3, [r7, #4]
}
 800a450:	4618      	mov	r0, r3
 800a452:	370c      	adds	r7, #12
 800a454:	46bd      	mov	sp, r7
 800a456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45a:	4770      	bx	lr
 800a45c:	e000ed04 	.word	0xe000ed04

0800a460 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800a460:	b580      	push	{r7, lr}
 800a462:	b088      	sub	sp, #32
 800a464:	af02      	add	r7, sp, #8
 800a466:	6078      	str	r0, [r7, #4]
 800a468:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800a46e:	697b      	ldr	r3, [r7, #20]
 800a470:	2b00      	cmp	r3, #0
 800a472:	d002      	beq.n	800a47a <osThreadFlagsSet+0x1a>
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	2b00      	cmp	r3, #0
 800a478:	da03      	bge.n	800a482 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800a47a:	f06f 0303 	mvn.w	r3, #3
 800a47e:	60fb      	str	r3, [r7, #12]
 800a480:	e035      	b.n	800a4ee <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 800a482:	f04f 33ff 	mov.w	r3, #4294967295
 800a486:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a488:	f3ef 8305 	mrs	r3, IPSR
 800a48c:	613b      	str	r3, [r7, #16]
  return(result);
 800a48e:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 800a490:	2b00      	cmp	r3, #0
 800a492:	d01f      	beq.n	800a4d4 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 800a494:	2300      	movs	r3, #0
 800a496:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 800a498:	f107 0308 	add.w	r3, r7, #8
 800a49c:	9300      	str	r3, [sp, #0]
 800a49e:	2300      	movs	r3, #0
 800a4a0:	2201      	movs	r2, #1
 800a4a2:	6839      	ldr	r1, [r7, #0]
 800a4a4:	6978      	ldr	r0, [r7, #20]
 800a4a6:	f003 f83d 	bl	800d524 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800a4aa:	f107 030c 	add.w	r3, r7, #12
 800a4ae:	2200      	movs	r2, #0
 800a4b0:	9200      	str	r2, [sp, #0]
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	2100      	movs	r1, #0
 800a4b6:	6978      	ldr	r0, [r7, #20]
 800a4b8:	f003 f834 	bl	800d524 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800a4bc:	68bb      	ldr	r3, [r7, #8]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d015      	beq.n	800a4ee <osThreadFlagsSet+0x8e>
 800a4c2:	4b0d      	ldr	r3, [pc, #52]	; (800a4f8 <osThreadFlagsSet+0x98>)
 800a4c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a4c8:	601a      	str	r2, [r3, #0]
 800a4ca:	f3bf 8f4f 	dsb	sy
 800a4ce:	f3bf 8f6f 	isb	sy
 800a4d2:	e00c      	b.n	800a4ee <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800a4d4:	2300      	movs	r3, #0
 800a4d6:	2201      	movs	r2, #1
 800a4d8:	6839      	ldr	r1, [r7, #0]
 800a4da:	6978      	ldr	r0, [r7, #20]
 800a4dc:	f002 ff64 	bl	800d3a8 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800a4e0:	f107 030c 	add.w	r3, r7, #12
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	2100      	movs	r1, #0
 800a4e8:	6978      	ldr	r0, [r7, #20]
 800a4ea:	f002 ff5d 	bl	800d3a8 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800a4ee:	68fb      	ldr	r3, [r7, #12]
}
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	3718      	adds	r7, #24
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	bd80      	pop	{r7, pc}
 800a4f8:	e000ed04 	.word	0xe000ed04

0800a4fc <osThreadFlagsClear>:

uint32_t osThreadFlagsClear (uint32_t flags) {
 800a4fc:	b580      	push	{r7, lr}
 800a4fe:	b086      	sub	sp, #24
 800a500:	af00      	add	r7, sp, #0
 800a502:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a504:	f3ef 8305 	mrs	r3, IPSR
 800a508:	60fb      	str	r3, [r7, #12]
  return(result);
 800a50a:	68fb      	ldr	r3, [r7, #12]
  TaskHandle_t hTask;
  uint32_t rflags, cflags;

  if (IS_IRQ()) {
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d003      	beq.n	800a518 <osThreadFlagsClear+0x1c>
    rflags = (uint32_t)osErrorISR;
 800a510:	f06f 0305 	mvn.w	r3, #5
 800a514:	617b      	str	r3, [r7, #20]
 800a516:	e02a      	b.n	800a56e <osThreadFlagsClear+0x72>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	da03      	bge.n	800a526 <osThreadFlagsClear+0x2a>
    rflags = (uint32_t)osErrorParameter;
 800a51e:	f06f 0303 	mvn.w	r3, #3
 800a522:	617b      	str	r3, [r7, #20]
 800a524:	e023      	b.n	800a56e <osThreadFlagsClear+0x72>
  }
  else {
    hTask = xTaskGetCurrentTaskHandle();
 800a526:	f002 fd45 	bl	800cfb4 <xTaskGetCurrentTaskHandle>
 800a52a:	6138      	str	r0, [r7, #16]

    if (xTaskNotifyAndQuery (hTask, 0, eNoAction, &cflags) == pdPASS) {
 800a52c:	f107 0308 	add.w	r3, r7, #8
 800a530:	2200      	movs	r2, #0
 800a532:	2100      	movs	r1, #0
 800a534:	6938      	ldr	r0, [r7, #16]
 800a536:	f002 ff37 	bl	800d3a8 <xTaskGenericNotify>
 800a53a:	4603      	mov	r3, r0
 800a53c:	2b01      	cmp	r3, #1
 800a53e:	d113      	bne.n	800a568 <osThreadFlagsClear+0x6c>
      rflags = cflags;
 800a540:	68bb      	ldr	r3, [r7, #8]
 800a542:	617b      	str	r3, [r7, #20]
      cflags &= ~flags;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	43da      	mvns	r2, r3
 800a548:	68bb      	ldr	r3, [r7, #8]
 800a54a:	4013      	ands	r3, r2
 800a54c:	60bb      	str	r3, [r7, #8]

      if (xTaskNotify (hTask, cflags, eSetValueWithOverwrite) != pdPASS) {
 800a54e:	68b9      	ldr	r1, [r7, #8]
 800a550:	2300      	movs	r3, #0
 800a552:	2203      	movs	r2, #3
 800a554:	6938      	ldr	r0, [r7, #16]
 800a556:	f002 ff27 	bl	800d3a8 <xTaskGenericNotify>
 800a55a:	4603      	mov	r3, r0
 800a55c:	2b01      	cmp	r3, #1
 800a55e:	d006      	beq.n	800a56e <osThreadFlagsClear+0x72>
        rflags = (uint32_t)osError;
 800a560:	f04f 33ff 	mov.w	r3, #4294967295
 800a564:	617b      	str	r3, [r7, #20]
 800a566:	e002      	b.n	800a56e <osThreadFlagsClear+0x72>
      }
    }
    else {
      rflags = (uint32_t)osError;
 800a568:	f04f 33ff 	mov.w	r3, #4294967295
 800a56c:	617b      	str	r3, [r7, #20]
    }
  }

  /* Return flags before clearing */
  return (rflags);
 800a56e:	697b      	ldr	r3, [r7, #20]
}
 800a570:	4618      	mov	r0, r3
 800a572:	3718      	adds	r7, #24
 800a574:	46bd      	mov	sp, r7
 800a576:	bd80      	pop	{r7, pc}

0800a578 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800a578:	b580      	push	{r7, lr}
 800a57a:	b08c      	sub	sp, #48	; 0x30
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	60f8      	str	r0, [r7, #12]
 800a580:	60b9      	str	r1, [r7, #8]
 800a582:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a584:	f3ef 8305 	mrs	r3, IPSR
 800a588:	617b      	str	r3, [r7, #20]
  return(result);
 800a58a:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d003      	beq.n	800a598 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 800a590:	f06f 0305 	mvn.w	r3, #5
 800a594:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a596:	e06b      	b.n	800a670 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	da03      	bge.n	800a5a6 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 800a59e:	f06f 0303 	mvn.w	r3, #3
 800a5a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a5a4:	e064      	b.n	800a670 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800a5a6:	68bb      	ldr	r3, [r7, #8]
 800a5a8:	f003 0302 	and.w	r3, r3, #2
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d002      	beq.n	800a5b6 <osThreadFlagsWait+0x3e>
      clear = 0U;
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	62bb      	str	r3, [r7, #40]	; 0x28
 800a5b4:	e001      	b.n	800a5ba <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = 0U;
 800a5ba:	2300      	movs	r3, #0
 800a5bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    tout   = timeout;
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	627b      	str	r3, [r7, #36]	; 0x24

    t0 = xTaskGetTickCount();
 800a5c2:	f002 f9a5 	bl	800c910 <xTaskGetTickCount>
 800a5c6:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800a5c8:	f107 0210 	add.w	r2, r7, #16
 800a5cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5ce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a5d0:	2000      	movs	r0, #0
 800a5d2:	f002 fe89 	bl	800d2e8 <xTaskNotifyWait>
 800a5d6:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 800a5d8:	69fb      	ldr	r3, [r7, #28]
 800a5da:	2b01      	cmp	r3, #1
 800a5dc:	d137      	bne.n	800a64e <osThreadFlagsWait+0xd6>
        rflags &= flags;
 800a5de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	4013      	ands	r3, r2
 800a5e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        rflags |= nval;
 800a5e6:	693b      	ldr	r3, [r7, #16]
 800a5e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a5ea:	4313      	orrs	r3, r2
 800a5ec:	62fb      	str	r3, [r7, #44]	; 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800a5ee:	68bb      	ldr	r3, [r7, #8]
 800a5f0:	f003 0301 	and.w	r3, r3, #1
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d00c      	beq.n	800a612 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 800a5f8:	68fa      	ldr	r2, [r7, #12]
 800a5fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5fc:	4013      	ands	r3, r2
 800a5fe:	68fa      	ldr	r2, [r7, #12]
 800a600:	429a      	cmp	r2, r3
 800a602:	d032      	beq.n	800a66a <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	2b00      	cmp	r3, #0
 800a608:	d10f      	bne.n	800a62a <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800a60a:	f06f 0302 	mvn.w	r3, #2
 800a60e:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800a610:	e02e      	b.n	800a670 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800a612:	68fa      	ldr	r2, [r7, #12]
 800a614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a616:	4013      	ands	r3, r2
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d128      	bne.n	800a66e <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d103      	bne.n	800a62a <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800a622:	f06f 0302 	mvn.w	r3, #2
 800a626:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800a628:	e022      	b.n	800a670 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800a62a:	f002 f971 	bl	800c910 <xTaskGetTickCount>
 800a62e:	4602      	mov	r2, r0
 800a630:	6a3b      	ldr	r3, [r7, #32]
 800a632:	1ad3      	subs	r3, r2, r3
 800a634:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 800a636:	69ba      	ldr	r2, [r7, #24]
 800a638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a63a:	429a      	cmp	r2, r3
 800a63c:	d902      	bls.n	800a644 <osThreadFlagsWait+0xcc>
          tout  = 0;
 800a63e:	2300      	movs	r3, #0
 800a640:	627b      	str	r3, [r7, #36]	; 0x24
 800a642:	e00e      	b.n	800a662 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 800a644:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a646:	69bb      	ldr	r3, [r7, #24]
 800a648:	1ad3      	subs	r3, r2, r3
 800a64a:	627b      	str	r3, [r7, #36]	; 0x24
 800a64c:	e009      	b.n	800a662 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d103      	bne.n	800a65c <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 800a654:	f06f 0302 	mvn.w	r3, #2
 800a658:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a65a:	e002      	b.n	800a662 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800a65c:	f06f 0301 	mvn.w	r3, #1
 800a660:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800a662:	69fb      	ldr	r3, [r7, #28]
 800a664:	2b00      	cmp	r3, #0
 800a666:	d1af      	bne.n	800a5c8 <osThreadFlagsWait+0x50>
 800a668:	e002      	b.n	800a670 <osThreadFlagsWait+0xf8>
            break;
 800a66a:	bf00      	nop
 800a66c:	e000      	b.n	800a670 <osThreadFlagsWait+0xf8>
            break;
 800a66e:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800a670:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800a672:	4618      	mov	r0, r3
 800a674:	3730      	adds	r7, #48	; 0x30
 800a676:	46bd      	mov	sp, r7
 800a678:	bd80      	pop	{r7, pc}

0800a67a <osDelayUntil>:
  }

  return (stat);
}

osStatus_t osDelayUntil (uint32_t ticks) {
 800a67a:	b580      	push	{r7, lr}
 800a67c:	b086      	sub	sp, #24
 800a67e:	af00      	add	r7, sp, #0
 800a680:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a682:	f3ef 8305 	mrs	r3, IPSR
 800a686:	60fb      	str	r3, [r7, #12]
  return(result);
 800a688:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d003      	beq.n	800a696 <osDelayUntil+0x1c>
    stat = osErrorISR;
 800a68e:	f06f 0305 	mvn.w	r3, #5
 800a692:	617b      	str	r3, [r7, #20]
 800a694:	e019      	b.n	800a6ca <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 800a696:	2300      	movs	r3, #0
 800a698:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 800a69a:	f002 f939 	bl	800c910 <xTaskGetTickCount>
 800a69e:	4603      	mov	r3, r0
 800a6a0:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 800a6a2:	68bb      	ldr	r3, [r7, #8]
 800a6a4:	687a      	ldr	r2, [r7, #4]
 800a6a6:	1ad3      	subs	r3, r2, r3
 800a6a8:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 800a6aa:	693b      	ldr	r3, [r7, #16]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d009      	beq.n	800a6c4 <osDelayUntil+0x4a>
 800a6b0:	693b      	ldr	r3, [r7, #16]
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	db06      	blt.n	800a6c4 <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 800a6b6:	f107 0308 	add.w	r3, r7, #8
 800a6ba:	6939      	ldr	r1, [r7, #16]
 800a6bc:	4618      	mov	r0, r3
 800a6be:	f001 ff8d 	bl	800c5dc <vTaskDelayUntil>
 800a6c2:	e002      	b.n	800a6ca <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 800a6c4:	f06f 0303 	mvn.w	r3, #3
 800a6c8:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800a6ca:	697b      	ldr	r3, [r7, #20]
}
 800a6cc:	4618      	mov	r0, r3
 800a6ce:	3718      	adds	r7, #24
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	bd80      	pop	{r7, pc}

0800a6d4 <TimerCallback>:

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 800a6d4:	b580      	push	{r7, lr}
 800a6d6:	b084      	sub	sp, #16
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800a6dc:	6878      	ldr	r0, [r7, #4]
 800a6de:	f003 fc41 	bl	800df64 <pvTimerGetTimerID>
 800a6e2:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d005      	beq.n	800a6f6 <TimerCallback+0x22>
    callb->func (callb->arg);
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	68fa      	ldr	r2, [r7, #12]
 800a6f0:	6852      	ldr	r2, [r2, #4]
 800a6f2:	4610      	mov	r0, r2
 800a6f4:	4798      	blx	r3
  }
}
 800a6f6:	bf00      	nop
 800a6f8:	3710      	adds	r7, #16
 800a6fa:	46bd      	mov	sp, r7
 800a6fc:	bd80      	pop	{r7, pc}
	...

0800a700 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 800a700:	b580      	push	{r7, lr}
 800a702:	b08c      	sub	sp, #48	; 0x30
 800a704:	af02      	add	r7, sp, #8
 800a706:	60f8      	str	r0, [r7, #12]
 800a708:	607a      	str	r2, [r7, #4]
 800a70a:	603b      	str	r3, [r7, #0]
 800a70c:	460b      	mov	r3, r1
 800a70e:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 800a710:	2300      	movs	r3, #0
 800a712:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a714:	f3ef 8305 	mrs	r3, IPSR
 800a718:	613b      	str	r3, [r7, #16]
  return(result);
 800a71a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d163      	bne.n	800a7e8 <osTimerNew+0xe8>
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	2b00      	cmp	r3, #0
 800a724:	d060      	beq.n	800a7e8 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800a726:	2008      	movs	r0, #8
 800a728:	f003 fe8e 	bl	800e448 <pvPortMalloc>
 800a72c:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 800a72e:	697b      	ldr	r3, [r7, #20]
 800a730:	2b00      	cmp	r3, #0
 800a732:	d059      	beq.n	800a7e8 <osTimerNew+0xe8>
      callb->func = func;
 800a734:	697b      	ldr	r3, [r7, #20]
 800a736:	68fa      	ldr	r2, [r7, #12]
 800a738:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800a73a:	697b      	ldr	r3, [r7, #20]
 800a73c:	687a      	ldr	r2, [r7, #4]
 800a73e:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 800a740:	7afb      	ldrb	r3, [r7, #11]
 800a742:	2b00      	cmp	r3, #0
 800a744:	d102      	bne.n	800a74c <osTimerNew+0x4c>
        reload = pdFALSE;
 800a746:	2300      	movs	r3, #0
 800a748:	61fb      	str	r3, [r7, #28]
 800a74a:	e001      	b.n	800a750 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 800a74c:	2301      	movs	r3, #1
 800a74e:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 800a750:	f04f 33ff 	mov.w	r3, #4294967295
 800a754:	61bb      	str	r3, [r7, #24]
      name = NULL;
 800a756:	2300      	movs	r3, #0
 800a758:	627b      	str	r3, [r7, #36]	; 0x24

      if (attr != NULL) {
 800a75a:	683b      	ldr	r3, [r7, #0]
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d01c      	beq.n	800a79a <osTimerNew+0x9a>
        if (attr->name != NULL) {
 800a760:	683b      	ldr	r3, [r7, #0]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	2b00      	cmp	r3, #0
 800a766:	d002      	beq.n	800a76e <osTimerNew+0x6e>
          name = attr->name;
 800a768:	683b      	ldr	r3, [r7, #0]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800a76e:	683b      	ldr	r3, [r7, #0]
 800a770:	689b      	ldr	r3, [r3, #8]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d006      	beq.n	800a784 <osTimerNew+0x84>
 800a776:	683b      	ldr	r3, [r7, #0]
 800a778:	68db      	ldr	r3, [r3, #12]
 800a77a:	2b2b      	cmp	r3, #43	; 0x2b
 800a77c:	d902      	bls.n	800a784 <osTimerNew+0x84>
          mem = 1;
 800a77e:	2301      	movs	r3, #1
 800a780:	61bb      	str	r3, [r7, #24]
 800a782:	e00c      	b.n	800a79e <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800a784:	683b      	ldr	r3, [r7, #0]
 800a786:	689b      	ldr	r3, [r3, #8]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d108      	bne.n	800a79e <osTimerNew+0x9e>
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	68db      	ldr	r3, [r3, #12]
 800a790:	2b00      	cmp	r3, #0
 800a792:	d104      	bne.n	800a79e <osTimerNew+0x9e>
            mem = 0;
 800a794:	2300      	movs	r3, #0
 800a796:	61bb      	str	r3, [r7, #24]
 800a798:	e001      	b.n	800a79e <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 800a79a:	2300      	movs	r3, #0
 800a79c:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800a79e:	69bb      	ldr	r3, [r7, #24]
 800a7a0:	2b01      	cmp	r3, #1
 800a7a2:	d10c      	bne.n	800a7be <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 800a7a4:	683b      	ldr	r3, [r7, #0]
 800a7a6:	689b      	ldr	r3, [r3, #8]
 800a7a8:	9301      	str	r3, [sp, #4]
 800a7aa:	4b12      	ldr	r3, [pc, #72]	; (800a7f4 <osTimerNew+0xf4>)
 800a7ac:	9300      	str	r3, [sp, #0]
 800a7ae:	697b      	ldr	r3, [r7, #20]
 800a7b0:	69fa      	ldr	r2, [r7, #28]
 800a7b2:	2101      	movs	r1, #1
 800a7b4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a7b6:	f003 f856 	bl	800d866 <xTimerCreateStatic>
 800a7ba:	6238      	str	r0, [r7, #32]
 800a7bc:	e00b      	b.n	800a7d6 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 800a7be:	69bb      	ldr	r3, [r7, #24]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d108      	bne.n	800a7d6 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 800a7c4:	4b0b      	ldr	r3, [pc, #44]	; (800a7f4 <osTimerNew+0xf4>)
 800a7c6:	9300      	str	r3, [sp, #0]
 800a7c8:	697b      	ldr	r3, [r7, #20]
 800a7ca:	69fa      	ldr	r2, [r7, #28]
 800a7cc:	2101      	movs	r1, #1
 800a7ce:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a7d0:	f003 f828 	bl	800d824 <xTimerCreate>
 800a7d4:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 800a7d6:	6a3b      	ldr	r3, [r7, #32]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d105      	bne.n	800a7e8 <osTimerNew+0xe8>
 800a7dc:	697b      	ldr	r3, [r7, #20]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d002      	beq.n	800a7e8 <osTimerNew+0xe8>
        vPortFree (callb);
 800a7e2:	6978      	ldr	r0, [r7, #20]
 800a7e4:	f003 fefc 	bl	800e5e0 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 800a7e8:	6a3b      	ldr	r3, [r7, #32]
}
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	3728      	adds	r7, #40	; 0x28
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	bd80      	pop	{r7, pc}
 800a7f2:	bf00      	nop
 800a7f4:	0800a6d5 	.word	0x0800a6d5

0800a7f8 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 800a7f8:	b580      	push	{r7, lr}
 800a7fa:	b088      	sub	sp, #32
 800a7fc:	af02      	add	r7, sp, #8
 800a7fe:	6078      	str	r0, [r7, #4]
 800a800:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a806:	f3ef 8305 	mrs	r3, IPSR
 800a80a:	60fb      	str	r3, [r7, #12]
  return(result);
 800a80c:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d003      	beq.n	800a81a <osTimerStart+0x22>
    stat = osErrorISR;
 800a812:	f06f 0305 	mvn.w	r3, #5
 800a816:	617b      	str	r3, [r7, #20]
 800a818:	e017      	b.n	800a84a <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 800a81a:	693b      	ldr	r3, [r7, #16]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d103      	bne.n	800a828 <osTimerStart+0x30>
    stat = osErrorParameter;
 800a820:	f06f 0303 	mvn.w	r3, #3
 800a824:	617b      	str	r3, [r7, #20]
 800a826:	e010      	b.n	800a84a <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 800a828:	2300      	movs	r3, #0
 800a82a:	9300      	str	r3, [sp, #0]
 800a82c:	2300      	movs	r3, #0
 800a82e:	683a      	ldr	r2, [r7, #0]
 800a830:	2104      	movs	r1, #4
 800a832:	6938      	ldr	r0, [r7, #16]
 800a834:	f003 f890 	bl	800d958 <xTimerGenericCommand>
 800a838:	4603      	mov	r3, r0
 800a83a:	2b01      	cmp	r3, #1
 800a83c:	d102      	bne.n	800a844 <osTimerStart+0x4c>
      stat = osOK;
 800a83e:	2300      	movs	r3, #0
 800a840:	617b      	str	r3, [r7, #20]
 800a842:	e002      	b.n	800a84a <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 800a844:	f06f 0302 	mvn.w	r3, #2
 800a848:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800a84a:	697b      	ldr	r3, [r7, #20]
}
 800a84c:	4618      	mov	r0, r3
 800a84e:	3718      	adds	r7, #24
 800a850:	46bd      	mov	sp, r7
 800a852:	bd80      	pop	{r7, pc}

0800a854 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800a854:	b580      	push	{r7, lr}
 800a856:	b088      	sub	sp, #32
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800a85c:	2300      	movs	r3, #0
 800a85e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a860:	f3ef 8305 	mrs	r3, IPSR
 800a864:	60bb      	str	r3, [r7, #8]
  return(result);
 800a866:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d174      	bne.n	800a956 <osMutexNew+0x102>
    if (attr != NULL) {
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d003      	beq.n	800a87a <osMutexNew+0x26>
      type = attr->attr_bits;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	685b      	ldr	r3, [r3, #4]
 800a876:	61bb      	str	r3, [r7, #24]
 800a878:	e001      	b.n	800a87e <osMutexNew+0x2a>
    } else {
      type = 0U;
 800a87a:	2300      	movs	r3, #0
 800a87c:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800a87e:	69bb      	ldr	r3, [r7, #24]
 800a880:	f003 0301 	and.w	r3, r3, #1
 800a884:	2b00      	cmp	r3, #0
 800a886:	d002      	beq.n	800a88e <osMutexNew+0x3a>
      rmtx = 1U;
 800a888:	2301      	movs	r3, #1
 800a88a:	617b      	str	r3, [r7, #20]
 800a88c:	e001      	b.n	800a892 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800a88e:	2300      	movs	r3, #0
 800a890:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800a892:	69bb      	ldr	r3, [r7, #24]
 800a894:	f003 0308 	and.w	r3, r3, #8
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d15c      	bne.n	800a956 <osMutexNew+0x102>
      mem = -1;
 800a89c:	f04f 33ff 	mov.w	r3, #4294967295
 800a8a0:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d015      	beq.n	800a8d4 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	689b      	ldr	r3, [r3, #8]
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d006      	beq.n	800a8be <osMutexNew+0x6a>
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	68db      	ldr	r3, [r3, #12]
 800a8b4:	2b4f      	cmp	r3, #79	; 0x4f
 800a8b6:	d902      	bls.n	800a8be <osMutexNew+0x6a>
          mem = 1;
 800a8b8:	2301      	movs	r3, #1
 800a8ba:	613b      	str	r3, [r7, #16]
 800a8bc:	e00c      	b.n	800a8d8 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	689b      	ldr	r3, [r3, #8]
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d108      	bne.n	800a8d8 <osMutexNew+0x84>
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	68db      	ldr	r3, [r3, #12]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d104      	bne.n	800a8d8 <osMutexNew+0x84>
            mem = 0;
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	613b      	str	r3, [r7, #16]
 800a8d2:	e001      	b.n	800a8d8 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800a8d8:	693b      	ldr	r3, [r7, #16]
 800a8da:	2b01      	cmp	r3, #1
 800a8dc:	d112      	bne.n	800a904 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800a8de:	697b      	ldr	r3, [r7, #20]
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d007      	beq.n	800a8f4 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	689b      	ldr	r3, [r3, #8]
 800a8e8:	4619      	mov	r1, r3
 800a8ea:	2004      	movs	r0, #4
 800a8ec:	f000 fd69 	bl	800b3c2 <xQueueCreateMutexStatic>
 800a8f0:	61f8      	str	r0, [r7, #28]
 800a8f2:	e016      	b.n	800a922 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	689b      	ldr	r3, [r3, #8]
 800a8f8:	4619      	mov	r1, r3
 800a8fa:	2001      	movs	r0, #1
 800a8fc:	f000 fd61 	bl	800b3c2 <xQueueCreateMutexStatic>
 800a900:	61f8      	str	r0, [r7, #28]
 800a902:	e00e      	b.n	800a922 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800a904:	693b      	ldr	r3, [r7, #16]
 800a906:	2b00      	cmp	r3, #0
 800a908:	d10b      	bne.n	800a922 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800a90a:	697b      	ldr	r3, [r7, #20]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d004      	beq.n	800a91a <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800a910:	2004      	movs	r0, #4
 800a912:	f000 fd3e 	bl	800b392 <xQueueCreateMutex>
 800a916:	61f8      	str	r0, [r7, #28]
 800a918:	e003      	b.n	800a922 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800a91a:	2001      	movs	r0, #1
 800a91c:	f000 fd39 	bl	800b392 <xQueueCreateMutex>
 800a920:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800a922:	69fb      	ldr	r3, [r7, #28]
 800a924:	2b00      	cmp	r3, #0
 800a926:	d00c      	beq.n	800a942 <osMutexNew+0xee>
        if (attr != NULL) {
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d003      	beq.n	800a936 <osMutexNew+0xe2>
          name = attr->name;
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	60fb      	str	r3, [r7, #12]
 800a934:	e001      	b.n	800a93a <osMutexNew+0xe6>
        } else {
          name = NULL;
 800a936:	2300      	movs	r3, #0
 800a938:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800a93a:	68f9      	ldr	r1, [r7, #12]
 800a93c:	69f8      	ldr	r0, [r7, #28]
 800a93e:	f001 fc0d 	bl	800c15c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800a942:	69fb      	ldr	r3, [r7, #28]
 800a944:	2b00      	cmp	r3, #0
 800a946:	d006      	beq.n	800a956 <osMutexNew+0x102>
 800a948:	697b      	ldr	r3, [r7, #20]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d003      	beq.n	800a956 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800a94e:	69fb      	ldr	r3, [r7, #28]
 800a950:	f043 0301 	orr.w	r3, r3, #1
 800a954:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800a956:	69fb      	ldr	r3, [r7, #28]
}
 800a958:	4618      	mov	r0, r3
 800a95a:	3720      	adds	r7, #32
 800a95c:	46bd      	mov	sp, r7
 800a95e:	bd80      	pop	{r7, pc}

0800a960 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800a960:	b580      	push	{r7, lr}
 800a962:	b086      	sub	sp, #24
 800a964:	af00      	add	r7, sp, #0
 800a966:	6078      	str	r0, [r7, #4]
 800a968:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	f023 0301 	bic.w	r3, r3, #1
 800a970:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	f003 0301 	and.w	r3, r3, #1
 800a978:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800a97a:	2300      	movs	r3, #0
 800a97c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a97e:	f3ef 8305 	mrs	r3, IPSR
 800a982:	60bb      	str	r3, [r7, #8]
  return(result);
 800a984:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800a986:	2b00      	cmp	r3, #0
 800a988:	d003      	beq.n	800a992 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800a98a:	f06f 0305 	mvn.w	r3, #5
 800a98e:	617b      	str	r3, [r7, #20]
 800a990:	e02c      	b.n	800a9ec <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800a992:	693b      	ldr	r3, [r7, #16]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d103      	bne.n	800a9a0 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800a998:	f06f 0303 	mvn.w	r3, #3
 800a99c:	617b      	str	r3, [r7, #20]
 800a99e:	e025      	b.n	800a9ec <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d011      	beq.n	800a9ca <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800a9a6:	6839      	ldr	r1, [r7, #0]
 800a9a8:	6938      	ldr	r0, [r7, #16]
 800a9aa:	f000 fd59 	bl	800b460 <xQueueTakeMutexRecursive>
 800a9ae:	4603      	mov	r3, r0
 800a9b0:	2b01      	cmp	r3, #1
 800a9b2:	d01b      	beq.n	800a9ec <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800a9b4:	683b      	ldr	r3, [r7, #0]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d003      	beq.n	800a9c2 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800a9ba:	f06f 0301 	mvn.w	r3, #1
 800a9be:	617b      	str	r3, [r7, #20]
 800a9c0:	e014      	b.n	800a9ec <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800a9c2:	f06f 0302 	mvn.w	r3, #2
 800a9c6:	617b      	str	r3, [r7, #20]
 800a9c8:	e010      	b.n	800a9ec <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800a9ca:	6839      	ldr	r1, [r7, #0]
 800a9cc:	6938      	ldr	r0, [r7, #16]
 800a9ce:	f001 f8ed 	bl	800bbac <xQueueSemaphoreTake>
 800a9d2:	4603      	mov	r3, r0
 800a9d4:	2b01      	cmp	r3, #1
 800a9d6:	d009      	beq.n	800a9ec <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800a9d8:	683b      	ldr	r3, [r7, #0]
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d003      	beq.n	800a9e6 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800a9de:	f06f 0301 	mvn.w	r3, #1
 800a9e2:	617b      	str	r3, [r7, #20]
 800a9e4:	e002      	b.n	800a9ec <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800a9e6:	f06f 0302 	mvn.w	r3, #2
 800a9ea:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800a9ec:	697b      	ldr	r3, [r7, #20]
}
 800a9ee:	4618      	mov	r0, r3
 800a9f0:	3718      	adds	r7, #24
 800a9f2:	46bd      	mov	sp, r7
 800a9f4:	bd80      	pop	{r7, pc}

0800a9f6 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800a9f6:	b580      	push	{r7, lr}
 800a9f8:	b086      	sub	sp, #24
 800a9fa:	af00      	add	r7, sp, #0
 800a9fc:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	f023 0301 	bic.w	r3, r3, #1
 800aa04:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	f003 0301 	and.w	r3, r3, #1
 800aa0c:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800aa0e:	2300      	movs	r3, #0
 800aa10:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aa12:	f3ef 8305 	mrs	r3, IPSR
 800aa16:	60bb      	str	r3, [r7, #8]
  return(result);
 800aa18:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d003      	beq.n	800aa26 <osMutexRelease+0x30>
    stat = osErrorISR;
 800aa1e:	f06f 0305 	mvn.w	r3, #5
 800aa22:	617b      	str	r3, [r7, #20]
 800aa24:	e01f      	b.n	800aa66 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800aa26:	693b      	ldr	r3, [r7, #16]
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d103      	bne.n	800aa34 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800aa2c:	f06f 0303 	mvn.w	r3, #3
 800aa30:	617b      	str	r3, [r7, #20]
 800aa32:	e018      	b.n	800aa66 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d009      	beq.n	800aa4e <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800aa3a:	6938      	ldr	r0, [r7, #16]
 800aa3c:	f000 fcdc 	bl	800b3f8 <xQueueGiveMutexRecursive>
 800aa40:	4603      	mov	r3, r0
 800aa42:	2b01      	cmp	r3, #1
 800aa44:	d00f      	beq.n	800aa66 <osMutexRelease+0x70>
        stat = osErrorResource;
 800aa46:	f06f 0302 	mvn.w	r3, #2
 800aa4a:	617b      	str	r3, [r7, #20]
 800aa4c:	e00b      	b.n	800aa66 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800aa4e:	2300      	movs	r3, #0
 800aa50:	2200      	movs	r2, #0
 800aa52:	2100      	movs	r1, #0
 800aa54:	6938      	ldr	r0, [r7, #16]
 800aa56:	f000 fda3 	bl	800b5a0 <xQueueGenericSend>
 800aa5a:	4603      	mov	r3, r0
 800aa5c:	2b01      	cmp	r3, #1
 800aa5e:	d002      	beq.n	800aa66 <osMutexRelease+0x70>
        stat = osErrorResource;
 800aa60:	f06f 0302 	mvn.w	r3, #2
 800aa64:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800aa66:	697b      	ldr	r3, [r7, #20]
}
 800aa68:	4618      	mov	r0, r3
 800aa6a:	3718      	adds	r7, #24
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	bd80      	pop	{r7, pc}

0800aa70 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800aa70:	b580      	push	{r7, lr}
 800aa72:	b08a      	sub	sp, #40	; 0x28
 800aa74:	af02      	add	r7, sp, #8
 800aa76:	60f8      	str	r0, [r7, #12]
 800aa78:	60b9      	str	r1, [r7, #8]
 800aa7a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aa80:	f3ef 8305 	mrs	r3, IPSR
 800aa84:	613b      	str	r3, [r7, #16]
  return(result);
 800aa86:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d175      	bne.n	800ab78 <osSemaphoreNew+0x108>
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d072      	beq.n	800ab78 <osSemaphoreNew+0x108>
 800aa92:	68ba      	ldr	r2, [r7, #8]
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	429a      	cmp	r2, r3
 800aa98:	d86e      	bhi.n	800ab78 <osSemaphoreNew+0x108>
    mem = -1;
 800aa9a:	f04f 33ff 	mov.w	r3, #4294967295
 800aa9e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d015      	beq.n	800aad2 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	689b      	ldr	r3, [r3, #8]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d006      	beq.n	800aabc <osSemaphoreNew+0x4c>
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	68db      	ldr	r3, [r3, #12]
 800aab2:	2b4f      	cmp	r3, #79	; 0x4f
 800aab4:	d902      	bls.n	800aabc <osSemaphoreNew+0x4c>
        mem = 1;
 800aab6:	2301      	movs	r3, #1
 800aab8:	61bb      	str	r3, [r7, #24]
 800aaba:	e00c      	b.n	800aad6 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	689b      	ldr	r3, [r3, #8]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d108      	bne.n	800aad6 <osSemaphoreNew+0x66>
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	68db      	ldr	r3, [r3, #12]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d104      	bne.n	800aad6 <osSemaphoreNew+0x66>
          mem = 0;
 800aacc:	2300      	movs	r3, #0
 800aace:	61bb      	str	r3, [r7, #24]
 800aad0:	e001      	b.n	800aad6 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800aad2:	2300      	movs	r3, #0
 800aad4:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800aad6:	69bb      	ldr	r3, [r7, #24]
 800aad8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aadc:	d04c      	beq.n	800ab78 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	2b01      	cmp	r3, #1
 800aae2:	d128      	bne.n	800ab36 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800aae4:	69bb      	ldr	r3, [r7, #24]
 800aae6:	2b01      	cmp	r3, #1
 800aae8:	d10a      	bne.n	800ab00 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	689b      	ldr	r3, [r3, #8]
 800aaee:	2203      	movs	r2, #3
 800aaf0:	9200      	str	r2, [sp, #0]
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	2100      	movs	r1, #0
 800aaf6:	2001      	movs	r0, #1
 800aaf8:	f000 fb5c 	bl	800b1b4 <xQueueGenericCreateStatic>
 800aafc:	61f8      	str	r0, [r7, #28]
 800aafe:	e005      	b.n	800ab0c <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800ab00:	2203      	movs	r2, #3
 800ab02:	2100      	movs	r1, #0
 800ab04:	2001      	movs	r0, #1
 800ab06:	f000 fbcd 	bl	800b2a4 <xQueueGenericCreate>
 800ab0a:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800ab0c:	69fb      	ldr	r3, [r7, #28]
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d022      	beq.n	800ab58 <osSemaphoreNew+0xe8>
 800ab12:	68bb      	ldr	r3, [r7, #8]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d01f      	beq.n	800ab58 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800ab18:	2300      	movs	r3, #0
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	2100      	movs	r1, #0
 800ab1e:	69f8      	ldr	r0, [r7, #28]
 800ab20:	f000 fd3e 	bl	800b5a0 <xQueueGenericSend>
 800ab24:	4603      	mov	r3, r0
 800ab26:	2b01      	cmp	r3, #1
 800ab28:	d016      	beq.n	800ab58 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800ab2a:	69f8      	ldr	r0, [r7, #28]
 800ab2c:	f001 f9ca 	bl	800bec4 <vQueueDelete>
            hSemaphore = NULL;
 800ab30:	2300      	movs	r3, #0
 800ab32:	61fb      	str	r3, [r7, #28]
 800ab34:	e010      	b.n	800ab58 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800ab36:	69bb      	ldr	r3, [r7, #24]
 800ab38:	2b01      	cmp	r3, #1
 800ab3a:	d108      	bne.n	800ab4e <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	689b      	ldr	r3, [r3, #8]
 800ab40:	461a      	mov	r2, r3
 800ab42:	68b9      	ldr	r1, [r7, #8]
 800ab44:	68f8      	ldr	r0, [r7, #12]
 800ab46:	f000 fcc1 	bl	800b4cc <xQueueCreateCountingSemaphoreStatic>
 800ab4a:	61f8      	str	r0, [r7, #28]
 800ab4c:	e004      	b.n	800ab58 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800ab4e:	68b9      	ldr	r1, [r7, #8]
 800ab50:	68f8      	ldr	r0, [r7, #12]
 800ab52:	f000 fcf2 	bl	800b53a <xQueueCreateCountingSemaphore>
 800ab56:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800ab58:	69fb      	ldr	r3, [r7, #28]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d00c      	beq.n	800ab78 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d003      	beq.n	800ab6c <osSemaphoreNew+0xfc>
          name = attr->name;
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	617b      	str	r3, [r7, #20]
 800ab6a:	e001      	b.n	800ab70 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800ab70:	6979      	ldr	r1, [r7, #20]
 800ab72:	69f8      	ldr	r0, [r7, #28]
 800ab74:	f001 faf2 	bl	800c15c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800ab78:	69fb      	ldr	r3, [r7, #28]
}
 800ab7a:	4618      	mov	r0, r3
 800ab7c:	3720      	adds	r7, #32
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	bd80      	pop	{r7, pc}
	...

0800ab84 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b086      	sub	sp, #24
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
 800ab8c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800ab92:	2300      	movs	r3, #0
 800ab94:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800ab96:	693b      	ldr	r3, [r7, #16]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d103      	bne.n	800aba4 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800ab9c:	f06f 0303 	mvn.w	r3, #3
 800aba0:	617b      	str	r3, [r7, #20]
 800aba2:	e039      	b.n	800ac18 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aba4:	f3ef 8305 	mrs	r3, IPSR
 800aba8:	60fb      	str	r3, [r7, #12]
  return(result);
 800abaa:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800abac:	2b00      	cmp	r3, #0
 800abae:	d022      	beq.n	800abf6 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800abb0:	683b      	ldr	r3, [r7, #0]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d003      	beq.n	800abbe <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800abb6:	f06f 0303 	mvn.w	r3, #3
 800abba:	617b      	str	r3, [r7, #20]
 800abbc:	e02c      	b.n	800ac18 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800abbe:	2300      	movs	r3, #0
 800abc0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800abc2:	f107 0308 	add.w	r3, r7, #8
 800abc6:	461a      	mov	r2, r3
 800abc8:	2100      	movs	r1, #0
 800abca:	6938      	ldr	r0, [r7, #16]
 800abcc:	f001 f8fa 	bl	800bdc4 <xQueueReceiveFromISR>
 800abd0:	4603      	mov	r3, r0
 800abd2:	2b01      	cmp	r3, #1
 800abd4:	d003      	beq.n	800abde <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800abd6:	f06f 0302 	mvn.w	r3, #2
 800abda:	617b      	str	r3, [r7, #20]
 800abdc:	e01c      	b.n	800ac18 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800abde:	68bb      	ldr	r3, [r7, #8]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d019      	beq.n	800ac18 <osSemaphoreAcquire+0x94>
 800abe4:	4b0f      	ldr	r3, [pc, #60]	; (800ac24 <osSemaphoreAcquire+0xa0>)
 800abe6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800abea:	601a      	str	r2, [r3, #0]
 800abec:	f3bf 8f4f 	dsb	sy
 800abf0:	f3bf 8f6f 	isb	sy
 800abf4:	e010      	b.n	800ac18 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800abf6:	6839      	ldr	r1, [r7, #0]
 800abf8:	6938      	ldr	r0, [r7, #16]
 800abfa:	f000 ffd7 	bl	800bbac <xQueueSemaphoreTake>
 800abfe:	4603      	mov	r3, r0
 800ac00:	2b01      	cmp	r3, #1
 800ac02:	d009      	beq.n	800ac18 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800ac04:	683b      	ldr	r3, [r7, #0]
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d003      	beq.n	800ac12 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800ac0a:	f06f 0301 	mvn.w	r3, #1
 800ac0e:	617b      	str	r3, [r7, #20]
 800ac10:	e002      	b.n	800ac18 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800ac12:	f06f 0302 	mvn.w	r3, #2
 800ac16:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800ac18:	697b      	ldr	r3, [r7, #20]
}
 800ac1a:	4618      	mov	r0, r3
 800ac1c:	3718      	adds	r7, #24
 800ac1e:	46bd      	mov	sp, r7
 800ac20:	bd80      	pop	{r7, pc}
 800ac22:	bf00      	nop
 800ac24:	e000ed04 	.word	0xe000ed04

0800ac28 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800ac28:	b580      	push	{r7, lr}
 800ac2a:	b086      	sub	sp, #24
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800ac34:	2300      	movs	r3, #0
 800ac36:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800ac38:	693b      	ldr	r3, [r7, #16]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d103      	bne.n	800ac46 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800ac3e:	f06f 0303 	mvn.w	r3, #3
 800ac42:	617b      	str	r3, [r7, #20]
 800ac44:	e02c      	b.n	800aca0 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ac46:	f3ef 8305 	mrs	r3, IPSR
 800ac4a:	60fb      	str	r3, [r7, #12]
  return(result);
 800ac4c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d01a      	beq.n	800ac88 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800ac52:	2300      	movs	r3, #0
 800ac54:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800ac56:	f107 0308 	add.w	r3, r7, #8
 800ac5a:	4619      	mov	r1, r3
 800ac5c:	6938      	ldr	r0, [r7, #16]
 800ac5e:	f000 fe38 	bl	800b8d2 <xQueueGiveFromISR>
 800ac62:	4603      	mov	r3, r0
 800ac64:	2b01      	cmp	r3, #1
 800ac66:	d003      	beq.n	800ac70 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800ac68:	f06f 0302 	mvn.w	r3, #2
 800ac6c:	617b      	str	r3, [r7, #20]
 800ac6e:	e017      	b.n	800aca0 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800ac70:	68bb      	ldr	r3, [r7, #8]
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d014      	beq.n	800aca0 <osSemaphoreRelease+0x78>
 800ac76:	4b0d      	ldr	r3, [pc, #52]	; (800acac <osSemaphoreRelease+0x84>)
 800ac78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac7c:	601a      	str	r2, [r3, #0]
 800ac7e:	f3bf 8f4f 	dsb	sy
 800ac82:	f3bf 8f6f 	isb	sy
 800ac86:	e00b      	b.n	800aca0 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800ac88:	2300      	movs	r3, #0
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	2100      	movs	r1, #0
 800ac8e:	6938      	ldr	r0, [r7, #16]
 800ac90:	f000 fc86 	bl	800b5a0 <xQueueGenericSend>
 800ac94:	4603      	mov	r3, r0
 800ac96:	2b01      	cmp	r3, #1
 800ac98:	d002      	beq.n	800aca0 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800ac9a:	f06f 0302 	mvn.w	r3, #2
 800ac9e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800aca0:	697b      	ldr	r3, [r7, #20]
}
 800aca2:	4618      	mov	r0, r3
 800aca4:	3718      	adds	r7, #24
 800aca6:	46bd      	mov	sp, r7
 800aca8:	bd80      	pop	{r7, pc}
 800acaa:	bf00      	nop
 800acac:	e000ed04 	.word	0xe000ed04

0800acb0 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800acb0:	b580      	push	{r7, lr}
 800acb2:	b08a      	sub	sp, #40	; 0x28
 800acb4:	af02      	add	r7, sp, #8
 800acb6:	60f8      	str	r0, [r7, #12]
 800acb8:	60b9      	str	r1, [r7, #8]
 800acba:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800acbc:	2300      	movs	r3, #0
 800acbe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800acc0:	f3ef 8305 	mrs	r3, IPSR
 800acc4:	613b      	str	r3, [r7, #16]
  return(result);
 800acc6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d15f      	bne.n	800ad8c <osMessageQueueNew+0xdc>
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d05c      	beq.n	800ad8c <osMessageQueueNew+0xdc>
 800acd2:	68bb      	ldr	r3, [r7, #8]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d059      	beq.n	800ad8c <osMessageQueueNew+0xdc>
    mem = -1;
 800acd8:	f04f 33ff 	mov.w	r3, #4294967295
 800acdc:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d029      	beq.n	800ad38 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	689b      	ldr	r3, [r3, #8]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d012      	beq.n	800ad12 <osMessageQueueNew+0x62>
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	68db      	ldr	r3, [r3, #12]
 800acf0:	2b4f      	cmp	r3, #79	; 0x4f
 800acf2:	d90e      	bls.n	800ad12 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d00a      	beq.n	800ad12 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	695a      	ldr	r2, [r3, #20]
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	68b9      	ldr	r1, [r7, #8]
 800ad04:	fb01 f303 	mul.w	r3, r1, r3
 800ad08:	429a      	cmp	r2, r3
 800ad0a:	d302      	bcc.n	800ad12 <osMessageQueueNew+0x62>
        mem = 1;
 800ad0c:	2301      	movs	r3, #1
 800ad0e:	61bb      	str	r3, [r7, #24]
 800ad10:	e014      	b.n	800ad3c <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	689b      	ldr	r3, [r3, #8]
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d110      	bne.n	800ad3c <osMessageQueueNew+0x8c>
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	68db      	ldr	r3, [r3, #12]
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d10c      	bne.n	800ad3c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d108      	bne.n	800ad3c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	695b      	ldr	r3, [r3, #20]
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d104      	bne.n	800ad3c <osMessageQueueNew+0x8c>
          mem = 0;
 800ad32:	2300      	movs	r3, #0
 800ad34:	61bb      	str	r3, [r7, #24]
 800ad36:	e001      	b.n	800ad3c <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800ad38:	2300      	movs	r3, #0
 800ad3a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ad3c:	69bb      	ldr	r3, [r7, #24]
 800ad3e:	2b01      	cmp	r3, #1
 800ad40:	d10b      	bne.n	800ad5a <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	691a      	ldr	r2, [r3, #16]
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	689b      	ldr	r3, [r3, #8]
 800ad4a:	2100      	movs	r1, #0
 800ad4c:	9100      	str	r1, [sp, #0]
 800ad4e:	68b9      	ldr	r1, [r7, #8]
 800ad50:	68f8      	ldr	r0, [r7, #12]
 800ad52:	f000 fa2f 	bl	800b1b4 <xQueueGenericCreateStatic>
 800ad56:	61f8      	str	r0, [r7, #28]
 800ad58:	e008      	b.n	800ad6c <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800ad5a:	69bb      	ldr	r3, [r7, #24]
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d105      	bne.n	800ad6c <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800ad60:	2200      	movs	r2, #0
 800ad62:	68b9      	ldr	r1, [r7, #8]
 800ad64:	68f8      	ldr	r0, [r7, #12]
 800ad66:	f000 fa9d 	bl	800b2a4 <xQueueGenericCreate>
 800ad6a:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800ad6c:	69fb      	ldr	r3, [r7, #28]
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d00c      	beq.n	800ad8c <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d003      	beq.n	800ad80 <osMessageQueueNew+0xd0>
        name = attr->name;
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	617b      	str	r3, [r7, #20]
 800ad7e:	e001      	b.n	800ad84 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800ad80:	2300      	movs	r3, #0
 800ad82:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800ad84:	6979      	ldr	r1, [r7, #20]
 800ad86:	69f8      	ldr	r0, [r7, #28]
 800ad88:	f001 f9e8 	bl	800c15c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800ad8c:	69fb      	ldr	r3, [r7, #28]
}
 800ad8e:	4618      	mov	r0, r3
 800ad90:	3720      	adds	r7, #32
 800ad92:	46bd      	mov	sp, r7
 800ad94:	bd80      	pop	{r7, pc}
	...

0800ad98 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800ad98:	b580      	push	{r7, lr}
 800ad9a:	b088      	sub	sp, #32
 800ad9c:	af00      	add	r7, sp, #0
 800ad9e:	60f8      	str	r0, [r7, #12]
 800ada0:	60b9      	str	r1, [r7, #8]
 800ada2:	603b      	str	r3, [r7, #0]
 800ada4:	4613      	mov	r3, r2
 800ada6:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800adac:	2300      	movs	r3, #0
 800adae:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800adb0:	f3ef 8305 	mrs	r3, IPSR
 800adb4:	617b      	str	r3, [r7, #20]
  return(result);
 800adb6:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d028      	beq.n	800ae0e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800adbc:	69bb      	ldr	r3, [r7, #24]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d005      	beq.n	800adce <osMessageQueuePut+0x36>
 800adc2:	68bb      	ldr	r3, [r7, #8]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d002      	beq.n	800adce <osMessageQueuePut+0x36>
 800adc8:	683b      	ldr	r3, [r7, #0]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d003      	beq.n	800add6 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800adce:	f06f 0303 	mvn.w	r3, #3
 800add2:	61fb      	str	r3, [r7, #28]
 800add4:	e038      	b.n	800ae48 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800add6:	2300      	movs	r3, #0
 800add8:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800adda:	f107 0210 	add.w	r2, r7, #16
 800adde:	2300      	movs	r3, #0
 800ade0:	68b9      	ldr	r1, [r7, #8]
 800ade2:	69b8      	ldr	r0, [r7, #24]
 800ade4:	f000 fcda 	bl	800b79c <xQueueGenericSendFromISR>
 800ade8:	4603      	mov	r3, r0
 800adea:	2b01      	cmp	r3, #1
 800adec:	d003      	beq.n	800adf6 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800adee:	f06f 0302 	mvn.w	r3, #2
 800adf2:	61fb      	str	r3, [r7, #28]
 800adf4:	e028      	b.n	800ae48 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800adf6:	693b      	ldr	r3, [r7, #16]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d025      	beq.n	800ae48 <osMessageQueuePut+0xb0>
 800adfc:	4b15      	ldr	r3, [pc, #84]	; (800ae54 <osMessageQueuePut+0xbc>)
 800adfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae02:	601a      	str	r2, [r3, #0]
 800ae04:	f3bf 8f4f 	dsb	sy
 800ae08:	f3bf 8f6f 	isb	sy
 800ae0c:	e01c      	b.n	800ae48 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800ae0e:	69bb      	ldr	r3, [r7, #24]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d002      	beq.n	800ae1a <osMessageQueuePut+0x82>
 800ae14:	68bb      	ldr	r3, [r7, #8]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d103      	bne.n	800ae22 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800ae1a:	f06f 0303 	mvn.w	r3, #3
 800ae1e:	61fb      	str	r3, [r7, #28]
 800ae20:	e012      	b.n	800ae48 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800ae22:	2300      	movs	r3, #0
 800ae24:	683a      	ldr	r2, [r7, #0]
 800ae26:	68b9      	ldr	r1, [r7, #8]
 800ae28:	69b8      	ldr	r0, [r7, #24]
 800ae2a:	f000 fbb9 	bl	800b5a0 <xQueueGenericSend>
 800ae2e:	4603      	mov	r3, r0
 800ae30:	2b01      	cmp	r3, #1
 800ae32:	d009      	beq.n	800ae48 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800ae34:	683b      	ldr	r3, [r7, #0]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d003      	beq.n	800ae42 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800ae3a:	f06f 0301 	mvn.w	r3, #1
 800ae3e:	61fb      	str	r3, [r7, #28]
 800ae40:	e002      	b.n	800ae48 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800ae42:	f06f 0302 	mvn.w	r3, #2
 800ae46:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800ae48:	69fb      	ldr	r3, [r7, #28]
}
 800ae4a:	4618      	mov	r0, r3
 800ae4c:	3720      	adds	r7, #32
 800ae4e:	46bd      	mov	sp, r7
 800ae50:	bd80      	pop	{r7, pc}
 800ae52:	bf00      	nop
 800ae54:	e000ed04 	.word	0xe000ed04

0800ae58 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800ae58:	b580      	push	{r7, lr}
 800ae5a:	b088      	sub	sp, #32
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	60f8      	str	r0, [r7, #12]
 800ae60:	60b9      	str	r1, [r7, #8]
 800ae62:	607a      	str	r2, [r7, #4]
 800ae64:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae6e:	f3ef 8305 	mrs	r3, IPSR
 800ae72:	617b      	str	r3, [r7, #20]
  return(result);
 800ae74:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d028      	beq.n	800aecc <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800ae7a:	69bb      	ldr	r3, [r7, #24]
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d005      	beq.n	800ae8c <osMessageQueueGet+0x34>
 800ae80:	68bb      	ldr	r3, [r7, #8]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d002      	beq.n	800ae8c <osMessageQueueGet+0x34>
 800ae86:	683b      	ldr	r3, [r7, #0]
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d003      	beq.n	800ae94 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800ae8c:	f06f 0303 	mvn.w	r3, #3
 800ae90:	61fb      	str	r3, [r7, #28]
 800ae92:	e037      	b.n	800af04 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800ae94:	2300      	movs	r3, #0
 800ae96:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800ae98:	f107 0310 	add.w	r3, r7, #16
 800ae9c:	461a      	mov	r2, r3
 800ae9e:	68b9      	ldr	r1, [r7, #8]
 800aea0:	69b8      	ldr	r0, [r7, #24]
 800aea2:	f000 ff8f 	bl	800bdc4 <xQueueReceiveFromISR>
 800aea6:	4603      	mov	r3, r0
 800aea8:	2b01      	cmp	r3, #1
 800aeaa:	d003      	beq.n	800aeb4 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800aeac:	f06f 0302 	mvn.w	r3, #2
 800aeb0:	61fb      	str	r3, [r7, #28]
 800aeb2:	e027      	b.n	800af04 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800aeb4:	693b      	ldr	r3, [r7, #16]
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d024      	beq.n	800af04 <osMessageQueueGet+0xac>
 800aeba:	4b15      	ldr	r3, [pc, #84]	; (800af10 <osMessageQueueGet+0xb8>)
 800aebc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aec0:	601a      	str	r2, [r3, #0]
 800aec2:	f3bf 8f4f 	dsb	sy
 800aec6:	f3bf 8f6f 	isb	sy
 800aeca:	e01b      	b.n	800af04 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800aecc:	69bb      	ldr	r3, [r7, #24]
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d002      	beq.n	800aed8 <osMessageQueueGet+0x80>
 800aed2:	68bb      	ldr	r3, [r7, #8]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d103      	bne.n	800aee0 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800aed8:	f06f 0303 	mvn.w	r3, #3
 800aedc:	61fb      	str	r3, [r7, #28]
 800aede:	e011      	b.n	800af04 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800aee0:	683a      	ldr	r2, [r7, #0]
 800aee2:	68b9      	ldr	r1, [r7, #8]
 800aee4:	69b8      	ldr	r0, [r7, #24]
 800aee6:	f000 fd81 	bl	800b9ec <xQueueReceive>
 800aeea:	4603      	mov	r3, r0
 800aeec:	2b01      	cmp	r3, #1
 800aeee:	d009      	beq.n	800af04 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800aef0:	683b      	ldr	r3, [r7, #0]
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d003      	beq.n	800aefe <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800aef6:	f06f 0301 	mvn.w	r3, #1
 800aefa:	61fb      	str	r3, [r7, #28]
 800aefc:	e002      	b.n	800af04 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800aefe:	f06f 0302 	mvn.w	r3, #2
 800af02:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800af04:	69fb      	ldr	r3, [r7, #28]
}
 800af06:	4618      	mov	r0, r3
 800af08:	3720      	adds	r7, #32
 800af0a:	46bd      	mov	sp, r7
 800af0c:	bd80      	pop	{r7, pc}
 800af0e:	bf00      	nop
 800af10:	e000ed04 	.word	0xe000ed04

0800af14 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800af14:	b480      	push	{r7}
 800af16:	b085      	sub	sp, #20
 800af18:	af00      	add	r7, sp, #0
 800af1a:	60f8      	str	r0, [r7, #12]
 800af1c:	60b9      	str	r1, [r7, #8]
 800af1e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	4a07      	ldr	r2, [pc, #28]	; (800af40 <vApplicationGetIdleTaskMemory+0x2c>)
 800af24:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800af26:	68bb      	ldr	r3, [r7, #8]
 800af28:	4a06      	ldr	r2, [pc, #24]	; (800af44 <vApplicationGetIdleTaskMemory+0x30>)
 800af2a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	2280      	movs	r2, #128	; 0x80
 800af30:	601a      	str	r2, [r3, #0]
}
 800af32:	bf00      	nop
 800af34:	3714      	adds	r7, #20
 800af36:	46bd      	mov	sp, r7
 800af38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af3c:	4770      	bx	lr
 800af3e:	bf00      	nop
 800af40:	2000085c 	.word	0x2000085c
 800af44:	20000904 	.word	0x20000904

0800af48 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800af48:	b480      	push	{r7}
 800af4a:	b085      	sub	sp, #20
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	60f8      	str	r0, [r7, #12]
 800af50:	60b9      	str	r1, [r7, #8]
 800af52:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	4a07      	ldr	r2, [pc, #28]	; (800af74 <vApplicationGetTimerTaskMemory+0x2c>)
 800af58:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800af5a:	68bb      	ldr	r3, [r7, #8]
 800af5c:	4a06      	ldr	r2, [pc, #24]	; (800af78 <vApplicationGetTimerTaskMemory+0x30>)
 800af5e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	f44f 7280 	mov.w	r2, #256	; 0x100
 800af66:	601a      	str	r2, [r3, #0]
}
 800af68:	bf00      	nop
 800af6a:	3714      	adds	r7, #20
 800af6c:	46bd      	mov	sp, r7
 800af6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af72:	4770      	bx	lr
 800af74:	20000b04 	.word	0x20000b04
 800af78:	20000bac 	.word	0x20000bac

0800af7c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800af7c:	b480      	push	{r7}
 800af7e:	b083      	sub	sp, #12
 800af80:	af00      	add	r7, sp, #0
 800af82:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	f103 0208 	add.w	r2, r3, #8
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	f04f 32ff 	mov.w	r2, #4294967295
 800af94:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	f103 0208 	add.w	r2, r3, #8
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	f103 0208 	add.w	r2, r3, #8
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	2200      	movs	r2, #0
 800afae:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800afb0:	bf00      	nop
 800afb2:	370c      	adds	r7, #12
 800afb4:	46bd      	mov	sp, r7
 800afb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afba:	4770      	bx	lr

0800afbc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800afbc:	b480      	push	{r7}
 800afbe:	b083      	sub	sp, #12
 800afc0:	af00      	add	r7, sp, #0
 800afc2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	2200      	movs	r2, #0
 800afc8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800afca:	bf00      	nop
 800afcc:	370c      	adds	r7, #12
 800afce:	46bd      	mov	sp, r7
 800afd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd4:	4770      	bx	lr

0800afd6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800afd6:	b480      	push	{r7}
 800afd8:	b085      	sub	sp, #20
 800afda:	af00      	add	r7, sp, #0
 800afdc:	6078      	str	r0, [r7, #4]
 800afde:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	685b      	ldr	r3, [r3, #4]
 800afe4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800afe6:	683b      	ldr	r3, [r7, #0]
 800afe8:	68fa      	ldr	r2, [r7, #12]
 800afea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	689a      	ldr	r2, [r3, #8]
 800aff0:	683b      	ldr	r3, [r7, #0]
 800aff2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	689b      	ldr	r3, [r3, #8]
 800aff8:	683a      	ldr	r2, [r7, #0]
 800affa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	683a      	ldr	r2, [r7, #0]
 800b000:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b002:	683b      	ldr	r3, [r7, #0]
 800b004:	687a      	ldr	r2, [r7, #4]
 800b006:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	1c5a      	adds	r2, r3, #1
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	601a      	str	r2, [r3, #0]
}
 800b012:	bf00      	nop
 800b014:	3714      	adds	r7, #20
 800b016:	46bd      	mov	sp, r7
 800b018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b01c:	4770      	bx	lr

0800b01e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b01e:	b480      	push	{r7}
 800b020:	b085      	sub	sp, #20
 800b022:	af00      	add	r7, sp, #0
 800b024:	6078      	str	r0, [r7, #4]
 800b026:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b028:	683b      	ldr	r3, [r7, #0]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b02e:	68bb      	ldr	r3, [r7, #8]
 800b030:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b034:	d103      	bne.n	800b03e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	691b      	ldr	r3, [r3, #16]
 800b03a:	60fb      	str	r3, [r7, #12]
 800b03c:	e00c      	b.n	800b058 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	3308      	adds	r3, #8
 800b042:	60fb      	str	r3, [r7, #12]
 800b044:	e002      	b.n	800b04c <vListInsert+0x2e>
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	685b      	ldr	r3, [r3, #4]
 800b04a:	60fb      	str	r3, [r7, #12]
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	685b      	ldr	r3, [r3, #4]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	68ba      	ldr	r2, [r7, #8]
 800b054:	429a      	cmp	r2, r3
 800b056:	d2f6      	bcs.n	800b046 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	685a      	ldr	r2, [r3, #4]
 800b05c:	683b      	ldr	r3, [r7, #0]
 800b05e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b060:	683b      	ldr	r3, [r7, #0]
 800b062:	685b      	ldr	r3, [r3, #4]
 800b064:	683a      	ldr	r2, [r7, #0]
 800b066:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	68fa      	ldr	r2, [r7, #12]
 800b06c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	683a      	ldr	r2, [r7, #0]
 800b072:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b074:	683b      	ldr	r3, [r7, #0]
 800b076:	687a      	ldr	r2, [r7, #4]
 800b078:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	1c5a      	adds	r2, r3, #1
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	601a      	str	r2, [r3, #0]
}
 800b084:	bf00      	nop
 800b086:	3714      	adds	r7, #20
 800b088:	46bd      	mov	sp, r7
 800b08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b08e:	4770      	bx	lr

0800b090 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b090:	b480      	push	{r7}
 800b092:	b085      	sub	sp, #20
 800b094:	af00      	add	r7, sp, #0
 800b096:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	691b      	ldr	r3, [r3, #16]
 800b09c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	685b      	ldr	r3, [r3, #4]
 800b0a2:	687a      	ldr	r2, [r7, #4]
 800b0a4:	6892      	ldr	r2, [r2, #8]
 800b0a6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	689b      	ldr	r3, [r3, #8]
 800b0ac:	687a      	ldr	r2, [r7, #4]
 800b0ae:	6852      	ldr	r2, [r2, #4]
 800b0b0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	685b      	ldr	r3, [r3, #4]
 800b0b6:	687a      	ldr	r2, [r7, #4]
 800b0b8:	429a      	cmp	r2, r3
 800b0ba:	d103      	bne.n	800b0c4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	689a      	ldr	r2, [r3, #8]
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	2200      	movs	r2, #0
 800b0c8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	1e5a      	subs	r2, r3, #1
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	681b      	ldr	r3, [r3, #0]
}
 800b0d8:	4618      	mov	r0, r3
 800b0da:	3714      	adds	r7, #20
 800b0dc:	46bd      	mov	sp, r7
 800b0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e2:	4770      	bx	lr

0800b0e4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b0e4:	b580      	push	{r7, lr}
 800b0e6:	b084      	sub	sp, #16
 800b0e8:	af00      	add	r7, sp, #0
 800b0ea:	6078      	str	r0, [r7, #4]
 800b0ec:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d10a      	bne.n	800b10e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b0f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0fc:	f383 8811 	msr	BASEPRI, r3
 800b100:	f3bf 8f6f 	isb	sy
 800b104:	f3bf 8f4f 	dsb	sy
 800b108:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b10a:	bf00      	nop
 800b10c:	e7fe      	b.n	800b10c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b10e:	f003 f879 	bl	800e204 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	681a      	ldr	r2, [r3, #0]
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b11a:	68f9      	ldr	r1, [r7, #12]
 800b11c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b11e:	fb01 f303 	mul.w	r3, r1, r3
 800b122:	441a      	add	r2, r3
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	2200      	movs	r2, #0
 800b12c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	681a      	ldr	r2, [r3, #0]
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	681a      	ldr	r2, [r3, #0]
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b13e:	3b01      	subs	r3, #1
 800b140:	68f9      	ldr	r1, [r7, #12]
 800b142:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b144:	fb01 f303 	mul.w	r3, r1, r3
 800b148:	441a      	add	r2, r3
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	22ff      	movs	r2, #255	; 0xff
 800b152:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	22ff      	movs	r2, #255	; 0xff
 800b15a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b15e:	683b      	ldr	r3, [r7, #0]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d114      	bne.n	800b18e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	691b      	ldr	r3, [r3, #16]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d01a      	beq.n	800b1a2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	3310      	adds	r3, #16
 800b170:	4618      	mov	r0, r3
 800b172:	f001 fd5d 	bl	800cc30 <xTaskRemoveFromEventList>
 800b176:	4603      	mov	r3, r0
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d012      	beq.n	800b1a2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b17c:	4b0c      	ldr	r3, [pc, #48]	; (800b1b0 <xQueueGenericReset+0xcc>)
 800b17e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b182:	601a      	str	r2, [r3, #0]
 800b184:	f3bf 8f4f 	dsb	sy
 800b188:	f3bf 8f6f 	isb	sy
 800b18c:	e009      	b.n	800b1a2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	3310      	adds	r3, #16
 800b192:	4618      	mov	r0, r3
 800b194:	f7ff fef2 	bl	800af7c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	3324      	adds	r3, #36	; 0x24
 800b19c:	4618      	mov	r0, r3
 800b19e:	f7ff feed 	bl	800af7c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b1a2:	f003 f85f 	bl	800e264 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b1a6:	2301      	movs	r3, #1
}
 800b1a8:	4618      	mov	r0, r3
 800b1aa:	3710      	adds	r7, #16
 800b1ac:	46bd      	mov	sp, r7
 800b1ae:	bd80      	pop	{r7, pc}
 800b1b0:	e000ed04 	.word	0xe000ed04

0800b1b4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b1b4:	b580      	push	{r7, lr}
 800b1b6:	b08e      	sub	sp, #56	; 0x38
 800b1b8:	af02      	add	r7, sp, #8
 800b1ba:	60f8      	str	r0, [r7, #12]
 800b1bc:	60b9      	str	r1, [r7, #8]
 800b1be:	607a      	str	r2, [r7, #4]
 800b1c0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d10a      	bne.n	800b1de <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800b1c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1cc:	f383 8811 	msr	BASEPRI, r3
 800b1d0:	f3bf 8f6f 	isb	sy
 800b1d4:	f3bf 8f4f 	dsb	sy
 800b1d8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b1da:	bf00      	nop
 800b1dc:	e7fe      	b.n	800b1dc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b1de:	683b      	ldr	r3, [r7, #0]
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d10a      	bne.n	800b1fa <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800b1e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1e8:	f383 8811 	msr	BASEPRI, r3
 800b1ec:	f3bf 8f6f 	isb	sy
 800b1f0:	f3bf 8f4f 	dsb	sy
 800b1f4:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b1f6:	bf00      	nop
 800b1f8:	e7fe      	b.n	800b1f8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d002      	beq.n	800b206 <xQueueGenericCreateStatic+0x52>
 800b200:	68bb      	ldr	r3, [r7, #8]
 800b202:	2b00      	cmp	r3, #0
 800b204:	d001      	beq.n	800b20a <xQueueGenericCreateStatic+0x56>
 800b206:	2301      	movs	r3, #1
 800b208:	e000      	b.n	800b20c <xQueueGenericCreateStatic+0x58>
 800b20a:	2300      	movs	r3, #0
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d10a      	bne.n	800b226 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800b210:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b214:	f383 8811 	msr	BASEPRI, r3
 800b218:	f3bf 8f6f 	isb	sy
 800b21c:	f3bf 8f4f 	dsb	sy
 800b220:	623b      	str	r3, [r7, #32]
}
 800b222:	bf00      	nop
 800b224:	e7fe      	b.n	800b224 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d102      	bne.n	800b232 <xQueueGenericCreateStatic+0x7e>
 800b22c:	68bb      	ldr	r3, [r7, #8]
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d101      	bne.n	800b236 <xQueueGenericCreateStatic+0x82>
 800b232:	2301      	movs	r3, #1
 800b234:	e000      	b.n	800b238 <xQueueGenericCreateStatic+0x84>
 800b236:	2300      	movs	r3, #0
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d10a      	bne.n	800b252 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800b23c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b240:	f383 8811 	msr	BASEPRI, r3
 800b244:	f3bf 8f6f 	isb	sy
 800b248:	f3bf 8f4f 	dsb	sy
 800b24c:	61fb      	str	r3, [r7, #28]
}
 800b24e:	bf00      	nop
 800b250:	e7fe      	b.n	800b250 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b252:	2350      	movs	r3, #80	; 0x50
 800b254:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b256:	697b      	ldr	r3, [r7, #20]
 800b258:	2b50      	cmp	r3, #80	; 0x50
 800b25a:	d00a      	beq.n	800b272 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800b25c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b260:	f383 8811 	msr	BASEPRI, r3
 800b264:	f3bf 8f6f 	isb	sy
 800b268:	f3bf 8f4f 	dsb	sy
 800b26c:	61bb      	str	r3, [r7, #24]
}
 800b26e:	bf00      	nop
 800b270:	e7fe      	b.n	800b270 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b272:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b274:	683b      	ldr	r3, [r7, #0]
 800b276:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b278:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d00d      	beq.n	800b29a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b27e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b280:	2201      	movs	r2, #1
 800b282:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b286:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b28a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b28c:	9300      	str	r3, [sp, #0]
 800b28e:	4613      	mov	r3, r2
 800b290:	687a      	ldr	r2, [r7, #4]
 800b292:	68b9      	ldr	r1, [r7, #8]
 800b294:	68f8      	ldr	r0, [r7, #12]
 800b296:	f000 f83f 	bl	800b318 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b29a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b29c:	4618      	mov	r0, r3
 800b29e:	3730      	adds	r7, #48	; 0x30
 800b2a0:	46bd      	mov	sp, r7
 800b2a2:	bd80      	pop	{r7, pc}

0800b2a4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b2a4:	b580      	push	{r7, lr}
 800b2a6:	b08a      	sub	sp, #40	; 0x28
 800b2a8:	af02      	add	r7, sp, #8
 800b2aa:	60f8      	str	r0, [r7, #12]
 800b2ac:	60b9      	str	r1, [r7, #8]
 800b2ae:	4613      	mov	r3, r2
 800b2b0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d10a      	bne.n	800b2ce <xQueueGenericCreate+0x2a>
	__asm volatile
 800b2b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2bc:	f383 8811 	msr	BASEPRI, r3
 800b2c0:	f3bf 8f6f 	isb	sy
 800b2c4:	f3bf 8f4f 	dsb	sy
 800b2c8:	613b      	str	r3, [r7, #16]
}
 800b2ca:	bf00      	nop
 800b2cc:	e7fe      	b.n	800b2cc <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	68ba      	ldr	r2, [r7, #8]
 800b2d2:	fb02 f303 	mul.w	r3, r2, r3
 800b2d6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b2d8:	69fb      	ldr	r3, [r7, #28]
 800b2da:	3350      	adds	r3, #80	; 0x50
 800b2dc:	4618      	mov	r0, r3
 800b2de:	f003 f8b3 	bl	800e448 <pvPortMalloc>
 800b2e2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b2e4:	69bb      	ldr	r3, [r7, #24]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d011      	beq.n	800b30e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b2ea:	69bb      	ldr	r3, [r7, #24]
 800b2ec:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b2ee:	697b      	ldr	r3, [r7, #20]
 800b2f0:	3350      	adds	r3, #80	; 0x50
 800b2f2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b2f4:	69bb      	ldr	r3, [r7, #24]
 800b2f6:	2200      	movs	r2, #0
 800b2f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b2fc:	79fa      	ldrb	r2, [r7, #7]
 800b2fe:	69bb      	ldr	r3, [r7, #24]
 800b300:	9300      	str	r3, [sp, #0]
 800b302:	4613      	mov	r3, r2
 800b304:	697a      	ldr	r2, [r7, #20]
 800b306:	68b9      	ldr	r1, [r7, #8]
 800b308:	68f8      	ldr	r0, [r7, #12]
 800b30a:	f000 f805 	bl	800b318 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b30e:	69bb      	ldr	r3, [r7, #24]
	}
 800b310:	4618      	mov	r0, r3
 800b312:	3720      	adds	r7, #32
 800b314:	46bd      	mov	sp, r7
 800b316:	bd80      	pop	{r7, pc}

0800b318 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b318:	b580      	push	{r7, lr}
 800b31a:	b084      	sub	sp, #16
 800b31c:	af00      	add	r7, sp, #0
 800b31e:	60f8      	str	r0, [r7, #12]
 800b320:	60b9      	str	r1, [r7, #8]
 800b322:	607a      	str	r2, [r7, #4]
 800b324:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b326:	68bb      	ldr	r3, [r7, #8]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d103      	bne.n	800b334 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b32c:	69bb      	ldr	r3, [r7, #24]
 800b32e:	69ba      	ldr	r2, [r7, #24]
 800b330:	601a      	str	r2, [r3, #0]
 800b332:	e002      	b.n	800b33a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b334:	69bb      	ldr	r3, [r7, #24]
 800b336:	687a      	ldr	r2, [r7, #4]
 800b338:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b33a:	69bb      	ldr	r3, [r7, #24]
 800b33c:	68fa      	ldr	r2, [r7, #12]
 800b33e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b340:	69bb      	ldr	r3, [r7, #24]
 800b342:	68ba      	ldr	r2, [r7, #8]
 800b344:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b346:	2101      	movs	r1, #1
 800b348:	69b8      	ldr	r0, [r7, #24]
 800b34a:	f7ff fecb 	bl	800b0e4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b34e:	69bb      	ldr	r3, [r7, #24]
 800b350:	78fa      	ldrb	r2, [r7, #3]
 800b352:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b356:	bf00      	nop
 800b358:	3710      	adds	r7, #16
 800b35a:	46bd      	mov	sp, r7
 800b35c:	bd80      	pop	{r7, pc}

0800b35e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800b35e:	b580      	push	{r7, lr}
 800b360:	b082      	sub	sp, #8
 800b362:	af00      	add	r7, sp, #0
 800b364:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d00e      	beq.n	800b38a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	2200      	movs	r2, #0
 800b370:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	2200      	movs	r2, #0
 800b376:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	2200      	movs	r2, #0
 800b37c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800b37e:	2300      	movs	r3, #0
 800b380:	2200      	movs	r2, #0
 800b382:	2100      	movs	r1, #0
 800b384:	6878      	ldr	r0, [r7, #4]
 800b386:	f000 f90b 	bl	800b5a0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800b38a:	bf00      	nop
 800b38c:	3708      	adds	r7, #8
 800b38e:	46bd      	mov	sp, r7
 800b390:	bd80      	pop	{r7, pc}

0800b392 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800b392:	b580      	push	{r7, lr}
 800b394:	b086      	sub	sp, #24
 800b396:	af00      	add	r7, sp, #0
 800b398:	4603      	mov	r3, r0
 800b39a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b39c:	2301      	movs	r3, #1
 800b39e:	617b      	str	r3, [r7, #20]
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800b3a4:	79fb      	ldrb	r3, [r7, #7]
 800b3a6:	461a      	mov	r2, r3
 800b3a8:	6939      	ldr	r1, [r7, #16]
 800b3aa:	6978      	ldr	r0, [r7, #20]
 800b3ac:	f7ff ff7a 	bl	800b2a4 <xQueueGenericCreate>
 800b3b0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b3b2:	68f8      	ldr	r0, [r7, #12]
 800b3b4:	f7ff ffd3 	bl	800b35e <prvInitialiseMutex>

		return xNewQueue;
 800b3b8:	68fb      	ldr	r3, [r7, #12]
	}
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	3718      	adds	r7, #24
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bd80      	pop	{r7, pc}

0800b3c2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800b3c2:	b580      	push	{r7, lr}
 800b3c4:	b088      	sub	sp, #32
 800b3c6:	af02      	add	r7, sp, #8
 800b3c8:	4603      	mov	r3, r0
 800b3ca:	6039      	str	r1, [r7, #0]
 800b3cc:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b3ce:	2301      	movs	r3, #1
 800b3d0:	617b      	str	r3, [r7, #20]
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800b3d6:	79fb      	ldrb	r3, [r7, #7]
 800b3d8:	9300      	str	r3, [sp, #0]
 800b3da:	683b      	ldr	r3, [r7, #0]
 800b3dc:	2200      	movs	r2, #0
 800b3de:	6939      	ldr	r1, [r7, #16]
 800b3e0:	6978      	ldr	r0, [r7, #20]
 800b3e2:	f7ff fee7 	bl	800b1b4 <xQueueGenericCreateStatic>
 800b3e6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b3e8:	68f8      	ldr	r0, [r7, #12]
 800b3ea:	f7ff ffb8 	bl	800b35e <prvInitialiseMutex>

		return xNewQueue;
 800b3ee:	68fb      	ldr	r3, [r7, #12]
	}
 800b3f0:	4618      	mov	r0, r3
 800b3f2:	3718      	adds	r7, #24
 800b3f4:	46bd      	mov	sp, r7
 800b3f6:	bd80      	pop	{r7, pc}

0800b3f8 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800b3f8:	b590      	push	{r4, r7, lr}
 800b3fa:	b087      	sub	sp, #28
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800b404:	693b      	ldr	r3, [r7, #16]
 800b406:	2b00      	cmp	r3, #0
 800b408:	d10a      	bne.n	800b420 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 800b40a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b40e:	f383 8811 	msr	BASEPRI, r3
 800b412:	f3bf 8f6f 	isb	sy
 800b416:	f3bf 8f4f 	dsb	sy
 800b41a:	60fb      	str	r3, [r7, #12]
}
 800b41c:	bf00      	nop
 800b41e:	e7fe      	b.n	800b41e <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800b420:	693b      	ldr	r3, [r7, #16]
 800b422:	689c      	ldr	r4, [r3, #8]
 800b424:	f001 fdc6 	bl	800cfb4 <xTaskGetCurrentTaskHandle>
 800b428:	4603      	mov	r3, r0
 800b42a:	429c      	cmp	r4, r3
 800b42c:	d111      	bne.n	800b452 <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800b42e:	693b      	ldr	r3, [r7, #16]
 800b430:	68db      	ldr	r3, [r3, #12]
 800b432:	1e5a      	subs	r2, r3, #1
 800b434:	693b      	ldr	r3, [r7, #16]
 800b436:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800b438:	693b      	ldr	r3, [r7, #16]
 800b43a:	68db      	ldr	r3, [r3, #12]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d105      	bne.n	800b44c <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800b440:	2300      	movs	r3, #0
 800b442:	2200      	movs	r2, #0
 800b444:	2100      	movs	r1, #0
 800b446:	6938      	ldr	r0, [r7, #16]
 800b448:	f000 f8aa 	bl	800b5a0 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800b44c:	2301      	movs	r3, #1
 800b44e:	617b      	str	r3, [r7, #20]
 800b450:	e001      	b.n	800b456 <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800b452:	2300      	movs	r3, #0
 800b454:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800b456:	697b      	ldr	r3, [r7, #20]
	}
 800b458:	4618      	mov	r0, r3
 800b45a:	371c      	adds	r7, #28
 800b45c:	46bd      	mov	sp, r7
 800b45e:	bd90      	pop	{r4, r7, pc}

0800b460 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800b460:	b590      	push	{r4, r7, lr}
 800b462:	b087      	sub	sp, #28
 800b464:	af00      	add	r7, sp, #0
 800b466:	6078      	str	r0, [r7, #4]
 800b468:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800b46e:	693b      	ldr	r3, [r7, #16]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d10a      	bne.n	800b48a <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 800b474:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b478:	f383 8811 	msr	BASEPRI, r3
 800b47c:	f3bf 8f6f 	isb	sy
 800b480:	f3bf 8f4f 	dsb	sy
 800b484:	60fb      	str	r3, [r7, #12]
}
 800b486:	bf00      	nop
 800b488:	e7fe      	b.n	800b488 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800b48a:	693b      	ldr	r3, [r7, #16]
 800b48c:	689c      	ldr	r4, [r3, #8]
 800b48e:	f001 fd91 	bl	800cfb4 <xTaskGetCurrentTaskHandle>
 800b492:	4603      	mov	r3, r0
 800b494:	429c      	cmp	r4, r3
 800b496:	d107      	bne.n	800b4a8 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800b498:	693b      	ldr	r3, [r7, #16]
 800b49a:	68db      	ldr	r3, [r3, #12]
 800b49c:	1c5a      	adds	r2, r3, #1
 800b49e:	693b      	ldr	r3, [r7, #16]
 800b4a0:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800b4a2:	2301      	movs	r3, #1
 800b4a4:	617b      	str	r3, [r7, #20]
 800b4a6:	e00c      	b.n	800b4c2 <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800b4a8:	6839      	ldr	r1, [r7, #0]
 800b4aa:	6938      	ldr	r0, [r7, #16]
 800b4ac:	f000 fb7e 	bl	800bbac <xQueueSemaphoreTake>
 800b4b0:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800b4b2:	697b      	ldr	r3, [r7, #20]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d004      	beq.n	800b4c2 <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800b4b8:	693b      	ldr	r3, [r7, #16]
 800b4ba:	68db      	ldr	r3, [r3, #12]
 800b4bc:	1c5a      	adds	r2, r3, #1
 800b4be:	693b      	ldr	r3, [r7, #16]
 800b4c0:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800b4c2:	697b      	ldr	r3, [r7, #20]
	}
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	371c      	adds	r7, #28
 800b4c8:	46bd      	mov	sp, r7
 800b4ca:	bd90      	pop	{r4, r7, pc}

0800b4cc <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800b4cc:	b580      	push	{r7, lr}
 800b4ce:	b08a      	sub	sp, #40	; 0x28
 800b4d0:	af02      	add	r7, sp, #8
 800b4d2:	60f8      	str	r0, [r7, #12]
 800b4d4:	60b9      	str	r1, [r7, #8]
 800b4d6:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d10a      	bne.n	800b4f4 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800b4de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4e2:	f383 8811 	msr	BASEPRI, r3
 800b4e6:	f3bf 8f6f 	isb	sy
 800b4ea:	f3bf 8f4f 	dsb	sy
 800b4ee:	61bb      	str	r3, [r7, #24]
}
 800b4f0:	bf00      	nop
 800b4f2:	e7fe      	b.n	800b4f2 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800b4f4:	68ba      	ldr	r2, [r7, #8]
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	429a      	cmp	r2, r3
 800b4fa:	d90a      	bls.n	800b512 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800b4fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b500:	f383 8811 	msr	BASEPRI, r3
 800b504:	f3bf 8f6f 	isb	sy
 800b508:	f3bf 8f4f 	dsb	sy
 800b50c:	617b      	str	r3, [r7, #20]
}
 800b50e:	bf00      	nop
 800b510:	e7fe      	b.n	800b510 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800b512:	2302      	movs	r3, #2
 800b514:	9300      	str	r3, [sp, #0]
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	2200      	movs	r2, #0
 800b51a:	2100      	movs	r1, #0
 800b51c:	68f8      	ldr	r0, [r7, #12]
 800b51e:	f7ff fe49 	bl	800b1b4 <xQueueGenericCreateStatic>
 800b522:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800b524:	69fb      	ldr	r3, [r7, #28]
 800b526:	2b00      	cmp	r3, #0
 800b528:	d002      	beq.n	800b530 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800b52a:	69fb      	ldr	r3, [r7, #28]
 800b52c:	68ba      	ldr	r2, [r7, #8]
 800b52e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800b530:	69fb      	ldr	r3, [r7, #28]
	}
 800b532:	4618      	mov	r0, r3
 800b534:	3720      	adds	r7, #32
 800b536:	46bd      	mov	sp, r7
 800b538:	bd80      	pop	{r7, pc}

0800b53a <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800b53a:	b580      	push	{r7, lr}
 800b53c:	b086      	sub	sp, #24
 800b53e:	af00      	add	r7, sp, #0
 800b540:	6078      	str	r0, [r7, #4]
 800b542:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	2b00      	cmp	r3, #0
 800b548:	d10a      	bne.n	800b560 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800b54a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b54e:	f383 8811 	msr	BASEPRI, r3
 800b552:	f3bf 8f6f 	isb	sy
 800b556:	f3bf 8f4f 	dsb	sy
 800b55a:	613b      	str	r3, [r7, #16]
}
 800b55c:	bf00      	nop
 800b55e:	e7fe      	b.n	800b55e <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800b560:	683a      	ldr	r2, [r7, #0]
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	429a      	cmp	r2, r3
 800b566:	d90a      	bls.n	800b57e <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800b568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b56c:	f383 8811 	msr	BASEPRI, r3
 800b570:	f3bf 8f6f 	isb	sy
 800b574:	f3bf 8f4f 	dsb	sy
 800b578:	60fb      	str	r3, [r7, #12]
}
 800b57a:	bf00      	nop
 800b57c:	e7fe      	b.n	800b57c <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800b57e:	2202      	movs	r2, #2
 800b580:	2100      	movs	r1, #0
 800b582:	6878      	ldr	r0, [r7, #4]
 800b584:	f7ff fe8e 	bl	800b2a4 <xQueueGenericCreate>
 800b588:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800b58a:	697b      	ldr	r3, [r7, #20]
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d002      	beq.n	800b596 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800b590:	697b      	ldr	r3, [r7, #20]
 800b592:	683a      	ldr	r2, [r7, #0]
 800b594:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800b596:	697b      	ldr	r3, [r7, #20]
	}
 800b598:	4618      	mov	r0, r3
 800b59a:	3718      	adds	r7, #24
 800b59c:	46bd      	mov	sp, r7
 800b59e:	bd80      	pop	{r7, pc}

0800b5a0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b5a0:	b580      	push	{r7, lr}
 800b5a2:	b08e      	sub	sp, #56	; 0x38
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	60f8      	str	r0, [r7, #12]
 800b5a8:	60b9      	str	r1, [r7, #8]
 800b5aa:	607a      	str	r2, [r7, #4]
 800b5ac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b5ae:	2300      	movs	r3, #0
 800b5b0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b5b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d10a      	bne.n	800b5d2 <xQueueGenericSend+0x32>
	__asm volatile
 800b5bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5c0:	f383 8811 	msr	BASEPRI, r3
 800b5c4:	f3bf 8f6f 	isb	sy
 800b5c8:	f3bf 8f4f 	dsb	sy
 800b5cc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b5ce:	bf00      	nop
 800b5d0:	e7fe      	b.n	800b5d0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b5d2:	68bb      	ldr	r3, [r7, #8]
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d103      	bne.n	800b5e0 <xQueueGenericSend+0x40>
 800b5d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d101      	bne.n	800b5e4 <xQueueGenericSend+0x44>
 800b5e0:	2301      	movs	r3, #1
 800b5e2:	e000      	b.n	800b5e6 <xQueueGenericSend+0x46>
 800b5e4:	2300      	movs	r3, #0
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d10a      	bne.n	800b600 <xQueueGenericSend+0x60>
	__asm volatile
 800b5ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5ee:	f383 8811 	msr	BASEPRI, r3
 800b5f2:	f3bf 8f6f 	isb	sy
 800b5f6:	f3bf 8f4f 	dsb	sy
 800b5fa:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b5fc:	bf00      	nop
 800b5fe:	e7fe      	b.n	800b5fe <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b600:	683b      	ldr	r3, [r7, #0]
 800b602:	2b02      	cmp	r3, #2
 800b604:	d103      	bne.n	800b60e <xQueueGenericSend+0x6e>
 800b606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b608:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b60a:	2b01      	cmp	r3, #1
 800b60c:	d101      	bne.n	800b612 <xQueueGenericSend+0x72>
 800b60e:	2301      	movs	r3, #1
 800b610:	e000      	b.n	800b614 <xQueueGenericSend+0x74>
 800b612:	2300      	movs	r3, #0
 800b614:	2b00      	cmp	r3, #0
 800b616:	d10a      	bne.n	800b62e <xQueueGenericSend+0x8e>
	__asm volatile
 800b618:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b61c:	f383 8811 	msr	BASEPRI, r3
 800b620:	f3bf 8f6f 	isb	sy
 800b624:	f3bf 8f4f 	dsb	sy
 800b628:	623b      	str	r3, [r7, #32]
}
 800b62a:	bf00      	nop
 800b62c:	e7fe      	b.n	800b62c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b62e:	f001 fcd1 	bl	800cfd4 <xTaskGetSchedulerState>
 800b632:	4603      	mov	r3, r0
 800b634:	2b00      	cmp	r3, #0
 800b636:	d102      	bne.n	800b63e <xQueueGenericSend+0x9e>
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d101      	bne.n	800b642 <xQueueGenericSend+0xa2>
 800b63e:	2301      	movs	r3, #1
 800b640:	e000      	b.n	800b644 <xQueueGenericSend+0xa4>
 800b642:	2300      	movs	r3, #0
 800b644:	2b00      	cmp	r3, #0
 800b646:	d10a      	bne.n	800b65e <xQueueGenericSend+0xbe>
	__asm volatile
 800b648:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b64c:	f383 8811 	msr	BASEPRI, r3
 800b650:	f3bf 8f6f 	isb	sy
 800b654:	f3bf 8f4f 	dsb	sy
 800b658:	61fb      	str	r3, [r7, #28]
}
 800b65a:	bf00      	nop
 800b65c:	e7fe      	b.n	800b65c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b65e:	f002 fdd1 	bl	800e204 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b664:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b668:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b66a:	429a      	cmp	r2, r3
 800b66c:	d302      	bcc.n	800b674 <xQueueGenericSend+0xd4>
 800b66e:	683b      	ldr	r3, [r7, #0]
 800b670:	2b02      	cmp	r3, #2
 800b672:	d129      	bne.n	800b6c8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b674:	683a      	ldr	r2, [r7, #0]
 800b676:	68b9      	ldr	r1, [r7, #8]
 800b678:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b67a:	f000 fc5e 	bl	800bf3a <prvCopyDataToQueue>
 800b67e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b684:	2b00      	cmp	r3, #0
 800b686:	d010      	beq.n	800b6aa <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b68a:	3324      	adds	r3, #36	; 0x24
 800b68c:	4618      	mov	r0, r3
 800b68e:	f001 facf 	bl	800cc30 <xTaskRemoveFromEventList>
 800b692:	4603      	mov	r3, r0
 800b694:	2b00      	cmp	r3, #0
 800b696:	d013      	beq.n	800b6c0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b698:	4b3f      	ldr	r3, [pc, #252]	; (800b798 <xQueueGenericSend+0x1f8>)
 800b69a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b69e:	601a      	str	r2, [r3, #0]
 800b6a0:	f3bf 8f4f 	dsb	sy
 800b6a4:	f3bf 8f6f 	isb	sy
 800b6a8:	e00a      	b.n	800b6c0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b6aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d007      	beq.n	800b6c0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b6b0:	4b39      	ldr	r3, [pc, #228]	; (800b798 <xQueueGenericSend+0x1f8>)
 800b6b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b6b6:	601a      	str	r2, [r3, #0]
 800b6b8:	f3bf 8f4f 	dsb	sy
 800b6bc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b6c0:	f002 fdd0 	bl	800e264 <vPortExitCritical>
				return pdPASS;
 800b6c4:	2301      	movs	r3, #1
 800b6c6:	e063      	b.n	800b790 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d103      	bne.n	800b6d6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b6ce:	f002 fdc9 	bl	800e264 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b6d2:	2300      	movs	r3, #0
 800b6d4:	e05c      	b.n	800b790 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b6d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d106      	bne.n	800b6ea <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b6dc:	f107 0314 	add.w	r3, r7, #20
 800b6e0:	4618      	mov	r0, r3
 800b6e2:	f001 fb09 	bl	800ccf8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b6e6:	2301      	movs	r3, #1
 800b6e8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b6ea:	f002 fdbb 	bl	800e264 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b6ee:	f001 f863 	bl	800c7b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b6f2:	f002 fd87 	bl	800e204 <vPortEnterCritical>
 800b6f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6f8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b6fc:	b25b      	sxtb	r3, r3
 800b6fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b702:	d103      	bne.n	800b70c <xQueueGenericSend+0x16c>
 800b704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b706:	2200      	movs	r2, #0
 800b708:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b70c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b70e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b712:	b25b      	sxtb	r3, r3
 800b714:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b718:	d103      	bne.n	800b722 <xQueueGenericSend+0x182>
 800b71a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b71c:	2200      	movs	r2, #0
 800b71e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b722:	f002 fd9f 	bl	800e264 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b726:	1d3a      	adds	r2, r7, #4
 800b728:	f107 0314 	add.w	r3, r7, #20
 800b72c:	4611      	mov	r1, r2
 800b72e:	4618      	mov	r0, r3
 800b730:	f001 faf8 	bl	800cd24 <xTaskCheckForTimeOut>
 800b734:	4603      	mov	r3, r0
 800b736:	2b00      	cmp	r3, #0
 800b738:	d124      	bne.n	800b784 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b73a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b73c:	f000 fcf5 	bl	800c12a <prvIsQueueFull>
 800b740:	4603      	mov	r3, r0
 800b742:	2b00      	cmp	r3, #0
 800b744:	d018      	beq.n	800b778 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b748:	3310      	adds	r3, #16
 800b74a:	687a      	ldr	r2, [r7, #4]
 800b74c:	4611      	mov	r1, r2
 800b74e:	4618      	mov	r0, r3
 800b750:	f001 fa1e 	bl	800cb90 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b754:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b756:	f000 fc80 	bl	800c05a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b75a:	f001 f83b 	bl	800c7d4 <xTaskResumeAll>
 800b75e:	4603      	mov	r3, r0
 800b760:	2b00      	cmp	r3, #0
 800b762:	f47f af7c 	bne.w	800b65e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800b766:	4b0c      	ldr	r3, [pc, #48]	; (800b798 <xQueueGenericSend+0x1f8>)
 800b768:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b76c:	601a      	str	r2, [r3, #0]
 800b76e:	f3bf 8f4f 	dsb	sy
 800b772:	f3bf 8f6f 	isb	sy
 800b776:	e772      	b.n	800b65e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b778:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b77a:	f000 fc6e 	bl	800c05a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b77e:	f001 f829 	bl	800c7d4 <xTaskResumeAll>
 800b782:	e76c      	b.n	800b65e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b784:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b786:	f000 fc68 	bl	800c05a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b78a:	f001 f823 	bl	800c7d4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b78e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b790:	4618      	mov	r0, r3
 800b792:	3738      	adds	r7, #56	; 0x38
 800b794:	46bd      	mov	sp, r7
 800b796:	bd80      	pop	{r7, pc}
 800b798:	e000ed04 	.word	0xe000ed04

0800b79c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b79c:	b580      	push	{r7, lr}
 800b79e:	b090      	sub	sp, #64	; 0x40
 800b7a0:	af00      	add	r7, sp, #0
 800b7a2:	60f8      	str	r0, [r7, #12]
 800b7a4:	60b9      	str	r1, [r7, #8]
 800b7a6:	607a      	str	r2, [r7, #4]
 800b7a8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800b7ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d10a      	bne.n	800b7ca <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800b7b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7b8:	f383 8811 	msr	BASEPRI, r3
 800b7bc:	f3bf 8f6f 	isb	sy
 800b7c0:	f3bf 8f4f 	dsb	sy
 800b7c4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b7c6:	bf00      	nop
 800b7c8:	e7fe      	b.n	800b7c8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b7ca:	68bb      	ldr	r3, [r7, #8]
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d103      	bne.n	800b7d8 <xQueueGenericSendFromISR+0x3c>
 800b7d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d101      	bne.n	800b7dc <xQueueGenericSendFromISR+0x40>
 800b7d8:	2301      	movs	r3, #1
 800b7da:	e000      	b.n	800b7de <xQueueGenericSendFromISR+0x42>
 800b7dc:	2300      	movs	r3, #0
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d10a      	bne.n	800b7f8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800b7e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7e6:	f383 8811 	msr	BASEPRI, r3
 800b7ea:	f3bf 8f6f 	isb	sy
 800b7ee:	f3bf 8f4f 	dsb	sy
 800b7f2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b7f4:	bf00      	nop
 800b7f6:	e7fe      	b.n	800b7f6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b7f8:	683b      	ldr	r3, [r7, #0]
 800b7fa:	2b02      	cmp	r3, #2
 800b7fc:	d103      	bne.n	800b806 <xQueueGenericSendFromISR+0x6a>
 800b7fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b800:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b802:	2b01      	cmp	r3, #1
 800b804:	d101      	bne.n	800b80a <xQueueGenericSendFromISR+0x6e>
 800b806:	2301      	movs	r3, #1
 800b808:	e000      	b.n	800b80c <xQueueGenericSendFromISR+0x70>
 800b80a:	2300      	movs	r3, #0
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d10a      	bne.n	800b826 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800b810:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b814:	f383 8811 	msr	BASEPRI, r3
 800b818:	f3bf 8f6f 	isb	sy
 800b81c:	f3bf 8f4f 	dsb	sy
 800b820:	623b      	str	r3, [r7, #32]
}
 800b822:	bf00      	nop
 800b824:	e7fe      	b.n	800b824 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b826:	f002 fdcf 	bl	800e3c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b82a:	f3ef 8211 	mrs	r2, BASEPRI
 800b82e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b832:	f383 8811 	msr	BASEPRI, r3
 800b836:	f3bf 8f6f 	isb	sy
 800b83a:	f3bf 8f4f 	dsb	sy
 800b83e:	61fa      	str	r2, [r7, #28]
 800b840:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b842:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b844:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b848:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b84a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b84c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b84e:	429a      	cmp	r2, r3
 800b850:	d302      	bcc.n	800b858 <xQueueGenericSendFromISR+0xbc>
 800b852:	683b      	ldr	r3, [r7, #0]
 800b854:	2b02      	cmp	r3, #2
 800b856:	d12f      	bne.n	800b8b8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b858:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b85a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b85e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b862:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b866:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b868:	683a      	ldr	r2, [r7, #0]
 800b86a:	68b9      	ldr	r1, [r7, #8]
 800b86c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b86e:	f000 fb64 	bl	800bf3a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b872:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800b876:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b87a:	d112      	bne.n	800b8a2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b87c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b87e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b880:	2b00      	cmp	r3, #0
 800b882:	d016      	beq.n	800b8b2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b884:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b886:	3324      	adds	r3, #36	; 0x24
 800b888:	4618      	mov	r0, r3
 800b88a:	f001 f9d1 	bl	800cc30 <xTaskRemoveFromEventList>
 800b88e:	4603      	mov	r3, r0
 800b890:	2b00      	cmp	r3, #0
 800b892:	d00e      	beq.n	800b8b2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d00b      	beq.n	800b8b2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	2201      	movs	r2, #1
 800b89e:	601a      	str	r2, [r3, #0]
 800b8a0:	e007      	b.n	800b8b2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b8a2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b8a6:	3301      	adds	r3, #1
 800b8a8:	b2db      	uxtb	r3, r3
 800b8aa:	b25a      	sxtb	r2, r3
 800b8ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b8b2:	2301      	movs	r3, #1
 800b8b4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800b8b6:	e001      	b.n	800b8bc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b8b8:	2300      	movs	r3, #0
 800b8ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b8bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b8be:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b8c0:	697b      	ldr	r3, [r7, #20]
 800b8c2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b8c6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b8c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800b8ca:	4618      	mov	r0, r3
 800b8cc:	3740      	adds	r7, #64	; 0x40
 800b8ce:	46bd      	mov	sp, r7
 800b8d0:	bd80      	pop	{r7, pc}

0800b8d2 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b8d2:	b580      	push	{r7, lr}
 800b8d4:	b08e      	sub	sp, #56	; 0x38
 800b8d6:	af00      	add	r7, sp, #0
 800b8d8:	6078      	str	r0, [r7, #4]
 800b8da:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800b8e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d10a      	bne.n	800b8fc <xQueueGiveFromISR+0x2a>
	__asm volatile
 800b8e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8ea:	f383 8811 	msr	BASEPRI, r3
 800b8ee:	f3bf 8f6f 	isb	sy
 800b8f2:	f3bf 8f4f 	dsb	sy
 800b8f6:	623b      	str	r3, [r7, #32]
}
 800b8f8:	bf00      	nop
 800b8fa:	e7fe      	b.n	800b8fa <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800b8fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b900:	2b00      	cmp	r3, #0
 800b902:	d00a      	beq.n	800b91a <xQueueGiveFromISR+0x48>
	__asm volatile
 800b904:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b908:	f383 8811 	msr	BASEPRI, r3
 800b90c:	f3bf 8f6f 	isb	sy
 800b910:	f3bf 8f4f 	dsb	sy
 800b914:	61fb      	str	r3, [r7, #28]
}
 800b916:	bf00      	nop
 800b918:	e7fe      	b.n	800b918 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800b91a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d103      	bne.n	800b92a <xQueueGiveFromISR+0x58>
 800b922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b924:	689b      	ldr	r3, [r3, #8]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d101      	bne.n	800b92e <xQueueGiveFromISR+0x5c>
 800b92a:	2301      	movs	r3, #1
 800b92c:	e000      	b.n	800b930 <xQueueGiveFromISR+0x5e>
 800b92e:	2300      	movs	r3, #0
 800b930:	2b00      	cmp	r3, #0
 800b932:	d10a      	bne.n	800b94a <xQueueGiveFromISR+0x78>
	__asm volatile
 800b934:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b938:	f383 8811 	msr	BASEPRI, r3
 800b93c:	f3bf 8f6f 	isb	sy
 800b940:	f3bf 8f4f 	dsb	sy
 800b944:	61bb      	str	r3, [r7, #24]
}
 800b946:	bf00      	nop
 800b948:	e7fe      	b.n	800b948 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b94a:	f002 fd3d 	bl	800e3c8 <vPortValidateInterruptPriority>
	__asm volatile
 800b94e:	f3ef 8211 	mrs	r2, BASEPRI
 800b952:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b956:	f383 8811 	msr	BASEPRI, r3
 800b95a:	f3bf 8f6f 	isb	sy
 800b95e:	f3bf 8f4f 	dsb	sy
 800b962:	617a      	str	r2, [r7, #20]
 800b964:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800b966:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b968:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b96a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b96c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b96e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800b970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b972:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b974:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b976:	429a      	cmp	r2, r3
 800b978:	d22b      	bcs.n	800b9d2 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b97a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b97c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b980:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b984:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b986:	1c5a      	adds	r2, r3, #1
 800b988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b98a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b98c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b990:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b994:	d112      	bne.n	800b9bc <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d016      	beq.n	800b9cc <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b99e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9a0:	3324      	adds	r3, #36	; 0x24
 800b9a2:	4618      	mov	r0, r3
 800b9a4:	f001 f944 	bl	800cc30 <xTaskRemoveFromEventList>
 800b9a8:	4603      	mov	r3, r0
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d00e      	beq.n	800b9cc <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b9ae:	683b      	ldr	r3, [r7, #0]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d00b      	beq.n	800b9cc <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b9b4:	683b      	ldr	r3, [r7, #0]
 800b9b6:	2201      	movs	r2, #1
 800b9b8:	601a      	str	r2, [r3, #0]
 800b9ba:	e007      	b.n	800b9cc <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b9bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b9c0:	3301      	adds	r3, #1
 800b9c2:	b2db      	uxtb	r3, r3
 800b9c4:	b25a      	sxtb	r2, r3
 800b9c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b9cc:	2301      	movs	r3, #1
 800b9ce:	637b      	str	r3, [r7, #52]	; 0x34
 800b9d0:	e001      	b.n	800b9d6 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	637b      	str	r3, [r7, #52]	; 0x34
 800b9d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9d8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	f383 8811 	msr	BASEPRI, r3
}
 800b9e0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b9e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b9e4:	4618      	mov	r0, r3
 800b9e6:	3738      	adds	r7, #56	; 0x38
 800b9e8:	46bd      	mov	sp, r7
 800b9ea:	bd80      	pop	{r7, pc}

0800b9ec <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b08c      	sub	sp, #48	; 0x30
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	60f8      	str	r0, [r7, #12]
 800b9f4:	60b9      	str	r1, [r7, #8]
 800b9f6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b9f8:	2300      	movs	r3, #0
 800b9fa:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ba00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d10a      	bne.n	800ba1c <xQueueReceive+0x30>
	__asm volatile
 800ba06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba0a:	f383 8811 	msr	BASEPRI, r3
 800ba0e:	f3bf 8f6f 	isb	sy
 800ba12:	f3bf 8f4f 	dsb	sy
 800ba16:	623b      	str	r3, [r7, #32]
}
 800ba18:	bf00      	nop
 800ba1a:	e7fe      	b.n	800ba1a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ba1c:	68bb      	ldr	r3, [r7, #8]
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d103      	bne.n	800ba2a <xQueueReceive+0x3e>
 800ba22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d101      	bne.n	800ba2e <xQueueReceive+0x42>
 800ba2a:	2301      	movs	r3, #1
 800ba2c:	e000      	b.n	800ba30 <xQueueReceive+0x44>
 800ba2e:	2300      	movs	r3, #0
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d10a      	bne.n	800ba4a <xQueueReceive+0x5e>
	__asm volatile
 800ba34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba38:	f383 8811 	msr	BASEPRI, r3
 800ba3c:	f3bf 8f6f 	isb	sy
 800ba40:	f3bf 8f4f 	dsb	sy
 800ba44:	61fb      	str	r3, [r7, #28]
}
 800ba46:	bf00      	nop
 800ba48:	e7fe      	b.n	800ba48 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ba4a:	f001 fac3 	bl	800cfd4 <xTaskGetSchedulerState>
 800ba4e:	4603      	mov	r3, r0
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d102      	bne.n	800ba5a <xQueueReceive+0x6e>
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d101      	bne.n	800ba5e <xQueueReceive+0x72>
 800ba5a:	2301      	movs	r3, #1
 800ba5c:	e000      	b.n	800ba60 <xQueueReceive+0x74>
 800ba5e:	2300      	movs	r3, #0
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d10a      	bne.n	800ba7a <xQueueReceive+0x8e>
	__asm volatile
 800ba64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba68:	f383 8811 	msr	BASEPRI, r3
 800ba6c:	f3bf 8f6f 	isb	sy
 800ba70:	f3bf 8f4f 	dsb	sy
 800ba74:	61bb      	str	r3, [r7, #24]
}
 800ba76:	bf00      	nop
 800ba78:	e7fe      	b.n	800ba78 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ba7a:	f002 fbc3 	bl	800e204 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ba7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba82:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ba84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d01f      	beq.n	800baca <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ba8a:	68b9      	ldr	r1, [r7, #8]
 800ba8c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ba8e:	f000 fabe 	bl	800c00e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ba92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba94:	1e5a      	subs	r2, r3, #1
 800ba96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba98:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ba9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba9c:	691b      	ldr	r3, [r3, #16]
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d00f      	beq.n	800bac2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800baa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800baa4:	3310      	adds	r3, #16
 800baa6:	4618      	mov	r0, r3
 800baa8:	f001 f8c2 	bl	800cc30 <xTaskRemoveFromEventList>
 800baac:	4603      	mov	r3, r0
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d007      	beq.n	800bac2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bab2:	4b3d      	ldr	r3, [pc, #244]	; (800bba8 <xQueueReceive+0x1bc>)
 800bab4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bab8:	601a      	str	r2, [r3, #0]
 800baba:	f3bf 8f4f 	dsb	sy
 800babe:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bac2:	f002 fbcf 	bl	800e264 <vPortExitCritical>
				return pdPASS;
 800bac6:	2301      	movs	r3, #1
 800bac8:	e069      	b.n	800bb9e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d103      	bne.n	800bad8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bad0:	f002 fbc8 	bl	800e264 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bad4:	2300      	movs	r3, #0
 800bad6:	e062      	b.n	800bb9e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bada:	2b00      	cmp	r3, #0
 800badc:	d106      	bne.n	800baec <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bade:	f107 0310 	add.w	r3, r7, #16
 800bae2:	4618      	mov	r0, r3
 800bae4:	f001 f908 	bl	800ccf8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bae8:	2301      	movs	r3, #1
 800baea:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800baec:	f002 fbba 	bl	800e264 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800baf0:	f000 fe62 	bl	800c7b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800baf4:	f002 fb86 	bl	800e204 <vPortEnterCritical>
 800baf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bafa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bafe:	b25b      	sxtb	r3, r3
 800bb00:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb04:	d103      	bne.n	800bb0e <xQueueReceive+0x122>
 800bb06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb08:	2200      	movs	r2, #0
 800bb0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bb0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb10:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bb14:	b25b      	sxtb	r3, r3
 800bb16:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb1a:	d103      	bne.n	800bb24 <xQueueReceive+0x138>
 800bb1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb1e:	2200      	movs	r2, #0
 800bb20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bb24:	f002 fb9e 	bl	800e264 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bb28:	1d3a      	adds	r2, r7, #4
 800bb2a:	f107 0310 	add.w	r3, r7, #16
 800bb2e:	4611      	mov	r1, r2
 800bb30:	4618      	mov	r0, r3
 800bb32:	f001 f8f7 	bl	800cd24 <xTaskCheckForTimeOut>
 800bb36:	4603      	mov	r3, r0
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d123      	bne.n	800bb84 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bb3c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bb3e:	f000 fade 	bl	800c0fe <prvIsQueueEmpty>
 800bb42:	4603      	mov	r3, r0
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d017      	beq.n	800bb78 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bb48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb4a:	3324      	adds	r3, #36	; 0x24
 800bb4c:	687a      	ldr	r2, [r7, #4]
 800bb4e:	4611      	mov	r1, r2
 800bb50:	4618      	mov	r0, r3
 800bb52:	f001 f81d 	bl	800cb90 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bb56:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bb58:	f000 fa7f 	bl	800c05a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bb5c:	f000 fe3a 	bl	800c7d4 <xTaskResumeAll>
 800bb60:	4603      	mov	r3, r0
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d189      	bne.n	800ba7a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800bb66:	4b10      	ldr	r3, [pc, #64]	; (800bba8 <xQueueReceive+0x1bc>)
 800bb68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb6c:	601a      	str	r2, [r3, #0]
 800bb6e:	f3bf 8f4f 	dsb	sy
 800bb72:	f3bf 8f6f 	isb	sy
 800bb76:	e780      	b.n	800ba7a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800bb78:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bb7a:	f000 fa6e 	bl	800c05a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bb7e:	f000 fe29 	bl	800c7d4 <xTaskResumeAll>
 800bb82:	e77a      	b.n	800ba7a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800bb84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bb86:	f000 fa68 	bl	800c05a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bb8a:	f000 fe23 	bl	800c7d4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bb8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bb90:	f000 fab5 	bl	800c0fe <prvIsQueueEmpty>
 800bb94:	4603      	mov	r3, r0
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	f43f af6f 	beq.w	800ba7a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bb9c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800bb9e:	4618      	mov	r0, r3
 800bba0:	3730      	adds	r7, #48	; 0x30
 800bba2:	46bd      	mov	sp, r7
 800bba4:	bd80      	pop	{r7, pc}
 800bba6:	bf00      	nop
 800bba8:	e000ed04 	.word	0xe000ed04

0800bbac <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800bbac:	b580      	push	{r7, lr}
 800bbae:	b08e      	sub	sp, #56	; 0x38
 800bbb0:	af00      	add	r7, sp, #0
 800bbb2:	6078      	str	r0, [r7, #4]
 800bbb4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800bbb6:	2300      	movs	r3, #0
 800bbb8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800bbbe:	2300      	movs	r3, #0
 800bbc0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bbc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d10a      	bne.n	800bbde <xQueueSemaphoreTake+0x32>
	__asm volatile
 800bbc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbcc:	f383 8811 	msr	BASEPRI, r3
 800bbd0:	f3bf 8f6f 	isb	sy
 800bbd4:	f3bf 8f4f 	dsb	sy
 800bbd8:	623b      	str	r3, [r7, #32]
}
 800bbda:	bf00      	nop
 800bbdc:	e7fe      	b.n	800bbdc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800bbde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bbe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d00a      	beq.n	800bbfc <xQueueSemaphoreTake+0x50>
	__asm volatile
 800bbe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbea:	f383 8811 	msr	BASEPRI, r3
 800bbee:	f3bf 8f6f 	isb	sy
 800bbf2:	f3bf 8f4f 	dsb	sy
 800bbf6:	61fb      	str	r3, [r7, #28]
}
 800bbf8:	bf00      	nop
 800bbfa:	e7fe      	b.n	800bbfa <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bbfc:	f001 f9ea 	bl	800cfd4 <xTaskGetSchedulerState>
 800bc00:	4603      	mov	r3, r0
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d102      	bne.n	800bc0c <xQueueSemaphoreTake+0x60>
 800bc06:	683b      	ldr	r3, [r7, #0]
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d101      	bne.n	800bc10 <xQueueSemaphoreTake+0x64>
 800bc0c:	2301      	movs	r3, #1
 800bc0e:	e000      	b.n	800bc12 <xQueueSemaphoreTake+0x66>
 800bc10:	2300      	movs	r3, #0
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d10a      	bne.n	800bc2c <xQueueSemaphoreTake+0x80>
	__asm volatile
 800bc16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc1a:	f383 8811 	msr	BASEPRI, r3
 800bc1e:	f3bf 8f6f 	isb	sy
 800bc22:	f3bf 8f4f 	dsb	sy
 800bc26:	61bb      	str	r3, [r7, #24]
}
 800bc28:	bf00      	nop
 800bc2a:	e7fe      	b.n	800bc2a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bc2c:	f002 faea 	bl	800e204 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800bc30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc34:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800bc36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d024      	beq.n	800bc86 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800bc3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc3e:	1e5a      	subs	r2, r3, #1
 800bc40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc42:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bc44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d104      	bne.n	800bc56 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800bc4c:	f001 fb38 	bl	800d2c0 <pvTaskIncrementMutexHeldCount>
 800bc50:	4602      	mov	r2, r0
 800bc52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc54:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bc56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc58:	691b      	ldr	r3, [r3, #16]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d00f      	beq.n	800bc7e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bc5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc60:	3310      	adds	r3, #16
 800bc62:	4618      	mov	r0, r3
 800bc64:	f000 ffe4 	bl	800cc30 <xTaskRemoveFromEventList>
 800bc68:	4603      	mov	r3, r0
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d007      	beq.n	800bc7e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bc6e:	4b54      	ldr	r3, [pc, #336]	; (800bdc0 <xQueueSemaphoreTake+0x214>)
 800bc70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc74:	601a      	str	r2, [r3, #0]
 800bc76:	f3bf 8f4f 	dsb	sy
 800bc7a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bc7e:	f002 faf1 	bl	800e264 <vPortExitCritical>
				return pdPASS;
 800bc82:	2301      	movs	r3, #1
 800bc84:	e097      	b.n	800bdb6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bc86:	683b      	ldr	r3, [r7, #0]
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d111      	bne.n	800bcb0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800bc8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d00a      	beq.n	800bca8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800bc92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc96:	f383 8811 	msr	BASEPRI, r3
 800bc9a:	f3bf 8f6f 	isb	sy
 800bc9e:	f3bf 8f4f 	dsb	sy
 800bca2:	617b      	str	r3, [r7, #20]
}
 800bca4:	bf00      	nop
 800bca6:	e7fe      	b.n	800bca6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800bca8:	f002 fadc 	bl	800e264 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bcac:	2300      	movs	r3, #0
 800bcae:	e082      	b.n	800bdb6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bcb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d106      	bne.n	800bcc4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bcb6:	f107 030c 	add.w	r3, r7, #12
 800bcba:	4618      	mov	r0, r3
 800bcbc:	f001 f81c 	bl	800ccf8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bcc0:	2301      	movs	r3, #1
 800bcc2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bcc4:	f002 face 	bl	800e264 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bcc8:	f000 fd76 	bl	800c7b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bccc:	f002 fa9a 	bl	800e204 <vPortEnterCritical>
 800bcd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bcd2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bcd6:	b25b      	sxtb	r3, r3
 800bcd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcdc:	d103      	bne.n	800bce6 <xQueueSemaphoreTake+0x13a>
 800bcde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bce0:	2200      	movs	r2, #0
 800bce2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bce8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bcec:	b25b      	sxtb	r3, r3
 800bcee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcf2:	d103      	bne.n	800bcfc <xQueueSemaphoreTake+0x150>
 800bcf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bcf6:	2200      	movs	r2, #0
 800bcf8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bcfc:	f002 fab2 	bl	800e264 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bd00:	463a      	mov	r2, r7
 800bd02:	f107 030c 	add.w	r3, r7, #12
 800bd06:	4611      	mov	r1, r2
 800bd08:	4618      	mov	r0, r3
 800bd0a:	f001 f80b 	bl	800cd24 <xTaskCheckForTimeOut>
 800bd0e:	4603      	mov	r3, r0
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d132      	bne.n	800bd7a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bd14:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bd16:	f000 f9f2 	bl	800c0fe <prvIsQueueEmpty>
 800bd1a:	4603      	mov	r3, r0
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d026      	beq.n	800bd6e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bd20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d109      	bne.n	800bd3c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800bd28:	f002 fa6c 	bl	800e204 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bd2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd2e:	689b      	ldr	r3, [r3, #8]
 800bd30:	4618      	mov	r0, r3
 800bd32:	f001 f96d 	bl	800d010 <xTaskPriorityInherit>
 800bd36:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800bd38:	f002 fa94 	bl	800e264 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bd3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd3e:	3324      	adds	r3, #36	; 0x24
 800bd40:	683a      	ldr	r2, [r7, #0]
 800bd42:	4611      	mov	r1, r2
 800bd44:	4618      	mov	r0, r3
 800bd46:	f000 ff23 	bl	800cb90 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bd4a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bd4c:	f000 f985 	bl	800c05a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bd50:	f000 fd40 	bl	800c7d4 <xTaskResumeAll>
 800bd54:	4603      	mov	r3, r0
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	f47f af68 	bne.w	800bc2c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800bd5c:	4b18      	ldr	r3, [pc, #96]	; (800bdc0 <xQueueSemaphoreTake+0x214>)
 800bd5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd62:	601a      	str	r2, [r3, #0]
 800bd64:	f3bf 8f4f 	dsb	sy
 800bd68:	f3bf 8f6f 	isb	sy
 800bd6c:	e75e      	b.n	800bc2c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800bd6e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bd70:	f000 f973 	bl	800c05a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bd74:	f000 fd2e 	bl	800c7d4 <xTaskResumeAll>
 800bd78:	e758      	b.n	800bc2c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800bd7a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bd7c:	f000 f96d 	bl	800c05a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bd80:	f000 fd28 	bl	800c7d4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bd84:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bd86:	f000 f9ba 	bl	800c0fe <prvIsQueueEmpty>
 800bd8a:	4603      	mov	r3, r0
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	f43f af4d 	beq.w	800bc2c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800bd92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d00d      	beq.n	800bdb4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800bd98:	f002 fa34 	bl	800e204 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800bd9c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bd9e:	f000 f8b4 	bl	800bf0a <prvGetDisinheritPriorityAfterTimeout>
 800bda2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800bda4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bda6:	689b      	ldr	r3, [r3, #8]
 800bda8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800bdaa:	4618      	mov	r0, r3
 800bdac:	f001 fa06 	bl	800d1bc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800bdb0:	f002 fa58 	bl	800e264 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bdb4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	3738      	adds	r7, #56	; 0x38
 800bdba:	46bd      	mov	sp, r7
 800bdbc:	bd80      	pop	{r7, pc}
 800bdbe:	bf00      	nop
 800bdc0:	e000ed04 	.word	0xe000ed04

0800bdc4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800bdc4:	b580      	push	{r7, lr}
 800bdc6:	b08e      	sub	sp, #56	; 0x38
 800bdc8:	af00      	add	r7, sp, #0
 800bdca:	60f8      	str	r0, [r7, #12]
 800bdcc:	60b9      	str	r1, [r7, #8]
 800bdce:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800bdd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d10a      	bne.n	800bdf0 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800bdda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdde:	f383 8811 	msr	BASEPRI, r3
 800bde2:	f3bf 8f6f 	isb	sy
 800bde6:	f3bf 8f4f 	dsb	sy
 800bdea:	623b      	str	r3, [r7, #32]
}
 800bdec:	bf00      	nop
 800bdee:	e7fe      	b.n	800bdee <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bdf0:	68bb      	ldr	r3, [r7, #8]
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d103      	bne.n	800bdfe <xQueueReceiveFromISR+0x3a>
 800bdf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d101      	bne.n	800be02 <xQueueReceiveFromISR+0x3e>
 800bdfe:	2301      	movs	r3, #1
 800be00:	e000      	b.n	800be04 <xQueueReceiveFromISR+0x40>
 800be02:	2300      	movs	r3, #0
 800be04:	2b00      	cmp	r3, #0
 800be06:	d10a      	bne.n	800be1e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800be08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be0c:	f383 8811 	msr	BASEPRI, r3
 800be10:	f3bf 8f6f 	isb	sy
 800be14:	f3bf 8f4f 	dsb	sy
 800be18:	61fb      	str	r3, [r7, #28]
}
 800be1a:	bf00      	nop
 800be1c:	e7fe      	b.n	800be1c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800be1e:	f002 fad3 	bl	800e3c8 <vPortValidateInterruptPriority>
	__asm volatile
 800be22:	f3ef 8211 	mrs	r2, BASEPRI
 800be26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be2a:	f383 8811 	msr	BASEPRI, r3
 800be2e:	f3bf 8f6f 	isb	sy
 800be32:	f3bf 8f4f 	dsb	sy
 800be36:	61ba      	str	r2, [r7, #24]
 800be38:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800be3a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800be3c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800be3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be42:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800be44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be46:	2b00      	cmp	r3, #0
 800be48:	d02f      	beq.n	800beaa <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800be4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be4c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800be50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800be54:	68b9      	ldr	r1, [r7, #8]
 800be56:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800be58:	f000 f8d9 	bl	800c00e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800be5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be5e:	1e5a      	subs	r2, r3, #1
 800be60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be62:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800be64:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800be68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be6c:	d112      	bne.n	800be94 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800be6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be70:	691b      	ldr	r3, [r3, #16]
 800be72:	2b00      	cmp	r3, #0
 800be74:	d016      	beq.n	800bea4 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800be76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be78:	3310      	adds	r3, #16
 800be7a:	4618      	mov	r0, r3
 800be7c:	f000 fed8 	bl	800cc30 <xTaskRemoveFromEventList>
 800be80:	4603      	mov	r3, r0
 800be82:	2b00      	cmp	r3, #0
 800be84:	d00e      	beq.n	800bea4 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d00b      	beq.n	800bea4 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	2201      	movs	r2, #1
 800be90:	601a      	str	r2, [r3, #0]
 800be92:	e007      	b.n	800bea4 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800be94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800be98:	3301      	adds	r3, #1
 800be9a:	b2db      	uxtb	r3, r3
 800be9c:	b25a      	sxtb	r2, r3
 800be9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bea0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800bea4:	2301      	movs	r3, #1
 800bea6:	637b      	str	r3, [r7, #52]	; 0x34
 800bea8:	e001      	b.n	800beae <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800beaa:	2300      	movs	r3, #0
 800beac:	637b      	str	r3, [r7, #52]	; 0x34
 800beae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800beb0:	613b      	str	r3, [r7, #16]
	__asm volatile
 800beb2:	693b      	ldr	r3, [r7, #16]
 800beb4:	f383 8811 	msr	BASEPRI, r3
}
 800beb8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800beba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800bebc:	4618      	mov	r0, r3
 800bebe:	3738      	adds	r7, #56	; 0x38
 800bec0:	46bd      	mov	sp, r7
 800bec2:	bd80      	pop	{r7, pc}

0800bec4 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800bec4:	b580      	push	{r7, lr}
 800bec6:	b084      	sub	sp, #16
 800bec8:	af00      	add	r7, sp, #0
 800beca:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d10a      	bne.n	800beec <vQueueDelete+0x28>
	__asm volatile
 800bed6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800beda:	f383 8811 	msr	BASEPRI, r3
 800bede:	f3bf 8f6f 	isb	sy
 800bee2:	f3bf 8f4f 	dsb	sy
 800bee6:	60bb      	str	r3, [r7, #8]
}
 800bee8:	bf00      	nop
 800beea:	e7fe      	b.n	800beea <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800beec:	68f8      	ldr	r0, [r7, #12]
 800beee:	f000 f95f 	bl	800c1b0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d102      	bne.n	800bf02 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800befc:	68f8      	ldr	r0, [r7, #12]
 800befe:	f002 fb6f 	bl	800e5e0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800bf02:	bf00      	nop
 800bf04:	3710      	adds	r7, #16
 800bf06:	46bd      	mov	sp, r7
 800bf08:	bd80      	pop	{r7, pc}

0800bf0a <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800bf0a:	b480      	push	{r7}
 800bf0c:	b085      	sub	sp, #20
 800bf0e:	af00      	add	r7, sp, #0
 800bf10:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d006      	beq.n	800bf28 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800bf24:	60fb      	str	r3, [r7, #12]
 800bf26:	e001      	b.n	800bf2c <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800bf28:	2300      	movs	r3, #0
 800bf2a:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800bf2c:	68fb      	ldr	r3, [r7, #12]
	}
 800bf2e:	4618      	mov	r0, r3
 800bf30:	3714      	adds	r7, #20
 800bf32:	46bd      	mov	sp, r7
 800bf34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf38:	4770      	bx	lr

0800bf3a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800bf3a:	b580      	push	{r7, lr}
 800bf3c:	b086      	sub	sp, #24
 800bf3e:	af00      	add	r7, sp, #0
 800bf40:	60f8      	str	r0, [r7, #12]
 800bf42:	60b9      	str	r1, [r7, #8]
 800bf44:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800bf46:	2300      	movs	r3, #0
 800bf48:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf4e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d10d      	bne.n	800bf74 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d14d      	bne.n	800bffc <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	689b      	ldr	r3, [r3, #8]
 800bf64:	4618      	mov	r0, r3
 800bf66:	f001 f8bb 	bl	800d0e0 <xTaskPriorityDisinherit>
 800bf6a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	2200      	movs	r2, #0
 800bf70:	609a      	str	r2, [r3, #8]
 800bf72:	e043      	b.n	800bffc <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d119      	bne.n	800bfae <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	6858      	ldr	r0, [r3, #4]
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf82:	461a      	mov	r2, r3
 800bf84:	68b9      	ldr	r1, [r7, #8]
 800bf86:	f003 fa77 	bl	800f478 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	685a      	ldr	r2, [r3, #4]
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf92:	441a      	add	r2, r3
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	685a      	ldr	r2, [r3, #4]
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	689b      	ldr	r3, [r3, #8]
 800bfa0:	429a      	cmp	r2, r3
 800bfa2:	d32b      	bcc.n	800bffc <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	681a      	ldr	r2, [r3, #0]
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	605a      	str	r2, [r3, #4]
 800bfac:	e026      	b.n	800bffc <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	68d8      	ldr	r0, [r3, #12]
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfb6:	461a      	mov	r2, r3
 800bfb8:	68b9      	ldr	r1, [r7, #8]
 800bfba:	f003 fa5d 	bl	800f478 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	68da      	ldr	r2, [r3, #12]
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfc6:	425b      	negs	r3, r3
 800bfc8:	441a      	add	r2, r3
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	68da      	ldr	r2, [r3, #12]
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	429a      	cmp	r2, r3
 800bfd8:	d207      	bcs.n	800bfea <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	689a      	ldr	r2, [r3, #8]
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfe2:	425b      	negs	r3, r3
 800bfe4:	441a      	add	r2, r3
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	2b02      	cmp	r3, #2
 800bfee:	d105      	bne.n	800bffc <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bff0:	693b      	ldr	r3, [r7, #16]
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d002      	beq.n	800bffc <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800bff6:	693b      	ldr	r3, [r7, #16]
 800bff8:	3b01      	subs	r3, #1
 800bffa:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bffc:	693b      	ldr	r3, [r7, #16]
 800bffe:	1c5a      	adds	r2, r3, #1
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800c004:	697b      	ldr	r3, [r7, #20]
}
 800c006:	4618      	mov	r0, r3
 800c008:	3718      	adds	r7, #24
 800c00a:	46bd      	mov	sp, r7
 800c00c:	bd80      	pop	{r7, pc}

0800c00e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c00e:	b580      	push	{r7, lr}
 800c010:	b082      	sub	sp, #8
 800c012:	af00      	add	r7, sp, #0
 800c014:	6078      	str	r0, [r7, #4]
 800c016:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d018      	beq.n	800c052 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	68da      	ldr	r2, [r3, #12]
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c028:	441a      	add	r2, r3
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	68da      	ldr	r2, [r3, #12]
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	689b      	ldr	r3, [r3, #8]
 800c036:	429a      	cmp	r2, r3
 800c038:	d303      	bcc.n	800c042 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	681a      	ldr	r2, [r3, #0]
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	68d9      	ldr	r1, [r3, #12]
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c04a:	461a      	mov	r2, r3
 800c04c:	6838      	ldr	r0, [r7, #0]
 800c04e:	f003 fa13 	bl	800f478 <memcpy>
	}
}
 800c052:	bf00      	nop
 800c054:	3708      	adds	r7, #8
 800c056:	46bd      	mov	sp, r7
 800c058:	bd80      	pop	{r7, pc}

0800c05a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c05a:	b580      	push	{r7, lr}
 800c05c:	b084      	sub	sp, #16
 800c05e:	af00      	add	r7, sp, #0
 800c060:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c062:	f002 f8cf 	bl	800e204 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c06c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c06e:	e011      	b.n	800c094 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c074:	2b00      	cmp	r3, #0
 800c076:	d012      	beq.n	800c09e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	3324      	adds	r3, #36	; 0x24
 800c07c:	4618      	mov	r0, r3
 800c07e:	f000 fdd7 	bl	800cc30 <xTaskRemoveFromEventList>
 800c082:	4603      	mov	r3, r0
 800c084:	2b00      	cmp	r3, #0
 800c086:	d001      	beq.n	800c08c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c088:	f000 feae 	bl	800cde8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c08c:	7bfb      	ldrb	r3, [r7, #15]
 800c08e:	3b01      	subs	r3, #1
 800c090:	b2db      	uxtb	r3, r3
 800c092:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c094:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c098:	2b00      	cmp	r3, #0
 800c09a:	dce9      	bgt.n	800c070 <prvUnlockQueue+0x16>
 800c09c:	e000      	b.n	800c0a0 <prvUnlockQueue+0x46>
					break;
 800c09e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	22ff      	movs	r2, #255	; 0xff
 800c0a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800c0a8:	f002 f8dc 	bl	800e264 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c0ac:	f002 f8aa 	bl	800e204 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c0b6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c0b8:	e011      	b.n	800c0de <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	691b      	ldr	r3, [r3, #16]
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d012      	beq.n	800c0e8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	3310      	adds	r3, #16
 800c0c6:	4618      	mov	r0, r3
 800c0c8:	f000 fdb2 	bl	800cc30 <xTaskRemoveFromEventList>
 800c0cc:	4603      	mov	r3, r0
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d001      	beq.n	800c0d6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c0d2:	f000 fe89 	bl	800cde8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c0d6:	7bbb      	ldrb	r3, [r7, #14]
 800c0d8:	3b01      	subs	r3, #1
 800c0da:	b2db      	uxtb	r3, r3
 800c0dc:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c0de:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	dce9      	bgt.n	800c0ba <prvUnlockQueue+0x60>
 800c0e6:	e000      	b.n	800c0ea <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c0e8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	22ff      	movs	r2, #255	; 0xff
 800c0ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c0f2:	f002 f8b7 	bl	800e264 <vPortExitCritical>
}
 800c0f6:	bf00      	nop
 800c0f8:	3710      	adds	r7, #16
 800c0fa:	46bd      	mov	sp, r7
 800c0fc:	bd80      	pop	{r7, pc}

0800c0fe <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c0fe:	b580      	push	{r7, lr}
 800c100:	b084      	sub	sp, #16
 800c102:	af00      	add	r7, sp, #0
 800c104:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c106:	f002 f87d 	bl	800e204 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d102      	bne.n	800c118 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c112:	2301      	movs	r3, #1
 800c114:	60fb      	str	r3, [r7, #12]
 800c116:	e001      	b.n	800c11c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c118:	2300      	movs	r3, #0
 800c11a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c11c:	f002 f8a2 	bl	800e264 <vPortExitCritical>

	return xReturn;
 800c120:	68fb      	ldr	r3, [r7, #12]
}
 800c122:	4618      	mov	r0, r3
 800c124:	3710      	adds	r7, #16
 800c126:	46bd      	mov	sp, r7
 800c128:	bd80      	pop	{r7, pc}

0800c12a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c12a:	b580      	push	{r7, lr}
 800c12c:	b084      	sub	sp, #16
 800c12e:	af00      	add	r7, sp, #0
 800c130:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c132:	f002 f867 	bl	800e204 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c13e:	429a      	cmp	r2, r3
 800c140:	d102      	bne.n	800c148 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c142:	2301      	movs	r3, #1
 800c144:	60fb      	str	r3, [r7, #12]
 800c146:	e001      	b.n	800c14c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c148:	2300      	movs	r3, #0
 800c14a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c14c:	f002 f88a 	bl	800e264 <vPortExitCritical>

	return xReturn;
 800c150:	68fb      	ldr	r3, [r7, #12]
}
 800c152:	4618      	mov	r0, r3
 800c154:	3710      	adds	r7, #16
 800c156:	46bd      	mov	sp, r7
 800c158:	bd80      	pop	{r7, pc}
	...

0800c15c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c15c:	b480      	push	{r7}
 800c15e:	b085      	sub	sp, #20
 800c160:	af00      	add	r7, sp, #0
 800c162:	6078      	str	r0, [r7, #4]
 800c164:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c166:	2300      	movs	r3, #0
 800c168:	60fb      	str	r3, [r7, #12]
 800c16a:	e014      	b.n	800c196 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c16c:	4a0f      	ldr	r2, [pc, #60]	; (800c1ac <vQueueAddToRegistry+0x50>)
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c174:	2b00      	cmp	r3, #0
 800c176:	d10b      	bne.n	800c190 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c178:	490c      	ldr	r1, [pc, #48]	; (800c1ac <vQueueAddToRegistry+0x50>)
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	683a      	ldr	r2, [r7, #0]
 800c17e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c182:	4a0a      	ldr	r2, [pc, #40]	; (800c1ac <vQueueAddToRegistry+0x50>)
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	00db      	lsls	r3, r3, #3
 800c188:	4413      	add	r3, r2
 800c18a:	687a      	ldr	r2, [r7, #4]
 800c18c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c18e:	e006      	b.n	800c19e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	3301      	adds	r3, #1
 800c194:	60fb      	str	r3, [r7, #12]
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	2b07      	cmp	r3, #7
 800c19a:	d9e7      	bls.n	800c16c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c19c:	bf00      	nop
 800c19e:	bf00      	nop
 800c1a0:	3714      	adds	r7, #20
 800c1a2:	46bd      	mov	sp, r7
 800c1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a8:	4770      	bx	lr
 800c1aa:	bf00      	nop
 800c1ac:	20000fac 	.word	0x20000fac

0800c1b0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800c1b0:	b480      	push	{r7}
 800c1b2:	b085      	sub	sp, #20
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	60fb      	str	r3, [r7, #12]
 800c1bc:	e016      	b.n	800c1ec <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800c1be:	4a10      	ldr	r2, [pc, #64]	; (800c200 <vQueueUnregisterQueue+0x50>)
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	00db      	lsls	r3, r3, #3
 800c1c4:	4413      	add	r3, r2
 800c1c6:	685b      	ldr	r3, [r3, #4]
 800c1c8:	687a      	ldr	r2, [r7, #4]
 800c1ca:	429a      	cmp	r2, r3
 800c1cc:	d10b      	bne.n	800c1e6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800c1ce:	4a0c      	ldr	r2, [pc, #48]	; (800c200 <vQueueUnregisterQueue+0x50>)
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	2100      	movs	r1, #0
 800c1d4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800c1d8:	4a09      	ldr	r2, [pc, #36]	; (800c200 <vQueueUnregisterQueue+0x50>)
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	00db      	lsls	r3, r3, #3
 800c1de:	4413      	add	r3, r2
 800c1e0:	2200      	movs	r2, #0
 800c1e2:	605a      	str	r2, [r3, #4]
				break;
 800c1e4:	e006      	b.n	800c1f4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	3301      	adds	r3, #1
 800c1ea:	60fb      	str	r3, [r7, #12]
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	2b07      	cmp	r3, #7
 800c1f0:	d9e5      	bls.n	800c1be <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800c1f2:	bf00      	nop
 800c1f4:	bf00      	nop
 800c1f6:	3714      	adds	r7, #20
 800c1f8:	46bd      	mov	sp, r7
 800c1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1fe:	4770      	bx	lr
 800c200:	20000fac 	.word	0x20000fac

0800c204 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c204:	b580      	push	{r7, lr}
 800c206:	b086      	sub	sp, #24
 800c208:	af00      	add	r7, sp, #0
 800c20a:	60f8      	str	r0, [r7, #12]
 800c20c:	60b9      	str	r1, [r7, #8]
 800c20e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c214:	f001 fff6 	bl	800e204 <vPortEnterCritical>
 800c218:	697b      	ldr	r3, [r7, #20]
 800c21a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c21e:	b25b      	sxtb	r3, r3
 800c220:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c224:	d103      	bne.n	800c22e <vQueueWaitForMessageRestricted+0x2a>
 800c226:	697b      	ldr	r3, [r7, #20]
 800c228:	2200      	movs	r2, #0
 800c22a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c22e:	697b      	ldr	r3, [r7, #20]
 800c230:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c234:	b25b      	sxtb	r3, r3
 800c236:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c23a:	d103      	bne.n	800c244 <vQueueWaitForMessageRestricted+0x40>
 800c23c:	697b      	ldr	r3, [r7, #20]
 800c23e:	2200      	movs	r2, #0
 800c240:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c244:	f002 f80e 	bl	800e264 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c248:	697b      	ldr	r3, [r7, #20]
 800c24a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d106      	bne.n	800c25e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c250:	697b      	ldr	r3, [r7, #20]
 800c252:	3324      	adds	r3, #36	; 0x24
 800c254:	687a      	ldr	r2, [r7, #4]
 800c256:	68b9      	ldr	r1, [r7, #8]
 800c258:	4618      	mov	r0, r3
 800c25a:	f000 fcbd 	bl	800cbd8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c25e:	6978      	ldr	r0, [r7, #20]
 800c260:	f7ff fefb 	bl	800c05a <prvUnlockQueue>
	}
 800c264:	bf00      	nop
 800c266:	3718      	adds	r7, #24
 800c268:	46bd      	mov	sp, r7
 800c26a:	bd80      	pop	{r7, pc}

0800c26c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c26c:	b580      	push	{r7, lr}
 800c26e:	b08e      	sub	sp, #56	; 0x38
 800c270:	af04      	add	r7, sp, #16
 800c272:	60f8      	str	r0, [r7, #12]
 800c274:	60b9      	str	r1, [r7, #8]
 800c276:	607a      	str	r2, [r7, #4]
 800c278:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c27a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d10a      	bne.n	800c296 <xTaskCreateStatic+0x2a>
	__asm volatile
 800c280:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c284:	f383 8811 	msr	BASEPRI, r3
 800c288:	f3bf 8f6f 	isb	sy
 800c28c:	f3bf 8f4f 	dsb	sy
 800c290:	623b      	str	r3, [r7, #32]
}
 800c292:	bf00      	nop
 800c294:	e7fe      	b.n	800c294 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c296:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d10a      	bne.n	800c2b2 <xTaskCreateStatic+0x46>
	__asm volatile
 800c29c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2a0:	f383 8811 	msr	BASEPRI, r3
 800c2a4:	f3bf 8f6f 	isb	sy
 800c2a8:	f3bf 8f4f 	dsb	sy
 800c2ac:	61fb      	str	r3, [r7, #28]
}
 800c2ae:	bf00      	nop
 800c2b0:	e7fe      	b.n	800c2b0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c2b2:	23a8      	movs	r3, #168	; 0xa8
 800c2b4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c2b6:	693b      	ldr	r3, [r7, #16]
 800c2b8:	2ba8      	cmp	r3, #168	; 0xa8
 800c2ba:	d00a      	beq.n	800c2d2 <xTaskCreateStatic+0x66>
	__asm volatile
 800c2bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2c0:	f383 8811 	msr	BASEPRI, r3
 800c2c4:	f3bf 8f6f 	isb	sy
 800c2c8:	f3bf 8f4f 	dsb	sy
 800c2cc:	61bb      	str	r3, [r7, #24]
}
 800c2ce:	bf00      	nop
 800c2d0:	e7fe      	b.n	800c2d0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c2d2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c2d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d01e      	beq.n	800c318 <xTaskCreateStatic+0xac>
 800c2da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d01b      	beq.n	800c318 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c2e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2e2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c2e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c2e8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c2ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2ec:	2202      	movs	r2, #2
 800c2ee:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c2f2:	2300      	movs	r3, #0
 800c2f4:	9303      	str	r3, [sp, #12]
 800c2f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2f8:	9302      	str	r3, [sp, #8]
 800c2fa:	f107 0314 	add.w	r3, r7, #20
 800c2fe:	9301      	str	r3, [sp, #4]
 800c300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c302:	9300      	str	r3, [sp, #0]
 800c304:	683b      	ldr	r3, [r7, #0]
 800c306:	687a      	ldr	r2, [r7, #4]
 800c308:	68b9      	ldr	r1, [r7, #8]
 800c30a:	68f8      	ldr	r0, [r7, #12]
 800c30c:	f000 f850 	bl	800c3b0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c310:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c312:	f000 f8f3 	bl	800c4fc <prvAddNewTaskToReadyList>
 800c316:	e001      	b.n	800c31c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800c318:	2300      	movs	r3, #0
 800c31a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c31c:	697b      	ldr	r3, [r7, #20]
	}
 800c31e:	4618      	mov	r0, r3
 800c320:	3728      	adds	r7, #40	; 0x28
 800c322:	46bd      	mov	sp, r7
 800c324:	bd80      	pop	{r7, pc}

0800c326 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c326:	b580      	push	{r7, lr}
 800c328:	b08c      	sub	sp, #48	; 0x30
 800c32a:	af04      	add	r7, sp, #16
 800c32c:	60f8      	str	r0, [r7, #12]
 800c32e:	60b9      	str	r1, [r7, #8]
 800c330:	603b      	str	r3, [r7, #0]
 800c332:	4613      	mov	r3, r2
 800c334:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c336:	88fb      	ldrh	r3, [r7, #6]
 800c338:	009b      	lsls	r3, r3, #2
 800c33a:	4618      	mov	r0, r3
 800c33c:	f002 f884 	bl	800e448 <pvPortMalloc>
 800c340:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c342:	697b      	ldr	r3, [r7, #20]
 800c344:	2b00      	cmp	r3, #0
 800c346:	d00e      	beq.n	800c366 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c348:	20a8      	movs	r0, #168	; 0xa8
 800c34a:	f002 f87d 	bl	800e448 <pvPortMalloc>
 800c34e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c350:	69fb      	ldr	r3, [r7, #28]
 800c352:	2b00      	cmp	r3, #0
 800c354:	d003      	beq.n	800c35e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c356:	69fb      	ldr	r3, [r7, #28]
 800c358:	697a      	ldr	r2, [r7, #20]
 800c35a:	631a      	str	r2, [r3, #48]	; 0x30
 800c35c:	e005      	b.n	800c36a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c35e:	6978      	ldr	r0, [r7, #20]
 800c360:	f002 f93e 	bl	800e5e0 <vPortFree>
 800c364:	e001      	b.n	800c36a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c366:	2300      	movs	r3, #0
 800c368:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c36a:	69fb      	ldr	r3, [r7, #28]
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d017      	beq.n	800c3a0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c370:	69fb      	ldr	r3, [r7, #28]
 800c372:	2200      	movs	r2, #0
 800c374:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c378:	88fa      	ldrh	r2, [r7, #6]
 800c37a:	2300      	movs	r3, #0
 800c37c:	9303      	str	r3, [sp, #12]
 800c37e:	69fb      	ldr	r3, [r7, #28]
 800c380:	9302      	str	r3, [sp, #8]
 800c382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c384:	9301      	str	r3, [sp, #4]
 800c386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c388:	9300      	str	r3, [sp, #0]
 800c38a:	683b      	ldr	r3, [r7, #0]
 800c38c:	68b9      	ldr	r1, [r7, #8]
 800c38e:	68f8      	ldr	r0, [r7, #12]
 800c390:	f000 f80e 	bl	800c3b0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c394:	69f8      	ldr	r0, [r7, #28]
 800c396:	f000 f8b1 	bl	800c4fc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c39a:	2301      	movs	r3, #1
 800c39c:	61bb      	str	r3, [r7, #24]
 800c39e:	e002      	b.n	800c3a6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c3a0:	f04f 33ff 	mov.w	r3, #4294967295
 800c3a4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c3a6:	69bb      	ldr	r3, [r7, #24]
	}
 800c3a8:	4618      	mov	r0, r3
 800c3aa:	3720      	adds	r7, #32
 800c3ac:	46bd      	mov	sp, r7
 800c3ae:	bd80      	pop	{r7, pc}

0800c3b0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c3b0:	b580      	push	{r7, lr}
 800c3b2:	b088      	sub	sp, #32
 800c3b4:	af00      	add	r7, sp, #0
 800c3b6:	60f8      	str	r0, [r7, #12]
 800c3b8:	60b9      	str	r1, [r7, #8]
 800c3ba:	607a      	str	r2, [r7, #4]
 800c3bc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c3be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3c0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	009b      	lsls	r3, r3, #2
 800c3c6:	461a      	mov	r2, r3
 800c3c8:	21a5      	movs	r1, #165	; 0xa5
 800c3ca:	f002 ff80 	bl	800f2ce <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c3ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800c3d8:	3b01      	subs	r3, #1
 800c3da:	009b      	lsls	r3, r3, #2
 800c3dc:	4413      	add	r3, r2
 800c3de:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c3e0:	69bb      	ldr	r3, [r7, #24]
 800c3e2:	f023 0307 	bic.w	r3, r3, #7
 800c3e6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c3e8:	69bb      	ldr	r3, [r7, #24]
 800c3ea:	f003 0307 	and.w	r3, r3, #7
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d00a      	beq.n	800c408 <prvInitialiseNewTask+0x58>
	__asm volatile
 800c3f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3f6:	f383 8811 	msr	BASEPRI, r3
 800c3fa:	f3bf 8f6f 	isb	sy
 800c3fe:	f3bf 8f4f 	dsb	sy
 800c402:	617b      	str	r3, [r7, #20]
}
 800c404:	bf00      	nop
 800c406:	e7fe      	b.n	800c406 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c408:	68bb      	ldr	r3, [r7, #8]
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d01f      	beq.n	800c44e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c40e:	2300      	movs	r3, #0
 800c410:	61fb      	str	r3, [r7, #28]
 800c412:	e012      	b.n	800c43a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c414:	68ba      	ldr	r2, [r7, #8]
 800c416:	69fb      	ldr	r3, [r7, #28]
 800c418:	4413      	add	r3, r2
 800c41a:	7819      	ldrb	r1, [r3, #0]
 800c41c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c41e:	69fb      	ldr	r3, [r7, #28]
 800c420:	4413      	add	r3, r2
 800c422:	3334      	adds	r3, #52	; 0x34
 800c424:	460a      	mov	r2, r1
 800c426:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c428:	68ba      	ldr	r2, [r7, #8]
 800c42a:	69fb      	ldr	r3, [r7, #28]
 800c42c:	4413      	add	r3, r2
 800c42e:	781b      	ldrb	r3, [r3, #0]
 800c430:	2b00      	cmp	r3, #0
 800c432:	d006      	beq.n	800c442 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c434:	69fb      	ldr	r3, [r7, #28]
 800c436:	3301      	adds	r3, #1
 800c438:	61fb      	str	r3, [r7, #28]
 800c43a:	69fb      	ldr	r3, [r7, #28]
 800c43c:	2b0f      	cmp	r3, #15
 800c43e:	d9e9      	bls.n	800c414 <prvInitialiseNewTask+0x64>
 800c440:	e000      	b.n	800c444 <prvInitialiseNewTask+0x94>
			{
				break;
 800c442:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c446:	2200      	movs	r2, #0
 800c448:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c44c:	e003      	b.n	800c456 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c44e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c450:	2200      	movs	r2, #0
 800c452:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c458:	2b37      	cmp	r3, #55	; 0x37
 800c45a:	d901      	bls.n	800c460 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c45c:	2337      	movs	r3, #55	; 0x37
 800c45e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c460:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c462:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c464:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c468:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c46a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c46c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c46e:	2200      	movs	r2, #0
 800c470:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c472:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c474:	3304      	adds	r3, #4
 800c476:	4618      	mov	r0, r3
 800c478:	f7fe fda0 	bl	800afbc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c47c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c47e:	3318      	adds	r3, #24
 800c480:	4618      	mov	r0, r3
 800c482:	f7fe fd9b 	bl	800afbc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c486:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c488:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c48a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c48c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c48e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c494:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c498:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c49a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c49c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c49e:	2200      	movs	r2, #0
 800c4a0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c4a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4a6:	2200      	movs	r2, #0
 800c4a8:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c4ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4ae:	3354      	adds	r3, #84	; 0x54
 800c4b0:	224c      	movs	r2, #76	; 0x4c
 800c4b2:	2100      	movs	r1, #0
 800c4b4:	4618      	mov	r0, r3
 800c4b6:	f002 ff0a 	bl	800f2ce <memset>
 800c4ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4bc:	4a0c      	ldr	r2, [pc, #48]	; (800c4f0 <prvInitialiseNewTask+0x140>)
 800c4be:	659a      	str	r2, [r3, #88]	; 0x58
 800c4c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4c2:	4a0c      	ldr	r2, [pc, #48]	; (800c4f4 <prvInitialiseNewTask+0x144>)
 800c4c4:	65da      	str	r2, [r3, #92]	; 0x5c
 800c4c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4c8:	4a0b      	ldr	r2, [pc, #44]	; (800c4f8 <prvInitialiseNewTask+0x148>)
 800c4ca:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c4cc:	683a      	ldr	r2, [r7, #0]
 800c4ce:	68f9      	ldr	r1, [r7, #12]
 800c4d0:	69b8      	ldr	r0, [r7, #24]
 800c4d2:	f001 fd67 	bl	800dfa4 <pxPortInitialiseStack>
 800c4d6:	4602      	mov	r2, r0
 800c4d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4da:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c4dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d002      	beq.n	800c4e8 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c4e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c4e6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c4e8:	bf00      	nop
 800c4ea:	3720      	adds	r7, #32
 800c4ec:	46bd      	mov	sp, r7
 800c4ee:	bd80      	pop	{r7, pc}
 800c4f0:	20009580 	.word	0x20009580
 800c4f4:	200095e8 	.word	0x200095e8
 800c4f8:	20009650 	.word	0x20009650

0800c4fc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c4fc:	b580      	push	{r7, lr}
 800c4fe:	b082      	sub	sp, #8
 800c500:	af00      	add	r7, sp, #0
 800c502:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c504:	f001 fe7e 	bl	800e204 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c508:	4b2d      	ldr	r3, [pc, #180]	; (800c5c0 <prvAddNewTaskToReadyList+0xc4>)
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	3301      	adds	r3, #1
 800c50e:	4a2c      	ldr	r2, [pc, #176]	; (800c5c0 <prvAddNewTaskToReadyList+0xc4>)
 800c510:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c512:	4b2c      	ldr	r3, [pc, #176]	; (800c5c4 <prvAddNewTaskToReadyList+0xc8>)
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	2b00      	cmp	r3, #0
 800c518:	d109      	bne.n	800c52e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c51a:	4a2a      	ldr	r2, [pc, #168]	; (800c5c4 <prvAddNewTaskToReadyList+0xc8>)
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c520:	4b27      	ldr	r3, [pc, #156]	; (800c5c0 <prvAddNewTaskToReadyList+0xc4>)
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	2b01      	cmp	r3, #1
 800c526:	d110      	bne.n	800c54a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c528:	f000 fc82 	bl	800ce30 <prvInitialiseTaskLists>
 800c52c:	e00d      	b.n	800c54a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c52e:	4b26      	ldr	r3, [pc, #152]	; (800c5c8 <prvAddNewTaskToReadyList+0xcc>)
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	2b00      	cmp	r3, #0
 800c534:	d109      	bne.n	800c54a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c536:	4b23      	ldr	r3, [pc, #140]	; (800c5c4 <prvAddNewTaskToReadyList+0xc8>)
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c540:	429a      	cmp	r2, r3
 800c542:	d802      	bhi.n	800c54a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c544:	4a1f      	ldr	r2, [pc, #124]	; (800c5c4 <prvAddNewTaskToReadyList+0xc8>)
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c54a:	4b20      	ldr	r3, [pc, #128]	; (800c5cc <prvAddNewTaskToReadyList+0xd0>)
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	3301      	adds	r3, #1
 800c550:	4a1e      	ldr	r2, [pc, #120]	; (800c5cc <prvAddNewTaskToReadyList+0xd0>)
 800c552:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c554:	4b1d      	ldr	r3, [pc, #116]	; (800c5cc <prvAddNewTaskToReadyList+0xd0>)
 800c556:	681a      	ldr	r2, [r3, #0]
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c560:	4b1b      	ldr	r3, [pc, #108]	; (800c5d0 <prvAddNewTaskToReadyList+0xd4>)
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	429a      	cmp	r2, r3
 800c566:	d903      	bls.n	800c570 <prvAddNewTaskToReadyList+0x74>
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c56c:	4a18      	ldr	r2, [pc, #96]	; (800c5d0 <prvAddNewTaskToReadyList+0xd4>)
 800c56e:	6013      	str	r3, [r2, #0]
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c574:	4613      	mov	r3, r2
 800c576:	009b      	lsls	r3, r3, #2
 800c578:	4413      	add	r3, r2
 800c57a:	009b      	lsls	r3, r3, #2
 800c57c:	4a15      	ldr	r2, [pc, #84]	; (800c5d4 <prvAddNewTaskToReadyList+0xd8>)
 800c57e:	441a      	add	r2, r3
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	3304      	adds	r3, #4
 800c584:	4619      	mov	r1, r3
 800c586:	4610      	mov	r0, r2
 800c588:	f7fe fd25 	bl	800afd6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c58c:	f001 fe6a 	bl	800e264 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c590:	4b0d      	ldr	r3, [pc, #52]	; (800c5c8 <prvAddNewTaskToReadyList+0xcc>)
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	2b00      	cmp	r3, #0
 800c596:	d00e      	beq.n	800c5b6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c598:	4b0a      	ldr	r3, [pc, #40]	; (800c5c4 <prvAddNewTaskToReadyList+0xc8>)
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5a2:	429a      	cmp	r2, r3
 800c5a4:	d207      	bcs.n	800c5b6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c5a6:	4b0c      	ldr	r3, [pc, #48]	; (800c5d8 <prvAddNewTaskToReadyList+0xdc>)
 800c5a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c5ac:	601a      	str	r2, [r3, #0]
 800c5ae:	f3bf 8f4f 	dsb	sy
 800c5b2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c5b6:	bf00      	nop
 800c5b8:	3708      	adds	r7, #8
 800c5ba:	46bd      	mov	sp, r7
 800c5bc:	bd80      	pop	{r7, pc}
 800c5be:	bf00      	nop
 800c5c0:	200014c0 	.word	0x200014c0
 800c5c4:	20000fec 	.word	0x20000fec
 800c5c8:	200014cc 	.word	0x200014cc
 800c5cc:	200014dc 	.word	0x200014dc
 800c5d0:	200014c8 	.word	0x200014c8
 800c5d4:	20000ff0 	.word	0x20000ff0
 800c5d8:	e000ed04 	.word	0xe000ed04

0800c5dc <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800c5dc:	b580      	push	{r7, lr}
 800c5de:	b08a      	sub	sp, #40	; 0x28
 800c5e0:	af00      	add	r7, sp, #0
 800c5e2:	6078      	str	r0, [r7, #4]
 800c5e4:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800c5e6:	2300      	movs	r3, #0
 800c5e8:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d10a      	bne.n	800c606 <vTaskDelayUntil+0x2a>
	__asm volatile
 800c5f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5f4:	f383 8811 	msr	BASEPRI, r3
 800c5f8:	f3bf 8f6f 	isb	sy
 800c5fc:	f3bf 8f4f 	dsb	sy
 800c600:	617b      	str	r3, [r7, #20]
}
 800c602:	bf00      	nop
 800c604:	e7fe      	b.n	800c604 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800c606:	683b      	ldr	r3, [r7, #0]
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d10a      	bne.n	800c622 <vTaskDelayUntil+0x46>
	__asm volatile
 800c60c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c610:	f383 8811 	msr	BASEPRI, r3
 800c614:	f3bf 8f6f 	isb	sy
 800c618:	f3bf 8f4f 	dsb	sy
 800c61c:	613b      	str	r3, [r7, #16]
}
 800c61e:	bf00      	nop
 800c620:	e7fe      	b.n	800c620 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800c622:	4b2a      	ldr	r3, [pc, #168]	; (800c6cc <vTaskDelayUntil+0xf0>)
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	2b00      	cmp	r3, #0
 800c628:	d00a      	beq.n	800c640 <vTaskDelayUntil+0x64>
	__asm volatile
 800c62a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c62e:	f383 8811 	msr	BASEPRI, r3
 800c632:	f3bf 8f6f 	isb	sy
 800c636:	f3bf 8f4f 	dsb	sy
 800c63a:	60fb      	str	r3, [r7, #12]
}
 800c63c:	bf00      	nop
 800c63e:	e7fe      	b.n	800c63e <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800c640:	f000 f8ba 	bl	800c7b8 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800c644:	4b22      	ldr	r3, [pc, #136]	; (800c6d0 <vTaskDelayUntil+0xf4>)
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	683a      	ldr	r2, [r7, #0]
 800c650:	4413      	add	r3, r2
 800c652:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	6a3a      	ldr	r2, [r7, #32]
 800c65a:	429a      	cmp	r2, r3
 800c65c:	d20b      	bcs.n	800c676 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	69fa      	ldr	r2, [r7, #28]
 800c664:	429a      	cmp	r2, r3
 800c666:	d211      	bcs.n	800c68c <vTaskDelayUntil+0xb0>
 800c668:	69fa      	ldr	r2, [r7, #28]
 800c66a:	6a3b      	ldr	r3, [r7, #32]
 800c66c:	429a      	cmp	r2, r3
 800c66e:	d90d      	bls.n	800c68c <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800c670:	2301      	movs	r3, #1
 800c672:	627b      	str	r3, [r7, #36]	; 0x24
 800c674:	e00a      	b.n	800c68c <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	69fa      	ldr	r2, [r7, #28]
 800c67c:	429a      	cmp	r2, r3
 800c67e:	d303      	bcc.n	800c688 <vTaskDelayUntil+0xac>
 800c680:	69fa      	ldr	r2, [r7, #28]
 800c682:	6a3b      	ldr	r3, [r7, #32]
 800c684:	429a      	cmp	r2, r3
 800c686:	d901      	bls.n	800c68c <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800c688:	2301      	movs	r3, #1
 800c68a:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	69fa      	ldr	r2, [r7, #28]
 800c690:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800c692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c694:	2b00      	cmp	r3, #0
 800c696:	d006      	beq.n	800c6a6 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800c698:	69fa      	ldr	r2, [r7, #28]
 800c69a:	6a3b      	ldr	r3, [r7, #32]
 800c69c:	1ad3      	subs	r3, r2, r3
 800c69e:	2100      	movs	r1, #0
 800c6a0:	4618      	mov	r0, r3
 800c6a2:	f001 f823 	bl	800d6ec <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800c6a6:	f000 f895 	bl	800c7d4 <xTaskResumeAll>
 800c6aa:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c6ac:	69bb      	ldr	r3, [r7, #24]
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d107      	bne.n	800c6c2 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800c6b2:	4b08      	ldr	r3, [pc, #32]	; (800c6d4 <vTaskDelayUntil+0xf8>)
 800c6b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c6b8:	601a      	str	r2, [r3, #0]
 800c6ba:	f3bf 8f4f 	dsb	sy
 800c6be:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c6c2:	bf00      	nop
 800c6c4:	3728      	adds	r7, #40	; 0x28
 800c6c6:	46bd      	mov	sp, r7
 800c6c8:	bd80      	pop	{r7, pc}
 800c6ca:	bf00      	nop
 800c6cc:	200014e8 	.word	0x200014e8
 800c6d0:	200014c4 	.word	0x200014c4
 800c6d4:	e000ed04 	.word	0xe000ed04

0800c6d8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c6d8:	b580      	push	{r7, lr}
 800c6da:	b08a      	sub	sp, #40	; 0x28
 800c6dc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c6de:	2300      	movs	r3, #0
 800c6e0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c6e2:	2300      	movs	r3, #0
 800c6e4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c6e6:	463a      	mov	r2, r7
 800c6e8:	1d39      	adds	r1, r7, #4
 800c6ea:	f107 0308 	add.w	r3, r7, #8
 800c6ee:	4618      	mov	r0, r3
 800c6f0:	f7fe fc10 	bl	800af14 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c6f4:	6839      	ldr	r1, [r7, #0]
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	68ba      	ldr	r2, [r7, #8]
 800c6fa:	9202      	str	r2, [sp, #8]
 800c6fc:	9301      	str	r3, [sp, #4]
 800c6fe:	2300      	movs	r3, #0
 800c700:	9300      	str	r3, [sp, #0]
 800c702:	2300      	movs	r3, #0
 800c704:	460a      	mov	r2, r1
 800c706:	4924      	ldr	r1, [pc, #144]	; (800c798 <vTaskStartScheduler+0xc0>)
 800c708:	4824      	ldr	r0, [pc, #144]	; (800c79c <vTaskStartScheduler+0xc4>)
 800c70a:	f7ff fdaf 	bl	800c26c <xTaskCreateStatic>
 800c70e:	4603      	mov	r3, r0
 800c710:	4a23      	ldr	r2, [pc, #140]	; (800c7a0 <vTaskStartScheduler+0xc8>)
 800c712:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c714:	4b22      	ldr	r3, [pc, #136]	; (800c7a0 <vTaskStartScheduler+0xc8>)
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d002      	beq.n	800c722 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c71c:	2301      	movs	r3, #1
 800c71e:	617b      	str	r3, [r7, #20]
 800c720:	e001      	b.n	800c726 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c722:	2300      	movs	r3, #0
 800c724:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c726:	697b      	ldr	r3, [r7, #20]
 800c728:	2b01      	cmp	r3, #1
 800c72a:	d102      	bne.n	800c732 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c72c:	f001 f832 	bl	800d794 <xTimerCreateTimerTask>
 800c730:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c732:	697b      	ldr	r3, [r7, #20]
 800c734:	2b01      	cmp	r3, #1
 800c736:	d11b      	bne.n	800c770 <vTaskStartScheduler+0x98>
	__asm volatile
 800c738:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c73c:	f383 8811 	msr	BASEPRI, r3
 800c740:	f3bf 8f6f 	isb	sy
 800c744:	f3bf 8f4f 	dsb	sy
 800c748:	613b      	str	r3, [r7, #16]
}
 800c74a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c74c:	4b15      	ldr	r3, [pc, #84]	; (800c7a4 <vTaskStartScheduler+0xcc>)
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	3354      	adds	r3, #84	; 0x54
 800c752:	4a15      	ldr	r2, [pc, #84]	; (800c7a8 <vTaskStartScheduler+0xd0>)
 800c754:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c756:	4b15      	ldr	r3, [pc, #84]	; (800c7ac <vTaskStartScheduler+0xd4>)
 800c758:	f04f 32ff 	mov.w	r2, #4294967295
 800c75c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c75e:	4b14      	ldr	r3, [pc, #80]	; (800c7b0 <vTaskStartScheduler+0xd8>)
 800c760:	2201      	movs	r2, #1
 800c762:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c764:	4b13      	ldr	r3, [pc, #76]	; (800c7b4 <vTaskStartScheduler+0xdc>)
 800c766:	2200      	movs	r2, #0
 800c768:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c76a:	f001 fca9 	bl	800e0c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c76e:	e00e      	b.n	800c78e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c770:	697b      	ldr	r3, [r7, #20]
 800c772:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c776:	d10a      	bne.n	800c78e <vTaskStartScheduler+0xb6>
	__asm volatile
 800c778:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c77c:	f383 8811 	msr	BASEPRI, r3
 800c780:	f3bf 8f6f 	isb	sy
 800c784:	f3bf 8f4f 	dsb	sy
 800c788:	60fb      	str	r3, [r7, #12]
}
 800c78a:	bf00      	nop
 800c78c:	e7fe      	b.n	800c78c <vTaskStartScheduler+0xb4>
}
 800c78e:	bf00      	nop
 800c790:	3718      	adds	r7, #24
 800c792:	46bd      	mov	sp, r7
 800c794:	bd80      	pop	{r7, pc}
 800c796:	bf00      	nop
 800c798:	0801147c 	.word	0x0801147c
 800c79c:	0800ce01 	.word	0x0800ce01
 800c7a0:	200014e4 	.word	0x200014e4
 800c7a4:	20000fec 	.word	0x20000fec
 800c7a8:	20000070 	.word	0x20000070
 800c7ac:	200014e0 	.word	0x200014e0
 800c7b0:	200014cc 	.word	0x200014cc
 800c7b4:	200014c4 	.word	0x200014c4

0800c7b8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c7b8:	b480      	push	{r7}
 800c7ba:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c7bc:	4b04      	ldr	r3, [pc, #16]	; (800c7d0 <vTaskSuspendAll+0x18>)
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	3301      	adds	r3, #1
 800c7c2:	4a03      	ldr	r2, [pc, #12]	; (800c7d0 <vTaskSuspendAll+0x18>)
 800c7c4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c7c6:	bf00      	nop
 800c7c8:	46bd      	mov	sp, r7
 800c7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ce:	4770      	bx	lr
 800c7d0:	200014e8 	.word	0x200014e8

0800c7d4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c7d4:	b580      	push	{r7, lr}
 800c7d6:	b084      	sub	sp, #16
 800c7d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c7da:	2300      	movs	r3, #0
 800c7dc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c7de:	2300      	movs	r3, #0
 800c7e0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c7e2:	4b42      	ldr	r3, [pc, #264]	; (800c8ec <xTaskResumeAll+0x118>)
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d10a      	bne.n	800c800 <xTaskResumeAll+0x2c>
	__asm volatile
 800c7ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7ee:	f383 8811 	msr	BASEPRI, r3
 800c7f2:	f3bf 8f6f 	isb	sy
 800c7f6:	f3bf 8f4f 	dsb	sy
 800c7fa:	603b      	str	r3, [r7, #0]
}
 800c7fc:	bf00      	nop
 800c7fe:	e7fe      	b.n	800c7fe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c800:	f001 fd00 	bl	800e204 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c804:	4b39      	ldr	r3, [pc, #228]	; (800c8ec <xTaskResumeAll+0x118>)
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	3b01      	subs	r3, #1
 800c80a:	4a38      	ldr	r2, [pc, #224]	; (800c8ec <xTaskResumeAll+0x118>)
 800c80c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c80e:	4b37      	ldr	r3, [pc, #220]	; (800c8ec <xTaskResumeAll+0x118>)
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	2b00      	cmp	r3, #0
 800c814:	d162      	bne.n	800c8dc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c816:	4b36      	ldr	r3, [pc, #216]	; (800c8f0 <xTaskResumeAll+0x11c>)
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d05e      	beq.n	800c8dc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c81e:	e02f      	b.n	800c880 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c820:	4b34      	ldr	r3, [pc, #208]	; (800c8f4 <xTaskResumeAll+0x120>)
 800c822:	68db      	ldr	r3, [r3, #12]
 800c824:	68db      	ldr	r3, [r3, #12]
 800c826:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	3318      	adds	r3, #24
 800c82c:	4618      	mov	r0, r3
 800c82e:	f7fe fc2f 	bl	800b090 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	3304      	adds	r3, #4
 800c836:	4618      	mov	r0, r3
 800c838:	f7fe fc2a 	bl	800b090 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c840:	4b2d      	ldr	r3, [pc, #180]	; (800c8f8 <xTaskResumeAll+0x124>)
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	429a      	cmp	r2, r3
 800c846:	d903      	bls.n	800c850 <xTaskResumeAll+0x7c>
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c84c:	4a2a      	ldr	r2, [pc, #168]	; (800c8f8 <xTaskResumeAll+0x124>)
 800c84e:	6013      	str	r3, [r2, #0]
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c854:	4613      	mov	r3, r2
 800c856:	009b      	lsls	r3, r3, #2
 800c858:	4413      	add	r3, r2
 800c85a:	009b      	lsls	r3, r3, #2
 800c85c:	4a27      	ldr	r2, [pc, #156]	; (800c8fc <xTaskResumeAll+0x128>)
 800c85e:	441a      	add	r2, r3
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	3304      	adds	r3, #4
 800c864:	4619      	mov	r1, r3
 800c866:	4610      	mov	r0, r2
 800c868:	f7fe fbb5 	bl	800afd6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c870:	4b23      	ldr	r3, [pc, #140]	; (800c900 <xTaskResumeAll+0x12c>)
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c876:	429a      	cmp	r2, r3
 800c878:	d302      	bcc.n	800c880 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800c87a:	4b22      	ldr	r3, [pc, #136]	; (800c904 <xTaskResumeAll+0x130>)
 800c87c:	2201      	movs	r2, #1
 800c87e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c880:	4b1c      	ldr	r3, [pc, #112]	; (800c8f4 <xTaskResumeAll+0x120>)
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	2b00      	cmp	r3, #0
 800c886:	d1cb      	bne.n	800c820 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d001      	beq.n	800c892 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c88e:	f000 fb71 	bl	800cf74 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c892:	4b1d      	ldr	r3, [pc, #116]	; (800c908 <xTaskResumeAll+0x134>)
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d010      	beq.n	800c8c0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c89e:	f000 f859 	bl	800c954 <xTaskIncrementTick>
 800c8a2:	4603      	mov	r3, r0
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d002      	beq.n	800c8ae <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800c8a8:	4b16      	ldr	r3, [pc, #88]	; (800c904 <xTaskResumeAll+0x130>)
 800c8aa:	2201      	movs	r2, #1
 800c8ac:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	3b01      	subs	r3, #1
 800c8b2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d1f1      	bne.n	800c89e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800c8ba:	4b13      	ldr	r3, [pc, #76]	; (800c908 <xTaskResumeAll+0x134>)
 800c8bc:	2200      	movs	r2, #0
 800c8be:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c8c0:	4b10      	ldr	r3, [pc, #64]	; (800c904 <xTaskResumeAll+0x130>)
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d009      	beq.n	800c8dc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c8c8:	2301      	movs	r3, #1
 800c8ca:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c8cc:	4b0f      	ldr	r3, [pc, #60]	; (800c90c <xTaskResumeAll+0x138>)
 800c8ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c8d2:	601a      	str	r2, [r3, #0]
 800c8d4:	f3bf 8f4f 	dsb	sy
 800c8d8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c8dc:	f001 fcc2 	bl	800e264 <vPortExitCritical>

	return xAlreadyYielded;
 800c8e0:	68bb      	ldr	r3, [r7, #8]
}
 800c8e2:	4618      	mov	r0, r3
 800c8e4:	3710      	adds	r7, #16
 800c8e6:	46bd      	mov	sp, r7
 800c8e8:	bd80      	pop	{r7, pc}
 800c8ea:	bf00      	nop
 800c8ec:	200014e8 	.word	0x200014e8
 800c8f0:	200014c0 	.word	0x200014c0
 800c8f4:	20001480 	.word	0x20001480
 800c8f8:	200014c8 	.word	0x200014c8
 800c8fc:	20000ff0 	.word	0x20000ff0
 800c900:	20000fec 	.word	0x20000fec
 800c904:	200014d4 	.word	0x200014d4
 800c908:	200014d0 	.word	0x200014d0
 800c90c:	e000ed04 	.word	0xe000ed04

0800c910 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c910:	b480      	push	{r7}
 800c912:	b083      	sub	sp, #12
 800c914:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c916:	4b05      	ldr	r3, [pc, #20]	; (800c92c <xTaskGetTickCount+0x1c>)
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c91c:	687b      	ldr	r3, [r7, #4]
}
 800c91e:	4618      	mov	r0, r3
 800c920:	370c      	adds	r7, #12
 800c922:	46bd      	mov	sp, r7
 800c924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c928:	4770      	bx	lr
 800c92a:	bf00      	nop
 800c92c:	200014c4 	.word	0x200014c4

0800c930 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800c930:	b580      	push	{r7, lr}
 800c932:	b082      	sub	sp, #8
 800c934:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c936:	f001 fd47 	bl	800e3c8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800c93a:	2300      	movs	r3, #0
 800c93c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800c93e:	4b04      	ldr	r3, [pc, #16]	; (800c950 <xTaskGetTickCountFromISR+0x20>)
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c944:	683b      	ldr	r3, [r7, #0]
}
 800c946:	4618      	mov	r0, r3
 800c948:	3708      	adds	r7, #8
 800c94a:	46bd      	mov	sp, r7
 800c94c:	bd80      	pop	{r7, pc}
 800c94e:	bf00      	nop
 800c950:	200014c4 	.word	0x200014c4

0800c954 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c954:	b580      	push	{r7, lr}
 800c956:	b086      	sub	sp, #24
 800c958:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c95a:	2300      	movs	r3, #0
 800c95c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c95e:	4b4f      	ldr	r3, [pc, #316]	; (800ca9c <xTaskIncrementTick+0x148>)
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	2b00      	cmp	r3, #0
 800c964:	f040 808f 	bne.w	800ca86 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c968:	4b4d      	ldr	r3, [pc, #308]	; (800caa0 <xTaskIncrementTick+0x14c>)
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	3301      	adds	r3, #1
 800c96e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c970:	4a4b      	ldr	r2, [pc, #300]	; (800caa0 <xTaskIncrementTick+0x14c>)
 800c972:	693b      	ldr	r3, [r7, #16]
 800c974:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c976:	693b      	ldr	r3, [r7, #16]
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d120      	bne.n	800c9be <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800c97c:	4b49      	ldr	r3, [pc, #292]	; (800caa4 <xTaskIncrementTick+0x150>)
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	2b00      	cmp	r3, #0
 800c984:	d00a      	beq.n	800c99c <xTaskIncrementTick+0x48>
	__asm volatile
 800c986:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c98a:	f383 8811 	msr	BASEPRI, r3
 800c98e:	f3bf 8f6f 	isb	sy
 800c992:	f3bf 8f4f 	dsb	sy
 800c996:	603b      	str	r3, [r7, #0]
}
 800c998:	bf00      	nop
 800c99a:	e7fe      	b.n	800c99a <xTaskIncrementTick+0x46>
 800c99c:	4b41      	ldr	r3, [pc, #260]	; (800caa4 <xTaskIncrementTick+0x150>)
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	60fb      	str	r3, [r7, #12]
 800c9a2:	4b41      	ldr	r3, [pc, #260]	; (800caa8 <xTaskIncrementTick+0x154>)
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	4a3f      	ldr	r2, [pc, #252]	; (800caa4 <xTaskIncrementTick+0x150>)
 800c9a8:	6013      	str	r3, [r2, #0]
 800c9aa:	4a3f      	ldr	r2, [pc, #252]	; (800caa8 <xTaskIncrementTick+0x154>)
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	6013      	str	r3, [r2, #0]
 800c9b0:	4b3e      	ldr	r3, [pc, #248]	; (800caac <xTaskIncrementTick+0x158>)
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	3301      	adds	r3, #1
 800c9b6:	4a3d      	ldr	r2, [pc, #244]	; (800caac <xTaskIncrementTick+0x158>)
 800c9b8:	6013      	str	r3, [r2, #0]
 800c9ba:	f000 fadb 	bl	800cf74 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c9be:	4b3c      	ldr	r3, [pc, #240]	; (800cab0 <xTaskIncrementTick+0x15c>)
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	693a      	ldr	r2, [r7, #16]
 800c9c4:	429a      	cmp	r2, r3
 800c9c6:	d349      	bcc.n	800ca5c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c9c8:	4b36      	ldr	r3, [pc, #216]	; (800caa4 <xTaskIncrementTick+0x150>)
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d104      	bne.n	800c9dc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c9d2:	4b37      	ldr	r3, [pc, #220]	; (800cab0 <xTaskIncrementTick+0x15c>)
 800c9d4:	f04f 32ff 	mov.w	r2, #4294967295
 800c9d8:	601a      	str	r2, [r3, #0]
					break;
 800c9da:	e03f      	b.n	800ca5c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c9dc:	4b31      	ldr	r3, [pc, #196]	; (800caa4 <xTaskIncrementTick+0x150>)
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	68db      	ldr	r3, [r3, #12]
 800c9e2:	68db      	ldr	r3, [r3, #12]
 800c9e4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c9e6:	68bb      	ldr	r3, [r7, #8]
 800c9e8:	685b      	ldr	r3, [r3, #4]
 800c9ea:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c9ec:	693a      	ldr	r2, [r7, #16]
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	429a      	cmp	r2, r3
 800c9f2:	d203      	bcs.n	800c9fc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c9f4:	4a2e      	ldr	r2, [pc, #184]	; (800cab0 <xTaskIncrementTick+0x15c>)
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c9fa:	e02f      	b.n	800ca5c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c9fc:	68bb      	ldr	r3, [r7, #8]
 800c9fe:	3304      	adds	r3, #4
 800ca00:	4618      	mov	r0, r3
 800ca02:	f7fe fb45 	bl	800b090 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ca06:	68bb      	ldr	r3, [r7, #8]
 800ca08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d004      	beq.n	800ca18 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ca0e:	68bb      	ldr	r3, [r7, #8]
 800ca10:	3318      	adds	r3, #24
 800ca12:	4618      	mov	r0, r3
 800ca14:	f7fe fb3c 	bl	800b090 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ca18:	68bb      	ldr	r3, [r7, #8]
 800ca1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca1c:	4b25      	ldr	r3, [pc, #148]	; (800cab4 <xTaskIncrementTick+0x160>)
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	429a      	cmp	r2, r3
 800ca22:	d903      	bls.n	800ca2c <xTaskIncrementTick+0xd8>
 800ca24:	68bb      	ldr	r3, [r7, #8]
 800ca26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca28:	4a22      	ldr	r2, [pc, #136]	; (800cab4 <xTaskIncrementTick+0x160>)
 800ca2a:	6013      	str	r3, [r2, #0]
 800ca2c:	68bb      	ldr	r3, [r7, #8]
 800ca2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca30:	4613      	mov	r3, r2
 800ca32:	009b      	lsls	r3, r3, #2
 800ca34:	4413      	add	r3, r2
 800ca36:	009b      	lsls	r3, r3, #2
 800ca38:	4a1f      	ldr	r2, [pc, #124]	; (800cab8 <xTaskIncrementTick+0x164>)
 800ca3a:	441a      	add	r2, r3
 800ca3c:	68bb      	ldr	r3, [r7, #8]
 800ca3e:	3304      	adds	r3, #4
 800ca40:	4619      	mov	r1, r3
 800ca42:	4610      	mov	r0, r2
 800ca44:	f7fe fac7 	bl	800afd6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ca48:	68bb      	ldr	r3, [r7, #8]
 800ca4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca4c:	4b1b      	ldr	r3, [pc, #108]	; (800cabc <xTaskIncrementTick+0x168>)
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca52:	429a      	cmp	r2, r3
 800ca54:	d3b8      	bcc.n	800c9c8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800ca56:	2301      	movs	r3, #1
 800ca58:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ca5a:	e7b5      	b.n	800c9c8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ca5c:	4b17      	ldr	r3, [pc, #92]	; (800cabc <xTaskIncrementTick+0x168>)
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca62:	4915      	ldr	r1, [pc, #84]	; (800cab8 <xTaskIncrementTick+0x164>)
 800ca64:	4613      	mov	r3, r2
 800ca66:	009b      	lsls	r3, r3, #2
 800ca68:	4413      	add	r3, r2
 800ca6a:	009b      	lsls	r3, r3, #2
 800ca6c:	440b      	add	r3, r1
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	2b01      	cmp	r3, #1
 800ca72:	d901      	bls.n	800ca78 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800ca74:	2301      	movs	r3, #1
 800ca76:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ca78:	4b11      	ldr	r3, [pc, #68]	; (800cac0 <xTaskIncrementTick+0x16c>)
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d007      	beq.n	800ca90 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800ca80:	2301      	movs	r3, #1
 800ca82:	617b      	str	r3, [r7, #20]
 800ca84:	e004      	b.n	800ca90 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ca86:	4b0f      	ldr	r3, [pc, #60]	; (800cac4 <xTaskIncrementTick+0x170>)
 800ca88:	681b      	ldr	r3, [r3, #0]
 800ca8a:	3301      	adds	r3, #1
 800ca8c:	4a0d      	ldr	r2, [pc, #52]	; (800cac4 <xTaskIncrementTick+0x170>)
 800ca8e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ca90:	697b      	ldr	r3, [r7, #20]
}
 800ca92:	4618      	mov	r0, r3
 800ca94:	3718      	adds	r7, #24
 800ca96:	46bd      	mov	sp, r7
 800ca98:	bd80      	pop	{r7, pc}
 800ca9a:	bf00      	nop
 800ca9c:	200014e8 	.word	0x200014e8
 800caa0:	200014c4 	.word	0x200014c4
 800caa4:	20001478 	.word	0x20001478
 800caa8:	2000147c 	.word	0x2000147c
 800caac:	200014d8 	.word	0x200014d8
 800cab0:	200014e0 	.word	0x200014e0
 800cab4:	200014c8 	.word	0x200014c8
 800cab8:	20000ff0 	.word	0x20000ff0
 800cabc:	20000fec 	.word	0x20000fec
 800cac0:	200014d4 	.word	0x200014d4
 800cac4:	200014d0 	.word	0x200014d0

0800cac8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800cac8:	b480      	push	{r7}
 800caca:	b085      	sub	sp, #20
 800cacc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800cace:	4b2a      	ldr	r3, [pc, #168]	; (800cb78 <vTaskSwitchContext+0xb0>)
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	d003      	beq.n	800cade <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800cad6:	4b29      	ldr	r3, [pc, #164]	; (800cb7c <vTaskSwitchContext+0xb4>)
 800cad8:	2201      	movs	r2, #1
 800cada:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800cadc:	e046      	b.n	800cb6c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800cade:	4b27      	ldr	r3, [pc, #156]	; (800cb7c <vTaskSwitchContext+0xb4>)
 800cae0:	2200      	movs	r2, #0
 800cae2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cae4:	4b26      	ldr	r3, [pc, #152]	; (800cb80 <vTaskSwitchContext+0xb8>)
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	60fb      	str	r3, [r7, #12]
 800caea:	e010      	b.n	800cb0e <vTaskSwitchContext+0x46>
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d10a      	bne.n	800cb08 <vTaskSwitchContext+0x40>
	__asm volatile
 800caf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800caf6:	f383 8811 	msr	BASEPRI, r3
 800cafa:	f3bf 8f6f 	isb	sy
 800cafe:	f3bf 8f4f 	dsb	sy
 800cb02:	607b      	str	r3, [r7, #4]
}
 800cb04:	bf00      	nop
 800cb06:	e7fe      	b.n	800cb06 <vTaskSwitchContext+0x3e>
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	3b01      	subs	r3, #1
 800cb0c:	60fb      	str	r3, [r7, #12]
 800cb0e:	491d      	ldr	r1, [pc, #116]	; (800cb84 <vTaskSwitchContext+0xbc>)
 800cb10:	68fa      	ldr	r2, [r7, #12]
 800cb12:	4613      	mov	r3, r2
 800cb14:	009b      	lsls	r3, r3, #2
 800cb16:	4413      	add	r3, r2
 800cb18:	009b      	lsls	r3, r3, #2
 800cb1a:	440b      	add	r3, r1
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d0e4      	beq.n	800caec <vTaskSwitchContext+0x24>
 800cb22:	68fa      	ldr	r2, [r7, #12]
 800cb24:	4613      	mov	r3, r2
 800cb26:	009b      	lsls	r3, r3, #2
 800cb28:	4413      	add	r3, r2
 800cb2a:	009b      	lsls	r3, r3, #2
 800cb2c:	4a15      	ldr	r2, [pc, #84]	; (800cb84 <vTaskSwitchContext+0xbc>)
 800cb2e:	4413      	add	r3, r2
 800cb30:	60bb      	str	r3, [r7, #8]
 800cb32:	68bb      	ldr	r3, [r7, #8]
 800cb34:	685b      	ldr	r3, [r3, #4]
 800cb36:	685a      	ldr	r2, [r3, #4]
 800cb38:	68bb      	ldr	r3, [r7, #8]
 800cb3a:	605a      	str	r2, [r3, #4]
 800cb3c:	68bb      	ldr	r3, [r7, #8]
 800cb3e:	685a      	ldr	r2, [r3, #4]
 800cb40:	68bb      	ldr	r3, [r7, #8]
 800cb42:	3308      	adds	r3, #8
 800cb44:	429a      	cmp	r2, r3
 800cb46:	d104      	bne.n	800cb52 <vTaskSwitchContext+0x8a>
 800cb48:	68bb      	ldr	r3, [r7, #8]
 800cb4a:	685b      	ldr	r3, [r3, #4]
 800cb4c:	685a      	ldr	r2, [r3, #4]
 800cb4e:	68bb      	ldr	r3, [r7, #8]
 800cb50:	605a      	str	r2, [r3, #4]
 800cb52:	68bb      	ldr	r3, [r7, #8]
 800cb54:	685b      	ldr	r3, [r3, #4]
 800cb56:	68db      	ldr	r3, [r3, #12]
 800cb58:	4a0b      	ldr	r2, [pc, #44]	; (800cb88 <vTaskSwitchContext+0xc0>)
 800cb5a:	6013      	str	r3, [r2, #0]
 800cb5c:	4a08      	ldr	r2, [pc, #32]	; (800cb80 <vTaskSwitchContext+0xb8>)
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cb62:	4b09      	ldr	r3, [pc, #36]	; (800cb88 <vTaskSwitchContext+0xc0>)
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	3354      	adds	r3, #84	; 0x54
 800cb68:	4a08      	ldr	r2, [pc, #32]	; (800cb8c <vTaskSwitchContext+0xc4>)
 800cb6a:	6013      	str	r3, [r2, #0]
}
 800cb6c:	bf00      	nop
 800cb6e:	3714      	adds	r7, #20
 800cb70:	46bd      	mov	sp, r7
 800cb72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb76:	4770      	bx	lr
 800cb78:	200014e8 	.word	0x200014e8
 800cb7c:	200014d4 	.word	0x200014d4
 800cb80:	200014c8 	.word	0x200014c8
 800cb84:	20000ff0 	.word	0x20000ff0
 800cb88:	20000fec 	.word	0x20000fec
 800cb8c:	20000070 	.word	0x20000070

0800cb90 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800cb90:	b580      	push	{r7, lr}
 800cb92:	b084      	sub	sp, #16
 800cb94:	af00      	add	r7, sp, #0
 800cb96:	6078      	str	r0, [r7, #4]
 800cb98:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d10a      	bne.n	800cbb6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800cba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cba4:	f383 8811 	msr	BASEPRI, r3
 800cba8:	f3bf 8f6f 	isb	sy
 800cbac:	f3bf 8f4f 	dsb	sy
 800cbb0:	60fb      	str	r3, [r7, #12]
}
 800cbb2:	bf00      	nop
 800cbb4:	e7fe      	b.n	800cbb4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cbb6:	4b07      	ldr	r3, [pc, #28]	; (800cbd4 <vTaskPlaceOnEventList+0x44>)
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	3318      	adds	r3, #24
 800cbbc:	4619      	mov	r1, r3
 800cbbe:	6878      	ldr	r0, [r7, #4]
 800cbc0:	f7fe fa2d 	bl	800b01e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cbc4:	2101      	movs	r1, #1
 800cbc6:	6838      	ldr	r0, [r7, #0]
 800cbc8:	f000 fd90 	bl	800d6ec <prvAddCurrentTaskToDelayedList>
}
 800cbcc:	bf00      	nop
 800cbce:	3710      	adds	r7, #16
 800cbd0:	46bd      	mov	sp, r7
 800cbd2:	bd80      	pop	{r7, pc}
 800cbd4:	20000fec 	.word	0x20000fec

0800cbd8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800cbd8:	b580      	push	{r7, lr}
 800cbda:	b086      	sub	sp, #24
 800cbdc:	af00      	add	r7, sp, #0
 800cbde:	60f8      	str	r0, [r7, #12]
 800cbe0:	60b9      	str	r1, [r7, #8]
 800cbe2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d10a      	bne.n	800cc00 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800cbea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbee:	f383 8811 	msr	BASEPRI, r3
 800cbf2:	f3bf 8f6f 	isb	sy
 800cbf6:	f3bf 8f4f 	dsb	sy
 800cbfa:	617b      	str	r3, [r7, #20]
}
 800cbfc:	bf00      	nop
 800cbfe:	e7fe      	b.n	800cbfe <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cc00:	4b0a      	ldr	r3, [pc, #40]	; (800cc2c <vTaskPlaceOnEventListRestricted+0x54>)
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	3318      	adds	r3, #24
 800cc06:	4619      	mov	r1, r3
 800cc08:	68f8      	ldr	r0, [r7, #12]
 800cc0a:	f7fe f9e4 	bl	800afd6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d002      	beq.n	800cc1a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800cc14:	f04f 33ff 	mov.w	r3, #4294967295
 800cc18:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800cc1a:	6879      	ldr	r1, [r7, #4]
 800cc1c:	68b8      	ldr	r0, [r7, #8]
 800cc1e:	f000 fd65 	bl	800d6ec <prvAddCurrentTaskToDelayedList>
	}
 800cc22:	bf00      	nop
 800cc24:	3718      	adds	r7, #24
 800cc26:	46bd      	mov	sp, r7
 800cc28:	bd80      	pop	{r7, pc}
 800cc2a:	bf00      	nop
 800cc2c:	20000fec 	.word	0x20000fec

0800cc30 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800cc30:	b580      	push	{r7, lr}
 800cc32:	b086      	sub	sp, #24
 800cc34:	af00      	add	r7, sp, #0
 800cc36:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	68db      	ldr	r3, [r3, #12]
 800cc3c:	68db      	ldr	r3, [r3, #12]
 800cc3e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800cc40:	693b      	ldr	r3, [r7, #16]
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d10a      	bne.n	800cc5c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800cc46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc4a:	f383 8811 	msr	BASEPRI, r3
 800cc4e:	f3bf 8f6f 	isb	sy
 800cc52:	f3bf 8f4f 	dsb	sy
 800cc56:	60fb      	str	r3, [r7, #12]
}
 800cc58:	bf00      	nop
 800cc5a:	e7fe      	b.n	800cc5a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800cc5c:	693b      	ldr	r3, [r7, #16]
 800cc5e:	3318      	adds	r3, #24
 800cc60:	4618      	mov	r0, r3
 800cc62:	f7fe fa15 	bl	800b090 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cc66:	4b1e      	ldr	r3, [pc, #120]	; (800cce0 <xTaskRemoveFromEventList+0xb0>)
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d11d      	bne.n	800ccaa <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800cc6e:	693b      	ldr	r3, [r7, #16]
 800cc70:	3304      	adds	r3, #4
 800cc72:	4618      	mov	r0, r3
 800cc74:	f7fe fa0c 	bl	800b090 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800cc78:	693b      	ldr	r3, [r7, #16]
 800cc7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc7c:	4b19      	ldr	r3, [pc, #100]	; (800cce4 <xTaskRemoveFromEventList+0xb4>)
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	429a      	cmp	r2, r3
 800cc82:	d903      	bls.n	800cc8c <xTaskRemoveFromEventList+0x5c>
 800cc84:	693b      	ldr	r3, [r7, #16]
 800cc86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc88:	4a16      	ldr	r2, [pc, #88]	; (800cce4 <xTaskRemoveFromEventList+0xb4>)
 800cc8a:	6013      	str	r3, [r2, #0]
 800cc8c:	693b      	ldr	r3, [r7, #16]
 800cc8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc90:	4613      	mov	r3, r2
 800cc92:	009b      	lsls	r3, r3, #2
 800cc94:	4413      	add	r3, r2
 800cc96:	009b      	lsls	r3, r3, #2
 800cc98:	4a13      	ldr	r2, [pc, #76]	; (800cce8 <xTaskRemoveFromEventList+0xb8>)
 800cc9a:	441a      	add	r2, r3
 800cc9c:	693b      	ldr	r3, [r7, #16]
 800cc9e:	3304      	adds	r3, #4
 800cca0:	4619      	mov	r1, r3
 800cca2:	4610      	mov	r0, r2
 800cca4:	f7fe f997 	bl	800afd6 <vListInsertEnd>
 800cca8:	e005      	b.n	800ccb6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ccaa:	693b      	ldr	r3, [r7, #16]
 800ccac:	3318      	adds	r3, #24
 800ccae:	4619      	mov	r1, r3
 800ccb0:	480e      	ldr	r0, [pc, #56]	; (800ccec <xTaskRemoveFromEventList+0xbc>)
 800ccb2:	f7fe f990 	bl	800afd6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ccb6:	693b      	ldr	r3, [r7, #16]
 800ccb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ccba:	4b0d      	ldr	r3, [pc, #52]	; (800ccf0 <xTaskRemoveFromEventList+0xc0>)
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ccc0:	429a      	cmp	r2, r3
 800ccc2:	d905      	bls.n	800ccd0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ccc4:	2301      	movs	r3, #1
 800ccc6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ccc8:	4b0a      	ldr	r3, [pc, #40]	; (800ccf4 <xTaskRemoveFromEventList+0xc4>)
 800ccca:	2201      	movs	r2, #1
 800cccc:	601a      	str	r2, [r3, #0]
 800ccce:	e001      	b.n	800ccd4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ccd4:	697b      	ldr	r3, [r7, #20]
}
 800ccd6:	4618      	mov	r0, r3
 800ccd8:	3718      	adds	r7, #24
 800ccda:	46bd      	mov	sp, r7
 800ccdc:	bd80      	pop	{r7, pc}
 800ccde:	bf00      	nop
 800cce0:	200014e8 	.word	0x200014e8
 800cce4:	200014c8 	.word	0x200014c8
 800cce8:	20000ff0 	.word	0x20000ff0
 800ccec:	20001480 	.word	0x20001480
 800ccf0:	20000fec 	.word	0x20000fec
 800ccf4:	200014d4 	.word	0x200014d4

0800ccf8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ccf8:	b480      	push	{r7}
 800ccfa:	b083      	sub	sp, #12
 800ccfc:	af00      	add	r7, sp, #0
 800ccfe:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800cd00:	4b06      	ldr	r3, [pc, #24]	; (800cd1c <vTaskInternalSetTimeOutState+0x24>)
 800cd02:	681a      	ldr	r2, [r3, #0]
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800cd08:	4b05      	ldr	r3, [pc, #20]	; (800cd20 <vTaskInternalSetTimeOutState+0x28>)
 800cd0a:	681a      	ldr	r2, [r3, #0]
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	605a      	str	r2, [r3, #4]
}
 800cd10:	bf00      	nop
 800cd12:	370c      	adds	r7, #12
 800cd14:	46bd      	mov	sp, r7
 800cd16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd1a:	4770      	bx	lr
 800cd1c:	200014d8 	.word	0x200014d8
 800cd20:	200014c4 	.word	0x200014c4

0800cd24 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800cd24:	b580      	push	{r7, lr}
 800cd26:	b088      	sub	sp, #32
 800cd28:	af00      	add	r7, sp, #0
 800cd2a:	6078      	str	r0, [r7, #4]
 800cd2c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d10a      	bne.n	800cd4a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800cd34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd38:	f383 8811 	msr	BASEPRI, r3
 800cd3c:	f3bf 8f6f 	isb	sy
 800cd40:	f3bf 8f4f 	dsb	sy
 800cd44:	613b      	str	r3, [r7, #16]
}
 800cd46:	bf00      	nop
 800cd48:	e7fe      	b.n	800cd48 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800cd4a:	683b      	ldr	r3, [r7, #0]
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d10a      	bne.n	800cd66 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800cd50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd54:	f383 8811 	msr	BASEPRI, r3
 800cd58:	f3bf 8f6f 	isb	sy
 800cd5c:	f3bf 8f4f 	dsb	sy
 800cd60:	60fb      	str	r3, [r7, #12]
}
 800cd62:	bf00      	nop
 800cd64:	e7fe      	b.n	800cd64 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800cd66:	f001 fa4d 	bl	800e204 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800cd6a:	4b1d      	ldr	r3, [pc, #116]	; (800cde0 <xTaskCheckForTimeOut+0xbc>)
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	685b      	ldr	r3, [r3, #4]
 800cd74:	69ba      	ldr	r2, [r7, #24]
 800cd76:	1ad3      	subs	r3, r2, r3
 800cd78:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800cd7a:	683b      	ldr	r3, [r7, #0]
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd82:	d102      	bne.n	800cd8a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800cd84:	2300      	movs	r3, #0
 800cd86:	61fb      	str	r3, [r7, #28]
 800cd88:	e023      	b.n	800cdd2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	681a      	ldr	r2, [r3, #0]
 800cd8e:	4b15      	ldr	r3, [pc, #84]	; (800cde4 <xTaskCheckForTimeOut+0xc0>)
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	429a      	cmp	r2, r3
 800cd94:	d007      	beq.n	800cda6 <xTaskCheckForTimeOut+0x82>
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	685b      	ldr	r3, [r3, #4]
 800cd9a:	69ba      	ldr	r2, [r7, #24]
 800cd9c:	429a      	cmp	r2, r3
 800cd9e:	d302      	bcc.n	800cda6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800cda0:	2301      	movs	r3, #1
 800cda2:	61fb      	str	r3, [r7, #28]
 800cda4:	e015      	b.n	800cdd2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800cda6:	683b      	ldr	r3, [r7, #0]
 800cda8:	681b      	ldr	r3, [r3, #0]
 800cdaa:	697a      	ldr	r2, [r7, #20]
 800cdac:	429a      	cmp	r2, r3
 800cdae:	d20b      	bcs.n	800cdc8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800cdb0:	683b      	ldr	r3, [r7, #0]
 800cdb2:	681a      	ldr	r2, [r3, #0]
 800cdb4:	697b      	ldr	r3, [r7, #20]
 800cdb6:	1ad2      	subs	r2, r2, r3
 800cdb8:	683b      	ldr	r3, [r7, #0]
 800cdba:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800cdbc:	6878      	ldr	r0, [r7, #4]
 800cdbe:	f7ff ff9b 	bl	800ccf8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800cdc2:	2300      	movs	r3, #0
 800cdc4:	61fb      	str	r3, [r7, #28]
 800cdc6:	e004      	b.n	800cdd2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800cdc8:	683b      	ldr	r3, [r7, #0]
 800cdca:	2200      	movs	r2, #0
 800cdcc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800cdce:	2301      	movs	r3, #1
 800cdd0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800cdd2:	f001 fa47 	bl	800e264 <vPortExitCritical>

	return xReturn;
 800cdd6:	69fb      	ldr	r3, [r7, #28]
}
 800cdd8:	4618      	mov	r0, r3
 800cdda:	3720      	adds	r7, #32
 800cddc:	46bd      	mov	sp, r7
 800cdde:	bd80      	pop	{r7, pc}
 800cde0:	200014c4 	.word	0x200014c4
 800cde4:	200014d8 	.word	0x200014d8

0800cde8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800cde8:	b480      	push	{r7}
 800cdea:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800cdec:	4b03      	ldr	r3, [pc, #12]	; (800cdfc <vTaskMissedYield+0x14>)
 800cdee:	2201      	movs	r2, #1
 800cdf0:	601a      	str	r2, [r3, #0]
}
 800cdf2:	bf00      	nop
 800cdf4:	46bd      	mov	sp, r7
 800cdf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdfa:	4770      	bx	lr
 800cdfc:	200014d4 	.word	0x200014d4

0800ce00 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ce00:	b580      	push	{r7, lr}
 800ce02:	b082      	sub	sp, #8
 800ce04:	af00      	add	r7, sp, #0
 800ce06:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ce08:	f000 f852 	bl	800ceb0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ce0c:	4b06      	ldr	r3, [pc, #24]	; (800ce28 <prvIdleTask+0x28>)
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	2b01      	cmp	r3, #1
 800ce12:	d9f9      	bls.n	800ce08 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ce14:	4b05      	ldr	r3, [pc, #20]	; (800ce2c <prvIdleTask+0x2c>)
 800ce16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ce1a:	601a      	str	r2, [r3, #0]
 800ce1c:	f3bf 8f4f 	dsb	sy
 800ce20:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ce24:	e7f0      	b.n	800ce08 <prvIdleTask+0x8>
 800ce26:	bf00      	nop
 800ce28:	20000ff0 	.word	0x20000ff0
 800ce2c:	e000ed04 	.word	0xe000ed04

0800ce30 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ce30:	b580      	push	{r7, lr}
 800ce32:	b082      	sub	sp, #8
 800ce34:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ce36:	2300      	movs	r3, #0
 800ce38:	607b      	str	r3, [r7, #4]
 800ce3a:	e00c      	b.n	800ce56 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ce3c:	687a      	ldr	r2, [r7, #4]
 800ce3e:	4613      	mov	r3, r2
 800ce40:	009b      	lsls	r3, r3, #2
 800ce42:	4413      	add	r3, r2
 800ce44:	009b      	lsls	r3, r3, #2
 800ce46:	4a12      	ldr	r2, [pc, #72]	; (800ce90 <prvInitialiseTaskLists+0x60>)
 800ce48:	4413      	add	r3, r2
 800ce4a:	4618      	mov	r0, r3
 800ce4c:	f7fe f896 	bl	800af7c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	3301      	adds	r3, #1
 800ce54:	607b      	str	r3, [r7, #4]
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	2b37      	cmp	r3, #55	; 0x37
 800ce5a:	d9ef      	bls.n	800ce3c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ce5c:	480d      	ldr	r0, [pc, #52]	; (800ce94 <prvInitialiseTaskLists+0x64>)
 800ce5e:	f7fe f88d 	bl	800af7c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ce62:	480d      	ldr	r0, [pc, #52]	; (800ce98 <prvInitialiseTaskLists+0x68>)
 800ce64:	f7fe f88a 	bl	800af7c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ce68:	480c      	ldr	r0, [pc, #48]	; (800ce9c <prvInitialiseTaskLists+0x6c>)
 800ce6a:	f7fe f887 	bl	800af7c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ce6e:	480c      	ldr	r0, [pc, #48]	; (800cea0 <prvInitialiseTaskLists+0x70>)
 800ce70:	f7fe f884 	bl	800af7c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ce74:	480b      	ldr	r0, [pc, #44]	; (800cea4 <prvInitialiseTaskLists+0x74>)
 800ce76:	f7fe f881 	bl	800af7c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ce7a:	4b0b      	ldr	r3, [pc, #44]	; (800cea8 <prvInitialiseTaskLists+0x78>)
 800ce7c:	4a05      	ldr	r2, [pc, #20]	; (800ce94 <prvInitialiseTaskLists+0x64>)
 800ce7e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ce80:	4b0a      	ldr	r3, [pc, #40]	; (800ceac <prvInitialiseTaskLists+0x7c>)
 800ce82:	4a05      	ldr	r2, [pc, #20]	; (800ce98 <prvInitialiseTaskLists+0x68>)
 800ce84:	601a      	str	r2, [r3, #0]
}
 800ce86:	bf00      	nop
 800ce88:	3708      	adds	r7, #8
 800ce8a:	46bd      	mov	sp, r7
 800ce8c:	bd80      	pop	{r7, pc}
 800ce8e:	bf00      	nop
 800ce90:	20000ff0 	.word	0x20000ff0
 800ce94:	20001450 	.word	0x20001450
 800ce98:	20001464 	.word	0x20001464
 800ce9c:	20001480 	.word	0x20001480
 800cea0:	20001494 	.word	0x20001494
 800cea4:	200014ac 	.word	0x200014ac
 800cea8:	20001478 	.word	0x20001478
 800ceac:	2000147c 	.word	0x2000147c

0800ceb0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ceb0:	b580      	push	{r7, lr}
 800ceb2:	b082      	sub	sp, #8
 800ceb4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ceb6:	e019      	b.n	800ceec <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ceb8:	f001 f9a4 	bl	800e204 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cebc:	4b10      	ldr	r3, [pc, #64]	; (800cf00 <prvCheckTasksWaitingTermination+0x50>)
 800cebe:	68db      	ldr	r3, [r3, #12]
 800cec0:	68db      	ldr	r3, [r3, #12]
 800cec2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	3304      	adds	r3, #4
 800cec8:	4618      	mov	r0, r3
 800ceca:	f7fe f8e1 	bl	800b090 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800cece:	4b0d      	ldr	r3, [pc, #52]	; (800cf04 <prvCheckTasksWaitingTermination+0x54>)
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	3b01      	subs	r3, #1
 800ced4:	4a0b      	ldr	r2, [pc, #44]	; (800cf04 <prvCheckTasksWaitingTermination+0x54>)
 800ced6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ced8:	4b0b      	ldr	r3, [pc, #44]	; (800cf08 <prvCheckTasksWaitingTermination+0x58>)
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	3b01      	subs	r3, #1
 800cede:	4a0a      	ldr	r2, [pc, #40]	; (800cf08 <prvCheckTasksWaitingTermination+0x58>)
 800cee0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800cee2:	f001 f9bf 	bl	800e264 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800cee6:	6878      	ldr	r0, [r7, #4]
 800cee8:	f000 f810 	bl	800cf0c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ceec:	4b06      	ldr	r3, [pc, #24]	; (800cf08 <prvCheckTasksWaitingTermination+0x58>)
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d1e1      	bne.n	800ceb8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800cef4:	bf00      	nop
 800cef6:	bf00      	nop
 800cef8:	3708      	adds	r7, #8
 800cefa:	46bd      	mov	sp, r7
 800cefc:	bd80      	pop	{r7, pc}
 800cefe:	bf00      	nop
 800cf00:	20001494 	.word	0x20001494
 800cf04:	200014c0 	.word	0x200014c0
 800cf08:	200014a8 	.word	0x200014a8

0800cf0c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800cf0c:	b580      	push	{r7, lr}
 800cf0e:	b084      	sub	sp, #16
 800cf10:	af00      	add	r7, sp, #0
 800cf12:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	3354      	adds	r3, #84	; 0x54
 800cf18:	4618      	mov	r0, r3
 800cf1a:	f002 f9f5 	bl	800f308 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d108      	bne.n	800cf3a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf2c:	4618      	mov	r0, r3
 800cf2e:	f001 fb57 	bl	800e5e0 <vPortFree>
				vPortFree( pxTCB );
 800cf32:	6878      	ldr	r0, [r7, #4]
 800cf34:	f001 fb54 	bl	800e5e0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800cf38:	e018      	b.n	800cf6c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800cf40:	2b01      	cmp	r3, #1
 800cf42:	d103      	bne.n	800cf4c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800cf44:	6878      	ldr	r0, [r7, #4]
 800cf46:	f001 fb4b 	bl	800e5e0 <vPortFree>
	}
 800cf4a:	e00f      	b.n	800cf6c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800cf52:	2b02      	cmp	r3, #2
 800cf54:	d00a      	beq.n	800cf6c <prvDeleteTCB+0x60>
	__asm volatile
 800cf56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf5a:	f383 8811 	msr	BASEPRI, r3
 800cf5e:	f3bf 8f6f 	isb	sy
 800cf62:	f3bf 8f4f 	dsb	sy
 800cf66:	60fb      	str	r3, [r7, #12]
}
 800cf68:	bf00      	nop
 800cf6a:	e7fe      	b.n	800cf6a <prvDeleteTCB+0x5e>
	}
 800cf6c:	bf00      	nop
 800cf6e:	3710      	adds	r7, #16
 800cf70:	46bd      	mov	sp, r7
 800cf72:	bd80      	pop	{r7, pc}

0800cf74 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800cf74:	b480      	push	{r7}
 800cf76:	b083      	sub	sp, #12
 800cf78:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cf7a:	4b0c      	ldr	r3, [pc, #48]	; (800cfac <prvResetNextTaskUnblockTime+0x38>)
 800cf7c:	681b      	ldr	r3, [r3, #0]
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	d104      	bne.n	800cf8e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800cf84:	4b0a      	ldr	r3, [pc, #40]	; (800cfb0 <prvResetNextTaskUnblockTime+0x3c>)
 800cf86:	f04f 32ff 	mov.w	r2, #4294967295
 800cf8a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800cf8c:	e008      	b.n	800cfa0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cf8e:	4b07      	ldr	r3, [pc, #28]	; (800cfac <prvResetNextTaskUnblockTime+0x38>)
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	68db      	ldr	r3, [r3, #12]
 800cf94:	68db      	ldr	r3, [r3, #12]
 800cf96:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	685b      	ldr	r3, [r3, #4]
 800cf9c:	4a04      	ldr	r2, [pc, #16]	; (800cfb0 <prvResetNextTaskUnblockTime+0x3c>)
 800cf9e:	6013      	str	r3, [r2, #0]
}
 800cfa0:	bf00      	nop
 800cfa2:	370c      	adds	r7, #12
 800cfa4:	46bd      	mov	sp, r7
 800cfa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfaa:	4770      	bx	lr
 800cfac:	20001478 	.word	0x20001478
 800cfb0:	200014e0 	.word	0x200014e0

0800cfb4 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800cfb4:	b480      	push	{r7}
 800cfb6:	b083      	sub	sp, #12
 800cfb8:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800cfba:	4b05      	ldr	r3, [pc, #20]	; (800cfd0 <xTaskGetCurrentTaskHandle+0x1c>)
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	607b      	str	r3, [r7, #4]

		return xReturn;
 800cfc0:	687b      	ldr	r3, [r7, #4]
	}
 800cfc2:	4618      	mov	r0, r3
 800cfc4:	370c      	adds	r7, #12
 800cfc6:	46bd      	mov	sp, r7
 800cfc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfcc:	4770      	bx	lr
 800cfce:	bf00      	nop
 800cfd0:	20000fec 	.word	0x20000fec

0800cfd4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800cfd4:	b480      	push	{r7}
 800cfd6:	b083      	sub	sp, #12
 800cfd8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800cfda:	4b0b      	ldr	r3, [pc, #44]	; (800d008 <xTaskGetSchedulerState+0x34>)
 800cfdc:	681b      	ldr	r3, [r3, #0]
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d102      	bne.n	800cfe8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800cfe2:	2301      	movs	r3, #1
 800cfe4:	607b      	str	r3, [r7, #4]
 800cfe6:	e008      	b.n	800cffa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cfe8:	4b08      	ldr	r3, [pc, #32]	; (800d00c <xTaskGetSchedulerState+0x38>)
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d102      	bne.n	800cff6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800cff0:	2302      	movs	r3, #2
 800cff2:	607b      	str	r3, [r7, #4]
 800cff4:	e001      	b.n	800cffa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800cff6:	2300      	movs	r3, #0
 800cff8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800cffa:	687b      	ldr	r3, [r7, #4]
	}
 800cffc:	4618      	mov	r0, r3
 800cffe:	370c      	adds	r7, #12
 800d000:	46bd      	mov	sp, r7
 800d002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d006:	4770      	bx	lr
 800d008:	200014cc 	.word	0x200014cc
 800d00c:	200014e8 	.word	0x200014e8

0800d010 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d010:	b580      	push	{r7, lr}
 800d012:	b084      	sub	sp, #16
 800d014:	af00      	add	r7, sp, #0
 800d016:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d01c:	2300      	movs	r3, #0
 800d01e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	2b00      	cmp	r3, #0
 800d024:	d051      	beq.n	800d0ca <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d026:	68bb      	ldr	r3, [r7, #8]
 800d028:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d02a:	4b2a      	ldr	r3, [pc, #168]	; (800d0d4 <xTaskPriorityInherit+0xc4>)
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d030:	429a      	cmp	r2, r3
 800d032:	d241      	bcs.n	800d0b8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d034:	68bb      	ldr	r3, [r7, #8]
 800d036:	699b      	ldr	r3, [r3, #24]
 800d038:	2b00      	cmp	r3, #0
 800d03a:	db06      	blt.n	800d04a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d03c:	4b25      	ldr	r3, [pc, #148]	; (800d0d4 <xTaskPriorityInherit+0xc4>)
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d042:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d046:	68bb      	ldr	r3, [r7, #8]
 800d048:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d04a:	68bb      	ldr	r3, [r7, #8]
 800d04c:	6959      	ldr	r1, [r3, #20]
 800d04e:	68bb      	ldr	r3, [r7, #8]
 800d050:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d052:	4613      	mov	r3, r2
 800d054:	009b      	lsls	r3, r3, #2
 800d056:	4413      	add	r3, r2
 800d058:	009b      	lsls	r3, r3, #2
 800d05a:	4a1f      	ldr	r2, [pc, #124]	; (800d0d8 <xTaskPriorityInherit+0xc8>)
 800d05c:	4413      	add	r3, r2
 800d05e:	4299      	cmp	r1, r3
 800d060:	d122      	bne.n	800d0a8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d062:	68bb      	ldr	r3, [r7, #8]
 800d064:	3304      	adds	r3, #4
 800d066:	4618      	mov	r0, r3
 800d068:	f7fe f812 	bl	800b090 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d06c:	4b19      	ldr	r3, [pc, #100]	; (800d0d4 <xTaskPriorityInherit+0xc4>)
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d072:	68bb      	ldr	r3, [r7, #8]
 800d074:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800d076:	68bb      	ldr	r3, [r7, #8]
 800d078:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d07a:	4b18      	ldr	r3, [pc, #96]	; (800d0dc <xTaskPriorityInherit+0xcc>)
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	429a      	cmp	r2, r3
 800d080:	d903      	bls.n	800d08a <xTaskPriorityInherit+0x7a>
 800d082:	68bb      	ldr	r3, [r7, #8]
 800d084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d086:	4a15      	ldr	r2, [pc, #84]	; (800d0dc <xTaskPriorityInherit+0xcc>)
 800d088:	6013      	str	r3, [r2, #0]
 800d08a:	68bb      	ldr	r3, [r7, #8]
 800d08c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d08e:	4613      	mov	r3, r2
 800d090:	009b      	lsls	r3, r3, #2
 800d092:	4413      	add	r3, r2
 800d094:	009b      	lsls	r3, r3, #2
 800d096:	4a10      	ldr	r2, [pc, #64]	; (800d0d8 <xTaskPriorityInherit+0xc8>)
 800d098:	441a      	add	r2, r3
 800d09a:	68bb      	ldr	r3, [r7, #8]
 800d09c:	3304      	adds	r3, #4
 800d09e:	4619      	mov	r1, r3
 800d0a0:	4610      	mov	r0, r2
 800d0a2:	f7fd ff98 	bl	800afd6 <vListInsertEnd>
 800d0a6:	e004      	b.n	800d0b2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d0a8:	4b0a      	ldr	r3, [pc, #40]	; (800d0d4 <xTaskPriorityInherit+0xc4>)
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0ae:	68bb      	ldr	r3, [r7, #8]
 800d0b0:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d0b2:	2301      	movs	r3, #1
 800d0b4:	60fb      	str	r3, [r7, #12]
 800d0b6:	e008      	b.n	800d0ca <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d0b8:	68bb      	ldr	r3, [r7, #8]
 800d0ba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d0bc:	4b05      	ldr	r3, [pc, #20]	; (800d0d4 <xTaskPriorityInherit+0xc4>)
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0c2:	429a      	cmp	r2, r3
 800d0c4:	d201      	bcs.n	800d0ca <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d0c6:	2301      	movs	r3, #1
 800d0c8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d0ca:	68fb      	ldr	r3, [r7, #12]
	}
 800d0cc:	4618      	mov	r0, r3
 800d0ce:	3710      	adds	r7, #16
 800d0d0:	46bd      	mov	sp, r7
 800d0d2:	bd80      	pop	{r7, pc}
 800d0d4:	20000fec 	.word	0x20000fec
 800d0d8:	20000ff0 	.word	0x20000ff0
 800d0dc:	200014c8 	.word	0x200014c8

0800d0e0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d0e0:	b580      	push	{r7, lr}
 800d0e2:	b086      	sub	sp, #24
 800d0e4:	af00      	add	r7, sp, #0
 800d0e6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d0ec:	2300      	movs	r3, #0
 800d0ee:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d056      	beq.n	800d1a4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d0f6:	4b2e      	ldr	r3, [pc, #184]	; (800d1b0 <xTaskPriorityDisinherit+0xd0>)
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	693a      	ldr	r2, [r7, #16]
 800d0fc:	429a      	cmp	r2, r3
 800d0fe:	d00a      	beq.n	800d116 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800d100:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d104:	f383 8811 	msr	BASEPRI, r3
 800d108:	f3bf 8f6f 	isb	sy
 800d10c:	f3bf 8f4f 	dsb	sy
 800d110:	60fb      	str	r3, [r7, #12]
}
 800d112:	bf00      	nop
 800d114:	e7fe      	b.n	800d114 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d116:	693b      	ldr	r3, [r7, #16]
 800d118:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d10a      	bne.n	800d134 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800d11e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d122:	f383 8811 	msr	BASEPRI, r3
 800d126:	f3bf 8f6f 	isb	sy
 800d12a:	f3bf 8f4f 	dsb	sy
 800d12e:	60bb      	str	r3, [r7, #8]
}
 800d130:	bf00      	nop
 800d132:	e7fe      	b.n	800d132 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800d134:	693b      	ldr	r3, [r7, #16]
 800d136:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d138:	1e5a      	subs	r2, r3, #1
 800d13a:	693b      	ldr	r3, [r7, #16]
 800d13c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d13e:	693b      	ldr	r3, [r7, #16]
 800d140:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d142:	693b      	ldr	r3, [r7, #16]
 800d144:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d146:	429a      	cmp	r2, r3
 800d148:	d02c      	beq.n	800d1a4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d14a:	693b      	ldr	r3, [r7, #16]
 800d14c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d128      	bne.n	800d1a4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d152:	693b      	ldr	r3, [r7, #16]
 800d154:	3304      	adds	r3, #4
 800d156:	4618      	mov	r0, r3
 800d158:	f7fd ff9a 	bl	800b090 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d15c:	693b      	ldr	r3, [r7, #16]
 800d15e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d160:	693b      	ldr	r3, [r7, #16]
 800d162:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d164:	693b      	ldr	r3, [r7, #16]
 800d166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d168:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d16c:	693b      	ldr	r3, [r7, #16]
 800d16e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d170:	693b      	ldr	r3, [r7, #16]
 800d172:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d174:	4b0f      	ldr	r3, [pc, #60]	; (800d1b4 <xTaskPriorityDisinherit+0xd4>)
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	429a      	cmp	r2, r3
 800d17a:	d903      	bls.n	800d184 <xTaskPriorityDisinherit+0xa4>
 800d17c:	693b      	ldr	r3, [r7, #16]
 800d17e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d180:	4a0c      	ldr	r2, [pc, #48]	; (800d1b4 <xTaskPriorityDisinherit+0xd4>)
 800d182:	6013      	str	r3, [r2, #0]
 800d184:	693b      	ldr	r3, [r7, #16]
 800d186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d188:	4613      	mov	r3, r2
 800d18a:	009b      	lsls	r3, r3, #2
 800d18c:	4413      	add	r3, r2
 800d18e:	009b      	lsls	r3, r3, #2
 800d190:	4a09      	ldr	r2, [pc, #36]	; (800d1b8 <xTaskPriorityDisinherit+0xd8>)
 800d192:	441a      	add	r2, r3
 800d194:	693b      	ldr	r3, [r7, #16]
 800d196:	3304      	adds	r3, #4
 800d198:	4619      	mov	r1, r3
 800d19a:	4610      	mov	r0, r2
 800d19c:	f7fd ff1b 	bl	800afd6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d1a0:	2301      	movs	r3, #1
 800d1a2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d1a4:	697b      	ldr	r3, [r7, #20]
	}
 800d1a6:	4618      	mov	r0, r3
 800d1a8:	3718      	adds	r7, #24
 800d1aa:	46bd      	mov	sp, r7
 800d1ac:	bd80      	pop	{r7, pc}
 800d1ae:	bf00      	nop
 800d1b0:	20000fec 	.word	0x20000fec
 800d1b4:	200014c8 	.word	0x200014c8
 800d1b8:	20000ff0 	.word	0x20000ff0

0800d1bc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800d1bc:	b580      	push	{r7, lr}
 800d1be:	b088      	sub	sp, #32
 800d1c0:	af00      	add	r7, sp, #0
 800d1c2:	6078      	str	r0, [r7, #4]
 800d1c4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800d1ca:	2301      	movs	r3, #1
 800d1cc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d06a      	beq.n	800d2aa <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800d1d4:	69bb      	ldr	r3, [r7, #24]
 800d1d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	d10a      	bne.n	800d1f2 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800d1dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1e0:	f383 8811 	msr	BASEPRI, r3
 800d1e4:	f3bf 8f6f 	isb	sy
 800d1e8:	f3bf 8f4f 	dsb	sy
 800d1ec:	60fb      	str	r3, [r7, #12]
}
 800d1ee:	bf00      	nop
 800d1f0:	e7fe      	b.n	800d1f0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800d1f2:	69bb      	ldr	r3, [r7, #24]
 800d1f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d1f6:	683a      	ldr	r2, [r7, #0]
 800d1f8:	429a      	cmp	r2, r3
 800d1fa:	d902      	bls.n	800d202 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800d1fc:	683b      	ldr	r3, [r7, #0]
 800d1fe:	61fb      	str	r3, [r7, #28]
 800d200:	e002      	b.n	800d208 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800d202:	69bb      	ldr	r3, [r7, #24]
 800d204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d206:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800d208:	69bb      	ldr	r3, [r7, #24]
 800d20a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d20c:	69fa      	ldr	r2, [r7, #28]
 800d20e:	429a      	cmp	r2, r3
 800d210:	d04b      	beq.n	800d2aa <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800d212:	69bb      	ldr	r3, [r7, #24]
 800d214:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d216:	697a      	ldr	r2, [r7, #20]
 800d218:	429a      	cmp	r2, r3
 800d21a:	d146      	bne.n	800d2aa <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800d21c:	4b25      	ldr	r3, [pc, #148]	; (800d2b4 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	69ba      	ldr	r2, [r7, #24]
 800d222:	429a      	cmp	r2, r3
 800d224:	d10a      	bne.n	800d23c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800d226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d22a:	f383 8811 	msr	BASEPRI, r3
 800d22e:	f3bf 8f6f 	isb	sy
 800d232:	f3bf 8f4f 	dsb	sy
 800d236:	60bb      	str	r3, [r7, #8]
}
 800d238:	bf00      	nop
 800d23a:	e7fe      	b.n	800d23a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800d23c:	69bb      	ldr	r3, [r7, #24]
 800d23e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d240:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800d242:	69bb      	ldr	r3, [r7, #24]
 800d244:	69fa      	ldr	r2, [r7, #28]
 800d246:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d248:	69bb      	ldr	r3, [r7, #24]
 800d24a:	699b      	ldr	r3, [r3, #24]
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	db04      	blt.n	800d25a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d250:	69fb      	ldr	r3, [r7, #28]
 800d252:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d256:	69bb      	ldr	r3, [r7, #24]
 800d258:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d25a:	69bb      	ldr	r3, [r7, #24]
 800d25c:	6959      	ldr	r1, [r3, #20]
 800d25e:	693a      	ldr	r2, [r7, #16]
 800d260:	4613      	mov	r3, r2
 800d262:	009b      	lsls	r3, r3, #2
 800d264:	4413      	add	r3, r2
 800d266:	009b      	lsls	r3, r3, #2
 800d268:	4a13      	ldr	r2, [pc, #76]	; (800d2b8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800d26a:	4413      	add	r3, r2
 800d26c:	4299      	cmp	r1, r3
 800d26e:	d11c      	bne.n	800d2aa <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d270:	69bb      	ldr	r3, [r7, #24]
 800d272:	3304      	adds	r3, #4
 800d274:	4618      	mov	r0, r3
 800d276:	f7fd ff0b 	bl	800b090 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800d27a:	69bb      	ldr	r3, [r7, #24]
 800d27c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d27e:	4b0f      	ldr	r3, [pc, #60]	; (800d2bc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	429a      	cmp	r2, r3
 800d284:	d903      	bls.n	800d28e <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800d286:	69bb      	ldr	r3, [r7, #24]
 800d288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d28a:	4a0c      	ldr	r2, [pc, #48]	; (800d2bc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800d28c:	6013      	str	r3, [r2, #0]
 800d28e:	69bb      	ldr	r3, [r7, #24]
 800d290:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d292:	4613      	mov	r3, r2
 800d294:	009b      	lsls	r3, r3, #2
 800d296:	4413      	add	r3, r2
 800d298:	009b      	lsls	r3, r3, #2
 800d29a:	4a07      	ldr	r2, [pc, #28]	; (800d2b8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800d29c:	441a      	add	r2, r3
 800d29e:	69bb      	ldr	r3, [r7, #24]
 800d2a0:	3304      	adds	r3, #4
 800d2a2:	4619      	mov	r1, r3
 800d2a4:	4610      	mov	r0, r2
 800d2a6:	f7fd fe96 	bl	800afd6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d2aa:	bf00      	nop
 800d2ac:	3720      	adds	r7, #32
 800d2ae:	46bd      	mov	sp, r7
 800d2b0:	bd80      	pop	{r7, pc}
 800d2b2:	bf00      	nop
 800d2b4:	20000fec 	.word	0x20000fec
 800d2b8:	20000ff0 	.word	0x20000ff0
 800d2bc:	200014c8 	.word	0x200014c8

0800d2c0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800d2c0:	b480      	push	{r7}
 800d2c2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800d2c4:	4b07      	ldr	r3, [pc, #28]	; (800d2e4 <pvTaskIncrementMutexHeldCount+0x24>)
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d004      	beq.n	800d2d6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800d2cc:	4b05      	ldr	r3, [pc, #20]	; (800d2e4 <pvTaskIncrementMutexHeldCount+0x24>)
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d2d2:	3201      	adds	r2, #1
 800d2d4:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800d2d6:	4b03      	ldr	r3, [pc, #12]	; (800d2e4 <pvTaskIncrementMutexHeldCount+0x24>)
 800d2d8:	681b      	ldr	r3, [r3, #0]
	}
 800d2da:	4618      	mov	r0, r3
 800d2dc:	46bd      	mov	sp, r7
 800d2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2e2:	4770      	bx	lr
 800d2e4:	20000fec 	.word	0x20000fec

0800d2e8 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800d2e8:	b580      	push	{r7, lr}
 800d2ea:	b086      	sub	sp, #24
 800d2ec:	af00      	add	r7, sp, #0
 800d2ee:	60f8      	str	r0, [r7, #12]
 800d2f0:	60b9      	str	r1, [r7, #8]
 800d2f2:	607a      	str	r2, [r7, #4]
 800d2f4:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800d2f6:	f000 ff85 	bl	800e204 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800d2fa:	4b29      	ldr	r3, [pc, #164]	; (800d3a0 <xTaskNotifyWait+0xb8>)
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 800d302:	b2db      	uxtb	r3, r3
 800d304:	2b02      	cmp	r3, #2
 800d306:	d01c      	beq.n	800d342 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800d308:	4b25      	ldr	r3, [pc, #148]	; (800d3a0 <xTaskNotifyWait+0xb8>)
 800d30a:	681b      	ldr	r3, [r3, #0]
 800d30c:	f8d3 10a0 	ldr.w	r1, [r3, #160]	; 0xa0
 800d310:	68fa      	ldr	r2, [r7, #12]
 800d312:	43d2      	mvns	r2, r2
 800d314:	400a      	ands	r2, r1
 800d316:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800d31a:	4b21      	ldr	r3, [pc, #132]	; (800d3a0 <xTaskNotifyWait+0xb8>)
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	2201      	movs	r2, #1
 800d320:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 800d324:	683b      	ldr	r3, [r7, #0]
 800d326:	2b00      	cmp	r3, #0
 800d328:	d00b      	beq.n	800d342 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d32a:	2101      	movs	r1, #1
 800d32c:	6838      	ldr	r0, [r7, #0]
 800d32e:	f000 f9dd 	bl	800d6ec <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800d332:	4b1c      	ldr	r3, [pc, #112]	; (800d3a4 <xTaskNotifyWait+0xbc>)
 800d334:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d338:	601a      	str	r2, [r3, #0]
 800d33a:	f3bf 8f4f 	dsb	sy
 800d33e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800d342:	f000 ff8f 	bl	800e264 <vPortExitCritical>

		taskENTER_CRITICAL();
 800d346:	f000 ff5d 	bl	800e204 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	d005      	beq.n	800d35c <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800d350:	4b13      	ldr	r3, [pc, #76]	; (800d3a0 <xTaskNotifyWait+0xb8>)
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800d35c:	4b10      	ldr	r3, [pc, #64]	; (800d3a0 <xTaskNotifyWait+0xb8>)
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 800d364:	b2db      	uxtb	r3, r3
 800d366:	2b02      	cmp	r3, #2
 800d368:	d002      	beq.n	800d370 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800d36a:	2300      	movs	r3, #0
 800d36c:	617b      	str	r3, [r7, #20]
 800d36e:	e00a      	b.n	800d386 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800d370:	4b0b      	ldr	r3, [pc, #44]	; (800d3a0 <xTaskNotifyWait+0xb8>)
 800d372:	681b      	ldr	r3, [r3, #0]
 800d374:	f8d3 10a0 	ldr.w	r1, [r3, #160]	; 0xa0
 800d378:	68ba      	ldr	r2, [r7, #8]
 800d37a:	43d2      	mvns	r2, r2
 800d37c:	400a      	ands	r2, r1
 800d37e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
				xReturn = pdTRUE;
 800d382:	2301      	movs	r3, #1
 800d384:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d386:	4b06      	ldr	r3, [pc, #24]	; (800d3a0 <xTaskNotifyWait+0xb8>)
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	2200      	movs	r2, #0
 800d38c:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
		}
		taskEXIT_CRITICAL();
 800d390:	f000 ff68 	bl	800e264 <vPortExitCritical>

		return xReturn;
 800d394:	697b      	ldr	r3, [r7, #20]
	}
 800d396:	4618      	mov	r0, r3
 800d398:	3718      	adds	r7, #24
 800d39a:	46bd      	mov	sp, r7
 800d39c:	bd80      	pop	{r7, pc}
 800d39e:	bf00      	nop
 800d3a0:	20000fec 	.word	0x20000fec
 800d3a4:	e000ed04 	.word	0xe000ed04

0800d3a8 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800d3a8:	b580      	push	{r7, lr}
 800d3aa:	b08a      	sub	sp, #40	; 0x28
 800d3ac:	af00      	add	r7, sp, #0
 800d3ae:	60f8      	str	r0, [r7, #12]
 800d3b0:	60b9      	str	r1, [r7, #8]
 800d3b2:	603b      	str	r3, [r7, #0]
 800d3b4:	4613      	mov	r3, r2
 800d3b6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800d3b8:	2301      	movs	r3, #1
 800d3ba:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d10a      	bne.n	800d3d8 <xTaskGenericNotify+0x30>
	__asm volatile
 800d3c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3c6:	f383 8811 	msr	BASEPRI, r3
 800d3ca:	f3bf 8f6f 	isb	sy
 800d3ce:	f3bf 8f4f 	dsb	sy
 800d3d2:	61bb      	str	r3, [r7, #24]
}
 800d3d4:	bf00      	nop
 800d3d6:	e7fe      	b.n	800d3d6 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800d3dc:	f000 ff12 	bl	800e204 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800d3e0:	683b      	ldr	r3, [r7, #0]
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d004      	beq.n	800d3f0 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800d3e6:	6a3b      	ldr	r3, [r7, #32]
 800d3e8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800d3ec:	683b      	ldr	r3, [r7, #0]
 800d3ee:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800d3f0:	6a3b      	ldr	r3, [r7, #32]
 800d3f2:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 800d3f6:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800d3f8:	6a3b      	ldr	r3, [r7, #32]
 800d3fa:	2202      	movs	r2, #2
 800d3fc:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4

			switch( eAction )
 800d400:	79fb      	ldrb	r3, [r7, #7]
 800d402:	2b04      	cmp	r3, #4
 800d404:	d82d      	bhi.n	800d462 <xTaskGenericNotify+0xba>
 800d406:	a201      	add	r2, pc, #4	; (adr r2, 800d40c <xTaskGenericNotify+0x64>)
 800d408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d40c:	0800d485 	.word	0x0800d485
 800d410:	0800d421 	.word	0x0800d421
 800d414:	0800d433 	.word	0x0800d433
 800d418:	0800d443 	.word	0x0800d443
 800d41c:	0800d44d 	.word	0x0800d44d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800d420:	6a3b      	ldr	r3, [r7, #32]
 800d422:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800d426:	68bb      	ldr	r3, [r7, #8]
 800d428:	431a      	orrs	r2, r3
 800d42a:	6a3b      	ldr	r3, [r7, #32]
 800d42c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
					break;
 800d430:	e02b      	b.n	800d48a <xTaskGenericNotify+0xe2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800d432:	6a3b      	ldr	r3, [r7, #32]
 800d434:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800d438:	1c5a      	adds	r2, r3, #1
 800d43a:	6a3b      	ldr	r3, [r7, #32]
 800d43c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
					break;
 800d440:	e023      	b.n	800d48a <xTaskGenericNotify+0xe2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800d442:	6a3b      	ldr	r3, [r7, #32]
 800d444:	68ba      	ldr	r2, [r7, #8]
 800d446:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
					break;
 800d44a:	e01e      	b.n	800d48a <xTaskGenericNotify+0xe2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800d44c:	7ffb      	ldrb	r3, [r7, #31]
 800d44e:	2b02      	cmp	r3, #2
 800d450:	d004      	beq.n	800d45c <xTaskGenericNotify+0xb4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800d452:	6a3b      	ldr	r3, [r7, #32]
 800d454:	68ba      	ldr	r2, [r7, #8]
 800d456:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800d45a:	e016      	b.n	800d48a <xTaskGenericNotify+0xe2>
						xReturn = pdFAIL;
 800d45c:	2300      	movs	r3, #0
 800d45e:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800d460:	e013      	b.n	800d48a <xTaskGenericNotify+0xe2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800d462:	6a3b      	ldr	r3, [r7, #32]
 800d464:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800d468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d46c:	d00c      	beq.n	800d488 <xTaskGenericNotify+0xe0>
	__asm volatile
 800d46e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d472:	f383 8811 	msr	BASEPRI, r3
 800d476:	f3bf 8f6f 	isb	sy
 800d47a:	f3bf 8f4f 	dsb	sy
 800d47e:	617b      	str	r3, [r7, #20]
}
 800d480:	bf00      	nop
 800d482:	e7fe      	b.n	800d482 <xTaskGenericNotify+0xda>
					break;
 800d484:	bf00      	nop
 800d486:	e000      	b.n	800d48a <xTaskGenericNotify+0xe2>

					break;
 800d488:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800d48a:	7ffb      	ldrb	r3, [r7, #31]
 800d48c:	2b01      	cmp	r3, #1
 800d48e:	d13a      	bne.n	800d506 <xTaskGenericNotify+0x15e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d490:	6a3b      	ldr	r3, [r7, #32]
 800d492:	3304      	adds	r3, #4
 800d494:	4618      	mov	r0, r3
 800d496:	f7fd fdfb 	bl	800b090 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800d49a:	6a3b      	ldr	r3, [r7, #32]
 800d49c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d49e:	4b1d      	ldr	r3, [pc, #116]	; (800d514 <xTaskGenericNotify+0x16c>)
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	429a      	cmp	r2, r3
 800d4a4:	d903      	bls.n	800d4ae <xTaskGenericNotify+0x106>
 800d4a6:	6a3b      	ldr	r3, [r7, #32]
 800d4a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d4aa:	4a1a      	ldr	r2, [pc, #104]	; (800d514 <xTaskGenericNotify+0x16c>)
 800d4ac:	6013      	str	r3, [r2, #0]
 800d4ae:	6a3b      	ldr	r3, [r7, #32]
 800d4b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d4b2:	4613      	mov	r3, r2
 800d4b4:	009b      	lsls	r3, r3, #2
 800d4b6:	4413      	add	r3, r2
 800d4b8:	009b      	lsls	r3, r3, #2
 800d4ba:	4a17      	ldr	r2, [pc, #92]	; (800d518 <xTaskGenericNotify+0x170>)
 800d4bc:	441a      	add	r2, r3
 800d4be:	6a3b      	ldr	r3, [r7, #32]
 800d4c0:	3304      	adds	r3, #4
 800d4c2:	4619      	mov	r1, r3
 800d4c4:	4610      	mov	r0, r2
 800d4c6:	f7fd fd86 	bl	800afd6 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800d4ca:	6a3b      	ldr	r3, [r7, #32]
 800d4cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d00a      	beq.n	800d4e8 <xTaskGenericNotify+0x140>
	__asm volatile
 800d4d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4d6:	f383 8811 	msr	BASEPRI, r3
 800d4da:	f3bf 8f6f 	isb	sy
 800d4de:	f3bf 8f4f 	dsb	sy
 800d4e2:	613b      	str	r3, [r7, #16]
}
 800d4e4:	bf00      	nop
 800d4e6:	e7fe      	b.n	800d4e6 <xTaskGenericNotify+0x13e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d4e8:	6a3b      	ldr	r3, [r7, #32]
 800d4ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d4ec:	4b0b      	ldr	r3, [pc, #44]	; (800d51c <xTaskGenericNotify+0x174>)
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d4f2:	429a      	cmp	r2, r3
 800d4f4:	d907      	bls.n	800d506 <xTaskGenericNotify+0x15e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800d4f6:	4b0a      	ldr	r3, [pc, #40]	; (800d520 <xTaskGenericNotify+0x178>)
 800d4f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d4fc:	601a      	str	r2, [r3, #0]
 800d4fe:	f3bf 8f4f 	dsb	sy
 800d502:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800d506:	f000 fead 	bl	800e264 <vPortExitCritical>

		return xReturn;
 800d50a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800d50c:	4618      	mov	r0, r3
 800d50e:	3728      	adds	r7, #40	; 0x28
 800d510:	46bd      	mov	sp, r7
 800d512:	bd80      	pop	{r7, pc}
 800d514:	200014c8 	.word	0x200014c8
 800d518:	20000ff0 	.word	0x20000ff0
 800d51c:	20000fec 	.word	0x20000fec
 800d520:	e000ed04 	.word	0xe000ed04

0800d524 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800d524:	b580      	push	{r7, lr}
 800d526:	b08e      	sub	sp, #56	; 0x38
 800d528:	af00      	add	r7, sp, #0
 800d52a:	60f8      	str	r0, [r7, #12]
 800d52c:	60b9      	str	r1, [r7, #8]
 800d52e:	603b      	str	r3, [r7, #0]
 800d530:	4613      	mov	r3, r2
 800d532:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800d534:	2301      	movs	r3, #1
 800d536:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d10a      	bne.n	800d554 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 800d53e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d542:	f383 8811 	msr	BASEPRI, r3
 800d546:	f3bf 8f6f 	isb	sy
 800d54a:	f3bf 8f4f 	dsb	sy
 800d54e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d550:	bf00      	nop
 800d552:	e7fe      	b.n	800d552 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d554:	f000 ff38 	bl	800e3c8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 800d55c:	f3ef 8211 	mrs	r2, BASEPRI
 800d560:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d564:	f383 8811 	msr	BASEPRI, r3
 800d568:	f3bf 8f6f 	isb	sy
 800d56c:	f3bf 8f4f 	dsb	sy
 800d570:	623a      	str	r2, [r7, #32]
 800d572:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800d574:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d576:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800d578:	683b      	ldr	r3, [r7, #0]
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d004      	beq.n	800d588 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800d57e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d580:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800d584:	683b      	ldr	r3, [r7, #0]
 800d586:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800d588:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d58a:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 800d58e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800d592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d594:	2202      	movs	r2, #2
 800d596:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4

			switch( eAction )
 800d59a:	79fb      	ldrb	r3, [r7, #7]
 800d59c:	2b04      	cmp	r3, #4
 800d59e:	d82f      	bhi.n	800d600 <xTaskGenericNotifyFromISR+0xdc>
 800d5a0:	a201      	add	r2, pc, #4	; (adr r2, 800d5a8 <xTaskGenericNotifyFromISR+0x84>)
 800d5a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5a6:	bf00      	nop
 800d5a8:	0800d623 	.word	0x0800d623
 800d5ac:	0800d5bd 	.word	0x0800d5bd
 800d5b0:	0800d5cf 	.word	0x0800d5cf
 800d5b4:	0800d5df 	.word	0x0800d5df
 800d5b8:	0800d5e9 	.word	0x0800d5e9
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800d5bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5be:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800d5c2:	68bb      	ldr	r3, [r7, #8]
 800d5c4:	431a      	orrs	r2, r3
 800d5c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5c8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
					break;
 800d5cc:	e02c      	b.n	800d628 <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800d5ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5d0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800d5d4:	1c5a      	adds	r2, r3, #1
 800d5d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5d8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
					break;
 800d5dc:	e024      	b.n	800d628 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800d5de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5e0:	68ba      	ldr	r2, [r7, #8]
 800d5e2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
					break;
 800d5e6:	e01f      	b.n	800d628 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800d5e8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800d5ec:	2b02      	cmp	r3, #2
 800d5ee:	d004      	beq.n	800d5fa <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800d5f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5f2:	68ba      	ldr	r2, [r7, #8]
 800d5f4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800d5f8:	e016      	b.n	800d628 <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 800d5fa:	2300      	movs	r3, #0
 800d5fc:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800d5fe:	e013      	b.n	800d628 <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800d600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d602:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800d606:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d60a:	d00c      	beq.n	800d626 <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 800d60c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d610:	f383 8811 	msr	BASEPRI, r3
 800d614:	f3bf 8f6f 	isb	sy
 800d618:	f3bf 8f4f 	dsb	sy
 800d61c:	61bb      	str	r3, [r7, #24]
}
 800d61e:	bf00      	nop
 800d620:	e7fe      	b.n	800d620 <xTaskGenericNotifyFromISR+0xfc>
					break;
 800d622:	bf00      	nop
 800d624:	e000      	b.n	800d628 <xTaskGenericNotifyFromISR+0x104>
					break;
 800d626:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800d628:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800d62c:	2b01      	cmp	r3, #1
 800d62e:	d146      	bne.n	800d6be <xTaskGenericNotifyFromISR+0x19a>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800d630:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d632:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d634:	2b00      	cmp	r3, #0
 800d636:	d00a      	beq.n	800d64e <xTaskGenericNotifyFromISR+0x12a>
	__asm volatile
 800d638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d63c:	f383 8811 	msr	BASEPRI, r3
 800d640:	f3bf 8f6f 	isb	sy
 800d644:	f3bf 8f4f 	dsb	sy
 800d648:	617b      	str	r3, [r7, #20]
}
 800d64a:	bf00      	nop
 800d64c:	e7fe      	b.n	800d64c <xTaskGenericNotifyFromISR+0x128>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d64e:	4b21      	ldr	r3, [pc, #132]	; (800d6d4 <xTaskGenericNotifyFromISR+0x1b0>)
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	2b00      	cmp	r3, #0
 800d654:	d11d      	bne.n	800d692 <xTaskGenericNotifyFromISR+0x16e>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d658:	3304      	adds	r3, #4
 800d65a:	4618      	mov	r0, r3
 800d65c:	f7fd fd18 	bl	800b090 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d662:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d664:	4b1c      	ldr	r3, [pc, #112]	; (800d6d8 <xTaskGenericNotifyFromISR+0x1b4>)
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	429a      	cmp	r2, r3
 800d66a:	d903      	bls.n	800d674 <xTaskGenericNotifyFromISR+0x150>
 800d66c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d66e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d670:	4a19      	ldr	r2, [pc, #100]	; (800d6d8 <xTaskGenericNotifyFromISR+0x1b4>)
 800d672:	6013      	str	r3, [r2, #0]
 800d674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d676:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d678:	4613      	mov	r3, r2
 800d67a:	009b      	lsls	r3, r3, #2
 800d67c:	4413      	add	r3, r2
 800d67e:	009b      	lsls	r3, r3, #2
 800d680:	4a16      	ldr	r2, [pc, #88]	; (800d6dc <xTaskGenericNotifyFromISR+0x1b8>)
 800d682:	441a      	add	r2, r3
 800d684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d686:	3304      	adds	r3, #4
 800d688:	4619      	mov	r1, r3
 800d68a:	4610      	mov	r0, r2
 800d68c:	f7fd fca3 	bl	800afd6 <vListInsertEnd>
 800d690:	e005      	b.n	800d69e <xTaskGenericNotifyFromISR+0x17a>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800d692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d694:	3318      	adds	r3, #24
 800d696:	4619      	mov	r1, r3
 800d698:	4811      	ldr	r0, [pc, #68]	; (800d6e0 <xTaskGenericNotifyFromISR+0x1bc>)
 800d69a:	f7fd fc9c 	bl	800afd6 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d69e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d6a2:	4b10      	ldr	r3, [pc, #64]	; (800d6e4 <xTaskGenericNotifyFromISR+0x1c0>)
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6a8:	429a      	cmp	r2, r3
 800d6aa:	d908      	bls.n	800d6be <xTaskGenericNotifyFromISR+0x19a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800d6ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d002      	beq.n	800d6b8 <xTaskGenericNotifyFromISR+0x194>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800d6b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d6b4:	2201      	movs	r2, #1
 800d6b6:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800d6b8:	4b0b      	ldr	r3, [pc, #44]	; (800d6e8 <xTaskGenericNotifyFromISR+0x1c4>)
 800d6ba:	2201      	movs	r2, #1
 800d6bc:	601a      	str	r2, [r3, #0]
 800d6be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d6c0:	613b      	str	r3, [r7, #16]
	__asm volatile
 800d6c2:	693b      	ldr	r3, [r7, #16]
 800d6c4:	f383 8811 	msr	BASEPRI, r3
}
 800d6c8:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800d6ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800d6cc:	4618      	mov	r0, r3
 800d6ce:	3738      	adds	r7, #56	; 0x38
 800d6d0:	46bd      	mov	sp, r7
 800d6d2:	bd80      	pop	{r7, pc}
 800d6d4:	200014e8 	.word	0x200014e8
 800d6d8:	200014c8 	.word	0x200014c8
 800d6dc:	20000ff0 	.word	0x20000ff0
 800d6e0:	20001480 	.word	0x20001480
 800d6e4:	20000fec 	.word	0x20000fec
 800d6e8:	200014d4 	.word	0x200014d4

0800d6ec <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d6ec:	b580      	push	{r7, lr}
 800d6ee:	b084      	sub	sp, #16
 800d6f0:	af00      	add	r7, sp, #0
 800d6f2:	6078      	str	r0, [r7, #4]
 800d6f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d6f6:	4b21      	ldr	r3, [pc, #132]	; (800d77c <prvAddCurrentTaskToDelayedList+0x90>)
 800d6f8:	681b      	ldr	r3, [r3, #0]
 800d6fa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d6fc:	4b20      	ldr	r3, [pc, #128]	; (800d780 <prvAddCurrentTaskToDelayedList+0x94>)
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	3304      	adds	r3, #4
 800d702:	4618      	mov	r0, r3
 800d704:	f7fd fcc4 	bl	800b090 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d70e:	d10a      	bne.n	800d726 <prvAddCurrentTaskToDelayedList+0x3a>
 800d710:	683b      	ldr	r3, [r7, #0]
 800d712:	2b00      	cmp	r3, #0
 800d714:	d007      	beq.n	800d726 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d716:	4b1a      	ldr	r3, [pc, #104]	; (800d780 <prvAddCurrentTaskToDelayedList+0x94>)
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	3304      	adds	r3, #4
 800d71c:	4619      	mov	r1, r3
 800d71e:	4819      	ldr	r0, [pc, #100]	; (800d784 <prvAddCurrentTaskToDelayedList+0x98>)
 800d720:	f7fd fc59 	bl	800afd6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d724:	e026      	b.n	800d774 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d726:	68fa      	ldr	r2, [r7, #12]
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	4413      	add	r3, r2
 800d72c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d72e:	4b14      	ldr	r3, [pc, #80]	; (800d780 <prvAddCurrentTaskToDelayedList+0x94>)
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	68ba      	ldr	r2, [r7, #8]
 800d734:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d736:	68ba      	ldr	r2, [r7, #8]
 800d738:	68fb      	ldr	r3, [r7, #12]
 800d73a:	429a      	cmp	r2, r3
 800d73c:	d209      	bcs.n	800d752 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d73e:	4b12      	ldr	r3, [pc, #72]	; (800d788 <prvAddCurrentTaskToDelayedList+0x9c>)
 800d740:	681a      	ldr	r2, [r3, #0]
 800d742:	4b0f      	ldr	r3, [pc, #60]	; (800d780 <prvAddCurrentTaskToDelayedList+0x94>)
 800d744:	681b      	ldr	r3, [r3, #0]
 800d746:	3304      	adds	r3, #4
 800d748:	4619      	mov	r1, r3
 800d74a:	4610      	mov	r0, r2
 800d74c:	f7fd fc67 	bl	800b01e <vListInsert>
}
 800d750:	e010      	b.n	800d774 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d752:	4b0e      	ldr	r3, [pc, #56]	; (800d78c <prvAddCurrentTaskToDelayedList+0xa0>)
 800d754:	681a      	ldr	r2, [r3, #0]
 800d756:	4b0a      	ldr	r3, [pc, #40]	; (800d780 <prvAddCurrentTaskToDelayedList+0x94>)
 800d758:	681b      	ldr	r3, [r3, #0]
 800d75a:	3304      	adds	r3, #4
 800d75c:	4619      	mov	r1, r3
 800d75e:	4610      	mov	r0, r2
 800d760:	f7fd fc5d 	bl	800b01e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d764:	4b0a      	ldr	r3, [pc, #40]	; (800d790 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	68ba      	ldr	r2, [r7, #8]
 800d76a:	429a      	cmp	r2, r3
 800d76c:	d202      	bcs.n	800d774 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800d76e:	4a08      	ldr	r2, [pc, #32]	; (800d790 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d770:	68bb      	ldr	r3, [r7, #8]
 800d772:	6013      	str	r3, [r2, #0]
}
 800d774:	bf00      	nop
 800d776:	3710      	adds	r7, #16
 800d778:	46bd      	mov	sp, r7
 800d77a:	bd80      	pop	{r7, pc}
 800d77c:	200014c4 	.word	0x200014c4
 800d780:	20000fec 	.word	0x20000fec
 800d784:	200014ac 	.word	0x200014ac
 800d788:	2000147c 	.word	0x2000147c
 800d78c:	20001478 	.word	0x20001478
 800d790:	200014e0 	.word	0x200014e0

0800d794 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800d794:	b580      	push	{r7, lr}
 800d796:	b08a      	sub	sp, #40	; 0x28
 800d798:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800d79a:	2300      	movs	r3, #0
 800d79c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800d79e:	f000 fba1 	bl	800dee4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800d7a2:	4b1c      	ldr	r3, [pc, #112]	; (800d814 <xTimerCreateTimerTask+0x80>)
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d021      	beq.n	800d7ee <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d7aa:	2300      	movs	r3, #0
 800d7ac:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d7ae:	2300      	movs	r3, #0
 800d7b0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d7b2:	1d3a      	adds	r2, r7, #4
 800d7b4:	f107 0108 	add.w	r1, r7, #8
 800d7b8:	f107 030c 	add.w	r3, r7, #12
 800d7bc:	4618      	mov	r0, r3
 800d7be:	f7fd fbc3 	bl	800af48 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d7c2:	6879      	ldr	r1, [r7, #4]
 800d7c4:	68bb      	ldr	r3, [r7, #8]
 800d7c6:	68fa      	ldr	r2, [r7, #12]
 800d7c8:	9202      	str	r2, [sp, #8]
 800d7ca:	9301      	str	r3, [sp, #4]
 800d7cc:	2302      	movs	r3, #2
 800d7ce:	9300      	str	r3, [sp, #0]
 800d7d0:	2300      	movs	r3, #0
 800d7d2:	460a      	mov	r2, r1
 800d7d4:	4910      	ldr	r1, [pc, #64]	; (800d818 <xTimerCreateTimerTask+0x84>)
 800d7d6:	4811      	ldr	r0, [pc, #68]	; (800d81c <xTimerCreateTimerTask+0x88>)
 800d7d8:	f7fe fd48 	bl	800c26c <xTaskCreateStatic>
 800d7dc:	4603      	mov	r3, r0
 800d7de:	4a10      	ldr	r2, [pc, #64]	; (800d820 <xTimerCreateTimerTask+0x8c>)
 800d7e0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800d7e2:	4b0f      	ldr	r3, [pc, #60]	; (800d820 <xTimerCreateTimerTask+0x8c>)
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d001      	beq.n	800d7ee <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800d7ea:	2301      	movs	r3, #1
 800d7ec:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800d7ee:	697b      	ldr	r3, [r7, #20]
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d10a      	bne.n	800d80a <xTimerCreateTimerTask+0x76>
	__asm volatile
 800d7f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7f8:	f383 8811 	msr	BASEPRI, r3
 800d7fc:	f3bf 8f6f 	isb	sy
 800d800:	f3bf 8f4f 	dsb	sy
 800d804:	613b      	str	r3, [r7, #16]
}
 800d806:	bf00      	nop
 800d808:	e7fe      	b.n	800d808 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800d80a:	697b      	ldr	r3, [r7, #20]
}
 800d80c:	4618      	mov	r0, r3
 800d80e:	3718      	adds	r7, #24
 800d810:	46bd      	mov	sp, r7
 800d812:	bd80      	pop	{r7, pc}
 800d814:	2000151c 	.word	0x2000151c
 800d818:	08011484 	.word	0x08011484
 800d81c:	0800da8d 	.word	0x0800da8d
 800d820:	20001520 	.word	0x20001520

0800d824 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800d824:	b580      	push	{r7, lr}
 800d826:	b088      	sub	sp, #32
 800d828:	af02      	add	r7, sp, #8
 800d82a:	60f8      	str	r0, [r7, #12]
 800d82c:	60b9      	str	r1, [r7, #8]
 800d82e:	607a      	str	r2, [r7, #4]
 800d830:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800d832:	202c      	movs	r0, #44	; 0x2c
 800d834:	f000 fe08 	bl	800e448 <pvPortMalloc>
 800d838:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800d83a:	697b      	ldr	r3, [r7, #20]
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d00d      	beq.n	800d85c <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800d840:	697b      	ldr	r3, [r7, #20]
 800d842:	2200      	movs	r2, #0
 800d844:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800d848:	697b      	ldr	r3, [r7, #20]
 800d84a:	9301      	str	r3, [sp, #4]
 800d84c:	6a3b      	ldr	r3, [r7, #32]
 800d84e:	9300      	str	r3, [sp, #0]
 800d850:	683b      	ldr	r3, [r7, #0]
 800d852:	687a      	ldr	r2, [r7, #4]
 800d854:	68b9      	ldr	r1, [r7, #8]
 800d856:	68f8      	ldr	r0, [r7, #12]
 800d858:	f000 f843 	bl	800d8e2 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800d85c:	697b      	ldr	r3, [r7, #20]
	}
 800d85e:	4618      	mov	r0, r3
 800d860:	3718      	adds	r7, #24
 800d862:	46bd      	mov	sp, r7
 800d864:	bd80      	pop	{r7, pc}

0800d866 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800d866:	b580      	push	{r7, lr}
 800d868:	b08a      	sub	sp, #40	; 0x28
 800d86a:	af02      	add	r7, sp, #8
 800d86c:	60f8      	str	r0, [r7, #12]
 800d86e:	60b9      	str	r1, [r7, #8]
 800d870:	607a      	str	r2, [r7, #4]
 800d872:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800d874:	232c      	movs	r3, #44	; 0x2c
 800d876:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800d878:	693b      	ldr	r3, [r7, #16]
 800d87a:	2b2c      	cmp	r3, #44	; 0x2c
 800d87c:	d00a      	beq.n	800d894 <xTimerCreateStatic+0x2e>
	__asm volatile
 800d87e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d882:	f383 8811 	msr	BASEPRI, r3
 800d886:	f3bf 8f6f 	isb	sy
 800d88a:	f3bf 8f4f 	dsb	sy
 800d88e:	61bb      	str	r3, [r7, #24]
}
 800d890:	bf00      	nop
 800d892:	e7fe      	b.n	800d892 <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d894:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800d896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d10a      	bne.n	800d8b2 <xTimerCreateStatic+0x4c>
	__asm volatile
 800d89c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8a0:	f383 8811 	msr	BASEPRI, r3
 800d8a4:	f3bf 8f6f 	isb	sy
 800d8a8:	f3bf 8f4f 	dsb	sy
 800d8ac:	617b      	str	r3, [r7, #20]
}
 800d8ae:	bf00      	nop
 800d8b0:	e7fe      	b.n	800d8b0 <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800d8b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8b4:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800d8b6:	69fb      	ldr	r3, [r7, #28]
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d00d      	beq.n	800d8d8 <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800d8bc:	69fb      	ldr	r3, [r7, #28]
 800d8be:	2202      	movs	r2, #2
 800d8c0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800d8c4:	69fb      	ldr	r3, [r7, #28]
 800d8c6:	9301      	str	r3, [sp, #4]
 800d8c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8ca:	9300      	str	r3, [sp, #0]
 800d8cc:	683b      	ldr	r3, [r7, #0]
 800d8ce:	687a      	ldr	r2, [r7, #4]
 800d8d0:	68b9      	ldr	r1, [r7, #8]
 800d8d2:	68f8      	ldr	r0, [r7, #12]
 800d8d4:	f000 f805 	bl	800d8e2 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800d8d8:	69fb      	ldr	r3, [r7, #28]
	}
 800d8da:	4618      	mov	r0, r3
 800d8dc:	3720      	adds	r7, #32
 800d8de:	46bd      	mov	sp, r7
 800d8e0:	bd80      	pop	{r7, pc}

0800d8e2 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800d8e2:	b580      	push	{r7, lr}
 800d8e4:	b086      	sub	sp, #24
 800d8e6:	af00      	add	r7, sp, #0
 800d8e8:	60f8      	str	r0, [r7, #12]
 800d8ea:	60b9      	str	r1, [r7, #8]
 800d8ec:	607a      	str	r2, [r7, #4]
 800d8ee:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800d8f0:	68bb      	ldr	r3, [r7, #8]
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	d10a      	bne.n	800d90c <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800d8f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8fa:	f383 8811 	msr	BASEPRI, r3
 800d8fe:	f3bf 8f6f 	isb	sy
 800d902:	f3bf 8f4f 	dsb	sy
 800d906:	617b      	str	r3, [r7, #20]
}
 800d908:	bf00      	nop
 800d90a:	e7fe      	b.n	800d90a <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800d90c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d01e      	beq.n	800d950 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800d912:	f000 fae7 	bl	800dee4 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800d916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d918:	68fa      	ldr	r2, [r7, #12]
 800d91a:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800d91c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d91e:	68ba      	ldr	r2, [r7, #8]
 800d920:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800d922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d924:	683a      	ldr	r2, [r7, #0]
 800d926:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800d928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d92a:	6a3a      	ldr	r2, [r7, #32]
 800d92c:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800d92e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d930:	3304      	adds	r3, #4
 800d932:	4618      	mov	r0, r3
 800d934:	f7fd fb42 	bl	800afbc <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	d008      	beq.n	800d950 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800d93e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d940:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d944:	f043 0304 	orr.w	r3, r3, #4
 800d948:	b2da      	uxtb	r2, r3
 800d94a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d94c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800d950:	bf00      	nop
 800d952:	3718      	adds	r7, #24
 800d954:	46bd      	mov	sp, r7
 800d956:	bd80      	pop	{r7, pc}

0800d958 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d958:	b580      	push	{r7, lr}
 800d95a:	b08a      	sub	sp, #40	; 0x28
 800d95c:	af00      	add	r7, sp, #0
 800d95e:	60f8      	str	r0, [r7, #12]
 800d960:	60b9      	str	r1, [r7, #8]
 800d962:	607a      	str	r2, [r7, #4]
 800d964:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d966:	2300      	movs	r3, #0
 800d968:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d96a:	68fb      	ldr	r3, [r7, #12]
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d10a      	bne.n	800d986 <xTimerGenericCommand+0x2e>
	__asm volatile
 800d970:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d974:	f383 8811 	msr	BASEPRI, r3
 800d978:	f3bf 8f6f 	isb	sy
 800d97c:	f3bf 8f4f 	dsb	sy
 800d980:	623b      	str	r3, [r7, #32]
}
 800d982:	bf00      	nop
 800d984:	e7fe      	b.n	800d984 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d986:	4b1a      	ldr	r3, [pc, #104]	; (800d9f0 <xTimerGenericCommand+0x98>)
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d02a      	beq.n	800d9e4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d98e:	68bb      	ldr	r3, [r7, #8]
 800d990:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d996:	68fb      	ldr	r3, [r7, #12]
 800d998:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d99a:	68bb      	ldr	r3, [r7, #8]
 800d99c:	2b05      	cmp	r3, #5
 800d99e:	dc18      	bgt.n	800d9d2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d9a0:	f7ff fb18 	bl	800cfd4 <xTaskGetSchedulerState>
 800d9a4:	4603      	mov	r3, r0
 800d9a6:	2b02      	cmp	r3, #2
 800d9a8:	d109      	bne.n	800d9be <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d9aa:	4b11      	ldr	r3, [pc, #68]	; (800d9f0 <xTimerGenericCommand+0x98>)
 800d9ac:	6818      	ldr	r0, [r3, #0]
 800d9ae:	f107 0110 	add.w	r1, r7, #16
 800d9b2:	2300      	movs	r3, #0
 800d9b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d9b6:	f7fd fdf3 	bl	800b5a0 <xQueueGenericSend>
 800d9ba:	6278      	str	r0, [r7, #36]	; 0x24
 800d9bc:	e012      	b.n	800d9e4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d9be:	4b0c      	ldr	r3, [pc, #48]	; (800d9f0 <xTimerGenericCommand+0x98>)
 800d9c0:	6818      	ldr	r0, [r3, #0]
 800d9c2:	f107 0110 	add.w	r1, r7, #16
 800d9c6:	2300      	movs	r3, #0
 800d9c8:	2200      	movs	r2, #0
 800d9ca:	f7fd fde9 	bl	800b5a0 <xQueueGenericSend>
 800d9ce:	6278      	str	r0, [r7, #36]	; 0x24
 800d9d0:	e008      	b.n	800d9e4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d9d2:	4b07      	ldr	r3, [pc, #28]	; (800d9f0 <xTimerGenericCommand+0x98>)
 800d9d4:	6818      	ldr	r0, [r3, #0]
 800d9d6:	f107 0110 	add.w	r1, r7, #16
 800d9da:	2300      	movs	r3, #0
 800d9dc:	683a      	ldr	r2, [r7, #0]
 800d9de:	f7fd fedd 	bl	800b79c <xQueueGenericSendFromISR>
 800d9e2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d9e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d9e6:	4618      	mov	r0, r3
 800d9e8:	3728      	adds	r7, #40	; 0x28
 800d9ea:	46bd      	mov	sp, r7
 800d9ec:	bd80      	pop	{r7, pc}
 800d9ee:	bf00      	nop
 800d9f0:	2000151c 	.word	0x2000151c

0800d9f4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d9f4:	b580      	push	{r7, lr}
 800d9f6:	b088      	sub	sp, #32
 800d9f8:	af02      	add	r7, sp, #8
 800d9fa:	6078      	str	r0, [r7, #4]
 800d9fc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d9fe:	4b22      	ldr	r3, [pc, #136]	; (800da88 <prvProcessExpiredTimer+0x94>)
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	68db      	ldr	r3, [r3, #12]
 800da04:	68db      	ldr	r3, [r3, #12]
 800da06:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800da08:	697b      	ldr	r3, [r7, #20]
 800da0a:	3304      	adds	r3, #4
 800da0c:	4618      	mov	r0, r3
 800da0e:	f7fd fb3f 	bl	800b090 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800da12:	697b      	ldr	r3, [r7, #20]
 800da14:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800da18:	f003 0304 	and.w	r3, r3, #4
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	d022      	beq.n	800da66 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800da20:	697b      	ldr	r3, [r7, #20]
 800da22:	699a      	ldr	r2, [r3, #24]
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	18d1      	adds	r1, r2, r3
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	683a      	ldr	r2, [r7, #0]
 800da2c:	6978      	ldr	r0, [r7, #20]
 800da2e:	f000 f8d1 	bl	800dbd4 <prvInsertTimerInActiveList>
 800da32:	4603      	mov	r3, r0
 800da34:	2b00      	cmp	r3, #0
 800da36:	d01f      	beq.n	800da78 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800da38:	2300      	movs	r3, #0
 800da3a:	9300      	str	r3, [sp, #0]
 800da3c:	2300      	movs	r3, #0
 800da3e:	687a      	ldr	r2, [r7, #4]
 800da40:	2100      	movs	r1, #0
 800da42:	6978      	ldr	r0, [r7, #20]
 800da44:	f7ff ff88 	bl	800d958 <xTimerGenericCommand>
 800da48:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800da4a:	693b      	ldr	r3, [r7, #16]
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	d113      	bne.n	800da78 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800da50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da54:	f383 8811 	msr	BASEPRI, r3
 800da58:	f3bf 8f6f 	isb	sy
 800da5c:	f3bf 8f4f 	dsb	sy
 800da60:	60fb      	str	r3, [r7, #12]
}
 800da62:	bf00      	nop
 800da64:	e7fe      	b.n	800da64 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800da66:	697b      	ldr	r3, [r7, #20]
 800da68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800da6c:	f023 0301 	bic.w	r3, r3, #1
 800da70:	b2da      	uxtb	r2, r3
 800da72:	697b      	ldr	r3, [r7, #20]
 800da74:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800da78:	697b      	ldr	r3, [r7, #20]
 800da7a:	6a1b      	ldr	r3, [r3, #32]
 800da7c:	6978      	ldr	r0, [r7, #20]
 800da7e:	4798      	blx	r3
}
 800da80:	bf00      	nop
 800da82:	3718      	adds	r7, #24
 800da84:	46bd      	mov	sp, r7
 800da86:	bd80      	pop	{r7, pc}
 800da88:	20001514 	.word	0x20001514

0800da8c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800da8c:	b580      	push	{r7, lr}
 800da8e:	b084      	sub	sp, #16
 800da90:	af00      	add	r7, sp, #0
 800da92:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800da94:	f107 0308 	add.w	r3, r7, #8
 800da98:	4618      	mov	r0, r3
 800da9a:	f000 f857 	bl	800db4c <prvGetNextExpireTime>
 800da9e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800daa0:	68bb      	ldr	r3, [r7, #8]
 800daa2:	4619      	mov	r1, r3
 800daa4:	68f8      	ldr	r0, [r7, #12]
 800daa6:	f000 f803 	bl	800dab0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800daaa:	f000 f8d5 	bl	800dc58 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800daae:	e7f1      	b.n	800da94 <prvTimerTask+0x8>

0800dab0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800dab0:	b580      	push	{r7, lr}
 800dab2:	b084      	sub	sp, #16
 800dab4:	af00      	add	r7, sp, #0
 800dab6:	6078      	str	r0, [r7, #4]
 800dab8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800daba:	f7fe fe7d 	bl	800c7b8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800dabe:	f107 0308 	add.w	r3, r7, #8
 800dac2:	4618      	mov	r0, r3
 800dac4:	f000 f866 	bl	800db94 <prvSampleTimeNow>
 800dac8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800daca:	68bb      	ldr	r3, [r7, #8]
 800dacc:	2b00      	cmp	r3, #0
 800dace:	d130      	bne.n	800db32 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800dad0:	683b      	ldr	r3, [r7, #0]
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	d10a      	bne.n	800daec <prvProcessTimerOrBlockTask+0x3c>
 800dad6:	687a      	ldr	r2, [r7, #4]
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	429a      	cmp	r2, r3
 800dadc:	d806      	bhi.n	800daec <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800dade:	f7fe fe79 	bl	800c7d4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800dae2:	68f9      	ldr	r1, [r7, #12]
 800dae4:	6878      	ldr	r0, [r7, #4]
 800dae6:	f7ff ff85 	bl	800d9f4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800daea:	e024      	b.n	800db36 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800daec:	683b      	ldr	r3, [r7, #0]
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d008      	beq.n	800db04 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800daf2:	4b13      	ldr	r3, [pc, #76]	; (800db40 <prvProcessTimerOrBlockTask+0x90>)
 800daf4:	681b      	ldr	r3, [r3, #0]
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	d101      	bne.n	800db00 <prvProcessTimerOrBlockTask+0x50>
 800dafc:	2301      	movs	r3, #1
 800dafe:	e000      	b.n	800db02 <prvProcessTimerOrBlockTask+0x52>
 800db00:	2300      	movs	r3, #0
 800db02:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800db04:	4b0f      	ldr	r3, [pc, #60]	; (800db44 <prvProcessTimerOrBlockTask+0x94>)
 800db06:	6818      	ldr	r0, [r3, #0]
 800db08:	687a      	ldr	r2, [r7, #4]
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	1ad3      	subs	r3, r2, r3
 800db0e:	683a      	ldr	r2, [r7, #0]
 800db10:	4619      	mov	r1, r3
 800db12:	f7fe fb77 	bl	800c204 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800db16:	f7fe fe5d 	bl	800c7d4 <xTaskResumeAll>
 800db1a:	4603      	mov	r3, r0
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d10a      	bne.n	800db36 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800db20:	4b09      	ldr	r3, [pc, #36]	; (800db48 <prvProcessTimerOrBlockTask+0x98>)
 800db22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800db26:	601a      	str	r2, [r3, #0]
 800db28:	f3bf 8f4f 	dsb	sy
 800db2c:	f3bf 8f6f 	isb	sy
}
 800db30:	e001      	b.n	800db36 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800db32:	f7fe fe4f 	bl	800c7d4 <xTaskResumeAll>
}
 800db36:	bf00      	nop
 800db38:	3710      	adds	r7, #16
 800db3a:	46bd      	mov	sp, r7
 800db3c:	bd80      	pop	{r7, pc}
 800db3e:	bf00      	nop
 800db40:	20001518 	.word	0x20001518
 800db44:	2000151c 	.word	0x2000151c
 800db48:	e000ed04 	.word	0xe000ed04

0800db4c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800db4c:	b480      	push	{r7}
 800db4e:	b085      	sub	sp, #20
 800db50:	af00      	add	r7, sp, #0
 800db52:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800db54:	4b0e      	ldr	r3, [pc, #56]	; (800db90 <prvGetNextExpireTime+0x44>)
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	d101      	bne.n	800db62 <prvGetNextExpireTime+0x16>
 800db5e:	2201      	movs	r2, #1
 800db60:	e000      	b.n	800db64 <prvGetNextExpireTime+0x18>
 800db62:	2200      	movs	r2, #0
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	d105      	bne.n	800db7c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800db70:	4b07      	ldr	r3, [pc, #28]	; (800db90 <prvGetNextExpireTime+0x44>)
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	68db      	ldr	r3, [r3, #12]
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	60fb      	str	r3, [r7, #12]
 800db7a:	e001      	b.n	800db80 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800db7c:	2300      	movs	r3, #0
 800db7e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800db80:	68fb      	ldr	r3, [r7, #12]
}
 800db82:	4618      	mov	r0, r3
 800db84:	3714      	adds	r7, #20
 800db86:	46bd      	mov	sp, r7
 800db88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db8c:	4770      	bx	lr
 800db8e:	bf00      	nop
 800db90:	20001514 	.word	0x20001514

0800db94 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800db94:	b580      	push	{r7, lr}
 800db96:	b084      	sub	sp, #16
 800db98:	af00      	add	r7, sp, #0
 800db9a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800db9c:	f7fe feb8 	bl	800c910 <xTaskGetTickCount>
 800dba0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800dba2:	4b0b      	ldr	r3, [pc, #44]	; (800dbd0 <prvSampleTimeNow+0x3c>)
 800dba4:	681b      	ldr	r3, [r3, #0]
 800dba6:	68fa      	ldr	r2, [r7, #12]
 800dba8:	429a      	cmp	r2, r3
 800dbaa:	d205      	bcs.n	800dbb8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800dbac:	f000 f936 	bl	800de1c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	2201      	movs	r2, #1
 800dbb4:	601a      	str	r2, [r3, #0]
 800dbb6:	e002      	b.n	800dbbe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	2200      	movs	r2, #0
 800dbbc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800dbbe:	4a04      	ldr	r2, [pc, #16]	; (800dbd0 <prvSampleTimeNow+0x3c>)
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800dbc4:	68fb      	ldr	r3, [r7, #12]
}
 800dbc6:	4618      	mov	r0, r3
 800dbc8:	3710      	adds	r7, #16
 800dbca:	46bd      	mov	sp, r7
 800dbcc:	bd80      	pop	{r7, pc}
 800dbce:	bf00      	nop
 800dbd0:	20001524 	.word	0x20001524

0800dbd4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800dbd4:	b580      	push	{r7, lr}
 800dbd6:	b086      	sub	sp, #24
 800dbd8:	af00      	add	r7, sp, #0
 800dbda:	60f8      	str	r0, [r7, #12]
 800dbdc:	60b9      	str	r1, [r7, #8]
 800dbde:	607a      	str	r2, [r7, #4]
 800dbe0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800dbe2:	2300      	movs	r3, #0
 800dbe4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800dbe6:	68fb      	ldr	r3, [r7, #12]
 800dbe8:	68ba      	ldr	r2, [r7, #8]
 800dbea:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	68fa      	ldr	r2, [r7, #12]
 800dbf0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800dbf2:	68ba      	ldr	r2, [r7, #8]
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	429a      	cmp	r2, r3
 800dbf8:	d812      	bhi.n	800dc20 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dbfa:	687a      	ldr	r2, [r7, #4]
 800dbfc:	683b      	ldr	r3, [r7, #0]
 800dbfe:	1ad2      	subs	r2, r2, r3
 800dc00:	68fb      	ldr	r3, [r7, #12]
 800dc02:	699b      	ldr	r3, [r3, #24]
 800dc04:	429a      	cmp	r2, r3
 800dc06:	d302      	bcc.n	800dc0e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800dc08:	2301      	movs	r3, #1
 800dc0a:	617b      	str	r3, [r7, #20]
 800dc0c:	e01b      	b.n	800dc46 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800dc0e:	4b10      	ldr	r3, [pc, #64]	; (800dc50 <prvInsertTimerInActiveList+0x7c>)
 800dc10:	681a      	ldr	r2, [r3, #0]
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	3304      	adds	r3, #4
 800dc16:	4619      	mov	r1, r3
 800dc18:	4610      	mov	r0, r2
 800dc1a:	f7fd fa00 	bl	800b01e <vListInsert>
 800dc1e:	e012      	b.n	800dc46 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800dc20:	687a      	ldr	r2, [r7, #4]
 800dc22:	683b      	ldr	r3, [r7, #0]
 800dc24:	429a      	cmp	r2, r3
 800dc26:	d206      	bcs.n	800dc36 <prvInsertTimerInActiveList+0x62>
 800dc28:	68ba      	ldr	r2, [r7, #8]
 800dc2a:	683b      	ldr	r3, [r7, #0]
 800dc2c:	429a      	cmp	r2, r3
 800dc2e:	d302      	bcc.n	800dc36 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800dc30:	2301      	movs	r3, #1
 800dc32:	617b      	str	r3, [r7, #20]
 800dc34:	e007      	b.n	800dc46 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800dc36:	4b07      	ldr	r3, [pc, #28]	; (800dc54 <prvInsertTimerInActiveList+0x80>)
 800dc38:	681a      	ldr	r2, [r3, #0]
 800dc3a:	68fb      	ldr	r3, [r7, #12]
 800dc3c:	3304      	adds	r3, #4
 800dc3e:	4619      	mov	r1, r3
 800dc40:	4610      	mov	r0, r2
 800dc42:	f7fd f9ec 	bl	800b01e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800dc46:	697b      	ldr	r3, [r7, #20]
}
 800dc48:	4618      	mov	r0, r3
 800dc4a:	3718      	adds	r7, #24
 800dc4c:	46bd      	mov	sp, r7
 800dc4e:	bd80      	pop	{r7, pc}
 800dc50:	20001518 	.word	0x20001518
 800dc54:	20001514 	.word	0x20001514

0800dc58 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800dc58:	b580      	push	{r7, lr}
 800dc5a:	b08e      	sub	sp, #56	; 0x38
 800dc5c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800dc5e:	e0ca      	b.n	800ddf6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	da18      	bge.n	800dc98 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800dc66:	1d3b      	adds	r3, r7, #4
 800dc68:	3304      	adds	r3, #4
 800dc6a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800dc6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d10a      	bne.n	800dc88 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800dc72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc76:	f383 8811 	msr	BASEPRI, r3
 800dc7a:	f3bf 8f6f 	isb	sy
 800dc7e:	f3bf 8f4f 	dsb	sy
 800dc82:	61fb      	str	r3, [r7, #28]
}
 800dc84:	bf00      	nop
 800dc86:	e7fe      	b.n	800dc86 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800dc88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800dc8e:	6850      	ldr	r0, [r2, #4]
 800dc90:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800dc92:	6892      	ldr	r2, [r2, #8]
 800dc94:	4611      	mov	r1, r2
 800dc96:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	f2c0 80ab 	blt.w	800ddf6 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800dca4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dca6:	695b      	ldr	r3, [r3, #20]
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d004      	beq.n	800dcb6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800dcac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dcae:	3304      	adds	r3, #4
 800dcb0:	4618      	mov	r0, r3
 800dcb2:	f7fd f9ed 	bl	800b090 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800dcb6:	463b      	mov	r3, r7
 800dcb8:	4618      	mov	r0, r3
 800dcba:	f7ff ff6b 	bl	800db94 <prvSampleTimeNow>
 800dcbe:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	2b09      	cmp	r3, #9
 800dcc4:	f200 8096 	bhi.w	800ddf4 <prvProcessReceivedCommands+0x19c>
 800dcc8:	a201      	add	r2, pc, #4	; (adr r2, 800dcd0 <prvProcessReceivedCommands+0x78>)
 800dcca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dcce:	bf00      	nop
 800dcd0:	0800dcf9 	.word	0x0800dcf9
 800dcd4:	0800dcf9 	.word	0x0800dcf9
 800dcd8:	0800dcf9 	.word	0x0800dcf9
 800dcdc:	0800dd6d 	.word	0x0800dd6d
 800dce0:	0800dd81 	.word	0x0800dd81
 800dce4:	0800ddcb 	.word	0x0800ddcb
 800dce8:	0800dcf9 	.word	0x0800dcf9
 800dcec:	0800dcf9 	.word	0x0800dcf9
 800dcf0:	0800dd6d 	.word	0x0800dd6d
 800dcf4:	0800dd81 	.word	0x0800dd81
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800dcf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dcfa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dcfe:	f043 0301 	orr.w	r3, r3, #1
 800dd02:	b2da      	uxtb	r2, r3
 800dd04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd06:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800dd0a:	68ba      	ldr	r2, [r7, #8]
 800dd0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd0e:	699b      	ldr	r3, [r3, #24]
 800dd10:	18d1      	adds	r1, r2, r3
 800dd12:	68bb      	ldr	r3, [r7, #8]
 800dd14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dd16:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dd18:	f7ff ff5c 	bl	800dbd4 <prvInsertTimerInActiveList>
 800dd1c:	4603      	mov	r3, r0
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d069      	beq.n	800ddf6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800dd22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd24:	6a1b      	ldr	r3, [r3, #32]
 800dd26:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dd28:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800dd2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd2c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dd30:	f003 0304 	and.w	r3, r3, #4
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d05e      	beq.n	800ddf6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800dd38:	68ba      	ldr	r2, [r7, #8]
 800dd3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd3c:	699b      	ldr	r3, [r3, #24]
 800dd3e:	441a      	add	r2, r3
 800dd40:	2300      	movs	r3, #0
 800dd42:	9300      	str	r3, [sp, #0]
 800dd44:	2300      	movs	r3, #0
 800dd46:	2100      	movs	r1, #0
 800dd48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dd4a:	f7ff fe05 	bl	800d958 <xTimerGenericCommand>
 800dd4e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800dd50:	6a3b      	ldr	r3, [r7, #32]
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d14f      	bne.n	800ddf6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800dd56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd5a:	f383 8811 	msr	BASEPRI, r3
 800dd5e:	f3bf 8f6f 	isb	sy
 800dd62:	f3bf 8f4f 	dsb	sy
 800dd66:	61bb      	str	r3, [r7, #24]
}
 800dd68:	bf00      	nop
 800dd6a:	e7fe      	b.n	800dd6a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800dd6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd6e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dd72:	f023 0301 	bic.w	r3, r3, #1
 800dd76:	b2da      	uxtb	r2, r3
 800dd78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd7a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800dd7e:	e03a      	b.n	800ddf6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800dd80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd82:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dd86:	f043 0301 	orr.w	r3, r3, #1
 800dd8a:	b2da      	uxtb	r2, r3
 800dd8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd8e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800dd92:	68ba      	ldr	r2, [r7, #8]
 800dd94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd96:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800dd98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd9a:	699b      	ldr	r3, [r3, #24]
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d10a      	bne.n	800ddb6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800dda0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dda4:	f383 8811 	msr	BASEPRI, r3
 800dda8:	f3bf 8f6f 	isb	sy
 800ddac:	f3bf 8f4f 	dsb	sy
 800ddb0:	617b      	str	r3, [r7, #20]
}
 800ddb2:	bf00      	nop
 800ddb4:	e7fe      	b.n	800ddb4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ddb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddb8:	699a      	ldr	r2, [r3, #24]
 800ddba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddbc:	18d1      	adds	r1, r2, r3
 800ddbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ddc2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ddc4:	f7ff ff06 	bl	800dbd4 <prvInsertTimerInActiveList>
					break;
 800ddc8:	e015      	b.n	800ddf6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ddca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddcc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ddd0:	f003 0302 	and.w	r3, r3, #2
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d103      	bne.n	800dde0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800ddd8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ddda:	f000 fc01 	bl	800e5e0 <vPortFree>
 800ddde:	e00a      	b.n	800ddf6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800dde0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dde2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dde6:	f023 0301 	bic.w	r3, r3, #1
 800ddea:	b2da      	uxtb	r2, r3
 800ddec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ddf2:	e000      	b.n	800ddf6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800ddf4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ddf6:	4b08      	ldr	r3, [pc, #32]	; (800de18 <prvProcessReceivedCommands+0x1c0>)
 800ddf8:	681b      	ldr	r3, [r3, #0]
 800ddfa:	1d39      	adds	r1, r7, #4
 800ddfc:	2200      	movs	r2, #0
 800ddfe:	4618      	mov	r0, r3
 800de00:	f7fd fdf4 	bl	800b9ec <xQueueReceive>
 800de04:	4603      	mov	r3, r0
 800de06:	2b00      	cmp	r3, #0
 800de08:	f47f af2a 	bne.w	800dc60 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800de0c:	bf00      	nop
 800de0e:	bf00      	nop
 800de10:	3730      	adds	r7, #48	; 0x30
 800de12:	46bd      	mov	sp, r7
 800de14:	bd80      	pop	{r7, pc}
 800de16:	bf00      	nop
 800de18:	2000151c 	.word	0x2000151c

0800de1c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800de1c:	b580      	push	{r7, lr}
 800de1e:	b088      	sub	sp, #32
 800de20:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800de22:	e048      	b.n	800deb6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800de24:	4b2d      	ldr	r3, [pc, #180]	; (800dedc <prvSwitchTimerLists+0xc0>)
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	68db      	ldr	r3, [r3, #12]
 800de2a:	681b      	ldr	r3, [r3, #0]
 800de2c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800de2e:	4b2b      	ldr	r3, [pc, #172]	; (800dedc <prvSwitchTimerLists+0xc0>)
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	68db      	ldr	r3, [r3, #12]
 800de34:	68db      	ldr	r3, [r3, #12]
 800de36:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800de38:	68fb      	ldr	r3, [r7, #12]
 800de3a:	3304      	adds	r3, #4
 800de3c:	4618      	mov	r0, r3
 800de3e:	f7fd f927 	bl	800b090 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800de42:	68fb      	ldr	r3, [r7, #12]
 800de44:	6a1b      	ldr	r3, [r3, #32]
 800de46:	68f8      	ldr	r0, [r7, #12]
 800de48:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800de4a:	68fb      	ldr	r3, [r7, #12]
 800de4c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800de50:	f003 0304 	and.w	r3, r3, #4
 800de54:	2b00      	cmp	r3, #0
 800de56:	d02e      	beq.n	800deb6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800de58:	68fb      	ldr	r3, [r7, #12]
 800de5a:	699b      	ldr	r3, [r3, #24]
 800de5c:	693a      	ldr	r2, [r7, #16]
 800de5e:	4413      	add	r3, r2
 800de60:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800de62:	68ba      	ldr	r2, [r7, #8]
 800de64:	693b      	ldr	r3, [r7, #16]
 800de66:	429a      	cmp	r2, r3
 800de68:	d90e      	bls.n	800de88 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800de6a:	68fb      	ldr	r3, [r7, #12]
 800de6c:	68ba      	ldr	r2, [r7, #8]
 800de6e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800de70:	68fb      	ldr	r3, [r7, #12]
 800de72:	68fa      	ldr	r2, [r7, #12]
 800de74:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800de76:	4b19      	ldr	r3, [pc, #100]	; (800dedc <prvSwitchTimerLists+0xc0>)
 800de78:	681a      	ldr	r2, [r3, #0]
 800de7a:	68fb      	ldr	r3, [r7, #12]
 800de7c:	3304      	adds	r3, #4
 800de7e:	4619      	mov	r1, r3
 800de80:	4610      	mov	r0, r2
 800de82:	f7fd f8cc 	bl	800b01e <vListInsert>
 800de86:	e016      	b.n	800deb6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800de88:	2300      	movs	r3, #0
 800de8a:	9300      	str	r3, [sp, #0]
 800de8c:	2300      	movs	r3, #0
 800de8e:	693a      	ldr	r2, [r7, #16]
 800de90:	2100      	movs	r1, #0
 800de92:	68f8      	ldr	r0, [r7, #12]
 800de94:	f7ff fd60 	bl	800d958 <xTimerGenericCommand>
 800de98:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d10a      	bne.n	800deb6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800dea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dea4:	f383 8811 	msr	BASEPRI, r3
 800dea8:	f3bf 8f6f 	isb	sy
 800deac:	f3bf 8f4f 	dsb	sy
 800deb0:	603b      	str	r3, [r7, #0]
}
 800deb2:	bf00      	nop
 800deb4:	e7fe      	b.n	800deb4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800deb6:	4b09      	ldr	r3, [pc, #36]	; (800dedc <prvSwitchTimerLists+0xc0>)
 800deb8:	681b      	ldr	r3, [r3, #0]
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	2b00      	cmp	r3, #0
 800debe:	d1b1      	bne.n	800de24 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800dec0:	4b06      	ldr	r3, [pc, #24]	; (800dedc <prvSwitchTimerLists+0xc0>)
 800dec2:	681b      	ldr	r3, [r3, #0]
 800dec4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800dec6:	4b06      	ldr	r3, [pc, #24]	; (800dee0 <prvSwitchTimerLists+0xc4>)
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	4a04      	ldr	r2, [pc, #16]	; (800dedc <prvSwitchTimerLists+0xc0>)
 800decc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800dece:	4a04      	ldr	r2, [pc, #16]	; (800dee0 <prvSwitchTimerLists+0xc4>)
 800ded0:	697b      	ldr	r3, [r7, #20]
 800ded2:	6013      	str	r3, [r2, #0]
}
 800ded4:	bf00      	nop
 800ded6:	3718      	adds	r7, #24
 800ded8:	46bd      	mov	sp, r7
 800deda:	bd80      	pop	{r7, pc}
 800dedc:	20001514 	.word	0x20001514
 800dee0:	20001518 	.word	0x20001518

0800dee4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800dee4:	b580      	push	{r7, lr}
 800dee6:	b082      	sub	sp, #8
 800dee8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800deea:	f000 f98b 	bl	800e204 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800deee:	4b15      	ldr	r3, [pc, #84]	; (800df44 <prvCheckForValidListAndQueue+0x60>)
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	2b00      	cmp	r3, #0
 800def4:	d120      	bne.n	800df38 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800def6:	4814      	ldr	r0, [pc, #80]	; (800df48 <prvCheckForValidListAndQueue+0x64>)
 800def8:	f7fd f840 	bl	800af7c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800defc:	4813      	ldr	r0, [pc, #76]	; (800df4c <prvCheckForValidListAndQueue+0x68>)
 800defe:	f7fd f83d 	bl	800af7c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800df02:	4b13      	ldr	r3, [pc, #76]	; (800df50 <prvCheckForValidListAndQueue+0x6c>)
 800df04:	4a10      	ldr	r2, [pc, #64]	; (800df48 <prvCheckForValidListAndQueue+0x64>)
 800df06:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800df08:	4b12      	ldr	r3, [pc, #72]	; (800df54 <prvCheckForValidListAndQueue+0x70>)
 800df0a:	4a10      	ldr	r2, [pc, #64]	; (800df4c <prvCheckForValidListAndQueue+0x68>)
 800df0c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800df0e:	2300      	movs	r3, #0
 800df10:	9300      	str	r3, [sp, #0]
 800df12:	4b11      	ldr	r3, [pc, #68]	; (800df58 <prvCheckForValidListAndQueue+0x74>)
 800df14:	4a11      	ldr	r2, [pc, #68]	; (800df5c <prvCheckForValidListAndQueue+0x78>)
 800df16:	2110      	movs	r1, #16
 800df18:	200a      	movs	r0, #10
 800df1a:	f7fd f94b 	bl	800b1b4 <xQueueGenericCreateStatic>
 800df1e:	4603      	mov	r3, r0
 800df20:	4a08      	ldr	r2, [pc, #32]	; (800df44 <prvCheckForValidListAndQueue+0x60>)
 800df22:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800df24:	4b07      	ldr	r3, [pc, #28]	; (800df44 <prvCheckForValidListAndQueue+0x60>)
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d005      	beq.n	800df38 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800df2c:	4b05      	ldr	r3, [pc, #20]	; (800df44 <prvCheckForValidListAndQueue+0x60>)
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	490b      	ldr	r1, [pc, #44]	; (800df60 <prvCheckForValidListAndQueue+0x7c>)
 800df32:	4618      	mov	r0, r3
 800df34:	f7fe f912 	bl	800c15c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800df38:	f000 f994 	bl	800e264 <vPortExitCritical>
}
 800df3c:	bf00      	nop
 800df3e:	46bd      	mov	sp, r7
 800df40:	bd80      	pop	{r7, pc}
 800df42:	bf00      	nop
 800df44:	2000151c 	.word	0x2000151c
 800df48:	200014ec 	.word	0x200014ec
 800df4c:	20001500 	.word	0x20001500
 800df50:	20001514 	.word	0x20001514
 800df54:	20001518 	.word	0x20001518
 800df58:	200015c8 	.word	0x200015c8
 800df5c:	20001528 	.word	0x20001528
 800df60:	0801148c 	.word	0x0801148c

0800df64 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800df64:	b580      	push	{r7, lr}
 800df66:	b086      	sub	sp, #24
 800df68:	af00      	add	r7, sp, #0
 800df6a:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	2b00      	cmp	r3, #0
 800df74:	d10a      	bne.n	800df8c <pvTimerGetTimerID+0x28>
	__asm volatile
 800df76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df7a:	f383 8811 	msr	BASEPRI, r3
 800df7e:	f3bf 8f6f 	isb	sy
 800df82:	f3bf 8f4f 	dsb	sy
 800df86:	60fb      	str	r3, [r7, #12]
}
 800df88:	bf00      	nop
 800df8a:	e7fe      	b.n	800df8a <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800df8c:	f000 f93a 	bl	800e204 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800df90:	697b      	ldr	r3, [r7, #20]
 800df92:	69db      	ldr	r3, [r3, #28]
 800df94:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800df96:	f000 f965 	bl	800e264 <vPortExitCritical>

	return pvReturn;
 800df9a:	693b      	ldr	r3, [r7, #16]
}
 800df9c:	4618      	mov	r0, r3
 800df9e:	3718      	adds	r7, #24
 800dfa0:	46bd      	mov	sp, r7
 800dfa2:	bd80      	pop	{r7, pc}

0800dfa4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800dfa4:	b480      	push	{r7}
 800dfa6:	b085      	sub	sp, #20
 800dfa8:	af00      	add	r7, sp, #0
 800dfaa:	60f8      	str	r0, [r7, #12]
 800dfac:	60b9      	str	r1, [r7, #8]
 800dfae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800dfb0:	68fb      	ldr	r3, [r7, #12]
 800dfb2:	3b04      	subs	r3, #4
 800dfb4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800dfb6:	68fb      	ldr	r3, [r7, #12]
 800dfb8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800dfbc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800dfbe:	68fb      	ldr	r3, [r7, #12]
 800dfc0:	3b04      	subs	r3, #4
 800dfc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800dfc4:	68bb      	ldr	r3, [r7, #8]
 800dfc6:	f023 0201 	bic.w	r2, r3, #1
 800dfca:	68fb      	ldr	r3, [r7, #12]
 800dfcc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	3b04      	subs	r3, #4
 800dfd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800dfd4:	4a0c      	ldr	r2, [pc, #48]	; (800e008 <pxPortInitialiseStack+0x64>)
 800dfd6:	68fb      	ldr	r3, [r7, #12]
 800dfd8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	3b14      	subs	r3, #20
 800dfde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800dfe0:	687a      	ldr	r2, [r7, #4]
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800dfe6:	68fb      	ldr	r3, [r7, #12]
 800dfe8:	3b04      	subs	r3, #4
 800dfea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800dfec:	68fb      	ldr	r3, [r7, #12]
 800dfee:	f06f 0202 	mvn.w	r2, #2
 800dff2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800dff4:	68fb      	ldr	r3, [r7, #12]
 800dff6:	3b20      	subs	r3, #32
 800dff8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800dffa:	68fb      	ldr	r3, [r7, #12]
}
 800dffc:	4618      	mov	r0, r3
 800dffe:	3714      	adds	r7, #20
 800e000:	46bd      	mov	sp, r7
 800e002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e006:	4770      	bx	lr
 800e008:	0800e00d 	.word	0x0800e00d

0800e00c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e00c:	b480      	push	{r7}
 800e00e:	b085      	sub	sp, #20
 800e010:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e012:	2300      	movs	r3, #0
 800e014:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e016:	4b12      	ldr	r3, [pc, #72]	; (800e060 <prvTaskExitError+0x54>)
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e01e:	d00a      	beq.n	800e036 <prvTaskExitError+0x2a>
	__asm volatile
 800e020:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e024:	f383 8811 	msr	BASEPRI, r3
 800e028:	f3bf 8f6f 	isb	sy
 800e02c:	f3bf 8f4f 	dsb	sy
 800e030:	60fb      	str	r3, [r7, #12]
}
 800e032:	bf00      	nop
 800e034:	e7fe      	b.n	800e034 <prvTaskExitError+0x28>
	__asm volatile
 800e036:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e03a:	f383 8811 	msr	BASEPRI, r3
 800e03e:	f3bf 8f6f 	isb	sy
 800e042:	f3bf 8f4f 	dsb	sy
 800e046:	60bb      	str	r3, [r7, #8]
}
 800e048:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e04a:	bf00      	nop
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d0fc      	beq.n	800e04c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e052:	bf00      	nop
 800e054:	bf00      	nop
 800e056:	3714      	adds	r7, #20
 800e058:	46bd      	mov	sp, r7
 800e05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e05e:	4770      	bx	lr
 800e060:	20000014 	.word	0x20000014
	...

0800e070 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e070:	4b07      	ldr	r3, [pc, #28]	; (800e090 <pxCurrentTCBConst2>)
 800e072:	6819      	ldr	r1, [r3, #0]
 800e074:	6808      	ldr	r0, [r1, #0]
 800e076:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e07a:	f380 8809 	msr	PSP, r0
 800e07e:	f3bf 8f6f 	isb	sy
 800e082:	f04f 0000 	mov.w	r0, #0
 800e086:	f380 8811 	msr	BASEPRI, r0
 800e08a:	4770      	bx	lr
 800e08c:	f3af 8000 	nop.w

0800e090 <pxCurrentTCBConst2>:
 800e090:	20000fec 	.word	0x20000fec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e094:	bf00      	nop
 800e096:	bf00      	nop

0800e098 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e098:	4808      	ldr	r0, [pc, #32]	; (800e0bc <prvPortStartFirstTask+0x24>)
 800e09a:	6800      	ldr	r0, [r0, #0]
 800e09c:	6800      	ldr	r0, [r0, #0]
 800e09e:	f380 8808 	msr	MSP, r0
 800e0a2:	f04f 0000 	mov.w	r0, #0
 800e0a6:	f380 8814 	msr	CONTROL, r0
 800e0aa:	b662      	cpsie	i
 800e0ac:	b661      	cpsie	f
 800e0ae:	f3bf 8f4f 	dsb	sy
 800e0b2:	f3bf 8f6f 	isb	sy
 800e0b6:	df00      	svc	0
 800e0b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e0ba:	bf00      	nop
 800e0bc:	e000ed08 	.word	0xe000ed08

0800e0c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e0c0:	b580      	push	{r7, lr}
 800e0c2:	b086      	sub	sp, #24
 800e0c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800e0c6:	4b46      	ldr	r3, [pc, #280]	; (800e1e0 <xPortStartScheduler+0x120>)
 800e0c8:	681b      	ldr	r3, [r3, #0]
 800e0ca:	4a46      	ldr	r2, [pc, #280]	; (800e1e4 <xPortStartScheduler+0x124>)
 800e0cc:	4293      	cmp	r3, r2
 800e0ce:	d10a      	bne.n	800e0e6 <xPortStartScheduler+0x26>
	__asm volatile
 800e0d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0d4:	f383 8811 	msr	BASEPRI, r3
 800e0d8:	f3bf 8f6f 	isb	sy
 800e0dc:	f3bf 8f4f 	dsb	sy
 800e0e0:	613b      	str	r3, [r7, #16]
}
 800e0e2:	bf00      	nop
 800e0e4:	e7fe      	b.n	800e0e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800e0e6:	4b3e      	ldr	r3, [pc, #248]	; (800e1e0 <xPortStartScheduler+0x120>)
 800e0e8:	681b      	ldr	r3, [r3, #0]
 800e0ea:	4a3f      	ldr	r2, [pc, #252]	; (800e1e8 <xPortStartScheduler+0x128>)
 800e0ec:	4293      	cmp	r3, r2
 800e0ee:	d10a      	bne.n	800e106 <xPortStartScheduler+0x46>
	__asm volatile
 800e0f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0f4:	f383 8811 	msr	BASEPRI, r3
 800e0f8:	f3bf 8f6f 	isb	sy
 800e0fc:	f3bf 8f4f 	dsb	sy
 800e100:	60fb      	str	r3, [r7, #12]
}
 800e102:	bf00      	nop
 800e104:	e7fe      	b.n	800e104 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e106:	4b39      	ldr	r3, [pc, #228]	; (800e1ec <xPortStartScheduler+0x12c>)
 800e108:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e10a:	697b      	ldr	r3, [r7, #20]
 800e10c:	781b      	ldrb	r3, [r3, #0]
 800e10e:	b2db      	uxtb	r3, r3
 800e110:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e112:	697b      	ldr	r3, [r7, #20]
 800e114:	22ff      	movs	r2, #255	; 0xff
 800e116:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e118:	697b      	ldr	r3, [r7, #20]
 800e11a:	781b      	ldrb	r3, [r3, #0]
 800e11c:	b2db      	uxtb	r3, r3
 800e11e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e120:	78fb      	ldrb	r3, [r7, #3]
 800e122:	b2db      	uxtb	r3, r3
 800e124:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800e128:	b2da      	uxtb	r2, r3
 800e12a:	4b31      	ldr	r3, [pc, #196]	; (800e1f0 <xPortStartScheduler+0x130>)
 800e12c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e12e:	4b31      	ldr	r3, [pc, #196]	; (800e1f4 <xPortStartScheduler+0x134>)
 800e130:	2207      	movs	r2, #7
 800e132:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e134:	e009      	b.n	800e14a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800e136:	4b2f      	ldr	r3, [pc, #188]	; (800e1f4 <xPortStartScheduler+0x134>)
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	3b01      	subs	r3, #1
 800e13c:	4a2d      	ldr	r2, [pc, #180]	; (800e1f4 <xPortStartScheduler+0x134>)
 800e13e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e140:	78fb      	ldrb	r3, [r7, #3]
 800e142:	b2db      	uxtb	r3, r3
 800e144:	005b      	lsls	r3, r3, #1
 800e146:	b2db      	uxtb	r3, r3
 800e148:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e14a:	78fb      	ldrb	r3, [r7, #3]
 800e14c:	b2db      	uxtb	r3, r3
 800e14e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e152:	2b80      	cmp	r3, #128	; 0x80
 800e154:	d0ef      	beq.n	800e136 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e156:	4b27      	ldr	r3, [pc, #156]	; (800e1f4 <xPortStartScheduler+0x134>)
 800e158:	681b      	ldr	r3, [r3, #0]
 800e15a:	f1c3 0307 	rsb	r3, r3, #7
 800e15e:	2b04      	cmp	r3, #4
 800e160:	d00a      	beq.n	800e178 <xPortStartScheduler+0xb8>
	__asm volatile
 800e162:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e166:	f383 8811 	msr	BASEPRI, r3
 800e16a:	f3bf 8f6f 	isb	sy
 800e16e:	f3bf 8f4f 	dsb	sy
 800e172:	60bb      	str	r3, [r7, #8]
}
 800e174:	bf00      	nop
 800e176:	e7fe      	b.n	800e176 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e178:	4b1e      	ldr	r3, [pc, #120]	; (800e1f4 <xPortStartScheduler+0x134>)
 800e17a:	681b      	ldr	r3, [r3, #0]
 800e17c:	021b      	lsls	r3, r3, #8
 800e17e:	4a1d      	ldr	r2, [pc, #116]	; (800e1f4 <xPortStartScheduler+0x134>)
 800e180:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e182:	4b1c      	ldr	r3, [pc, #112]	; (800e1f4 <xPortStartScheduler+0x134>)
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800e18a:	4a1a      	ldr	r2, [pc, #104]	; (800e1f4 <xPortStartScheduler+0x134>)
 800e18c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	b2da      	uxtb	r2, r3
 800e192:	697b      	ldr	r3, [r7, #20]
 800e194:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e196:	4b18      	ldr	r3, [pc, #96]	; (800e1f8 <xPortStartScheduler+0x138>)
 800e198:	681b      	ldr	r3, [r3, #0]
 800e19a:	4a17      	ldr	r2, [pc, #92]	; (800e1f8 <xPortStartScheduler+0x138>)
 800e19c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800e1a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e1a2:	4b15      	ldr	r3, [pc, #84]	; (800e1f8 <xPortStartScheduler+0x138>)
 800e1a4:	681b      	ldr	r3, [r3, #0]
 800e1a6:	4a14      	ldr	r2, [pc, #80]	; (800e1f8 <xPortStartScheduler+0x138>)
 800e1a8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800e1ac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e1ae:	f000 f8dd 	bl	800e36c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e1b2:	4b12      	ldr	r3, [pc, #72]	; (800e1fc <xPortStartScheduler+0x13c>)
 800e1b4:	2200      	movs	r2, #0
 800e1b6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e1b8:	f000 f8fc 	bl	800e3b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e1bc:	4b10      	ldr	r3, [pc, #64]	; (800e200 <xPortStartScheduler+0x140>)
 800e1be:	681b      	ldr	r3, [r3, #0]
 800e1c0:	4a0f      	ldr	r2, [pc, #60]	; (800e200 <xPortStartScheduler+0x140>)
 800e1c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800e1c6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e1c8:	f7ff ff66 	bl	800e098 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e1cc:	f7fe fc7c 	bl	800cac8 <vTaskSwitchContext>
	prvTaskExitError();
 800e1d0:	f7ff ff1c 	bl	800e00c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e1d4:	2300      	movs	r3, #0
}
 800e1d6:	4618      	mov	r0, r3
 800e1d8:	3718      	adds	r7, #24
 800e1da:	46bd      	mov	sp, r7
 800e1dc:	bd80      	pop	{r7, pc}
 800e1de:	bf00      	nop
 800e1e0:	e000ed00 	.word	0xe000ed00
 800e1e4:	410fc271 	.word	0x410fc271
 800e1e8:	410fc270 	.word	0x410fc270
 800e1ec:	e000e400 	.word	0xe000e400
 800e1f0:	20001618 	.word	0x20001618
 800e1f4:	2000161c 	.word	0x2000161c
 800e1f8:	e000ed20 	.word	0xe000ed20
 800e1fc:	20000014 	.word	0x20000014
 800e200:	e000ef34 	.word	0xe000ef34

0800e204 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e204:	b480      	push	{r7}
 800e206:	b083      	sub	sp, #12
 800e208:	af00      	add	r7, sp, #0
	__asm volatile
 800e20a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e20e:	f383 8811 	msr	BASEPRI, r3
 800e212:	f3bf 8f6f 	isb	sy
 800e216:	f3bf 8f4f 	dsb	sy
 800e21a:	607b      	str	r3, [r7, #4]
}
 800e21c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e21e:	4b0f      	ldr	r3, [pc, #60]	; (800e25c <vPortEnterCritical+0x58>)
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	3301      	adds	r3, #1
 800e224:	4a0d      	ldr	r2, [pc, #52]	; (800e25c <vPortEnterCritical+0x58>)
 800e226:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e228:	4b0c      	ldr	r3, [pc, #48]	; (800e25c <vPortEnterCritical+0x58>)
 800e22a:	681b      	ldr	r3, [r3, #0]
 800e22c:	2b01      	cmp	r3, #1
 800e22e:	d10f      	bne.n	800e250 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e230:	4b0b      	ldr	r3, [pc, #44]	; (800e260 <vPortEnterCritical+0x5c>)
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	b2db      	uxtb	r3, r3
 800e236:	2b00      	cmp	r3, #0
 800e238:	d00a      	beq.n	800e250 <vPortEnterCritical+0x4c>
	__asm volatile
 800e23a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e23e:	f383 8811 	msr	BASEPRI, r3
 800e242:	f3bf 8f6f 	isb	sy
 800e246:	f3bf 8f4f 	dsb	sy
 800e24a:	603b      	str	r3, [r7, #0]
}
 800e24c:	bf00      	nop
 800e24e:	e7fe      	b.n	800e24e <vPortEnterCritical+0x4a>
	}
}
 800e250:	bf00      	nop
 800e252:	370c      	adds	r7, #12
 800e254:	46bd      	mov	sp, r7
 800e256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e25a:	4770      	bx	lr
 800e25c:	20000014 	.word	0x20000014
 800e260:	e000ed04 	.word	0xe000ed04

0800e264 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e264:	b480      	push	{r7}
 800e266:	b083      	sub	sp, #12
 800e268:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e26a:	4b12      	ldr	r3, [pc, #72]	; (800e2b4 <vPortExitCritical+0x50>)
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	2b00      	cmp	r3, #0
 800e270:	d10a      	bne.n	800e288 <vPortExitCritical+0x24>
	__asm volatile
 800e272:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e276:	f383 8811 	msr	BASEPRI, r3
 800e27a:	f3bf 8f6f 	isb	sy
 800e27e:	f3bf 8f4f 	dsb	sy
 800e282:	607b      	str	r3, [r7, #4]
}
 800e284:	bf00      	nop
 800e286:	e7fe      	b.n	800e286 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800e288:	4b0a      	ldr	r3, [pc, #40]	; (800e2b4 <vPortExitCritical+0x50>)
 800e28a:	681b      	ldr	r3, [r3, #0]
 800e28c:	3b01      	subs	r3, #1
 800e28e:	4a09      	ldr	r2, [pc, #36]	; (800e2b4 <vPortExitCritical+0x50>)
 800e290:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e292:	4b08      	ldr	r3, [pc, #32]	; (800e2b4 <vPortExitCritical+0x50>)
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	2b00      	cmp	r3, #0
 800e298:	d105      	bne.n	800e2a6 <vPortExitCritical+0x42>
 800e29a:	2300      	movs	r3, #0
 800e29c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e29e:	683b      	ldr	r3, [r7, #0]
 800e2a0:	f383 8811 	msr	BASEPRI, r3
}
 800e2a4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800e2a6:	bf00      	nop
 800e2a8:	370c      	adds	r7, #12
 800e2aa:	46bd      	mov	sp, r7
 800e2ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2b0:	4770      	bx	lr
 800e2b2:	bf00      	nop
 800e2b4:	20000014 	.word	0x20000014
	...

0800e2c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e2c0:	f3ef 8009 	mrs	r0, PSP
 800e2c4:	f3bf 8f6f 	isb	sy
 800e2c8:	4b15      	ldr	r3, [pc, #84]	; (800e320 <pxCurrentTCBConst>)
 800e2ca:	681a      	ldr	r2, [r3, #0]
 800e2cc:	f01e 0f10 	tst.w	lr, #16
 800e2d0:	bf08      	it	eq
 800e2d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e2d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2da:	6010      	str	r0, [r2, #0]
 800e2dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e2e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800e2e4:	f380 8811 	msr	BASEPRI, r0
 800e2e8:	f3bf 8f4f 	dsb	sy
 800e2ec:	f3bf 8f6f 	isb	sy
 800e2f0:	f7fe fbea 	bl	800cac8 <vTaskSwitchContext>
 800e2f4:	f04f 0000 	mov.w	r0, #0
 800e2f8:	f380 8811 	msr	BASEPRI, r0
 800e2fc:	bc09      	pop	{r0, r3}
 800e2fe:	6819      	ldr	r1, [r3, #0]
 800e300:	6808      	ldr	r0, [r1, #0]
 800e302:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e306:	f01e 0f10 	tst.w	lr, #16
 800e30a:	bf08      	it	eq
 800e30c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e310:	f380 8809 	msr	PSP, r0
 800e314:	f3bf 8f6f 	isb	sy
 800e318:	4770      	bx	lr
 800e31a:	bf00      	nop
 800e31c:	f3af 8000 	nop.w

0800e320 <pxCurrentTCBConst>:
 800e320:	20000fec 	.word	0x20000fec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e324:	bf00      	nop
 800e326:	bf00      	nop

0800e328 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e328:	b580      	push	{r7, lr}
 800e32a:	b082      	sub	sp, #8
 800e32c:	af00      	add	r7, sp, #0
	__asm volatile
 800e32e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e332:	f383 8811 	msr	BASEPRI, r3
 800e336:	f3bf 8f6f 	isb	sy
 800e33a:	f3bf 8f4f 	dsb	sy
 800e33e:	607b      	str	r3, [r7, #4]
}
 800e340:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e342:	f7fe fb07 	bl	800c954 <xTaskIncrementTick>
 800e346:	4603      	mov	r3, r0
 800e348:	2b00      	cmp	r3, #0
 800e34a:	d003      	beq.n	800e354 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e34c:	4b06      	ldr	r3, [pc, #24]	; (800e368 <xPortSysTickHandler+0x40>)
 800e34e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e352:	601a      	str	r2, [r3, #0]
 800e354:	2300      	movs	r3, #0
 800e356:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e358:	683b      	ldr	r3, [r7, #0]
 800e35a:	f383 8811 	msr	BASEPRI, r3
}
 800e35e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e360:	bf00      	nop
 800e362:	3708      	adds	r7, #8
 800e364:	46bd      	mov	sp, r7
 800e366:	bd80      	pop	{r7, pc}
 800e368:	e000ed04 	.word	0xe000ed04

0800e36c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e36c:	b480      	push	{r7}
 800e36e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e370:	4b0b      	ldr	r3, [pc, #44]	; (800e3a0 <vPortSetupTimerInterrupt+0x34>)
 800e372:	2200      	movs	r2, #0
 800e374:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e376:	4b0b      	ldr	r3, [pc, #44]	; (800e3a4 <vPortSetupTimerInterrupt+0x38>)
 800e378:	2200      	movs	r2, #0
 800e37a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e37c:	4b0a      	ldr	r3, [pc, #40]	; (800e3a8 <vPortSetupTimerInterrupt+0x3c>)
 800e37e:	681b      	ldr	r3, [r3, #0]
 800e380:	4a0a      	ldr	r2, [pc, #40]	; (800e3ac <vPortSetupTimerInterrupt+0x40>)
 800e382:	fba2 2303 	umull	r2, r3, r2, r3
 800e386:	099b      	lsrs	r3, r3, #6
 800e388:	4a09      	ldr	r2, [pc, #36]	; (800e3b0 <vPortSetupTimerInterrupt+0x44>)
 800e38a:	3b01      	subs	r3, #1
 800e38c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e38e:	4b04      	ldr	r3, [pc, #16]	; (800e3a0 <vPortSetupTimerInterrupt+0x34>)
 800e390:	2207      	movs	r2, #7
 800e392:	601a      	str	r2, [r3, #0]
}
 800e394:	bf00      	nop
 800e396:	46bd      	mov	sp, r7
 800e398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e39c:	4770      	bx	lr
 800e39e:	bf00      	nop
 800e3a0:	e000e010 	.word	0xe000e010
 800e3a4:	e000e018 	.word	0xe000e018
 800e3a8:	20000008 	.word	0x20000008
 800e3ac:	10624dd3 	.word	0x10624dd3
 800e3b0:	e000e014 	.word	0xe000e014

0800e3b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e3b4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800e3c4 <vPortEnableVFP+0x10>
 800e3b8:	6801      	ldr	r1, [r0, #0]
 800e3ba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800e3be:	6001      	str	r1, [r0, #0]
 800e3c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e3c2:	bf00      	nop
 800e3c4:	e000ed88 	.word	0xe000ed88

0800e3c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800e3c8:	b480      	push	{r7}
 800e3ca:	b085      	sub	sp, #20
 800e3cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800e3ce:	f3ef 8305 	mrs	r3, IPSR
 800e3d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800e3d4:	68fb      	ldr	r3, [r7, #12]
 800e3d6:	2b0f      	cmp	r3, #15
 800e3d8:	d914      	bls.n	800e404 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800e3da:	4a17      	ldr	r2, [pc, #92]	; (800e438 <vPortValidateInterruptPriority+0x70>)
 800e3dc:	68fb      	ldr	r3, [r7, #12]
 800e3de:	4413      	add	r3, r2
 800e3e0:	781b      	ldrb	r3, [r3, #0]
 800e3e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800e3e4:	4b15      	ldr	r3, [pc, #84]	; (800e43c <vPortValidateInterruptPriority+0x74>)
 800e3e6:	781b      	ldrb	r3, [r3, #0]
 800e3e8:	7afa      	ldrb	r2, [r7, #11]
 800e3ea:	429a      	cmp	r2, r3
 800e3ec:	d20a      	bcs.n	800e404 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800e3ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3f2:	f383 8811 	msr	BASEPRI, r3
 800e3f6:	f3bf 8f6f 	isb	sy
 800e3fa:	f3bf 8f4f 	dsb	sy
 800e3fe:	607b      	str	r3, [r7, #4]
}
 800e400:	bf00      	nop
 800e402:	e7fe      	b.n	800e402 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800e404:	4b0e      	ldr	r3, [pc, #56]	; (800e440 <vPortValidateInterruptPriority+0x78>)
 800e406:	681b      	ldr	r3, [r3, #0]
 800e408:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800e40c:	4b0d      	ldr	r3, [pc, #52]	; (800e444 <vPortValidateInterruptPriority+0x7c>)
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	429a      	cmp	r2, r3
 800e412:	d90a      	bls.n	800e42a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800e414:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e418:	f383 8811 	msr	BASEPRI, r3
 800e41c:	f3bf 8f6f 	isb	sy
 800e420:	f3bf 8f4f 	dsb	sy
 800e424:	603b      	str	r3, [r7, #0]
}
 800e426:	bf00      	nop
 800e428:	e7fe      	b.n	800e428 <vPortValidateInterruptPriority+0x60>
	}
 800e42a:	bf00      	nop
 800e42c:	3714      	adds	r7, #20
 800e42e:	46bd      	mov	sp, r7
 800e430:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e434:	4770      	bx	lr
 800e436:	bf00      	nop
 800e438:	e000e3f0 	.word	0xe000e3f0
 800e43c:	20001618 	.word	0x20001618
 800e440:	e000ed0c 	.word	0xe000ed0c
 800e444:	2000161c 	.word	0x2000161c

0800e448 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e448:	b580      	push	{r7, lr}
 800e44a:	b08a      	sub	sp, #40	; 0x28
 800e44c:	af00      	add	r7, sp, #0
 800e44e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e450:	2300      	movs	r3, #0
 800e452:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e454:	f7fe f9b0 	bl	800c7b8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e458:	4b5b      	ldr	r3, [pc, #364]	; (800e5c8 <pvPortMalloc+0x180>)
 800e45a:	681b      	ldr	r3, [r3, #0]
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d101      	bne.n	800e464 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e460:	f000 f920 	bl	800e6a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e464:	4b59      	ldr	r3, [pc, #356]	; (800e5cc <pvPortMalloc+0x184>)
 800e466:	681a      	ldr	r2, [r3, #0]
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	4013      	ands	r3, r2
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	f040 8093 	bne.w	800e598 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	2b00      	cmp	r3, #0
 800e476:	d01d      	beq.n	800e4b4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800e478:	2208      	movs	r2, #8
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	4413      	add	r3, r2
 800e47e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	f003 0307 	and.w	r3, r3, #7
 800e486:	2b00      	cmp	r3, #0
 800e488:	d014      	beq.n	800e4b4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	f023 0307 	bic.w	r3, r3, #7
 800e490:	3308      	adds	r3, #8
 800e492:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	f003 0307 	and.w	r3, r3, #7
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d00a      	beq.n	800e4b4 <pvPortMalloc+0x6c>
	__asm volatile
 800e49e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4a2:	f383 8811 	msr	BASEPRI, r3
 800e4a6:	f3bf 8f6f 	isb	sy
 800e4aa:	f3bf 8f4f 	dsb	sy
 800e4ae:	617b      	str	r3, [r7, #20]
}
 800e4b0:	bf00      	nop
 800e4b2:	e7fe      	b.n	800e4b2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d06e      	beq.n	800e598 <pvPortMalloc+0x150>
 800e4ba:	4b45      	ldr	r3, [pc, #276]	; (800e5d0 <pvPortMalloc+0x188>)
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	687a      	ldr	r2, [r7, #4]
 800e4c0:	429a      	cmp	r2, r3
 800e4c2:	d869      	bhi.n	800e598 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e4c4:	4b43      	ldr	r3, [pc, #268]	; (800e5d4 <pvPortMalloc+0x18c>)
 800e4c6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e4c8:	4b42      	ldr	r3, [pc, #264]	; (800e5d4 <pvPortMalloc+0x18c>)
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e4ce:	e004      	b.n	800e4da <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800e4d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4d2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e4d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4d6:	681b      	ldr	r3, [r3, #0]
 800e4d8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e4da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4dc:	685b      	ldr	r3, [r3, #4]
 800e4de:	687a      	ldr	r2, [r7, #4]
 800e4e0:	429a      	cmp	r2, r3
 800e4e2:	d903      	bls.n	800e4ec <pvPortMalloc+0xa4>
 800e4e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	2b00      	cmp	r3, #0
 800e4ea:	d1f1      	bne.n	800e4d0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e4ec:	4b36      	ldr	r3, [pc, #216]	; (800e5c8 <pvPortMalloc+0x180>)
 800e4ee:	681b      	ldr	r3, [r3, #0]
 800e4f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e4f2:	429a      	cmp	r2, r3
 800e4f4:	d050      	beq.n	800e598 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e4f6:	6a3b      	ldr	r3, [r7, #32]
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	2208      	movs	r2, #8
 800e4fc:	4413      	add	r3, r2
 800e4fe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e502:	681a      	ldr	r2, [r3, #0]
 800e504:	6a3b      	ldr	r3, [r7, #32]
 800e506:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e50a:	685a      	ldr	r2, [r3, #4]
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	1ad2      	subs	r2, r2, r3
 800e510:	2308      	movs	r3, #8
 800e512:	005b      	lsls	r3, r3, #1
 800e514:	429a      	cmp	r2, r3
 800e516:	d91f      	bls.n	800e558 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e518:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	4413      	add	r3, r2
 800e51e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e520:	69bb      	ldr	r3, [r7, #24]
 800e522:	f003 0307 	and.w	r3, r3, #7
 800e526:	2b00      	cmp	r3, #0
 800e528:	d00a      	beq.n	800e540 <pvPortMalloc+0xf8>
	__asm volatile
 800e52a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e52e:	f383 8811 	msr	BASEPRI, r3
 800e532:	f3bf 8f6f 	isb	sy
 800e536:	f3bf 8f4f 	dsb	sy
 800e53a:	613b      	str	r3, [r7, #16]
}
 800e53c:	bf00      	nop
 800e53e:	e7fe      	b.n	800e53e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e542:	685a      	ldr	r2, [r3, #4]
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	1ad2      	subs	r2, r2, r3
 800e548:	69bb      	ldr	r3, [r7, #24]
 800e54a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e54c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e54e:	687a      	ldr	r2, [r7, #4]
 800e550:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e552:	69b8      	ldr	r0, [r7, #24]
 800e554:	f000 f908 	bl	800e768 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e558:	4b1d      	ldr	r3, [pc, #116]	; (800e5d0 <pvPortMalloc+0x188>)
 800e55a:	681a      	ldr	r2, [r3, #0]
 800e55c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e55e:	685b      	ldr	r3, [r3, #4]
 800e560:	1ad3      	subs	r3, r2, r3
 800e562:	4a1b      	ldr	r2, [pc, #108]	; (800e5d0 <pvPortMalloc+0x188>)
 800e564:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e566:	4b1a      	ldr	r3, [pc, #104]	; (800e5d0 <pvPortMalloc+0x188>)
 800e568:	681a      	ldr	r2, [r3, #0]
 800e56a:	4b1b      	ldr	r3, [pc, #108]	; (800e5d8 <pvPortMalloc+0x190>)
 800e56c:	681b      	ldr	r3, [r3, #0]
 800e56e:	429a      	cmp	r2, r3
 800e570:	d203      	bcs.n	800e57a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e572:	4b17      	ldr	r3, [pc, #92]	; (800e5d0 <pvPortMalloc+0x188>)
 800e574:	681b      	ldr	r3, [r3, #0]
 800e576:	4a18      	ldr	r2, [pc, #96]	; (800e5d8 <pvPortMalloc+0x190>)
 800e578:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e57a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e57c:	685a      	ldr	r2, [r3, #4]
 800e57e:	4b13      	ldr	r3, [pc, #76]	; (800e5cc <pvPortMalloc+0x184>)
 800e580:	681b      	ldr	r3, [r3, #0]
 800e582:	431a      	orrs	r2, r3
 800e584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e586:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e58a:	2200      	movs	r2, #0
 800e58c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800e58e:	4b13      	ldr	r3, [pc, #76]	; (800e5dc <pvPortMalloc+0x194>)
 800e590:	681b      	ldr	r3, [r3, #0]
 800e592:	3301      	adds	r3, #1
 800e594:	4a11      	ldr	r2, [pc, #68]	; (800e5dc <pvPortMalloc+0x194>)
 800e596:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e598:	f7fe f91c 	bl	800c7d4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e59c:	69fb      	ldr	r3, [r7, #28]
 800e59e:	f003 0307 	and.w	r3, r3, #7
 800e5a2:	2b00      	cmp	r3, #0
 800e5a4:	d00a      	beq.n	800e5bc <pvPortMalloc+0x174>
	__asm volatile
 800e5a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5aa:	f383 8811 	msr	BASEPRI, r3
 800e5ae:	f3bf 8f6f 	isb	sy
 800e5b2:	f3bf 8f4f 	dsb	sy
 800e5b6:	60fb      	str	r3, [r7, #12]
}
 800e5b8:	bf00      	nop
 800e5ba:	e7fe      	b.n	800e5ba <pvPortMalloc+0x172>
	return pvReturn;
 800e5bc:	69fb      	ldr	r3, [r7, #28]
}
 800e5be:	4618      	mov	r0, r3
 800e5c0:	3728      	adds	r7, #40	; 0x28
 800e5c2:	46bd      	mov	sp, r7
 800e5c4:	bd80      	pop	{r7, pc}
 800e5c6:	bf00      	nop
 800e5c8:	20009568 	.word	0x20009568
 800e5cc:	2000957c 	.word	0x2000957c
 800e5d0:	2000956c 	.word	0x2000956c
 800e5d4:	20009560 	.word	0x20009560
 800e5d8:	20009570 	.word	0x20009570
 800e5dc:	20009574 	.word	0x20009574

0800e5e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e5e0:	b580      	push	{r7, lr}
 800e5e2:	b086      	sub	sp, #24
 800e5e4:	af00      	add	r7, sp, #0
 800e5e6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d04d      	beq.n	800e68e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e5f2:	2308      	movs	r3, #8
 800e5f4:	425b      	negs	r3, r3
 800e5f6:	697a      	ldr	r2, [r7, #20]
 800e5f8:	4413      	add	r3, r2
 800e5fa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e5fc:	697b      	ldr	r3, [r7, #20]
 800e5fe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e600:	693b      	ldr	r3, [r7, #16]
 800e602:	685a      	ldr	r2, [r3, #4]
 800e604:	4b24      	ldr	r3, [pc, #144]	; (800e698 <vPortFree+0xb8>)
 800e606:	681b      	ldr	r3, [r3, #0]
 800e608:	4013      	ands	r3, r2
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d10a      	bne.n	800e624 <vPortFree+0x44>
	__asm volatile
 800e60e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e612:	f383 8811 	msr	BASEPRI, r3
 800e616:	f3bf 8f6f 	isb	sy
 800e61a:	f3bf 8f4f 	dsb	sy
 800e61e:	60fb      	str	r3, [r7, #12]
}
 800e620:	bf00      	nop
 800e622:	e7fe      	b.n	800e622 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e624:	693b      	ldr	r3, [r7, #16]
 800e626:	681b      	ldr	r3, [r3, #0]
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d00a      	beq.n	800e642 <vPortFree+0x62>
	__asm volatile
 800e62c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e630:	f383 8811 	msr	BASEPRI, r3
 800e634:	f3bf 8f6f 	isb	sy
 800e638:	f3bf 8f4f 	dsb	sy
 800e63c:	60bb      	str	r3, [r7, #8]
}
 800e63e:	bf00      	nop
 800e640:	e7fe      	b.n	800e640 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e642:	693b      	ldr	r3, [r7, #16]
 800e644:	685a      	ldr	r2, [r3, #4]
 800e646:	4b14      	ldr	r3, [pc, #80]	; (800e698 <vPortFree+0xb8>)
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	4013      	ands	r3, r2
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	d01e      	beq.n	800e68e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e650:	693b      	ldr	r3, [r7, #16]
 800e652:	681b      	ldr	r3, [r3, #0]
 800e654:	2b00      	cmp	r3, #0
 800e656:	d11a      	bne.n	800e68e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e658:	693b      	ldr	r3, [r7, #16]
 800e65a:	685a      	ldr	r2, [r3, #4]
 800e65c:	4b0e      	ldr	r3, [pc, #56]	; (800e698 <vPortFree+0xb8>)
 800e65e:	681b      	ldr	r3, [r3, #0]
 800e660:	43db      	mvns	r3, r3
 800e662:	401a      	ands	r2, r3
 800e664:	693b      	ldr	r3, [r7, #16]
 800e666:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e668:	f7fe f8a6 	bl	800c7b8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e66c:	693b      	ldr	r3, [r7, #16]
 800e66e:	685a      	ldr	r2, [r3, #4]
 800e670:	4b0a      	ldr	r3, [pc, #40]	; (800e69c <vPortFree+0xbc>)
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	4413      	add	r3, r2
 800e676:	4a09      	ldr	r2, [pc, #36]	; (800e69c <vPortFree+0xbc>)
 800e678:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e67a:	6938      	ldr	r0, [r7, #16]
 800e67c:	f000 f874 	bl	800e768 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800e680:	4b07      	ldr	r3, [pc, #28]	; (800e6a0 <vPortFree+0xc0>)
 800e682:	681b      	ldr	r3, [r3, #0]
 800e684:	3301      	adds	r3, #1
 800e686:	4a06      	ldr	r2, [pc, #24]	; (800e6a0 <vPortFree+0xc0>)
 800e688:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800e68a:	f7fe f8a3 	bl	800c7d4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e68e:	bf00      	nop
 800e690:	3718      	adds	r7, #24
 800e692:	46bd      	mov	sp, r7
 800e694:	bd80      	pop	{r7, pc}
 800e696:	bf00      	nop
 800e698:	2000957c 	.word	0x2000957c
 800e69c:	2000956c 	.word	0x2000956c
 800e6a0:	20009578 	.word	0x20009578

0800e6a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e6a4:	b480      	push	{r7}
 800e6a6:	b085      	sub	sp, #20
 800e6a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e6aa:	f647 7340 	movw	r3, #32576	; 0x7f40
 800e6ae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e6b0:	4b27      	ldr	r3, [pc, #156]	; (800e750 <prvHeapInit+0xac>)
 800e6b2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e6b4:	68fb      	ldr	r3, [r7, #12]
 800e6b6:	f003 0307 	and.w	r3, r3, #7
 800e6ba:	2b00      	cmp	r3, #0
 800e6bc:	d00c      	beq.n	800e6d8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e6be:	68fb      	ldr	r3, [r7, #12]
 800e6c0:	3307      	adds	r3, #7
 800e6c2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	f023 0307 	bic.w	r3, r3, #7
 800e6ca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e6cc:	68ba      	ldr	r2, [r7, #8]
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	1ad3      	subs	r3, r2, r3
 800e6d2:	4a1f      	ldr	r2, [pc, #124]	; (800e750 <prvHeapInit+0xac>)
 800e6d4:	4413      	add	r3, r2
 800e6d6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e6d8:	68fb      	ldr	r3, [r7, #12]
 800e6da:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e6dc:	4a1d      	ldr	r2, [pc, #116]	; (800e754 <prvHeapInit+0xb0>)
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e6e2:	4b1c      	ldr	r3, [pc, #112]	; (800e754 <prvHeapInit+0xb0>)
 800e6e4:	2200      	movs	r2, #0
 800e6e6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	68ba      	ldr	r2, [r7, #8]
 800e6ec:	4413      	add	r3, r2
 800e6ee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e6f0:	2208      	movs	r2, #8
 800e6f2:	68fb      	ldr	r3, [r7, #12]
 800e6f4:	1a9b      	subs	r3, r3, r2
 800e6f6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	f023 0307 	bic.w	r3, r3, #7
 800e6fe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	4a15      	ldr	r2, [pc, #84]	; (800e758 <prvHeapInit+0xb4>)
 800e704:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e706:	4b14      	ldr	r3, [pc, #80]	; (800e758 <prvHeapInit+0xb4>)
 800e708:	681b      	ldr	r3, [r3, #0]
 800e70a:	2200      	movs	r2, #0
 800e70c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e70e:	4b12      	ldr	r3, [pc, #72]	; (800e758 <prvHeapInit+0xb4>)
 800e710:	681b      	ldr	r3, [r3, #0]
 800e712:	2200      	movs	r2, #0
 800e714:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e71a:	683b      	ldr	r3, [r7, #0]
 800e71c:	68fa      	ldr	r2, [r7, #12]
 800e71e:	1ad2      	subs	r2, r2, r3
 800e720:	683b      	ldr	r3, [r7, #0]
 800e722:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e724:	4b0c      	ldr	r3, [pc, #48]	; (800e758 <prvHeapInit+0xb4>)
 800e726:	681a      	ldr	r2, [r3, #0]
 800e728:	683b      	ldr	r3, [r7, #0]
 800e72a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e72c:	683b      	ldr	r3, [r7, #0]
 800e72e:	685b      	ldr	r3, [r3, #4]
 800e730:	4a0a      	ldr	r2, [pc, #40]	; (800e75c <prvHeapInit+0xb8>)
 800e732:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e734:	683b      	ldr	r3, [r7, #0]
 800e736:	685b      	ldr	r3, [r3, #4]
 800e738:	4a09      	ldr	r2, [pc, #36]	; (800e760 <prvHeapInit+0xbc>)
 800e73a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e73c:	4b09      	ldr	r3, [pc, #36]	; (800e764 <prvHeapInit+0xc0>)
 800e73e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800e742:	601a      	str	r2, [r3, #0]
}
 800e744:	bf00      	nop
 800e746:	3714      	adds	r7, #20
 800e748:	46bd      	mov	sp, r7
 800e74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e74e:	4770      	bx	lr
 800e750:	20001620 	.word	0x20001620
 800e754:	20009560 	.word	0x20009560
 800e758:	20009568 	.word	0x20009568
 800e75c:	20009570 	.word	0x20009570
 800e760:	2000956c 	.word	0x2000956c
 800e764:	2000957c 	.word	0x2000957c

0800e768 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e768:	b480      	push	{r7}
 800e76a:	b085      	sub	sp, #20
 800e76c:	af00      	add	r7, sp, #0
 800e76e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e770:	4b28      	ldr	r3, [pc, #160]	; (800e814 <prvInsertBlockIntoFreeList+0xac>)
 800e772:	60fb      	str	r3, [r7, #12]
 800e774:	e002      	b.n	800e77c <prvInsertBlockIntoFreeList+0x14>
 800e776:	68fb      	ldr	r3, [r7, #12]
 800e778:	681b      	ldr	r3, [r3, #0]
 800e77a:	60fb      	str	r3, [r7, #12]
 800e77c:	68fb      	ldr	r3, [r7, #12]
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	687a      	ldr	r2, [r7, #4]
 800e782:	429a      	cmp	r2, r3
 800e784:	d8f7      	bhi.n	800e776 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e786:	68fb      	ldr	r3, [r7, #12]
 800e788:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e78a:	68fb      	ldr	r3, [r7, #12]
 800e78c:	685b      	ldr	r3, [r3, #4]
 800e78e:	68ba      	ldr	r2, [r7, #8]
 800e790:	4413      	add	r3, r2
 800e792:	687a      	ldr	r2, [r7, #4]
 800e794:	429a      	cmp	r2, r3
 800e796:	d108      	bne.n	800e7aa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	685a      	ldr	r2, [r3, #4]
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	685b      	ldr	r3, [r3, #4]
 800e7a0:	441a      	add	r2, r3
 800e7a2:	68fb      	ldr	r3, [r7, #12]
 800e7a4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e7a6:	68fb      	ldr	r3, [r7, #12]
 800e7a8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	685b      	ldr	r3, [r3, #4]
 800e7b2:	68ba      	ldr	r2, [r7, #8]
 800e7b4:	441a      	add	r2, r3
 800e7b6:	68fb      	ldr	r3, [r7, #12]
 800e7b8:	681b      	ldr	r3, [r3, #0]
 800e7ba:	429a      	cmp	r2, r3
 800e7bc:	d118      	bne.n	800e7f0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e7be:	68fb      	ldr	r3, [r7, #12]
 800e7c0:	681a      	ldr	r2, [r3, #0]
 800e7c2:	4b15      	ldr	r3, [pc, #84]	; (800e818 <prvInsertBlockIntoFreeList+0xb0>)
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	429a      	cmp	r2, r3
 800e7c8:	d00d      	beq.n	800e7e6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	685a      	ldr	r2, [r3, #4]
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	681b      	ldr	r3, [r3, #0]
 800e7d2:	685b      	ldr	r3, [r3, #4]
 800e7d4:	441a      	add	r2, r3
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e7da:	68fb      	ldr	r3, [r7, #12]
 800e7dc:	681b      	ldr	r3, [r3, #0]
 800e7de:	681a      	ldr	r2, [r3, #0]
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	601a      	str	r2, [r3, #0]
 800e7e4:	e008      	b.n	800e7f8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e7e6:	4b0c      	ldr	r3, [pc, #48]	; (800e818 <prvInsertBlockIntoFreeList+0xb0>)
 800e7e8:	681a      	ldr	r2, [r3, #0]
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	601a      	str	r2, [r3, #0]
 800e7ee:	e003      	b.n	800e7f8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e7f0:	68fb      	ldr	r3, [r7, #12]
 800e7f2:	681a      	ldr	r2, [r3, #0]
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e7f8:	68fa      	ldr	r2, [r7, #12]
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	429a      	cmp	r2, r3
 800e7fe:	d002      	beq.n	800e806 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e800:	68fb      	ldr	r3, [r7, #12]
 800e802:	687a      	ldr	r2, [r7, #4]
 800e804:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e806:	bf00      	nop
 800e808:	3714      	adds	r7, #20
 800e80a:	46bd      	mov	sp, r7
 800e80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e810:	4770      	bx	lr
 800e812:	bf00      	nop
 800e814:	20009560 	.word	0x20009560
 800e818:	20009568 	.word	0x20009568

0800e81c <__cvt>:
 800e81c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e820:	ec55 4b10 	vmov	r4, r5, d0
 800e824:	2d00      	cmp	r5, #0
 800e826:	460e      	mov	r6, r1
 800e828:	4619      	mov	r1, r3
 800e82a:	462b      	mov	r3, r5
 800e82c:	bfbb      	ittet	lt
 800e82e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800e832:	461d      	movlt	r5, r3
 800e834:	2300      	movge	r3, #0
 800e836:	232d      	movlt	r3, #45	; 0x2d
 800e838:	700b      	strb	r3, [r1, #0]
 800e83a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e83c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800e840:	4691      	mov	r9, r2
 800e842:	f023 0820 	bic.w	r8, r3, #32
 800e846:	bfbc      	itt	lt
 800e848:	4622      	movlt	r2, r4
 800e84a:	4614      	movlt	r4, r2
 800e84c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e850:	d005      	beq.n	800e85e <__cvt+0x42>
 800e852:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e856:	d100      	bne.n	800e85a <__cvt+0x3e>
 800e858:	3601      	adds	r6, #1
 800e85a:	2102      	movs	r1, #2
 800e85c:	e000      	b.n	800e860 <__cvt+0x44>
 800e85e:	2103      	movs	r1, #3
 800e860:	ab03      	add	r3, sp, #12
 800e862:	9301      	str	r3, [sp, #4]
 800e864:	ab02      	add	r3, sp, #8
 800e866:	9300      	str	r3, [sp, #0]
 800e868:	ec45 4b10 	vmov	d0, r4, r5
 800e86c:	4653      	mov	r3, sl
 800e86e:	4632      	mov	r2, r6
 800e870:	f000 fe9a 	bl	800f5a8 <_dtoa_r>
 800e874:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e878:	4607      	mov	r7, r0
 800e87a:	d102      	bne.n	800e882 <__cvt+0x66>
 800e87c:	f019 0f01 	tst.w	r9, #1
 800e880:	d022      	beq.n	800e8c8 <__cvt+0xac>
 800e882:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e886:	eb07 0906 	add.w	r9, r7, r6
 800e88a:	d110      	bne.n	800e8ae <__cvt+0x92>
 800e88c:	783b      	ldrb	r3, [r7, #0]
 800e88e:	2b30      	cmp	r3, #48	; 0x30
 800e890:	d10a      	bne.n	800e8a8 <__cvt+0x8c>
 800e892:	2200      	movs	r2, #0
 800e894:	2300      	movs	r3, #0
 800e896:	4620      	mov	r0, r4
 800e898:	4629      	mov	r1, r5
 800e89a:	f7f2 f91d 	bl	8000ad8 <__aeabi_dcmpeq>
 800e89e:	b918      	cbnz	r0, 800e8a8 <__cvt+0x8c>
 800e8a0:	f1c6 0601 	rsb	r6, r6, #1
 800e8a4:	f8ca 6000 	str.w	r6, [sl]
 800e8a8:	f8da 3000 	ldr.w	r3, [sl]
 800e8ac:	4499      	add	r9, r3
 800e8ae:	2200      	movs	r2, #0
 800e8b0:	2300      	movs	r3, #0
 800e8b2:	4620      	mov	r0, r4
 800e8b4:	4629      	mov	r1, r5
 800e8b6:	f7f2 f90f 	bl	8000ad8 <__aeabi_dcmpeq>
 800e8ba:	b108      	cbz	r0, 800e8c0 <__cvt+0xa4>
 800e8bc:	f8cd 900c 	str.w	r9, [sp, #12]
 800e8c0:	2230      	movs	r2, #48	; 0x30
 800e8c2:	9b03      	ldr	r3, [sp, #12]
 800e8c4:	454b      	cmp	r3, r9
 800e8c6:	d307      	bcc.n	800e8d8 <__cvt+0xbc>
 800e8c8:	9b03      	ldr	r3, [sp, #12]
 800e8ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e8cc:	1bdb      	subs	r3, r3, r7
 800e8ce:	4638      	mov	r0, r7
 800e8d0:	6013      	str	r3, [r2, #0]
 800e8d2:	b004      	add	sp, #16
 800e8d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e8d8:	1c59      	adds	r1, r3, #1
 800e8da:	9103      	str	r1, [sp, #12]
 800e8dc:	701a      	strb	r2, [r3, #0]
 800e8de:	e7f0      	b.n	800e8c2 <__cvt+0xa6>

0800e8e0 <__exponent>:
 800e8e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e8e2:	4603      	mov	r3, r0
 800e8e4:	2900      	cmp	r1, #0
 800e8e6:	bfb8      	it	lt
 800e8e8:	4249      	neglt	r1, r1
 800e8ea:	f803 2b02 	strb.w	r2, [r3], #2
 800e8ee:	bfb4      	ite	lt
 800e8f0:	222d      	movlt	r2, #45	; 0x2d
 800e8f2:	222b      	movge	r2, #43	; 0x2b
 800e8f4:	2909      	cmp	r1, #9
 800e8f6:	7042      	strb	r2, [r0, #1]
 800e8f8:	dd2a      	ble.n	800e950 <__exponent+0x70>
 800e8fa:	f10d 0207 	add.w	r2, sp, #7
 800e8fe:	4617      	mov	r7, r2
 800e900:	260a      	movs	r6, #10
 800e902:	4694      	mov	ip, r2
 800e904:	fb91 f5f6 	sdiv	r5, r1, r6
 800e908:	fb06 1415 	mls	r4, r6, r5, r1
 800e90c:	3430      	adds	r4, #48	; 0x30
 800e90e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800e912:	460c      	mov	r4, r1
 800e914:	2c63      	cmp	r4, #99	; 0x63
 800e916:	f102 32ff 	add.w	r2, r2, #4294967295
 800e91a:	4629      	mov	r1, r5
 800e91c:	dcf1      	bgt.n	800e902 <__exponent+0x22>
 800e91e:	3130      	adds	r1, #48	; 0x30
 800e920:	f1ac 0402 	sub.w	r4, ip, #2
 800e924:	f802 1c01 	strb.w	r1, [r2, #-1]
 800e928:	1c41      	adds	r1, r0, #1
 800e92a:	4622      	mov	r2, r4
 800e92c:	42ba      	cmp	r2, r7
 800e92e:	d30a      	bcc.n	800e946 <__exponent+0x66>
 800e930:	f10d 0209 	add.w	r2, sp, #9
 800e934:	eba2 020c 	sub.w	r2, r2, ip
 800e938:	42bc      	cmp	r4, r7
 800e93a:	bf88      	it	hi
 800e93c:	2200      	movhi	r2, #0
 800e93e:	4413      	add	r3, r2
 800e940:	1a18      	subs	r0, r3, r0
 800e942:	b003      	add	sp, #12
 800e944:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e946:	f812 5b01 	ldrb.w	r5, [r2], #1
 800e94a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800e94e:	e7ed      	b.n	800e92c <__exponent+0x4c>
 800e950:	2330      	movs	r3, #48	; 0x30
 800e952:	3130      	adds	r1, #48	; 0x30
 800e954:	7083      	strb	r3, [r0, #2]
 800e956:	70c1      	strb	r1, [r0, #3]
 800e958:	1d03      	adds	r3, r0, #4
 800e95a:	e7f1      	b.n	800e940 <__exponent+0x60>

0800e95c <_printf_float>:
 800e95c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e960:	ed2d 8b02 	vpush	{d8}
 800e964:	b08d      	sub	sp, #52	; 0x34
 800e966:	460c      	mov	r4, r1
 800e968:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800e96c:	4616      	mov	r6, r2
 800e96e:	461f      	mov	r7, r3
 800e970:	4605      	mov	r5, r0
 800e972:	f000 fcb5 	bl	800f2e0 <_localeconv_r>
 800e976:	f8d0 a000 	ldr.w	sl, [r0]
 800e97a:	4650      	mov	r0, sl
 800e97c:	f7f1 fc80 	bl	8000280 <strlen>
 800e980:	2300      	movs	r3, #0
 800e982:	930a      	str	r3, [sp, #40]	; 0x28
 800e984:	6823      	ldr	r3, [r4, #0]
 800e986:	9305      	str	r3, [sp, #20]
 800e988:	f8d8 3000 	ldr.w	r3, [r8]
 800e98c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800e990:	3307      	adds	r3, #7
 800e992:	f023 0307 	bic.w	r3, r3, #7
 800e996:	f103 0208 	add.w	r2, r3, #8
 800e99a:	f8c8 2000 	str.w	r2, [r8]
 800e99e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e9a2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e9a6:	9307      	str	r3, [sp, #28]
 800e9a8:	f8cd 8018 	str.w	r8, [sp, #24]
 800e9ac:	ee08 0a10 	vmov	s16, r0
 800e9b0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800e9b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e9b8:	4b9e      	ldr	r3, [pc, #632]	; (800ec34 <_printf_float+0x2d8>)
 800e9ba:	f04f 32ff 	mov.w	r2, #4294967295
 800e9be:	f7f2 f8bd 	bl	8000b3c <__aeabi_dcmpun>
 800e9c2:	bb88      	cbnz	r0, 800ea28 <_printf_float+0xcc>
 800e9c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e9c8:	4b9a      	ldr	r3, [pc, #616]	; (800ec34 <_printf_float+0x2d8>)
 800e9ca:	f04f 32ff 	mov.w	r2, #4294967295
 800e9ce:	f7f2 f897 	bl	8000b00 <__aeabi_dcmple>
 800e9d2:	bb48      	cbnz	r0, 800ea28 <_printf_float+0xcc>
 800e9d4:	2200      	movs	r2, #0
 800e9d6:	2300      	movs	r3, #0
 800e9d8:	4640      	mov	r0, r8
 800e9da:	4649      	mov	r1, r9
 800e9dc:	f7f2 f886 	bl	8000aec <__aeabi_dcmplt>
 800e9e0:	b110      	cbz	r0, 800e9e8 <_printf_float+0x8c>
 800e9e2:	232d      	movs	r3, #45	; 0x2d
 800e9e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e9e8:	4a93      	ldr	r2, [pc, #588]	; (800ec38 <_printf_float+0x2dc>)
 800e9ea:	4b94      	ldr	r3, [pc, #592]	; (800ec3c <_printf_float+0x2e0>)
 800e9ec:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800e9f0:	bf94      	ite	ls
 800e9f2:	4690      	movls	r8, r2
 800e9f4:	4698      	movhi	r8, r3
 800e9f6:	2303      	movs	r3, #3
 800e9f8:	6123      	str	r3, [r4, #16]
 800e9fa:	9b05      	ldr	r3, [sp, #20]
 800e9fc:	f023 0304 	bic.w	r3, r3, #4
 800ea00:	6023      	str	r3, [r4, #0]
 800ea02:	f04f 0900 	mov.w	r9, #0
 800ea06:	9700      	str	r7, [sp, #0]
 800ea08:	4633      	mov	r3, r6
 800ea0a:	aa0b      	add	r2, sp, #44	; 0x2c
 800ea0c:	4621      	mov	r1, r4
 800ea0e:	4628      	mov	r0, r5
 800ea10:	f000 f9da 	bl	800edc8 <_printf_common>
 800ea14:	3001      	adds	r0, #1
 800ea16:	f040 8090 	bne.w	800eb3a <_printf_float+0x1de>
 800ea1a:	f04f 30ff 	mov.w	r0, #4294967295
 800ea1e:	b00d      	add	sp, #52	; 0x34
 800ea20:	ecbd 8b02 	vpop	{d8}
 800ea24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea28:	4642      	mov	r2, r8
 800ea2a:	464b      	mov	r3, r9
 800ea2c:	4640      	mov	r0, r8
 800ea2e:	4649      	mov	r1, r9
 800ea30:	f7f2 f884 	bl	8000b3c <__aeabi_dcmpun>
 800ea34:	b140      	cbz	r0, 800ea48 <_printf_float+0xec>
 800ea36:	464b      	mov	r3, r9
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	bfbc      	itt	lt
 800ea3c:	232d      	movlt	r3, #45	; 0x2d
 800ea3e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ea42:	4a7f      	ldr	r2, [pc, #508]	; (800ec40 <_printf_float+0x2e4>)
 800ea44:	4b7f      	ldr	r3, [pc, #508]	; (800ec44 <_printf_float+0x2e8>)
 800ea46:	e7d1      	b.n	800e9ec <_printf_float+0x90>
 800ea48:	6863      	ldr	r3, [r4, #4]
 800ea4a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800ea4e:	9206      	str	r2, [sp, #24]
 800ea50:	1c5a      	adds	r2, r3, #1
 800ea52:	d13f      	bne.n	800ead4 <_printf_float+0x178>
 800ea54:	2306      	movs	r3, #6
 800ea56:	6063      	str	r3, [r4, #4]
 800ea58:	9b05      	ldr	r3, [sp, #20]
 800ea5a:	6861      	ldr	r1, [r4, #4]
 800ea5c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800ea60:	2300      	movs	r3, #0
 800ea62:	9303      	str	r3, [sp, #12]
 800ea64:	ab0a      	add	r3, sp, #40	; 0x28
 800ea66:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ea6a:	ab09      	add	r3, sp, #36	; 0x24
 800ea6c:	ec49 8b10 	vmov	d0, r8, r9
 800ea70:	9300      	str	r3, [sp, #0]
 800ea72:	6022      	str	r2, [r4, #0]
 800ea74:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ea78:	4628      	mov	r0, r5
 800ea7a:	f7ff fecf 	bl	800e81c <__cvt>
 800ea7e:	9b06      	ldr	r3, [sp, #24]
 800ea80:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ea82:	2b47      	cmp	r3, #71	; 0x47
 800ea84:	4680      	mov	r8, r0
 800ea86:	d108      	bne.n	800ea9a <_printf_float+0x13e>
 800ea88:	1cc8      	adds	r0, r1, #3
 800ea8a:	db02      	blt.n	800ea92 <_printf_float+0x136>
 800ea8c:	6863      	ldr	r3, [r4, #4]
 800ea8e:	4299      	cmp	r1, r3
 800ea90:	dd41      	ble.n	800eb16 <_printf_float+0x1ba>
 800ea92:	f1ab 0302 	sub.w	r3, fp, #2
 800ea96:	fa5f fb83 	uxtb.w	fp, r3
 800ea9a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ea9e:	d820      	bhi.n	800eae2 <_printf_float+0x186>
 800eaa0:	3901      	subs	r1, #1
 800eaa2:	465a      	mov	r2, fp
 800eaa4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800eaa8:	9109      	str	r1, [sp, #36]	; 0x24
 800eaaa:	f7ff ff19 	bl	800e8e0 <__exponent>
 800eaae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eab0:	1813      	adds	r3, r2, r0
 800eab2:	2a01      	cmp	r2, #1
 800eab4:	4681      	mov	r9, r0
 800eab6:	6123      	str	r3, [r4, #16]
 800eab8:	dc02      	bgt.n	800eac0 <_printf_float+0x164>
 800eaba:	6822      	ldr	r2, [r4, #0]
 800eabc:	07d2      	lsls	r2, r2, #31
 800eabe:	d501      	bpl.n	800eac4 <_printf_float+0x168>
 800eac0:	3301      	adds	r3, #1
 800eac2:	6123      	str	r3, [r4, #16]
 800eac4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800eac8:	2b00      	cmp	r3, #0
 800eaca:	d09c      	beq.n	800ea06 <_printf_float+0xaa>
 800eacc:	232d      	movs	r3, #45	; 0x2d
 800eace:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ead2:	e798      	b.n	800ea06 <_printf_float+0xaa>
 800ead4:	9a06      	ldr	r2, [sp, #24]
 800ead6:	2a47      	cmp	r2, #71	; 0x47
 800ead8:	d1be      	bne.n	800ea58 <_printf_float+0xfc>
 800eada:	2b00      	cmp	r3, #0
 800eadc:	d1bc      	bne.n	800ea58 <_printf_float+0xfc>
 800eade:	2301      	movs	r3, #1
 800eae0:	e7b9      	b.n	800ea56 <_printf_float+0xfa>
 800eae2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800eae6:	d118      	bne.n	800eb1a <_printf_float+0x1be>
 800eae8:	2900      	cmp	r1, #0
 800eaea:	6863      	ldr	r3, [r4, #4]
 800eaec:	dd0b      	ble.n	800eb06 <_printf_float+0x1aa>
 800eaee:	6121      	str	r1, [r4, #16]
 800eaf0:	b913      	cbnz	r3, 800eaf8 <_printf_float+0x19c>
 800eaf2:	6822      	ldr	r2, [r4, #0]
 800eaf4:	07d0      	lsls	r0, r2, #31
 800eaf6:	d502      	bpl.n	800eafe <_printf_float+0x1a2>
 800eaf8:	3301      	adds	r3, #1
 800eafa:	440b      	add	r3, r1
 800eafc:	6123      	str	r3, [r4, #16]
 800eafe:	65a1      	str	r1, [r4, #88]	; 0x58
 800eb00:	f04f 0900 	mov.w	r9, #0
 800eb04:	e7de      	b.n	800eac4 <_printf_float+0x168>
 800eb06:	b913      	cbnz	r3, 800eb0e <_printf_float+0x1b2>
 800eb08:	6822      	ldr	r2, [r4, #0]
 800eb0a:	07d2      	lsls	r2, r2, #31
 800eb0c:	d501      	bpl.n	800eb12 <_printf_float+0x1b6>
 800eb0e:	3302      	adds	r3, #2
 800eb10:	e7f4      	b.n	800eafc <_printf_float+0x1a0>
 800eb12:	2301      	movs	r3, #1
 800eb14:	e7f2      	b.n	800eafc <_printf_float+0x1a0>
 800eb16:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800eb1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eb1c:	4299      	cmp	r1, r3
 800eb1e:	db05      	blt.n	800eb2c <_printf_float+0x1d0>
 800eb20:	6823      	ldr	r3, [r4, #0]
 800eb22:	6121      	str	r1, [r4, #16]
 800eb24:	07d8      	lsls	r0, r3, #31
 800eb26:	d5ea      	bpl.n	800eafe <_printf_float+0x1a2>
 800eb28:	1c4b      	adds	r3, r1, #1
 800eb2a:	e7e7      	b.n	800eafc <_printf_float+0x1a0>
 800eb2c:	2900      	cmp	r1, #0
 800eb2e:	bfd4      	ite	le
 800eb30:	f1c1 0202 	rsble	r2, r1, #2
 800eb34:	2201      	movgt	r2, #1
 800eb36:	4413      	add	r3, r2
 800eb38:	e7e0      	b.n	800eafc <_printf_float+0x1a0>
 800eb3a:	6823      	ldr	r3, [r4, #0]
 800eb3c:	055a      	lsls	r2, r3, #21
 800eb3e:	d407      	bmi.n	800eb50 <_printf_float+0x1f4>
 800eb40:	6923      	ldr	r3, [r4, #16]
 800eb42:	4642      	mov	r2, r8
 800eb44:	4631      	mov	r1, r6
 800eb46:	4628      	mov	r0, r5
 800eb48:	47b8      	blx	r7
 800eb4a:	3001      	adds	r0, #1
 800eb4c:	d12c      	bne.n	800eba8 <_printf_float+0x24c>
 800eb4e:	e764      	b.n	800ea1a <_printf_float+0xbe>
 800eb50:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800eb54:	f240 80e0 	bls.w	800ed18 <_printf_float+0x3bc>
 800eb58:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800eb5c:	2200      	movs	r2, #0
 800eb5e:	2300      	movs	r3, #0
 800eb60:	f7f1 ffba 	bl	8000ad8 <__aeabi_dcmpeq>
 800eb64:	2800      	cmp	r0, #0
 800eb66:	d034      	beq.n	800ebd2 <_printf_float+0x276>
 800eb68:	4a37      	ldr	r2, [pc, #220]	; (800ec48 <_printf_float+0x2ec>)
 800eb6a:	2301      	movs	r3, #1
 800eb6c:	4631      	mov	r1, r6
 800eb6e:	4628      	mov	r0, r5
 800eb70:	47b8      	blx	r7
 800eb72:	3001      	adds	r0, #1
 800eb74:	f43f af51 	beq.w	800ea1a <_printf_float+0xbe>
 800eb78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800eb7c:	429a      	cmp	r2, r3
 800eb7e:	db02      	blt.n	800eb86 <_printf_float+0x22a>
 800eb80:	6823      	ldr	r3, [r4, #0]
 800eb82:	07d8      	lsls	r0, r3, #31
 800eb84:	d510      	bpl.n	800eba8 <_printf_float+0x24c>
 800eb86:	ee18 3a10 	vmov	r3, s16
 800eb8a:	4652      	mov	r2, sl
 800eb8c:	4631      	mov	r1, r6
 800eb8e:	4628      	mov	r0, r5
 800eb90:	47b8      	blx	r7
 800eb92:	3001      	adds	r0, #1
 800eb94:	f43f af41 	beq.w	800ea1a <_printf_float+0xbe>
 800eb98:	f04f 0800 	mov.w	r8, #0
 800eb9c:	f104 091a 	add.w	r9, r4, #26
 800eba0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eba2:	3b01      	subs	r3, #1
 800eba4:	4543      	cmp	r3, r8
 800eba6:	dc09      	bgt.n	800ebbc <_printf_float+0x260>
 800eba8:	6823      	ldr	r3, [r4, #0]
 800ebaa:	079b      	lsls	r3, r3, #30
 800ebac:	f100 8107 	bmi.w	800edbe <_printf_float+0x462>
 800ebb0:	68e0      	ldr	r0, [r4, #12]
 800ebb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ebb4:	4298      	cmp	r0, r3
 800ebb6:	bfb8      	it	lt
 800ebb8:	4618      	movlt	r0, r3
 800ebba:	e730      	b.n	800ea1e <_printf_float+0xc2>
 800ebbc:	2301      	movs	r3, #1
 800ebbe:	464a      	mov	r2, r9
 800ebc0:	4631      	mov	r1, r6
 800ebc2:	4628      	mov	r0, r5
 800ebc4:	47b8      	blx	r7
 800ebc6:	3001      	adds	r0, #1
 800ebc8:	f43f af27 	beq.w	800ea1a <_printf_float+0xbe>
 800ebcc:	f108 0801 	add.w	r8, r8, #1
 800ebd0:	e7e6      	b.n	800eba0 <_printf_float+0x244>
 800ebd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	dc39      	bgt.n	800ec4c <_printf_float+0x2f0>
 800ebd8:	4a1b      	ldr	r2, [pc, #108]	; (800ec48 <_printf_float+0x2ec>)
 800ebda:	2301      	movs	r3, #1
 800ebdc:	4631      	mov	r1, r6
 800ebde:	4628      	mov	r0, r5
 800ebe0:	47b8      	blx	r7
 800ebe2:	3001      	adds	r0, #1
 800ebe4:	f43f af19 	beq.w	800ea1a <_printf_float+0xbe>
 800ebe8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800ebec:	4313      	orrs	r3, r2
 800ebee:	d102      	bne.n	800ebf6 <_printf_float+0x29a>
 800ebf0:	6823      	ldr	r3, [r4, #0]
 800ebf2:	07d9      	lsls	r1, r3, #31
 800ebf4:	d5d8      	bpl.n	800eba8 <_printf_float+0x24c>
 800ebf6:	ee18 3a10 	vmov	r3, s16
 800ebfa:	4652      	mov	r2, sl
 800ebfc:	4631      	mov	r1, r6
 800ebfe:	4628      	mov	r0, r5
 800ec00:	47b8      	blx	r7
 800ec02:	3001      	adds	r0, #1
 800ec04:	f43f af09 	beq.w	800ea1a <_printf_float+0xbe>
 800ec08:	f04f 0900 	mov.w	r9, #0
 800ec0c:	f104 0a1a 	add.w	sl, r4, #26
 800ec10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ec12:	425b      	negs	r3, r3
 800ec14:	454b      	cmp	r3, r9
 800ec16:	dc01      	bgt.n	800ec1c <_printf_float+0x2c0>
 800ec18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ec1a:	e792      	b.n	800eb42 <_printf_float+0x1e6>
 800ec1c:	2301      	movs	r3, #1
 800ec1e:	4652      	mov	r2, sl
 800ec20:	4631      	mov	r1, r6
 800ec22:	4628      	mov	r0, r5
 800ec24:	47b8      	blx	r7
 800ec26:	3001      	adds	r0, #1
 800ec28:	f43f aef7 	beq.w	800ea1a <_printf_float+0xbe>
 800ec2c:	f109 0901 	add.w	r9, r9, #1
 800ec30:	e7ee      	b.n	800ec10 <_printf_float+0x2b4>
 800ec32:	bf00      	nop
 800ec34:	7fefffff 	.word	0x7fefffff
 800ec38:	08011968 	.word	0x08011968
 800ec3c:	0801196c 	.word	0x0801196c
 800ec40:	08011970 	.word	0x08011970
 800ec44:	08011974 	.word	0x08011974
 800ec48:	08011978 	.word	0x08011978
 800ec4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ec4e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ec50:	429a      	cmp	r2, r3
 800ec52:	bfa8      	it	ge
 800ec54:	461a      	movge	r2, r3
 800ec56:	2a00      	cmp	r2, #0
 800ec58:	4691      	mov	r9, r2
 800ec5a:	dc37      	bgt.n	800eccc <_printf_float+0x370>
 800ec5c:	f04f 0b00 	mov.w	fp, #0
 800ec60:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ec64:	f104 021a 	add.w	r2, r4, #26
 800ec68:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ec6a:	9305      	str	r3, [sp, #20]
 800ec6c:	eba3 0309 	sub.w	r3, r3, r9
 800ec70:	455b      	cmp	r3, fp
 800ec72:	dc33      	bgt.n	800ecdc <_printf_float+0x380>
 800ec74:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ec78:	429a      	cmp	r2, r3
 800ec7a:	db3b      	blt.n	800ecf4 <_printf_float+0x398>
 800ec7c:	6823      	ldr	r3, [r4, #0]
 800ec7e:	07da      	lsls	r2, r3, #31
 800ec80:	d438      	bmi.n	800ecf4 <_printf_float+0x398>
 800ec82:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800ec86:	eba2 0903 	sub.w	r9, r2, r3
 800ec8a:	9b05      	ldr	r3, [sp, #20]
 800ec8c:	1ad2      	subs	r2, r2, r3
 800ec8e:	4591      	cmp	r9, r2
 800ec90:	bfa8      	it	ge
 800ec92:	4691      	movge	r9, r2
 800ec94:	f1b9 0f00 	cmp.w	r9, #0
 800ec98:	dc35      	bgt.n	800ed06 <_printf_float+0x3aa>
 800ec9a:	f04f 0800 	mov.w	r8, #0
 800ec9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800eca2:	f104 0a1a 	add.w	sl, r4, #26
 800eca6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ecaa:	1a9b      	subs	r3, r3, r2
 800ecac:	eba3 0309 	sub.w	r3, r3, r9
 800ecb0:	4543      	cmp	r3, r8
 800ecb2:	f77f af79 	ble.w	800eba8 <_printf_float+0x24c>
 800ecb6:	2301      	movs	r3, #1
 800ecb8:	4652      	mov	r2, sl
 800ecba:	4631      	mov	r1, r6
 800ecbc:	4628      	mov	r0, r5
 800ecbe:	47b8      	blx	r7
 800ecc0:	3001      	adds	r0, #1
 800ecc2:	f43f aeaa 	beq.w	800ea1a <_printf_float+0xbe>
 800ecc6:	f108 0801 	add.w	r8, r8, #1
 800ecca:	e7ec      	b.n	800eca6 <_printf_float+0x34a>
 800eccc:	4613      	mov	r3, r2
 800ecce:	4631      	mov	r1, r6
 800ecd0:	4642      	mov	r2, r8
 800ecd2:	4628      	mov	r0, r5
 800ecd4:	47b8      	blx	r7
 800ecd6:	3001      	adds	r0, #1
 800ecd8:	d1c0      	bne.n	800ec5c <_printf_float+0x300>
 800ecda:	e69e      	b.n	800ea1a <_printf_float+0xbe>
 800ecdc:	2301      	movs	r3, #1
 800ecde:	4631      	mov	r1, r6
 800ece0:	4628      	mov	r0, r5
 800ece2:	9205      	str	r2, [sp, #20]
 800ece4:	47b8      	blx	r7
 800ece6:	3001      	adds	r0, #1
 800ece8:	f43f ae97 	beq.w	800ea1a <_printf_float+0xbe>
 800ecec:	9a05      	ldr	r2, [sp, #20]
 800ecee:	f10b 0b01 	add.w	fp, fp, #1
 800ecf2:	e7b9      	b.n	800ec68 <_printf_float+0x30c>
 800ecf4:	ee18 3a10 	vmov	r3, s16
 800ecf8:	4652      	mov	r2, sl
 800ecfa:	4631      	mov	r1, r6
 800ecfc:	4628      	mov	r0, r5
 800ecfe:	47b8      	blx	r7
 800ed00:	3001      	adds	r0, #1
 800ed02:	d1be      	bne.n	800ec82 <_printf_float+0x326>
 800ed04:	e689      	b.n	800ea1a <_printf_float+0xbe>
 800ed06:	9a05      	ldr	r2, [sp, #20]
 800ed08:	464b      	mov	r3, r9
 800ed0a:	4442      	add	r2, r8
 800ed0c:	4631      	mov	r1, r6
 800ed0e:	4628      	mov	r0, r5
 800ed10:	47b8      	blx	r7
 800ed12:	3001      	adds	r0, #1
 800ed14:	d1c1      	bne.n	800ec9a <_printf_float+0x33e>
 800ed16:	e680      	b.n	800ea1a <_printf_float+0xbe>
 800ed18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ed1a:	2a01      	cmp	r2, #1
 800ed1c:	dc01      	bgt.n	800ed22 <_printf_float+0x3c6>
 800ed1e:	07db      	lsls	r3, r3, #31
 800ed20:	d53a      	bpl.n	800ed98 <_printf_float+0x43c>
 800ed22:	2301      	movs	r3, #1
 800ed24:	4642      	mov	r2, r8
 800ed26:	4631      	mov	r1, r6
 800ed28:	4628      	mov	r0, r5
 800ed2a:	47b8      	blx	r7
 800ed2c:	3001      	adds	r0, #1
 800ed2e:	f43f ae74 	beq.w	800ea1a <_printf_float+0xbe>
 800ed32:	ee18 3a10 	vmov	r3, s16
 800ed36:	4652      	mov	r2, sl
 800ed38:	4631      	mov	r1, r6
 800ed3a:	4628      	mov	r0, r5
 800ed3c:	47b8      	blx	r7
 800ed3e:	3001      	adds	r0, #1
 800ed40:	f43f ae6b 	beq.w	800ea1a <_printf_float+0xbe>
 800ed44:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ed48:	2200      	movs	r2, #0
 800ed4a:	2300      	movs	r3, #0
 800ed4c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800ed50:	f7f1 fec2 	bl	8000ad8 <__aeabi_dcmpeq>
 800ed54:	b9d8      	cbnz	r0, 800ed8e <_printf_float+0x432>
 800ed56:	f10a 33ff 	add.w	r3, sl, #4294967295
 800ed5a:	f108 0201 	add.w	r2, r8, #1
 800ed5e:	4631      	mov	r1, r6
 800ed60:	4628      	mov	r0, r5
 800ed62:	47b8      	blx	r7
 800ed64:	3001      	adds	r0, #1
 800ed66:	d10e      	bne.n	800ed86 <_printf_float+0x42a>
 800ed68:	e657      	b.n	800ea1a <_printf_float+0xbe>
 800ed6a:	2301      	movs	r3, #1
 800ed6c:	4652      	mov	r2, sl
 800ed6e:	4631      	mov	r1, r6
 800ed70:	4628      	mov	r0, r5
 800ed72:	47b8      	blx	r7
 800ed74:	3001      	adds	r0, #1
 800ed76:	f43f ae50 	beq.w	800ea1a <_printf_float+0xbe>
 800ed7a:	f108 0801 	add.w	r8, r8, #1
 800ed7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ed80:	3b01      	subs	r3, #1
 800ed82:	4543      	cmp	r3, r8
 800ed84:	dcf1      	bgt.n	800ed6a <_printf_float+0x40e>
 800ed86:	464b      	mov	r3, r9
 800ed88:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ed8c:	e6da      	b.n	800eb44 <_printf_float+0x1e8>
 800ed8e:	f04f 0800 	mov.w	r8, #0
 800ed92:	f104 0a1a 	add.w	sl, r4, #26
 800ed96:	e7f2      	b.n	800ed7e <_printf_float+0x422>
 800ed98:	2301      	movs	r3, #1
 800ed9a:	4642      	mov	r2, r8
 800ed9c:	e7df      	b.n	800ed5e <_printf_float+0x402>
 800ed9e:	2301      	movs	r3, #1
 800eda0:	464a      	mov	r2, r9
 800eda2:	4631      	mov	r1, r6
 800eda4:	4628      	mov	r0, r5
 800eda6:	47b8      	blx	r7
 800eda8:	3001      	adds	r0, #1
 800edaa:	f43f ae36 	beq.w	800ea1a <_printf_float+0xbe>
 800edae:	f108 0801 	add.w	r8, r8, #1
 800edb2:	68e3      	ldr	r3, [r4, #12]
 800edb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800edb6:	1a5b      	subs	r3, r3, r1
 800edb8:	4543      	cmp	r3, r8
 800edba:	dcf0      	bgt.n	800ed9e <_printf_float+0x442>
 800edbc:	e6f8      	b.n	800ebb0 <_printf_float+0x254>
 800edbe:	f04f 0800 	mov.w	r8, #0
 800edc2:	f104 0919 	add.w	r9, r4, #25
 800edc6:	e7f4      	b.n	800edb2 <_printf_float+0x456>

0800edc8 <_printf_common>:
 800edc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800edcc:	4616      	mov	r6, r2
 800edce:	4699      	mov	r9, r3
 800edd0:	688a      	ldr	r2, [r1, #8]
 800edd2:	690b      	ldr	r3, [r1, #16]
 800edd4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800edd8:	4293      	cmp	r3, r2
 800edda:	bfb8      	it	lt
 800eddc:	4613      	movlt	r3, r2
 800edde:	6033      	str	r3, [r6, #0]
 800ede0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ede4:	4607      	mov	r7, r0
 800ede6:	460c      	mov	r4, r1
 800ede8:	b10a      	cbz	r2, 800edee <_printf_common+0x26>
 800edea:	3301      	adds	r3, #1
 800edec:	6033      	str	r3, [r6, #0]
 800edee:	6823      	ldr	r3, [r4, #0]
 800edf0:	0699      	lsls	r1, r3, #26
 800edf2:	bf42      	ittt	mi
 800edf4:	6833      	ldrmi	r3, [r6, #0]
 800edf6:	3302      	addmi	r3, #2
 800edf8:	6033      	strmi	r3, [r6, #0]
 800edfa:	6825      	ldr	r5, [r4, #0]
 800edfc:	f015 0506 	ands.w	r5, r5, #6
 800ee00:	d106      	bne.n	800ee10 <_printf_common+0x48>
 800ee02:	f104 0a19 	add.w	sl, r4, #25
 800ee06:	68e3      	ldr	r3, [r4, #12]
 800ee08:	6832      	ldr	r2, [r6, #0]
 800ee0a:	1a9b      	subs	r3, r3, r2
 800ee0c:	42ab      	cmp	r3, r5
 800ee0e:	dc26      	bgt.n	800ee5e <_printf_common+0x96>
 800ee10:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ee14:	1e13      	subs	r3, r2, #0
 800ee16:	6822      	ldr	r2, [r4, #0]
 800ee18:	bf18      	it	ne
 800ee1a:	2301      	movne	r3, #1
 800ee1c:	0692      	lsls	r2, r2, #26
 800ee1e:	d42b      	bmi.n	800ee78 <_printf_common+0xb0>
 800ee20:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ee24:	4649      	mov	r1, r9
 800ee26:	4638      	mov	r0, r7
 800ee28:	47c0      	blx	r8
 800ee2a:	3001      	adds	r0, #1
 800ee2c:	d01e      	beq.n	800ee6c <_printf_common+0xa4>
 800ee2e:	6823      	ldr	r3, [r4, #0]
 800ee30:	6922      	ldr	r2, [r4, #16]
 800ee32:	f003 0306 	and.w	r3, r3, #6
 800ee36:	2b04      	cmp	r3, #4
 800ee38:	bf02      	ittt	eq
 800ee3a:	68e5      	ldreq	r5, [r4, #12]
 800ee3c:	6833      	ldreq	r3, [r6, #0]
 800ee3e:	1aed      	subeq	r5, r5, r3
 800ee40:	68a3      	ldr	r3, [r4, #8]
 800ee42:	bf0c      	ite	eq
 800ee44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ee48:	2500      	movne	r5, #0
 800ee4a:	4293      	cmp	r3, r2
 800ee4c:	bfc4      	itt	gt
 800ee4e:	1a9b      	subgt	r3, r3, r2
 800ee50:	18ed      	addgt	r5, r5, r3
 800ee52:	2600      	movs	r6, #0
 800ee54:	341a      	adds	r4, #26
 800ee56:	42b5      	cmp	r5, r6
 800ee58:	d11a      	bne.n	800ee90 <_printf_common+0xc8>
 800ee5a:	2000      	movs	r0, #0
 800ee5c:	e008      	b.n	800ee70 <_printf_common+0xa8>
 800ee5e:	2301      	movs	r3, #1
 800ee60:	4652      	mov	r2, sl
 800ee62:	4649      	mov	r1, r9
 800ee64:	4638      	mov	r0, r7
 800ee66:	47c0      	blx	r8
 800ee68:	3001      	adds	r0, #1
 800ee6a:	d103      	bne.n	800ee74 <_printf_common+0xac>
 800ee6c:	f04f 30ff 	mov.w	r0, #4294967295
 800ee70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee74:	3501      	adds	r5, #1
 800ee76:	e7c6      	b.n	800ee06 <_printf_common+0x3e>
 800ee78:	18e1      	adds	r1, r4, r3
 800ee7a:	1c5a      	adds	r2, r3, #1
 800ee7c:	2030      	movs	r0, #48	; 0x30
 800ee7e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ee82:	4422      	add	r2, r4
 800ee84:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ee88:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ee8c:	3302      	adds	r3, #2
 800ee8e:	e7c7      	b.n	800ee20 <_printf_common+0x58>
 800ee90:	2301      	movs	r3, #1
 800ee92:	4622      	mov	r2, r4
 800ee94:	4649      	mov	r1, r9
 800ee96:	4638      	mov	r0, r7
 800ee98:	47c0      	blx	r8
 800ee9a:	3001      	adds	r0, #1
 800ee9c:	d0e6      	beq.n	800ee6c <_printf_common+0xa4>
 800ee9e:	3601      	adds	r6, #1
 800eea0:	e7d9      	b.n	800ee56 <_printf_common+0x8e>
	...

0800eea4 <_printf_i>:
 800eea4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800eea8:	7e0f      	ldrb	r7, [r1, #24]
 800eeaa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800eeac:	2f78      	cmp	r7, #120	; 0x78
 800eeae:	4691      	mov	r9, r2
 800eeb0:	4680      	mov	r8, r0
 800eeb2:	460c      	mov	r4, r1
 800eeb4:	469a      	mov	sl, r3
 800eeb6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800eeba:	d807      	bhi.n	800eecc <_printf_i+0x28>
 800eebc:	2f62      	cmp	r7, #98	; 0x62
 800eebe:	d80a      	bhi.n	800eed6 <_printf_i+0x32>
 800eec0:	2f00      	cmp	r7, #0
 800eec2:	f000 80d4 	beq.w	800f06e <_printf_i+0x1ca>
 800eec6:	2f58      	cmp	r7, #88	; 0x58
 800eec8:	f000 80c0 	beq.w	800f04c <_printf_i+0x1a8>
 800eecc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800eed0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800eed4:	e03a      	b.n	800ef4c <_printf_i+0xa8>
 800eed6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800eeda:	2b15      	cmp	r3, #21
 800eedc:	d8f6      	bhi.n	800eecc <_printf_i+0x28>
 800eede:	a101      	add	r1, pc, #4	; (adr r1, 800eee4 <_printf_i+0x40>)
 800eee0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800eee4:	0800ef3d 	.word	0x0800ef3d
 800eee8:	0800ef51 	.word	0x0800ef51
 800eeec:	0800eecd 	.word	0x0800eecd
 800eef0:	0800eecd 	.word	0x0800eecd
 800eef4:	0800eecd 	.word	0x0800eecd
 800eef8:	0800eecd 	.word	0x0800eecd
 800eefc:	0800ef51 	.word	0x0800ef51
 800ef00:	0800eecd 	.word	0x0800eecd
 800ef04:	0800eecd 	.word	0x0800eecd
 800ef08:	0800eecd 	.word	0x0800eecd
 800ef0c:	0800eecd 	.word	0x0800eecd
 800ef10:	0800f055 	.word	0x0800f055
 800ef14:	0800ef7d 	.word	0x0800ef7d
 800ef18:	0800f00f 	.word	0x0800f00f
 800ef1c:	0800eecd 	.word	0x0800eecd
 800ef20:	0800eecd 	.word	0x0800eecd
 800ef24:	0800f077 	.word	0x0800f077
 800ef28:	0800eecd 	.word	0x0800eecd
 800ef2c:	0800ef7d 	.word	0x0800ef7d
 800ef30:	0800eecd 	.word	0x0800eecd
 800ef34:	0800eecd 	.word	0x0800eecd
 800ef38:	0800f017 	.word	0x0800f017
 800ef3c:	682b      	ldr	r3, [r5, #0]
 800ef3e:	1d1a      	adds	r2, r3, #4
 800ef40:	681b      	ldr	r3, [r3, #0]
 800ef42:	602a      	str	r2, [r5, #0]
 800ef44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ef48:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ef4c:	2301      	movs	r3, #1
 800ef4e:	e09f      	b.n	800f090 <_printf_i+0x1ec>
 800ef50:	6820      	ldr	r0, [r4, #0]
 800ef52:	682b      	ldr	r3, [r5, #0]
 800ef54:	0607      	lsls	r7, r0, #24
 800ef56:	f103 0104 	add.w	r1, r3, #4
 800ef5a:	6029      	str	r1, [r5, #0]
 800ef5c:	d501      	bpl.n	800ef62 <_printf_i+0xbe>
 800ef5e:	681e      	ldr	r6, [r3, #0]
 800ef60:	e003      	b.n	800ef6a <_printf_i+0xc6>
 800ef62:	0646      	lsls	r6, r0, #25
 800ef64:	d5fb      	bpl.n	800ef5e <_printf_i+0xba>
 800ef66:	f9b3 6000 	ldrsh.w	r6, [r3]
 800ef6a:	2e00      	cmp	r6, #0
 800ef6c:	da03      	bge.n	800ef76 <_printf_i+0xd2>
 800ef6e:	232d      	movs	r3, #45	; 0x2d
 800ef70:	4276      	negs	r6, r6
 800ef72:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ef76:	485a      	ldr	r0, [pc, #360]	; (800f0e0 <_printf_i+0x23c>)
 800ef78:	230a      	movs	r3, #10
 800ef7a:	e012      	b.n	800efa2 <_printf_i+0xfe>
 800ef7c:	682b      	ldr	r3, [r5, #0]
 800ef7e:	6820      	ldr	r0, [r4, #0]
 800ef80:	1d19      	adds	r1, r3, #4
 800ef82:	6029      	str	r1, [r5, #0]
 800ef84:	0605      	lsls	r5, r0, #24
 800ef86:	d501      	bpl.n	800ef8c <_printf_i+0xe8>
 800ef88:	681e      	ldr	r6, [r3, #0]
 800ef8a:	e002      	b.n	800ef92 <_printf_i+0xee>
 800ef8c:	0641      	lsls	r1, r0, #25
 800ef8e:	d5fb      	bpl.n	800ef88 <_printf_i+0xe4>
 800ef90:	881e      	ldrh	r6, [r3, #0]
 800ef92:	4853      	ldr	r0, [pc, #332]	; (800f0e0 <_printf_i+0x23c>)
 800ef94:	2f6f      	cmp	r7, #111	; 0x6f
 800ef96:	bf0c      	ite	eq
 800ef98:	2308      	moveq	r3, #8
 800ef9a:	230a      	movne	r3, #10
 800ef9c:	2100      	movs	r1, #0
 800ef9e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800efa2:	6865      	ldr	r5, [r4, #4]
 800efa4:	60a5      	str	r5, [r4, #8]
 800efa6:	2d00      	cmp	r5, #0
 800efa8:	bfa2      	ittt	ge
 800efaa:	6821      	ldrge	r1, [r4, #0]
 800efac:	f021 0104 	bicge.w	r1, r1, #4
 800efb0:	6021      	strge	r1, [r4, #0]
 800efb2:	b90e      	cbnz	r6, 800efb8 <_printf_i+0x114>
 800efb4:	2d00      	cmp	r5, #0
 800efb6:	d04b      	beq.n	800f050 <_printf_i+0x1ac>
 800efb8:	4615      	mov	r5, r2
 800efba:	fbb6 f1f3 	udiv	r1, r6, r3
 800efbe:	fb03 6711 	mls	r7, r3, r1, r6
 800efc2:	5dc7      	ldrb	r7, [r0, r7]
 800efc4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800efc8:	4637      	mov	r7, r6
 800efca:	42bb      	cmp	r3, r7
 800efcc:	460e      	mov	r6, r1
 800efce:	d9f4      	bls.n	800efba <_printf_i+0x116>
 800efd0:	2b08      	cmp	r3, #8
 800efd2:	d10b      	bne.n	800efec <_printf_i+0x148>
 800efd4:	6823      	ldr	r3, [r4, #0]
 800efd6:	07de      	lsls	r6, r3, #31
 800efd8:	d508      	bpl.n	800efec <_printf_i+0x148>
 800efda:	6923      	ldr	r3, [r4, #16]
 800efdc:	6861      	ldr	r1, [r4, #4]
 800efde:	4299      	cmp	r1, r3
 800efe0:	bfde      	ittt	le
 800efe2:	2330      	movle	r3, #48	; 0x30
 800efe4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800efe8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800efec:	1b52      	subs	r2, r2, r5
 800efee:	6122      	str	r2, [r4, #16]
 800eff0:	f8cd a000 	str.w	sl, [sp]
 800eff4:	464b      	mov	r3, r9
 800eff6:	aa03      	add	r2, sp, #12
 800eff8:	4621      	mov	r1, r4
 800effa:	4640      	mov	r0, r8
 800effc:	f7ff fee4 	bl	800edc8 <_printf_common>
 800f000:	3001      	adds	r0, #1
 800f002:	d14a      	bne.n	800f09a <_printf_i+0x1f6>
 800f004:	f04f 30ff 	mov.w	r0, #4294967295
 800f008:	b004      	add	sp, #16
 800f00a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f00e:	6823      	ldr	r3, [r4, #0]
 800f010:	f043 0320 	orr.w	r3, r3, #32
 800f014:	6023      	str	r3, [r4, #0]
 800f016:	4833      	ldr	r0, [pc, #204]	; (800f0e4 <_printf_i+0x240>)
 800f018:	2778      	movs	r7, #120	; 0x78
 800f01a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800f01e:	6823      	ldr	r3, [r4, #0]
 800f020:	6829      	ldr	r1, [r5, #0]
 800f022:	061f      	lsls	r7, r3, #24
 800f024:	f851 6b04 	ldr.w	r6, [r1], #4
 800f028:	d402      	bmi.n	800f030 <_printf_i+0x18c>
 800f02a:	065f      	lsls	r7, r3, #25
 800f02c:	bf48      	it	mi
 800f02e:	b2b6      	uxthmi	r6, r6
 800f030:	07df      	lsls	r7, r3, #31
 800f032:	bf48      	it	mi
 800f034:	f043 0320 	orrmi.w	r3, r3, #32
 800f038:	6029      	str	r1, [r5, #0]
 800f03a:	bf48      	it	mi
 800f03c:	6023      	strmi	r3, [r4, #0]
 800f03e:	b91e      	cbnz	r6, 800f048 <_printf_i+0x1a4>
 800f040:	6823      	ldr	r3, [r4, #0]
 800f042:	f023 0320 	bic.w	r3, r3, #32
 800f046:	6023      	str	r3, [r4, #0]
 800f048:	2310      	movs	r3, #16
 800f04a:	e7a7      	b.n	800ef9c <_printf_i+0xf8>
 800f04c:	4824      	ldr	r0, [pc, #144]	; (800f0e0 <_printf_i+0x23c>)
 800f04e:	e7e4      	b.n	800f01a <_printf_i+0x176>
 800f050:	4615      	mov	r5, r2
 800f052:	e7bd      	b.n	800efd0 <_printf_i+0x12c>
 800f054:	682b      	ldr	r3, [r5, #0]
 800f056:	6826      	ldr	r6, [r4, #0]
 800f058:	6961      	ldr	r1, [r4, #20]
 800f05a:	1d18      	adds	r0, r3, #4
 800f05c:	6028      	str	r0, [r5, #0]
 800f05e:	0635      	lsls	r5, r6, #24
 800f060:	681b      	ldr	r3, [r3, #0]
 800f062:	d501      	bpl.n	800f068 <_printf_i+0x1c4>
 800f064:	6019      	str	r1, [r3, #0]
 800f066:	e002      	b.n	800f06e <_printf_i+0x1ca>
 800f068:	0670      	lsls	r0, r6, #25
 800f06a:	d5fb      	bpl.n	800f064 <_printf_i+0x1c0>
 800f06c:	8019      	strh	r1, [r3, #0]
 800f06e:	2300      	movs	r3, #0
 800f070:	6123      	str	r3, [r4, #16]
 800f072:	4615      	mov	r5, r2
 800f074:	e7bc      	b.n	800eff0 <_printf_i+0x14c>
 800f076:	682b      	ldr	r3, [r5, #0]
 800f078:	1d1a      	adds	r2, r3, #4
 800f07a:	602a      	str	r2, [r5, #0]
 800f07c:	681d      	ldr	r5, [r3, #0]
 800f07e:	6862      	ldr	r2, [r4, #4]
 800f080:	2100      	movs	r1, #0
 800f082:	4628      	mov	r0, r5
 800f084:	f7f1 f8ac 	bl	80001e0 <memchr>
 800f088:	b108      	cbz	r0, 800f08e <_printf_i+0x1ea>
 800f08a:	1b40      	subs	r0, r0, r5
 800f08c:	6060      	str	r0, [r4, #4]
 800f08e:	6863      	ldr	r3, [r4, #4]
 800f090:	6123      	str	r3, [r4, #16]
 800f092:	2300      	movs	r3, #0
 800f094:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f098:	e7aa      	b.n	800eff0 <_printf_i+0x14c>
 800f09a:	6923      	ldr	r3, [r4, #16]
 800f09c:	462a      	mov	r2, r5
 800f09e:	4649      	mov	r1, r9
 800f0a0:	4640      	mov	r0, r8
 800f0a2:	47d0      	blx	sl
 800f0a4:	3001      	adds	r0, #1
 800f0a6:	d0ad      	beq.n	800f004 <_printf_i+0x160>
 800f0a8:	6823      	ldr	r3, [r4, #0]
 800f0aa:	079b      	lsls	r3, r3, #30
 800f0ac:	d413      	bmi.n	800f0d6 <_printf_i+0x232>
 800f0ae:	68e0      	ldr	r0, [r4, #12]
 800f0b0:	9b03      	ldr	r3, [sp, #12]
 800f0b2:	4298      	cmp	r0, r3
 800f0b4:	bfb8      	it	lt
 800f0b6:	4618      	movlt	r0, r3
 800f0b8:	e7a6      	b.n	800f008 <_printf_i+0x164>
 800f0ba:	2301      	movs	r3, #1
 800f0bc:	4632      	mov	r2, r6
 800f0be:	4649      	mov	r1, r9
 800f0c0:	4640      	mov	r0, r8
 800f0c2:	47d0      	blx	sl
 800f0c4:	3001      	adds	r0, #1
 800f0c6:	d09d      	beq.n	800f004 <_printf_i+0x160>
 800f0c8:	3501      	adds	r5, #1
 800f0ca:	68e3      	ldr	r3, [r4, #12]
 800f0cc:	9903      	ldr	r1, [sp, #12]
 800f0ce:	1a5b      	subs	r3, r3, r1
 800f0d0:	42ab      	cmp	r3, r5
 800f0d2:	dcf2      	bgt.n	800f0ba <_printf_i+0x216>
 800f0d4:	e7eb      	b.n	800f0ae <_printf_i+0x20a>
 800f0d6:	2500      	movs	r5, #0
 800f0d8:	f104 0619 	add.w	r6, r4, #25
 800f0dc:	e7f5      	b.n	800f0ca <_printf_i+0x226>
 800f0de:	bf00      	nop
 800f0e0:	0801197a 	.word	0x0801197a
 800f0e4:	0801198b 	.word	0x0801198b

0800f0e8 <std>:
 800f0e8:	2300      	movs	r3, #0
 800f0ea:	b510      	push	{r4, lr}
 800f0ec:	4604      	mov	r4, r0
 800f0ee:	e9c0 3300 	strd	r3, r3, [r0]
 800f0f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f0f6:	6083      	str	r3, [r0, #8]
 800f0f8:	8181      	strh	r1, [r0, #12]
 800f0fa:	6643      	str	r3, [r0, #100]	; 0x64
 800f0fc:	81c2      	strh	r2, [r0, #14]
 800f0fe:	6183      	str	r3, [r0, #24]
 800f100:	4619      	mov	r1, r3
 800f102:	2208      	movs	r2, #8
 800f104:	305c      	adds	r0, #92	; 0x5c
 800f106:	f000 f8e2 	bl	800f2ce <memset>
 800f10a:	4b05      	ldr	r3, [pc, #20]	; (800f120 <std+0x38>)
 800f10c:	6263      	str	r3, [r4, #36]	; 0x24
 800f10e:	4b05      	ldr	r3, [pc, #20]	; (800f124 <std+0x3c>)
 800f110:	62a3      	str	r3, [r4, #40]	; 0x28
 800f112:	4b05      	ldr	r3, [pc, #20]	; (800f128 <std+0x40>)
 800f114:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f116:	4b05      	ldr	r3, [pc, #20]	; (800f12c <std+0x44>)
 800f118:	6224      	str	r4, [r4, #32]
 800f11a:	6323      	str	r3, [r4, #48]	; 0x30
 800f11c:	bd10      	pop	{r4, pc}
 800f11e:	bf00      	nop
 800f120:	0800f249 	.word	0x0800f249
 800f124:	0800f26b 	.word	0x0800f26b
 800f128:	0800f2a3 	.word	0x0800f2a3
 800f12c:	0800f2c7 	.word	0x0800f2c7

0800f130 <stdio_exit_handler>:
 800f130:	4a02      	ldr	r2, [pc, #8]	; (800f13c <stdio_exit_handler+0xc>)
 800f132:	4903      	ldr	r1, [pc, #12]	; (800f140 <stdio_exit_handler+0x10>)
 800f134:	4803      	ldr	r0, [pc, #12]	; (800f144 <stdio_exit_handler+0x14>)
 800f136:	f000 b869 	b.w	800f20c <_fwalk_sglue>
 800f13a:	bf00      	nop
 800f13c:	20000018 	.word	0x20000018
 800f140:	08010b91 	.word	0x08010b91
 800f144:	20000024 	.word	0x20000024

0800f148 <cleanup_stdio>:
 800f148:	6841      	ldr	r1, [r0, #4]
 800f14a:	4b0c      	ldr	r3, [pc, #48]	; (800f17c <cleanup_stdio+0x34>)
 800f14c:	4299      	cmp	r1, r3
 800f14e:	b510      	push	{r4, lr}
 800f150:	4604      	mov	r4, r0
 800f152:	d001      	beq.n	800f158 <cleanup_stdio+0x10>
 800f154:	f001 fd1c 	bl	8010b90 <_fflush_r>
 800f158:	68a1      	ldr	r1, [r4, #8]
 800f15a:	4b09      	ldr	r3, [pc, #36]	; (800f180 <cleanup_stdio+0x38>)
 800f15c:	4299      	cmp	r1, r3
 800f15e:	d002      	beq.n	800f166 <cleanup_stdio+0x1e>
 800f160:	4620      	mov	r0, r4
 800f162:	f001 fd15 	bl	8010b90 <_fflush_r>
 800f166:	68e1      	ldr	r1, [r4, #12]
 800f168:	4b06      	ldr	r3, [pc, #24]	; (800f184 <cleanup_stdio+0x3c>)
 800f16a:	4299      	cmp	r1, r3
 800f16c:	d004      	beq.n	800f178 <cleanup_stdio+0x30>
 800f16e:	4620      	mov	r0, r4
 800f170:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f174:	f001 bd0c 	b.w	8010b90 <_fflush_r>
 800f178:	bd10      	pop	{r4, pc}
 800f17a:	bf00      	nop
 800f17c:	20009580 	.word	0x20009580
 800f180:	200095e8 	.word	0x200095e8
 800f184:	20009650 	.word	0x20009650

0800f188 <global_stdio_init.part.0>:
 800f188:	b510      	push	{r4, lr}
 800f18a:	4b0b      	ldr	r3, [pc, #44]	; (800f1b8 <global_stdio_init.part.0+0x30>)
 800f18c:	4c0b      	ldr	r4, [pc, #44]	; (800f1bc <global_stdio_init.part.0+0x34>)
 800f18e:	4a0c      	ldr	r2, [pc, #48]	; (800f1c0 <global_stdio_init.part.0+0x38>)
 800f190:	601a      	str	r2, [r3, #0]
 800f192:	4620      	mov	r0, r4
 800f194:	2200      	movs	r2, #0
 800f196:	2104      	movs	r1, #4
 800f198:	f7ff ffa6 	bl	800f0e8 <std>
 800f19c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800f1a0:	2201      	movs	r2, #1
 800f1a2:	2109      	movs	r1, #9
 800f1a4:	f7ff ffa0 	bl	800f0e8 <std>
 800f1a8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800f1ac:	2202      	movs	r2, #2
 800f1ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f1b2:	2112      	movs	r1, #18
 800f1b4:	f7ff bf98 	b.w	800f0e8 <std>
 800f1b8:	200096b8 	.word	0x200096b8
 800f1bc:	20009580 	.word	0x20009580
 800f1c0:	0800f131 	.word	0x0800f131

0800f1c4 <__sfp_lock_acquire>:
 800f1c4:	4801      	ldr	r0, [pc, #4]	; (800f1cc <__sfp_lock_acquire+0x8>)
 800f1c6:	f000 b955 	b.w	800f474 <__retarget_lock_acquire_recursive>
 800f1ca:	bf00      	nop
 800f1cc:	200096c1 	.word	0x200096c1

0800f1d0 <__sfp_lock_release>:
 800f1d0:	4801      	ldr	r0, [pc, #4]	; (800f1d8 <__sfp_lock_release+0x8>)
 800f1d2:	f000 b950 	b.w	800f476 <__retarget_lock_release_recursive>
 800f1d6:	bf00      	nop
 800f1d8:	200096c1 	.word	0x200096c1

0800f1dc <__sinit>:
 800f1dc:	b510      	push	{r4, lr}
 800f1de:	4604      	mov	r4, r0
 800f1e0:	f7ff fff0 	bl	800f1c4 <__sfp_lock_acquire>
 800f1e4:	6a23      	ldr	r3, [r4, #32]
 800f1e6:	b11b      	cbz	r3, 800f1f0 <__sinit+0x14>
 800f1e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f1ec:	f7ff bff0 	b.w	800f1d0 <__sfp_lock_release>
 800f1f0:	4b04      	ldr	r3, [pc, #16]	; (800f204 <__sinit+0x28>)
 800f1f2:	6223      	str	r3, [r4, #32]
 800f1f4:	4b04      	ldr	r3, [pc, #16]	; (800f208 <__sinit+0x2c>)
 800f1f6:	681b      	ldr	r3, [r3, #0]
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d1f5      	bne.n	800f1e8 <__sinit+0xc>
 800f1fc:	f7ff ffc4 	bl	800f188 <global_stdio_init.part.0>
 800f200:	e7f2      	b.n	800f1e8 <__sinit+0xc>
 800f202:	bf00      	nop
 800f204:	0800f149 	.word	0x0800f149
 800f208:	200096b8 	.word	0x200096b8

0800f20c <_fwalk_sglue>:
 800f20c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f210:	4607      	mov	r7, r0
 800f212:	4688      	mov	r8, r1
 800f214:	4614      	mov	r4, r2
 800f216:	2600      	movs	r6, #0
 800f218:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f21c:	f1b9 0901 	subs.w	r9, r9, #1
 800f220:	d505      	bpl.n	800f22e <_fwalk_sglue+0x22>
 800f222:	6824      	ldr	r4, [r4, #0]
 800f224:	2c00      	cmp	r4, #0
 800f226:	d1f7      	bne.n	800f218 <_fwalk_sglue+0xc>
 800f228:	4630      	mov	r0, r6
 800f22a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f22e:	89ab      	ldrh	r3, [r5, #12]
 800f230:	2b01      	cmp	r3, #1
 800f232:	d907      	bls.n	800f244 <_fwalk_sglue+0x38>
 800f234:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f238:	3301      	adds	r3, #1
 800f23a:	d003      	beq.n	800f244 <_fwalk_sglue+0x38>
 800f23c:	4629      	mov	r1, r5
 800f23e:	4638      	mov	r0, r7
 800f240:	47c0      	blx	r8
 800f242:	4306      	orrs	r6, r0
 800f244:	3568      	adds	r5, #104	; 0x68
 800f246:	e7e9      	b.n	800f21c <_fwalk_sglue+0x10>

0800f248 <__sread>:
 800f248:	b510      	push	{r4, lr}
 800f24a:	460c      	mov	r4, r1
 800f24c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f250:	f000 f8c2 	bl	800f3d8 <_read_r>
 800f254:	2800      	cmp	r0, #0
 800f256:	bfab      	itete	ge
 800f258:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f25a:	89a3      	ldrhlt	r3, [r4, #12]
 800f25c:	181b      	addge	r3, r3, r0
 800f25e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f262:	bfac      	ite	ge
 800f264:	6563      	strge	r3, [r4, #84]	; 0x54
 800f266:	81a3      	strhlt	r3, [r4, #12]
 800f268:	bd10      	pop	{r4, pc}

0800f26a <__swrite>:
 800f26a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f26e:	461f      	mov	r7, r3
 800f270:	898b      	ldrh	r3, [r1, #12]
 800f272:	05db      	lsls	r3, r3, #23
 800f274:	4605      	mov	r5, r0
 800f276:	460c      	mov	r4, r1
 800f278:	4616      	mov	r6, r2
 800f27a:	d505      	bpl.n	800f288 <__swrite+0x1e>
 800f27c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f280:	2302      	movs	r3, #2
 800f282:	2200      	movs	r2, #0
 800f284:	f000 f896 	bl	800f3b4 <_lseek_r>
 800f288:	89a3      	ldrh	r3, [r4, #12]
 800f28a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f28e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f292:	81a3      	strh	r3, [r4, #12]
 800f294:	4632      	mov	r2, r6
 800f296:	463b      	mov	r3, r7
 800f298:	4628      	mov	r0, r5
 800f29a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f29e:	f000 b8ad 	b.w	800f3fc <_write_r>

0800f2a2 <__sseek>:
 800f2a2:	b510      	push	{r4, lr}
 800f2a4:	460c      	mov	r4, r1
 800f2a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f2aa:	f000 f883 	bl	800f3b4 <_lseek_r>
 800f2ae:	1c43      	adds	r3, r0, #1
 800f2b0:	89a3      	ldrh	r3, [r4, #12]
 800f2b2:	bf15      	itete	ne
 800f2b4:	6560      	strne	r0, [r4, #84]	; 0x54
 800f2b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f2ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f2be:	81a3      	strheq	r3, [r4, #12]
 800f2c0:	bf18      	it	ne
 800f2c2:	81a3      	strhne	r3, [r4, #12]
 800f2c4:	bd10      	pop	{r4, pc}

0800f2c6 <__sclose>:
 800f2c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f2ca:	f000 b80d 	b.w	800f2e8 <_close_r>

0800f2ce <memset>:
 800f2ce:	4402      	add	r2, r0
 800f2d0:	4603      	mov	r3, r0
 800f2d2:	4293      	cmp	r3, r2
 800f2d4:	d100      	bne.n	800f2d8 <memset+0xa>
 800f2d6:	4770      	bx	lr
 800f2d8:	f803 1b01 	strb.w	r1, [r3], #1
 800f2dc:	e7f9      	b.n	800f2d2 <memset+0x4>
	...

0800f2e0 <_localeconv_r>:
 800f2e0:	4800      	ldr	r0, [pc, #0]	; (800f2e4 <_localeconv_r+0x4>)
 800f2e2:	4770      	bx	lr
 800f2e4:	20000164 	.word	0x20000164

0800f2e8 <_close_r>:
 800f2e8:	b538      	push	{r3, r4, r5, lr}
 800f2ea:	4d06      	ldr	r5, [pc, #24]	; (800f304 <_close_r+0x1c>)
 800f2ec:	2300      	movs	r3, #0
 800f2ee:	4604      	mov	r4, r0
 800f2f0:	4608      	mov	r0, r1
 800f2f2:	602b      	str	r3, [r5, #0]
 800f2f4:	f7f5 ff71 	bl	80051da <_close>
 800f2f8:	1c43      	adds	r3, r0, #1
 800f2fa:	d102      	bne.n	800f302 <_close_r+0x1a>
 800f2fc:	682b      	ldr	r3, [r5, #0]
 800f2fe:	b103      	cbz	r3, 800f302 <_close_r+0x1a>
 800f300:	6023      	str	r3, [r4, #0]
 800f302:	bd38      	pop	{r3, r4, r5, pc}
 800f304:	200096bc 	.word	0x200096bc

0800f308 <_reclaim_reent>:
 800f308:	4b29      	ldr	r3, [pc, #164]	; (800f3b0 <_reclaim_reent+0xa8>)
 800f30a:	681b      	ldr	r3, [r3, #0]
 800f30c:	4283      	cmp	r3, r0
 800f30e:	b570      	push	{r4, r5, r6, lr}
 800f310:	4604      	mov	r4, r0
 800f312:	d04b      	beq.n	800f3ac <_reclaim_reent+0xa4>
 800f314:	69c3      	ldr	r3, [r0, #28]
 800f316:	b143      	cbz	r3, 800f32a <_reclaim_reent+0x22>
 800f318:	68db      	ldr	r3, [r3, #12]
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	d144      	bne.n	800f3a8 <_reclaim_reent+0xa0>
 800f31e:	69e3      	ldr	r3, [r4, #28]
 800f320:	6819      	ldr	r1, [r3, #0]
 800f322:	b111      	cbz	r1, 800f32a <_reclaim_reent+0x22>
 800f324:	4620      	mov	r0, r4
 800f326:	f000 ff31 	bl	801018c <_free_r>
 800f32a:	6961      	ldr	r1, [r4, #20]
 800f32c:	b111      	cbz	r1, 800f334 <_reclaim_reent+0x2c>
 800f32e:	4620      	mov	r0, r4
 800f330:	f000 ff2c 	bl	801018c <_free_r>
 800f334:	69e1      	ldr	r1, [r4, #28]
 800f336:	b111      	cbz	r1, 800f33e <_reclaim_reent+0x36>
 800f338:	4620      	mov	r0, r4
 800f33a:	f000 ff27 	bl	801018c <_free_r>
 800f33e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800f340:	b111      	cbz	r1, 800f348 <_reclaim_reent+0x40>
 800f342:	4620      	mov	r0, r4
 800f344:	f000 ff22 	bl	801018c <_free_r>
 800f348:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f34a:	b111      	cbz	r1, 800f352 <_reclaim_reent+0x4a>
 800f34c:	4620      	mov	r0, r4
 800f34e:	f000 ff1d 	bl	801018c <_free_r>
 800f352:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800f354:	b111      	cbz	r1, 800f35c <_reclaim_reent+0x54>
 800f356:	4620      	mov	r0, r4
 800f358:	f000 ff18 	bl	801018c <_free_r>
 800f35c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800f35e:	b111      	cbz	r1, 800f366 <_reclaim_reent+0x5e>
 800f360:	4620      	mov	r0, r4
 800f362:	f000 ff13 	bl	801018c <_free_r>
 800f366:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800f368:	b111      	cbz	r1, 800f370 <_reclaim_reent+0x68>
 800f36a:	4620      	mov	r0, r4
 800f36c:	f000 ff0e 	bl	801018c <_free_r>
 800f370:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800f372:	b111      	cbz	r1, 800f37a <_reclaim_reent+0x72>
 800f374:	4620      	mov	r0, r4
 800f376:	f000 ff09 	bl	801018c <_free_r>
 800f37a:	6a23      	ldr	r3, [r4, #32]
 800f37c:	b1b3      	cbz	r3, 800f3ac <_reclaim_reent+0xa4>
 800f37e:	4620      	mov	r0, r4
 800f380:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f384:	4718      	bx	r3
 800f386:	5949      	ldr	r1, [r1, r5]
 800f388:	b941      	cbnz	r1, 800f39c <_reclaim_reent+0x94>
 800f38a:	3504      	adds	r5, #4
 800f38c:	69e3      	ldr	r3, [r4, #28]
 800f38e:	2d80      	cmp	r5, #128	; 0x80
 800f390:	68d9      	ldr	r1, [r3, #12]
 800f392:	d1f8      	bne.n	800f386 <_reclaim_reent+0x7e>
 800f394:	4620      	mov	r0, r4
 800f396:	f000 fef9 	bl	801018c <_free_r>
 800f39a:	e7c0      	b.n	800f31e <_reclaim_reent+0x16>
 800f39c:	680e      	ldr	r6, [r1, #0]
 800f39e:	4620      	mov	r0, r4
 800f3a0:	f000 fef4 	bl	801018c <_free_r>
 800f3a4:	4631      	mov	r1, r6
 800f3a6:	e7ef      	b.n	800f388 <_reclaim_reent+0x80>
 800f3a8:	2500      	movs	r5, #0
 800f3aa:	e7ef      	b.n	800f38c <_reclaim_reent+0x84>
 800f3ac:	bd70      	pop	{r4, r5, r6, pc}
 800f3ae:	bf00      	nop
 800f3b0:	20000070 	.word	0x20000070

0800f3b4 <_lseek_r>:
 800f3b4:	b538      	push	{r3, r4, r5, lr}
 800f3b6:	4d07      	ldr	r5, [pc, #28]	; (800f3d4 <_lseek_r+0x20>)
 800f3b8:	4604      	mov	r4, r0
 800f3ba:	4608      	mov	r0, r1
 800f3bc:	4611      	mov	r1, r2
 800f3be:	2200      	movs	r2, #0
 800f3c0:	602a      	str	r2, [r5, #0]
 800f3c2:	461a      	mov	r2, r3
 800f3c4:	f7f5 ff30 	bl	8005228 <_lseek>
 800f3c8:	1c43      	adds	r3, r0, #1
 800f3ca:	d102      	bne.n	800f3d2 <_lseek_r+0x1e>
 800f3cc:	682b      	ldr	r3, [r5, #0]
 800f3ce:	b103      	cbz	r3, 800f3d2 <_lseek_r+0x1e>
 800f3d0:	6023      	str	r3, [r4, #0]
 800f3d2:	bd38      	pop	{r3, r4, r5, pc}
 800f3d4:	200096bc 	.word	0x200096bc

0800f3d8 <_read_r>:
 800f3d8:	b538      	push	{r3, r4, r5, lr}
 800f3da:	4d07      	ldr	r5, [pc, #28]	; (800f3f8 <_read_r+0x20>)
 800f3dc:	4604      	mov	r4, r0
 800f3de:	4608      	mov	r0, r1
 800f3e0:	4611      	mov	r1, r2
 800f3e2:	2200      	movs	r2, #0
 800f3e4:	602a      	str	r2, [r5, #0]
 800f3e6:	461a      	mov	r2, r3
 800f3e8:	f7f5 febe 	bl	8005168 <_read>
 800f3ec:	1c43      	adds	r3, r0, #1
 800f3ee:	d102      	bne.n	800f3f6 <_read_r+0x1e>
 800f3f0:	682b      	ldr	r3, [r5, #0]
 800f3f2:	b103      	cbz	r3, 800f3f6 <_read_r+0x1e>
 800f3f4:	6023      	str	r3, [r4, #0]
 800f3f6:	bd38      	pop	{r3, r4, r5, pc}
 800f3f8:	200096bc 	.word	0x200096bc

0800f3fc <_write_r>:
 800f3fc:	b538      	push	{r3, r4, r5, lr}
 800f3fe:	4d07      	ldr	r5, [pc, #28]	; (800f41c <_write_r+0x20>)
 800f400:	4604      	mov	r4, r0
 800f402:	4608      	mov	r0, r1
 800f404:	4611      	mov	r1, r2
 800f406:	2200      	movs	r2, #0
 800f408:	602a      	str	r2, [r5, #0]
 800f40a:	461a      	mov	r2, r3
 800f40c:	f7f5 fec9 	bl	80051a2 <_write>
 800f410:	1c43      	adds	r3, r0, #1
 800f412:	d102      	bne.n	800f41a <_write_r+0x1e>
 800f414:	682b      	ldr	r3, [r5, #0]
 800f416:	b103      	cbz	r3, 800f41a <_write_r+0x1e>
 800f418:	6023      	str	r3, [r4, #0]
 800f41a:	bd38      	pop	{r3, r4, r5, pc}
 800f41c:	200096bc 	.word	0x200096bc

0800f420 <__errno>:
 800f420:	4b01      	ldr	r3, [pc, #4]	; (800f428 <__errno+0x8>)
 800f422:	6818      	ldr	r0, [r3, #0]
 800f424:	4770      	bx	lr
 800f426:	bf00      	nop
 800f428:	20000070 	.word	0x20000070

0800f42c <__libc_init_array>:
 800f42c:	b570      	push	{r4, r5, r6, lr}
 800f42e:	4d0d      	ldr	r5, [pc, #52]	; (800f464 <__libc_init_array+0x38>)
 800f430:	4c0d      	ldr	r4, [pc, #52]	; (800f468 <__libc_init_array+0x3c>)
 800f432:	1b64      	subs	r4, r4, r5
 800f434:	10a4      	asrs	r4, r4, #2
 800f436:	2600      	movs	r6, #0
 800f438:	42a6      	cmp	r6, r4
 800f43a:	d109      	bne.n	800f450 <__libc_init_array+0x24>
 800f43c:	4d0b      	ldr	r5, [pc, #44]	; (800f46c <__libc_init_array+0x40>)
 800f43e:	4c0c      	ldr	r4, [pc, #48]	; (800f470 <__libc_init_array+0x44>)
 800f440:	f001 feec 	bl	801121c <_init>
 800f444:	1b64      	subs	r4, r4, r5
 800f446:	10a4      	asrs	r4, r4, #2
 800f448:	2600      	movs	r6, #0
 800f44a:	42a6      	cmp	r6, r4
 800f44c:	d105      	bne.n	800f45a <__libc_init_array+0x2e>
 800f44e:	bd70      	pop	{r4, r5, r6, pc}
 800f450:	f855 3b04 	ldr.w	r3, [r5], #4
 800f454:	4798      	blx	r3
 800f456:	3601      	adds	r6, #1
 800f458:	e7ee      	b.n	800f438 <__libc_init_array+0xc>
 800f45a:	f855 3b04 	ldr.w	r3, [r5], #4
 800f45e:	4798      	blx	r3
 800f460:	3601      	adds	r6, #1
 800f462:	e7f2      	b.n	800f44a <__libc_init_array+0x1e>
 800f464:	08011ce4 	.word	0x08011ce4
 800f468:	08011ce4 	.word	0x08011ce4
 800f46c:	08011ce4 	.word	0x08011ce4
 800f470:	08011ce8 	.word	0x08011ce8

0800f474 <__retarget_lock_acquire_recursive>:
 800f474:	4770      	bx	lr

0800f476 <__retarget_lock_release_recursive>:
 800f476:	4770      	bx	lr

0800f478 <memcpy>:
 800f478:	440a      	add	r2, r1
 800f47a:	4291      	cmp	r1, r2
 800f47c:	f100 33ff 	add.w	r3, r0, #4294967295
 800f480:	d100      	bne.n	800f484 <memcpy+0xc>
 800f482:	4770      	bx	lr
 800f484:	b510      	push	{r4, lr}
 800f486:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f48a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f48e:	4291      	cmp	r1, r2
 800f490:	d1f9      	bne.n	800f486 <memcpy+0xe>
 800f492:	bd10      	pop	{r4, pc}

0800f494 <quorem>:
 800f494:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f498:	6903      	ldr	r3, [r0, #16]
 800f49a:	690c      	ldr	r4, [r1, #16]
 800f49c:	42a3      	cmp	r3, r4
 800f49e:	4607      	mov	r7, r0
 800f4a0:	db7e      	blt.n	800f5a0 <quorem+0x10c>
 800f4a2:	3c01      	subs	r4, #1
 800f4a4:	f101 0814 	add.w	r8, r1, #20
 800f4a8:	f100 0514 	add.w	r5, r0, #20
 800f4ac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f4b0:	9301      	str	r3, [sp, #4]
 800f4b2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f4b6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f4ba:	3301      	adds	r3, #1
 800f4bc:	429a      	cmp	r2, r3
 800f4be:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f4c2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f4c6:	fbb2 f6f3 	udiv	r6, r2, r3
 800f4ca:	d331      	bcc.n	800f530 <quorem+0x9c>
 800f4cc:	f04f 0e00 	mov.w	lr, #0
 800f4d0:	4640      	mov	r0, r8
 800f4d2:	46ac      	mov	ip, r5
 800f4d4:	46f2      	mov	sl, lr
 800f4d6:	f850 2b04 	ldr.w	r2, [r0], #4
 800f4da:	b293      	uxth	r3, r2
 800f4dc:	fb06 e303 	mla	r3, r6, r3, lr
 800f4e0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f4e4:	0c1a      	lsrs	r2, r3, #16
 800f4e6:	b29b      	uxth	r3, r3
 800f4e8:	ebaa 0303 	sub.w	r3, sl, r3
 800f4ec:	f8dc a000 	ldr.w	sl, [ip]
 800f4f0:	fa13 f38a 	uxtah	r3, r3, sl
 800f4f4:	fb06 220e 	mla	r2, r6, lr, r2
 800f4f8:	9300      	str	r3, [sp, #0]
 800f4fa:	9b00      	ldr	r3, [sp, #0]
 800f4fc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f500:	b292      	uxth	r2, r2
 800f502:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800f506:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f50a:	f8bd 3000 	ldrh.w	r3, [sp]
 800f50e:	4581      	cmp	r9, r0
 800f510:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f514:	f84c 3b04 	str.w	r3, [ip], #4
 800f518:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f51c:	d2db      	bcs.n	800f4d6 <quorem+0x42>
 800f51e:	f855 300b 	ldr.w	r3, [r5, fp]
 800f522:	b92b      	cbnz	r3, 800f530 <quorem+0x9c>
 800f524:	9b01      	ldr	r3, [sp, #4]
 800f526:	3b04      	subs	r3, #4
 800f528:	429d      	cmp	r5, r3
 800f52a:	461a      	mov	r2, r3
 800f52c:	d32c      	bcc.n	800f588 <quorem+0xf4>
 800f52e:	613c      	str	r4, [r7, #16]
 800f530:	4638      	mov	r0, r7
 800f532:	f001 f9a7 	bl	8010884 <__mcmp>
 800f536:	2800      	cmp	r0, #0
 800f538:	db22      	blt.n	800f580 <quorem+0xec>
 800f53a:	3601      	adds	r6, #1
 800f53c:	4629      	mov	r1, r5
 800f53e:	2000      	movs	r0, #0
 800f540:	f858 2b04 	ldr.w	r2, [r8], #4
 800f544:	f8d1 c000 	ldr.w	ip, [r1]
 800f548:	b293      	uxth	r3, r2
 800f54a:	1ac3      	subs	r3, r0, r3
 800f54c:	0c12      	lsrs	r2, r2, #16
 800f54e:	fa13 f38c 	uxtah	r3, r3, ip
 800f552:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800f556:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f55a:	b29b      	uxth	r3, r3
 800f55c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f560:	45c1      	cmp	r9, r8
 800f562:	f841 3b04 	str.w	r3, [r1], #4
 800f566:	ea4f 4022 	mov.w	r0, r2, asr #16
 800f56a:	d2e9      	bcs.n	800f540 <quorem+0xac>
 800f56c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f570:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f574:	b922      	cbnz	r2, 800f580 <quorem+0xec>
 800f576:	3b04      	subs	r3, #4
 800f578:	429d      	cmp	r5, r3
 800f57a:	461a      	mov	r2, r3
 800f57c:	d30a      	bcc.n	800f594 <quorem+0x100>
 800f57e:	613c      	str	r4, [r7, #16]
 800f580:	4630      	mov	r0, r6
 800f582:	b003      	add	sp, #12
 800f584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f588:	6812      	ldr	r2, [r2, #0]
 800f58a:	3b04      	subs	r3, #4
 800f58c:	2a00      	cmp	r2, #0
 800f58e:	d1ce      	bne.n	800f52e <quorem+0x9a>
 800f590:	3c01      	subs	r4, #1
 800f592:	e7c9      	b.n	800f528 <quorem+0x94>
 800f594:	6812      	ldr	r2, [r2, #0]
 800f596:	3b04      	subs	r3, #4
 800f598:	2a00      	cmp	r2, #0
 800f59a:	d1f0      	bne.n	800f57e <quorem+0xea>
 800f59c:	3c01      	subs	r4, #1
 800f59e:	e7eb      	b.n	800f578 <quorem+0xe4>
 800f5a0:	2000      	movs	r0, #0
 800f5a2:	e7ee      	b.n	800f582 <quorem+0xee>
 800f5a4:	0000      	movs	r0, r0
	...

0800f5a8 <_dtoa_r>:
 800f5a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5ac:	ed2d 8b04 	vpush	{d8-d9}
 800f5b0:	69c5      	ldr	r5, [r0, #28]
 800f5b2:	b093      	sub	sp, #76	; 0x4c
 800f5b4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800f5b8:	ec57 6b10 	vmov	r6, r7, d0
 800f5bc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f5c0:	9107      	str	r1, [sp, #28]
 800f5c2:	4604      	mov	r4, r0
 800f5c4:	920a      	str	r2, [sp, #40]	; 0x28
 800f5c6:	930d      	str	r3, [sp, #52]	; 0x34
 800f5c8:	b975      	cbnz	r5, 800f5e8 <_dtoa_r+0x40>
 800f5ca:	2010      	movs	r0, #16
 800f5cc:	f000 fe2a 	bl	8010224 <malloc>
 800f5d0:	4602      	mov	r2, r0
 800f5d2:	61e0      	str	r0, [r4, #28]
 800f5d4:	b920      	cbnz	r0, 800f5e0 <_dtoa_r+0x38>
 800f5d6:	4bae      	ldr	r3, [pc, #696]	; (800f890 <_dtoa_r+0x2e8>)
 800f5d8:	21ef      	movs	r1, #239	; 0xef
 800f5da:	48ae      	ldr	r0, [pc, #696]	; (800f894 <_dtoa_r+0x2ec>)
 800f5dc:	f001 fb10 	bl	8010c00 <__assert_func>
 800f5e0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f5e4:	6005      	str	r5, [r0, #0]
 800f5e6:	60c5      	str	r5, [r0, #12]
 800f5e8:	69e3      	ldr	r3, [r4, #28]
 800f5ea:	6819      	ldr	r1, [r3, #0]
 800f5ec:	b151      	cbz	r1, 800f604 <_dtoa_r+0x5c>
 800f5ee:	685a      	ldr	r2, [r3, #4]
 800f5f0:	604a      	str	r2, [r1, #4]
 800f5f2:	2301      	movs	r3, #1
 800f5f4:	4093      	lsls	r3, r2
 800f5f6:	608b      	str	r3, [r1, #8]
 800f5f8:	4620      	mov	r0, r4
 800f5fa:	f000 ff07 	bl	801040c <_Bfree>
 800f5fe:	69e3      	ldr	r3, [r4, #28]
 800f600:	2200      	movs	r2, #0
 800f602:	601a      	str	r2, [r3, #0]
 800f604:	1e3b      	subs	r3, r7, #0
 800f606:	bfbb      	ittet	lt
 800f608:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f60c:	9303      	strlt	r3, [sp, #12]
 800f60e:	2300      	movge	r3, #0
 800f610:	2201      	movlt	r2, #1
 800f612:	bfac      	ite	ge
 800f614:	f8c8 3000 	strge.w	r3, [r8]
 800f618:	f8c8 2000 	strlt.w	r2, [r8]
 800f61c:	4b9e      	ldr	r3, [pc, #632]	; (800f898 <_dtoa_r+0x2f0>)
 800f61e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800f622:	ea33 0308 	bics.w	r3, r3, r8
 800f626:	d11b      	bne.n	800f660 <_dtoa_r+0xb8>
 800f628:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f62a:	f242 730f 	movw	r3, #9999	; 0x270f
 800f62e:	6013      	str	r3, [r2, #0]
 800f630:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800f634:	4333      	orrs	r3, r6
 800f636:	f000 8593 	beq.w	8010160 <_dtoa_r+0xbb8>
 800f63a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f63c:	b963      	cbnz	r3, 800f658 <_dtoa_r+0xb0>
 800f63e:	4b97      	ldr	r3, [pc, #604]	; (800f89c <_dtoa_r+0x2f4>)
 800f640:	e027      	b.n	800f692 <_dtoa_r+0xea>
 800f642:	4b97      	ldr	r3, [pc, #604]	; (800f8a0 <_dtoa_r+0x2f8>)
 800f644:	9300      	str	r3, [sp, #0]
 800f646:	3308      	adds	r3, #8
 800f648:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f64a:	6013      	str	r3, [r2, #0]
 800f64c:	9800      	ldr	r0, [sp, #0]
 800f64e:	b013      	add	sp, #76	; 0x4c
 800f650:	ecbd 8b04 	vpop	{d8-d9}
 800f654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f658:	4b90      	ldr	r3, [pc, #576]	; (800f89c <_dtoa_r+0x2f4>)
 800f65a:	9300      	str	r3, [sp, #0]
 800f65c:	3303      	adds	r3, #3
 800f65e:	e7f3      	b.n	800f648 <_dtoa_r+0xa0>
 800f660:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f664:	2200      	movs	r2, #0
 800f666:	ec51 0b17 	vmov	r0, r1, d7
 800f66a:	eeb0 8a47 	vmov.f32	s16, s14
 800f66e:	eef0 8a67 	vmov.f32	s17, s15
 800f672:	2300      	movs	r3, #0
 800f674:	f7f1 fa30 	bl	8000ad8 <__aeabi_dcmpeq>
 800f678:	4681      	mov	r9, r0
 800f67a:	b160      	cbz	r0, 800f696 <_dtoa_r+0xee>
 800f67c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f67e:	2301      	movs	r3, #1
 800f680:	6013      	str	r3, [r2, #0]
 800f682:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f684:	2b00      	cmp	r3, #0
 800f686:	f000 8568 	beq.w	801015a <_dtoa_r+0xbb2>
 800f68a:	4b86      	ldr	r3, [pc, #536]	; (800f8a4 <_dtoa_r+0x2fc>)
 800f68c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f68e:	6013      	str	r3, [r2, #0]
 800f690:	3b01      	subs	r3, #1
 800f692:	9300      	str	r3, [sp, #0]
 800f694:	e7da      	b.n	800f64c <_dtoa_r+0xa4>
 800f696:	aa10      	add	r2, sp, #64	; 0x40
 800f698:	a911      	add	r1, sp, #68	; 0x44
 800f69a:	4620      	mov	r0, r4
 800f69c:	eeb0 0a48 	vmov.f32	s0, s16
 800f6a0:	eef0 0a68 	vmov.f32	s1, s17
 800f6a4:	f001 f994 	bl	80109d0 <__d2b>
 800f6a8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800f6ac:	4682      	mov	sl, r0
 800f6ae:	2d00      	cmp	r5, #0
 800f6b0:	d07f      	beq.n	800f7b2 <_dtoa_r+0x20a>
 800f6b2:	ee18 3a90 	vmov	r3, s17
 800f6b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f6ba:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800f6be:	ec51 0b18 	vmov	r0, r1, d8
 800f6c2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f6c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f6ca:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800f6ce:	4619      	mov	r1, r3
 800f6d0:	2200      	movs	r2, #0
 800f6d2:	4b75      	ldr	r3, [pc, #468]	; (800f8a8 <_dtoa_r+0x300>)
 800f6d4:	f7f0 fde0 	bl	8000298 <__aeabi_dsub>
 800f6d8:	a367      	add	r3, pc, #412	; (adr r3, 800f878 <_dtoa_r+0x2d0>)
 800f6da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6de:	f7f0 ff93 	bl	8000608 <__aeabi_dmul>
 800f6e2:	a367      	add	r3, pc, #412	; (adr r3, 800f880 <_dtoa_r+0x2d8>)
 800f6e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6e8:	f7f0 fdd8 	bl	800029c <__adddf3>
 800f6ec:	4606      	mov	r6, r0
 800f6ee:	4628      	mov	r0, r5
 800f6f0:	460f      	mov	r7, r1
 800f6f2:	f7f0 ff1f 	bl	8000534 <__aeabi_i2d>
 800f6f6:	a364      	add	r3, pc, #400	; (adr r3, 800f888 <_dtoa_r+0x2e0>)
 800f6f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6fc:	f7f0 ff84 	bl	8000608 <__aeabi_dmul>
 800f700:	4602      	mov	r2, r0
 800f702:	460b      	mov	r3, r1
 800f704:	4630      	mov	r0, r6
 800f706:	4639      	mov	r1, r7
 800f708:	f7f0 fdc8 	bl	800029c <__adddf3>
 800f70c:	4606      	mov	r6, r0
 800f70e:	460f      	mov	r7, r1
 800f710:	f7f1 fa2a 	bl	8000b68 <__aeabi_d2iz>
 800f714:	2200      	movs	r2, #0
 800f716:	4683      	mov	fp, r0
 800f718:	2300      	movs	r3, #0
 800f71a:	4630      	mov	r0, r6
 800f71c:	4639      	mov	r1, r7
 800f71e:	f7f1 f9e5 	bl	8000aec <__aeabi_dcmplt>
 800f722:	b148      	cbz	r0, 800f738 <_dtoa_r+0x190>
 800f724:	4658      	mov	r0, fp
 800f726:	f7f0 ff05 	bl	8000534 <__aeabi_i2d>
 800f72a:	4632      	mov	r2, r6
 800f72c:	463b      	mov	r3, r7
 800f72e:	f7f1 f9d3 	bl	8000ad8 <__aeabi_dcmpeq>
 800f732:	b908      	cbnz	r0, 800f738 <_dtoa_r+0x190>
 800f734:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f738:	f1bb 0f16 	cmp.w	fp, #22
 800f73c:	d857      	bhi.n	800f7ee <_dtoa_r+0x246>
 800f73e:	4b5b      	ldr	r3, [pc, #364]	; (800f8ac <_dtoa_r+0x304>)
 800f740:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f744:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f748:	ec51 0b18 	vmov	r0, r1, d8
 800f74c:	f7f1 f9ce 	bl	8000aec <__aeabi_dcmplt>
 800f750:	2800      	cmp	r0, #0
 800f752:	d04e      	beq.n	800f7f2 <_dtoa_r+0x24a>
 800f754:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f758:	2300      	movs	r3, #0
 800f75a:	930c      	str	r3, [sp, #48]	; 0x30
 800f75c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f75e:	1b5b      	subs	r3, r3, r5
 800f760:	1e5a      	subs	r2, r3, #1
 800f762:	bf45      	ittet	mi
 800f764:	f1c3 0301 	rsbmi	r3, r3, #1
 800f768:	9305      	strmi	r3, [sp, #20]
 800f76a:	2300      	movpl	r3, #0
 800f76c:	2300      	movmi	r3, #0
 800f76e:	9206      	str	r2, [sp, #24]
 800f770:	bf54      	ite	pl
 800f772:	9305      	strpl	r3, [sp, #20]
 800f774:	9306      	strmi	r3, [sp, #24]
 800f776:	f1bb 0f00 	cmp.w	fp, #0
 800f77a:	db3c      	blt.n	800f7f6 <_dtoa_r+0x24e>
 800f77c:	9b06      	ldr	r3, [sp, #24]
 800f77e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800f782:	445b      	add	r3, fp
 800f784:	9306      	str	r3, [sp, #24]
 800f786:	2300      	movs	r3, #0
 800f788:	9308      	str	r3, [sp, #32]
 800f78a:	9b07      	ldr	r3, [sp, #28]
 800f78c:	2b09      	cmp	r3, #9
 800f78e:	d868      	bhi.n	800f862 <_dtoa_r+0x2ba>
 800f790:	2b05      	cmp	r3, #5
 800f792:	bfc4      	itt	gt
 800f794:	3b04      	subgt	r3, #4
 800f796:	9307      	strgt	r3, [sp, #28]
 800f798:	9b07      	ldr	r3, [sp, #28]
 800f79a:	f1a3 0302 	sub.w	r3, r3, #2
 800f79e:	bfcc      	ite	gt
 800f7a0:	2500      	movgt	r5, #0
 800f7a2:	2501      	movle	r5, #1
 800f7a4:	2b03      	cmp	r3, #3
 800f7a6:	f200 8085 	bhi.w	800f8b4 <_dtoa_r+0x30c>
 800f7aa:	e8df f003 	tbb	[pc, r3]
 800f7ae:	3b2e      	.short	0x3b2e
 800f7b0:	5839      	.short	0x5839
 800f7b2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800f7b6:	441d      	add	r5, r3
 800f7b8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f7bc:	2b20      	cmp	r3, #32
 800f7be:	bfc1      	itttt	gt
 800f7c0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f7c4:	fa08 f803 	lslgt.w	r8, r8, r3
 800f7c8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800f7cc:	fa26 f303 	lsrgt.w	r3, r6, r3
 800f7d0:	bfd6      	itet	le
 800f7d2:	f1c3 0320 	rsble	r3, r3, #32
 800f7d6:	ea48 0003 	orrgt.w	r0, r8, r3
 800f7da:	fa06 f003 	lslle.w	r0, r6, r3
 800f7de:	f7f0 fe99 	bl	8000514 <__aeabi_ui2d>
 800f7e2:	2201      	movs	r2, #1
 800f7e4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800f7e8:	3d01      	subs	r5, #1
 800f7ea:	920e      	str	r2, [sp, #56]	; 0x38
 800f7ec:	e76f      	b.n	800f6ce <_dtoa_r+0x126>
 800f7ee:	2301      	movs	r3, #1
 800f7f0:	e7b3      	b.n	800f75a <_dtoa_r+0x1b2>
 800f7f2:	900c      	str	r0, [sp, #48]	; 0x30
 800f7f4:	e7b2      	b.n	800f75c <_dtoa_r+0x1b4>
 800f7f6:	9b05      	ldr	r3, [sp, #20]
 800f7f8:	eba3 030b 	sub.w	r3, r3, fp
 800f7fc:	9305      	str	r3, [sp, #20]
 800f7fe:	f1cb 0300 	rsb	r3, fp, #0
 800f802:	9308      	str	r3, [sp, #32]
 800f804:	2300      	movs	r3, #0
 800f806:	930b      	str	r3, [sp, #44]	; 0x2c
 800f808:	e7bf      	b.n	800f78a <_dtoa_r+0x1e2>
 800f80a:	2300      	movs	r3, #0
 800f80c:	9309      	str	r3, [sp, #36]	; 0x24
 800f80e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f810:	2b00      	cmp	r3, #0
 800f812:	dc52      	bgt.n	800f8ba <_dtoa_r+0x312>
 800f814:	2301      	movs	r3, #1
 800f816:	9301      	str	r3, [sp, #4]
 800f818:	9304      	str	r3, [sp, #16]
 800f81a:	461a      	mov	r2, r3
 800f81c:	920a      	str	r2, [sp, #40]	; 0x28
 800f81e:	e00b      	b.n	800f838 <_dtoa_r+0x290>
 800f820:	2301      	movs	r3, #1
 800f822:	e7f3      	b.n	800f80c <_dtoa_r+0x264>
 800f824:	2300      	movs	r3, #0
 800f826:	9309      	str	r3, [sp, #36]	; 0x24
 800f828:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f82a:	445b      	add	r3, fp
 800f82c:	9301      	str	r3, [sp, #4]
 800f82e:	3301      	adds	r3, #1
 800f830:	2b01      	cmp	r3, #1
 800f832:	9304      	str	r3, [sp, #16]
 800f834:	bfb8      	it	lt
 800f836:	2301      	movlt	r3, #1
 800f838:	69e0      	ldr	r0, [r4, #28]
 800f83a:	2100      	movs	r1, #0
 800f83c:	2204      	movs	r2, #4
 800f83e:	f102 0614 	add.w	r6, r2, #20
 800f842:	429e      	cmp	r6, r3
 800f844:	d93d      	bls.n	800f8c2 <_dtoa_r+0x31a>
 800f846:	6041      	str	r1, [r0, #4]
 800f848:	4620      	mov	r0, r4
 800f84a:	f000 fd9f 	bl	801038c <_Balloc>
 800f84e:	9000      	str	r0, [sp, #0]
 800f850:	2800      	cmp	r0, #0
 800f852:	d139      	bne.n	800f8c8 <_dtoa_r+0x320>
 800f854:	4b16      	ldr	r3, [pc, #88]	; (800f8b0 <_dtoa_r+0x308>)
 800f856:	4602      	mov	r2, r0
 800f858:	f240 11af 	movw	r1, #431	; 0x1af
 800f85c:	e6bd      	b.n	800f5da <_dtoa_r+0x32>
 800f85e:	2301      	movs	r3, #1
 800f860:	e7e1      	b.n	800f826 <_dtoa_r+0x27e>
 800f862:	2501      	movs	r5, #1
 800f864:	2300      	movs	r3, #0
 800f866:	9307      	str	r3, [sp, #28]
 800f868:	9509      	str	r5, [sp, #36]	; 0x24
 800f86a:	f04f 33ff 	mov.w	r3, #4294967295
 800f86e:	9301      	str	r3, [sp, #4]
 800f870:	9304      	str	r3, [sp, #16]
 800f872:	2200      	movs	r2, #0
 800f874:	2312      	movs	r3, #18
 800f876:	e7d1      	b.n	800f81c <_dtoa_r+0x274>
 800f878:	636f4361 	.word	0x636f4361
 800f87c:	3fd287a7 	.word	0x3fd287a7
 800f880:	8b60c8b3 	.word	0x8b60c8b3
 800f884:	3fc68a28 	.word	0x3fc68a28
 800f888:	509f79fb 	.word	0x509f79fb
 800f88c:	3fd34413 	.word	0x3fd34413
 800f890:	080119a9 	.word	0x080119a9
 800f894:	080119c0 	.word	0x080119c0
 800f898:	7ff00000 	.word	0x7ff00000
 800f89c:	080119a5 	.word	0x080119a5
 800f8a0:	0801199c 	.word	0x0801199c
 800f8a4:	08011979 	.word	0x08011979
 800f8a8:	3ff80000 	.word	0x3ff80000
 800f8ac:	08011ab0 	.word	0x08011ab0
 800f8b0:	08011a18 	.word	0x08011a18
 800f8b4:	2301      	movs	r3, #1
 800f8b6:	9309      	str	r3, [sp, #36]	; 0x24
 800f8b8:	e7d7      	b.n	800f86a <_dtoa_r+0x2c2>
 800f8ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f8bc:	9301      	str	r3, [sp, #4]
 800f8be:	9304      	str	r3, [sp, #16]
 800f8c0:	e7ba      	b.n	800f838 <_dtoa_r+0x290>
 800f8c2:	3101      	adds	r1, #1
 800f8c4:	0052      	lsls	r2, r2, #1
 800f8c6:	e7ba      	b.n	800f83e <_dtoa_r+0x296>
 800f8c8:	69e3      	ldr	r3, [r4, #28]
 800f8ca:	9a00      	ldr	r2, [sp, #0]
 800f8cc:	601a      	str	r2, [r3, #0]
 800f8ce:	9b04      	ldr	r3, [sp, #16]
 800f8d0:	2b0e      	cmp	r3, #14
 800f8d2:	f200 80a8 	bhi.w	800fa26 <_dtoa_r+0x47e>
 800f8d6:	2d00      	cmp	r5, #0
 800f8d8:	f000 80a5 	beq.w	800fa26 <_dtoa_r+0x47e>
 800f8dc:	f1bb 0f00 	cmp.w	fp, #0
 800f8e0:	dd38      	ble.n	800f954 <_dtoa_r+0x3ac>
 800f8e2:	4bc0      	ldr	r3, [pc, #768]	; (800fbe4 <_dtoa_r+0x63c>)
 800f8e4:	f00b 020f 	and.w	r2, fp, #15
 800f8e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f8ec:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800f8f0:	e9d3 6700 	ldrd	r6, r7, [r3]
 800f8f4:	ea4f 182b 	mov.w	r8, fp, asr #4
 800f8f8:	d019      	beq.n	800f92e <_dtoa_r+0x386>
 800f8fa:	4bbb      	ldr	r3, [pc, #748]	; (800fbe8 <_dtoa_r+0x640>)
 800f8fc:	ec51 0b18 	vmov	r0, r1, d8
 800f900:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f904:	f7f0 ffaa 	bl	800085c <__aeabi_ddiv>
 800f908:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f90c:	f008 080f 	and.w	r8, r8, #15
 800f910:	2503      	movs	r5, #3
 800f912:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800fbe8 <_dtoa_r+0x640>
 800f916:	f1b8 0f00 	cmp.w	r8, #0
 800f91a:	d10a      	bne.n	800f932 <_dtoa_r+0x38a>
 800f91c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f920:	4632      	mov	r2, r6
 800f922:	463b      	mov	r3, r7
 800f924:	f7f0 ff9a 	bl	800085c <__aeabi_ddiv>
 800f928:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f92c:	e02b      	b.n	800f986 <_dtoa_r+0x3de>
 800f92e:	2502      	movs	r5, #2
 800f930:	e7ef      	b.n	800f912 <_dtoa_r+0x36a>
 800f932:	f018 0f01 	tst.w	r8, #1
 800f936:	d008      	beq.n	800f94a <_dtoa_r+0x3a2>
 800f938:	4630      	mov	r0, r6
 800f93a:	4639      	mov	r1, r7
 800f93c:	e9d9 2300 	ldrd	r2, r3, [r9]
 800f940:	f7f0 fe62 	bl	8000608 <__aeabi_dmul>
 800f944:	3501      	adds	r5, #1
 800f946:	4606      	mov	r6, r0
 800f948:	460f      	mov	r7, r1
 800f94a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800f94e:	f109 0908 	add.w	r9, r9, #8
 800f952:	e7e0      	b.n	800f916 <_dtoa_r+0x36e>
 800f954:	f000 809f 	beq.w	800fa96 <_dtoa_r+0x4ee>
 800f958:	f1cb 0600 	rsb	r6, fp, #0
 800f95c:	4ba1      	ldr	r3, [pc, #644]	; (800fbe4 <_dtoa_r+0x63c>)
 800f95e:	4fa2      	ldr	r7, [pc, #648]	; (800fbe8 <_dtoa_r+0x640>)
 800f960:	f006 020f 	and.w	r2, r6, #15
 800f964:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f96c:	ec51 0b18 	vmov	r0, r1, d8
 800f970:	f7f0 fe4a 	bl	8000608 <__aeabi_dmul>
 800f974:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f978:	1136      	asrs	r6, r6, #4
 800f97a:	2300      	movs	r3, #0
 800f97c:	2502      	movs	r5, #2
 800f97e:	2e00      	cmp	r6, #0
 800f980:	d17e      	bne.n	800fa80 <_dtoa_r+0x4d8>
 800f982:	2b00      	cmp	r3, #0
 800f984:	d1d0      	bne.n	800f928 <_dtoa_r+0x380>
 800f986:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f988:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800f98c:	2b00      	cmp	r3, #0
 800f98e:	f000 8084 	beq.w	800fa9a <_dtoa_r+0x4f2>
 800f992:	4b96      	ldr	r3, [pc, #600]	; (800fbec <_dtoa_r+0x644>)
 800f994:	2200      	movs	r2, #0
 800f996:	4640      	mov	r0, r8
 800f998:	4649      	mov	r1, r9
 800f99a:	f7f1 f8a7 	bl	8000aec <__aeabi_dcmplt>
 800f99e:	2800      	cmp	r0, #0
 800f9a0:	d07b      	beq.n	800fa9a <_dtoa_r+0x4f2>
 800f9a2:	9b04      	ldr	r3, [sp, #16]
 800f9a4:	2b00      	cmp	r3, #0
 800f9a6:	d078      	beq.n	800fa9a <_dtoa_r+0x4f2>
 800f9a8:	9b01      	ldr	r3, [sp, #4]
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	dd39      	ble.n	800fa22 <_dtoa_r+0x47a>
 800f9ae:	4b90      	ldr	r3, [pc, #576]	; (800fbf0 <_dtoa_r+0x648>)
 800f9b0:	2200      	movs	r2, #0
 800f9b2:	4640      	mov	r0, r8
 800f9b4:	4649      	mov	r1, r9
 800f9b6:	f7f0 fe27 	bl	8000608 <__aeabi_dmul>
 800f9ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f9be:	9e01      	ldr	r6, [sp, #4]
 800f9c0:	f10b 37ff 	add.w	r7, fp, #4294967295
 800f9c4:	3501      	adds	r5, #1
 800f9c6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800f9ca:	4628      	mov	r0, r5
 800f9cc:	f7f0 fdb2 	bl	8000534 <__aeabi_i2d>
 800f9d0:	4642      	mov	r2, r8
 800f9d2:	464b      	mov	r3, r9
 800f9d4:	f7f0 fe18 	bl	8000608 <__aeabi_dmul>
 800f9d8:	4b86      	ldr	r3, [pc, #536]	; (800fbf4 <_dtoa_r+0x64c>)
 800f9da:	2200      	movs	r2, #0
 800f9dc:	f7f0 fc5e 	bl	800029c <__adddf3>
 800f9e0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800f9e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f9e8:	9303      	str	r3, [sp, #12]
 800f9ea:	2e00      	cmp	r6, #0
 800f9ec:	d158      	bne.n	800faa0 <_dtoa_r+0x4f8>
 800f9ee:	4b82      	ldr	r3, [pc, #520]	; (800fbf8 <_dtoa_r+0x650>)
 800f9f0:	2200      	movs	r2, #0
 800f9f2:	4640      	mov	r0, r8
 800f9f4:	4649      	mov	r1, r9
 800f9f6:	f7f0 fc4f 	bl	8000298 <__aeabi_dsub>
 800f9fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f9fe:	4680      	mov	r8, r0
 800fa00:	4689      	mov	r9, r1
 800fa02:	f7f1 f891 	bl	8000b28 <__aeabi_dcmpgt>
 800fa06:	2800      	cmp	r0, #0
 800fa08:	f040 8296 	bne.w	800ff38 <_dtoa_r+0x990>
 800fa0c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800fa10:	4640      	mov	r0, r8
 800fa12:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fa16:	4649      	mov	r1, r9
 800fa18:	f7f1 f868 	bl	8000aec <__aeabi_dcmplt>
 800fa1c:	2800      	cmp	r0, #0
 800fa1e:	f040 8289 	bne.w	800ff34 <_dtoa_r+0x98c>
 800fa22:	ed8d 8b02 	vstr	d8, [sp, #8]
 800fa26:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fa28:	2b00      	cmp	r3, #0
 800fa2a:	f2c0 814e 	blt.w	800fcca <_dtoa_r+0x722>
 800fa2e:	f1bb 0f0e 	cmp.w	fp, #14
 800fa32:	f300 814a 	bgt.w	800fcca <_dtoa_r+0x722>
 800fa36:	4b6b      	ldr	r3, [pc, #428]	; (800fbe4 <_dtoa_r+0x63c>)
 800fa38:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800fa3c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fa40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fa42:	2b00      	cmp	r3, #0
 800fa44:	f280 80dc 	bge.w	800fc00 <_dtoa_r+0x658>
 800fa48:	9b04      	ldr	r3, [sp, #16]
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	f300 80d8 	bgt.w	800fc00 <_dtoa_r+0x658>
 800fa50:	f040 826f 	bne.w	800ff32 <_dtoa_r+0x98a>
 800fa54:	4b68      	ldr	r3, [pc, #416]	; (800fbf8 <_dtoa_r+0x650>)
 800fa56:	2200      	movs	r2, #0
 800fa58:	4640      	mov	r0, r8
 800fa5a:	4649      	mov	r1, r9
 800fa5c:	f7f0 fdd4 	bl	8000608 <__aeabi_dmul>
 800fa60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fa64:	f7f1 f856 	bl	8000b14 <__aeabi_dcmpge>
 800fa68:	9e04      	ldr	r6, [sp, #16]
 800fa6a:	4637      	mov	r7, r6
 800fa6c:	2800      	cmp	r0, #0
 800fa6e:	f040 8245 	bne.w	800fefc <_dtoa_r+0x954>
 800fa72:	9d00      	ldr	r5, [sp, #0]
 800fa74:	2331      	movs	r3, #49	; 0x31
 800fa76:	f805 3b01 	strb.w	r3, [r5], #1
 800fa7a:	f10b 0b01 	add.w	fp, fp, #1
 800fa7e:	e241      	b.n	800ff04 <_dtoa_r+0x95c>
 800fa80:	07f2      	lsls	r2, r6, #31
 800fa82:	d505      	bpl.n	800fa90 <_dtoa_r+0x4e8>
 800fa84:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fa88:	f7f0 fdbe 	bl	8000608 <__aeabi_dmul>
 800fa8c:	3501      	adds	r5, #1
 800fa8e:	2301      	movs	r3, #1
 800fa90:	1076      	asrs	r6, r6, #1
 800fa92:	3708      	adds	r7, #8
 800fa94:	e773      	b.n	800f97e <_dtoa_r+0x3d6>
 800fa96:	2502      	movs	r5, #2
 800fa98:	e775      	b.n	800f986 <_dtoa_r+0x3de>
 800fa9a:	9e04      	ldr	r6, [sp, #16]
 800fa9c:	465f      	mov	r7, fp
 800fa9e:	e792      	b.n	800f9c6 <_dtoa_r+0x41e>
 800faa0:	9900      	ldr	r1, [sp, #0]
 800faa2:	4b50      	ldr	r3, [pc, #320]	; (800fbe4 <_dtoa_r+0x63c>)
 800faa4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800faa8:	4431      	add	r1, r6
 800faaa:	9102      	str	r1, [sp, #8]
 800faac:	9909      	ldr	r1, [sp, #36]	; 0x24
 800faae:	eeb0 9a47 	vmov.f32	s18, s14
 800fab2:	eef0 9a67 	vmov.f32	s19, s15
 800fab6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800faba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800fabe:	2900      	cmp	r1, #0
 800fac0:	d044      	beq.n	800fb4c <_dtoa_r+0x5a4>
 800fac2:	494e      	ldr	r1, [pc, #312]	; (800fbfc <_dtoa_r+0x654>)
 800fac4:	2000      	movs	r0, #0
 800fac6:	f7f0 fec9 	bl	800085c <__aeabi_ddiv>
 800faca:	ec53 2b19 	vmov	r2, r3, d9
 800face:	f7f0 fbe3 	bl	8000298 <__aeabi_dsub>
 800fad2:	9d00      	ldr	r5, [sp, #0]
 800fad4:	ec41 0b19 	vmov	d9, r0, r1
 800fad8:	4649      	mov	r1, r9
 800fada:	4640      	mov	r0, r8
 800fadc:	f7f1 f844 	bl	8000b68 <__aeabi_d2iz>
 800fae0:	4606      	mov	r6, r0
 800fae2:	f7f0 fd27 	bl	8000534 <__aeabi_i2d>
 800fae6:	4602      	mov	r2, r0
 800fae8:	460b      	mov	r3, r1
 800faea:	4640      	mov	r0, r8
 800faec:	4649      	mov	r1, r9
 800faee:	f7f0 fbd3 	bl	8000298 <__aeabi_dsub>
 800faf2:	3630      	adds	r6, #48	; 0x30
 800faf4:	f805 6b01 	strb.w	r6, [r5], #1
 800faf8:	ec53 2b19 	vmov	r2, r3, d9
 800fafc:	4680      	mov	r8, r0
 800fafe:	4689      	mov	r9, r1
 800fb00:	f7f0 fff4 	bl	8000aec <__aeabi_dcmplt>
 800fb04:	2800      	cmp	r0, #0
 800fb06:	d164      	bne.n	800fbd2 <_dtoa_r+0x62a>
 800fb08:	4642      	mov	r2, r8
 800fb0a:	464b      	mov	r3, r9
 800fb0c:	4937      	ldr	r1, [pc, #220]	; (800fbec <_dtoa_r+0x644>)
 800fb0e:	2000      	movs	r0, #0
 800fb10:	f7f0 fbc2 	bl	8000298 <__aeabi_dsub>
 800fb14:	ec53 2b19 	vmov	r2, r3, d9
 800fb18:	f7f0 ffe8 	bl	8000aec <__aeabi_dcmplt>
 800fb1c:	2800      	cmp	r0, #0
 800fb1e:	f040 80b6 	bne.w	800fc8e <_dtoa_r+0x6e6>
 800fb22:	9b02      	ldr	r3, [sp, #8]
 800fb24:	429d      	cmp	r5, r3
 800fb26:	f43f af7c 	beq.w	800fa22 <_dtoa_r+0x47a>
 800fb2a:	4b31      	ldr	r3, [pc, #196]	; (800fbf0 <_dtoa_r+0x648>)
 800fb2c:	ec51 0b19 	vmov	r0, r1, d9
 800fb30:	2200      	movs	r2, #0
 800fb32:	f7f0 fd69 	bl	8000608 <__aeabi_dmul>
 800fb36:	4b2e      	ldr	r3, [pc, #184]	; (800fbf0 <_dtoa_r+0x648>)
 800fb38:	ec41 0b19 	vmov	d9, r0, r1
 800fb3c:	2200      	movs	r2, #0
 800fb3e:	4640      	mov	r0, r8
 800fb40:	4649      	mov	r1, r9
 800fb42:	f7f0 fd61 	bl	8000608 <__aeabi_dmul>
 800fb46:	4680      	mov	r8, r0
 800fb48:	4689      	mov	r9, r1
 800fb4a:	e7c5      	b.n	800fad8 <_dtoa_r+0x530>
 800fb4c:	ec51 0b17 	vmov	r0, r1, d7
 800fb50:	f7f0 fd5a 	bl	8000608 <__aeabi_dmul>
 800fb54:	9b02      	ldr	r3, [sp, #8]
 800fb56:	9d00      	ldr	r5, [sp, #0]
 800fb58:	930f      	str	r3, [sp, #60]	; 0x3c
 800fb5a:	ec41 0b19 	vmov	d9, r0, r1
 800fb5e:	4649      	mov	r1, r9
 800fb60:	4640      	mov	r0, r8
 800fb62:	f7f1 f801 	bl	8000b68 <__aeabi_d2iz>
 800fb66:	4606      	mov	r6, r0
 800fb68:	f7f0 fce4 	bl	8000534 <__aeabi_i2d>
 800fb6c:	3630      	adds	r6, #48	; 0x30
 800fb6e:	4602      	mov	r2, r0
 800fb70:	460b      	mov	r3, r1
 800fb72:	4640      	mov	r0, r8
 800fb74:	4649      	mov	r1, r9
 800fb76:	f7f0 fb8f 	bl	8000298 <__aeabi_dsub>
 800fb7a:	f805 6b01 	strb.w	r6, [r5], #1
 800fb7e:	9b02      	ldr	r3, [sp, #8]
 800fb80:	429d      	cmp	r5, r3
 800fb82:	4680      	mov	r8, r0
 800fb84:	4689      	mov	r9, r1
 800fb86:	f04f 0200 	mov.w	r2, #0
 800fb8a:	d124      	bne.n	800fbd6 <_dtoa_r+0x62e>
 800fb8c:	4b1b      	ldr	r3, [pc, #108]	; (800fbfc <_dtoa_r+0x654>)
 800fb8e:	ec51 0b19 	vmov	r0, r1, d9
 800fb92:	f7f0 fb83 	bl	800029c <__adddf3>
 800fb96:	4602      	mov	r2, r0
 800fb98:	460b      	mov	r3, r1
 800fb9a:	4640      	mov	r0, r8
 800fb9c:	4649      	mov	r1, r9
 800fb9e:	f7f0 ffc3 	bl	8000b28 <__aeabi_dcmpgt>
 800fba2:	2800      	cmp	r0, #0
 800fba4:	d173      	bne.n	800fc8e <_dtoa_r+0x6e6>
 800fba6:	ec53 2b19 	vmov	r2, r3, d9
 800fbaa:	4914      	ldr	r1, [pc, #80]	; (800fbfc <_dtoa_r+0x654>)
 800fbac:	2000      	movs	r0, #0
 800fbae:	f7f0 fb73 	bl	8000298 <__aeabi_dsub>
 800fbb2:	4602      	mov	r2, r0
 800fbb4:	460b      	mov	r3, r1
 800fbb6:	4640      	mov	r0, r8
 800fbb8:	4649      	mov	r1, r9
 800fbba:	f7f0 ff97 	bl	8000aec <__aeabi_dcmplt>
 800fbbe:	2800      	cmp	r0, #0
 800fbc0:	f43f af2f 	beq.w	800fa22 <_dtoa_r+0x47a>
 800fbc4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800fbc6:	1e6b      	subs	r3, r5, #1
 800fbc8:	930f      	str	r3, [sp, #60]	; 0x3c
 800fbca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800fbce:	2b30      	cmp	r3, #48	; 0x30
 800fbd0:	d0f8      	beq.n	800fbc4 <_dtoa_r+0x61c>
 800fbd2:	46bb      	mov	fp, r7
 800fbd4:	e04a      	b.n	800fc6c <_dtoa_r+0x6c4>
 800fbd6:	4b06      	ldr	r3, [pc, #24]	; (800fbf0 <_dtoa_r+0x648>)
 800fbd8:	f7f0 fd16 	bl	8000608 <__aeabi_dmul>
 800fbdc:	4680      	mov	r8, r0
 800fbde:	4689      	mov	r9, r1
 800fbe0:	e7bd      	b.n	800fb5e <_dtoa_r+0x5b6>
 800fbe2:	bf00      	nop
 800fbe4:	08011ab0 	.word	0x08011ab0
 800fbe8:	08011a88 	.word	0x08011a88
 800fbec:	3ff00000 	.word	0x3ff00000
 800fbf0:	40240000 	.word	0x40240000
 800fbf4:	401c0000 	.word	0x401c0000
 800fbf8:	40140000 	.word	0x40140000
 800fbfc:	3fe00000 	.word	0x3fe00000
 800fc00:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800fc04:	9d00      	ldr	r5, [sp, #0]
 800fc06:	4642      	mov	r2, r8
 800fc08:	464b      	mov	r3, r9
 800fc0a:	4630      	mov	r0, r6
 800fc0c:	4639      	mov	r1, r7
 800fc0e:	f7f0 fe25 	bl	800085c <__aeabi_ddiv>
 800fc12:	f7f0 ffa9 	bl	8000b68 <__aeabi_d2iz>
 800fc16:	9001      	str	r0, [sp, #4]
 800fc18:	f7f0 fc8c 	bl	8000534 <__aeabi_i2d>
 800fc1c:	4642      	mov	r2, r8
 800fc1e:	464b      	mov	r3, r9
 800fc20:	f7f0 fcf2 	bl	8000608 <__aeabi_dmul>
 800fc24:	4602      	mov	r2, r0
 800fc26:	460b      	mov	r3, r1
 800fc28:	4630      	mov	r0, r6
 800fc2a:	4639      	mov	r1, r7
 800fc2c:	f7f0 fb34 	bl	8000298 <__aeabi_dsub>
 800fc30:	9e01      	ldr	r6, [sp, #4]
 800fc32:	9f04      	ldr	r7, [sp, #16]
 800fc34:	3630      	adds	r6, #48	; 0x30
 800fc36:	f805 6b01 	strb.w	r6, [r5], #1
 800fc3a:	9e00      	ldr	r6, [sp, #0]
 800fc3c:	1bae      	subs	r6, r5, r6
 800fc3e:	42b7      	cmp	r7, r6
 800fc40:	4602      	mov	r2, r0
 800fc42:	460b      	mov	r3, r1
 800fc44:	d134      	bne.n	800fcb0 <_dtoa_r+0x708>
 800fc46:	f7f0 fb29 	bl	800029c <__adddf3>
 800fc4a:	4642      	mov	r2, r8
 800fc4c:	464b      	mov	r3, r9
 800fc4e:	4606      	mov	r6, r0
 800fc50:	460f      	mov	r7, r1
 800fc52:	f7f0 ff69 	bl	8000b28 <__aeabi_dcmpgt>
 800fc56:	b9c8      	cbnz	r0, 800fc8c <_dtoa_r+0x6e4>
 800fc58:	4642      	mov	r2, r8
 800fc5a:	464b      	mov	r3, r9
 800fc5c:	4630      	mov	r0, r6
 800fc5e:	4639      	mov	r1, r7
 800fc60:	f7f0 ff3a 	bl	8000ad8 <__aeabi_dcmpeq>
 800fc64:	b110      	cbz	r0, 800fc6c <_dtoa_r+0x6c4>
 800fc66:	9b01      	ldr	r3, [sp, #4]
 800fc68:	07db      	lsls	r3, r3, #31
 800fc6a:	d40f      	bmi.n	800fc8c <_dtoa_r+0x6e4>
 800fc6c:	4651      	mov	r1, sl
 800fc6e:	4620      	mov	r0, r4
 800fc70:	f000 fbcc 	bl	801040c <_Bfree>
 800fc74:	2300      	movs	r3, #0
 800fc76:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800fc78:	702b      	strb	r3, [r5, #0]
 800fc7a:	f10b 0301 	add.w	r3, fp, #1
 800fc7e:	6013      	str	r3, [r2, #0]
 800fc80:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fc82:	2b00      	cmp	r3, #0
 800fc84:	f43f ace2 	beq.w	800f64c <_dtoa_r+0xa4>
 800fc88:	601d      	str	r5, [r3, #0]
 800fc8a:	e4df      	b.n	800f64c <_dtoa_r+0xa4>
 800fc8c:	465f      	mov	r7, fp
 800fc8e:	462b      	mov	r3, r5
 800fc90:	461d      	mov	r5, r3
 800fc92:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fc96:	2a39      	cmp	r2, #57	; 0x39
 800fc98:	d106      	bne.n	800fca8 <_dtoa_r+0x700>
 800fc9a:	9a00      	ldr	r2, [sp, #0]
 800fc9c:	429a      	cmp	r2, r3
 800fc9e:	d1f7      	bne.n	800fc90 <_dtoa_r+0x6e8>
 800fca0:	9900      	ldr	r1, [sp, #0]
 800fca2:	2230      	movs	r2, #48	; 0x30
 800fca4:	3701      	adds	r7, #1
 800fca6:	700a      	strb	r2, [r1, #0]
 800fca8:	781a      	ldrb	r2, [r3, #0]
 800fcaa:	3201      	adds	r2, #1
 800fcac:	701a      	strb	r2, [r3, #0]
 800fcae:	e790      	b.n	800fbd2 <_dtoa_r+0x62a>
 800fcb0:	4ba3      	ldr	r3, [pc, #652]	; (800ff40 <_dtoa_r+0x998>)
 800fcb2:	2200      	movs	r2, #0
 800fcb4:	f7f0 fca8 	bl	8000608 <__aeabi_dmul>
 800fcb8:	2200      	movs	r2, #0
 800fcba:	2300      	movs	r3, #0
 800fcbc:	4606      	mov	r6, r0
 800fcbe:	460f      	mov	r7, r1
 800fcc0:	f7f0 ff0a 	bl	8000ad8 <__aeabi_dcmpeq>
 800fcc4:	2800      	cmp	r0, #0
 800fcc6:	d09e      	beq.n	800fc06 <_dtoa_r+0x65e>
 800fcc8:	e7d0      	b.n	800fc6c <_dtoa_r+0x6c4>
 800fcca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fccc:	2a00      	cmp	r2, #0
 800fcce:	f000 80ca 	beq.w	800fe66 <_dtoa_r+0x8be>
 800fcd2:	9a07      	ldr	r2, [sp, #28]
 800fcd4:	2a01      	cmp	r2, #1
 800fcd6:	f300 80ad 	bgt.w	800fe34 <_dtoa_r+0x88c>
 800fcda:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fcdc:	2a00      	cmp	r2, #0
 800fcde:	f000 80a5 	beq.w	800fe2c <_dtoa_r+0x884>
 800fce2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800fce6:	9e08      	ldr	r6, [sp, #32]
 800fce8:	9d05      	ldr	r5, [sp, #20]
 800fcea:	9a05      	ldr	r2, [sp, #20]
 800fcec:	441a      	add	r2, r3
 800fcee:	9205      	str	r2, [sp, #20]
 800fcf0:	9a06      	ldr	r2, [sp, #24]
 800fcf2:	2101      	movs	r1, #1
 800fcf4:	441a      	add	r2, r3
 800fcf6:	4620      	mov	r0, r4
 800fcf8:	9206      	str	r2, [sp, #24]
 800fcfa:	f000 fc3d 	bl	8010578 <__i2b>
 800fcfe:	4607      	mov	r7, r0
 800fd00:	b165      	cbz	r5, 800fd1c <_dtoa_r+0x774>
 800fd02:	9b06      	ldr	r3, [sp, #24]
 800fd04:	2b00      	cmp	r3, #0
 800fd06:	dd09      	ble.n	800fd1c <_dtoa_r+0x774>
 800fd08:	42ab      	cmp	r3, r5
 800fd0a:	9a05      	ldr	r2, [sp, #20]
 800fd0c:	bfa8      	it	ge
 800fd0e:	462b      	movge	r3, r5
 800fd10:	1ad2      	subs	r2, r2, r3
 800fd12:	9205      	str	r2, [sp, #20]
 800fd14:	9a06      	ldr	r2, [sp, #24]
 800fd16:	1aed      	subs	r5, r5, r3
 800fd18:	1ad3      	subs	r3, r2, r3
 800fd1a:	9306      	str	r3, [sp, #24]
 800fd1c:	9b08      	ldr	r3, [sp, #32]
 800fd1e:	b1f3      	cbz	r3, 800fd5e <_dtoa_r+0x7b6>
 800fd20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fd22:	2b00      	cmp	r3, #0
 800fd24:	f000 80a3 	beq.w	800fe6e <_dtoa_r+0x8c6>
 800fd28:	2e00      	cmp	r6, #0
 800fd2a:	dd10      	ble.n	800fd4e <_dtoa_r+0x7a6>
 800fd2c:	4639      	mov	r1, r7
 800fd2e:	4632      	mov	r2, r6
 800fd30:	4620      	mov	r0, r4
 800fd32:	f000 fce1 	bl	80106f8 <__pow5mult>
 800fd36:	4652      	mov	r2, sl
 800fd38:	4601      	mov	r1, r0
 800fd3a:	4607      	mov	r7, r0
 800fd3c:	4620      	mov	r0, r4
 800fd3e:	f000 fc31 	bl	80105a4 <__multiply>
 800fd42:	4651      	mov	r1, sl
 800fd44:	4680      	mov	r8, r0
 800fd46:	4620      	mov	r0, r4
 800fd48:	f000 fb60 	bl	801040c <_Bfree>
 800fd4c:	46c2      	mov	sl, r8
 800fd4e:	9b08      	ldr	r3, [sp, #32]
 800fd50:	1b9a      	subs	r2, r3, r6
 800fd52:	d004      	beq.n	800fd5e <_dtoa_r+0x7b6>
 800fd54:	4651      	mov	r1, sl
 800fd56:	4620      	mov	r0, r4
 800fd58:	f000 fcce 	bl	80106f8 <__pow5mult>
 800fd5c:	4682      	mov	sl, r0
 800fd5e:	2101      	movs	r1, #1
 800fd60:	4620      	mov	r0, r4
 800fd62:	f000 fc09 	bl	8010578 <__i2b>
 800fd66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fd68:	2b00      	cmp	r3, #0
 800fd6a:	4606      	mov	r6, r0
 800fd6c:	f340 8081 	ble.w	800fe72 <_dtoa_r+0x8ca>
 800fd70:	461a      	mov	r2, r3
 800fd72:	4601      	mov	r1, r0
 800fd74:	4620      	mov	r0, r4
 800fd76:	f000 fcbf 	bl	80106f8 <__pow5mult>
 800fd7a:	9b07      	ldr	r3, [sp, #28]
 800fd7c:	2b01      	cmp	r3, #1
 800fd7e:	4606      	mov	r6, r0
 800fd80:	dd7a      	ble.n	800fe78 <_dtoa_r+0x8d0>
 800fd82:	f04f 0800 	mov.w	r8, #0
 800fd86:	6933      	ldr	r3, [r6, #16]
 800fd88:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800fd8c:	6918      	ldr	r0, [r3, #16]
 800fd8e:	f000 fba5 	bl	80104dc <__hi0bits>
 800fd92:	f1c0 0020 	rsb	r0, r0, #32
 800fd96:	9b06      	ldr	r3, [sp, #24]
 800fd98:	4418      	add	r0, r3
 800fd9a:	f010 001f 	ands.w	r0, r0, #31
 800fd9e:	f000 8094 	beq.w	800feca <_dtoa_r+0x922>
 800fda2:	f1c0 0320 	rsb	r3, r0, #32
 800fda6:	2b04      	cmp	r3, #4
 800fda8:	f340 8085 	ble.w	800feb6 <_dtoa_r+0x90e>
 800fdac:	9b05      	ldr	r3, [sp, #20]
 800fdae:	f1c0 001c 	rsb	r0, r0, #28
 800fdb2:	4403      	add	r3, r0
 800fdb4:	9305      	str	r3, [sp, #20]
 800fdb6:	9b06      	ldr	r3, [sp, #24]
 800fdb8:	4403      	add	r3, r0
 800fdba:	4405      	add	r5, r0
 800fdbc:	9306      	str	r3, [sp, #24]
 800fdbe:	9b05      	ldr	r3, [sp, #20]
 800fdc0:	2b00      	cmp	r3, #0
 800fdc2:	dd05      	ble.n	800fdd0 <_dtoa_r+0x828>
 800fdc4:	4651      	mov	r1, sl
 800fdc6:	461a      	mov	r2, r3
 800fdc8:	4620      	mov	r0, r4
 800fdca:	f000 fcef 	bl	80107ac <__lshift>
 800fdce:	4682      	mov	sl, r0
 800fdd0:	9b06      	ldr	r3, [sp, #24]
 800fdd2:	2b00      	cmp	r3, #0
 800fdd4:	dd05      	ble.n	800fde2 <_dtoa_r+0x83a>
 800fdd6:	4631      	mov	r1, r6
 800fdd8:	461a      	mov	r2, r3
 800fdda:	4620      	mov	r0, r4
 800fddc:	f000 fce6 	bl	80107ac <__lshift>
 800fde0:	4606      	mov	r6, r0
 800fde2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fde4:	2b00      	cmp	r3, #0
 800fde6:	d072      	beq.n	800fece <_dtoa_r+0x926>
 800fde8:	4631      	mov	r1, r6
 800fdea:	4650      	mov	r0, sl
 800fdec:	f000 fd4a 	bl	8010884 <__mcmp>
 800fdf0:	2800      	cmp	r0, #0
 800fdf2:	da6c      	bge.n	800fece <_dtoa_r+0x926>
 800fdf4:	2300      	movs	r3, #0
 800fdf6:	4651      	mov	r1, sl
 800fdf8:	220a      	movs	r2, #10
 800fdfa:	4620      	mov	r0, r4
 800fdfc:	f000 fb28 	bl	8010450 <__multadd>
 800fe00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fe02:	f10b 3bff 	add.w	fp, fp, #4294967295
 800fe06:	4682      	mov	sl, r0
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	f000 81b0 	beq.w	801016e <_dtoa_r+0xbc6>
 800fe0e:	2300      	movs	r3, #0
 800fe10:	4639      	mov	r1, r7
 800fe12:	220a      	movs	r2, #10
 800fe14:	4620      	mov	r0, r4
 800fe16:	f000 fb1b 	bl	8010450 <__multadd>
 800fe1a:	9b01      	ldr	r3, [sp, #4]
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	4607      	mov	r7, r0
 800fe20:	f300 8096 	bgt.w	800ff50 <_dtoa_r+0x9a8>
 800fe24:	9b07      	ldr	r3, [sp, #28]
 800fe26:	2b02      	cmp	r3, #2
 800fe28:	dc59      	bgt.n	800fede <_dtoa_r+0x936>
 800fe2a:	e091      	b.n	800ff50 <_dtoa_r+0x9a8>
 800fe2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fe2e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800fe32:	e758      	b.n	800fce6 <_dtoa_r+0x73e>
 800fe34:	9b04      	ldr	r3, [sp, #16]
 800fe36:	1e5e      	subs	r6, r3, #1
 800fe38:	9b08      	ldr	r3, [sp, #32]
 800fe3a:	42b3      	cmp	r3, r6
 800fe3c:	bfbf      	itttt	lt
 800fe3e:	9b08      	ldrlt	r3, [sp, #32]
 800fe40:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800fe42:	9608      	strlt	r6, [sp, #32]
 800fe44:	1af3      	sublt	r3, r6, r3
 800fe46:	bfb4      	ite	lt
 800fe48:	18d2      	addlt	r2, r2, r3
 800fe4a:	1b9e      	subge	r6, r3, r6
 800fe4c:	9b04      	ldr	r3, [sp, #16]
 800fe4e:	bfbc      	itt	lt
 800fe50:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800fe52:	2600      	movlt	r6, #0
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	bfb7      	itett	lt
 800fe58:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800fe5c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800fe60:	1a9d      	sublt	r5, r3, r2
 800fe62:	2300      	movlt	r3, #0
 800fe64:	e741      	b.n	800fcea <_dtoa_r+0x742>
 800fe66:	9e08      	ldr	r6, [sp, #32]
 800fe68:	9d05      	ldr	r5, [sp, #20]
 800fe6a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800fe6c:	e748      	b.n	800fd00 <_dtoa_r+0x758>
 800fe6e:	9a08      	ldr	r2, [sp, #32]
 800fe70:	e770      	b.n	800fd54 <_dtoa_r+0x7ac>
 800fe72:	9b07      	ldr	r3, [sp, #28]
 800fe74:	2b01      	cmp	r3, #1
 800fe76:	dc19      	bgt.n	800feac <_dtoa_r+0x904>
 800fe78:	9b02      	ldr	r3, [sp, #8]
 800fe7a:	b9bb      	cbnz	r3, 800feac <_dtoa_r+0x904>
 800fe7c:	9b03      	ldr	r3, [sp, #12]
 800fe7e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fe82:	b99b      	cbnz	r3, 800feac <_dtoa_r+0x904>
 800fe84:	9b03      	ldr	r3, [sp, #12]
 800fe86:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800fe8a:	0d1b      	lsrs	r3, r3, #20
 800fe8c:	051b      	lsls	r3, r3, #20
 800fe8e:	b183      	cbz	r3, 800feb2 <_dtoa_r+0x90a>
 800fe90:	9b05      	ldr	r3, [sp, #20]
 800fe92:	3301      	adds	r3, #1
 800fe94:	9305      	str	r3, [sp, #20]
 800fe96:	9b06      	ldr	r3, [sp, #24]
 800fe98:	3301      	adds	r3, #1
 800fe9a:	9306      	str	r3, [sp, #24]
 800fe9c:	f04f 0801 	mov.w	r8, #1
 800fea0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	f47f af6f 	bne.w	800fd86 <_dtoa_r+0x7de>
 800fea8:	2001      	movs	r0, #1
 800feaa:	e774      	b.n	800fd96 <_dtoa_r+0x7ee>
 800feac:	f04f 0800 	mov.w	r8, #0
 800feb0:	e7f6      	b.n	800fea0 <_dtoa_r+0x8f8>
 800feb2:	4698      	mov	r8, r3
 800feb4:	e7f4      	b.n	800fea0 <_dtoa_r+0x8f8>
 800feb6:	d082      	beq.n	800fdbe <_dtoa_r+0x816>
 800feb8:	9a05      	ldr	r2, [sp, #20]
 800feba:	331c      	adds	r3, #28
 800febc:	441a      	add	r2, r3
 800febe:	9205      	str	r2, [sp, #20]
 800fec0:	9a06      	ldr	r2, [sp, #24]
 800fec2:	441a      	add	r2, r3
 800fec4:	441d      	add	r5, r3
 800fec6:	9206      	str	r2, [sp, #24]
 800fec8:	e779      	b.n	800fdbe <_dtoa_r+0x816>
 800feca:	4603      	mov	r3, r0
 800fecc:	e7f4      	b.n	800feb8 <_dtoa_r+0x910>
 800fece:	9b04      	ldr	r3, [sp, #16]
 800fed0:	2b00      	cmp	r3, #0
 800fed2:	dc37      	bgt.n	800ff44 <_dtoa_r+0x99c>
 800fed4:	9b07      	ldr	r3, [sp, #28]
 800fed6:	2b02      	cmp	r3, #2
 800fed8:	dd34      	ble.n	800ff44 <_dtoa_r+0x99c>
 800feda:	9b04      	ldr	r3, [sp, #16]
 800fedc:	9301      	str	r3, [sp, #4]
 800fede:	9b01      	ldr	r3, [sp, #4]
 800fee0:	b963      	cbnz	r3, 800fefc <_dtoa_r+0x954>
 800fee2:	4631      	mov	r1, r6
 800fee4:	2205      	movs	r2, #5
 800fee6:	4620      	mov	r0, r4
 800fee8:	f000 fab2 	bl	8010450 <__multadd>
 800feec:	4601      	mov	r1, r0
 800feee:	4606      	mov	r6, r0
 800fef0:	4650      	mov	r0, sl
 800fef2:	f000 fcc7 	bl	8010884 <__mcmp>
 800fef6:	2800      	cmp	r0, #0
 800fef8:	f73f adbb 	bgt.w	800fa72 <_dtoa_r+0x4ca>
 800fefc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fefe:	9d00      	ldr	r5, [sp, #0]
 800ff00:	ea6f 0b03 	mvn.w	fp, r3
 800ff04:	f04f 0800 	mov.w	r8, #0
 800ff08:	4631      	mov	r1, r6
 800ff0a:	4620      	mov	r0, r4
 800ff0c:	f000 fa7e 	bl	801040c <_Bfree>
 800ff10:	2f00      	cmp	r7, #0
 800ff12:	f43f aeab 	beq.w	800fc6c <_dtoa_r+0x6c4>
 800ff16:	f1b8 0f00 	cmp.w	r8, #0
 800ff1a:	d005      	beq.n	800ff28 <_dtoa_r+0x980>
 800ff1c:	45b8      	cmp	r8, r7
 800ff1e:	d003      	beq.n	800ff28 <_dtoa_r+0x980>
 800ff20:	4641      	mov	r1, r8
 800ff22:	4620      	mov	r0, r4
 800ff24:	f000 fa72 	bl	801040c <_Bfree>
 800ff28:	4639      	mov	r1, r7
 800ff2a:	4620      	mov	r0, r4
 800ff2c:	f000 fa6e 	bl	801040c <_Bfree>
 800ff30:	e69c      	b.n	800fc6c <_dtoa_r+0x6c4>
 800ff32:	2600      	movs	r6, #0
 800ff34:	4637      	mov	r7, r6
 800ff36:	e7e1      	b.n	800fefc <_dtoa_r+0x954>
 800ff38:	46bb      	mov	fp, r7
 800ff3a:	4637      	mov	r7, r6
 800ff3c:	e599      	b.n	800fa72 <_dtoa_r+0x4ca>
 800ff3e:	bf00      	nop
 800ff40:	40240000 	.word	0x40240000
 800ff44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ff46:	2b00      	cmp	r3, #0
 800ff48:	f000 80c8 	beq.w	80100dc <_dtoa_r+0xb34>
 800ff4c:	9b04      	ldr	r3, [sp, #16]
 800ff4e:	9301      	str	r3, [sp, #4]
 800ff50:	2d00      	cmp	r5, #0
 800ff52:	dd05      	ble.n	800ff60 <_dtoa_r+0x9b8>
 800ff54:	4639      	mov	r1, r7
 800ff56:	462a      	mov	r2, r5
 800ff58:	4620      	mov	r0, r4
 800ff5a:	f000 fc27 	bl	80107ac <__lshift>
 800ff5e:	4607      	mov	r7, r0
 800ff60:	f1b8 0f00 	cmp.w	r8, #0
 800ff64:	d05b      	beq.n	801001e <_dtoa_r+0xa76>
 800ff66:	6879      	ldr	r1, [r7, #4]
 800ff68:	4620      	mov	r0, r4
 800ff6a:	f000 fa0f 	bl	801038c <_Balloc>
 800ff6e:	4605      	mov	r5, r0
 800ff70:	b928      	cbnz	r0, 800ff7e <_dtoa_r+0x9d6>
 800ff72:	4b83      	ldr	r3, [pc, #524]	; (8010180 <_dtoa_r+0xbd8>)
 800ff74:	4602      	mov	r2, r0
 800ff76:	f240 21ef 	movw	r1, #751	; 0x2ef
 800ff7a:	f7ff bb2e 	b.w	800f5da <_dtoa_r+0x32>
 800ff7e:	693a      	ldr	r2, [r7, #16]
 800ff80:	3202      	adds	r2, #2
 800ff82:	0092      	lsls	r2, r2, #2
 800ff84:	f107 010c 	add.w	r1, r7, #12
 800ff88:	300c      	adds	r0, #12
 800ff8a:	f7ff fa75 	bl	800f478 <memcpy>
 800ff8e:	2201      	movs	r2, #1
 800ff90:	4629      	mov	r1, r5
 800ff92:	4620      	mov	r0, r4
 800ff94:	f000 fc0a 	bl	80107ac <__lshift>
 800ff98:	9b00      	ldr	r3, [sp, #0]
 800ff9a:	3301      	adds	r3, #1
 800ff9c:	9304      	str	r3, [sp, #16]
 800ff9e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ffa2:	4413      	add	r3, r2
 800ffa4:	9308      	str	r3, [sp, #32]
 800ffa6:	9b02      	ldr	r3, [sp, #8]
 800ffa8:	f003 0301 	and.w	r3, r3, #1
 800ffac:	46b8      	mov	r8, r7
 800ffae:	9306      	str	r3, [sp, #24]
 800ffb0:	4607      	mov	r7, r0
 800ffb2:	9b04      	ldr	r3, [sp, #16]
 800ffb4:	4631      	mov	r1, r6
 800ffb6:	3b01      	subs	r3, #1
 800ffb8:	4650      	mov	r0, sl
 800ffba:	9301      	str	r3, [sp, #4]
 800ffbc:	f7ff fa6a 	bl	800f494 <quorem>
 800ffc0:	4641      	mov	r1, r8
 800ffc2:	9002      	str	r0, [sp, #8]
 800ffc4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800ffc8:	4650      	mov	r0, sl
 800ffca:	f000 fc5b 	bl	8010884 <__mcmp>
 800ffce:	463a      	mov	r2, r7
 800ffd0:	9005      	str	r0, [sp, #20]
 800ffd2:	4631      	mov	r1, r6
 800ffd4:	4620      	mov	r0, r4
 800ffd6:	f000 fc71 	bl	80108bc <__mdiff>
 800ffda:	68c2      	ldr	r2, [r0, #12]
 800ffdc:	4605      	mov	r5, r0
 800ffde:	bb02      	cbnz	r2, 8010022 <_dtoa_r+0xa7a>
 800ffe0:	4601      	mov	r1, r0
 800ffe2:	4650      	mov	r0, sl
 800ffe4:	f000 fc4e 	bl	8010884 <__mcmp>
 800ffe8:	4602      	mov	r2, r0
 800ffea:	4629      	mov	r1, r5
 800ffec:	4620      	mov	r0, r4
 800ffee:	9209      	str	r2, [sp, #36]	; 0x24
 800fff0:	f000 fa0c 	bl	801040c <_Bfree>
 800fff4:	9b07      	ldr	r3, [sp, #28]
 800fff6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fff8:	9d04      	ldr	r5, [sp, #16]
 800fffa:	ea43 0102 	orr.w	r1, r3, r2
 800fffe:	9b06      	ldr	r3, [sp, #24]
 8010000:	4319      	orrs	r1, r3
 8010002:	d110      	bne.n	8010026 <_dtoa_r+0xa7e>
 8010004:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8010008:	d029      	beq.n	801005e <_dtoa_r+0xab6>
 801000a:	9b05      	ldr	r3, [sp, #20]
 801000c:	2b00      	cmp	r3, #0
 801000e:	dd02      	ble.n	8010016 <_dtoa_r+0xa6e>
 8010010:	9b02      	ldr	r3, [sp, #8]
 8010012:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8010016:	9b01      	ldr	r3, [sp, #4]
 8010018:	f883 9000 	strb.w	r9, [r3]
 801001c:	e774      	b.n	800ff08 <_dtoa_r+0x960>
 801001e:	4638      	mov	r0, r7
 8010020:	e7ba      	b.n	800ff98 <_dtoa_r+0x9f0>
 8010022:	2201      	movs	r2, #1
 8010024:	e7e1      	b.n	800ffea <_dtoa_r+0xa42>
 8010026:	9b05      	ldr	r3, [sp, #20]
 8010028:	2b00      	cmp	r3, #0
 801002a:	db04      	blt.n	8010036 <_dtoa_r+0xa8e>
 801002c:	9907      	ldr	r1, [sp, #28]
 801002e:	430b      	orrs	r3, r1
 8010030:	9906      	ldr	r1, [sp, #24]
 8010032:	430b      	orrs	r3, r1
 8010034:	d120      	bne.n	8010078 <_dtoa_r+0xad0>
 8010036:	2a00      	cmp	r2, #0
 8010038:	dded      	ble.n	8010016 <_dtoa_r+0xa6e>
 801003a:	4651      	mov	r1, sl
 801003c:	2201      	movs	r2, #1
 801003e:	4620      	mov	r0, r4
 8010040:	f000 fbb4 	bl	80107ac <__lshift>
 8010044:	4631      	mov	r1, r6
 8010046:	4682      	mov	sl, r0
 8010048:	f000 fc1c 	bl	8010884 <__mcmp>
 801004c:	2800      	cmp	r0, #0
 801004e:	dc03      	bgt.n	8010058 <_dtoa_r+0xab0>
 8010050:	d1e1      	bne.n	8010016 <_dtoa_r+0xa6e>
 8010052:	f019 0f01 	tst.w	r9, #1
 8010056:	d0de      	beq.n	8010016 <_dtoa_r+0xa6e>
 8010058:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801005c:	d1d8      	bne.n	8010010 <_dtoa_r+0xa68>
 801005e:	9a01      	ldr	r2, [sp, #4]
 8010060:	2339      	movs	r3, #57	; 0x39
 8010062:	7013      	strb	r3, [r2, #0]
 8010064:	462b      	mov	r3, r5
 8010066:	461d      	mov	r5, r3
 8010068:	3b01      	subs	r3, #1
 801006a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801006e:	2a39      	cmp	r2, #57	; 0x39
 8010070:	d06c      	beq.n	801014c <_dtoa_r+0xba4>
 8010072:	3201      	adds	r2, #1
 8010074:	701a      	strb	r2, [r3, #0]
 8010076:	e747      	b.n	800ff08 <_dtoa_r+0x960>
 8010078:	2a00      	cmp	r2, #0
 801007a:	dd07      	ble.n	801008c <_dtoa_r+0xae4>
 801007c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8010080:	d0ed      	beq.n	801005e <_dtoa_r+0xab6>
 8010082:	9a01      	ldr	r2, [sp, #4]
 8010084:	f109 0301 	add.w	r3, r9, #1
 8010088:	7013      	strb	r3, [r2, #0]
 801008a:	e73d      	b.n	800ff08 <_dtoa_r+0x960>
 801008c:	9b04      	ldr	r3, [sp, #16]
 801008e:	9a08      	ldr	r2, [sp, #32]
 8010090:	f803 9c01 	strb.w	r9, [r3, #-1]
 8010094:	4293      	cmp	r3, r2
 8010096:	d043      	beq.n	8010120 <_dtoa_r+0xb78>
 8010098:	4651      	mov	r1, sl
 801009a:	2300      	movs	r3, #0
 801009c:	220a      	movs	r2, #10
 801009e:	4620      	mov	r0, r4
 80100a0:	f000 f9d6 	bl	8010450 <__multadd>
 80100a4:	45b8      	cmp	r8, r7
 80100a6:	4682      	mov	sl, r0
 80100a8:	f04f 0300 	mov.w	r3, #0
 80100ac:	f04f 020a 	mov.w	r2, #10
 80100b0:	4641      	mov	r1, r8
 80100b2:	4620      	mov	r0, r4
 80100b4:	d107      	bne.n	80100c6 <_dtoa_r+0xb1e>
 80100b6:	f000 f9cb 	bl	8010450 <__multadd>
 80100ba:	4680      	mov	r8, r0
 80100bc:	4607      	mov	r7, r0
 80100be:	9b04      	ldr	r3, [sp, #16]
 80100c0:	3301      	adds	r3, #1
 80100c2:	9304      	str	r3, [sp, #16]
 80100c4:	e775      	b.n	800ffb2 <_dtoa_r+0xa0a>
 80100c6:	f000 f9c3 	bl	8010450 <__multadd>
 80100ca:	4639      	mov	r1, r7
 80100cc:	4680      	mov	r8, r0
 80100ce:	2300      	movs	r3, #0
 80100d0:	220a      	movs	r2, #10
 80100d2:	4620      	mov	r0, r4
 80100d4:	f000 f9bc 	bl	8010450 <__multadd>
 80100d8:	4607      	mov	r7, r0
 80100da:	e7f0      	b.n	80100be <_dtoa_r+0xb16>
 80100dc:	9b04      	ldr	r3, [sp, #16]
 80100de:	9301      	str	r3, [sp, #4]
 80100e0:	9d00      	ldr	r5, [sp, #0]
 80100e2:	4631      	mov	r1, r6
 80100e4:	4650      	mov	r0, sl
 80100e6:	f7ff f9d5 	bl	800f494 <quorem>
 80100ea:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80100ee:	9b00      	ldr	r3, [sp, #0]
 80100f0:	f805 9b01 	strb.w	r9, [r5], #1
 80100f4:	1aea      	subs	r2, r5, r3
 80100f6:	9b01      	ldr	r3, [sp, #4]
 80100f8:	4293      	cmp	r3, r2
 80100fa:	dd07      	ble.n	801010c <_dtoa_r+0xb64>
 80100fc:	4651      	mov	r1, sl
 80100fe:	2300      	movs	r3, #0
 8010100:	220a      	movs	r2, #10
 8010102:	4620      	mov	r0, r4
 8010104:	f000 f9a4 	bl	8010450 <__multadd>
 8010108:	4682      	mov	sl, r0
 801010a:	e7ea      	b.n	80100e2 <_dtoa_r+0xb3a>
 801010c:	9b01      	ldr	r3, [sp, #4]
 801010e:	2b00      	cmp	r3, #0
 8010110:	bfc8      	it	gt
 8010112:	461d      	movgt	r5, r3
 8010114:	9b00      	ldr	r3, [sp, #0]
 8010116:	bfd8      	it	le
 8010118:	2501      	movle	r5, #1
 801011a:	441d      	add	r5, r3
 801011c:	f04f 0800 	mov.w	r8, #0
 8010120:	4651      	mov	r1, sl
 8010122:	2201      	movs	r2, #1
 8010124:	4620      	mov	r0, r4
 8010126:	f000 fb41 	bl	80107ac <__lshift>
 801012a:	4631      	mov	r1, r6
 801012c:	4682      	mov	sl, r0
 801012e:	f000 fba9 	bl	8010884 <__mcmp>
 8010132:	2800      	cmp	r0, #0
 8010134:	dc96      	bgt.n	8010064 <_dtoa_r+0xabc>
 8010136:	d102      	bne.n	801013e <_dtoa_r+0xb96>
 8010138:	f019 0f01 	tst.w	r9, #1
 801013c:	d192      	bne.n	8010064 <_dtoa_r+0xabc>
 801013e:	462b      	mov	r3, r5
 8010140:	461d      	mov	r5, r3
 8010142:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010146:	2a30      	cmp	r2, #48	; 0x30
 8010148:	d0fa      	beq.n	8010140 <_dtoa_r+0xb98>
 801014a:	e6dd      	b.n	800ff08 <_dtoa_r+0x960>
 801014c:	9a00      	ldr	r2, [sp, #0]
 801014e:	429a      	cmp	r2, r3
 8010150:	d189      	bne.n	8010066 <_dtoa_r+0xabe>
 8010152:	f10b 0b01 	add.w	fp, fp, #1
 8010156:	2331      	movs	r3, #49	; 0x31
 8010158:	e796      	b.n	8010088 <_dtoa_r+0xae0>
 801015a:	4b0a      	ldr	r3, [pc, #40]	; (8010184 <_dtoa_r+0xbdc>)
 801015c:	f7ff ba99 	b.w	800f692 <_dtoa_r+0xea>
 8010160:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010162:	2b00      	cmp	r3, #0
 8010164:	f47f aa6d 	bne.w	800f642 <_dtoa_r+0x9a>
 8010168:	4b07      	ldr	r3, [pc, #28]	; (8010188 <_dtoa_r+0xbe0>)
 801016a:	f7ff ba92 	b.w	800f692 <_dtoa_r+0xea>
 801016e:	9b01      	ldr	r3, [sp, #4]
 8010170:	2b00      	cmp	r3, #0
 8010172:	dcb5      	bgt.n	80100e0 <_dtoa_r+0xb38>
 8010174:	9b07      	ldr	r3, [sp, #28]
 8010176:	2b02      	cmp	r3, #2
 8010178:	f73f aeb1 	bgt.w	800fede <_dtoa_r+0x936>
 801017c:	e7b0      	b.n	80100e0 <_dtoa_r+0xb38>
 801017e:	bf00      	nop
 8010180:	08011a18 	.word	0x08011a18
 8010184:	08011978 	.word	0x08011978
 8010188:	0801199c 	.word	0x0801199c

0801018c <_free_r>:
 801018c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801018e:	2900      	cmp	r1, #0
 8010190:	d044      	beq.n	801021c <_free_r+0x90>
 8010192:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010196:	9001      	str	r0, [sp, #4]
 8010198:	2b00      	cmp	r3, #0
 801019a:	f1a1 0404 	sub.w	r4, r1, #4
 801019e:	bfb8      	it	lt
 80101a0:	18e4      	addlt	r4, r4, r3
 80101a2:	f000 f8e7 	bl	8010374 <__malloc_lock>
 80101a6:	4a1e      	ldr	r2, [pc, #120]	; (8010220 <_free_r+0x94>)
 80101a8:	9801      	ldr	r0, [sp, #4]
 80101aa:	6813      	ldr	r3, [r2, #0]
 80101ac:	b933      	cbnz	r3, 80101bc <_free_r+0x30>
 80101ae:	6063      	str	r3, [r4, #4]
 80101b0:	6014      	str	r4, [r2, #0]
 80101b2:	b003      	add	sp, #12
 80101b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80101b8:	f000 b8e2 	b.w	8010380 <__malloc_unlock>
 80101bc:	42a3      	cmp	r3, r4
 80101be:	d908      	bls.n	80101d2 <_free_r+0x46>
 80101c0:	6825      	ldr	r5, [r4, #0]
 80101c2:	1961      	adds	r1, r4, r5
 80101c4:	428b      	cmp	r3, r1
 80101c6:	bf01      	itttt	eq
 80101c8:	6819      	ldreq	r1, [r3, #0]
 80101ca:	685b      	ldreq	r3, [r3, #4]
 80101cc:	1949      	addeq	r1, r1, r5
 80101ce:	6021      	streq	r1, [r4, #0]
 80101d0:	e7ed      	b.n	80101ae <_free_r+0x22>
 80101d2:	461a      	mov	r2, r3
 80101d4:	685b      	ldr	r3, [r3, #4]
 80101d6:	b10b      	cbz	r3, 80101dc <_free_r+0x50>
 80101d8:	42a3      	cmp	r3, r4
 80101da:	d9fa      	bls.n	80101d2 <_free_r+0x46>
 80101dc:	6811      	ldr	r1, [r2, #0]
 80101de:	1855      	adds	r5, r2, r1
 80101e0:	42a5      	cmp	r5, r4
 80101e2:	d10b      	bne.n	80101fc <_free_r+0x70>
 80101e4:	6824      	ldr	r4, [r4, #0]
 80101e6:	4421      	add	r1, r4
 80101e8:	1854      	adds	r4, r2, r1
 80101ea:	42a3      	cmp	r3, r4
 80101ec:	6011      	str	r1, [r2, #0]
 80101ee:	d1e0      	bne.n	80101b2 <_free_r+0x26>
 80101f0:	681c      	ldr	r4, [r3, #0]
 80101f2:	685b      	ldr	r3, [r3, #4]
 80101f4:	6053      	str	r3, [r2, #4]
 80101f6:	440c      	add	r4, r1
 80101f8:	6014      	str	r4, [r2, #0]
 80101fa:	e7da      	b.n	80101b2 <_free_r+0x26>
 80101fc:	d902      	bls.n	8010204 <_free_r+0x78>
 80101fe:	230c      	movs	r3, #12
 8010200:	6003      	str	r3, [r0, #0]
 8010202:	e7d6      	b.n	80101b2 <_free_r+0x26>
 8010204:	6825      	ldr	r5, [r4, #0]
 8010206:	1961      	adds	r1, r4, r5
 8010208:	428b      	cmp	r3, r1
 801020a:	bf04      	itt	eq
 801020c:	6819      	ldreq	r1, [r3, #0]
 801020e:	685b      	ldreq	r3, [r3, #4]
 8010210:	6063      	str	r3, [r4, #4]
 8010212:	bf04      	itt	eq
 8010214:	1949      	addeq	r1, r1, r5
 8010216:	6021      	streq	r1, [r4, #0]
 8010218:	6054      	str	r4, [r2, #4]
 801021a:	e7ca      	b.n	80101b2 <_free_r+0x26>
 801021c:	b003      	add	sp, #12
 801021e:	bd30      	pop	{r4, r5, pc}
 8010220:	200096c4 	.word	0x200096c4

08010224 <malloc>:
 8010224:	4b02      	ldr	r3, [pc, #8]	; (8010230 <malloc+0xc>)
 8010226:	4601      	mov	r1, r0
 8010228:	6818      	ldr	r0, [r3, #0]
 801022a:	f000 b823 	b.w	8010274 <_malloc_r>
 801022e:	bf00      	nop
 8010230:	20000070 	.word	0x20000070

08010234 <sbrk_aligned>:
 8010234:	b570      	push	{r4, r5, r6, lr}
 8010236:	4e0e      	ldr	r6, [pc, #56]	; (8010270 <sbrk_aligned+0x3c>)
 8010238:	460c      	mov	r4, r1
 801023a:	6831      	ldr	r1, [r6, #0]
 801023c:	4605      	mov	r5, r0
 801023e:	b911      	cbnz	r1, 8010246 <sbrk_aligned+0x12>
 8010240:	f000 fcce 	bl	8010be0 <_sbrk_r>
 8010244:	6030      	str	r0, [r6, #0]
 8010246:	4621      	mov	r1, r4
 8010248:	4628      	mov	r0, r5
 801024a:	f000 fcc9 	bl	8010be0 <_sbrk_r>
 801024e:	1c43      	adds	r3, r0, #1
 8010250:	d00a      	beq.n	8010268 <sbrk_aligned+0x34>
 8010252:	1cc4      	adds	r4, r0, #3
 8010254:	f024 0403 	bic.w	r4, r4, #3
 8010258:	42a0      	cmp	r0, r4
 801025a:	d007      	beq.n	801026c <sbrk_aligned+0x38>
 801025c:	1a21      	subs	r1, r4, r0
 801025e:	4628      	mov	r0, r5
 8010260:	f000 fcbe 	bl	8010be0 <_sbrk_r>
 8010264:	3001      	adds	r0, #1
 8010266:	d101      	bne.n	801026c <sbrk_aligned+0x38>
 8010268:	f04f 34ff 	mov.w	r4, #4294967295
 801026c:	4620      	mov	r0, r4
 801026e:	bd70      	pop	{r4, r5, r6, pc}
 8010270:	200096c8 	.word	0x200096c8

08010274 <_malloc_r>:
 8010274:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010278:	1ccd      	adds	r5, r1, #3
 801027a:	f025 0503 	bic.w	r5, r5, #3
 801027e:	3508      	adds	r5, #8
 8010280:	2d0c      	cmp	r5, #12
 8010282:	bf38      	it	cc
 8010284:	250c      	movcc	r5, #12
 8010286:	2d00      	cmp	r5, #0
 8010288:	4607      	mov	r7, r0
 801028a:	db01      	blt.n	8010290 <_malloc_r+0x1c>
 801028c:	42a9      	cmp	r1, r5
 801028e:	d905      	bls.n	801029c <_malloc_r+0x28>
 8010290:	230c      	movs	r3, #12
 8010292:	603b      	str	r3, [r7, #0]
 8010294:	2600      	movs	r6, #0
 8010296:	4630      	mov	r0, r6
 8010298:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801029c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8010370 <_malloc_r+0xfc>
 80102a0:	f000 f868 	bl	8010374 <__malloc_lock>
 80102a4:	f8d8 3000 	ldr.w	r3, [r8]
 80102a8:	461c      	mov	r4, r3
 80102aa:	bb5c      	cbnz	r4, 8010304 <_malloc_r+0x90>
 80102ac:	4629      	mov	r1, r5
 80102ae:	4638      	mov	r0, r7
 80102b0:	f7ff ffc0 	bl	8010234 <sbrk_aligned>
 80102b4:	1c43      	adds	r3, r0, #1
 80102b6:	4604      	mov	r4, r0
 80102b8:	d155      	bne.n	8010366 <_malloc_r+0xf2>
 80102ba:	f8d8 4000 	ldr.w	r4, [r8]
 80102be:	4626      	mov	r6, r4
 80102c0:	2e00      	cmp	r6, #0
 80102c2:	d145      	bne.n	8010350 <_malloc_r+0xdc>
 80102c4:	2c00      	cmp	r4, #0
 80102c6:	d048      	beq.n	801035a <_malloc_r+0xe6>
 80102c8:	6823      	ldr	r3, [r4, #0]
 80102ca:	4631      	mov	r1, r6
 80102cc:	4638      	mov	r0, r7
 80102ce:	eb04 0903 	add.w	r9, r4, r3
 80102d2:	f000 fc85 	bl	8010be0 <_sbrk_r>
 80102d6:	4581      	cmp	r9, r0
 80102d8:	d13f      	bne.n	801035a <_malloc_r+0xe6>
 80102da:	6821      	ldr	r1, [r4, #0]
 80102dc:	1a6d      	subs	r5, r5, r1
 80102de:	4629      	mov	r1, r5
 80102e0:	4638      	mov	r0, r7
 80102e2:	f7ff ffa7 	bl	8010234 <sbrk_aligned>
 80102e6:	3001      	adds	r0, #1
 80102e8:	d037      	beq.n	801035a <_malloc_r+0xe6>
 80102ea:	6823      	ldr	r3, [r4, #0]
 80102ec:	442b      	add	r3, r5
 80102ee:	6023      	str	r3, [r4, #0]
 80102f0:	f8d8 3000 	ldr.w	r3, [r8]
 80102f4:	2b00      	cmp	r3, #0
 80102f6:	d038      	beq.n	801036a <_malloc_r+0xf6>
 80102f8:	685a      	ldr	r2, [r3, #4]
 80102fa:	42a2      	cmp	r2, r4
 80102fc:	d12b      	bne.n	8010356 <_malloc_r+0xe2>
 80102fe:	2200      	movs	r2, #0
 8010300:	605a      	str	r2, [r3, #4]
 8010302:	e00f      	b.n	8010324 <_malloc_r+0xb0>
 8010304:	6822      	ldr	r2, [r4, #0]
 8010306:	1b52      	subs	r2, r2, r5
 8010308:	d41f      	bmi.n	801034a <_malloc_r+0xd6>
 801030a:	2a0b      	cmp	r2, #11
 801030c:	d917      	bls.n	801033e <_malloc_r+0xca>
 801030e:	1961      	adds	r1, r4, r5
 8010310:	42a3      	cmp	r3, r4
 8010312:	6025      	str	r5, [r4, #0]
 8010314:	bf18      	it	ne
 8010316:	6059      	strne	r1, [r3, #4]
 8010318:	6863      	ldr	r3, [r4, #4]
 801031a:	bf08      	it	eq
 801031c:	f8c8 1000 	streq.w	r1, [r8]
 8010320:	5162      	str	r2, [r4, r5]
 8010322:	604b      	str	r3, [r1, #4]
 8010324:	4638      	mov	r0, r7
 8010326:	f104 060b 	add.w	r6, r4, #11
 801032a:	f000 f829 	bl	8010380 <__malloc_unlock>
 801032e:	f026 0607 	bic.w	r6, r6, #7
 8010332:	1d23      	adds	r3, r4, #4
 8010334:	1af2      	subs	r2, r6, r3
 8010336:	d0ae      	beq.n	8010296 <_malloc_r+0x22>
 8010338:	1b9b      	subs	r3, r3, r6
 801033a:	50a3      	str	r3, [r4, r2]
 801033c:	e7ab      	b.n	8010296 <_malloc_r+0x22>
 801033e:	42a3      	cmp	r3, r4
 8010340:	6862      	ldr	r2, [r4, #4]
 8010342:	d1dd      	bne.n	8010300 <_malloc_r+0x8c>
 8010344:	f8c8 2000 	str.w	r2, [r8]
 8010348:	e7ec      	b.n	8010324 <_malloc_r+0xb0>
 801034a:	4623      	mov	r3, r4
 801034c:	6864      	ldr	r4, [r4, #4]
 801034e:	e7ac      	b.n	80102aa <_malloc_r+0x36>
 8010350:	4634      	mov	r4, r6
 8010352:	6876      	ldr	r6, [r6, #4]
 8010354:	e7b4      	b.n	80102c0 <_malloc_r+0x4c>
 8010356:	4613      	mov	r3, r2
 8010358:	e7cc      	b.n	80102f4 <_malloc_r+0x80>
 801035a:	230c      	movs	r3, #12
 801035c:	603b      	str	r3, [r7, #0]
 801035e:	4638      	mov	r0, r7
 8010360:	f000 f80e 	bl	8010380 <__malloc_unlock>
 8010364:	e797      	b.n	8010296 <_malloc_r+0x22>
 8010366:	6025      	str	r5, [r4, #0]
 8010368:	e7dc      	b.n	8010324 <_malloc_r+0xb0>
 801036a:	605b      	str	r3, [r3, #4]
 801036c:	deff      	udf	#255	; 0xff
 801036e:	bf00      	nop
 8010370:	200096c4 	.word	0x200096c4

08010374 <__malloc_lock>:
 8010374:	4801      	ldr	r0, [pc, #4]	; (801037c <__malloc_lock+0x8>)
 8010376:	f7ff b87d 	b.w	800f474 <__retarget_lock_acquire_recursive>
 801037a:	bf00      	nop
 801037c:	200096c0 	.word	0x200096c0

08010380 <__malloc_unlock>:
 8010380:	4801      	ldr	r0, [pc, #4]	; (8010388 <__malloc_unlock+0x8>)
 8010382:	f7ff b878 	b.w	800f476 <__retarget_lock_release_recursive>
 8010386:	bf00      	nop
 8010388:	200096c0 	.word	0x200096c0

0801038c <_Balloc>:
 801038c:	b570      	push	{r4, r5, r6, lr}
 801038e:	69c6      	ldr	r6, [r0, #28]
 8010390:	4604      	mov	r4, r0
 8010392:	460d      	mov	r5, r1
 8010394:	b976      	cbnz	r6, 80103b4 <_Balloc+0x28>
 8010396:	2010      	movs	r0, #16
 8010398:	f7ff ff44 	bl	8010224 <malloc>
 801039c:	4602      	mov	r2, r0
 801039e:	61e0      	str	r0, [r4, #28]
 80103a0:	b920      	cbnz	r0, 80103ac <_Balloc+0x20>
 80103a2:	4b18      	ldr	r3, [pc, #96]	; (8010404 <_Balloc+0x78>)
 80103a4:	4818      	ldr	r0, [pc, #96]	; (8010408 <_Balloc+0x7c>)
 80103a6:	216b      	movs	r1, #107	; 0x6b
 80103a8:	f000 fc2a 	bl	8010c00 <__assert_func>
 80103ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80103b0:	6006      	str	r6, [r0, #0]
 80103b2:	60c6      	str	r6, [r0, #12]
 80103b4:	69e6      	ldr	r6, [r4, #28]
 80103b6:	68f3      	ldr	r3, [r6, #12]
 80103b8:	b183      	cbz	r3, 80103dc <_Balloc+0x50>
 80103ba:	69e3      	ldr	r3, [r4, #28]
 80103bc:	68db      	ldr	r3, [r3, #12]
 80103be:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80103c2:	b9b8      	cbnz	r0, 80103f4 <_Balloc+0x68>
 80103c4:	2101      	movs	r1, #1
 80103c6:	fa01 f605 	lsl.w	r6, r1, r5
 80103ca:	1d72      	adds	r2, r6, #5
 80103cc:	0092      	lsls	r2, r2, #2
 80103ce:	4620      	mov	r0, r4
 80103d0:	f000 fc34 	bl	8010c3c <_calloc_r>
 80103d4:	b160      	cbz	r0, 80103f0 <_Balloc+0x64>
 80103d6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80103da:	e00e      	b.n	80103fa <_Balloc+0x6e>
 80103dc:	2221      	movs	r2, #33	; 0x21
 80103de:	2104      	movs	r1, #4
 80103e0:	4620      	mov	r0, r4
 80103e2:	f000 fc2b 	bl	8010c3c <_calloc_r>
 80103e6:	69e3      	ldr	r3, [r4, #28]
 80103e8:	60f0      	str	r0, [r6, #12]
 80103ea:	68db      	ldr	r3, [r3, #12]
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d1e4      	bne.n	80103ba <_Balloc+0x2e>
 80103f0:	2000      	movs	r0, #0
 80103f2:	bd70      	pop	{r4, r5, r6, pc}
 80103f4:	6802      	ldr	r2, [r0, #0]
 80103f6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80103fa:	2300      	movs	r3, #0
 80103fc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010400:	e7f7      	b.n	80103f2 <_Balloc+0x66>
 8010402:	bf00      	nop
 8010404:	080119a9 	.word	0x080119a9
 8010408:	08011a29 	.word	0x08011a29

0801040c <_Bfree>:
 801040c:	b570      	push	{r4, r5, r6, lr}
 801040e:	69c6      	ldr	r6, [r0, #28]
 8010410:	4605      	mov	r5, r0
 8010412:	460c      	mov	r4, r1
 8010414:	b976      	cbnz	r6, 8010434 <_Bfree+0x28>
 8010416:	2010      	movs	r0, #16
 8010418:	f7ff ff04 	bl	8010224 <malloc>
 801041c:	4602      	mov	r2, r0
 801041e:	61e8      	str	r0, [r5, #28]
 8010420:	b920      	cbnz	r0, 801042c <_Bfree+0x20>
 8010422:	4b09      	ldr	r3, [pc, #36]	; (8010448 <_Bfree+0x3c>)
 8010424:	4809      	ldr	r0, [pc, #36]	; (801044c <_Bfree+0x40>)
 8010426:	218f      	movs	r1, #143	; 0x8f
 8010428:	f000 fbea 	bl	8010c00 <__assert_func>
 801042c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010430:	6006      	str	r6, [r0, #0]
 8010432:	60c6      	str	r6, [r0, #12]
 8010434:	b13c      	cbz	r4, 8010446 <_Bfree+0x3a>
 8010436:	69eb      	ldr	r3, [r5, #28]
 8010438:	6862      	ldr	r2, [r4, #4]
 801043a:	68db      	ldr	r3, [r3, #12]
 801043c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010440:	6021      	str	r1, [r4, #0]
 8010442:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010446:	bd70      	pop	{r4, r5, r6, pc}
 8010448:	080119a9 	.word	0x080119a9
 801044c:	08011a29 	.word	0x08011a29

08010450 <__multadd>:
 8010450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010454:	690d      	ldr	r5, [r1, #16]
 8010456:	4607      	mov	r7, r0
 8010458:	460c      	mov	r4, r1
 801045a:	461e      	mov	r6, r3
 801045c:	f101 0c14 	add.w	ip, r1, #20
 8010460:	2000      	movs	r0, #0
 8010462:	f8dc 3000 	ldr.w	r3, [ip]
 8010466:	b299      	uxth	r1, r3
 8010468:	fb02 6101 	mla	r1, r2, r1, r6
 801046c:	0c1e      	lsrs	r6, r3, #16
 801046e:	0c0b      	lsrs	r3, r1, #16
 8010470:	fb02 3306 	mla	r3, r2, r6, r3
 8010474:	b289      	uxth	r1, r1
 8010476:	3001      	adds	r0, #1
 8010478:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801047c:	4285      	cmp	r5, r0
 801047e:	f84c 1b04 	str.w	r1, [ip], #4
 8010482:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010486:	dcec      	bgt.n	8010462 <__multadd+0x12>
 8010488:	b30e      	cbz	r6, 80104ce <__multadd+0x7e>
 801048a:	68a3      	ldr	r3, [r4, #8]
 801048c:	42ab      	cmp	r3, r5
 801048e:	dc19      	bgt.n	80104c4 <__multadd+0x74>
 8010490:	6861      	ldr	r1, [r4, #4]
 8010492:	4638      	mov	r0, r7
 8010494:	3101      	adds	r1, #1
 8010496:	f7ff ff79 	bl	801038c <_Balloc>
 801049a:	4680      	mov	r8, r0
 801049c:	b928      	cbnz	r0, 80104aa <__multadd+0x5a>
 801049e:	4602      	mov	r2, r0
 80104a0:	4b0c      	ldr	r3, [pc, #48]	; (80104d4 <__multadd+0x84>)
 80104a2:	480d      	ldr	r0, [pc, #52]	; (80104d8 <__multadd+0x88>)
 80104a4:	21ba      	movs	r1, #186	; 0xba
 80104a6:	f000 fbab 	bl	8010c00 <__assert_func>
 80104aa:	6922      	ldr	r2, [r4, #16]
 80104ac:	3202      	adds	r2, #2
 80104ae:	f104 010c 	add.w	r1, r4, #12
 80104b2:	0092      	lsls	r2, r2, #2
 80104b4:	300c      	adds	r0, #12
 80104b6:	f7fe ffdf 	bl	800f478 <memcpy>
 80104ba:	4621      	mov	r1, r4
 80104bc:	4638      	mov	r0, r7
 80104be:	f7ff ffa5 	bl	801040c <_Bfree>
 80104c2:	4644      	mov	r4, r8
 80104c4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80104c8:	3501      	adds	r5, #1
 80104ca:	615e      	str	r6, [r3, #20]
 80104cc:	6125      	str	r5, [r4, #16]
 80104ce:	4620      	mov	r0, r4
 80104d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80104d4:	08011a18 	.word	0x08011a18
 80104d8:	08011a29 	.word	0x08011a29

080104dc <__hi0bits>:
 80104dc:	0c03      	lsrs	r3, r0, #16
 80104de:	041b      	lsls	r3, r3, #16
 80104e0:	b9d3      	cbnz	r3, 8010518 <__hi0bits+0x3c>
 80104e2:	0400      	lsls	r0, r0, #16
 80104e4:	2310      	movs	r3, #16
 80104e6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80104ea:	bf04      	itt	eq
 80104ec:	0200      	lsleq	r0, r0, #8
 80104ee:	3308      	addeq	r3, #8
 80104f0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80104f4:	bf04      	itt	eq
 80104f6:	0100      	lsleq	r0, r0, #4
 80104f8:	3304      	addeq	r3, #4
 80104fa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80104fe:	bf04      	itt	eq
 8010500:	0080      	lsleq	r0, r0, #2
 8010502:	3302      	addeq	r3, #2
 8010504:	2800      	cmp	r0, #0
 8010506:	db05      	blt.n	8010514 <__hi0bits+0x38>
 8010508:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801050c:	f103 0301 	add.w	r3, r3, #1
 8010510:	bf08      	it	eq
 8010512:	2320      	moveq	r3, #32
 8010514:	4618      	mov	r0, r3
 8010516:	4770      	bx	lr
 8010518:	2300      	movs	r3, #0
 801051a:	e7e4      	b.n	80104e6 <__hi0bits+0xa>

0801051c <__lo0bits>:
 801051c:	6803      	ldr	r3, [r0, #0]
 801051e:	f013 0207 	ands.w	r2, r3, #7
 8010522:	d00c      	beq.n	801053e <__lo0bits+0x22>
 8010524:	07d9      	lsls	r1, r3, #31
 8010526:	d422      	bmi.n	801056e <__lo0bits+0x52>
 8010528:	079a      	lsls	r2, r3, #30
 801052a:	bf49      	itett	mi
 801052c:	085b      	lsrmi	r3, r3, #1
 801052e:	089b      	lsrpl	r3, r3, #2
 8010530:	6003      	strmi	r3, [r0, #0]
 8010532:	2201      	movmi	r2, #1
 8010534:	bf5c      	itt	pl
 8010536:	6003      	strpl	r3, [r0, #0]
 8010538:	2202      	movpl	r2, #2
 801053a:	4610      	mov	r0, r2
 801053c:	4770      	bx	lr
 801053e:	b299      	uxth	r1, r3
 8010540:	b909      	cbnz	r1, 8010546 <__lo0bits+0x2a>
 8010542:	0c1b      	lsrs	r3, r3, #16
 8010544:	2210      	movs	r2, #16
 8010546:	b2d9      	uxtb	r1, r3
 8010548:	b909      	cbnz	r1, 801054e <__lo0bits+0x32>
 801054a:	3208      	adds	r2, #8
 801054c:	0a1b      	lsrs	r3, r3, #8
 801054e:	0719      	lsls	r1, r3, #28
 8010550:	bf04      	itt	eq
 8010552:	091b      	lsreq	r3, r3, #4
 8010554:	3204      	addeq	r2, #4
 8010556:	0799      	lsls	r1, r3, #30
 8010558:	bf04      	itt	eq
 801055a:	089b      	lsreq	r3, r3, #2
 801055c:	3202      	addeq	r2, #2
 801055e:	07d9      	lsls	r1, r3, #31
 8010560:	d403      	bmi.n	801056a <__lo0bits+0x4e>
 8010562:	085b      	lsrs	r3, r3, #1
 8010564:	f102 0201 	add.w	r2, r2, #1
 8010568:	d003      	beq.n	8010572 <__lo0bits+0x56>
 801056a:	6003      	str	r3, [r0, #0]
 801056c:	e7e5      	b.n	801053a <__lo0bits+0x1e>
 801056e:	2200      	movs	r2, #0
 8010570:	e7e3      	b.n	801053a <__lo0bits+0x1e>
 8010572:	2220      	movs	r2, #32
 8010574:	e7e1      	b.n	801053a <__lo0bits+0x1e>
	...

08010578 <__i2b>:
 8010578:	b510      	push	{r4, lr}
 801057a:	460c      	mov	r4, r1
 801057c:	2101      	movs	r1, #1
 801057e:	f7ff ff05 	bl	801038c <_Balloc>
 8010582:	4602      	mov	r2, r0
 8010584:	b928      	cbnz	r0, 8010592 <__i2b+0x1a>
 8010586:	4b05      	ldr	r3, [pc, #20]	; (801059c <__i2b+0x24>)
 8010588:	4805      	ldr	r0, [pc, #20]	; (80105a0 <__i2b+0x28>)
 801058a:	f240 1145 	movw	r1, #325	; 0x145
 801058e:	f000 fb37 	bl	8010c00 <__assert_func>
 8010592:	2301      	movs	r3, #1
 8010594:	6144      	str	r4, [r0, #20]
 8010596:	6103      	str	r3, [r0, #16]
 8010598:	bd10      	pop	{r4, pc}
 801059a:	bf00      	nop
 801059c:	08011a18 	.word	0x08011a18
 80105a0:	08011a29 	.word	0x08011a29

080105a4 <__multiply>:
 80105a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105a8:	4691      	mov	r9, r2
 80105aa:	690a      	ldr	r2, [r1, #16]
 80105ac:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80105b0:	429a      	cmp	r2, r3
 80105b2:	bfb8      	it	lt
 80105b4:	460b      	movlt	r3, r1
 80105b6:	460c      	mov	r4, r1
 80105b8:	bfbc      	itt	lt
 80105ba:	464c      	movlt	r4, r9
 80105bc:	4699      	movlt	r9, r3
 80105be:	6927      	ldr	r7, [r4, #16]
 80105c0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80105c4:	68a3      	ldr	r3, [r4, #8]
 80105c6:	6861      	ldr	r1, [r4, #4]
 80105c8:	eb07 060a 	add.w	r6, r7, sl
 80105cc:	42b3      	cmp	r3, r6
 80105ce:	b085      	sub	sp, #20
 80105d0:	bfb8      	it	lt
 80105d2:	3101      	addlt	r1, #1
 80105d4:	f7ff feda 	bl	801038c <_Balloc>
 80105d8:	b930      	cbnz	r0, 80105e8 <__multiply+0x44>
 80105da:	4602      	mov	r2, r0
 80105dc:	4b44      	ldr	r3, [pc, #272]	; (80106f0 <__multiply+0x14c>)
 80105de:	4845      	ldr	r0, [pc, #276]	; (80106f4 <__multiply+0x150>)
 80105e0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80105e4:	f000 fb0c 	bl	8010c00 <__assert_func>
 80105e8:	f100 0514 	add.w	r5, r0, #20
 80105ec:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80105f0:	462b      	mov	r3, r5
 80105f2:	2200      	movs	r2, #0
 80105f4:	4543      	cmp	r3, r8
 80105f6:	d321      	bcc.n	801063c <__multiply+0x98>
 80105f8:	f104 0314 	add.w	r3, r4, #20
 80105fc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010600:	f109 0314 	add.w	r3, r9, #20
 8010604:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8010608:	9202      	str	r2, [sp, #8]
 801060a:	1b3a      	subs	r2, r7, r4
 801060c:	3a15      	subs	r2, #21
 801060e:	f022 0203 	bic.w	r2, r2, #3
 8010612:	3204      	adds	r2, #4
 8010614:	f104 0115 	add.w	r1, r4, #21
 8010618:	428f      	cmp	r7, r1
 801061a:	bf38      	it	cc
 801061c:	2204      	movcc	r2, #4
 801061e:	9201      	str	r2, [sp, #4]
 8010620:	9a02      	ldr	r2, [sp, #8]
 8010622:	9303      	str	r3, [sp, #12]
 8010624:	429a      	cmp	r2, r3
 8010626:	d80c      	bhi.n	8010642 <__multiply+0x9e>
 8010628:	2e00      	cmp	r6, #0
 801062a:	dd03      	ble.n	8010634 <__multiply+0x90>
 801062c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010630:	2b00      	cmp	r3, #0
 8010632:	d05b      	beq.n	80106ec <__multiply+0x148>
 8010634:	6106      	str	r6, [r0, #16]
 8010636:	b005      	add	sp, #20
 8010638:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801063c:	f843 2b04 	str.w	r2, [r3], #4
 8010640:	e7d8      	b.n	80105f4 <__multiply+0x50>
 8010642:	f8b3 a000 	ldrh.w	sl, [r3]
 8010646:	f1ba 0f00 	cmp.w	sl, #0
 801064a:	d024      	beq.n	8010696 <__multiply+0xf2>
 801064c:	f104 0e14 	add.w	lr, r4, #20
 8010650:	46a9      	mov	r9, r5
 8010652:	f04f 0c00 	mov.w	ip, #0
 8010656:	f85e 2b04 	ldr.w	r2, [lr], #4
 801065a:	f8d9 1000 	ldr.w	r1, [r9]
 801065e:	fa1f fb82 	uxth.w	fp, r2
 8010662:	b289      	uxth	r1, r1
 8010664:	fb0a 110b 	mla	r1, sl, fp, r1
 8010668:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801066c:	f8d9 2000 	ldr.w	r2, [r9]
 8010670:	4461      	add	r1, ip
 8010672:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010676:	fb0a c20b 	mla	r2, sl, fp, ip
 801067a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801067e:	b289      	uxth	r1, r1
 8010680:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010684:	4577      	cmp	r7, lr
 8010686:	f849 1b04 	str.w	r1, [r9], #4
 801068a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801068e:	d8e2      	bhi.n	8010656 <__multiply+0xb2>
 8010690:	9a01      	ldr	r2, [sp, #4]
 8010692:	f845 c002 	str.w	ip, [r5, r2]
 8010696:	9a03      	ldr	r2, [sp, #12]
 8010698:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801069c:	3304      	adds	r3, #4
 801069e:	f1b9 0f00 	cmp.w	r9, #0
 80106a2:	d021      	beq.n	80106e8 <__multiply+0x144>
 80106a4:	6829      	ldr	r1, [r5, #0]
 80106a6:	f104 0c14 	add.w	ip, r4, #20
 80106aa:	46ae      	mov	lr, r5
 80106ac:	f04f 0a00 	mov.w	sl, #0
 80106b0:	f8bc b000 	ldrh.w	fp, [ip]
 80106b4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80106b8:	fb09 220b 	mla	r2, r9, fp, r2
 80106bc:	4452      	add	r2, sl
 80106be:	b289      	uxth	r1, r1
 80106c0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80106c4:	f84e 1b04 	str.w	r1, [lr], #4
 80106c8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80106cc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80106d0:	f8be 1000 	ldrh.w	r1, [lr]
 80106d4:	fb09 110a 	mla	r1, r9, sl, r1
 80106d8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80106dc:	4567      	cmp	r7, ip
 80106de:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80106e2:	d8e5      	bhi.n	80106b0 <__multiply+0x10c>
 80106e4:	9a01      	ldr	r2, [sp, #4]
 80106e6:	50a9      	str	r1, [r5, r2]
 80106e8:	3504      	adds	r5, #4
 80106ea:	e799      	b.n	8010620 <__multiply+0x7c>
 80106ec:	3e01      	subs	r6, #1
 80106ee:	e79b      	b.n	8010628 <__multiply+0x84>
 80106f0:	08011a18 	.word	0x08011a18
 80106f4:	08011a29 	.word	0x08011a29

080106f8 <__pow5mult>:
 80106f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80106fc:	4615      	mov	r5, r2
 80106fe:	f012 0203 	ands.w	r2, r2, #3
 8010702:	4606      	mov	r6, r0
 8010704:	460f      	mov	r7, r1
 8010706:	d007      	beq.n	8010718 <__pow5mult+0x20>
 8010708:	4c25      	ldr	r4, [pc, #148]	; (80107a0 <__pow5mult+0xa8>)
 801070a:	3a01      	subs	r2, #1
 801070c:	2300      	movs	r3, #0
 801070e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010712:	f7ff fe9d 	bl	8010450 <__multadd>
 8010716:	4607      	mov	r7, r0
 8010718:	10ad      	asrs	r5, r5, #2
 801071a:	d03d      	beq.n	8010798 <__pow5mult+0xa0>
 801071c:	69f4      	ldr	r4, [r6, #28]
 801071e:	b97c      	cbnz	r4, 8010740 <__pow5mult+0x48>
 8010720:	2010      	movs	r0, #16
 8010722:	f7ff fd7f 	bl	8010224 <malloc>
 8010726:	4602      	mov	r2, r0
 8010728:	61f0      	str	r0, [r6, #28]
 801072a:	b928      	cbnz	r0, 8010738 <__pow5mult+0x40>
 801072c:	4b1d      	ldr	r3, [pc, #116]	; (80107a4 <__pow5mult+0xac>)
 801072e:	481e      	ldr	r0, [pc, #120]	; (80107a8 <__pow5mult+0xb0>)
 8010730:	f240 11b3 	movw	r1, #435	; 0x1b3
 8010734:	f000 fa64 	bl	8010c00 <__assert_func>
 8010738:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801073c:	6004      	str	r4, [r0, #0]
 801073e:	60c4      	str	r4, [r0, #12]
 8010740:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8010744:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010748:	b94c      	cbnz	r4, 801075e <__pow5mult+0x66>
 801074a:	f240 2171 	movw	r1, #625	; 0x271
 801074e:	4630      	mov	r0, r6
 8010750:	f7ff ff12 	bl	8010578 <__i2b>
 8010754:	2300      	movs	r3, #0
 8010756:	f8c8 0008 	str.w	r0, [r8, #8]
 801075a:	4604      	mov	r4, r0
 801075c:	6003      	str	r3, [r0, #0]
 801075e:	f04f 0900 	mov.w	r9, #0
 8010762:	07eb      	lsls	r3, r5, #31
 8010764:	d50a      	bpl.n	801077c <__pow5mult+0x84>
 8010766:	4639      	mov	r1, r7
 8010768:	4622      	mov	r2, r4
 801076a:	4630      	mov	r0, r6
 801076c:	f7ff ff1a 	bl	80105a4 <__multiply>
 8010770:	4639      	mov	r1, r7
 8010772:	4680      	mov	r8, r0
 8010774:	4630      	mov	r0, r6
 8010776:	f7ff fe49 	bl	801040c <_Bfree>
 801077a:	4647      	mov	r7, r8
 801077c:	106d      	asrs	r5, r5, #1
 801077e:	d00b      	beq.n	8010798 <__pow5mult+0xa0>
 8010780:	6820      	ldr	r0, [r4, #0]
 8010782:	b938      	cbnz	r0, 8010794 <__pow5mult+0x9c>
 8010784:	4622      	mov	r2, r4
 8010786:	4621      	mov	r1, r4
 8010788:	4630      	mov	r0, r6
 801078a:	f7ff ff0b 	bl	80105a4 <__multiply>
 801078e:	6020      	str	r0, [r4, #0]
 8010790:	f8c0 9000 	str.w	r9, [r0]
 8010794:	4604      	mov	r4, r0
 8010796:	e7e4      	b.n	8010762 <__pow5mult+0x6a>
 8010798:	4638      	mov	r0, r7
 801079a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801079e:	bf00      	nop
 80107a0:	08011b78 	.word	0x08011b78
 80107a4:	080119a9 	.word	0x080119a9
 80107a8:	08011a29 	.word	0x08011a29

080107ac <__lshift>:
 80107ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80107b0:	460c      	mov	r4, r1
 80107b2:	6849      	ldr	r1, [r1, #4]
 80107b4:	6923      	ldr	r3, [r4, #16]
 80107b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80107ba:	68a3      	ldr	r3, [r4, #8]
 80107bc:	4607      	mov	r7, r0
 80107be:	4691      	mov	r9, r2
 80107c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80107c4:	f108 0601 	add.w	r6, r8, #1
 80107c8:	42b3      	cmp	r3, r6
 80107ca:	db0b      	blt.n	80107e4 <__lshift+0x38>
 80107cc:	4638      	mov	r0, r7
 80107ce:	f7ff fddd 	bl	801038c <_Balloc>
 80107d2:	4605      	mov	r5, r0
 80107d4:	b948      	cbnz	r0, 80107ea <__lshift+0x3e>
 80107d6:	4602      	mov	r2, r0
 80107d8:	4b28      	ldr	r3, [pc, #160]	; (801087c <__lshift+0xd0>)
 80107da:	4829      	ldr	r0, [pc, #164]	; (8010880 <__lshift+0xd4>)
 80107dc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80107e0:	f000 fa0e 	bl	8010c00 <__assert_func>
 80107e4:	3101      	adds	r1, #1
 80107e6:	005b      	lsls	r3, r3, #1
 80107e8:	e7ee      	b.n	80107c8 <__lshift+0x1c>
 80107ea:	2300      	movs	r3, #0
 80107ec:	f100 0114 	add.w	r1, r0, #20
 80107f0:	f100 0210 	add.w	r2, r0, #16
 80107f4:	4618      	mov	r0, r3
 80107f6:	4553      	cmp	r3, sl
 80107f8:	db33      	blt.n	8010862 <__lshift+0xb6>
 80107fa:	6920      	ldr	r0, [r4, #16]
 80107fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010800:	f104 0314 	add.w	r3, r4, #20
 8010804:	f019 091f 	ands.w	r9, r9, #31
 8010808:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801080c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010810:	d02b      	beq.n	801086a <__lshift+0xbe>
 8010812:	f1c9 0e20 	rsb	lr, r9, #32
 8010816:	468a      	mov	sl, r1
 8010818:	2200      	movs	r2, #0
 801081a:	6818      	ldr	r0, [r3, #0]
 801081c:	fa00 f009 	lsl.w	r0, r0, r9
 8010820:	4310      	orrs	r0, r2
 8010822:	f84a 0b04 	str.w	r0, [sl], #4
 8010826:	f853 2b04 	ldr.w	r2, [r3], #4
 801082a:	459c      	cmp	ip, r3
 801082c:	fa22 f20e 	lsr.w	r2, r2, lr
 8010830:	d8f3      	bhi.n	801081a <__lshift+0x6e>
 8010832:	ebac 0304 	sub.w	r3, ip, r4
 8010836:	3b15      	subs	r3, #21
 8010838:	f023 0303 	bic.w	r3, r3, #3
 801083c:	3304      	adds	r3, #4
 801083e:	f104 0015 	add.w	r0, r4, #21
 8010842:	4584      	cmp	ip, r0
 8010844:	bf38      	it	cc
 8010846:	2304      	movcc	r3, #4
 8010848:	50ca      	str	r2, [r1, r3]
 801084a:	b10a      	cbz	r2, 8010850 <__lshift+0xa4>
 801084c:	f108 0602 	add.w	r6, r8, #2
 8010850:	3e01      	subs	r6, #1
 8010852:	4638      	mov	r0, r7
 8010854:	612e      	str	r6, [r5, #16]
 8010856:	4621      	mov	r1, r4
 8010858:	f7ff fdd8 	bl	801040c <_Bfree>
 801085c:	4628      	mov	r0, r5
 801085e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010862:	f842 0f04 	str.w	r0, [r2, #4]!
 8010866:	3301      	adds	r3, #1
 8010868:	e7c5      	b.n	80107f6 <__lshift+0x4a>
 801086a:	3904      	subs	r1, #4
 801086c:	f853 2b04 	ldr.w	r2, [r3], #4
 8010870:	f841 2f04 	str.w	r2, [r1, #4]!
 8010874:	459c      	cmp	ip, r3
 8010876:	d8f9      	bhi.n	801086c <__lshift+0xc0>
 8010878:	e7ea      	b.n	8010850 <__lshift+0xa4>
 801087a:	bf00      	nop
 801087c:	08011a18 	.word	0x08011a18
 8010880:	08011a29 	.word	0x08011a29

08010884 <__mcmp>:
 8010884:	b530      	push	{r4, r5, lr}
 8010886:	6902      	ldr	r2, [r0, #16]
 8010888:	690c      	ldr	r4, [r1, #16]
 801088a:	1b12      	subs	r2, r2, r4
 801088c:	d10e      	bne.n	80108ac <__mcmp+0x28>
 801088e:	f100 0314 	add.w	r3, r0, #20
 8010892:	3114      	adds	r1, #20
 8010894:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8010898:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801089c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80108a0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80108a4:	42a5      	cmp	r5, r4
 80108a6:	d003      	beq.n	80108b0 <__mcmp+0x2c>
 80108a8:	d305      	bcc.n	80108b6 <__mcmp+0x32>
 80108aa:	2201      	movs	r2, #1
 80108ac:	4610      	mov	r0, r2
 80108ae:	bd30      	pop	{r4, r5, pc}
 80108b0:	4283      	cmp	r3, r0
 80108b2:	d3f3      	bcc.n	801089c <__mcmp+0x18>
 80108b4:	e7fa      	b.n	80108ac <__mcmp+0x28>
 80108b6:	f04f 32ff 	mov.w	r2, #4294967295
 80108ba:	e7f7      	b.n	80108ac <__mcmp+0x28>

080108bc <__mdiff>:
 80108bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108c0:	460c      	mov	r4, r1
 80108c2:	4606      	mov	r6, r0
 80108c4:	4611      	mov	r1, r2
 80108c6:	4620      	mov	r0, r4
 80108c8:	4690      	mov	r8, r2
 80108ca:	f7ff ffdb 	bl	8010884 <__mcmp>
 80108ce:	1e05      	subs	r5, r0, #0
 80108d0:	d110      	bne.n	80108f4 <__mdiff+0x38>
 80108d2:	4629      	mov	r1, r5
 80108d4:	4630      	mov	r0, r6
 80108d6:	f7ff fd59 	bl	801038c <_Balloc>
 80108da:	b930      	cbnz	r0, 80108ea <__mdiff+0x2e>
 80108dc:	4b3a      	ldr	r3, [pc, #232]	; (80109c8 <__mdiff+0x10c>)
 80108de:	4602      	mov	r2, r0
 80108e0:	f240 2137 	movw	r1, #567	; 0x237
 80108e4:	4839      	ldr	r0, [pc, #228]	; (80109cc <__mdiff+0x110>)
 80108e6:	f000 f98b 	bl	8010c00 <__assert_func>
 80108ea:	2301      	movs	r3, #1
 80108ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80108f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80108f4:	bfa4      	itt	ge
 80108f6:	4643      	movge	r3, r8
 80108f8:	46a0      	movge	r8, r4
 80108fa:	4630      	mov	r0, r6
 80108fc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010900:	bfa6      	itte	ge
 8010902:	461c      	movge	r4, r3
 8010904:	2500      	movge	r5, #0
 8010906:	2501      	movlt	r5, #1
 8010908:	f7ff fd40 	bl	801038c <_Balloc>
 801090c:	b920      	cbnz	r0, 8010918 <__mdiff+0x5c>
 801090e:	4b2e      	ldr	r3, [pc, #184]	; (80109c8 <__mdiff+0x10c>)
 8010910:	4602      	mov	r2, r0
 8010912:	f240 2145 	movw	r1, #581	; 0x245
 8010916:	e7e5      	b.n	80108e4 <__mdiff+0x28>
 8010918:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801091c:	6926      	ldr	r6, [r4, #16]
 801091e:	60c5      	str	r5, [r0, #12]
 8010920:	f104 0914 	add.w	r9, r4, #20
 8010924:	f108 0514 	add.w	r5, r8, #20
 8010928:	f100 0e14 	add.w	lr, r0, #20
 801092c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8010930:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8010934:	f108 0210 	add.w	r2, r8, #16
 8010938:	46f2      	mov	sl, lr
 801093a:	2100      	movs	r1, #0
 801093c:	f859 3b04 	ldr.w	r3, [r9], #4
 8010940:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8010944:	fa11 f88b 	uxtah	r8, r1, fp
 8010948:	b299      	uxth	r1, r3
 801094a:	0c1b      	lsrs	r3, r3, #16
 801094c:	eba8 0801 	sub.w	r8, r8, r1
 8010950:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8010954:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8010958:	fa1f f888 	uxth.w	r8, r8
 801095c:	1419      	asrs	r1, r3, #16
 801095e:	454e      	cmp	r6, r9
 8010960:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8010964:	f84a 3b04 	str.w	r3, [sl], #4
 8010968:	d8e8      	bhi.n	801093c <__mdiff+0x80>
 801096a:	1b33      	subs	r3, r6, r4
 801096c:	3b15      	subs	r3, #21
 801096e:	f023 0303 	bic.w	r3, r3, #3
 8010972:	3304      	adds	r3, #4
 8010974:	3415      	adds	r4, #21
 8010976:	42a6      	cmp	r6, r4
 8010978:	bf38      	it	cc
 801097a:	2304      	movcc	r3, #4
 801097c:	441d      	add	r5, r3
 801097e:	4473      	add	r3, lr
 8010980:	469e      	mov	lr, r3
 8010982:	462e      	mov	r6, r5
 8010984:	4566      	cmp	r6, ip
 8010986:	d30e      	bcc.n	80109a6 <__mdiff+0xea>
 8010988:	f10c 0203 	add.w	r2, ip, #3
 801098c:	1b52      	subs	r2, r2, r5
 801098e:	f022 0203 	bic.w	r2, r2, #3
 8010992:	3d03      	subs	r5, #3
 8010994:	45ac      	cmp	ip, r5
 8010996:	bf38      	it	cc
 8010998:	2200      	movcc	r2, #0
 801099a:	4413      	add	r3, r2
 801099c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80109a0:	b17a      	cbz	r2, 80109c2 <__mdiff+0x106>
 80109a2:	6107      	str	r7, [r0, #16]
 80109a4:	e7a4      	b.n	80108f0 <__mdiff+0x34>
 80109a6:	f856 8b04 	ldr.w	r8, [r6], #4
 80109aa:	fa11 f288 	uxtah	r2, r1, r8
 80109ae:	1414      	asrs	r4, r2, #16
 80109b0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80109b4:	b292      	uxth	r2, r2
 80109b6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80109ba:	f84e 2b04 	str.w	r2, [lr], #4
 80109be:	1421      	asrs	r1, r4, #16
 80109c0:	e7e0      	b.n	8010984 <__mdiff+0xc8>
 80109c2:	3f01      	subs	r7, #1
 80109c4:	e7ea      	b.n	801099c <__mdiff+0xe0>
 80109c6:	bf00      	nop
 80109c8:	08011a18 	.word	0x08011a18
 80109cc:	08011a29 	.word	0x08011a29

080109d0 <__d2b>:
 80109d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80109d4:	460f      	mov	r7, r1
 80109d6:	2101      	movs	r1, #1
 80109d8:	ec59 8b10 	vmov	r8, r9, d0
 80109dc:	4616      	mov	r6, r2
 80109de:	f7ff fcd5 	bl	801038c <_Balloc>
 80109e2:	4604      	mov	r4, r0
 80109e4:	b930      	cbnz	r0, 80109f4 <__d2b+0x24>
 80109e6:	4602      	mov	r2, r0
 80109e8:	4b24      	ldr	r3, [pc, #144]	; (8010a7c <__d2b+0xac>)
 80109ea:	4825      	ldr	r0, [pc, #148]	; (8010a80 <__d2b+0xb0>)
 80109ec:	f240 310f 	movw	r1, #783	; 0x30f
 80109f0:	f000 f906 	bl	8010c00 <__assert_func>
 80109f4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80109f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80109fc:	bb2d      	cbnz	r5, 8010a4a <__d2b+0x7a>
 80109fe:	9301      	str	r3, [sp, #4]
 8010a00:	f1b8 0300 	subs.w	r3, r8, #0
 8010a04:	d026      	beq.n	8010a54 <__d2b+0x84>
 8010a06:	4668      	mov	r0, sp
 8010a08:	9300      	str	r3, [sp, #0]
 8010a0a:	f7ff fd87 	bl	801051c <__lo0bits>
 8010a0e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8010a12:	b1e8      	cbz	r0, 8010a50 <__d2b+0x80>
 8010a14:	f1c0 0320 	rsb	r3, r0, #32
 8010a18:	fa02 f303 	lsl.w	r3, r2, r3
 8010a1c:	430b      	orrs	r3, r1
 8010a1e:	40c2      	lsrs	r2, r0
 8010a20:	6163      	str	r3, [r4, #20]
 8010a22:	9201      	str	r2, [sp, #4]
 8010a24:	9b01      	ldr	r3, [sp, #4]
 8010a26:	61a3      	str	r3, [r4, #24]
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	bf14      	ite	ne
 8010a2c:	2202      	movne	r2, #2
 8010a2e:	2201      	moveq	r2, #1
 8010a30:	6122      	str	r2, [r4, #16]
 8010a32:	b1bd      	cbz	r5, 8010a64 <__d2b+0x94>
 8010a34:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8010a38:	4405      	add	r5, r0
 8010a3a:	603d      	str	r5, [r7, #0]
 8010a3c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010a40:	6030      	str	r0, [r6, #0]
 8010a42:	4620      	mov	r0, r4
 8010a44:	b003      	add	sp, #12
 8010a46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010a4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010a4e:	e7d6      	b.n	80109fe <__d2b+0x2e>
 8010a50:	6161      	str	r1, [r4, #20]
 8010a52:	e7e7      	b.n	8010a24 <__d2b+0x54>
 8010a54:	a801      	add	r0, sp, #4
 8010a56:	f7ff fd61 	bl	801051c <__lo0bits>
 8010a5a:	9b01      	ldr	r3, [sp, #4]
 8010a5c:	6163      	str	r3, [r4, #20]
 8010a5e:	3020      	adds	r0, #32
 8010a60:	2201      	movs	r2, #1
 8010a62:	e7e5      	b.n	8010a30 <__d2b+0x60>
 8010a64:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010a68:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010a6c:	6038      	str	r0, [r7, #0]
 8010a6e:	6918      	ldr	r0, [r3, #16]
 8010a70:	f7ff fd34 	bl	80104dc <__hi0bits>
 8010a74:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010a78:	e7e2      	b.n	8010a40 <__d2b+0x70>
 8010a7a:	bf00      	nop
 8010a7c:	08011a18 	.word	0x08011a18
 8010a80:	08011a29 	.word	0x08011a29

08010a84 <__sflush_r>:
 8010a84:	898a      	ldrh	r2, [r1, #12]
 8010a86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010a8a:	4605      	mov	r5, r0
 8010a8c:	0710      	lsls	r0, r2, #28
 8010a8e:	460c      	mov	r4, r1
 8010a90:	d458      	bmi.n	8010b44 <__sflush_r+0xc0>
 8010a92:	684b      	ldr	r3, [r1, #4]
 8010a94:	2b00      	cmp	r3, #0
 8010a96:	dc05      	bgt.n	8010aa4 <__sflush_r+0x20>
 8010a98:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010a9a:	2b00      	cmp	r3, #0
 8010a9c:	dc02      	bgt.n	8010aa4 <__sflush_r+0x20>
 8010a9e:	2000      	movs	r0, #0
 8010aa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010aa4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010aa6:	2e00      	cmp	r6, #0
 8010aa8:	d0f9      	beq.n	8010a9e <__sflush_r+0x1a>
 8010aaa:	2300      	movs	r3, #0
 8010aac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010ab0:	682f      	ldr	r7, [r5, #0]
 8010ab2:	6a21      	ldr	r1, [r4, #32]
 8010ab4:	602b      	str	r3, [r5, #0]
 8010ab6:	d032      	beq.n	8010b1e <__sflush_r+0x9a>
 8010ab8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010aba:	89a3      	ldrh	r3, [r4, #12]
 8010abc:	075a      	lsls	r2, r3, #29
 8010abe:	d505      	bpl.n	8010acc <__sflush_r+0x48>
 8010ac0:	6863      	ldr	r3, [r4, #4]
 8010ac2:	1ac0      	subs	r0, r0, r3
 8010ac4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010ac6:	b10b      	cbz	r3, 8010acc <__sflush_r+0x48>
 8010ac8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010aca:	1ac0      	subs	r0, r0, r3
 8010acc:	2300      	movs	r3, #0
 8010ace:	4602      	mov	r2, r0
 8010ad0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010ad2:	6a21      	ldr	r1, [r4, #32]
 8010ad4:	4628      	mov	r0, r5
 8010ad6:	47b0      	blx	r6
 8010ad8:	1c43      	adds	r3, r0, #1
 8010ada:	89a3      	ldrh	r3, [r4, #12]
 8010adc:	d106      	bne.n	8010aec <__sflush_r+0x68>
 8010ade:	6829      	ldr	r1, [r5, #0]
 8010ae0:	291d      	cmp	r1, #29
 8010ae2:	d82b      	bhi.n	8010b3c <__sflush_r+0xb8>
 8010ae4:	4a29      	ldr	r2, [pc, #164]	; (8010b8c <__sflush_r+0x108>)
 8010ae6:	410a      	asrs	r2, r1
 8010ae8:	07d6      	lsls	r6, r2, #31
 8010aea:	d427      	bmi.n	8010b3c <__sflush_r+0xb8>
 8010aec:	2200      	movs	r2, #0
 8010aee:	6062      	str	r2, [r4, #4]
 8010af0:	04d9      	lsls	r1, r3, #19
 8010af2:	6922      	ldr	r2, [r4, #16]
 8010af4:	6022      	str	r2, [r4, #0]
 8010af6:	d504      	bpl.n	8010b02 <__sflush_r+0x7e>
 8010af8:	1c42      	adds	r2, r0, #1
 8010afa:	d101      	bne.n	8010b00 <__sflush_r+0x7c>
 8010afc:	682b      	ldr	r3, [r5, #0]
 8010afe:	b903      	cbnz	r3, 8010b02 <__sflush_r+0x7e>
 8010b00:	6560      	str	r0, [r4, #84]	; 0x54
 8010b02:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010b04:	602f      	str	r7, [r5, #0]
 8010b06:	2900      	cmp	r1, #0
 8010b08:	d0c9      	beq.n	8010a9e <__sflush_r+0x1a>
 8010b0a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010b0e:	4299      	cmp	r1, r3
 8010b10:	d002      	beq.n	8010b18 <__sflush_r+0x94>
 8010b12:	4628      	mov	r0, r5
 8010b14:	f7ff fb3a 	bl	801018c <_free_r>
 8010b18:	2000      	movs	r0, #0
 8010b1a:	6360      	str	r0, [r4, #52]	; 0x34
 8010b1c:	e7c0      	b.n	8010aa0 <__sflush_r+0x1c>
 8010b1e:	2301      	movs	r3, #1
 8010b20:	4628      	mov	r0, r5
 8010b22:	47b0      	blx	r6
 8010b24:	1c41      	adds	r1, r0, #1
 8010b26:	d1c8      	bne.n	8010aba <__sflush_r+0x36>
 8010b28:	682b      	ldr	r3, [r5, #0]
 8010b2a:	2b00      	cmp	r3, #0
 8010b2c:	d0c5      	beq.n	8010aba <__sflush_r+0x36>
 8010b2e:	2b1d      	cmp	r3, #29
 8010b30:	d001      	beq.n	8010b36 <__sflush_r+0xb2>
 8010b32:	2b16      	cmp	r3, #22
 8010b34:	d101      	bne.n	8010b3a <__sflush_r+0xb6>
 8010b36:	602f      	str	r7, [r5, #0]
 8010b38:	e7b1      	b.n	8010a9e <__sflush_r+0x1a>
 8010b3a:	89a3      	ldrh	r3, [r4, #12]
 8010b3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010b40:	81a3      	strh	r3, [r4, #12]
 8010b42:	e7ad      	b.n	8010aa0 <__sflush_r+0x1c>
 8010b44:	690f      	ldr	r7, [r1, #16]
 8010b46:	2f00      	cmp	r7, #0
 8010b48:	d0a9      	beq.n	8010a9e <__sflush_r+0x1a>
 8010b4a:	0793      	lsls	r3, r2, #30
 8010b4c:	680e      	ldr	r6, [r1, #0]
 8010b4e:	bf08      	it	eq
 8010b50:	694b      	ldreq	r3, [r1, #20]
 8010b52:	600f      	str	r7, [r1, #0]
 8010b54:	bf18      	it	ne
 8010b56:	2300      	movne	r3, #0
 8010b58:	eba6 0807 	sub.w	r8, r6, r7
 8010b5c:	608b      	str	r3, [r1, #8]
 8010b5e:	f1b8 0f00 	cmp.w	r8, #0
 8010b62:	dd9c      	ble.n	8010a9e <__sflush_r+0x1a>
 8010b64:	6a21      	ldr	r1, [r4, #32]
 8010b66:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010b68:	4643      	mov	r3, r8
 8010b6a:	463a      	mov	r2, r7
 8010b6c:	4628      	mov	r0, r5
 8010b6e:	47b0      	blx	r6
 8010b70:	2800      	cmp	r0, #0
 8010b72:	dc06      	bgt.n	8010b82 <__sflush_r+0xfe>
 8010b74:	89a3      	ldrh	r3, [r4, #12]
 8010b76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010b7a:	81a3      	strh	r3, [r4, #12]
 8010b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8010b80:	e78e      	b.n	8010aa0 <__sflush_r+0x1c>
 8010b82:	4407      	add	r7, r0
 8010b84:	eba8 0800 	sub.w	r8, r8, r0
 8010b88:	e7e9      	b.n	8010b5e <__sflush_r+0xda>
 8010b8a:	bf00      	nop
 8010b8c:	dfbffffe 	.word	0xdfbffffe

08010b90 <_fflush_r>:
 8010b90:	b538      	push	{r3, r4, r5, lr}
 8010b92:	690b      	ldr	r3, [r1, #16]
 8010b94:	4605      	mov	r5, r0
 8010b96:	460c      	mov	r4, r1
 8010b98:	b913      	cbnz	r3, 8010ba0 <_fflush_r+0x10>
 8010b9a:	2500      	movs	r5, #0
 8010b9c:	4628      	mov	r0, r5
 8010b9e:	bd38      	pop	{r3, r4, r5, pc}
 8010ba0:	b118      	cbz	r0, 8010baa <_fflush_r+0x1a>
 8010ba2:	6a03      	ldr	r3, [r0, #32]
 8010ba4:	b90b      	cbnz	r3, 8010baa <_fflush_r+0x1a>
 8010ba6:	f7fe fb19 	bl	800f1dc <__sinit>
 8010baa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010bae:	2b00      	cmp	r3, #0
 8010bb0:	d0f3      	beq.n	8010b9a <_fflush_r+0xa>
 8010bb2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010bb4:	07d0      	lsls	r0, r2, #31
 8010bb6:	d404      	bmi.n	8010bc2 <_fflush_r+0x32>
 8010bb8:	0599      	lsls	r1, r3, #22
 8010bba:	d402      	bmi.n	8010bc2 <_fflush_r+0x32>
 8010bbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010bbe:	f7fe fc59 	bl	800f474 <__retarget_lock_acquire_recursive>
 8010bc2:	4628      	mov	r0, r5
 8010bc4:	4621      	mov	r1, r4
 8010bc6:	f7ff ff5d 	bl	8010a84 <__sflush_r>
 8010bca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010bcc:	07da      	lsls	r2, r3, #31
 8010bce:	4605      	mov	r5, r0
 8010bd0:	d4e4      	bmi.n	8010b9c <_fflush_r+0xc>
 8010bd2:	89a3      	ldrh	r3, [r4, #12]
 8010bd4:	059b      	lsls	r3, r3, #22
 8010bd6:	d4e1      	bmi.n	8010b9c <_fflush_r+0xc>
 8010bd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010bda:	f7fe fc4c 	bl	800f476 <__retarget_lock_release_recursive>
 8010bde:	e7dd      	b.n	8010b9c <_fflush_r+0xc>

08010be0 <_sbrk_r>:
 8010be0:	b538      	push	{r3, r4, r5, lr}
 8010be2:	4d06      	ldr	r5, [pc, #24]	; (8010bfc <_sbrk_r+0x1c>)
 8010be4:	2300      	movs	r3, #0
 8010be6:	4604      	mov	r4, r0
 8010be8:	4608      	mov	r0, r1
 8010bea:	602b      	str	r3, [r5, #0]
 8010bec:	f7f4 fb2a 	bl	8005244 <_sbrk>
 8010bf0:	1c43      	adds	r3, r0, #1
 8010bf2:	d102      	bne.n	8010bfa <_sbrk_r+0x1a>
 8010bf4:	682b      	ldr	r3, [r5, #0]
 8010bf6:	b103      	cbz	r3, 8010bfa <_sbrk_r+0x1a>
 8010bf8:	6023      	str	r3, [r4, #0]
 8010bfa:	bd38      	pop	{r3, r4, r5, pc}
 8010bfc:	200096bc 	.word	0x200096bc

08010c00 <__assert_func>:
 8010c00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010c02:	4614      	mov	r4, r2
 8010c04:	461a      	mov	r2, r3
 8010c06:	4b09      	ldr	r3, [pc, #36]	; (8010c2c <__assert_func+0x2c>)
 8010c08:	681b      	ldr	r3, [r3, #0]
 8010c0a:	4605      	mov	r5, r0
 8010c0c:	68d8      	ldr	r0, [r3, #12]
 8010c0e:	b14c      	cbz	r4, 8010c24 <__assert_func+0x24>
 8010c10:	4b07      	ldr	r3, [pc, #28]	; (8010c30 <__assert_func+0x30>)
 8010c12:	9100      	str	r1, [sp, #0]
 8010c14:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010c18:	4906      	ldr	r1, [pc, #24]	; (8010c34 <__assert_func+0x34>)
 8010c1a:	462b      	mov	r3, r5
 8010c1c:	f000 f844 	bl	8010ca8 <fiprintf>
 8010c20:	f000 f854 	bl	8010ccc <abort>
 8010c24:	4b04      	ldr	r3, [pc, #16]	; (8010c38 <__assert_func+0x38>)
 8010c26:	461c      	mov	r4, r3
 8010c28:	e7f3      	b.n	8010c12 <__assert_func+0x12>
 8010c2a:	bf00      	nop
 8010c2c:	20000070 	.word	0x20000070
 8010c30:	08011b8e 	.word	0x08011b8e
 8010c34:	08011b9b 	.word	0x08011b9b
 8010c38:	08011bc9 	.word	0x08011bc9

08010c3c <_calloc_r>:
 8010c3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010c3e:	fba1 2402 	umull	r2, r4, r1, r2
 8010c42:	b94c      	cbnz	r4, 8010c58 <_calloc_r+0x1c>
 8010c44:	4611      	mov	r1, r2
 8010c46:	9201      	str	r2, [sp, #4]
 8010c48:	f7ff fb14 	bl	8010274 <_malloc_r>
 8010c4c:	9a01      	ldr	r2, [sp, #4]
 8010c4e:	4605      	mov	r5, r0
 8010c50:	b930      	cbnz	r0, 8010c60 <_calloc_r+0x24>
 8010c52:	4628      	mov	r0, r5
 8010c54:	b003      	add	sp, #12
 8010c56:	bd30      	pop	{r4, r5, pc}
 8010c58:	220c      	movs	r2, #12
 8010c5a:	6002      	str	r2, [r0, #0]
 8010c5c:	2500      	movs	r5, #0
 8010c5e:	e7f8      	b.n	8010c52 <_calloc_r+0x16>
 8010c60:	4621      	mov	r1, r4
 8010c62:	f7fe fb34 	bl	800f2ce <memset>
 8010c66:	e7f4      	b.n	8010c52 <_calloc_r+0x16>

08010c68 <__ascii_mbtowc>:
 8010c68:	b082      	sub	sp, #8
 8010c6a:	b901      	cbnz	r1, 8010c6e <__ascii_mbtowc+0x6>
 8010c6c:	a901      	add	r1, sp, #4
 8010c6e:	b142      	cbz	r2, 8010c82 <__ascii_mbtowc+0x1a>
 8010c70:	b14b      	cbz	r3, 8010c86 <__ascii_mbtowc+0x1e>
 8010c72:	7813      	ldrb	r3, [r2, #0]
 8010c74:	600b      	str	r3, [r1, #0]
 8010c76:	7812      	ldrb	r2, [r2, #0]
 8010c78:	1e10      	subs	r0, r2, #0
 8010c7a:	bf18      	it	ne
 8010c7c:	2001      	movne	r0, #1
 8010c7e:	b002      	add	sp, #8
 8010c80:	4770      	bx	lr
 8010c82:	4610      	mov	r0, r2
 8010c84:	e7fb      	b.n	8010c7e <__ascii_mbtowc+0x16>
 8010c86:	f06f 0001 	mvn.w	r0, #1
 8010c8a:	e7f8      	b.n	8010c7e <__ascii_mbtowc+0x16>

08010c8c <__ascii_wctomb>:
 8010c8c:	b149      	cbz	r1, 8010ca2 <__ascii_wctomb+0x16>
 8010c8e:	2aff      	cmp	r2, #255	; 0xff
 8010c90:	bf85      	ittet	hi
 8010c92:	238a      	movhi	r3, #138	; 0x8a
 8010c94:	6003      	strhi	r3, [r0, #0]
 8010c96:	700a      	strbls	r2, [r1, #0]
 8010c98:	f04f 30ff 	movhi.w	r0, #4294967295
 8010c9c:	bf98      	it	ls
 8010c9e:	2001      	movls	r0, #1
 8010ca0:	4770      	bx	lr
 8010ca2:	4608      	mov	r0, r1
 8010ca4:	4770      	bx	lr
	...

08010ca8 <fiprintf>:
 8010ca8:	b40e      	push	{r1, r2, r3}
 8010caa:	b503      	push	{r0, r1, lr}
 8010cac:	4601      	mov	r1, r0
 8010cae:	ab03      	add	r3, sp, #12
 8010cb0:	4805      	ldr	r0, [pc, #20]	; (8010cc8 <fiprintf+0x20>)
 8010cb2:	f853 2b04 	ldr.w	r2, [r3], #4
 8010cb6:	6800      	ldr	r0, [r0, #0]
 8010cb8:	9301      	str	r3, [sp, #4]
 8010cba:	f000 f837 	bl	8010d2c <_vfiprintf_r>
 8010cbe:	b002      	add	sp, #8
 8010cc0:	f85d eb04 	ldr.w	lr, [sp], #4
 8010cc4:	b003      	add	sp, #12
 8010cc6:	4770      	bx	lr
 8010cc8:	20000070 	.word	0x20000070

08010ccc <abort>:
 8010ccc:	b508      	push	{r3, lr}
 8010cce:	2006      	movs	r0, #6
 8010cd0:	f000 fa04 	bl	80110dc <raise>
 8010cd4:	2001      	movs	r0, #1
 8010cd6:	f7f4 fa3d 	bl	8005154 <_exit>

08010cda <__sfputc_r>:
 8010cda:	6893      	ldr	r3, [r2, #8]
 8010cdc:	3b01      	subs	r3, #1
 8010cde:	2b00      	cmp	r3, #0
 8010ce0:	b410      	push	{r4}
 8010ce2:	6093      	str	r3, [r2, #8]
 8010ce4:	da08      	bge.n	8010cf8 <__sfputc_r+0x1e>
 8010ce6:	6994      	ldr	r4, [r2, #24]
 8010ce8:	42a3      	cmp	r3, r4
 8010cea:	db01      	blt.n	8010cf0 <__sfputc_r+0x16>
 8010cec:	290a      	cmp	r1, #10
 8010cee:	d103      	bne.n	8010cf8 <__sfputc_r+0x1e>
 8010cf0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010cf4:	f000 b934 	b.w	8010f60 <__swbuf_r>
 8010cf8:	6813      	ldr	r3, [r2, #0]
 8010cfa:	1c58      	adds	r0, r3, #1
 8010cfc:	6010      	str	r0, [r2, #0]
 8010cfe:	7019      	strb	r1, [r3, #0]
 8010d00:	4608      	mov	r0, r1
 8010d02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010d06:	4770      	bx	lr

08010d08 <__sfputs_r>:
 8010d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d0a:	4606      	mov	r6, r0
 8010d0c:	460f      	mov	r7, r1
 8010d0e:	4614      	mov	r4, r2
 8010d10:	18d5      	adds	r5, r2, r3
 8010d12:	42ac      	cmp	r4, r5
 8010d14:	d101      	bne.n	8010d1a <__sfputs_r+0x12>
 8010d16:	2000      	movs	r0, #0
 8010d18:	e007      	b.n	8010d2a <__sfputs_r+0x22>
 8010d1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010d1e:	463a      	mov	r2, r7
 8010d20:	4630      	mov	r0, r6
 8010d22:	f7ff ffda 	bl	8010cda <__sfputc_r>
 8010d26:	1c43      	adds	r3, r0, #1
 8010d28:	d1f3      	bne.n	8010d12 <__sfputs_r+0xa>
 8010d2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010d2c <_vfiprintf_r>:
 8010d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d30:	460d      	mov	r5, r1
 8010d32:	b09d      	sub	sp, #116	; 0x74
 8010d34:	4614      	mov	r4, r2
 8010d36:	4698      	mov	r8, r3
 8010d38:	4606      	mov	r6, r0
 8010d3a:	b118      	cbz	r0, 8010d44 <_vfiprintf_r+0x18>
 8010d3c:	6a03      	ldr	r3, [r0, #32]
 8010d3e:	b90b      	cbnz	r3, 8010d44 <_vfiprintf_r+0x18>
 8010d40:	f7fe fa4c 	bl	800f1dc <__sinit>
 8010d44:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010d46:	07d9      	lsls	r1, r3, #31
 8010d48:	d405      	bmi.n	8010d56 <_vfiprintf_r+0x2a>
 8010d4a:	89ab      	ldrh	r3, [r5, #12]
 8010d4c:	059a      	lsls	r2, r3, #22
 8010d4e:	d402      	bmi.n	8010d56 <_vfiprintf_r+0x2a>
 8010d50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010d52:	f7fe fb8f 	bl	800f474 <__retarget_lock_acquire_recursive>
 8010d56:	89ab      	ldrh	r3, [r5, #12]
 8010d58:	071b      	lsls	r3, r3, #28
 8010d5a:	d501      	bpl.n	8010d60 <_vfiprintf_r+0x34>
 8010d5c:	692b      	ldr	r3, [r5, #16]
 8010d5e:	b99b      	cbnz	r3, 8010d88 <_vfiprintf_r+0x5c>
 8010d60:	4629      	mov	r1, r5
 8010d62:	4630      	mov	r0, r6
 8010d64:	f000 f93a 	bl	8010fdc <__swsetup_r>
 8010d68:	b170      	cbz	r0, 8010d88 <_vfiprintf_r+0x5c>
 8010d6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010d6c:	07dc      	lsls	r4, r3, #31
 8010d6e:	d504      	bpl.n	8010d7a <_vfiprintf_r+0x4e>
 8010d70:	f04f 30ff 	mov.w	r0, #4294967295
 8010d74:	b01d      	add	sp, #116	; 0x74
 8010d76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d7a:	89ab      	ldrh	r3, [r5, #12]
 8010d7c:	0598      	lsls	r0, r3, #22
 8010d7e:	d4f7      	bmi.n	8010d70 <_vfiprintf_r+0x44>
 8010d80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010d82:	f7fe fb78 	bl	800f476 <__retarget_lock_release_recursive>
 8010d86:	e7f3      	b.n	8010d70 <_vfiprintf_r+0x44>
 8010d88:	2300      	movs	r3, #0
 8010d8a:	9309      	str	r3, [sp, #36]	; 0x24
 8010d8c:	2320      	movs	r3, #32
 8010d8e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010d92:	f8cd 800c 	str.w	r8, [sp, #12]
 8010d96:	2330      	movs	r3, #48	; 0x30
 8010d98:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8010f4c <_vfiprintf_r+0x220>
 8010d9c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010da0:	f04f 0901 	mov.w	r9, #1
 8010da4:	4623      	mov	r3, r4
 8010da6:	469a      	mov	sl, r3
 8010da8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010dac:	b10a      	cbz	r2, 8010db2 <_vfiprintf_r+0x86>
 8010dae:	2a25      	cmp	r2, #37	; 0x25
 8010db0:	d1f9      	bne.n	8010da6 <_vfiprintf_r+0x7a>
 8010db2:	ebba 0b04 	subs.w	fp, sl, r4
 8010db6:	d00b      	beq.n	8010dd0 <_vfiprintf_r+0xa4>
 8010db8:	465b      	mov	r3, fp
 8010dba:	4622      	mov	r2, r4
 8010dbc:	4629      	mov	r1, r5
 8010dbe:	4630      	mov	r0, r6
 8010dc0:	f7ff ffa2 	bl	8010d08 <__sfputs_r>
 8010dc4:	3001      	adds	r0, #1
 8010dc6:	f000 80a9 	beq.w	8010f1c <_vfiprintf_r+0x1f0>
 8010dca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010dcc:	445a      	add	r2, fp
 8010dce:	9209      	str	r2, [sp, #36]	; 0x24
 8010dd0:	f89a 3000 	ldrb.w	r3, [sl]
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	f000 80a1 	beq.w	8010f1c <_vfiprintf_r+0x1f0>
 8010dda:	2300      	movs	r3, #0
 8010ddc:	f04f 32ff 	mov.w	r2, #4294967295
 8010de0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010de4:	f10a 0a01 	add.w	sl, sl, #1
 8010de8:	9304      	str	r3, [sp, #16]
 8010dea:	9307      	str	r3, [sp, #28]
 8010dec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010df0:	931a      	str	r3, [sp, #104]	; 0x68
 8010df2:	4654      	mov	r4, sl
 8010df4:	2205      	movs	r2, #5
 8010df6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010dfa:	4854      	ldr	r0, [pc, #336]	; (8010f4c <_vfiprintf_r+0x220>)
 8010dfc:	f7ef f9f0 	bl	80001e0 <memchr>
 8010e00:	9a04      	ldr	r2, [sp, #16]
 8010e02:	b9d8      	cbnz	r0, 8010e3c <_vfiprintf_r+0x110>
 8010e04:	06d1      	lsls	r1, r2, #27
 8010e06:	bf44      	itt	mi
 8010e08:	2320      	movmi	r3, #32
 8010e0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010e0e:	0713      	lsls	r3, r2, #28
 8010e10:	bf44      	itt	mi
 8010e12:	232b      	movmi	r3, #43	; 0x2b
 8010e14:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010e18:	f89a 3000 	ldrb.w	r3, [sl]
 8010e1c:	2b2a      	cmp	r3, #42	; 0x2a
 8010e1e:	d015      	beq.n	8010e4c <_vfiprintf_r+0x120>
 8010e20:	9a07      	ldr	r2, [sp, #28]
 8010e22:	4654      	mov	r4, sl
 8010e24:	2000      	movs	r0, #0
 8010e26:	f04f 0c0a 	mov.w	ip, #10
 8010e2a:	4621      	mov	r1, r4
 8010e2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010e30:	3b30      	subs	r3, #48	; 0x30
 8010e32:	2b09      	cmp	r3, #9
 8010e34:	d94d      	bls.n	8010ed2 <_vfiprintf_r+0x1a6>
 8010e36:	b1b0      	cbz	r0, 8010e66 <_vfiprintf_r+0x13a>
 8010e38:	9207      	str	r2, [sp, #28]
 8010e3a:	e014      	b.n	8010e66 <_vfiprintf_r+0x13a>
 8010e3c:	eba0 0308 	sub.w	r3, r0, r8
 8010e40:	fa09 f303 	lsl.w	r3, r9, r3
 8010e44:	4313      	orrs	r3, r2
 8010e46:	9304      	str	r3, [sp, #16]
 8010e48:	46a2      	mov	sl, r4
 8010e4a:	e7d2      	b.n	8010df2 <_vfiprintf_r+0xc6>
 8010e4c:	9b03      	ldr	r3, [sp, #12]
 8010e4e:	1d19      	adds	r1, r3, #4
 8010e50:	681b      	ldr	r3, [r3, #0]
 8010e52:	9103      	str	r1, [sp, #12]
 8010e54:	2b00      	cmp	r3, #0
 8010e56:	bfbb      	ittet	lt
 8010e58:	425b      	neglt	r3, r3
 8010e5a:	f042 0202 	orrlt.w	r2, r2, #2
 8010e5e:	9307      	strge	r3, [sp, #28]
 8010e60:	9307      	strlt	r3, [sp, #28]
 8010e62:	bfb8      	it	lt
 8010e64:	9204      	strlt	r2, [sp, #16]
 8010e66:	7823      	ldrb	r3, [r4, #0]
 8010e68:	2b2e      	cmp	r3, #46	; 0x2e
 8010e6a:	d10c      	bne.n	8010e86 <_vfiprintf_r+0x15a>
 8010e6c:	7863      	ldrb	r3, [r4, #1]
 8010e6e:	2b2a      	cmp	r3, #42	; 0x2a
 8010e70:	d134      	bne.n	8010edc <_vfiprintf_r+0x1b0>
 8010e72:	9b03      	ldr	r3, [sp, #12]
 8010e74:	1d1a      	adds	r2, r3, #4
 8010e76:	681b      	ldr	r3, [r3, #0]
 8010e78:	9203      	str	r2, [sp, #12]
 8010e7a:	2b00      	cmp	r3, #0
 8010e7c:	bfb8      	it	lt
 8010e7e:	f04f 33ff 	movlt.w	r3, #4294967295
 8010e82:	3402      	adds	r4, #2
 8010e84:	9305      	str	r3, [sp, #20]
 8010e86:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8010f5c <_vfiprintf_r+0x230>
 8010e8a:	7821      	ldrb	r1, [r4, #0]
 8010e8c:	2203      	movs	r2, #3
 8010e8e:	4650      	mov	r0, sl
 8010e90:	f7ef f9a6 	bl	80001e0 <memchr>
 8010e94:	b138      	cbz	r0, 8010ea6 <_vfiprintf_r+0x17a>
 8010e96:	9b04      	ldr	r3, [sp, #16]
 8010e98:	eba0 000a 	sub.w	r0, r0, sl
 8010e9c:	2240      	movs	r2, #64	; 0x40
 8010e9e:	4082      	lsls	r2, r0
 8010ea0:	4313      	orrs	r3, r2
 8010ea2:	3401      	adds	r4, #1
 8010ea4:	9304      	str	r3, [sp, #16]
 8010ea6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010eaa:	4829      	ldr	r0, [pc, #164]	; (8010f50 <_vfiprintf_r+0x224>)
 8010eac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010eb0:	2206      	movs	r2, #6
 8010eb2:	f7ef f995 	bl	80001e0 <memchr>
 8010eb6:	2800      	cmp	r0, #0
 8010eb8:	d03f      	beq.n	8010f3a <_vfiprintf_r+0x20e>
 8010eba:	4b26      	ldr	r3, [pc, #152]	; (8010f54 <_vfiprintf_r+0x228>)
 8010ebc:	bb1b      	cbnz	r3, 8010f06 <_vfiprintf_r+0x1da>
 8010ebe:	9b03      	ldr	r3, [sp, #12]
 8010ec0:	3307      	adds	r3, #7
 8010ec2:	f023 0307 	bic.w	r3, r3, #7
 8010ec6:	3308      	adds	r3, #8
 8010ec8:	9303      	str	r3, [sp, #12]
 8010eca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010ecc:	443b      	add	r3, r7
 8010ece:	9309      	str	r3, [sp, #36]	; 0x24
 8010ed0:	e768      	b.n	8010da4 <_vfiprintf_r+0x78>
 8010ed2:	fb0c 3202 	mla	r2, ip, r2, r3
 8010ed6:	460c      	mov	r4, r1
 8010ed8:	2001      	movs	r0, #1
 8010eda:	e7a6      	b.n	8010e2a <_vfiprintf_r+0xfe>
 8010edc:	2300      	movs	r3, #0
 8010ede:	3401      	adds	r4, #1
 8010ee0:	9305      	str	r3, [sp, #20]
 8010ee2:	4619      	mov	r1, r3
 8010ee4:	f04f 0c0a 	mov.w	ip, #10
 8010ee8:	4620      	mov	r0, r4
 8010eea:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010eee:	3a30      	subs	r2, #48	; 0x30
 8010ef0:	2a09      	cmp	r2, #9
 8010ef2:	d903      	bls.n	8010efc <_vfiprintf_r+0x1d0>
 8010ef4:	2b00      	cmp	r3, #0
 8010ef6:	d0c6      	beq.n	8010e86 <_vfiprintf_r+0x15a>
 8010ef8:	9105      	str	r1, [sp, #20]
 8010efa:	e7c4      	b.n	8010e86 <_vfiprintf_r+0x15a>
 8010efc:	fb0c 2101 	mla	r1, ip, r1, r2
 8010f00:	4604      	mov	r4, r0
 8010f02:	2301      	movs	r3, #1
 8010f04:	e7f0      	b.n	8010ee8 <_vfiprintf_r+0x1bc>
 8010f06:	ab03      	add	r3, sp, #12
 8010f08:	9300      	str	r3, [sp, #0]
 8010f0a:	462a      	mov	r2, r5
 8010f0c:	4b12      	ldr	r3, [pc, #72]	; (8010f58 <_vfiprintf_r+0x22c>)
 8010f0e:	a904      	add	r1, sp, #16
 8010f10:	4630      	mov	r0, r6
 8010f12:	f7fd fd23 	bl	800e95c <_printf_float>
 8010f16:	4607      	mov	r7, r0
 8010f18:	1c78      	adds	r0, r7, #1
 8010f1a:	d1d6      	bne.n	8010eca <_vfiprintf_r+0x19e>
 8010f1c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010f1e:	07d9      	lsls	r1, r3, #31
 8010f20:	d405      	bmi.n	8010f2e <_vfiprintf_r+0x202>
 8010f22:	89ab      	ldrh	r3, [r5, #12]
 8010f24:	059a      	lsls	r2, r3, #22
 8010f26:	d402      	bmi.n	8010f2e <_vfiprintf_r+0x202>
 8010f28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010f2a:	f7fe faa4 	bl	800f476 <__retarget_lock_release_recursive>
 8010f2e:	89ab      	ldrh	r3, [r5, #12]
 8010f30:	065b      	lsls	r3, r3, #25
 8010f32:	f53f af1d 	bmi.w	8010d70 <_vfiprintf_r+0x44>
 8010f36:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010f38:	e71c      	b.n	8010d74 <_vfiprintf_r+0x48>
 8010f3a:	ab03      	add	r3, sp, #12
 8010f3c:	9300      	str	r3, [sp, #0]
 8010f3e:	462a      	mov	r2, r5
 8010f40:	4b05      	ldr	r3, [pc, #20]	; (8010f58 <_vfiprintf_r+0x22c>)
 8010f42:	a904      	add	r1, sp, #16
 8010f44:	4630      	mov	r0, r6
 8010f46:	f7fd ffad 	bl	800eea4 <_printf_i>
 8010f4a:	e7e4      	b.n	8010f16 <_vfiprintf_r+0x1ea>
 8010f4c:	08011ccb 	.word	0x08011ccb
 8010f50:	08011cd5 	.word	0x08011cd5
 8010f54:	0800e95d 	.word	0x0800e95d
 8010f58:	08010d09 	.word	0x08010d09
 8010f5c:	08011cd1 	.word	0x08011cd1

08010f60 <__swbuf_r>:
 8010f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f62:	460e      	mov	r6, r1
 8010f64:	4614      	mov	r4, r2
 8010f66:	4605      	mov	r5, r0
 8010f68:	b118      	cbz	r0, 8010f72 <__swbuf_r+0x12>
 8010f6a:	6a03      	ldr	r3, [r0, #32]
 8010f6c:	b90b      	cbnz	r3, 8010f72 <__swbuf_r+0x12>
 8010f6e:	f7fe f935 	bl	800f1dc <__sinit>
 8010f72:	69a3      	ldr	r3, [r4, #24]
 8010f74:	60a3      	str	r3, [r4, #8]
 8010f76:	89a3      	ldrh	r3, [r4, #12]
 8010f78:	071a      	lsls	r2, r3, #28
 8010f7a:	d525      	bpl.n	8010fc8 <__swbuf_r+0x68>
 8010f7c:	6923      	ldr	r3, [r4, #16]
 8010f7e:	b31b      	cbz	r3, 8010fc8 <__swbuf_r+0x68>
 8010f80:	6823      	ldr	r3, [r4, #0]
 8010f82:	6922      	ldr	r2, [r4, #16]
 8010f84:	1a98      	subs	r0, r3, r2
 8010f86:	6963      	ldr	r3, [r4, #20]
 8010f88:	b2f6      	uxtb	r6, r6
 8010f8a:	4283      	cmp	r3, r0
 8010f8c:	4637      	mov	r7, r6
 8010f8e:	dc04      	bgt.n	8010f9a <__swbuf_r+0x3a>
 8010f90:	4621      	mov	r1, r4
 8010f92:	4628      	mov	r0, r5
 8010f94:	f7ff fdfc 	bl	8010b90 <_fflush_r>
 8010f98:	b9e0      	cbnz	r0, 8010fd4 <__swbuf_r+0x74>
 8010f9a:	68a3      	ldr	r3, [r4, #8]
 8010f9c:	3b01      	subs	r3, #1
 8010f9e:	60a3      	str	r3, [r4, #8]
 8010fa0:	6823      	ldr	r3, [r4, #0]
 8010fa2:	1c5a      	adds	r2, r3, #1
 8010fa4:	6022      	str	r2, [r4, #0]
 8010fa6:	701e      	strb	r6, [r3, #0]
 8010fa8:	6962      	ldr	r2, [r4, #20]
 8010faa:	1c43      	adds	r3, r0, #1
 8010fac:	429a      	cmp	r2, r3
 8010fae:	d004      	beq.n	8010fba <__swbuf_r+0x5a>
 8010fb0:	89a3      	ldrh	r3, [r4, #12]
 8010fb2:	07db      	lsls	r3, r3, #31
 8010fb4:	d506      	bpl.n	8010fc4 <__swbuf_r+0x64>
 8010fb6:	2e0a      	cmp	r6, #10
 8010fb8:	d104      	bne.n	8010fc4 <__swbuf_r+0x64>
 8010fba:	4621      	mov	r1, r4
 8010fbc:	4628      	mov	r0, r5
 8010fbe:	f7ff fde7 	bl	8010b90 <_fflush_r>
 8010fc2:	b938      	cbnz	r0, 8010fd4 <__swbuf_r+0x74>
 8010fc4:	4638      	mov	r0, r7
 8010fc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010fc8:	4621      	mov	r1, r4
 8010fca:	4628      	mov	r0, r5
 8010fcc:	f000 f806 	bl	8010fdc <__swsetup_r>
 8010fd0:	2800      	cmp	r0, #0
 8010fd2:	d0d5      	beq.n	8010f80 <__swbuf_r+0x20>
 8010fd4:	f04f 37ff 	mov.w	r7, #4294967295
 8010fd8:	e7f4      	b.n	8010fc4 <__swbuf_r+0x64>
	...

08010fdc <__swsetup_r>:
 8010fdc:	b538      	push	{r3, r4, r5, lr}
 8010fde:	4b2a      	ldr	r3, [pc, #168]	; (8011088 <__swsetup_r+0xac>)
 8010fe0:	4605      	mov	r5, r0
 8010fe2:	6818      	ldr	r0, [r3, #0]
 8010fe4:	460c      	mov	r4, r1
 8010fe6:	b118      	cbz	r0, 8010ff0 <__swsetup_r+0x14>
 8010fe8:	6a03      	ldr	r3, [r0, #32]
 8010fea:	b90b      	cbnz	r3, 8010ff0 <__swsetup_r+0x14>
 8010fec:	f7fe f8f6 	bl	800f1dc <__sinit>
 8010ff0:	89a3      	ldrh	r3, [r4, #12]
 8010ff2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010ff6:	0718      	lsls	r0, r3, #28
 8010ff8:	d422      	bmi.n	8011040 <__swsetup_r+0x64>
 8010ffa:	06d9      	lsls	r1, r3, #27
 8010ffc:	d407      	bmi.n	801100e <__swsetup_r+0x32>
 8010ffe:	2309      	movs	r3, #9
 8011000:	602b      	str	r3, [r5, #0]
 8011002:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011006:	81a3      	strh	r3, [r4, #12]
 8011008:	f04f 30ff 	mov.w	r0, #4294967295
 801100c:	e034      	b.n	8011078 <__swsetup_r+0x9c>
 801100e:	0758      	lsls	r0, r3, #29
 8011010:	d512      	bpl.n	8011038 <__swsetup_r+0x5c>
 8011012:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011014:	b141      	cbz	r1, 8011028 <__swsetup_r+0x4c>
 8011016:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801101a:	4299      	cmp	r1, r3
 801101c:	d002      	beq.n	8011024 <__swsetup_r+0x48>
 801101e:	4628      	mov	r0, r5
 8011020:	f7ff f8b4 	bl	801018c <_free_r>
 8011024:	2300      	movs	r3, #0
 8011026:	6363      	str	r3, [r4, #52]	; 0x34
 8011028:	89a3      	ldrh	r3, [r4, #12]
 801102a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801102e:	81a3      	strh	r3, [r4, #12]
 8011030:	2300      	movs	r3, #0
 8011032:	6063      	str	r3, [r4, #4]
 8011034:	6923      	ldr	r3, [r4, #16]
 8011036:	6023      	str	r3, [r4, #0]
 8011038:	89a3      	ldrh	r3, [r4, #12]
 801103a:	f043 0308 	orr.w	r3, r3, #8
 801103e:	81a3      	strh	r3, [r4, #12]
 8011040:	6923      	ldr	r3, [r4, #16]
 8011042:	b94b      	cbnz	r3, 8011058 <__swsetup_r+0x7c>
 8011044:	89a3      	ldrh	r3, [r4, #12]
 8011046:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801104a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801104e:	d003      	beq.n	8011058 <__swsetup_r+0x7c>
 8011050:	4621      	mov	r1, r4
 8011052:	4628      	mov	r0, r5
 8011054:	f000 f884 	bl	8011160 <__smakebuf_r>
 8011058:	89a0      	ldrh	r0, [r4, #12]
 801105a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801105e:	f010 0301 	ands.w	r3, r0, #1
 8011062:	d00a      	beq.n	801107a <__swsetup_r+0x9e>
 8011064:	2300      	movs	r3, #0
 8011066:	60a3      	str	r3, [r4, #8]
 8011068:	6963      	ldr	r3, [r4, #20]
 801106a:	425b      	negs	r3, r3
 801106c:	61a3      	str	r3, [r4, #24]
 801106e:	6923      	ldr	r3, [r4, #16]
 8011070:	b943      	cbnz	r3, 8011084 <__swsetup_r+0xa8>
 8011072:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8011076:	d1c4      	bne.n	8011002 <__swsetup_r+0x26>
 8011078:	bd38      	pop	{r3, r4, r5, pc}
 801107a:	0781      	lsls	r1, r0, #30
 801107c:	bf58      	it	pl
 801107e:	6963      	ldrpl	r3, [r4, #20]
 8011080:	60a3      	str	r3, [r4, #8]
 8011082:	e7f4      	b.n	801106e <__swsetup_r+0x92>
 8011084:	2000      	movs	r0, #0
 8011086:	e7f7      	b.n	8011078 <__swsetup_r+0x9c>
 8011088:	20000070 	.word	0x20000070

0801108c <_raise_r>:
 801108c:	291f      	cmp	r1, #31
 801108e:	b538      	push	{r3, r4, r5, lr}
 8011090:	4604      	mov	r4, r0
 8011092:	460d      	mov	r5, r1
 8011094:	d904      	bls.n	80110a0 <_raise_r+0x14>
 8011096:	2316      	movs	r3, #22
 8011098:	6003      	str	r3, [r0, #0]
 801109a:	f04f 30ff 	mov.w	r0, #4294967295
 801109e:	bd38      	pop	{r3, r4, r5, pc}
 80110a0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80110a2:	b112      	cbz	r2, 80110aa <_raise_r+0x1e>
 80110a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80110a8:	b94b      	cbnz	r3, 80110be <_raise_r+0x32>
 80110aa:	4620      	mov	r0, r4
 80110ac:	f000 f830 	bl	8011110 <_getpid_r>
 80110b0:	462a      	mov	r2, r5
 80110b2:	4601      	mov	r1, r0
 80110b4:	4620      	mov	r0, r4
 80110b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80110ba:	f000 b817 	b.w	80110ec <_kill_r>
 80110be:	2b01      	cmp	r3, #1
 80110c0:	d00a      	beq.n	80110d8 <_raise_r+0x4c>
 80110c2:	1c59      	adds	r1, r3, #1
 80110c4:	d103      	bne.n	80110ce <_raise_r+0x42>
 80110c6:	2316      	movs	r3, #22
 80110c8:	6003      	str	r3, [r0, #0]
 80110ca:	2001      	movs	r0, #1
 80110cc:	e7e7      	b.n	801109e <_raise_r+0x12>
 80110ce:	2400      	movs	r4, #0
 80110d0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80110d4:	4628      	mov	r0, r5
 80110d6:	4798      	blx	r3
 80110d8:	2000      	movs	r0, #0
 80110da:	e7e0      	b.n	801109e <_raise_r+0x12>

080110dc <raise>:
 80110dc:	4b02      	ldr	r3, [pc, #8]	; (80110e8 <raise+0xc>)
 80110de:	4601      	mov	r1, r0
 80110e0:	6818      	ldr	r0, [r3, #0]
 80110e2:	f7ff bfd3 	b.w	801108c <_raise_r>
 80110e6:	bf00      	nop
 80110e8:	20000070 	.word	0x20000070

080110ec <_kill_r>:
 80110ec:	b538      	push	{r3, r4, r5, lr}
 80110ee:	4d07      	ldr	r5, [pc, #28]	; (801110c <_kill_r+0x20>)
 80110f0:	2300      	movs	r3, #0
 80110f2:	4604      	mov	r4, r0
 80110f4:	4608      	mov	r0, r1
 80110f6:	4611      	mov	r1, r2
 80110f8:	602b      	str	r3, [r5, #0]
 80110fa:	f7f4 f81b 	bl	8005134 <_kill>
 80110fe:	1c43      	adds	r3, r0, #1
 8011100:	d102      	bne.n	8011108 <_kill_r+0x1c>
 8011102:	682b      	ldr	r3, [r5, #0]
 8011104:	b103      	cbz	r3, 8011108 <_kill_r+0x1c>
 8011106:	6023      	str	r3, [r4, #0]
 8011108:	bd38      	pop	{r3, r4, r5, pc}
 801110a:	bf00      	nop
 801110c:	200096bc 	.word	0x200096bc

08011110 <_getpid_r>:
 8011110:	f7f4 b808 	b.w	8005124 <_getpid>

08011114 <__swhatbuf_r>:
 8011114:	b570      	push	{r4, r5, r6, lr}
 8011116:	460c      	mov	r4, r1
 8011118:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801111c:	2900      	cmp	r1, #0
 801111e:	b096      	sub	sp, #88	; 0x58
 8011120:	4615      	mov	r5, r2
 8011122:	461e      	mov	r6, r3
 8011124:	da0d      	bge.n	8011142 <__swhatbuf_r+0x2e>
 8011126:	89a3      	ldrh	r3, [r4, #12]
 8011128:	f013 0f80 	tst.w	r3, #128	; 0x80
 801112c:	f04f 0100 	mov.w	r1, #0
 8011130:	bf0c      	ite	eq
 8011132:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8011136:	2340      	movne	r3, #64	; 0x40
 8011138:	2000      	movs	r0, #0
 801113a:	6031      	str	r1, [r6, #0]
 801113c:	602b      	str	r3, [r5, #0]
 801113e:	b016      	add	sp, #88	; 0x58
 8011140:	bd70      	pop	{r4, r5, r6, pc}
 8011142:	466a      	mov	r2, sp
 8011144:	f000 f848 	bl	80111d8 <_fstat_r>
 8011148:	2800      	cmp	r0, #0
 801114a:	dbec      	blt.n	8011126 <__swhatbuf_r+0x12>
 801114c:	9901      	ldr	r1, [sp, #4]
 801114e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8011152:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8011156:	4259      	negs	r1, r3
 8011158:	4159      	adcs	r1, r3
 801115a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801115e:	e7eb      	b.n	8011138 <__swhatbuf_r+0x24>

08011160 <__smakebuf_r>:
 8011160:	898b      	ldrh	r3, [r1, #12]
 8011162:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011164:	079d      	lsls	r5, r3, #30
 8011166:	4606      	mov	r6, r0
 8011168:	460c      	mov	r4, r1
 801116a:	d507      	bpl.n	801117c <__smakebuf_r+0x1c>
 801116c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011170:	6023      	str	r3, [r4, #0]
 8011172:	6123      	str	r3, [r4, #16]
 8011174:	2301      	movs	r3, #1
 8011176:	6163      	str	r3, [r4, #20]
 8011178:	b002      	add	sp, #8
 801117a:	bd70      	pop	{r4, r5, r6, pc}
 801117c:	ab01      	add	r3, sp, #4
 801117e:	466a      	mov	r2, sp
 8011180:	f7ff ffc8 	bl	8011114 <__swhatbuf_r>
 8011184:	9900      	ldr	r1, [sp, #0]
 8011186:	4605      	mov	r5, r0
 8011188:	4630      	mov	r0, r6
 801118a:	f7ff f873 	bl	8010274 <_malloc_r>
 801118e:	b948      	cbnz	r0, 80111a4 <__smakebuf_r+0x44>
 8011190:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011194:	059a      	lsls	r2, r3, #22
 8011196:	d4ef      	bmi.n	8011178 <__smakebuf_r+0x18>
 8011198:	f023 0303 	bic.w	r3, r3, #3
 801119c:	f043 0302 	orr.w	r3, r3, #2
 80111a0:	81a3      	strh	r3, [r4, #12]
 80111a2:	e7e3      	b.n	801116c <__smakebuf_r+0xc>
 80111a4:	89a3      	ldrh	r3, [r4, #12]
 80111a6:	6020      	str	r0, [r4, #0]
 80111a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80111ac:	81a3      	strh	r3, [r4, #12]
 80111ae:	9b00      	ldr	r3, [sp, #0]
 80111b0:	6163      	str	r3, [r4, #20]
 80111b2:	9b01      	ldr	r3, [sp, #4]
 80111b4:	6120      	str	r0, [r4, #16]
 80111b6:	b15b      	cbz	r3, 80111d0 <__smakebuf_r+0x70>
 80111b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80111bc:	4630      	mov	r0, r6
 80111be:	f000 f81d 	bl	80111fc <_isatty_r>
 80111c2:	b128      	cbz	r0, 80111d0 <__smakebuf_r+0x70>
 80111c4:	89a3      	ldrh	r3, [r4, #12]
 80111c6:	f023 0303 	bic.w	r3, r3, #3
 80111ca:	f043 0301 	orr.w	r3, r3, #1
 80111ce:	81a3      	strh	r3, [r4, #12]
 80111d0:	89a3      	ldrh	r3, [r4, #12]
 80111d2:	431d      	orrs	r5, r3
 80111d4:	81a5      	strh	r5, [r4, #12]
 80111d6:	e7cf      	b.n	8011178 <__smakebuf_r+0x18>

080111d8 <_fstat_r>:
 80111d8:	b538      	push	{r3, r4, r5, lr}
 80111da:	4d07      	ldr	r5, [pc, #28]	; (80111f8 <_fstat_r+0x20>)
 80111dc:	2300      	movs	r3, #0
 80111de:	4604      	mov	r4, r0
 80111e0:	4608      	mov	r0, r1
 80111e2:	4611      	mov	r1, r2
 80111e4:	602b      	str	r3, [r5, #0]
 80111e6:	f7f4 f804 	bl	80051f2 <_fstat>
 80111ea:	1c43      	adds	r3, r0, #1
 80111ec:	d102      	bne.n	80111f4 <_fstat_r+0x1c>
 80111ee:	682b      	ldr	r3, [r5, #0]
 80111f0:	b103      	cbz	r3, 80111f4 <_fstat_r+0x1c>
 80111f2:	6023      	str	r3, [r4, #0]
 80111f4:	bd38      	pop	{r3, r4, r5, pc}
 80111f6:	bf00      	nop
 80111f8:	200096bc 	.word	0x200096bc

080111fc <_isatty_r>:
 80111fc:	b538      	push	{r3, r4, r5, lr}
 80111fe:	4d06      	ldr	r5, [pc, #24]	; (8011218 <_isatty_r+0x1c>)
 8011200:	2300      	movs	r3, #0
 8011202:	4604      	mov	r4, r0
 8011204:	4608      	mov	r0, r1
 8011206:	602b      	str	r3, [r5, #0]
 8011208:	f7f4 f803 	bl	8005212 <_isatty>
 801120c:	1c43      	adds	r3, r0, #1
 801120e:	d102      	bne.n	8011216 <_isatty_r+0x1a>
 8011210:	682b      	ldr	r3, [r5, #0]
 8011212:	b103      	cbz	r3, 8011216 <_isatty_r+0x1a>
 8011214:	6023      	str	r3, [r4, #0]
 8011216:	bd38      	pop	{r3, r4, r5, pc}
 8011218:	200096bc 	.word	0x200096bc

0801121c <_init>:
 801121c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801121e:	bf00      	nop
 8011220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011222:	bc08      	pop	{r3}
 8011224:	469e      	mov	lr, r3
 8011226:	4770      	bx	lr

08011228 <_fini>:
 8011228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801122a:	bf00      	nop
 801122c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801122e:	bc08      	pop	{r3}
 8011230:	469e      	mov	lr, r3
 8011232:	4770      	bx	lr
