{"Source Block": ["hdl/library/util_dacfifo/util_dacfifo.v@105:115@HdlIdDef", "  wire    [ADDRESS_WIDTH:0]           dac_addr_diff_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dma_waddr_b2g_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dac_raddr_b2g_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dma_raddr_g2b_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dac_waddr_g2b_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dac_lastaddr_g2b_s;\n\n  // DMA / Write interface\n\n  // fifo is always ready, if it's not in bypass mode\n\n"], "Clone Blocks": [["hdl/library/util_dacfifo/util_dacfifo.v@101:111", "\n  wire                                dma_wren_s;\n  wire    [(DATA_WIDTH-1):0]          dac_data_s;\n  wire    [ADDRESS_WIDTH:0]           dma_addr_diff_s;\n  wire    [ADDRESS_WIDTH:0]           dac_addr_diff_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dma_waddr_b2g_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dac_raddr_b2g_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dma_raddr_g2b_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dac_waddr_g2b_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dac_lastaddr_g2b_s;\n\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@97:107", "  reg                                 dac_bypass = 1'b0;\n  reg                                 dac_bypass_m1 = 1'b0;\n\n  // internal wires\n\n  wire                                dma_wren_s;\n  wire    [(DATA_WIDTH-1):0]          dac_data_s;\n  wire    [ADDRESS_WIDTH:0]           dma_addr_diff_s;\n  wire    [ADDRESS_WIDTH:0]           dac_addr_diff_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dma_waddr_b2g_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dac_raddr_b2g_s;\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@104:114", "  wire    [ADDRESS_WIDTH:0]           dma_addr_diff_s;\n  wire    [ADDRESS_WIDTH:0]           dac_addr_diff_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dma_waddr_b2g_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dac_raddr_b2g_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dma_raddr_g2b_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dac_waddr_g2b_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dac_lastaddr_g2b_s;\n\n  // DMA / Write interface\n\n  // fifo is always ready, if it's not in bypass mode\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@103:113", "  wire    [(DATA_WIDTH-1):0]          dac_data_s;\n  wire    [ADDRESS_WIDTH:0]           dma_addr_diff_s;\n  wire    [ADDRESS_WIDTH:0]           dac_addr_diff_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dma_waddr_b2g_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dac_raddr_b2g_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dma_raddr_g2b_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dac_waddr_g2b_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dac_lastaddr_g2b_s;\n\n  // DMA / Write interface\n\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@99:109", "\n  // internal wires\n\n  wire                                dma_wren_s;\n  wire    [(DATA_WIDTH-1):0]          dac_data_s;\n  wire    [ADDRESS_WIDTH:0]           dma_addr_diff_s;\n  wire    [ADDRESS_WIDTH:0]           dac_addr_diff_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dma_waddr_b2g_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dac_raddr_b2g_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dma_raddr_g2b_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dac_waddr_g2b_s;\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@100:110", "  // internal wires\n\n  wire                                dma_wren_s;\n  wire    [(DATA_WIDTH-1):0]          dac_data_s;\n  wire    [ADDRESS_WIDTH:0]           dma_addr_diff_s;\n  wire    [ADDRESS_WIDTH:0]           dac_addr_diff_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dma_waddr_b2g_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dac_raddr_b2g_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dma_raddr_g2b_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dac_waddr_g2b_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dac_lastaddr_g2b_s;\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@102:112", "  wire                                dma_wren_s;\n  wire    [(DATA_WIDTH-1):0]          dac_data_s;\n  wire    [ADDRESS_WIDTH:0]           dma_addr_diff_s;\n  wire    [ADDRESS_WIDTH:0]           dac_addr_diff_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dma_waddr_b2g_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dac_raddr_b2g_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dma_raddr_g2b_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dac_waddr_g2b_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dac_lastaddr_g2b_s;\n\n  // DMA / Write interface\n"], ["hdl/library/util_dacfifo/util_dacfifo.v@98:108", "  reg                                 dac_bypass_m1 = 1'b0;\n\n  // internal wires\n\n  wire                                dma_wren_s;\n  wire    [(DATA_WIDTH-1):0]          dac_data_s;\n  wire    [ADDRESS_WIDTH:0]           dma_addr_diff_s;\n  wire    [ADDRESS_WIDTH:0]           dac_addr_diff_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dma_waddr_b2g_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dac_raddr_b2g_s;\n  wire    [(ADDRESS_WIDTH-1):0]       dma_raddr_g2b_s;\n"]], "Diff Content": {"Delete": [], "Add": [[110, "  wire                                dac_mem_ren_s;\n"]]}}