module wideexpr_00998(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed(s7);
  assign y1 = 3'sb101;
  assign y2 = (ctrl[5]?($unsigned((($signed((ctrl[4]?(s4)&((3'b001)<(s0)):s5)))>>>((~((ctrl[3]?+(2'sb11):$signed(2'sb01))))>=((ctrl[7]?{5'b11100,(ctrl[5]?6'sb010001:2'sb00),&(4'sb0010),(ctrl[2]?1'b1:s1)}:s4))))>({$signed((+((ctrl[3]?s2:5'b11010)))>>>(((s3)+(4'sb1000))+(4'sb1000))),(ctrl[1]?+(s4):!(2'sb10))})))+((u5)<($unsigned($signed(s1)))):(s4)^(s1));
  assign y3 = s0;
  assign y4 = ((ctrl[2]?3'sb011:$signed(+($signed($signed(2'b10))))))>>({$signed($signed(2'sb01)),(((6'sb001001)&((5'sb00010)-(5'sb00000)))+(s2))&(-(($signed(u0))-(s4)))});
  assign y5 = (3'b010)>>(5'b01101);
  assign y6 = (((ctrl[2]?$unsigned(2'sb01):{(ctrl[2]?(ctrl[4]?$signed(u7):-(+(4'b1001))):1'sb0),6'sb000010,u2}))-(!((ctrl[3]?{($signed(4'b1110))|((ctrl[6]?s0:1'sb0)),{4{5'sb00111}},((ctrl[6]?{4{u2}}:3'b011))-(3'b100)}:u2))))<=(~|((5'sb00001)<<<(s2)));
  assign y7 = $unsigned((($signed(s6))!=(4'sb1001))<<({-(1'b1)}));
endmodule
