
---------- Begin Simulation Statistics ----------
final_tick                               1366598542000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 897129                       # Simulator instruction rate (inst/s)
host_mem_usage                                 803572                       # Number of bytes of host memory used
host_op_rate                                  1707394                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1653.03                       # Real time elapsed on the host
host_tick_rate                               84608600                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1482977784                       # Number of instructions simulated
sim_ops                                    2822366342                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.139860                       # Number of seconds simulated
sim_ticks                                139860194000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   227                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       939942                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1881417                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           25                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      3781074                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     86200824                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     39490063                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     48888961                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses      9398898                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     100604892                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       6738510                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      2903684                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       400157591                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      256474863                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      3782805                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         74137432                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     59490090                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          447                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    134679460                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    382977782                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    726181725                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    259887282                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.794218                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     3.318111                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    121834542     46.88%     46.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     18034124      6.94%     53.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     16153663      6.22%     60.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     17979657      6.92%     66.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      5508070      2.12%     69.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      8202337      3.16%     72.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5856974      2.25%     74.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      6827825      2.63%     77.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     59490090     22.89%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    259887282                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts         49455015                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      4443722                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       689586746                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            95454534                       # Number of loads committed
system.switch_cpus_1.commit.membars               108                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      1664250      0.23%      0.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    541530113     74.57%     74.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       472761      0.07%     74.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      1551672      0.21%     75.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd      7703583      1.06%     76.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt           96      0.00%     76.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd           84      0.00%     76.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu      3545270      0.49%     76.63% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     76.63% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      1674334      0.23%     76.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc      4843197      0.67%     77.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     77.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     77.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift           42      0.00%     77.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     77.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     77.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     77.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd      3796402      0.52%     78.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt      8621543      1.19%     79.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       110643      0.02%     79.25% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.25% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult      1871674      0.26%     79.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     86152489     11.86%     91.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     51019903      7.03%     98.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead      9302045      1.28%     99.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite      2321624      0.32%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    726181725                       # Class of committed instruction
system.switch_cpus_1.commit.refs            148796061                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         382977782                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           726181725                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.730383                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.730383                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    122029144                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    928418266                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       21140474                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       115819622                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      3792319                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     16788840                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         105418504                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              385942                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          59070657                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              209625                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         100604892                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        67510824                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           268052654                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       134294                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          583                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            513115963                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         1804                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles        16831                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       7584638                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.359662                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      7706216                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     46228573                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.834389                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    279570407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.506205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.558899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      118756892     42.48%     42.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       14259494      5.10%     47.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        7883506      2.82%     50.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       12382242      4.43%     54.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       10539256      3.77%     58.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        8554378      3.06%     61.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        9552544      3.42%     65.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       10322875      3.69%     68.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       87319220     31.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    279570407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads        72455278                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes       45588470                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                149981                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      5104282                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       78952894                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.862740                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          165352902                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         59068205                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      43402542                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    114911400                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts       108974                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       161929                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     65821352                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    860964363                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    106284697                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      9300321                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    800766807                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       239299                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      1817726                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      3792319                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      2288526                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       221980                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     10591144                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        19731                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         8819                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads         1456                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     19456858                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     12479825                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         8819                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      4795023                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       309259                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       975587001                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           796788868                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.609024                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       594155954                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.848519                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            799369404                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1133152744                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     613776392                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.369145                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.369145                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      2633024      0.33%      0.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    601120583     74.21%     74.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       524972      0.06%     74.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      1583510      0.20%     74.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd      8515987      1.05%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          629      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd          134      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu      4055574      0.50%     76.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp          701      0.00%     76.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      2263908      0.28%     76.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc      5509861      0.68%     77.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     77.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     77.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift          129      0.00%     77.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     77.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     77.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd      3888410      0.48%     77.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt      8706462      1.07%     78.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       110662      0.01%     78.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult      1987929      0.25%     79.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     79.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     79.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     97519572     12.04%     91.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     57938572      7.15%     98.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     10798970      1.33%     99.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite      2907541      0.36%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    810067130                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses      56188467                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    111129910                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses     54280030                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes     69512833                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          23690730                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.029245                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      19320433     81.55%     81.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     81.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     81.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     81.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     81.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     81.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     81.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     81.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     81.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     81.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     81.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     81.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     81.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu        59778      0.25%     81.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp           16      0.00%     81.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt       263565      1.11%     82.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc        43658      0.18%     83.10% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     83.10% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     83.10% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     83.10% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     83.10% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     83.10% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     83.10% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd        15673      0.07%     83.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     83.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     83.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt       443181      1.87%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult          235      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     85.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1877218      7.92%     92.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      1177558      4.97%     97.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead       273359      1.15%     99.09% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       216056      0.91%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    774936369                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1816073849                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    742508838                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    926241497                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        860638184                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       810067130                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       326179                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    134782543                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      3808364                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       325732                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    192984125                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    279570407                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.897542                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.995089                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    121530888     43.47%     43.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     10430555      3.73%     47.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     13530075      4.84%     52.04% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     14702400      5.26%     57.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     18090111      6.47%     63.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     23873610      8.54%     72.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     27977716     10.01%     82.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     26605981      9.52%     91.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     22829071      8.17%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    279570407                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.895989                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          67513739                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                3085                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      4184302                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      2645330                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    114911400                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     65821352                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     333165944                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           54                       # number of misc regfile writes
system.switch_cpus_1.numCycles              279720388                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      65105753                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    841196249                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      8030240                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       28323432                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     24836967                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      2904718                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2229522912                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    905098200                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1027698346                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       124845939                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     19627053                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      3792319                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     57493006                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      186501983                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups     82589099                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1305813592                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         9951                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          500                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        50097183                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          502                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1061209458                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1741589667                       # The number of ROB writes
system.switch_cpus_1.timesIdled                  4659                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           60                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1492415                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       162624                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2983130                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         162626                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1003426                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       826589                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2006936                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         826589                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             816191                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       189005                       # Transaction distribution
system.membus.trans_dist::CleanEvict           750936                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125285                       # Transaction distribution
system.membus.trans_dist::ReadExResp           125285                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        816191                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      2822893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      2822893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2822893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     72350784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     72350784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                72350784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            941476                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  941476    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              941476                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2869988500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4984632500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1366598542000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1366598542000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1366598542000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1366598542000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1366598542000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1366598542000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1366598542000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1326644                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       507075                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       388288                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2428248                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1742                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1742                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           164057                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          164057                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        388302                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       938342                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1164875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3310681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4475556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     49700672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     88116352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              137817024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1832941                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14891072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3325367                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.048923                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.215711                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3162681     95.11%     95.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 162684      4.89%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3325367                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2154272000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1654474490                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         582458489                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1366598542000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       385812                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       101359                       # number of demand (read+write) hits
system.l2.demand_hits::total                   487171                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       385812                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       101359                       # number of overall hits
system.l2.overall_hits::total                  487171                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         2473                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1001040                       # number of demand (read+write) misses
system.l2.demand_misses::total                1003513                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         2473                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1001040                       # number of overall misses
system.l2.overall_misses::total               1003513                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    210042500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  86411226000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      86621268500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    210042500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  86411226000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     86621268500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       388285                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1102399                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1490684                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       388285                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1102399                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1490684                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.006369                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.908056                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.673190                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.006369                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.908056                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.673190                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 84934.290336                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 86321.451690                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86318.033249                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 84934.290336                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 86321.451690                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86318.033249                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              232640                       # number of writebacks
system.l2.writebacks::total                    232640                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst         2473                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1001040                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1003513                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         2473                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1001040                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1003513                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    197677500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  81406026000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  81603703500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    197677500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  81406026000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  81603703500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.006369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.908056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.673190                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.006369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.908056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.673190                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 79934.290336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 81321.451690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81318.033249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 79934.290336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 81321.451690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81318.033249                       # average overall mshr miss latency
system.l2.replacements                        1006338                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       274419                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           274419                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       274419                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       274419                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       388280                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           388280                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       388280                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       388280                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          497                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           497                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         1740                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1740                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         1742                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1742                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.001148                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.001148                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        34000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        34000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.001148                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.001148                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        17000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        23980                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 23980                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       140077                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              140077                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  12065859000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12065859000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       164057                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            164057                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.853831                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.853831                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 86137.331610                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86137.331610                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       140077                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         140077                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  11365474000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11365474000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.853831                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.853831                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 81137.331610                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81137.331610                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       385812                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             385812                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         2473                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2473                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    210042500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    210042500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       388285                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         388285                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.006369                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006369                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 84934.290336                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84934.290336                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2473                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2473                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    197677500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    197677500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.006369                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006369                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 79934.290336                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79934.290336                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data        77379                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             77379                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       860963                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          860963                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  74345367000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  74345367000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data       938342                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        938342                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.917536                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.917536                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 86351.407668                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86351.407668                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       860963                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       860963                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  70040552000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  70040552000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.917536                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.917536                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 81351.407668                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81351.407668                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1366598542000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     5102042                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1010434                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.049357                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      68.988386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.013905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        38.219215                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.224991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   139.316834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    32.714953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  3813.521715                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.016843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000736                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.009331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.034013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.007987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.931036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1389                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2551                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24871146                       # Number of tag accesses
system.l2.tags.data_accesses                 24871146                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                   2982602                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims           1006338                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                        2983101                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1366598542000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst          432                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data        61605                       # number of demand (read+write) hits
system.l3.demand_hits::total                    62037                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst          432                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data        61605                       # number of overall hits
system.l3.overall_hits::total                   62037                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst         2041                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       939435                       # number of demand (read+write) misses
system.l3.demand_misses::total                 941476                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst         2041                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       939435                       # number of overall misses
system.l3.overall_misses::total                941476                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst    178241500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  74749245000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      74927486500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst    178241500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  74749245000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     74927486500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst         2473                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1001040                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1003513                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst         2473                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1001040                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1003513                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.825313                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.938459                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.938180                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.825313                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.938459                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.938180                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 87330.475257                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 79568.299031                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 79585.126440                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 87330.475257                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 79568.299031                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 79585.126440                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              189005                       # number of writebacks
system.l3.writebacks::total                    189005                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst         2041                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       939435                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            941476                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst         2041                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       939435                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           941476                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst    157831500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  65354895000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  65512726500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst    157831500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  65354895000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  65512726500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.825313                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.938459                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.938180                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.825313                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.938459                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.938180                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 77330.475257                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 69568.299031                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 69585.126440                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 77330.475257                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 69568.299031                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 69585.126440                       # average overall mshr miss latency
system.l3.replacements                        1116599                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       232640                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           232640                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       232640                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       232640                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks       649915                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total        649915                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data            2                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data        14792                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 14792                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       125285                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              125285                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  10369092500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   10369092500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       140077                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            140077                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.894401                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.894401                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82764.037993                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 82764.037993                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       125285                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         125285                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   9116242500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   9116242500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.894401                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.894401                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72764.037993                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 72764.037993                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.inst          432                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_1.data        46813                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             47245                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst         2041                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data       814150                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          816191                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst    178241500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data  64380152500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  64558394000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst         2473                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data       860963                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        863436                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst     0.825313                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.945627                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.945283                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 87330.475257                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 79076.524596                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 79097.164757                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst         2041                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data       814150                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       816191                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst    157831500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  56238652500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  56396484000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst     0.825313                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.945627                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.945283                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 77330.475257                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 69076.524596                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 69097.164757                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1366598542000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     1417859                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1149367                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.233600                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    9922.094485                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst      1552.763105                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     14290.962612                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   328.101078                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    61.413004                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data  6612.665717                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.302798                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.047387                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.436126                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.010013                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.001874                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.201803                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         1337                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          945                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        30237                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  33227575                       # Number of tag accesses
system.l3.tags.data_accesses                 33227575                       # Number of data accesses
system.l3.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l3.tags.cache_averse                   1357021                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims           1116599                       # Number of cache averse victims
system.l3.tags.OPT_hits                             0                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                        2006936                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1366598542000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            863436                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       421645                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1698375                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           140077                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          140077                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       863436                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3010451                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     79113792                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1116599                       # Total snoops (count)
system.tol3bus.snoopTraffic                  12096320                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          2120114                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.389880                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.487723                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1293525     61.01%     61.01% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 826589     38.99%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            2120114                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1236108000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1505270500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1366598542000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst       130624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     60123840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           60254464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst       130624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        130624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12096320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12096320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         2041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       939435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              941476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       189005                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             189005                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       933961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    429885290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             430819251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       933961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           933961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       86488655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             86488655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       86488655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       933961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    429885290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            517307905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    189005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      2041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    939129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012466566500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11256                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11256                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2069093                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             178032                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      941476                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     189005                       # Number of write requests accepted
system.mem_ctrls.readBursts                    941476                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   189005                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    306                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             57664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             58933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             57930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             58291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             59800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             58093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             58863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             58940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             58192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            59348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            59495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            59232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            57935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            59539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             11579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11876                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9166622250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4705850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26813559750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9739.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28489.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   759218                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  131512                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                941476                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               189005                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  629591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  222013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   68715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   20830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       239418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    302.104069                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.021307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   358.777621                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       114430     47.80%     47.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        49061     20.49%     68.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13803      5.77%     74.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6920      2.89%     76.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5669      2.37%     79.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4458      1.86%     81.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3597      1.50%     82.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3537      1.48%     84.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37943     15.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       239418                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11256                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      83.613984                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1640.383978                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        11245     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-24575            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-32767            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::114688-118783            2      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11256                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11256                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.789179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.755822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.077153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7088     62.97%     62.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              161      1.43%     64.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3415     30.34%     94.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              515      4.58%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               49      0.44%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               21      0.19%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11256                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               60234880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12094656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                60254464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12096320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       430.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        86.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    430.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  139887584000                       # Total gap between requests
system.mem_ctrls.avgGap                     123741.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst       130624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     60104256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12094656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 933961.238463604590                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 429745264.045608282089                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 86476756.924847394228                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         2041                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       939435                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       189005                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     73663500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  26739896250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3327959744750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     36091.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     28463.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17607786.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            869951880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            462390390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3374956620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          501756840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     11040163680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      40088807370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      19947318720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        76285345500                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.440009                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  51386375500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4670120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  83803698500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            839499780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            446200920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3344997180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          484713540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     11040163680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      40425512070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      19663777920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        76244865090                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        545.150574                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  50649093000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4670120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  84540981000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1366598542000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1364815582                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    136413547                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     67092454                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1568321583                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1364815582                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    136413547                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     67092454                       # number of overall hits
system.cpu.icache.overall_hits::total      1568321583                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       821374                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        82616                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       418366                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1322356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       821374                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        82616                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       418366                       # number of overall misses
system.cpu.icache.overall_misses::total       1322356                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    579261500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   3104861496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3684122996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    579261500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   3104861496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3684122996                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1365636956                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    136496163                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     67510820                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1569643939                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1365636956                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    136496163                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     67510820                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1569643939                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000601                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000605                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.006197                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000842                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000601                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000605                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.006197                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000842                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst  7011.492931                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst  7421.400152                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  2786.029629                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst  7011.492931                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst  7421.400152                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  2786.029629                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4318                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                83                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.024096                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1291766                       # number of writebacks
system.cpu.icache.writebacks::total           1291766                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        30064                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        30064                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        30064                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        30064                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        82616                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       388302                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       470918                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        82616                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       388302                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       470918                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    537953500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   2754102996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3292056496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    537953500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   2754102996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3292056496                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000605                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.005752                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000300                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000605                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.005752                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000300                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst  6511.492931                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst  7092.683004                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  6990.721306                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst  6511.492931                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst  7092.683004                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  6990.721306                       # average overall mshr miss latency
system.cpu.icache.replacements                1291766                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1364815582                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    136413547                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     67092454                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1568321583                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       821374                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        82616                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       418366                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1322356                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    579261500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   3104861496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3684122996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1365636956                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    136496163                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     67510820                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1569643939                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000601                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000605                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.006197                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000842                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst  7011.492931                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst  7421.400152                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  2786.029629                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        30064                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        30064                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        82616                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       388302                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       470918                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    537953500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   2754102996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3292056496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000605                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.005752                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000300                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst  6511.492931                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst  7092.683004                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  6990.721306                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1366598542000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.927229                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1569613875                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1292292                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1214.596914                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   481.369124                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     1.113219                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    29.444887                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.940174                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.002174                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.057510                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999858                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6279868048                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6279868048                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse        1569613875                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims      1292292                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan             1569643939                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1366598542000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1366598542000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1366598542000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1366598542000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1366598542000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1366598542000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1366598542000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    424433572                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     42551036                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    141457272                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        608441880                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    424433572                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     42551036                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    141463361                       # number of overall hits
system.cpu.dcache.overall_hits::total       608447969                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       341429                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        28114                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      6405199                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6774742                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       341429                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        28114                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      6405756                       # number of overall misses
system.cpu.dcache.overall_misses::total       6775299                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1039726500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 422728220413                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 423767946913                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1039726500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 422728220413                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 423767946913                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    424775001                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     42579150                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    147862471                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    615216622                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    424775001                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42579150                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    147869117                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    615223268                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000804                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000660                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.043319                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011012                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000804                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000660                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.043320                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011013                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 36982.517607                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 65997.671643                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62551.156474                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 36982.517607                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 65991.932945                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62546.014119                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     10867173                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5394                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            240571                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              39                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.172415                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   138.307692                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       613577                       # number of writebacks
system.cpu.dcache.writebacks::total            613577                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      5301350                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5301350                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      5301350                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5301350                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        28114                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1103849                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1131963                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        28114                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1104128                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1132242                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1025669500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  88095201918                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  89120871418                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1025669500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  88115761418                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  89141430918                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000660                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.007465                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001840                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000660                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.007467                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001840                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 36482.517607                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 79807.294220                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78731.258370                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 36482.517607                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 79805.748444                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78730.016126                       # average overall mshr miss latency
system.cpu.dcache.replacements                1471427                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    237889541                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     23800040                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     88283207                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       349972788                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       189743                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        15894                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6235387                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6441024                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    134740500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 409974523000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 410109263500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    238079284                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     23815934                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     94518594                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    356413812                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000797                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.065970                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018072                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  8477.444319                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 65749.651625                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63671.438501                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      5297324                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5297324                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        15894                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       938063                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       953957                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    126793500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  75710405500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  75837199000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000667                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.009925                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002677                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  7977.444319                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 80709.297243                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79497.502508                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    186544031                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     18750996                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     53174065                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      258469092                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       151686                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        12220                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       169812                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       333718                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    904986000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  12753697413                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13658683413                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    186695717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     18763216                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     53343877                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    258802810                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000812                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000651                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.003183                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001289                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 74057.774141                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 75104.806568                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40928.818383                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         4026                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4026                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12220                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       165786                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       178006                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    898876000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  12384796418                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13283672418                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000651                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.003108                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000688                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 73557.774141                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 74703.511865                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74624.857690                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data         6089                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          6089                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data          557                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          557                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data         6646                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6646                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.083810                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.083810                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data          279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data     20559500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     20559500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.041980                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.041980                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data 73689.964158                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 73689.964158                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1366598542000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995380                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           609922113                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1471939                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            414.366433                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   435.580259                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    27.562943                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    48.852179                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.850743                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.053834                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.095414                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          198                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2462365011                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2462365011                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse         609922113                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims      1471939                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan              615223268                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1366598542000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1135600018000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 230998524000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
