//   Ordt 190524.01 autogenerated file 
//   Input: /aha/garnet/global_buffer/systemRDL/glb.rdl
//   Parms: /aha/garnet/global_buffer/systemRDL/ordt_params/glb.parms
//   Date: Fri Jan 19 15:54:41 PST 2024
//

//
//---------- module glb_pio
//
module glb_pio
(
  clk,
  reset,
  h2d_pio_dec_address,
  h2d_pio_dec_write_data,
  h2d_pio_dec_write,
  h2d_pio_dec_read,

  l2h_data_network_ctrl_connected_r,
  l2h_data_network_latency_value_r,
  l2h_pcfg_network_ctrl_connected_r,
  l2h_pcfg_network_latency_value_r,
  l2h_st_dma_ctrl_mode_r,
  l2h_st_dma_ctrl_valid_mode_r,
  l2h_st_dma_ctrl_data_mux_r,
  l2h_st_dma_ctrl_num_repeat_r,
  l2h_st_dma_num_blocks_value_r,
  l2h_st_dma_header_0_dim_dim_r,
  l2h_st_dma_header_0_start_addr_start_addr_r,
  l2h_st_dma_header_0_cycle_start_addr_cycle_start_addr_r,
  l2h_st_dma_header_0_range_0_range_r,
  l2h_st_dma_header_0_stride_0_stride_r,
  l2h_st_dma_header_0_cycle_stride_0_cycle_stride_r,
  l2h_st_dma_header_0_range_1_range_r,
  l2h_st_dma_header_0_stride_1_stride_r,
  l2h_st_dma_header_0_cycle_stride_1_cycle_stride_r,
  l2h_st_dma_header_0_range_2_range_r,
  l2h_st_dma_header_0_stride_2_stride_r,
  l2h_st_dma_header_0_cycle_stride_2_cycle_stride_r,
  l2h_st_dma_header_0_range_3_range_r,
  l2h_st_dma_header_0_stride_3_stride_r,
  l2h_st_dma_header_0_cycle_stride_3_cycle_stride_r,
  l2h_st_dma_header_0_range_4_range_r,
  l2h_st_dma_header_0_stride_4_stride_r,
  l2h_st_dma_header_0_cycle_stride_4_cycle_stride_r,
  l2h_st_dma_header_0_range_5_range_r,
  l2h_st_dma_header_0_stride_5_stride_r,
  l2h_st_dma_header_0_cycle_stride_5_cycle_stride_r,
  l2h_st_dma_header_0_range_6_range_r,
  l2h_st_dma_header_0_stride_6_stride_r,
  l2h_st_dma_header_0_cycle_stride_6_cycle_stride_r,
  l2h_ld_dma_ctrl_mode_r,
  l2h_ld_dma_ctrl_valid_mode_r,
  l2h_ld_dma_ctrl_flush_mode_r,
  l2h_ld_dma_ctrl_data_mux_r,
  l2h_ld_dma_ctrl_num_repeat_r,
  l2h_ld_dma_header_0_dim_dim_r,
  l2h_ld_dma_header_0_start_addr_start_addr_r,
  l2h_ld_dma_header_0_cycle_start_addr_cycle_start_addr_r,
  l2h_ld_dma_header_0_range_0_range_r,
  l2h_ld_dma_header_0_stride_0_stride_r,
  l2h_ld_dma_header_0_cycle_stride_0_cycle_stride_r,
  l2h_ld_dma_header_0_range_1_range_r,
  l2h_ld_dma_header_0_stride_1_stride_r,
  l2h_ld_dma_header_0_cycle_stride_1_cycle_stride_r,
  l2h_ld_dma_header_0_range_2_range_r,
  l2h_ld_dma_header_0_stride_2_stride_r,
  l2h_ld_dma_header_0_cycle_stride_2_cycle_stride_r,
  l2h_ld_dma_header_0_range_3_range_r,
  l2h_ld_dma_header_0_stride_3_stride_r,
  l2h_ld_dma_header_0_cycle_stride_3_cycle_stride_r,
  l2h_ld_dma_header_0_range_4_range_r,
  l2h_ld_dma_header_0_stride_4_stride_r,
  l2h_ld_dma_header_0_cycle_stride_4_cycle_stride_r,
  l2h_ld_dma_header_0_range_5_range_r,
  l2h_ld_dma_header_0_stride_5_stride_r,
  l2h_ld_dma_header_0_cycle_stride_5_cycle_stride_r,
  l2h_ld_dma_header_0_range_6_range_r,
  l2h_ld_dma_header_0_stride_6_stride_r,
  l2h_ld_dma_header_0_cycle_stride_6_cycle_stride_r,
  l2h_ld_dma_header_0_range_7_range_r,
  l2h_ld_dma_header_0_stride_7_stride_r,
  l2h_ld_dma_header_0_cycle_stride_7_cycle_stride_r,
  l2h_pcfg_dma_ctrl_mode_r,
  l2h_pcfg_dma_ctrl_relocation_value_r,
  l2h_pcfg_dma_ctrl_relocation_is_msb_r,
  l2h_pcfg_dma_header_start_addr_start_addr_r,
  l2h_pcfg_dma_header_num_cfg_num_cfg_r,
  l2h_pcfg_broadcast_mux_west_r,
  l2h_pcfg_broadcast_mux_east_r,
  l2h_pcfg_broadcast_mux_south_r,
  d2h_dec_pio_read_data,
  d2h_dec_pio_ack,
  d2h_dec_pio_nack );

  //------- inputs
  input    clk;
  input    reset;
  input     [7:2] h2d_pio_dec_address;
  input     [31:0] h2d_pio_dec_write_data;
  input    h2d_pio_dec_write;
  input    h2d_pio_dec_read;

  //------- outputs
  output    l2h_data_network_ctrl_connected_r;
  output     [5:0] l2h_data_network_latency_value_r;
  output    l2h_pcfg_network_ctrl_connected_r;
  output     [5:0] l2h_pcfg_network_latency_value_r;
  output     [1:0] l2h_st_dma_ctrl_mode_r;
  output     [1:0] l2h_st_dma_ctrl_valid_mode_r;
  output     [1:0] l2h_st_dma_ctrl_data_mux_r;
  output    l2h_st_dma_ctrl_num_repeat_r;
  output     [31:0] l2h_st_dma_num_blocks_value_r;
  output     [3:0] l2h_st_dma_header_0_dim_dim_r;
  output     [17:0] l2h_st_dma_header_0_start_addr_start_addr_r;
  output     [15:0] l2h_st_dma_header_0_cycle_start_addr_cycle_start_addr_r;
  output     [31:0] l2h_st_dma_header_0_range_0_range_r;
  output     [18:0] l2h_st_dma_header_0_stride_0_stride_r;
  output     [15:0] l2h_st_dma_header_0_cycle_stride_0_cycle_stride_r;
  output     [31:0] l2h_st_dma_header_0_range_1_range_r;
  output     [18:0] l2h_st_dma_header_0_stride_1_stride_r;
  output     [15:0] l2h_st_dma_header_0_cycle_stride_1_cycle_stride_r;
  output     [31:0] l2h_st_dma_header_0_range_2_range_r;
  output     [18:0] l2h_st_dma_header_0_stride_2_stride_r;
  output     [15:0] l2h_st_dma_header_0_cycle_stride_2_cycle_stride_r;
  output     [31:0] l2h_st_dma_header_0_range_3_range_r;
  output     [18:0] l2h_st_dma_header_0_stride_3_stride_r;
  output     [15:0] l2h_st_dma_header_0_cycle_stride_3_cycle_stride_r;
  output     [31:0] l2h_st_dma_header_0_range_4_range_r;
  output     [18:0] l2h_st_dma_header_0_stride_4_stride_r;
  output     [15:0] l2h_st_dma_header_0_cycle_stride_4_cycle_stride_r;
  output     [31:0] l2h_st_dma_header_0_range_5_range_r;
  output     [18:0] l2h_st_dma_header_0_stride_5_stride_r;
  output     [15:0] l2h_st_dma_header_0_cycle_stride_5_cycle_stride_r;
  output     [31:0] l2h_st_dma_header_0_range_6_range_r;
  output     [18:0] l2h_st_dma_header_0_stride_6_stride_r;
  output     [15:0] l2h_st_dma_header_0_cycle_stride_6_cycle_stride_r;
  output     [1:0] l2h_ld_dma_ctrl_mode_r;
  output     [1:0] l2h_ld_dma_ctrl_valid_mode_r;
  output    l2h_ld_dma_ctrl_flush_mode_r;
  output     [1:0] l2h_ld_dma_ctrl_data_mux_r;
  output    l2h_ld_dma_ctrl_num_repeat_r;
  output     [3:0] l2h_ld_dma_header_0_dim_dim_r;
  output     [17:0] l2h_ld_dma_header_0_start_addr_start_addr_r;
  output     [15:0] l2h_ld_dma_header_0_cycle_start_addr_cycle_start_addr_r;
  output     [31:0] l2h_ld_dma_header_0_range_0_range_r;
  output     [18:0] l2h_ld_dma_header_0_stride_0_stride_r;
  output     [15:0] l2h_ld_dma_header_0_cycle_stride_0_cycle_stride_r;
  output     [31:0] l2h_ld_dma_header_0_range_1_range_r;
  output     [18:0] l2h_ld_dma_header_0_stride_1_stride_r;
  output     [15:0] l2h_ld_dma_header_0_cycle_stride_1_cycle_stride_r;
  output     [31:0] l2h_ld_dma_header_0_range_2_range_r;
  output     [18:0] l2h_ld_dma_header_0_stride_2_stride_r;
  output     [15:0] l2h_ld_dma_header_0_cycle_stride_2_cycle_stride_r;
  output     [31:0] l2h_ld_dma_header_0_range_3_range_r;
  output     [18:0] l2h_ld_dma_header_0_stride_3_stride_r;
  output     [15:0] l2h_ld_dma_header_0_cycle_stride_3_cycle_stride_r;
  output     [31:0] l2h_ld_dma_header_0_range_4_range_r;
  output     [18:0] l2h_ld_dma_header_0_stride_4_stride_r;
  output     [15:0] l2h_ld_dma_header_0_cycle_stride_4_cycle_stride_r;
  output     [31:0] l2h_ld_dma_header_0_range_5_range_r;
  output     [18:0] l2h_ld_dma_header_0_stride_5_stride_r;
  output     [15:0] l2h_ld_dma_header_0_cycle_stride_5_cycle_stride_r;
  output     [31:0] l2h_ld_dma_header_0_range_6_range_r;
  output     [18:0] l2h_ld_dma_header_0_stride_6_stride_r;
  output     [15:0] l2h_ld_dma_header_0_cycle_stride_6_cycle_stride_r;
  output     [31:0] l2h_ld_dma_header_0_range_7_range_r;
  output     [18:0] l2h_ld_dma_header_0_stride_7_stride_r;
  output     [15:0] l2h_ld_dma_header_0_cycle_stride_7_cycle_stride_r;
  output    l2h_pcfg_dma_ctrl_mode_r;
  output     [15:0] l2h_pcfg_dma_ctrl_relocation_value_r;
  output    l2h_pcfg_dma_ctrl_relocation_is_msb_r;
  output     [17:0] l2h_pcfg_dma_header_start_addr_start_addr_r;
  output     [14:0] l2h_pcfg_dma_header_num_cfg_num_cfg_r;
  output     [1:0] l2h_pcfg_broadcast_mux_west_r;
  output     [1:0] l2h_pcfg_broadcast_mux_east_r;
  output     [1:0] l2h_pcfg_broadcast_mux_south_r;
  output     [31:0] d2h_dec_pio_read_data;
  output    d2h_dec_pio_ack;
  output    d2h_dec_pio_nack;


  //------- wire defines
  logic   [31:0] d2l_data_network_ctrl_w;
  logic  d2l_data_network_ctrl_we;
  logic  d2l_data_network_ctrl_re;
  logic   [31:0] d2l_data_network_latency_w;
  logic  d2l_data_network_latency_we;
  logic  d2l_data_network_latency_re;
  logic   [31:0] d2l_pcfg_network_ctrl_w;
  logic  d2l_pcfg_network_ctrl_we;
  logic  d2l_pcfg_network_ctrl_re;
  logic   [31:0] d2l_pcfg_network_latency_w;
  logic  d2l_pcfg_network_latency_we;
  logic  d2l_pcfg_network_latency_re;
  logic   [31:0] d2l_st_dma_ctrl_w;
  logic  d2l_st_dma_ctrl_we;
  logic  d2l_st_dma_ctrl_re;
  logic   [31:0] d2l_st_dma_num_blocks_w;
  logic  d2l_st_dma_num_blocks_we;
  logic  d2l_st_dma_num_blocks_re;
  logic   [31:0] d2l_st_dma_header_0_dim_w;
  logic  d2l_st_dma_header_0_dim_we;
  logic  d2l_st_dma_header_0_dim_re;
  logic   [31:0] d2l_st_dma_header_0_start_addr_w;
  logic  d2l_st_dma_header_0_start_addr_we;
  logic  d2l_st_dma_header_0_start_addr_re;
  logic   [31:0] d2l_st_dma_header_0_cycle_start_addr_w;
  logic  d2l_st_dma_header_0_cycle_start_addr_we;
  logic  d2l_st_dma_header_0_cycle_start_addr_re;
  logic   [31:0] d2l_st_dma_header_0_range_0_w;
  logic  d2l_st_dma_header_0_range_0_we;
  logic  d2l_st_dma_header_0_range_0_re;
  logic   [31:0] d2l_st_dma_header_0_stride_0_w;
  logic  d2l_st_dma_header_0_stride_0_we;
  logic  d2l_st_dma_header_0_stride_0_re;
  logic   [31:0] d2l_st_dma_header_0_cycle_stride_0_w;
  logic  d2l_st_dma_header_0_cycle_stride_0_we;
  logic  d2l_st_dma_header_0_cycle_stride_0_re;
  logic   [31:0] d2l_st_dma_header_0_range_1_w;
  logic  d2l_st_dma_header_0_range_1_we;
  logic  d2l_st_dma_header_0_range_1_re;
  logic   [31:0] d2l_st_dma_header_0_stride_1_w;
  logic  d2l_st_dma_header_0_stride_1_we;
  logic  d2l_st_dma_header_0_stride_1_re;
  logic   [31:0] d2l_st_dma_header_0_cycle_stride_1_w;
  logic  d2l_st_dma_header_0_cycle_stride_1_we;
  logic  d2l_st_dma_header_0_cycle_stride_1_re;
  logic   [31:0] d2l_st_dma_header_0_range_2_w;
  logic  d2l_st_dma_header_0_range_2_we;
  logic  d2l_st_dma_header_0_range_2_re;
  logic   [31:0] d2l_st_dma_header_0_stride_2_w;
  logic  d2l_st_dma_header_0_stride_2_we;
  logic  d2l_st_dma_header_0_stride_2_re;
  logic   [31:0] d2l_st_dma_header_0_cycle_stride_2_w;
  logic  d2l_st_dma_header_0_cycle_stride_2_we;
  logic  d2l_st_dma_header_0_cycle_stride_2_re;
  logic   [31:0] d2l_st_dma_header_0_range_3_w;
  logic  d2l_st_dma_header_0_range_3_we;
  logic  d2l_st_dma_header_0_range_3_re;
  logic   [31:0] d2l_st_dma_header_0_stride_3_w;
  logic  d2l_st_dma_header_0_stride_3_we;
  logic  d2l_st_dma_header_0_stride_3_re;
  logic   [31:0] d2l_st_dma_header_0_cycle_stride_3_w;
  logic  d2l_st_dma_header_0_cycle_stride_3_we;
  logic  d2l_st_dma_header_0_cycle_stride_3_re;
  logic   [31:0] d2l_st_dma_header_0_range_4_w;
  logic  d2l_st_dma_header_0_range_4_we;
  logic  d2l_st_dma_header_0_range_4_re;
  logic   [31:0] d2l_st_dma_header_0_stride_4_w;
  logic  d2l_st_dma_header_0_stride_4_we;
  logic  d2l_st_dma_header_0_stride_4_re;
  logic   [31:0] d2l_st_dma_header_0_cycle_stride_4_w;
  logic  d2l_st_dma_header_0_cycle_stride_4_we;
  logic  d2l_st_dma_header_0_cycle_stride_4_re;
  logic   [31:0] d2l_st_dma_header_0_range_5_w;
  logic  d2l_st_dma_header_0_range_5_we;
  logic  d2l_st_dma_header_0_range_5_re;
  logic   [31:0] d2l_st_dma_header_0_stride_5_w;
  logic  d2l_st_dma_header_0_stride_5_we;
  logic  d2l_st_dma_header_0_stride_5_re;
  logic   [31:0] d2l_st_dma_header_0_cycle_stride_5_w;
  logic  d2l_st_dma_header_0_cycle_stride_5_we;
  logic  d2l_st_dma_header_0_cycle_stride_5_re;
  logic   [31:0] d2l_st_dma_header_0_range_6_w;
  logic  d2l_st_dma_header_0_range_6_we;
  logic  d2l_st_dma_header_0_range_6_re;
  logic   [31:0] d2l_st_dma_header_0_stride_6_w;
  logic  d2l_st_dma_header_0_stride_6_we;
  logic  d2l_st_dma_header_0_stride_6_re;
  logic   [31:0] d2l_st_dma_header_0_cycle_stride_6_w;
  logic  d2l_st_dma_header_0_cycle_stride_6_we;
  logic  d2l_st_dma_header_0_cycle_stride_6_re;
  logic   [31:0] d2l_ld_dma_ctrl_w;
  logic  d2l_ld_dma_ctrl_we;
  logic  d2l_ld_dma_ctrl_re;
  logic   [31:0] d2l_ld_dma_header_0_dim_w;
  logic  d2l_ld_dma_header_0_dim_we;
  logic  d2l_ld_dma_header_0_dim_re;
  logic   [31:0] d2l_ld_dma_header_0_start_addr_w;
  logic  d2l_ld_dma_header_0_start_addr_we;
  logic  d2l_ld_dma_header_0_start_addr_re;
  logic   [31:0] d2l_ld_dma_header_0_cycle_start_addr_w;
  logic  d2l_ld_dma_header_0_cycle_start_addr_we;
  logic  d2l_ld_dma_header_0_cycle_start_addr_re;
  logic   [31:0] d2l_ld_dma_header_0_range_0_w;
  logic  d2l_ld_dma_header_0_range_0_we;
  logic  d2l_ld_dma_header_0_range_0_re;
  logic   [31:0] d2l_ld_dma_header_0_stride_0_w;
  logic  d2l_ld_dma_header_0_stride_0_we;
  logic  d2l_ld_dma_header_0_stride_0_re;
  logic   [31:0] d2l_ld_dma_header_0_cycle_stride_0_w;
  logic  d2l_ld_dma_header_0_cycle_stride_0_we;
  logic  d2l_ld_dma_header_0_cycle_stride_0_re;
  logic   [31:0] d2l_ld_dma_header_0_range_1_w;
  logic  d2l_ld_dma_header_0_range_1_we;
  logic  d2l_ld_dma_header_0_range_1_re;
  logic   [31:0] d2l_ld_dma_header_0_stride_1_w;
  logic  d2l_ld_dma_header_0_stride_1_we;
  logic  d2l_ld_dma_header_0_stride_1_re;
  logic   [31:0] d2l_ld_dma_header_0_cycle_stride_1_w;
  logic  d2l_ld_dma_header_0_cycle_stride_1_we;
  logic  d2l_ld_dma_header_0_cycle_stride_1_re;
  logic   [31:0] d2l_ld_dma_header_0_range_2_w;
  logic  d2l_ld_dma_header_0_range_2_we;
  logic  d2l_ld_dma_header_0_range_2_re;
  logic   [31:0] d2l_ld_dma_header_0_stride_2_w;
  logic  d2l_ld_dma_header_0_stride_2_we;
  logic  d2l_ld_dma_header_0_stride_2_re;
  logic   [31:0] d2l_ld_dma_header_0_cycle_stride_2_w;
  logic  d2l_ld_dma_header_0_cycle_stride_2_we;
  logic  d2l_ld_dma_header_0_cycle_stride_2_re;
  logic   [31:0] d2l_ld_dma_header_0_range_3_w;
  logic  d2l_ld_dma_header_0_range_3_we;
  logic  d2l_ld_dma_header_0_range_3_re;
  logic   [31:0] d2l_ld_dma_header_0_stride_3_w;
  logic  d2l_ld_dma_header_0_stride_3_we;
  logic  d2l_ld_dma_header_0_stride_3_re;
  logic   [31:0] d2l_ld_dma_header_0_cycle_stride_3_w;
  logic  d2l_ld_dma_header_0_cycle_stride_3_we;
  logic  d2l_ld_dma_header_0_cycle_stride_3_re;
  logic   [31:0] d2l_ld_dma_header_0_range_4_w;
  logic  d2l_ld_dma_header_0_range_4_we;
  logic  d2l_ld_dma_header_0_range_4_re;
  logic   [31:0] d2l_ld_dma_header_0_stride_4_w;
  logic  d2l_ld_dma_header_0_stride_4_we;
  logic  d2l_ld_dma_header_0_stride_4_re;
  logic   [31:0] d2l_ld_dma_header_0_cycle_stride_4_w;
  logic  d2l_ld_dma_header_0_cycle_stride_4_we;
  logic  d2l_ld_dma_header_0_cycle_stride_4_re;
  logic   [31:0] d2l_ld_dma_header_0_range_5_w;
  logic  d2l_ld_dma_header_0_range_5_we;
  logic  d2l_ld_dma_header_0_range_5_re;
  logic   [31:0] d2l_ld_dma_header_0_stride_5_w;
  logic  d2l_ld_dma_header_0_stride_5_we;
  logic  d2l_ld_dma_header_0_stride_5_re;
  logic   [31:0] d2l_ld_dma_header_0_cycle_stride_5_w;
  logic  d2l_ld_dma_header_0_cycle_stride_5_we;
  logic  d2l_ld_dma_header_0_cycle_stride_5_re;
  logic   [31:0] d2l_ld_dma_header_0_range_6_w;
  logic  d2l_ld_dma_header_0_range_6_we;
  logic  d2l_ld_dma_header_0_range_6_re;
  logic   [31:0] d2l_ld_dma_header_0_stride_6_w;
  logic  d2l_ld_dma_header_0_stride_6_we;
  logic  d2l_ld_dma_header_0_stride_6_re;
  logic   [31:0] d2l_ld_dma_header_0_cycle_stride_6_w;
  logic  d2l_ld_dma_header_0_cycle_stride_6_we;
  logic  d2l_ld_dma_header_0_cycle_stride_6_re;
  logic   [31:0] d2l_ld_dma_header_0_range_7_w;
  logic  d2l_ld_dma_header_0_range_7_we;
  logic  d2l_ld_dma_header_0_range_7_re;
  logic   [31:0] d2l_ld_dma_header_0_stride_7_w;
  logic  d2l_ld_dma_header_0_stride_7_we;
  logic  d2l_ld_dma_header_0_stride_7_re;
  logic   [31:0] d2l_ld_dma_header_0_cycle_stride_7_w;
  logic  d2l_ld_dma_header_0_cycle_stride_7_we;
  logic  d2l_ld_dma_header_0_cycle_stride_7_re;
  logic   [31:0] d2l_pcfg_dma_ctrl_w;
  logic  d2l_pcfg_dma_ctrl_we;
  logic  d2l_pcfg_dma_ctrl_re;
  logic   [31:0] d2l_pcfg_dma_header_start_addr_w;
  logic  d2l_pcfg_dma_header_start_addr_we;
  logic  d2l_pcfg_dma_header_start_addr_re;
  logic   [31:0] d2l_pcfg_dma_header_num_cfg_w;
  logic  d2l_pcfg_dma_header_num_cfg_we;
  logic  d2l_pcfg_dma_header_num_cfg_re;
  logic   [31:0] d2l_pcfg_broadcast_mux_w;
  logic  d2l_pcfg_broadcast_mux_we;
  logic  d2l_pcfg_broadcast_mux_re;
  logic   [31:0] l2d_data_network_ctrl_r;
  logic   [31:0] l2d_data_network_latency_r;
  logic   [31:0] l2d_pcfg_network_ctrl_r;
  logic   [31:0] l2d_pcfg_network_latency_r;
  logic   [31:0] l2d_st_dma_ctrl_r;
  logic   [31:0] l2d_st_dma_num_blocks_r;
  logic   [31:0] l2d_st_dma_header_0_dim_r;
  logic   [31:0] l2d_st_dma_header_0_start_addr_r;
  logic   [31:0] l2d_st_dma_header_0_cycle_start_addr_r;
  logic   [31:0] l2d_st_dma_header_0_range_0_r;
  logic   [31:0] l2d_st_dma_header_0_stride_0_r;
  logic   [31:0] l2d_st_dma_header_0_cycle_stride_0_r;
  logic   [31:0] l2d_st_dma_header_0_range_1_r;
  logic   [31:0] l2d_st_dma_header_0_stride_1_r;
  logic   [31:0] l2d_st_dma_header_0_cycle_stride_1_r;
  logic   [31:0] l2d_st_dma_header_0_range_2_r;
  logic   [31:0] l2d_st_dma_header_0_stride_2_r;
  logic   [31:0] l2d_st_dma_header_0_cycle_stride_2_r;
  logic   [31:0] l2d_st_dma_header_0_range_3_r;
  logic   [31:0] l2d_st_dma_header_0_stride_3_r;
  logic   [31:0] l2d_st_dma_header_0_cycle_stride_3_r;
  logic   [31:0] l2d_st_dma_header_0_range_4_r;
  logic   [31:0] l2d_st_dma_header_0_stride_4_r;
  logic   [31:0] l2d_st_dma_header_0_cycle_stride_4_r;
  logic   [31:0] l2d_st_dma_header_0_range_5_r;
  logic   [31:0] l2d_st_dma_header_0_stride_5_r;
  logic   [31:0] l2d_st_dma_header_0_cycle_stride_5_r;
  logic   [31:0] l2d_st_dma_header_0_range_6_r;
  logic   [31:0] l2d_st_dma_header_0_stride_6_r;
  logic   [31:0] l2d_st_dma_header_0_cycle_stride_6_r;
  logic   [31:0] l2d_ld_dma_ctrl_r;
  logic   [31:0] l2d_ld_dma_header_0_dim_r;
  logic   [31:0] l2d_ld_dma_header_0_start_addr_r;
  logic   [31:0] l2d_ld_dma_header_0_cycle_start_addr_r;
  logic   [31:0] l2d_ld_dma_header_0_range_0_r;
  logic   [31:0] l2d_ld_dma_header_0_stride_0_r;
  logic   [31:0] l2d_ld_dma_header_0_cycle_stride_0_r;
  logic   [31:0] l2d_ld_dma_header_0_range_1_r;
  logic   [31:0] l2d_ld_dma_header_0_stride_1_r;
  logic   [31:0] l2d_ld_dma_header_0_cycle_stride_1_r;
  logic   [31:0] l2d_ld_dma_header_0_range_2_r;
  logic   [31:0] l2d_ld_dma_header_0_stride_2_r;
  logic   [31:0] l2d_ld_dma_header_0_cycle_stride_2_r;
  logic   [31:0] l2d_ld_dma_header_0_range_3_r;
  logic   [31:0] l2d_ld_dma_header_0_stride_3_r;
  logic   [31:0] l2d_ld_dma_header_0_cycle_stride_3_r;
  logic   [31:0] l2d_ld_dma_header_0_range_4_r;
  logic   [31:0] l2d_ld_dma_header_0_stride_4_r;
  logic   [31:0] l2d_ld_dma_header_0_cycle_stride_4_r;
  logic   [31:0] l2d_ld_dma_header_0_range_5_r;
  logic   [31:0] l2d_ld_dma_header_0_stride_5_r;
  logic   [31:0] l2d_ld_dma_header_0_cycle_stride_5_r;
  logic   [31:0] l2d_ld_dma_header_0_range_6_r;
  logic   [31:0] l2d_ld_dma_header_0_stride_6_r;
  logic   [31:0] l2d_ld_dma_header_0_cycle_stride_6_r;
  logic   [31:0] l2d_ld_dma_header_0_range_7_r;
  logic   [31:0] l2d_ld_dma_header_0_stride_7_r;
  logic   [31:0] l2d_ld_dma_header_0_cycle_stride_7_r;
  logic   [31:0] l2d_pcfg_dma_ctrl_r;
  logic   [31:0] l2d_pcfg_dma_header_start_addr_r;
  logic   [31:0] l2d_pcfg_dma_header_num_cfg_r;
  logic   [31:0] l2d_pcfg_broadcast_mux_r;
  
  
  glb_jrdl_decode pio_decode ( .* );
    
  glb_jrdl_logic pio_logic ( .* );
    
endmodule

