#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12b3150 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12b32e0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x12bd3a0 .functor NOT 1, L_0x12e7520, C4<0>, C4<0>, C4<0>;
L_0x12e72b0 .functor XOR 1, L_0x12e7150, L_0x12e7210, C4<0>, C4<0>;
L_0x12e7410 .functor XOR 1, L_0x12e72b0, L_0x12e7370, C4<0>, C4<0>;
v0x12e3d40_0 .net *"_ivl_10", 0 0, L_0x12e7370;  1 drivers
v0x12e3e40_0 .net *"_ivl_12", 0 0, L_0x12e7410;  1 drivers
v0x12e3f20_0 .net *"_ivl_2", 0 0, L_0x12e6ae0;  1 drivers
v0x12e3fe0_0 .net *"_ivl_4", 0 0, L_0x12e7150;  1 drivers
v0x12e40c0_0 .net *"_ivl_6", 0 0, L_0x12e7210;  1 drivers
v0x12e41f0_0 .net *"_ivl_8", 0 0, L_0x12e72b0;  1 drivers
v0x12e42d0_0 .net "a", 0 0, v0x12e1910_0;  1 drivers
v0x12e4370_0 .net "b", 0 0, v0x12e19b0_0;  1 drivers
v0x12e4410_0 .net "c", 0 0, v0x12e1a50_0;  1 drivers
v0x12e44b0_0 .var "clk", 0 0;
v0x12e4550_0 .net "d", 0 0, v0x12e1bc0_0;  1 drivers
v0x12e45f0_0 .net "out_dut", 0 0, L_0x12e6ff0;  1 drivers
v0x12e4690_0 .net "out_ref", 0 0, L_0x12e5660;  1 drivers
v0x12e4730_0 .var/2u "stats1", 159 0;
v0x12e47d0_0 .var/2u "strobe", 0 0;
v0x12e4870_0 .net "tb_match", 0 0, L_0x12e7520;  1 drivers
v0x12e4930_0 .net "tb_mismatch", 0 0, L_0x12bd3a0;  1 drivers
v0x12e4b00_0 .net "wavedrom_enable", 0 0, v0x12e1cb0_0;  1 drivers
v0x12e4ba0_0 .net "wavedrom_title", 511 0, v0x12e1d50_0;  1 drivers
L_0x12e6ae0 .concat [ 1 0 0 0], L_0x12e5660;
L_0x12e7150 .concat [ 1 0 0 0], L_0x12e5660;
L_0x12e7210 .concat [ 1 0 0 0], L_0x12e6ff0;
L_0x12e7370 .concat [ 1 0 0 0], L_0x12e5660;
L_0x12e7520 .cmp/eeq 1, L_0x12e6ae0, L_0x12e7410;
S_0x12b3470 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x12b32e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x12b3bf0 .functor NOT 1, v0x12e1a50_0, C4<0>, C4<0>, C4<0>;
L_0x12bdc60 .functor NOT 1, v0x12e19b0_0, C4<0>, C4<0>, C4<0>;
L_0x12e4db0 .functor AND 1, L_0x12b3bf0, L_0x12bdc60, C4<1>, C4<1>;
L_0x12e4e50 .functor NOT 1, v0x12e1bc0_0, C4<0>, C4<0>, C4<0>;
L_0x12e4f80 .functor NOT 1, v0x12e1910_0, C4<0>, C4<0>, C4<0>;
L_0x12e5080 .functor AND 1, L_0x12e4e50, L_0x12e4f80, C4<1>, C4<1>;
L_0x12e5160 .functor OR 1, L_0x12e4db0, L_0x12e5080, C4<0>, C4<0>;
L_0x12e5220 .functor AND 1, v0x12e1910_0, v0x12e1a50_0, C4<1>, C4<1>;
L_0x12e52e0 .functor AND 1, L_0x12e5220, v0x12e1bc0_0, C4<1>, C4<1>;
L_0x12e53a0 .functor OR 1, L_0x12e5160, L_0x12e52e0, C4<0>, C4<0>;
L_0x12e5510 .functor AND 1, v0x12e19b0_0, v0x12e1a50_0, C4<1>, C4<1>;
L_0x12e5580 .functor AND 1, L_0x12e5510, v0x12e1bc0_0, C4<1>, C4<1>;
L_0x12e5660 .functor OR 1, L_0x12e53a0, L_0x12e5580, C4<0>, C4<0>;
v0x12bd610_0 .net *"_ivl_0", 0 0, L_0x12b3bf0;  1 drivers
v0x12bd6b0_0 .net *"_ivl_10", 0 0, L_0x12e5080;  1 drivers
v0x12e0100_0 .net *"_ivl_12", 0 0, L_0x12e5160;  1 drivers
v0x12e01c0_0 .net *"_ivl_14", 0 0, L_0x12e5220;  1 drivers
v0x12e02a0_0 .net *"_ivl_16", 0 0, L_0x12e52e0;  1 drivers
v0x12e03d0_0 .net *"_ivl_18", 0 0, L_0x12e53a0;  1 drivers
v0x12e04b0_0 .net *"_ivl_2", 0 0, L_0x12bdc60;  1 drivers
v0x12e0590_0 .net *"_ivl_20", 0 0, L_0x12e5510;  1 drivers
v0x12e0670_0 .net *"_ivl_22", 0 0, L_0x12e5580;  1 drivers
v0x12e0750_0 .net *"_ivl_4", 0 0, L_0x12e4db0;  1 drivers
v0x12e0830_0 .net *"_ivl_6", 0 0, L_0x12e4e50;  1 drivers
v0x12e0910_0 .net *"_ivl_8", 0 0, L_0x12e4f80;  1 drivers
v0x12e09f0_0 .net "a", 0 0, v0x12e1910_0;  alias, 1 drivers
v0x12e0ab0_0 .net "b", 0 0, v0x12e19b0_0;  alias, 1 drivers
v0x12e0b70_0 .net "c", 0 0, v0x12e1a50_0;  alias, 1 drivers
v0x12e0c30_0 .net "d", 0 0, v0x12e1bc0_0;  alias, 1 drivers
v0x12e0cf0_0 .net "out", 0 0, L_0x12e5660;  alias, 1 drivers
S_0x12e0e50 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x12b32e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x12e1910_0 .var "a", 0 0;
v0x12e19b0_0 .var "b", 0 0;
v0x12e1a50_0 .var "c", 0 0;
v0x12e1b20_0 .net "clk", 0 0, v0x12e44b0_0;  1 drivers
v0x12e1bc0_0 .var "d", 0 0;
v0x12e1cb0_0 .var "wavedrom_enable", 0 0;
v0x12e1d50_0 .var "wavedrom_title", 511 0;
S_0x12e10f0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x12e0e50;
 .timescale -12 -12;
v0x12e1350_0 .var/2s "count", 31 0;
E_0x12ae0a0/0 .event negedge, v0x12e1b20_0;
E_0x12ae0a0/1 .event posedge, v0x12e1b20_0;
E_0x12ae0a0 .event/or E_0x12ae0a0/0, E_0x12ae0a0/1;
E_0x12ae2f0 .event negedge, v0x12e1b20_0;
E_0x12989f0 .event posedge, v0x12e1b20_0;
S_0x12e1450 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x12e0e50;
 .timescale -12 -12;
v0x12e1650_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12e1730 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x12e0e50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12e1eb0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x12b32e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x12e57c0 .functor NOT 1, v0x12e1910_0, C4<0>, C4<0>, C4<0>;
L_0x12e5830 .functor AND 1, L_0x12e57c0, v0x12e1a50_0, C4<1>, C4<1>;
L_0x12e5910 .functor NOT 1, v0x12e1bc0_0, C4<0>, C4<0>, C4<0>;
L_0x12e5980 .functor AND 1, L_0x12e5830, L_0x12e5910, C4<1>, C4<1>;
L_0x12e5ac0 .functor NOT 1, v0x12e19b0_0, C4<0>, C4<0>, C4<0>;
L_0x12e5b30 .functor AND 1, v0x12e1910_0, L_0x12e5ac0, C4<1>, C4<1>;
L_0x12e5c30 .functor NOT 1, v0x12e1a50_0, C4<0>, C4<0>, C4<0>;
L_0x12e5db0 .functor AND 1, L_0x12e5b30, L_0x12e5c30, C4<1>, C4<1>;
L_0x12e5f10 .functor NOT 1, v0x12e1bc0_0, C4<0>, C4<0>, C4<0>;
L_0x12e6090 .functor AND 1, L_0x12e5db0, L_0x12e5f10, C4<1>, C4<1>;
L_0x12e6200 .functor OR 1, L_0x12e5980, L_0x12e6090, C4<0>, C4<0>;
L_0x12e62c0 .functor NOT 1, v0x12e19b0_0, C4<0>, C4<0>, C4<0>;
L_0x12e63a0 .functor AND 1, v0x12e1910_0, L_0x12e62c0, C4<1>, C4<1>;
L_0x12e6570 .functor AND 1, L_0x12e63a0, v0x12e1a50_0, C4<1>, C4<1>;
L_0x12e6330 .functor NOT 1, v0x12e1bc0_0, C4<0>, C4<0>, C4<0>;
L_0x12e66b0 .functor AND 1, L_0x12e6570, L_0x12e6330, C4<1>, C4<1>;
L_0x12e6850 .functor OR 1, L_0x12e6200, L_0x12e66b0, C4<0>, C4<0>;
L_0x12e6960 .functor AND 1, v0x12e1910_0, v0x12e19b0_0, C4<1>, C4<1>;
L_0x12e6b80 .functor NOT 1, v0x12e1a50_0, C4<0>, C4<0>, C4<0>;
L_0x12e6bf0 .functor AND 1, L_0x12e6960, L_0x12e6b80, C4<1>, C4<1>;
L_0x12e6db0 .functor NOT 1, v0x12e1bc0_0, C4<0>, C4<0>, C4<0>;
L_0x12e6e20 .functor AND 1, L_0x12e6bf0, L_0x12e6db0, C4<1>, C4<1>;
L_0x12e6ff0 .functor OR 1, L_0x12e6850, L_0x12e6e20, C4<0>, C4<0>;
v0x12e21a0_0 .net *"_ivl_0", 0 0, L_0x12e57c0;  1 drivers
v0x12e2280_0 .net *"_ivl_10", 0 0, L_0x12e5b30;  1 drivers
v0x12e2360_0 .net *"_ivl_12", 0 0, L_0x12e5c30;  1 drivers
v0x12e2450_0 .net *"_ivl_14", 0 0, L_0x12e5db0;  1 drivers
v0x12e2530_0 .net *"_ivl_16", 0 0, L_0x12e5f10;  1 drivers
v0x12e2660_0 .net *"_ivl_18", 0 0, L_0x12e6090;  1 drivers
v0x12e2740_0 .net *"_ivl_2", 0 0, L_0x12e5830;  1 drivers
v0x12e2820_0 .net *"_ivl_20", 0 0, L_0x12e6200;  1 drivers
v0x12e2900_0 .net *"_ivl_22", 0 0, L_0x12e62c0;  1 drivers
v0x12e29e0_0 .net *"_ivl_24", 0 0, L_0x12e63a0;  1 drivers
v0x12e2ac0_0 .net *"_ivl_26", 0 0, L_0x12e6570;  1 drivers
v0x12e2ba0_0 .net *"_ivl_28", 0 0, L_0x12e6330;  1 drivers
v0x12e2c80_0 .net *"_ivl_30", 0 0, L_0x12e66b0;  1 drivers
v0x12e2d60_0 .net *"_ivl_32", 0 0, L_0x12e6850;  1 drivers
v0x12e2e40_0 .net *"_ivl_34", 0 0, L_0x12e6960;  1 drivers
v0x12e2f20_0 .net *"_ivl_36", 0 0, L_0x12e6b80;  1 drivers
v0x12e3000_0 .net *"_ivl_38", 0 0, L_0x12e6bf0;  1 drivers
v0x12e31f0_0 .net *"_ivl_4", 0 0, L_0x12e5910;  1 drivers
v0x12e32d0_0 .net *"_ivl_40", 0 0, L_0x12e6db0;  1 drivers
v0x12e33b0_0 .net *"_ivl_42", 0 0, L_0x12e6e20;  1 drivers
v0x12e3490_0 .net *"_ivl_6", 0 0, L_0x12e5980;  1 drivers
v0x12e3570_0 .net *"_ivl_8", 0 0, L_0x12e5ac0;  1 drivers
v0x12e3650_0 .net "a", 0 0, v0x12e1910_0;  alias, 1 drivers
v0x12e36f0_0 .net "b", 0 0, v0x12e19b0_0;  alias, 1 drivers
v0x12e37e0_0 .net "c", 0 0, v0x12e1a50_0;  alias, 1 drivers
v0x12e38d0_0 .net "d", 0 0, v0x12e1bc0_0;  alias, 1 drivers
v0x12e39c0_0 .net "out", 0 0, L_0x12e6ff0;  alias, 1 drivers
S_0x12e3b20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x12b32e0;
 .timescale -12 -12;
E_0x12ade40 .event anyedge, v0x12e47d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12e47d0_0;
    %nor/r;
    %assign/vec4 v0x12e47d0_0, 0;
    %wait E_0x12ade40;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12e0e50;
T_3 ;
    %fork t_1, S_0x12e10f0;
    %jmp t_0;
    .scope S_0x12e10f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e1350_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12e1bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e1a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e19b0_0, 0;
    %assign/vec4 v0x12e1910_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12989f0;
    %load/vec4 v0x12e1350_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12e1350_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12e1bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e1a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e19b0_0, 0;
    %assign/vec4 v0x12e1910_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x12ae2f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x12e1730;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12ae0a0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x12e1910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e19b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12e1a50_0, 0;
    %assign/vec4 v0x12e1bc0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x12e0e50;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x12b32e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e44b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e47d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x12b32e0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x12e44b0_0;
    %inv;
    %store/vec4 v0x12e44b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x12b32e0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12e1b20_0, v0x12e4930_0, v0x12e42d0_0, v0x12e4370_0, v0x12e4410_0, v0x12e4550_0, v0x12e4690_0, v0x12e45f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x12b32e0;
T_7 ;
    %load/vec4 v0x12e4730_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x12e4730_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12e4730_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x12e4730_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12e4730_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12e4730_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12e4730_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x12b32e0;
T_8 ;
    %wait E_0x12ae0a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12e4730_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e4730_0, 4, 32;
    %load/vec4 v0x12e4870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12e4730_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e4730_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12e4730_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e4730_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x12e4690_0;
    %load/vec4 v0x12e4690_0;
    %load/vec4 v0x12e45f0_0;
    %xor;
    %load/vec4 v0x12e4690_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x12e4730_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e4730_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x12e4730_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e4730_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can5_depth0/human/kmap2/iter0/response4/top_module.sv";
