\relax 
\providecommand\hyper@newdestlabel[2]{}
\providecommand\HyField@AuxAddToFields[1]{}
\providecommand\HyField@AuxAddToCoFields[2]{}
\providecommand\BKM@entry[2]{}
\bibstyle{unsrtnat}
\providecommand\@newglossary[4]{}
\@newglossary{main}{glg}{gls}{glo}
\@newglossary{acronym}{alg}{acr}{acn}
\@newglossary{notation}{nlg}{not}{ntn}
\providecommand\@glsorder[1]{}
\providecommand\@istfilename[1]{}
\@istfilename{thesis_jpm_22.5G_MPG_3nm.xdy}
\@glsorder{word}
\@writefile{toc}{\setcounter {tocdepth}{-1}}
\BKM@entry{id=1,dest={636861707465722A2E38},srcline={177}}{5C3337365C3337375C303030435C3030306F5C3030306E5C303030745C303030655C3030306E5C303030745C30303073}
\@writefile{toc}{\contentsline {chapter}{Contents}{vii}{chapter*.8}\protected@file@percent }
\BKM@entry{id=2,dest={636861707465722A2E39},srcline={180}}{5C3337365C3337375C3030304C5C303030695C303030735C303030745C3030305C3034305C3030306F5C303030665C3030305C3034305C303030465C303030695C303030675C303030755C303030725C303030655C30303073}
\citation{maymandi2003digitally}
\citation{Angeli_2018}
\citation{Ramazanoglu2018switched}
\@writefile{toc}{\contentsline {chapter}{List of Figures}{x}{chapter*.9}\protected@file@percent }
\BKM@entry{id=3,dest={636861707465722A2E3130},srcline={183}}{5C3337365C3337375C3030304C5C303030695C303030735C303030745C3030305C3034305C3030306F5C303030665C3030305C3034305C303030545C303030615C303030625C3030306C5C303030655C30303073}
\@writefile{toc}{\contentsline {chapter}{List of Tables}{xii}{chapter*.10}\protected@file@percent }
\BKM@entry{id=4,dest={636861707465722E31},srcline={192}}{5C3337365C3337375C303030495C3030306E5C303030745C303030725C3030306F5C303030645C303030755C303030635C303030745C303030695C3030306F5C3030306E}
\citation{horowitz2005scaling,seok2010progress}
\citation{consultancy2024data}
\citation{lee2011self,nakamura2022high}
\citation{Razavi2009PLL}
\citation{loke2019nanoscale,caignet2001challenge}
\@writefile{toc}{\setcounter {tocdepth}{5}}
\@writefile{toc}{\contentsline {chapter}{\numberline {1}Introduction}{1}{chapter.1}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\BKM@entry{id=5,dest={636861707465722E32},srcline={196}}{5C3337365C3337375C303030535C303030745C303030615C303030745C303030655C3030305C3034305C3030306F5C303030665C3030305C3034305C303030745C303030685C303030655C3030305C3034305C303030415C303030725C30303074}
\BKM@entry{id=6,dest={73656374696F6E2E322E31},srcline={2}}{5C3337365C3337375C3030304D5C303030755C3030306C5C303030745C303030695C3030302D5C303030505C303030685C303030615C303030735C303030655C3030305C3034305C303030475C303030655C3030306E5C303030655C303030725C303030615C303030745C303030695C3030306F5C3030306E5C3030305C3034305C303030545C303030655C303030635C303030685C3030306E5C303030695C303030715C303030755C303030655C303030735C3030305C3034305C303030615C303030745C3030305C3034305C3030306D5C3030306D5C3030302D5C303030575C303030615C303030765C303030655C3030305C3034305C303030465C303030725C303030655C303030715C303030755C303030655C3030306E5C303030635C303030695C303030655C30303073}
\BKM@entry{id=7,dest={73756273656374696F6E2E322E312E31},srcline={5}}{5C3337365C3337375C303030445C3030304C5C3030304C5C3030302D5C303030625C303030615C303030735C303030655C303030645C3030305C3034305C303030675C303030655C3030306E5C303030655C303030725C303030615C303030745C303030695C3030306F5C3030306E}
\citation{Wang2021JSSC}
\citation{Mishra2022ISSCC}
\BKM@entry{id=8,dest={73756273656374696F6E2E322E312E32},srcline={11}}{5C3337365C3337375C303030525C303030695C3030306E5C303030675C3030305C3034305C3030306F5C303030735C303030635C303030695C3030306C5C3030306C5C303030615C303030745C3030306F5C303030725C303030735C3030305C3034305C303030615C3030306E5C303030645C3030305C3034305C303030695C3030306E5C3030306A5C303030655C303030635C303030745C303030695C3030306F5C3030306E5C3030305C3034305C3030306C5C3030306F5C303030635C3030306B5C303030695C3030306E5C30303067}
\citation{Wang2021JSSC}
\citation{Wang2021JSSC}
\citation{Wang2025ArXiv}
\BKM@entry{id=9,dest={73756273656374696F6E2E322E312E33},srcline={18}}{5C3337365C3337375C303030505C303030685C303030615C303030735C303030655C3030305C3034305C303030695C3030306E5C303030745C303030655C303030725C303030705C3030306F5C3030306C5C303030615C303030745C303030695C3030306F5C3030306E}
\citation{Mishra2022ISSCC}
\citation{Mohapatra2024ISSCC}
\citation{Lu2022JSSC}
\@writefile{toc}{\contentsline {chapter}{\numberline {2}State of the Art}{2}{chapter.2}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {2.1}Multi-Phase Generation Techniques at mm-Wave Frequencies}{2}{section.2.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.1}DLL-based generation}{2}{subsection.2.1.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.2}Ring oscillators and injection locking}{2}{subsection.2.1.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.3}Phase interpolation}{2}{subsection.2.1.3}\protected@file@percent }
\BKM@entry{id=10,dest={73656374696F6E2E322E32},srcline={26}}{5C3337365C3337375C303030505C303030725C3030306F5C303030675C303030725C303030615C3030306D5C3030306D5C303030615C303030625C3030306C5C303030655C3030305C3034305C303030445C303030655C3030306C5C303030615C303030795C3030305C3034305C303030455C3030306C5C303030655C3030306D5C303030655C3030306E5C303030745C30303073}
\citation{horowitz2005scaling,caignet2001challenge,lee2011self,Park2021,abdulrazzaq2016review}
\BKM@entry{id=11,dest={73756273656374696F6E2E322E322E31},srcline={29}}{5C3337365C3337375C303030435C303030755C303030725C303030725C303030655C3030306E5C303030745C3030302D5C303030735C303030745C303030615C303030725C303030765C303030655C303030645C3030305C3034305C303030645C303030655C3030306C5C303030615C303030795C3030305C3034305C303030655C3030306C5C303030655C3030306D5C303030655C3030306E5C303030745C30303073}
\citation{maymandi2003digitally}
\citation{Batur2015high}
\citation{Seraj2015new}
\citation{maymandi2005monotonic,yao2011}
\citation{Heck2015optimization}
\@writefile{toc}{\contentsline {section}{\numberline {2.2}Programmable Delay Elements}{3}{section.2.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.1}Current-starved delay elements}{3}{subsection.2.2.1}\protected@file@percent }
\citation{Heck2015optimization}
\citation{maymandi2003digitally}
\citation{maymandi2003digitally}
\BKM@entry{id=12,dest={73756273656374696F6E2E322E322E32},srcline={55}}{5C3337365C3337375C303030535C303030685C303030755C3030306E5C303030745C3030305C3034305C303030435C303030615C303030705C303030615C303030635C303030695C303030745C3030306F5C30303072}
\citation{andreani1998shunt}
\citation{pao2005portable}
\citation{Angeli_2018}
\citation{Angeli_2018}
\citation{Ramazanoglu2018switched}
\BKM@entry{id=13,dest={73656374696F6E2E322E33},srcline={70}}{5C3337365C3337375C303030535C303030745C303030615C303030745C303030655C3030302D5C3030306F5C303030665C3030302D5C303030745C303030685C303030655C3030302D5C303030415C303030725C303030745C3030305C3034305C3030306F5C303030765C303030655C303030725C303030765C303030695C303030655C30303077}
\@writefile{lof}{\contentsline {figure}{\numberline {2.1}{\ignorespaces Example of a \gls {csi} delay element in 180\,nm CMOS. Replicated from~\cite {maymandi2003digitally}}}{4}{figure.caption.11}\protected@file@percent }
\providecommand*\caption@xref[2]{\@setref\relax\@undefined{#1}}
\newlabel{fig:csi_delay_eg}{{2.1}{4}{Example of a \gls {csi} delay element in 180\,nm CMOS. Replicated from~\protect \cite {maymandi2003digitally}}{figure.caption.11}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.2}Shunt Capacitor}{4}{subsection.2.2.2}\protected@file@percent }
\citation{Mishra2022ISSCC}
\citation{Chen2020VLSIC}
\citation{Tian2025ISSCC}
\citation{Chen2020VLSIC}
\citation{Mohapatra2024ISSCC}
\citation{Tian2025ISSCC}
\citation{Lu2022JSSC}
\citation{Chen2018ISSCC}
\citation{Song2019CICC}
\citation{Chen2020VLSIC}
\citation{Wang2021JSSC}
\citation{Lu2022JSSC}
\citation{Mishra2022ISSCC}
\citation{Mohapatra2024ISSCC}
\citation{Tian2025ISSCC}
\@writefile{lof}{\contentsline {figure}{\numberline {2.2}{\ignorespaces Example of a SCI delay element. Replicated from~\cite {Angeli_2018}}}{5}{figure.caption.12}\protected@file@percent }
\newlabel{fig:sci_delay_eg}{{2.2}{5}{Example of a SCI delay element. Replicated from~\protect \cite {Angeli_2018}}{figure.caption.12}{}}
\@writefile{toc}{\contentsline {section}{\numberline {2.3}State-of-the-Art overview}{5}{section.2.3}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {2.1}{\ignorespaces Comparison of Multi-Phase Clock Generators and Delay Elements.}}{5}{table.caption.13}\protected@file@percent }
\newlabel{tab:sota_summary_enhanced}{{2.1}{5}{Comparison of Multi-Phase Clock Generators and Delay Elements}{table.caption.13}{}}
\BKM@entry{id=14,dest={636861707465722E33},srcline={200}}{5C3337365C3337375C3030304D5C303030615C303030745C303030655C303030725C303030695C303030615C3030306C5C303030735C3030305C3034305C303030615C3030306E5C303030645C3030305C3034305C3030304D5C303030655C303030745C303030685C3030306F5C303030645C30303073}
\BKM@entry{id=15,dest={73656374696F6E2E332E31},srcline={1}}{5C3337365C3337375C3030304D5C303030615C303030745C303030655C303030725C303030695C303030615C3030306C5C303030735C3030305C3034305C303030615C3030306E5C303030645C3030305C3034305C3030304D5C303030655C303030745C303030685C3030306F5C303030645C30303073}
\BKM@entry{id=16,dest={73756273656374696F6E2E332E312E31},srcline={3}}{5C3337365C3337375C303030505C303030725C3030306F5C303030635C303030655C303030735C303030735C3030305C3034305C303030545C303030655C303030635C303030685C3030306E5C3030306F5C3030306C5C3030306F5C303030675C303030795C3030305C3034305C303030615C3030306E5C303030645C3030305C3034305C3030304F5C303030705C303030655C303030725C303030615C303030745C303030695C3030306E5C303030675C3030305C3034305C303030435C3030306F5C3030306E5C303030645C303030695C303030745C303030695C3030306F5C3030306E5C30303073}
\BKM@entry{id=17,dest={73756273656374696F6E2E332E312E32},srcline={9}}{5C3337365C3337375C303030545C303030615C303030725C303030675C303030655C303030745C3030305C3034305C303030535C303030705C303030655C303030635C303030695C303030665C303030695C303030635C303030615C303030745C303030695C3030306F5C3030306E5C30303073}
\BKM@entry{id=18,dest={73756273656374696F6E2E332E312E33},srcline={19}}{5C3337365C3337375C303030445C303030695C303030675C303030695C303030745C303030615C3030306C5C3030305C3034305C303030435C303030615C3030306C5C303030695C303030625C303030725C303030615C303030745C303030695C3030306F5C3030306E5C3030305C3034305C3030304C5C3030306F5C3030306F5C30303070}
\BKM@entry{id=19,dest={73756273656374696F6E2E332E312E34},srcline={28}}{5C3337365C3337375C303030535C303030695C3030306D5C303030755C3030306C5C303030615C303030745C303030695C3030306F5C3030306E5C3030305C3034305C303030465C303030725C303030615C3030306D5C303030655C303030775C3030306F5C303030725C3030306B}
\citation{CadenceVirtuosoIC231ISR13}
\citation{RedHatExceedTurboX}
\@writefile{toc}{\contentsline {chapter}{\numberline {3}Materials and Methods}{6}{chapter.3}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {3.1}Materials and Methods}{6}{section.3.1}\protected@file@percent }
\newlabel{sec:mat_methods}{{3.1}{6}{Materials and Methods}{section.3.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1.1}Process Technology and Operating Conditions}{6}{subsection.3.1.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1.2}Target Specifications}{6}{subsection.3.1.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1.3}Digital Calibration Loop}{6}{subsection.3.1.3}\protected@file@percent }
\newlabel{sec:methods_digital_loop}{{3.1.3}{6}{Digital Calibration Loop}{subsection.3.1.3}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1.4}Simulation Framework}{6}{subsection.3.1.4}\protected@file@percent }
\BKM@entry{id=20,dest={73756273656374696F6E2E332E312E35},srcline={40}}{5C3337365C3337375C303030445C303030615C303030745C303030615C3030305C3034305C303030505C3030306F5C303030735C303030745C3030302D5C303030505C303030725C3030306F5C303030635C303030655C303030735C303030735C303030695C3030306E5C30303067}
\citation{OriginLab2025}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1.5}Data Post-Processing}{7}{subsection.3.1.5}\protected@file@percent }
\BKM@entry{id=21,dest={636861707465722E34},srcline={204}}{5C3337365C3337375C303030525C303030655C303030735C303030755C3030306C5C303030745C303030735C3030305C3034305C303030615C3030306E5C303030645C3030305C3034305C303030445C303030695C303030735C303030635C303030755C303030735C303030735C303030695C3030306F5C3030306E}
\BKM@entry{id=22,dest={73656374696F6E2E342E31},srcline={2}}{5C3337365C3337375C303030505C303030725C303030655C303030765C303030695C3030306F5C303030755C303030735C3030305C3034305C303030435C3030306C5C3030306F5C303030635C3030306B5C3030305C3034305C303030445C303030655C303030735C3030306B5C303030655C303030775C3030305C3034305C303030495C3030306D5C303030705C3030306C5C303030655C3030306D5C303030655C3030306E5C303030745C303030615C303030745C303030695C3030306F5C3030306E5C3030303A5C3030305C3034305C303030435C303030755C303030725C303030725C303030655C3030306E5C303030745C3030302D5C303030535C303030745C303030615C303030725C303030765C303030655C303030645C3030305C3034305C303030445C303030655C3030306C5C303030615C303030795C3030305C3034305C303030535C303030745C303030615C303030675C30303065}
\BKM@entry{id=23,dest={73656374696F6E2E342E32},srcline={19}}{5C3337365C3337375C303030565C303030655C303030725C303030695C3030306C5C3030306F5C303030675C3030302D5C303030415C3030305C3034305C303030495C3030306D5C303030705C3030306C5C303030655C3030306D5C303030655C3030306E5C303030745C303030615C303030745C303030695C3030306F5C3030306E5C3030305C3034305C3030306F5C303030665C3030305C3034305C303030745C303030685C303030655C3030305C3034305C303030745C303030755C3030306E5C303030695C3030306E5C303030675C3030305C3034305C3030306D5C303030655C303030635C303030685C303030615C3030306E5C303030695C303030735C3030306D}
\@writefile{toc}{\contentsline {chapter}{\numberline {4}Results and Discussion}{8}{chapter.4}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {4.1}Previous Clock Deskew Implementation: Current-Starved Delay Stage}{8}{section.4.1}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {4.2}Verilog-A Implementation of the tuning mechanism}{8}{section.4.2}\protected@file@percent }
\newlabel{sec:RTL_tuning}{{4.2}{8}{Verilog-A Implementation of the tuning mechanism}{section.4.2}{}}
\BKM@entry{id=24,dest={73756273656374696F6E2E342E322E31},srcline={27}}{5C3337365C3337375C303030425C303030655C303030685C303030615C303030765C303030695C3030306F5C303030755C303030725C303030615C3030306C5C3030305C3034305C303030545C303030755C3030306E5C303030695C3030306E5C303030675C3030305C3034305C3030304D5C3030306F5C303030645C303030655C3030306C5C303030735C3030305C3034305C303030495C3030306D5C303030705C3030306C5C303030655C3030306D5C303030655C3030306E5C303030745C303030655C303030645C3030305C3034305C303030695C3030306E5C3030305C3034305C303030565C303030655C303030725C303030695C3030306C5C3030306F5C303030675C3030302D5C30303041}
\BKM@entry{id=25,dest={73756273756273656374696F6E2E342E322E312E31},srcline={41}}{5C3337365C3337375C303030435C3030306F5C303030615C303030725C303030735C303030655C3030305C3034305C303030735C303030775C303030695C303030745C303030635C303030685C303030655C303030645C3034305C3032335C303030635C303030615C303030705C303030615C303030635C303030695C303030745C3030306F5C303030725C3030305C3034305C303030745C303030755C3030306E5C303030655C303030725C3030305C3034305C3030305C3035305C303030675C303030655C3030306E5C303030655C303030725C303030695C303030635C3030305C3133375C303030635C303030615C303030705C3030305C3133375C303030745C303030755C3030306E5C303030655C303030725C3030305C303531}
\BKM@entry{id=26,dest={7061726167726170682E342E322E312E312E31},srcline={43}}{5C3337365C3337375C303030495C3030306E5C303030745C303030655C303030725C303030665C303030615C303030635C303030655C3030303A}
\BKM@entry{id=27,dest={7061726167726170682E342E322E312E312E32},srcline={49}}{5C3337365C3337375C303030415C3030306C5C303030675C3030306F5C303030725C303030695C303030745C303030685C3030306D5C3030303A}
\BKM@entry{id=28,dest={73756273756273656374696F6E2E342E322E312E32},srcline={67}}{5C3337365C3337375C3030305C3035305C3030304F5C303030705C303030745C303030695C3030306F5C3030306E5C303030615C3030306C5C3030305C3035315C3030305C3034305C303030465C303030695C3030306E5C303030655C3030305C3034305C303030625C303030695C303030615C303030735C3030302D5C303030765C3030306F5C3030306C5C303030745C303030615C303030675C303030655C3030305C3034305C303030745C303030755C3030306E5C303030655C303030725C3030305C3034305C3030305C3035305C303030675C303030655C3030306E5C303030655C303030725C303030695C303030635C3030305C3133375C303030765C303030625C3030305C3133375C303030745C303030755C3030306E5C303030655C303030725C3030305C303531}
\BKM@entry{id=29,dest={7061726167726170682E342E322E312E322E31},srcline={69}}{5C3337365C3337375C303030495C3030306E5C303030745C303030655C303030725C303030665C303030615C303030635C303030655C3030303A}
\BKM@entry{id=30,dest={7061726167726170682E342E322E312E322E32},srcline={77}}{5C3337365C3337375C303030415C3030306C5C303030675C3030306F5C303030725C303030695C303030745C303030685C3030306D5C3030303A}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.2.1}Behavioural Tuning Models Implemented in Verilog-A}{9}{subsection.4.2.1}\protected@file@percent }
\newlabel{sec:Verilog-A_tuners}{{4.2.1}{9}{Behavioural Tuning Models Implemented in Verilog-A}{subsection.4.2.1}{}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {4.2.1.1}Coarse switched–capacitor tuner (\texttt  {generic\_cap\_tuner})}{9}{subsubsection.4.2.1.1}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {4.2.1.1.1}Interface:}{9}{paragraph.4.2.1.1.1}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {4.2.1.1.2}Algorithm:}{9}{paragraph.4.2.1.1.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {4.2.1.2}(Optional) Fine bias-voltage tuner (\texttt  {generic\_vb\_tuner})}{9}{subsubsection.4.2.1.2}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {4.2.1.2.1}Interface:}{9}{paragraph.4.2.1.2.1}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {4.2.1.2.2}Algorithm:}{9}{paragraph.4.2.1.2.2}\protected@file@percent }
\BKM@entry{id=31,dest={73756273756273656374696F6E2E342E322E312E33},srcline={101}}{5C3337365C3337375C303030485C303030695C303030655C303030725C303030615C303030725C303030635C303030685C303030795C3030305C3034305C303030615C3030306E5C303030645C3030305C3034305C303030695C3030306E5C303030745C303030655C303030725C303030615C303030635C303030745C303030695C3030306F5C3030306E}
\BKM@entry{id=32,dest={73656374696F6E2E342E33},srcline={132}}{5C3337365C3337375C303030455C303030785C303030705C3030306C5C3030306F5C303030725C303030655C303030645C3030305C3034305C3030304D5C303030655C303030745C303030685C3030306F5C303030645C3030306F5C3030306C5C3030306F5C303030675C303030695C303030655C303030735C3030305C3034305C303030665C3030306F5C303030725C3030305C3034305C3030304D5C303030755C3030306C5C303030745C303030695C3034305C3032315C303030505C303030685C303030615C303030735C303030655C3030305C3034305C303030435C3030306C5C3030306F5C303030635C3030306B5C3030305C3034305C303030475C303030655C3030306E5C303030655C303030725C303030615C303030745C303030695C3030306F5C3030306E}
\BKM@entry{id=33,dest={73756273656374696F6E2E342E332E31},srcline={136}}{5C3337365C3337375C303030535C303030775C303030695C303030745C303030635C303030685C303030655C303030645C3030305C3034305C303030435C303030615C303030705C303030615C303030635C303030695C303030745C3030306F5C303030725C3030305C3034305C303030445C303030655C3030306C5C303030615C303030795C3030305C3034305C303030455C3030306C5C303030655C3030306D5C303030655C3030306E5C30303074}
\citation{Ramazanoglu2018switched}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {4.2.1.3}Hierarchy and interaction}{10}{subsubsection.4.2.1.3}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {4.3}Explored Methodologies for Multi‑Phase Clock Generation}{10}{section.4.3}\protected@file@percent }
\newlabel{sec:methodology}{{4.3}{10}{Explored Methodologies for Multi‑Phase Clock Generation}{section.4.3}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3.1}Switched Capacitor Delay Element}{10}{subsection.4.3.1}\protected@file@percent }
\newlabel{sec:switched_cap}{{4.3.1}{10}{Switched Capacitor Delay Element}{subsection.4.3.1}{}}
\citation{Ramazanoglu2018switched}
\citation{Ramazanoglu2018switched}
\BKM@entry{id=34,dest={73756273656374696F6E2E342E332E32},srcline={155}}{5C3337365C3337375C303030505C303030685C303030615C303030735C303030655C3034305C3032315C303030495C3030306E5C303030745C303030655C303030725C303030705C3030306F5C3030306C5C303030615C303030745C3030306F5C303030725C3030305C3034305C303030775C303030695C303030745C303030685C3030305C3034305C303030545C303030755C3030306E5C303030615C303030625C3030306C5C303030655C3030305C3034305C303030435C303030615C303030705C303030615C303030635C303030695C303030745C303030615C3030306E5C303030635C303030655C3030305C3034305C303030615C3030306E5C303030645C3030305C3034305C303030535C303030755C303030705C303030705C3030306C5C303030795C3030305C3034305C303030425C303030695C303030615C303030735C303030695C3030306E5C30303067}
\@writefile{lof}{\contentsline {figure}{\numberline {4.1}{\ignorespaces Switched capacitor delay element with rising and falling edge modulation. Adapted from \cite  {Ramazanoglu2018switched}}}{11}{figure.caption.14}\protected@file@percent }
\newlabel{fig:switched_cap_delay_element}{{4.1}{11}{Switched capacitor delay element with rising and falling edge modulation. Adapted from \cite {Ramazanoglu2018switched}}{figure.caption.14}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3.2}Phase‑Interpolator with Tunable Capacitance and Supply Biasing}{11}{subsection.4.3.2}\protected@file@percent }
\newlabel{sec:pi_cap_supply}{{4.3.2}{11}{Phase‑Interpolator with Tunable Capacitance and Supply Biasing}{subsection.4.3.2}{}}
\BKM@entry{id=35,dest={73756273656374696F6E2E342E332E33},srcline={183}}{5C3337365C3337375C303030445C303030755C303030745C303030795C3030302D5C303030435C303030795C303030635C3030306C5C303030655C3030305C3034305C303030435C3030306F5C303030725C303030725C303030655C303030635C303030745C303030695C3030306F5C3030306E5C3030305C3034305C303030545C303030655C303030635C303030685C3030306E5C303030695C303030715C303030755C303030655C30303073}
\@writefile{lof}{\contentsline {figure}{\numberline {4.2}{\ignorespaces Phase interpolator with tunable capacitance and supply biasing.}}{12}{figure.caption.15}\protected@file@percent }
\newlabel{fig:PI_1_schematic}{{4.2}{12}{Phase interpolator with tunable capacitance and supply biasing}{figure.caption.15}{}}
\BKM@entry{id=36,dest={73756273656374696F6E2E342E332E34},srcline={192}}{5C3337365C3337375C303030325C3030302D5C303030735C303030745C303030615C303030675C303030655C3030305C3034305C303030535C303030755C303030705C303030705C3030306C5C303030795C3030302D5C303030425C303030695C303030615C303030735C3030305C3034305C303030465C303030695C3030306E5C303030655C3030302D5C303030545C303030755C3030306E5C303030695C3030306E5C303030675C3030305C3034305C303030565C303030615C303030725C303030695C303030615C3030306E5C30303074}
\BKM@entry{id=37,dest={73756273656374696F6E2E342E332E35},srcline={199}}{5C3337365C3337375C303030435C303030755C303030725C303030725C303030655C3030306E5C303030745C3034305C3032315C303030535C303030745C303030615C303030725C303030765C303030655C303030645C3030305C3034305C303030495C3030306E5C303030765C303030655C303030725C303030745C303030655C303030725C3030305C3034305C303030465C303030695C3030306E5C303030655C3030305C3034305C303030545C303030755C3030306E5C303030695C3030306E5C303030675C3030305C3034305C3030305C3035305C303030525C303030655C303030765C303030695C303030735C303030695C303030745C303030655C303030645C3030305C303531}
\BKM@entry{id=38,dest={73756273656374696F6E2E342E332E36},srcline={204}}{5C3337365C3337375C303030505C303030685C303030615C303030735C303030655C3030305C3034305C303030695C3030306E5C303030745C303030655C303030725C303030705C3030306F5C3030306C5C303030615C303030745C303030695C3030306F5C3030306E5C3030305C3034305C303030635C303030685C303030615C3030306C5C3030306C5C303030655C3030306E5C303030675C303030655C30303073}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3.3}Duty-Cycle Correction Techniques}{13}{subsection.4.3.3}\protected@file@percent }
\newlabel{sec:dcc}{{4.3.3}{13}{Duty-Cycle Correction Techniques}{subsection.4.3.3}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3.4}2-stage Supply-Bias Fine-Tuning Variant}{13}{subsection.4.3.4}\protected@file@percent }
\newlabel{sec:VCC_finetune}{{4.3.4}{13}{2-stage Supply-Bias Fine-Tuning Variant}{subsection.4.3.4}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3.5}Current‑Starved Inverter Fine Tuning (Revisited)}{13}{subsection.4.3.5}\protected@file@percent }
\newlabel{sec:csi}{{4.3.5}{13}{Current‑Starved Inverter Fine Tuning (Revisited)}{subsection.4.3.5}{}}
\BKM@entry{id=39,dest={73756273756273656374696F6E2E342E332E362E31},srcline={208}}{5C3337365C3337375C303030455C303030645C303030675C303030655C3034305C3032315C3030304F5C303030765C303030655C303030725C3030306C5C303030615C303030705C3030305C3034305C303030435C3030306F5C3030306E5C303030735C303030745C303030725C303030615C303030695C3030306E5C303030745C3030305C3034305C303030615C3030306E5C303030645C3030305C3034305C303030495C303030745C303030735C3030305C3034305C303030435C3030306F5C3030306E5C303030735C303030655C303030715C303030755C303030655C3030306E5C303030635C303030655C30303073}
\citation{Razavi2023PI}
\BKM@entry{id=40,dest={7061726167726170682E342E332E362E312E31},srcline={229}}{5C3337365C3337375C303030415C303030725C303030655C303030615C3030305C3034305C303030705C303030655C3030306E5C303030615C3030306C5C303030745C30303079}
\BKM@entry{id=41,dest={7061726167726170682E342E332E362E312E32},srcline={255}}{5C3337365C3337375C3030304A5C303030695C303030745C303030745C303030655C30303072}
\citation{TektronixJitterPrimer2012}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3.6}Phase interpolation challenges}{14}{subsection.4.3.6}\protected@file@percent }
\newlabel{sec:PI_challenges}{{4.3.6}{14}{Phase interpolation challenges}{subsection.4.3.6}{}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {4.3.6.1}Edge‑Overlap Constraint and Its Consequences}{14}{subsubsection.4.3.6.1}\protected@file@percent }
\newlabel{eq:overlap}{{4.1}{14}{Edge‑Overlap Constraint and Its Consequences}{equation.4.3.1}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {4.3.6.1.1}Area penalty}{14}{paragraph.4.3.6.1.1}\protected@file@percent }
\newlabel{eq:C_shunt_area}{{4.3.6.1.1}{14}{Area penalty}{paragraph.4.3.6.1.1}{}}
\newlabel{eq:C_shunt}{{4.3.6.1.1}{14}{Area penalty}{paragraph.4.3.6.1.1}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {4.3.6.1.2}Jitter}{14}{paragraph.4.3.6.1.2}\protected@file@percent }
\BKM@entry{id=42,dest={73756273756273656374696F6E2E342E332E362E32},srcline={279}}{5C3337365C3337375C303030465C303030655C303030655C303030645C3030302D5C303030665C3030306F5C303030725C303030775C303030615C303030725C303030645C3030305C3034305C303030745C303030655C303030635C303030685C3030306E5C303030695C303030715C303030755C30303065}
\BKM@entry{id=43,dest={73756273656374696F6E2E342E332E37},srcline={286}}{5C3337365C3337375C303030385C3030302D5C303030705C303030685C303030615C303030735C303030655C3030305C3034305C303030675C303030655C3030306E5C303030655C303030725C303030615C303030745C303030695C3030306F5C3030306E5C3030305C3034305C303030755C303030735C303030695C3030306E5C303030675C3030305C3034305C303030665C303030655C303030655C303030645C3030302D5C303030665C3030306F5C303030725C303030775C303030615C303030725C303030645C303030695C3030306E5C30303067}
\BKM@entry{id=44,dest={73756273656374696F6E2E342E332E38},srcline={293}}{5C3337365C3337375C303030335C3030305C3034305C3030306E5C3030306D5C3030305C3034305C303030505C3030306F5C303030725C303030745C303030695C3030306E5C30303067}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {4.3.6.2}Feed-forward technique}{15}{subsubsection.4.3.6.2}\protected@file@percent }
\newlabel{sec:feedforward}{{4.3.6.2}{15}{Feed-forward technique}{subsubsection.4.3.6.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3.7}8-phase generation using feed-forwarding}{15}{subsection.4.3.7}\protected@file@percent }
\newlabel{sec:8phase_FF}{{4.3.7}{15}{8-phase generation using feed-forwarding}{subsection.4.3.7}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3.8}3 nm Porting}{15}{subsection.4.3.8}\protected@file@percent }
\newlabel{sec:3nm_porting}{{4.3.8}{15}{3 nm Porting}{subsection.4.3.8}{}}
\BKM@entry{id=45,dest={73756273656374696F6E2E342E332E39},srcline={301}}{5C3337365C3337375C303030465C303030725C303030655C303030715C303030755C303030655C3030306E5C303030635C303030795C3030305C3034305C303030725C303030615C3030306E5C303030675C303030655C3030305C3034305C303030695C3030306E5C303030635C303030725C303030655C303030615C303030735C303030655C3030305C3034305C303030745C3030306F5C3030305C3034305C303030315C303030315C3030305C3034305C303030475C303030485C3030307A5C3030305C3034305C3030302D5C3030305C3034305C303030325C303030325C3030302E5C303030355C3030305C3034305C303030475C303030485C3030307A}
\BKM@entry{id=46,dest={73756273756273656374696F6E2E342E332E392E31},srcline={326}}{5C3337365C3337375C303030435C303030615C303030705C303030615C303030635C303030695C303030745C303030615C3030306E5C303030635C303030655C3030305C3034305C303030625C303030615C3030306E5C3030306B5C3030305C3034305C303030625C303030655C303030685C303030615C303030765C303030695C3030306F5C303030725C3030305C3034305C303030615C3030306E5C303030645C3030305C3034305C303030645C303030755C303030745C303030795C3034305C3032315C303030635C303030795C303030635C3030306C5C303030655C3030305C3034305C303030645C303030695C303030735C303030745C3030306F5C303030725C303030745C303030695C3030306F5C3030306E}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3.9}Frequency range increase to 11~GHz - 22.5~GHz}{16}{subsection.4.3.9}\protected@file@percent }
\newlabel{sec:freq_range}{{4.3.9}{16}{Frequency range increase to 11~GHz - 22.5~GHz}{subsection.4.3.9}{}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {4.3.9.1}Capacitance bank behavior and duty‑cycle distortion}{16}{subsubsection.4.3.9.1}\protected@file@percent }
\newlabel{fig:FF_8out_CSI_dynamicTuning_PVT}{{4.3a}{17}{Verilog-A tuning of the 8-phase feed-forward architecture across different PVT corners. The coarse tuning block is recalled when the fine-tuning is insufficient to achieve the target phase}{figure.caption.16}{}}
\newlabel{sub@fig:FF_8out_CSI_dynamicTuning_PVT}{{a}{17}{Verilog-A tuning of the 8-phase feed-forward architecture across different PVT corners. The coarse tuning block is recalled when the fine-tuning is insufficient to achieve the target phase}{figure.caption.16}{}}
\newlabel{fig:FF_CapDCD}{{4.3b}{17}{Duty-cycle distortion caused by the voltage-dependent capacitance of the MOS-based capacitor bank. The wave mid-point is shifted away from half-supply, leading to a perceived DCD}{figure.caption.16}{}}
\newlabel{sub@fig:FF_CapDCD}{{b}{17}{Duty-cycle distortion caused by the voltage-dependent capacitance of the MOS-based capacitor bank. The wave mid-point is shifted away from half-supply, leading to a perceived DCD}{figure.caption.16}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.3}{\ignorespaces Dynamic tuning and duty-cycle distortion in the feed-forward architecture}}{17}{figure.caption.16}\protected@file@percent }
\newlabel{fig:FF_tuning_and_dcd}{{4.3}{17}{Dynamic tuning and duty-cycle distortion in the feed-forward architecture}{figure.caption.16}{}}
\BKM@entry{id=47,dest={73756273656374696F6E2E342E332E3130},srcline={368}}{5C3337365C3337375C303030505C303030615C303030725C303030615C303030735C303030695C303030745C303030695C303030635C3030305C3034305C303030425C303030615C303030635C3030306B5C3030302D5C303030415C3030306E5C3030306E5C3030306F5C303030745C303030615C303030745C303030695C3030306F5C3030306E5C3030305C3034305C303030535C303030745C303030725C303030615C303030745C303030655C303030675C30303079}
\newlabel{fig:cap_vs_codes}{{4.4a}{18}{Capacitance step sizes across codes for the three capacitor bank implementations. The Tgate capacitor bank exhibits larger step sizes compared to the 2P2N and PNPN banks}{figure.caption.17}{}}
\newlabel{sub@fig:cap_vs_codes}{{a}{18}{Capacitance step sizes across codes for the three capacitor bank implementations. The Tgate capacitor bank exhibits larger step sizes compared to the 2P2N and PNPN banks}{figure.caption.17}{}}
\newlabel{fig:cap_vs_tap_voltage}{{4.4b}{18}{Capacitance values across tap voltages for the three capacitor bank implementations. The Tgate capacitor bank exhibits more consistent capacitance values compared to the 2P2N and PNPN banks}{figure.caption.17}{}}
\newlabel{sub@fig:cap_vs_tap_voltage}{{b}{18}{Capacitance values across tap voltages for the three capacitor bank implementations. The Tgate capacitor bank exhibits more consistent capacitance values compared to the 2P2N and PNPN banks}{figure.caption.17}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3.10}Parasitic Back-Annotation Strategy}{18}{subsection.4.3.10}\protected@file@percent }
\BKM@entry{id=48,dest={73756273656374696F6E2E342E332E3131},srcline={392}}{5C3337365C3337375C303030525C303030655C303030645C303030655C303030735C303030695C303030675C3030306E5C3030305C3034305C303030695C3030306E5C3030305C3034305C303030665C303030615C303030765C3030306F5C303030725C3030305C3034305C3030306F5C303030665C3030305C3034305C303030705C303030755C303030725C303030655C3030305C3034305C303030645C303030655C3030306C5C303030615C303030795C3030305C3034305C303030695C3030306D5C303030705C3030306C5C303030655C3030306D5C303030655C3030306E5C303030745C303030615C303030745C303030695C3030306F5C3030306E}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3.11}Redesign in favor of pure delay implementation}{19}{subsection.4.3.11}\protected@file@percent }
\newlabel{sec:second_redesign}{{4.3.11}{19}{Redesign in favor of pure delay implementation}{subsection.4.3.11}{}}
\BKM@entry{id=49,dest={73656374696F6E2E342E34},srcline={444}}{5C3337365C3337375C303030465C303030695C3030306E5C303030615C3030306C5C3030305C3034305C303030445C303030655C303030735C303030695C303030675C3030306E5C3030305C3034305C303030435C303030685C3030306F5C303030695C303030635C303030655C30303073}
\newlabel{fig:FF_8out_225vs135}{{4.5a}{20}{Conflict between the \ang {270} and \ang {135} phases}{figure.caption.18}{}}
\newlabel{sub@fig:FF_8out_225vs135}{{a}{20}{Conflict between the \ang {270} and \ang {135} phases}{figure.caption.18}{}}
\newlabel{fig:pure_delay}{{4.5b}{20}{Pure-delay DLL architecture}{figure.caption.18}{}}
\newlabel{sub@fig:pure_delay}{{b}{20}{Pure-delay DLL architecture}{figure.caption.18}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.5}{\ignorespaces Feed-forward redesign issues and the pure-delay solution.}}{20}{figure.caption.18}\protected@file@percent }
\newlabel{fig:redesign_summary}{{4.5}{20}{Feed-forward redesign issues and the pure-delay solution}{figure.caption.18}{}}
\@writefile{toc}{\contentsline {section}{\numberline {4.4}Final Design Choices}{20}{section.4.4}\protected@file@percent }
\newlabel{sec:mixF_design}{{4.4}{20}{Final Design Choices}{section.4.4}{}}
\BKM@entry{id=50,dest={73756273656374696F6E2E342E342E31},srcline={464}}{5C3337365C3337375C3030304F5C303030635C303030745C303030615C3030306C5C3030302D5C3030305C3034305C303030615C3030306E5C303030645C3030305C3034305C303030515C303030755C303030615C303030645C3030302D5C303030475C303030655C3030306E5C303030655C303030725C303030615C303030745C3030306F5C303030725C3030305C3034305C303030445C303030655C303030735C303030695C303030675C3030306E5C30303073}
\@writefile{lof}{\contentsline {figure}{\numberline {4.6}{\ignorespaces Final design architecture with three frequency paths: High-Frequency (HF), Mid-Frequency (MF), and Low-Frequency (LF). The input demultiplexer selects the operational mode, while the output multiplexer combines the outputs from the HF and MF/LF paths.}}{21}{figure.caption.19}\protected@file@percent }
\newlabel{fig:mixF_design}{{4.6}{21}{Final design architecture with three frequency paths: High-Frequency (HF), Mid-Frequency (MF), and Low-Frequency (LF). The input demultiplexer selects the operational mode, while the output multiplexer combines the outputs from the HF and MF/LF paths}{figure.caption.19}{}}
\newlabel{sec:demux_mux_design}{{4.4}{21}{}{figure.caption.19}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.4.1}Octal- and Quad-Generator Designs}{21}{subsection.4.4.1}\protected@file@percent }
\newlabel{sec:octal_quad_gen_design}{{4.4.1}{21}{Octal- and Quad-Generator Designs}{subsection.4.4.1}{}}
\BKM@entry{id=51,dest={73756273656374696F6E2E342E342E32},srcline={468}}{5C3337365C3337375C3030304C5C3030306F5C303030775C3030302D5C303030465C303030725C303030655C303030715C303030755C303030655C3030306E5C303030635C303030795C3030305C3034305C303030505C303030615C303030745C303030685C3030305C3034305C3030305C3035305C303030435C3030306C5C3030306F5C303030635C3030306B5C3030305C3034305C303030445C303030695C303030765C303030695C303030645C303030655C303030725C3030305C3035315C3030305C3034305C303030445C303030655C303030735C303030695C303030675C3030306E5C30303073}
\BKM@entry{id=52,dest={73756273756273656374696F6E2E342E342E322E31},srcline={473}}{5C3337365C3337375C303030325C3030302D5C303030735C303030745C303030615C303030675C303030655C3030305C3034305C303030445C303030695C303030765C303030695C303030645C303030655C303030725C3030305C3034305C303030445C303030655C303030735C303030695C303030675C3030306E5C3030305C3034305C303030455C3030306D5C303030705C3030306C5C3030306F5C303030795C303030695C3030306E5C303030675C3030305C3034305C303030505C303030615C303030725C303030615C3030306C5C3030306C5C303030655C3030306C5C3030305C3034305C303030465C3030306C5C303030695C303030705C3030302D5C303030465C3030306C5C3030306F5C303030705C30303073}
\BKM@entry{id=53,dest={7061726167726170682E342E342E322E312E31},srcline={477}}{5C3337365C3337375C303030525C303030655C303030735C303030655C303030745C3030305C3034305C303030535C303030655C303030715C303030755C303030655C3030306E5C303030635C303030655C3030305C3034305C303030615C3030306E5C303030645C3030305C3034305C3030304C5C3030306F5C303030675C303030695C303030635C3030303A}
\BKM@entry{id=54,dest={73756273756273656374696F6E2E342E342E322E32},srcline={483}}{5C3337365C3337375C303030325C3030302D5C303030535C303030745C303030615C303030675C303030655C3030305C3034305C303030225C303030525C303030695C3030306E5C303030675C3030302D5C3030304F5C303030735C303030635C303030695C3030306C5C3030306C5C303030615C303030745C3030306F5C303030725C303030225C3030302D5C3030306C5C303030695C3030306B5C303030655C3030305C3034305C303030445C303030695C303030765C303030695C303030645C303030655C303030725C3030305C3034305C303030575C303030695C303030745C303030685C3030305C3034305C303030435C3030306C5C3030306F5C303030635C3030306B5C3030305C3034305C303030535C3030306C5C303030695C30303070}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.4.2}Low-Frequency Path (Clock Divider) Designs}{22}{subsection.4.4.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {4.4.2.1}2-stage Divider Design Employing Parallel Flip-Flops}{22}{subsubsection.4.4.2.1}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {4.4.2.1.1}Reset Sequence and Logic:}{22}{paragraph.4.4.2.1.1}\protected@file@percent }
\BKM@entry{id=55,dest={7061726167726170682E342E342E322E322E31},srcline={488}}{5C3337365C3337375C303030435C3030306C5C3030306F5C303030635C3030306B5C3030305C3034305C303030535C3030306C5C303030695C303030705C3030305C3034305C303030615C3030306E5C303030645C3030305C3034305C303030535C303030795C3030306E5C303030635C303030685C303030725C3030306F5C3030306E5C303030695C3030307A5C303030655C303030725C3030303A}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {4.4.2.2}2-Stage "Ring-Oscillator"-like Divider With Clock Slip}{23}{subsubsection.4.4.2.2}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {4.4.2.2.1}Clock Slip and Synchronizer:}{23}{paragraph.4.4.2.2.1}\protected@file@percent }
\BKM@entry{id=56,dest={73756273656374696F6E2E342E342E33},srcline={514}}{5C3337365C3337375C3030304F5C303030755C303030745C303030705C303030755C303030745C3030305C3034305C303030465C303030695C3030306E5C303030655C3034305C3032315C303030545C303030755C3030306E5C303030695C3030306E5C303030675C3030305C3034305C303030625C303030795C3030305C3034305C303030505C303030685C303030615C303030735C303030655C3030305C3034305C303030495C3030306E5C303030745C303030655C303030725C303030705C3030306F5C3030306C5C303030615C303030745C303030695C3030306F5C3030306E}
\BKM@entry{id=57,dest={7061726167726170682E342E342E332E302E31},srcline={516}}{5C3337365C3337375C303030435C303030615C303030705C303030615C303030635C303030695C303030745C303030615C3030306E5C303030635C303030655C3034305C3032315C303030625C303030615C3030306E5C3030306B5C3030305C3034305C303030745C303030695C3030306D5C303030695C3030306E5C303030675C3030305C3034305C303030735C303030745C303030755C303030645C303030795C3030302E}
\BKM@entry{id=58,dest={7061726167726170682E342E342E332E302E32},srcline={517}}{5C3337365C3337375C303030505C303030685C303030615C303030735C303030655C3034305C3032315C303030695C3030306E5C303030745C303030655C303030725C303030705C3030306F5C3030306C5C303030615C303030745C3030306F5C303030725C3030305C3034305C303030615C303030725C303030635C303030685C303030695C303030745C303030655C303030635C303030745C303030755C303030725C303030655C303030735C3030302E}
\@writefile{lof}{\contentsline {figure}{\numberline {4.7}{\ignorespaces Schematic of the second implementation of the 2-stage clock divider, based on a ring-oscillator-like structure. The first stage consists of a single fed-back flip-flop, while the second stage consists of four cascaded flip-flops.}}{24}{figure.caption.20}\protected@file@percent }
\newlabel{fig:div_V2_complete}{{4.7}{24}{Schematic of the second implementation of the 2-stage clock divider, based on a ring-oscillator-like structure. The first stage consists of a single fed-back flip-flop, while the second stage consists of four cascaded flip-flops}{figure.caption.20}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.8}{\ignorespaces Schematic of the clock slip synchronizer. The synchronizer ensures that the clock slip mechanism is triggered with very good precision, allowing exactly one period to be skipped.}}{24}{figure.caption.21}\protected@file@percent }
\newlabel{fig:sync}{{4.8}{24}{Schematic of the clock slip synchronizer. The synchronizer ensures that the clock slip mechanism is triggered with very good precision, allowing exactly one period to be skipped}{figure.caption.21}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.4.3}Output Fine‑Tuning by Phase Interpolation}{24}{subsection.4.4.3}\protected@file@percent }
\newlabel{sec:output_finetuning}{{4.4.3}{24}{Output Fine‑Tuning by Phase Interpolation}{subsection.4.4.3}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {4.4.3.0.1}Capacitance‑bank timing study.}{24}{paragraph.4.4.3.0.1}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {4.4.3.0.2}Phase‑interpolator architectures.}{24}{paragraph.4.4.3.0.2}\protected@file@percent }
\BKM@entry{id=59,dest={7061726167726170682E342E342E332E302E33},srcline={523}}{5C3337365C3337375C303030495C303030735C3030306F5C3030306C5C303030615C303030745C303030695C3030306F5C3030306E5C3030305C3034305C303030695C3030306D5C303030705C303030725C3030306F5C303030765C303030655C3030306D5C303030655C3030306E5C303030745C3030302E}
\BKM@entry{id=60,dest={7061726167726170682E342E342E332E302E34},srcline={524}}{5C3337365C3337375C303030505C303030655C303030725C303030665C3030306F5C303030725C3030306D5C303030615C3030306E5C303030635C303030655C3030305C3034305C303030735C303030755C3030306D5C3030306D5C303030615C303030725C303030795C3030302E}
\BKM@entry{id=61,dest={73756273656374696F6E2E342E342E34},srcline={567}}{5C3337365C3337375C3030304B5C303030655C303030795C3030305C3034305C3030304D5C303030655C303030745C303030725C303030695C303030635C30303073}
\@writefile{toc}{\contentsline {paragraph}{\numberline {4.4.3.0.3}Isolation improvement.}{25}{paragraph.4.4.3.0.3}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {4.4.3.0.4}Performance summary.}{25}{paragraph.4.4.3.0.4}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {4.1}{\ignorespaces Comparison of key metrics for 2- and 3-path PI finetuning implementations at 22.5~GHz.}}{25}{table.caption.22}\protected@file@percent }
\newlabel{tab:phase_interpolator_metrics}{{4.1}{25}{Comparison of key metrics for 2- and 3-path PI finetuning implementations at 22.5~GHz}{table.caption.22}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.9}{\ignorespaces duty‑cycle distortion as the MSB switches at different times across the clock period. The duty-cycle distortion is most significant at different times across branches.}}{25}{figure.caption.23}\protected@file@percent }
\newlabel{fig:dcd_MSB}{{4.9}{25}{duty‑cycle distortion as the MSB switches at different times across the clock period. The duty-cycle distortion is most significant at different times across branches}{figure.caption.23}{}}
\newlabel{fig:phase_interpolator_3paths}{{4.10a}{26}{Phase interpolator with three clock paths (\ang {0}, \ang {90} and \ang {45}) driving tri-state inverters}{figure.caption.24}{}}
\newlabel{sub@fig:phase_interpolator_3paths}{{a}{26}{Phase interpolator with three clock paths (\ang {0}, \ang {90} and \ang {45}) driving tri-state inverters}{figure.caption.24}{}}
\newlabel{fig:phase_interpolator_2paths}{{4.10b}{26}{Phase interpolator with two clock paths (\ang {0} or \ang {90} and \ang {45}) driving tri-state inverters}{figure.caption.24}{}}
\newlabel{sub@fig:phase_interpolator_2paths}{{b}{26}{Phase interpolator with two clock paths (\ang {0} or \ang {90} and \ang {45}) driving tri-state inverters}{figure.caption.24}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.10}{\ignorespaces Digitally-controlled phase interpolators for fine-tuning output clock phases. The first design employs three distinct clock paths, while the second design employs two inverter banks.}}{26}{figure.caption.24}\protected@file@percent }
\newlabel{fig:phase_interpolators}{{4.10}{26}{Digitally-controlled phase interpolators for fine-tuning output clock phases. The first design employs three distinct clock paths, while the second design employs two inverter banks}{figure.caption.24}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.4.4}Key Metrics}{26}{subsection.4.4.4}\protected@file@percent }
\newlabel{final_key_metrics}{{4.4.4}{26}{Key Metrics}{subsection.4.4.4}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.11}{\ignorespaces End-to-end jitter performance of the final multiphase generator design at 22.5\,GHz, achieving a jitter below 35 fs across \gls {pvt} corners.}}{26}{figure.caption.25}\protected@file@percent }
\newlabel{fig:final_jitter}{{4.11}{26}{End-to-end jitter performance of the final multiphase generator design at 22.5\,GHz, achieving a jitter below 35 fs across \gls {pvt} corners}{figure.caption.25}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.12}{\ignorespaces Final capacitor codes across \gls {pvt} corners, showing code margins in both directions. The codes are verified to be sufficient for \gls {pvt} correction.}}{27}{figure.caption.26}\protected@file@percent }
\newlabel{fig:final_codes}{{4.12}{27}{Final capacitor codes across \gls {pvt} corners, showing code margins in both directions. The codes are verified to be sufficient for \gls {pvt} correction}{figure.caption.26}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.13}{\ignorespaces power dissipation breakdown of the final multiphase generator design across different modes of operation. The charts show the power dissipation contributions of the multiphase \gls {quadgen}, \gls {octalgen} and clock divider, in high-frequency (HF), mid-frequency (MF), and low-frequency (LF) modes.}}{27}{figure.caption.27}\protected@file@percent }
\newlabel{fig:power_consumption}{{4.13}{27}{power dissipation breakdown of the final multiphase generator design across different modes of operation. The charts show the power dissipation contributions of the multiphase \gls {quadgen}, \gls {octalgen} and clock divider, in high-frequency (HF), mid-frequency (MF), and low-frequency (LF) modes}{figure.caption.27}{}}
\BKM@entry{id=62,dest={636861707465722E35},srcline={208}}{5C3337365C3337375C303030435C3030306F5C3030306E5C303030635C3030306C5C303030755C303030735C303030695C3030306F5C3030306E5C303030735C3030305C3034305C303030615C3030306E5C303030645C3030305C3034305C303030465C303030755C303030745C303030755C303030725C303030655C3030305C3034305C303030505C303030655C303030725C303030735C303030705C303030655C303030635C303030745C303030695C303030765C303030655C30303073}
\BKM@entry{id=63,dest={73656374696F6E2E352E31},srcline={1}}{5C3337365C3337375C303030535C303030755C3030306D5C3030306D5C303030615C303030725C303030795C3030305C3034305C303030615C3030306E5C303030645C3030305C3034305C3030304B5C303030655C303030795C3030305C3034305C303030415C303030635C303030685C303030695C303030655C303030765C303030655C3030306D5C303030655C3030306E5C303030745C30303073}
\BKM@entry{id=64,dest={73656374696F6E2E352E32},srcline={8}}{5C3337365C3337375C303030465C303030755C303030745C303030755C303030725C303030655C3030305C3034305C303030505C303030655C303030725C303030735C303030705C303030655C303030635C303030745C303030695C303030765C303030655C30303073}
\@writefile{toc}{\contentsline {chapter}{\numberline {5}Conclusions and Future Perspectives}{28}{chapter.5}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {5.1}Summary and Key Achievements}{28}{section.5.1}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {5.2}Future Perspectives}{28}{section.5.2}\protected@file@percent }
\bibdata{bibliography}
\BKM@entry{id=65,dest={636861707465722A2E3238},srcline={1}}{5C3337365C3337375C303030425C303030695C303030625C3030306C5C303030695C3030306F5C303030675C303030725C303030615C303030705C303030685C30303079}
\bibcite{maymandi2003digitally}{{1}{2003}{{Maymandi-Nejad and Sachdev}}{{}}}
\bibcite{Angeli_2018}{{2}{2018}{{Angeli and Hofmann}}{{}}}
\bibcite{Ramazanoglu2018switched}{{3}{2018}{{Ramazanoglu and Batur}}{{}}}
\bibcite{horowitz2005scaling}{{4}{2006}{{Horowitz et~al.}}{{Horowitz, Alon, Patil, Naffziger, Kumar, and Bernstein}}}
\bibcite{seok2010progress}{{5}{2010}{{Seok et~al.}}{{}}}
\bibcite{consultancy2024data}{{6}{2024}{{Consultancy-me}}{{}}}
\bibcite{lee2011self}{{7}{2011}{{Lee et~al.}}{{}}}
\bibcite{nakamura2022high}{{8}{2022}{{Nakamura et~al.}}{{}}}
\bibcite{Razavi2009PLL}{{9}{2009}{{Razavi}}{{}}}
\bibcite{loke2019nanoscale}{{10}{2019}{{Loke et~al.}}{{Loke, Lee, and Leary}}}
\bibcite{caignet2001challenge}{{11}{2001}{{Caignet et~al.}}{{Caignet, Delmas-Bendhia, and Sicard}}}
\bibcite{Wang2021JSSC}{{12}{2021}{{Wang et~al.}}{{Wang, Zhang, Onizuka, and Kinget}}}
\bibcite{Mishra2022ISSCC}{{13}{2022}{{Mishra et~al.}}{{Mishra, Li, Agarwal, and Shekhar}}}
\bibcite{Wang2025ArXiv}{{14}{2025}{{Wang}}{{}}}
\bibcite{Mohapatra2024ISSCC}{{15}{2024}{{Mohapatra et~al.}}{{Mohapatra, Afshar, Zhou, and Heo}}}
\bibcite{Lu2022JSSC}{{16}{2022}{{Lu et~al.}}{{Lu, Boecker, Pandita, Chen, and Nayak}}}
\bibcite{Park2021}{{17}{2021}{{Park et~al.}}{{Park, Simka, Center, Electronics, Hwasung-si, Gyeonggi-do, and the Republic~of Korea}}}
\@writefile{toc}{\contentsline {chapter}{Bibliography}{30}{chapter*.28}\protected@file@percent }
\bibcite{abdulrazzaq2016review}{{18}{2016}{{Abdulrazzaq et~al.}}{{}}}
\bibcite{Batur2015high}{{19}{2015}{{Batur et~al.}}{{Batur, Pekcokguler, Dundar, and Koca}}}
\bibcite{Seraj2015new}{{20}{2015}{{Seraj et~al.}}{{Seraj, Maymandi-Nejad, and Sachdev}}}
\bibcite{maymandi2005monotonic}{{21}{2005}{{Maymandi-Nejad and Sachdev}}{{}}}
\bibcite{yao2011}{{22}{2011}{{Yao}}{{}}}
\bibcite{Heck2015optimization}{{23}{2015}{{Heck et~al.}}{{Heck, Heck, Singhvi, Moreira, Beerel, and Calazans}}}
\bibcite{andreani1998shunt}{{24}{1998}{{TERRENI}}{{}}}
\bibcite{pao2005portable}{{25}{2005}{{Chen et~al.}}{{Chen, Chung, and Lee}}}
\bibcite{Chen2020VLSIC}{{26}{2020}{{Chen et~al.}}{{Chen, Wen, Fu, Tsai, Chen, Huang, Tsai, Loke, and Kenny}}}
\bibcite{Tian2025ISSCC}{{27}{2025}{{Tian et~al.}}{{Tian, Gu, He, Liu, Xu, and Yan}}}
\bibcite{Chen2018ISSCC}{{28}{2018}{{Chen et~al.}}{{Chen, Zhou, et~al.}}}
\bibcite{Song2019CICC}{{29}{2019}{{Song et~al.}}{{Song, Kim, Park, et~al.}}}
\bibcite{CadenceVirtuosoIC231ISR13}{{30}{2025}{{Cadence Design Systems}}{{}}}
\bibcite{RedHatExceedTurboX}{{31}{2025}{{Red Hat, Inc.}}{{}}}
\bibcite{OriginLab2025}{{32}{2025}{{OriginLab Corporation}}{{}}}
\bibcite{Razavi2023PI}{{33}{2023}{{Razavi}}{{}}}
\bibcite{TektronixJitterPrimer2012}{{34}{2012}{{Tektronix, Inc.}}{{}}}
\BKM@entry{id=66,dest={617070656E6469782E41},srcline={219}}{5C3337365C3337375C303030415C3030306E5C3030306E5C303030655C303030785C303030655C30303073}
\BKM@entry{id=67,dest={73656374696F6E2E412E31},srcline={1}}{5C3337365C3337375C303030535C303030755C303030705C303030705C3030306C5C303030655C3030306D5C303030655C3030306E5C303030745C303030615C303030725C303030795C3030305C3034305C303030465C303030695C303030675C303030755C303030725C303030655C30303073}
\@writefile{toc}{\contentsline {chapter}{\numberline {A}Annexes}{32}{appendix.A}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {A.1}Supplementary Figures}{32}{section.A.1}\protected@file@percent }
\newlabel{app:supp_figures}{{A.1}{32}{Supplementary Figures}{section.A.1}{}}
\newlabel{fig:current_starved_dac_inl}{{A.1a}{32}{\gls {inl} of the \gls {csi}-\gls {dac} delay line}{figure.caption.29}{}}
\newlabel{sub@fig:current_starved_dac_inl}{{a}{32}{\gls {inl} of the \gls {csi}-\gls {dac} delay line}{figure.caption.29}{}}
\newlabel{fig:current_starved_dac_delay_range}{{A.1b}{32}{Delay across codes of the previous \gls {csi}-\gls {dac} delay line}{figure.caption.29}{}}
\newlabel{sub@fig:current_starved_dac_delay_range}{{b}{32}{Delay across codes of the previous \gls {csi}-\gls {dac} delay line}{figure.caption.29}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {A.1}{\ignorespaces Characteristics of the previous current-starved delay stage implementation.}}{32}{figure.caption.29}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {A.2}{\ignorespaces Stacked MOS inverter topology for edge balancing.}}{32}{figure.caption.30}\protected@file@percent }
\newlabel{fig:stacked_inv}{{A.2}{32}{Stacked MOS inverter topology for edge balancing}{figure.caption.30}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {A.3}{\ignorespaces Switched capacitor tap switch closing and charging the capacitor to Node~1. A zoomed view of the voltage at Node~1 shows two distinct rise rates.}}{33}{figure.caption.31}\protected@file@percent }
\newlabel{fig:switched_cap_charging_cap_switch}{{A.3}{33}{Switched capacitor tap switch closing and charging the capacitor to Node~1. A zoomed view of the voltage at Node~1 shows two distinct rise rates}{figure.caption.31}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {A.4}{\ignorespaces Delay across codes of the switched capacitor delay element. Codes switched across time.}}{33}{figure.caption.32}\protected@file@percent }
\newlabel{fig:SCI_delayacrosscodes}{{A.4}{33}{Delay across codes of the switched capacitor delay element. Codes switched across time}{figure.caption.32}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {A.5}{\ignorespaces Mixing waveforms from the fast (\ang {45}) and slow (\ang {90}) paths. The mixed waveform is the result of the two paths converging at the mixing node, \ang {45}.}}{33}{figure.caption.33}\protected@file@percent }
\newlabel{fig:PI_1_mixing_waveforms}{{A.5}{33}{Mixing waveforms from the fast (\ang {45}) and slow (\ang {90}) paths. The mixed waveform is the result of the two paths converging at the mixing node, \ang {45}}{figure.caption.33}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {A.6}{\ignorespaces Visual representation of the tuning mechanism. In this example, the coarse tuner never reaches close enough to the target phase, so it oscillates. The Verilog-A block detects this, compares history samples and locks at the best phase. The fine tuner then takes over and adjusts the phase to the target value.}}{34}{figure.caption.34}\protected@file@percent }
\newlabel{fig:tuning_hierarchy}{{A.6}{34}{Visual representation of the tuning mechanism. In this example, the coarse tuner never reaches close enough to the target phase, so it oscillates. The Verilog-A block detects this, compares history samples and locks at the best phase. The fine tuner then takes over and adjusts the phase to the target value}{figure.caption.34}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {A.7}{\ignorespaces Phase interpolator with two-stage supply-bias fine-tuning.}}{34}{figure.caption.35}\protected@file@percent }
\newlabel{fig:PI_2_schematic}{{A.7}{34}{Phase interpolator with two-stage supply-bias fine-tuning}{figure.caption.35}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {A.8}{\ignorespaces Phase interpolator with current-starved inverter fine-tuning.}}{34}{figure.caption.36}\protected@file@percent }
\newlabel{fig:PI_csi_schematic}{{A.8}{34}{Phase interpolator with current-starved inverter fine-tuning}{figure.caption.36}{}}
\newlabel{fig:fast}{{A.9a}{34}{Fast edges, $t_{\text {rise}}\!\ll \!1/(4f)$}{figure.caption.37}{}}
\newlabel{sub@fig:fast}{{a}{34}{Fast edges, $t_{\text {rise}}\!\ll \!1/(4f)$}{figure.caption.37}{}}
\newlabel{fig:slow}{{A.9b}{34}{Slow edges satisfying~(\ref {eq:overlap})}{figure.caption.37}{}}
\newlabel{sub@fig:slow}{{b}{34}{Slow edges satisfying~(\ref {eq:overlap})}{figure.caption.37}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {A.9}{\ignorespaces Phase‑interpolator input edges and the resulting mid‑rail behaviour.}}{34}{figure.caption.37}\protected@file@percent }
\newlabel{fig:pi_edges}{{A.9}{34}{Phase‑interpolator input edges and the resulting mid‑rail behaviour}{figure.caption.37}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {A.10}{\ignorespaces Feed-forward phase interpolator with internal node with phase $\approx $\ang {180} feeding into a second intermediate node with delay $\approx $\ang {135}.}}{35}{figure.caption.38}\protected@file@percent }
\newlabel{fig:FF_half_1}{{A.10}{35}{Feed-forward phase interpolator with internal node with phase $\approx $\ang {180} feeding into a second intermediate node with delay $\approx $\ang {135}}{figure.caption.38}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {A.11}{\ignorespaces Verilog-A tuning of the feed-forward phase interpolator. The coarse steps are followed by fine-tuning the bias voltages of the current-starved inverter (\gls {csi}).}}{35}{figure.caption.39}\protected@file@percent }
\newlabel{fig:FF_half_Verilog-A_tuning}{{A.11}{35}{Verilog-A tuning of the feed-forward phase interpolator. The coarse steps are followed by fine-tuning the bias voltages of the current-starved inverter (\gls {csi})}{figure.caption.39}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {A.12}{\ignorespaces Feed-forward phase interpolator with eight outputs. The \ang {135}/\ang {315} and \ang {45}/\ang {225} phases are generated by mixing the \ang {0}/\ang {180} and \ang {270}/\ang {90} phases into branches similar to those of \ang {0}/\ang {180} and \ang {270}/\ang {90} phases, respectively.}}{36}{figure.caption.40}\protected@file@percent }
\newlabel{fig:FF_8out}{{A.12}{36}{Feed-forward phase interpolator with eight outputs. The \ang {135}/\ang {315} and \ang {45}/\ang {225} phases are generated by mixing the \ang {0}/\ang {180} and \ang {270}/\ang {90} phases into branches similar to those of \ang {0}/\ang {180} and \ang {270}/\ang {90} phases, respectively}{figure.caption.40}{}}
\newlabel{fig:2P2N_cap}{{A.13a}{36}{2P2N Capacitor Bank Unit Cell}{figure.caption.41}{}}
\newlabel{sub@fig:2P2N_cap}{{a}{36}{2P2N Capacitor Bank Unit Cell}{figure.caption.41}{}}
\newlabel{fig:Tgate_cap}{{A.13b}{36}{Tgate Capacitor Bank Unit Cell}{figure.caption.41}{}}
\newlabel{sub@fig:Tgate_cap}{{b}{36}{Tgate Capacitor Bank Unit Cell}{figure.caption.41}{}}
\newlabel{fig:PNPN_cap}{{A.13c}{36}{PNPN Capacitor Bank Unit Cell}{figure.caption.41}{}}
\newlabel{sub@fig:PNPN_cap}{{c}{36}{PNPN Capacitor Bank Unit Cell}{figure.caption.41}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {A.13}{\ignorespaces Different capacitor bank implementations for the feed-forward phase interpolator.}}{36}{figure.caption.41}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {A.14}{\ignorespaces Schematic of the first implementation of the 2-stage clock divider. The first stage consists of two flip-flops, while the second stage consists of four flip-flops sampling the output clocks from the first stage.}}{37}{figure.caption.42}\protected@file@percent }
\newlabel{fig:2stage_divider}{{A.14}{37}{Schematic of the first implementation of the 2-stage clock divider. The first stage consists of two flip-flops, while the second stage consists of four flip-flops sampling the output clocks from the first stage}{figure.caption.42}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {A.15}{\ignorespaces Reset sequence logic for the 2-stage clock divider. The reset is triggered by clock \ang {180} in LF mode and clock \ang {270} in MF mode, ensuring that consecutive flip-flops are clocked by clocks that are at least \ang {180} apart.}}{37}{figure.caption.43}\protected@file@percent }
\newlabel{fig:reset_seq}{{A.15}{37}{Reset sequence logic for the 2-stage clock divider. The reset is triggered by clock \ang {180} in LF mode and clock \ang {270} in MF mode, ensuring that consecutive flip-flops are clocked by clocks that are at least \ang {180} apart}{figure.caption.43}{}}
\BKM@entry{id=68,dest={73656374696F6E2E412E32},srcline={1}}{5C3337365C3337375C303030545C303030755C3030306E5C303030695C3030306E5C303030675C3030305C3034305C303030415C3030306C5C303030675C3030306F5C303030725C303030695C303030745C303030685C3030306D5C3030305C3034305C303030505C303030615C303030725C303030615C3030306D5C303030655C303030745C303030655C303030725C30303073}
\@writefile{toc}{\contentsline {section}{\numberline {A.2}Tuning Algorithm Parameters}{38}{section.A.2}\protected@file@percent }
\newlabel{app:tuner_params}{{A.2}{38}{Tuning Algorithm Parameters}{section.A.2}{}}
\@writefile{lot}{\contentsline {table}{\numberline {A.1}{\ignorespaces Key parameters and typical values for the generic cap tuner.}}{38}{table.caption.44}\protected@file@percent }
\newlabel{tab:tuner_params}{{A.1}{38}{Key parameters and typical values for the generic cap tuner}{table.caption.44}{}}
\BKM@entry{id=69,dest={73656374696F6E2E412E33},srcline={1}}{5C3337365C3337375C303030435C303030755C303030725C303030725C303030655C3030306E5C303030745C3030302D5C303030535C303030745C303030615C303030725C303030765C303030655C303030645C3030305C3034305C303030445C303030655C3030306C5C303030615C303030795C3030305C3034305C303030535C303030745C303030615C303030675C303030655C3030305C3034305C303030445C303030655C303030745C303030615C303030695C3030306C5C30303073}
\@writefile{toc}{\contentsline {section}{\numberline {A.3}Current-Starved Delay Stage Details}{39}{section.A.3}\protected@file@percent }
\newlabel{app:cs_delay_details}{{A.3}{39}{Current-Starved Delay Stage Details}{section.A.3}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {A.16}{\ignorespaces Current-starved delay stage with programmable inverters.}}{39}{figure.caption.45}\protected@file@percent }
\newlabel{fig:current_starved_delay_stage}{{A.16}{39}{Current-starved delay stage with programmable inverters}{figure.caption.45}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {A.17}{\ignorespaces Current-starved DAC used for biasing the current-starved inverters.}}{39}{figure.caption.46}\protected@file@percent }
\newlabel{fig:current_starved_dac}{{A.17}{39}{Current-starved DAC used for biasing the current-starved inverters}{figure.caption.46}{}}
\BKM@entry{id=70,dest={73656374696F6E2E412E34},srcline={1}}{5C3337365C3337375C303030445C303030655C303030725C303030695C303030765C303030615C303030745C303030695C3030306F5C3030306E5C3030305C3034305C3030306F5C303030665C3030305C3034305C303030745C303030685C303030655C3030305C3034305C3030306C5C3030306E5C3030305C3034305C303030325C3030305C3034305C303030665C303030615C303030635C303030745C3030306F5C30303072}
\@writefile{toc}{\contentsline {section}{\numberline {A.4}Derivation of the $\ln 2$ factor}{40}{section.A.4}\protected@file@percent }
\newlabel{app:ln2_derivation}{{A.4}{40}{Derivation of the \texorpdfstring {$\ln 2$}{ln 2} factor}{section.A.4}{}}
\BKM@entry{id=71,dest={73656374696F6E2E412E35},srcline={1}}{5C3337365C3337375C303030445C303030755C303030745C303030795C3030302D5C303030435C303030795C303030635C3030306C5C303030655C3030305C3034305C303030535C303030655C3030306E5C303030735C303030695C303030745C303030695C303030765C303030695C303030745C303030795C3030305C3034305C303030445C303030655C303030725C303030695C303030765C303030615C303030745C303030695C3030306F5C3030306E}
\@writefile{toc}{\contentsline {section}{\numberline {A.5}Duty-Cycle Sensitivity Derivation}{41}{section.A.5}\protected@file@percent }
\newlabel{app:duty_cycle_derivation}{{A.5}{41}{Duty-Cycle Sensitivity Derivation}{section.A.5}{}}
\newlabel{eq:slew_def}{{A.1}{41}{Duty-Cycle Sensitivity Derivation}{equation.A.5.1}{}}
\newlabel{eq:t_cross}{{A.2}{41}{Duty-Cycle Sensitivity Derivation}{equation.A.5.2}{}}
\newlabel{eq:D_general}{{A.3}{41}{Duty-Cycle Sensitivity Derivation}{equation.A.5.3}{}}
\newlabel{eq:D_rising_knob}{{A.4}{41}{Duty-Cycle Sensitivity Derivation}{equation.A.5.4}{}}
\BKM@entry{id=72,dest={73656374696F6E2E412E36},srcline={1}}{5C3337365C3337375C303030495C3030306E5C303030705C303030755C303030745C3030305C3034305C303030615C3030306E5C303030645C3030305C3034305C3030304F5C303030755C303030745C303030705C303030755C303030745C3030305C3034305C3030304D5C303030755C3030306C5C303030745C303030695C303030705C3030306C5C303030655C303030785C303030655C303030725C3030305C3034305C303030445C303030655C303030745C303030615C303030695C3030306C5C30303073}
\BKM@entry{id=73,dest={73756273656374696F6E2E412E362E31},srcline={6}}{5C3337365C3337375C303030495C3030306E5C303030705C303030755C303030745C3030305C3034305C303030445C303030655C3030306D5C303030755C3030306C5C303030745C303030695C303030705C3030306C5C303030655C303030785C303030655C30303072}
\BKM@entry{id=74,dest={73756273656374696F6E2E412E362E32},srcline={18}}{5C3337365C3337375C3030304F5C303030755C303030745C303030705C303030755C303030745C3030305C3034305C3030304D5C303030755C3030306C5C303030745C303030695C303030705C3030306C5C303030655C303030785C303030655C30303072}
\@writefile{toc}{\contentsline {section}{\numberline {A.6}Input and Output Multiplexer Details}{42}{section.A.6}\protected@file@percent }
\newlabel{app:mux_details}{{A.6}{42}{Input and Output Multiplexer Details}{section.A.6}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {A.6.1}Input Demultiplexer}{42}{subsection.A.6.1}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {A.18}{\ignorespaces Input demultiplexer schematic. The first stage consists of two identical tri-state inverters, while the second stage is a common-source inverter stage. PMOS/NMOS common-gate transistors pull the intermediate networks to \texttt  {VCC}/\texttt  {GND}, respectively.}}{42}{figure.caption.49}\protected@file@percent }
\newlabel{fig:input_demux}{{A.18}{42}{Input demultiplexer schematic. The first stage consists of two identical tri-state inverters, while the second stage is a common-source inverter stage. PMOS/NMOS common-gate transistors pull the intermediate networks to \texttt {VCC}/\texttt {GND}, respectively}{figure.caption.49}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {A.6.2}Output Multiplexer}{42}{subsection.A.6.2}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {A.19}{\ignorespaces Output multiplexer schematic. The design uses two T-Gate switches to select between the high-frequency and mid/low-frequency outputs. A control signal selects which switch to close, allowing one of the two inputs to be connected to the output.}}{43}{figure.caption.50}\protected@file@percent }
\newlabel{fig:output_mux}{{A.19}{43}{Output multiplexer schematic. The design uses two T-Gate switches to select between the high-frequency and mid/low-frequency outputs. A control signal selects which switch to close, allowing one of the two inputs to be connected to the output}{figure.caption.50}{}}
\BKM@entry{id=75,dest={73656374696F6E2E412E37},srcline={1}}{5C3337365C3337375C303030565C303030655C303030725C303030695C3030306C5C3030306F5C303030675C3030302D5C303030415C3030305C3034305C303030675C303030655C3030306E5C303030655C303030725C303030695C303030635C3030305C3034305C303030635C303030615C303030705C303030615C303030635C303030695C303030745C3030306F5C303030725C3030305C3034305C303030745C303030755C3030306E5C303030655C30303072}
\@writefile{toc}{\contentsline {section}{\numberline {A.7}Verilog-A generic capacitor tuner}{44}{section.A.7}\protected@file@percent }
\newlabel{app:verilog-a-code}{{A.7}{44}{Verilog-A generic capacitor tuner}{section.A.7}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {A.1}{\ignorespaces Verilog-A Generic Capacitor Tuner Implementation}}{44}{lstlisting.A.1}\protected@file@percent }
\BKM@entry{id=76,dest={73656374696F6E2E412E38},srcline={1}}{5C3337365C3337375C303030565C303030655C303030725C303030695C3030306C5C3030306F5C303030675C3030302D5C303030415C3030305C3034305C303030675C303030655C3030306E5C303030655C303030725C303030695C303030635C3030305C3034305C303030765C303030625C3030305C3034305C303030745C303030755C3030306E5C303030655C30303072}
\@writefile{toc}{\contentsline {section}{\numberline {A.8}Verilog-A generic vb tuner}{55}{section.A.8}\protected@file@percent }
\newlabel{app:verilog-a-code-2}{{A.8}{55}{Verilog-A generic vb tuner}{section.A.8}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {A.2}{\ignorespaces Verilog-A Generic Vb Tuner Implementation}}{55}{lstlisting.A.2}\protected@file@percent }
\providecommand\@xdylanguage[2]{}
\@xdylanguage{acronym}{english}
\providecommand\@gls@codepage[2]{}
\@gls@codepage{acronym}{utf8}
\providecommand\@xdylanguage[2]{}
\@xdylanguage{notation}{english}
\providecommand\@gls@codepage[2]{}
\@gls@codepage{notation}{utf8}
\gdef \@abspage@last{82}
