PCBNEW-LibModule-V1  dom 10 abr 2011 18:36:45 COT
# encoding utf-8
$INDEX
J301
$EndINDEX
$MODULE J301
Po 0 0 0 15 4DA23EDA 4DA23EE0 ~~
Li J301
Cd Double rangee de contacts 2 x 12 pins
Kw CONN
Sc 4DA23EE0
AR /4B8F5BC1/4D8C3C98
Op 0 0 0
T0 0 1500 400 400 0 100 N V 21 N "J301"
T1 0 -1500 400 400 0 80 N V 21 N "HEADER_15X2"
DS -10000 -1000 5000 -1000 80 21
DS -10000 1000 5000 1000 80 21
DS 4998 1001 4998 -999 120 21
DS -10000 1000 -10000 -1000 120 21
$PAD
Sh "1" R 600 600 0 0 0
Dr 320 0 0
At STD N 00E0FFFF
Ne 29 "GND"
Po -9500 -500
$EndPAD
$PAD
Sh "2" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 3 "/CONNECTORS/DIG10"
Po -9500 500
$EndPAD
$PAD
Sh "11" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 2 "/CONNECTORS/DIG1"
Po -4500 -500
$EndPAD
$PAD
Sh "4" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 27 "/FPGA/DIG8"
Po -8500 500
$EndPAD
$PAD
Sh "13" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 4 "/CONNECTORS/DIG11"
Po -3500 -500
$EndPAD
$PAD
Sh "6" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 25 "/FPGA/DIG6"
Po -7500 500
$EndPAD
$PAD
Sh "15" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 6 "/CONNECTORS/DIG13"
Po -2500 -500
$EndPAD
$PAD
Sh "8" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 14 "/CONNECTORS/DIG4"
Po -6500 500
$EndPAD
$PAD
Sh "17" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 16 "/FPGA/DIG15"
Po -1500 -500
$EndPAD
$PAD
Sh "10" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 19 "/FPGA/DIG2"
Po -5500 500
$EndPAD
$PAD
Sh "19" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 18 "/FPGA/DIG17"
Po -500 -500
$EndPAD
$PAD
Sh "12" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 1 "/CONNECTORS/DIG0"
Po -4500 500
$EndPAD
$PAD
Sh "21" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 9 "/CONNECTORS/DIG19"
Po 500 -500
$EndPAD
$PAD
Sh "14" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 5 "/CONNECTORS/DIG12"
Po -3500 500
$EndPAD
$PAD
Sh "23" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 10 "/CONNECTORS/DIG21"
Po 1500 -500
$EndPAD
$PAD
Sh "16" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 7 "/CONNECTORS/DIG14"
Po -2500 500
$EndPAD
$PAD
Sh "25" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 21 "/FPGA/DIG23"
Po 2500 -500
$EndPAD
$PAD
Sh "18" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 17 "/FPGA/DIG16"
Po -1500 500
$EndPAD
$PAD
Sh "27" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 13 "/CONNECTORS/DIG25"
Po 3500 -500
$EndPAD
$PAD
Sh "20" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 8 "/CONNECTORS/DIG18"
Po -500 500
$EndPAD
$PAD
Sh "29" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 28 "3.3V"
Po 4500 -500
$EndPAD
$PAD
Sh "22" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 20 "/FPGA/DIG20"
Po 500 500
$EndPAD
$PAD
Sh "24" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 11 "/CONNECTORS/DIG22"
Po 1500 500
$EndPAD
$PAD
Sh "26" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 12 "/CONNECTORS/DIG24"
Po 2500 500
$EndPAD
$PAD
Sh "28" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 22 "/FPGA/DIG26"
Po 3500 500
$EndPAD
$PAD
Sh "3" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 15 "/CONNECTORS/DIG9"
Po -8500 -500
$EndPAD
$PAD
Sh "5" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 26 "/FPGA/DIG7"
Po -7500 -500
$EndPAD
$PAD
Sh "7" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 24 "/FPGA/DIG5"
Po -6500 -500
$EndPAD
$PAD
Sh "9" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 23 "/FPGA/DIG3"
Po -5500 -500
$EndPAD
$PAD
Sh "30" C 600 600 0 0 0
Dr 400 0 0
At STD N 00E0FFFF
Ne 29 "GND"
Po 4500 500
$EndPAD
$SHAPE3D
Na "pin_array/pins_array_20x2.wrl"
Sc 1.000000 1.000000 1.000000
Of 0.000000 0.000000 0.000000
Ro 0.000000 0.000000 0.000000
$EndSHAPE3D
$EndMODULE  J301
$EndLIBRARY
