Fits on MIT data set.

a. Software model 
-------------------
FIT: 0 128 9  9.348386e+06  -8.437913e+06  -3.289370e+06  1.225276e+06  -3.623267e+06  2.769273e+06  7.355439e+14
FIT: 1 419 9  1.448252e+07  -5.375443e+05  -7.199272e+06  3.708623e+05  -5.681500e+06  5.550458e+05  3.142866e+13

b. VHDL Sim
-------------------
FIT: 0 128 9  9.348386e+06  -8.437913e+06  -3.289370e+06  1.225276e+06  -3.623267e+06  2.769273e+06  7.355439e+14
FIT: 1 419 9  1.448252e+07  -5.375443e+05  -7.199272e+06  3.708623e+05  -5.681500e+06  5.550458e+05  3.142866e+13

c. FPGA card
---------------------
	TODO.
