#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun May 15 02:00:58 2022
# Process ID: 78909
# Current directory: /home/chenxuhao/NutShell/fpga
# Command line: vivado
# Log file: /home/chenxuhao/NutShell/fpga/vivado.log
# Journal file: /home/chenxuhao/NutShell/fpga/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.srcs/sources_1/bd/system_top/system_top.bd}
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
open_bd_design {/home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.srcs/sources_1/bd/system_top/system_top.bd}
open_bd_design {/home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.srcs/sources_1/bd/system_top/system_top.bd}
delete_bd_objs [get_bd_nets processing_system7_0_IRQ_P2F_ENET0] [get_bd_nets processing_system7_0_IRQ_P2F_SDIO0] [get_bd_nets processing_system7_0_IRQ_P2F_UART0] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets resetn_1] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets S00_AXI_1] [get_bd_intf_nets axi_interconnect_2_M00_AXI] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets hier_clkrst_GPIO2] [get_bd_intf_ports SW]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
set_property board_part xilinx.com:au250:part0:1.3 [current_project]
open_bd_design {/home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.srcs/sources_1/bd/system_top/system_top.bd}
undo
undo
undo
undo
undo
set_property board_part xilinx.com:au250:part0:1.3 [current_project]
open_bd_design {/home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq/cxh-pynq.srcs/sources_1/bd/system_top/system_top.bd}
