Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar  3 15:20:33 2021
| Host         : DESKTOP-3K3DVHO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file kyberBD_wrapper_timing_summary_routed.rpt -pb kyberBD_wrapper_timing_summary_routed.pb -rpx kyberBD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : kyberBD_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.742      -46.438                    132                 8221        0.015        0.000                      0                 8221        4.020        0.000                       0                  3873  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.742      -46.438                    132                 8221        0.015        0.000                      0                 8221        4.020        0.000                       0                  3873  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          132  Failing Endpoints,  Worst Slack       -0.742ns,  Total Violation      -46.438ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.742ns  (required time - arrival time)
  Source:                 kyberBD_i/signal_multiplexer_4/U0/s_en1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/montgomery_reduction_2/U0/t3/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 4.421ns (63.773%)  route 2.511ns (36.227%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        1.660     2.968    kyberBD_i/signal_multiplexer_4/U0/clk
    SLICE_X33Y28         FDRE                                         r  kyberBD_i/signal_multiplexer_4/U0/s_en1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  kyberBD_i/signal_multiplexer_4/U0/s_en1_reg/Q
                         net (fo=32, routed)          0.933     4.357    kyberBD_i/signal_multiplexer_4/U0/s_en1
    SLICE_X32Y27         LUT4 (Prop_lut4_I3_O)        0.124     4.481 r  kyberBD_i/signal_multiplexer_4/U0/data[15]_INST_0/O
                         net (fo=16, routed)          0.625     5.106    kyberBD_i/montgomery_reduction_2/U0/data_in[15]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[29]_P[15])
                                                      3.841     8.947 r  kyberBD_i/montgomery_reduction_2/U0/t/P[15]
                         net (fo=15, routed)          0.953     9.900    kyberBD_i/montgomery_reduction_2/U0/t_n_90
    DSP48_X1Y11          DSP48E1                                      r  kyberBD_i/montgomery_reduction_2/U0/t3/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        1.578    12.770    kyberBD_i/montgomery_reduction_2/U0/clk
    DSP48_X1Y11          DSP48E1                                      r  kyberBD_i/montgomery_reduction_2/U0/t3/CLK
                         clock pessimism              0.265    13.035    
                         clock uncertainty           -0.154    12.880    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.722     9.158    kyberBD_i/montgomery_reduction_2/U0/t3
  -------------------------------------------------------------------
                         required time                          9.158    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                 -0.742    

Slack (VIOLATED) :        -0.742ns  (required time - arrival time)
  Source:                 kyberBD_i/signal_multiplexer_4/U0/s_en1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/montgomery_reduction_2/U0/t3/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 4.421ns (63.773%)  route 2.511ns (36.227%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        1.660     2.968    kyberBD_i/signal_multiplexer_4/U0/clk
    SLICE_X33Y28         FDRE                                         r  kyberBD_i/signal_multiplexer_4/U0/s_en1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  kyberBD_i/signal_multiplexer_4/U0/s_en1_reg/Q
                         net (fo=32, routed)          0.933     4.357    kyberBD_i/signal_multiplexer_4/U0/s_en1
    SLICE_X32Y27         LUT4 (Prop_lut4_I3_O)        0.124     4.481 r  kyberBD_i/signal_multiplexer_4/U0/data[15]_INST_0/O
                         net (fo=16, routed)          0.625     5.106    kyberBD_i/montgomery_reduction_2/U0/data_in[15]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[29]_P[15])
                                                      3.841     8.947 r  kyberBD_i/montgomery_reduction_2/U0/t/P[15]
                         net (fo=15, routed)          0.953     9.900    kyberBD_i/montgomery_reduction_2/U0/t_n_90
    DSP48_X1Y11          DSP48E1                                      r  kyberBD_i/montgomery_reduction_2/U0/t3/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        1.578    12.770    kyberBD_i/montgomery_reduction_2/U0/clk
    DSP48_X1Y11          DSP48E1                                      r  kyberBD_i/montgomery_reduction_2/U0/t3/CLK
                         clock pessimism              0.265    13.035    
                         clock uncertainty           -0.154    12.880    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.722     9.158    kyberBD_i/montgomery_reduction_2/U0/t3
  -------------------------------------------------------------------
                         required time                          9.158    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                 -0.742    

Slack (VIOLATED) :        -0.642ns  (required time - arrival time)
  Source:                 kyberBD_i/signal_multiplexer_5/U0/s_data1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/montgomery_reduction_3/U0/t3/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 4.483ns (66.983%)  route 2.210ns (33.017%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        1.671     2.979    kyberBD_i/signal_multiplexer_5/U0/clk
    SLICE_X10Y50         FDRE                                         r  kyberBD_i/signal_multiplexer_5/U0/s_data1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  kyberBD_i/signal_multiplexer_5/U0/s_data1_reg[15]/Q
                         net (fo=1, routed)           0.576     4.073    kyberBD_i/signal_multiplexer_5/U0/s_data1_reg_n_0_[15]
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124     4.197 r  kyberBD_i/signal_multiplexer_5/U0/data[15]_INST_0/O
                         net (fo=16, routed)          0.788     4.985    kyberBD_i/montgomery_reduction_3/U0/data_in[15]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[23]_P[15])
                                                      3.841     8.826 r  kyberBD_i/montgomery_reduction_3/U0/t/P[15]
                         net (fo=15, routed)          0.846     9.672    kyberBD_i/montgomery_reduction_3/U0/t_n_90
    DSP48_X0Y19          DSP48E1                                      r  kyberBD_i/montgomery_reduction_3/U0/t3/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        1.598    12.790    kyberBD_i/montgomery_reduction_3/U0/clk
    DSP48_X0Y19          DSP48E1                                      r  kyberBD_i/montgomery_reduction_3/U0/t3/CLK
                         clock pessimism              0.116    12.906    
                         clock uncertainty           -0.154    12.752    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.722     9.030    kyberBD_i/montgomery_reduction_3/U0/t3
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                 -0.642    

Slack (VIOLATED) :        -0.642ns  (required time - arrival time)
  Source:                 kyberBD_i/signal_multiplexer_5/U0/s_data1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/montgomery_reduction_3/U0/t3/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 4.483ns (66.983%)  route 2.210ns (33.017%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        1.671     2.979    kyberBD_i/signal_multiplexer_5/U0/clk
    SLICE_X10Y50         FDRE                                         r  kyberBD_i/signal_multiplexer_5/U0/s_data1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  kyberBD_i/signal_multiplexer_5/U0/s_data1_reg[15]/Q
                         net (fo=1, routed)           0.576     4.073    kyberBD_i/signal_multiplexer_5/U0/s_data1_reg_n_0_[15]
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124     4.197 r  kyberBD_i/signal_multiplexer_5/U0/data[15]_INST_0/O
                         net (fo=16, routed)          0.788     4.985    kyberBD_i/montgomery_reduction_3/U0/data_in[15]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[23]_P[15])
                                                      3.841     8.826 r  kyberBD_i/montgomery_reduction_3/U0/t/P[15]
                         net (fo=15, routed)          0.846     9.672    kyberBD_i/montgomery_reduction_3/U0/t_n_90
    DSP48_X0Y19          DSP48E1                                      r  kyberBD_i/montgomery_reduction_3/U0/t3/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        1.598    12.790    kyberBD_i/montgomery_reduction_3/U0/clk
    DSP48_X0Y19          DSP48E1                                      r  kyberBD_i/montgomery_reduction_3/U0/t3/CLK
                         clock pessimism              0.116    12.906    
                         clock uncertainty           -0.154    12.752    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.722     9.030    kyberBD_i/montgomery_reduction_3/U0/t3
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                 -0.642    

Slack (VIOLATED) :        -0.642ns  (required time - arrival time)
  Source:                 kyberBD_i/signal_multiplexer_5/U0/s_data1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/montgomery_reduction_3/U0/t3/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 4.483ns (66.983%)  route 2.210ns (33.017%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        1.671     2.979    kyberBD_i/signal_multiplexer_5/U0/clk
    SLICE_X10Y50         FDRE                                         r  kyberBD_i/signal_multiplexer_5/U0/s_data1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  kyberBD_i/signal_multiplexer_5/U0/s_data1_reg[15]/Q
                         net (fo=1, routed)           0.576     4.073    kyberBD_i/signal_multiplexer_5/U0/s_data1_reg_n_0_[15]
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124     4.197 r  kyberBD_i/signal_multiplexer_5/U0/data[15]_INST_0/O
                         net (fo=16, routed)          0.788     4.985    kyberBD_i/montgomery_reduction_3/U0/data_in[15]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[23]_P[15])
                                                      3.841     8.826 r  kyberBD_i/montgomery_reduction_3/U0/t/P[15]
                         net (fo=15, routed)          0.846     9.672    kyberBD_i/montgomery_reduction_3/U0/t_n_90
    DSP48_X0Y19          DSP48E1                                      r  kyberBD_i/montgomery_reduction_3/U0/t3/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        1.598    12.790    kyberBD_i/montgomery_reduction_3/U0/clk
    DSP48_X0Y19          DSP48E1                                      r  kyberBD_i/montgomery_reduction_3/U0/t3/CLK
                         clock pessimism              0.116    12.906    
                         clock uncertainty           -0.154    12.752    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -3.722     9.030    kyberBD_i/montgomery_reduction_3/U0/t3
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                 -0.642    

Slack (VIOLATED) :        -0.642ns  (required time - arrival time)
  Source:                 kyberBD_i/signal_multiplexer_5/U0/s_data1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/montgomery_reduction_3/U0/t3/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 4.483ns (66.983%)  route 2.210ns (33.017%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        1.671     2.979    kyberBD_i/signal_multiplexer_5/U0/clk
    SLICE_X10Y50         FDRE                                         r  kyberBD_i/signal_multiplexer_5/U0/s_data1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  kyberBD_i/signal_multiplexer_5/U0/s_data1_reg[15]/Q
                         net (fo=1, routed)           0.576     4.073    kyberBD_i/signal_multiplexer_5/U0/s_data1_reg_n_0_[15]
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124     4.197 r  kyberBD_i/signal_multiplexer_5/U0/data[15]_INST_0/O
                         net (fo=16, routed)          0.788     4.985    kyberBD_i/montgomery_reduction_3/U0/data_in[15]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[23]_P[15])
                                                      3.841     8.826 r  kyberBD_i/montgomery_reduction_3/U0/t/P[15]
                         net (fo=15, routed)          0.846     9.672    kyberBD_i/montgomery_reduction_3/U0/t_n_90
    DSP48_X0Y19          DSP48E1                                      r  kyberBD_i/montgomery_reduction_3/U0/t3/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        1.598    12.790    kyberBD_i/montgomery_reduction_3/U0/clk
    DSP48_X0Y19          DSP48E1                                      r  kyberBD_i/montgomery_reduction_3/U0/t3/CLK
                         clock pessimism              0.116    12.906    
                         clock uncertainty           -0.154    12.752    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -3.722     9.030    kyberBD_i/montgomery_reduction_3/U0/t3
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                 -0.642    

Slack (VIOLATED) :        -0.622ns  (required time - arrival time)
  Source:                 kyberBD_i/signal_multiplexer_4/U0/s_en1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/montgomery_reduction_2/U0/t3/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.813ns  (logic 4.421ns (64.894%)  route 2.392ns (35.106%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        1.660     2.968    kyberBD_i/signal_multiplexer_4/U0/clk
    SLICE_X33Y28         FDRE                                         r  kyberBD_i/signal_multiplexer_4/U0/s_en1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  kyberBD_i/signal_multiplexer_4/U0/s_en1_reg/Q
                         net (fo=32, routed)          0.933     4.357    kyberBD_i/signal_multiplexer_4/U0/s_en1
    SLICE_X32Y27         LUT4 (Prop_lut4_I3_O)        0.124     4.481 r  kyberBD_i/signal_multiplexer_4/U0/data[15]_INST_0/O
                         net (fo=16, routed)          0.625     5.106    kyberBD_i/montgomery_reduction_2/U0/data_in[15]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[29]_P[15])
                                                      3.841     8.947 r  kyberBD_i/montgomery_reduction_2/U0/t/P[15]
                         net (fo=15, routed)          0.833     9.781    kyberBD_i/montgomery_reduction_2/U0/t_n_90
    DSP48_X1Y11          DSP48E1                                      r  kyberBD_i/montgomery_reduction_2/U0/t3/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        1.578    12.770    kyberBD_i/montgomery_reduction_2/U0/clk
    DSP48_X1Y11          DSP48E1                                      r  kyberBD_i/montgomery_reduction_2/U0/t3/CLK
                         clock pessimism              0.265    13.035    
                         clock uncertainty           -0.154    12.880    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.722     9.158    kyberBD_i/montgomery_reduction_2/U0/t3
  -------------------------------------------------------------------
                         required time                          9.158    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                 -0.622    

Slack (VIOLATED) :        -0.618ns  (required time - arrival time)
  Source:                 kyberBD_i/signal_multiplexer_5/U0/s_data1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/montgomery_reduction_3/U0/t3/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 4.483ns (67.223%)  route 2.186ns (32.777%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        1.671     2.979    kyberBD_i/signal_multiplexer_5/U0/clk
    SLICE_X10Y50         FDRE                                         r  kyberBD_i/signal_multiplexer_5/U0/s_data1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  kyberBD_i/signal_multiplexer_5/U0/s_data1_reg[15]/Q
                         net (fo=1, routed)           0.576     4.073    kyberBD_i/signal_multiplexer_5/U0/s_data1_reg_n_0_[15]
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124     4.197 r  kyberBD_i/signal_multiplexer_5/U0/data[15]_INST_0/O
                         net (fo=16, routed)          0.788     4.985    kyberBD_i/montgomery_reduction_3/U0/data_in[15]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[23]_P[15])
                                                      3.841     8.826 r  kyberBD_i/montgomery_reduction_3/U0/t/P[15]
                         net (fo=15, routed)          0.822     9.648    kyberBD_i/montgomery_reduction_3/U0/t_n_90
    DSP48_X0Y19          DSP48E1                                      r  kyberBD_i/montgomery_reduction_3/U0/t3/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        1.598    12.790    kyberBD_i/montgomery_reduction_3/U0/clk
    DSP48_X0Y19          DSP48E1                                      r  kyberBD_i/montgomery_reduction_3/U0/t3/CLK
                         clock pessimism              0.116    12.906    
                         clock uncertainty           -0.154    12.752    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.722     9.030    kyberBD_i/montgomery_reduction_3/U0/t3
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                 -0.618    

Slack (VIOLATED) :        -0.593ns  (required time - arrival time)
  Source:                 kyberBD_i/signal_multiplexer_4/U0/s_en1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/montgomery_reduction_2/U0/t3/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 4.421ns (65.174%)  route 2.362ns (34.826%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        1.660     2.968    kyberBD_i/signal_multiplexer_4/U0/clk
    SLICE_X33Y28         FDRE                                         r  kyberBD_i/signal_multiplexer_4/U0/s_en1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  kyberBD_i/signal_multiplexer_4/U0/s_en1_reg/Q
                         net (fo=32, routed)          0.933     4.357    kyberBD_i/signal_multiplexer_4/U0/s_en1
    SLICE_X32Y27         LUT4 (Prop_lut4_I3_O)        0.124     4.481 r  kyberBD_i/signal_multiplexer_4/U0/data[15]_INST_0/O
                         net (fo=16, routed)          0.625     5.106    kyberBD_i/montgomery_reduction_2/U0/data_in[15]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[29]_P[15])
                                                      3.841     8.947 r  kyberBD_i/montgomery_reduction_2/U0/t/P[15]
                         net (fo=15, routed)          0.804     9.751    kyberBD_i/montgomery_reduction_2/U0/t_n_90
    DSP48_X1Y11          DSP48E1                                      r  kyberBD_i/montgomery_reduction_2/U0/t3/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        1.578    12.770    kyberBD_i/montgomery_reduction_2/U0/clk
    DSP48_X1Y11          DSP48E1                                      r  kyberBD_i/montgomery_reduction_2/U0/t3/CLK
                         clock pessimism              0.265    13.035    
                         clock uncertainty           -0.154    12.880    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -3.722     9.158    kyberBD_i/montgomery_reduction_2/U0/t3
  -------------------------------------------------------------------
                         required time                          9.158    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                 -0.593    

Slack (VIOLATED) :        -0.593ns  (required time - arrival time)
  Source:                 kyberBD_i/signal_multiplexer_4/U0/s_en1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/montgomery_reduction_2/U0/t3/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 4.421ns (65.174%)  route 2.362ns (34.826%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        1.660     2.968    kyberBD_i/signal_multiplexer_4/U0/clk
    SLICE_X33Y28         FDRE                                         r  kyberBD_i/signal_multiplexer_4/U0/s_en1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  kyberBD_i/signal_multiplexer_4/U0/s_en1_reg/Q
                         net (fo=32, routed)          0.933     4.357    kyberBD_i/signal_multiplexer_4/U0/s_en1
    SLICE_X32Y27         LUT4 (Prop_lut4_I3_O)        0.124     4.481 r  kyberBD_i/signal_multiplexer_4/U0/data[15]_INST_0/O
                         net (fo=16, routed)          0.625     5.106    kyberBD_i/montgomery_reduction_2/U0/data_in[15]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[29]_P[15])
                                                      3.841     8.947 r  kyberBD_i/montgomery_reduction_2/U0/t/P[15]
                         net (fo=15, routed)          0.804     9.751    kyberBD_i/montgomery_reduction_2/U0/t_n_90
    DSP48_X1Y11          DSP48E1                                      r  kyberBD_i/montgomery_reduction_2/U0/t3/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        1.578    12.770    kyberBD_i/montgomery_reduction_2/U0/clk
    DSP48_X1Y11          DSP48E1                                      r  kyberBD_i/montgomery_reduction_2/U0/t3/CLK
                         clock pessimism              0.265    13.035    
                         clock uncertainty           -0.154    12.880    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -3.722     9.158    kyberBD_i/montgomery_reduction_2/U0/t3
  -------------------------------------------------------------------
                         required time                          9.158    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                 -0.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_reduce_0/U0/s_do_lower_barrett_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/signal_multiplexer_0/U0/s_data0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.562%)  route 0.207ns (59.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        0.551     0.892    kyberBD_i/polyvec_reduce_0/U0/clk
    SLICE_X23Y29         FDRE                                         r  kyberBD_i/polyvec_reduce_0/U0/s_do_lower_barrett_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  kyberBD_i/polyvec_reduce_0/U0/s_do_lower_barrett_reg[7]/Q
                         net (fo=1, routed)           0.207     1.239    kyberBD_i/signal_multiplexer_0/U0/data0[7]
    SLICE_X21Y27         FDRE                                         r  kyberBD_i/signal_multiplexer_0/U0/s_data0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        0.817     1.187    kyberBD_i/signal_multiplexer_0/U0/clk
    SLICE_X21Y27         FDRE                                         r  kyberBD_i/signal_multiplexer_0/U0/s_data0_reg[7]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X21Y27         FDRE (Hold_fdre_C_D)         0.071     1.224    kyberBD_i/signal_multiplexer_0/U0/s_data0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_basemul_acc_0/U0/s_iteration_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_basemul_acc_0/U0/s_iteration_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.731%)  route 0.214ns (60.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        0.564     0.905    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X18Y49         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_iteration_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  kyberBD_i/polyvec_basemul_acc_0/U0/s_iteration_reg[0][1]/Q
                         net (fo=3, routed)           0.214     1.259    kyberBD_i/polyvec_basemul_acc_0/U0/s_iteration_reg[0][1]
    SLICE_X18Y50         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_iteration_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        0.831     1.201    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X18Y50         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_iteration_reg[1][1]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.070     1.242    kyberBD_i/polyvec_basemul_acc_0/U0/s_iteration_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/signal_multiplexer_14/U0/s_data0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.492%)  route 0.216ns (60.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        0.553     0.894    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X22Y31         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul1_reg[6]/Q
                         net (fo=1, routed)           0.216     1.251    kyberBD_i/signal_multiplexer_14/U0/data0[6]
    SLICE_X19Y31         FDRE                                         r  kyberBD_i/signal_multiplexer_14/U0/s_data0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        0.822     1.192    kyberBD_i/signal_multiplexer_14/U0/clk
    SLICE_X19Y31         FDRE                                         r  kyberBD_i/signal_multiplexer_14/U0/s_data0_reg[6]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X19Y31         FDRE (Hold_fdre_C_D)         0.072     1.230    kyberBD_i/signal_multiplexer_14/U0/s_data0_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_ntt_0/U0/s_data0_to_barrett_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/signal_multiplexer_0/U0/s_data2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.156%)  route 0.219ns (60.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        0.555     0.896    kyberBD_i/polyvec_ntt_0/U0/clk
    SLICE_X22Y33         FDRE                                         r  kyberBD_i/polyvec_ntt_0/U0/s_data0_to_barrett_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  kyberBD_i/polyvec_ntt_0/U0/s_data0_to_barrett_reg[13]/Q
                         net (fo=1, routed)           0.219     1.256    kyberBD_i/signal_multiplexer_0/U0/data2[13]
    SLICE_X18Y30         FDRE                                         r  kyberBD_i/signal_multiplexer_0/U0/s_data2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        0.821     1.191    kyberBD_i/signal_multiplexer_0/U0/clk
    SLICE_X18Y30         FDRE                                         r  kyberBD_i/signal_multiplexer_0/U0/s_data2_reg[13]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X18Y30         FDRE (Hold_fdre_C_D)         0.072     1.229    kyberBD_i/signal_multiplexer_0/U0/s_data2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_ntt_0/U0/s_coeff1_to_fqmul1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/signal_multiplexer_17/U0/s_data1b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.027%)  route 0.200ns (54.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        0.558     0.899    kyberBD_i/polyvec_ntt_0/U0/clk
    SLICE_X20Y53         FDRE                                         r  kyberBD_i/polyvec_ntt_0/U0/s_coeff1_to_fqmul1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y53         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  kyberBD_i/polyvec_ntt_0/U0/s_coeff1_to_fqmul1_reg[12]/Q
                         net (fo=1, routed)           0.200     1.263    kyberBD_i/signal_multiplexer_17/U0/data1b[12]
    SLICE_X25Y52         FDRE                                         r  kyberBD_i/signal_multiplexer_17/U0/s_data1b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        0.828     1.198    kyberBD_i/signal_multiplexer_17/U0/clk
    SLICE_X25Y52         FDRE                                         r  kyberBD_i/signal_multiplexer_17/U0/s_data1b_reg[12]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X25Y52         FDRE (Hold_fdre_C_D)         0.070     1.234    kyberBD_i/signal_multiplexer_17/U0/s_data1b_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_reduce_0/U0/s_do_upper_barrett_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/signal_multiplexer_1/U0/s_data0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.325%)  route 0.227ns (61.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        0.561     0.902    kyberBD_i/polyvec_reduce_0/U0/clk
    SLICE_X23Y47         FDRE                                         r  kyberBD_i/polyvec_reduce_0/U0/s_do_upper_barrett_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  kyberBD_i/polyvec_reduce_0/U0/s_do_upper_barrett_reg[3]/Q
                         net (fo=1, routed)           0.227     1.269    kyberBD_i/signal_multiplexer_1/U0/data0[3]
    SLICE_X17Y48         FDRE                                         r  kyberBD_i/signal_multiplexer_1/U0/s_data0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        0.832     1.202    kyberBD_i/signal_multiplexer_1/U0/clk
    SLICE_X17Y48         FDRE                                         r  kyberBD_i/signal_multiplexer_1/U0/s_data0_reg[3]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X17Y48         FDRE (Hold_fdre_C_D)         0.071     1.239    kyberBD_i/signal_multiplexer_1/U0/s_data0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_ntt_0/U0/s_data0_to_barrett_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/signal_multiplexer_0/U0/s_data2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.668%)  route 0.224ns (61.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        0.550     0.891    kyberBD_i/polyvec_ntt_0/U0/clk
    SLICE_X22Y27         FDRE                                         r  kyberBD_i/polyvec_ntt_0/U0/s_data0_to_barrett_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  kyberBD_i/polyvec_ntt_0/U0/s_data0_to_barrett_reg[8]/Q
                         net (fo=1, routed)           0.224     1.255    kyberBD_i/signal_multiplexer_0/U0/data2[8]
    SLICE_X18Y27         FDRE                                         r  kyberBD_i/signal_multiplexer_0/U0/s_data2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        0.818     1.188    kyberBD_i/signal_multiplexer_0/U0/clk
    SLICE_X18Y27         FDRE                                         r  kyberBD_i/signal_multiplexer_0/U0/s_data2_reg[8]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X18Y27         FDRE (Hold_fdre_C_D)         0.070     1.224    kyberBD_i/signal_multiplexer_0/U0/s_data2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_reduce_0/U0/s_do_lower_barrett_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/signal_multiplexer_0/U0/s_data0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.619%)  route 0.206ns (59.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        0.551     0.892    kyberBD_i/polyvec_reduce_0/U0/clk
    SLICE_X22Y29         FDRE                                         r  kyberBD_i/polyvec_reduce_0/U0/s_do_lower_barrett_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  kyberBD_i/polyvec_reduce_0/U0/s_do_lower_barrett_reg[0]/Q
                         net (fo=1, routed)           0.206     1.239    kyberBD_i/signal_multiplexer_0/U0/data0[0]
    SLICE_X21Y27         FDRE                                         r  kyberBD_i/signal_multiplexer_0/U0/s_data0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        0.817     1.187    kyberBD_i/signal_multiplexer_0/U0/clk
    SLICE_X21Y27         FDRE                                         r  kyberBD_i/signal_multiplexer_0/U0/s_data0_reg[0]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X21Y27         FDRE (Hold_fdre_C_D)         0.046     1.199    kyberBD_i/signal_multiplexer_0/U0/s_data0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_reduce_0/U0/s_do_lower_barrett_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/signal_multiplexer_0/U0/s_data0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.341%)  route 0.209ns (59.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        0.551     0.892    kyberBD_i/polyvec_reduce_0/U0/clk
    SLICE_X22Y29         FDRE                                         r  kyberBD_i/polyvec_reduce_0/U0/s_do_lower_barrett_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  kyberBD_i/polyvec_reduce_0/U0/s_do_lower_barrett_reg[14]/Q
                         net (fo=1, routed)           0.209     1.241    kyberBD_i/signal_multiplexer_0/U0/data0[14]
    SLICE_X21Y27         FDRE                                         r  kyberBD_i/signal_multiplexer_0/U0/s_data0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        0.817     1.187    kyberBD_i/signal_multiplexer_0/U0/clk
    SLICE_X21Y27         FDRE                                         r  kyberBD_i/signal_multiplexer_0/U0/s_data0_reg[14]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X21Y27         FDRE (Hold_fdre_C_D)         0.047     1.200    kyberBD_i/signal_multiplexer_0/U0/s_data0_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_reduce_0/U0/s_do_lower_barrett_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/signal_multiplexer_0/U0/s_data0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.098%)  route 0.211ns (59.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        0.551     0.892    kyberBD_i/polyvec_reduce_0/U0/clk
    SLICE_X22Y29         FDRE                                         r  kyberBD_i/polyvec_reduce_0/U0/s_do_lower_barrett_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  kyberBD_i/polyvec_reduce_0/U0/s_do_lower_barrett_reg[10]/Q
                         net (fo=1, routed)           0.211     1.243    kyberBD_i/signal_multiplexer_0/U0/data0[10]
    SLICE_X21Y27         FDRE                                         r  kyberBD_i/signal_multiplexer_0/U0/s_data0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3873, routed)        0.817     1.187    kyberBD_i/signal_multiplexer_0/U0/clk
    SLICE_X21Y27         FDRE                                         r  kyberBD_i/signal_multiplexer_0/U0/s_data0_reg[10]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X21Y27         FDRE (Hold_fdre_C_D)         0.047     1.200    kyberBD_i/signal_multiplexer_0/U0/s_data0_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y8    kyberBD_i/poly_tomont_0/U0/s_do_lower_mont_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y12   kyberBD_i/poly_tomont_0/U0/s_do_upper_mont_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7   kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/true_dual_bram_inst0/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7   kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/true_dual_bram_inst0/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/true_dual_bram_inst0/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/true_dual_bram_inst0/RAM_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6   kyberBD_i/dual_bram_0/U0/bram_v1_0_S01_AXI_inst/true_dual_bram_inst0/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6   kyberBD_i/dual_bram_0/U0/bram_v1_0_S01_AXI_inst/true_dual_bram_inst0/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7   kyberBD_i/dual_bram_0/U0/bram_v1_0_S01_AXI_inst/true_dual_bram_inst0/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7   kyberBD_i/dual_bram_0/U0/bram_v1_0_S01_AXI_inst/true_dual_bram_inst0/RAM_reg_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y43  kyberBD_i/barrett_reduce_0/U0/valid_in_vec_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X28Y35  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X28Y35  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X28Y36  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X28Y36  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X28Y36  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X28Y36  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X28Y36  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X28Y36  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X28Y36  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y33  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[8][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y33  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[8][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y33  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[8][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y33  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[8][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y33  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[8][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y33  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[8][5]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y33  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[8][6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y33  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[8][7]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X28Y40  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob_vec_reg[8][10]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X28Y40  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob_vec_reg[8][11]_srl9/CLK



