library ieee;
use ieee.std_logic_1164.all;

entity multi is

	port (A, B, S: in std_logic;
	SAIDA: out std_logic);

end multi;

architecture mux of multi is
begin
	SAIDA <= A when S = '0' else B;
end mux;
