## `glbl_lib.clk_gate` (`glbl_lib.clk_gate.ClkGateMod`)

### Parameters

-

### Ports

| Name        | Type      |
| ----        | ----      |
| clk_i (IN)  | ClkType() |
| clk_o (OUT) | ClkType() |
| ena_i (IN)  | EnaType() |

### Submodules

-


## `tests.flip_flop` (`tests.test_flipflops.FlipFlopMod`)

### Parameters

-

### Ports

| Name                 | Type           |
| ----                 | ----           |
| main_i (IN)          | ClkRstAnType() |
|   main_clk_i (IN)    |   ClkType()    |
|   main_rst_an_i (IN) |   RstAnType()  |
| ctrl_i (IN)          | UintType(2)    |
| data_i (IN)          | UintType(8)    |
| data_o (OUT)         | UintType(8)    |

### Submodules

-


## `tests.another_foo` (`tests.test_modconfigurable.AnotherMod`)

### Parameters

-

### Ports

| Name                 | Type           |
| ----                 | ----           |
| main_i (IN)          | ClkRstAnType() |
|   main_clk_i (IN)    |   ClkType()    |
|   main_rst_an_i (IN) |   RstAnType()  |
| data_i (IN)          | UintType(8)    |
| data_o (OUT)         | UintType(8)    |

### Submodules

-


## `tests.my_other` (`tests.test_modconfigurable.MyOtherMod`)

### Parameters

-

### Ports

| Name                 | Type           |
| ----                 | ----           |
| main_i (IN)          | ClkRstAnType() |
|   main_clk_i (IN)    |   ClkType()    |
|   main_rst_an_i (IN) |   RstAnType()  |
| data_i (IN)          | UintType(8)    |
| data_o (OUT)         | UintType(8)    |
| feat_i (IN)          | UintType(8)    |
| feat_o (OUT)         | UintType(8)    |

### Submodules

-


## `tests.root` (`tests.test_modconfigurable.RootMod`)

### Parameters

-

### Ports

-

### Submodules

| Name      | Module                       |
| ----      | ------                       |
| `u_inst0` | `tests.sub`                  |
| `u_inst1` | `tests.sub`                  |
| `u_inst2` | `tests.sub_bf7afe6890b5eaaa` |
| `u_inst3` | `tests.sub_one`              |


## `tests.flavor` (`tests.test_modfilelist.FlavorMod`)

### Parameters

-

### Ports

-

### Submodules

-


## `tests.multi` (`tests.test_modfilelist.MultiMod`)

### Parameters

-

### Ports

-

### Submodules

-


## `tests.decl` (`tests.test_mods.DeclMod`)

### Parameters

-

### Ports

-

### Submodules

-


## `tests.doc` (`tests.test_mods.DocMod`)

### Parameters

-

### Ports

-

### Submodules

-


## `tests.ip` (`tests.test_mods.IpMod`)

### Parameters

-

### Ports

-

### Submodules

-


## `tests.param` (`tests.test_mods.ParamMod`)

### Parameters

| Name    | Type          |
| ----    | ----          |
| param_p | IntegerType() |
| width_p | IntegerType() |

### Ports

-

### Submodules

-


## `tests.some` (`tests.test_mods.SomeMod`)

### Parameters

-

### Ports

-

### Submodules

-


## `tests.some_some` (`tests.test_mods.SomeSomeMod`)

### Parameters

-

### Ports

-

### Submodules

-


## `tests.sub` (`tests.test_mods.SubMod`)

### Parameters

-

### Ports

-

### Submodules

| Name    | Module     |
| ----    | ------     |
| `u_ip0` | `tests.ip` |
| `u_ip1` | `tests.ip` |


## `tests.top` (`tests.test_mods.TopMod`)

### Parameters

-

### Ports

-

### Submodules

| Name     | Module      |
| ----     | ------      |
| `u_sub0` | `tests.sub` |
| `u_sub1` | `tests.sub` |


## `tests.top` (`tests.test_modtailored.TopMod`)

### Parameters

-

### Ports

-

### Submodules

| Name     | Module           |
| ----     | ------           |
| `u_sub0` | `tests.top_sub0` |
| `u_sub1` | `tests.top_sub1` |


## `tests.gen_tb_dut` (`tests.test_modtb.GenTbMod`)

### Parameters

-

### Ports

-

### Submodules

| Name  | Module      |
| ----  | ------      |
| `dut` | `tests.dut` |


## `tests.sub` (`tests.test_modtb.SubMod`)

### Parameters

-

### Ports

-

### Submodules

| Name    | Module          |
| ----    | ------          |
| `u_dut` | `tests.sub_dut` |


## `tests.tb` (`tests.test_modtb.TbMod`)

### Parameters

-

### Ports

-

### Submodules

-


## `tests.top` (`tests.test_modtb.TopMod`)

### Parameters

-

### Ports

-

### Submodules

| Name     | Module          |
| ----     | ------          |
| `u_sub0` | `tests.sub`     |
| `u_sub1` | `tests.sub`     |
| `u_dut`  | `tests.top_dut` |


## `tests.top_tb` (`tests.test_modtb.TopTbMod`)

### Parameters

-

### Ports

-

### Submodules

-


## `tests.mux` (`tests.test_muxes.MuxMod`)

### Parameters

-

### Ports

| Name       | Type        |
| ----       | ----        |
| a0_i (IN)  | UintType(4) |
| b0_i (IN)  | UintType(4) |
| c0_i (IN)  | UintType(4) |
| q0_o (OUT) | UintType(4) |
| a1_i (IN)  | UintType(8) |
| b1_i (IN)  | UintType(8) |
| c1_i (IN)  | UintType(8) |
| q1_o (OUT) | UintType(8) |
| q2_o (OUT) | UintType(8) |

### Submodules

-


## `uart_lib.uart` (`uart_lib.uart.UartMod`)

### Parameters

-

### Ports

| Name                 | Type                 |
| ----                 | ----                 |
| main_i (IN)          | ClkRstAnType()       |
|   main_clk_i (IN)    |   ClkType()          |
|   main_rst_an_i (IN) |   RstAnType()        |
| uart_i (IN)          | UartIoType()         |
|   uart_rx_o (OUT)    |   BitType()          |
|   uart_tx_i (IN)     |   BitType()          |
| bus_i (IN)           | BusType()            |
|   bus_trans_i (IN)   |   TransType()        |
|   bus_addr_i (IN)    |   AddrType(32)       |
|   bus_write_i (IN)   |   WriteType()        |
|   bus_wdata_i (IN)   |   DataType(32)       |
|   bus_ready_o (OUT)  |   BitType(default=1) |
|   bus_resp_o (OUT)   |   RespType()         |
|   bus_rdata_o (OUT)  |   DataType(32)       |

### Submodules

| Name         | Module               |
| ----         | ------               |
| `u_clk_gate` | `glbl_lib.clk_gate`  |
| `u_regf`     | `uart_lib.uart_regf` |
| `u_core`     | `uart_lib.uart_core` |
