Release 14.5 par P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

gyrator::  Mon Dec 12 16:22:27 2016

par -w -intstyle ise -ol high -xe n -mt 4 ADC_CTRL_map.ncd ADC_CTRL.ncd
ADC_CTRL.pcf 


Constraints file: ADC_CTRL.pcf.
Loading device for application Rf_Device from file '6slx150.nph' in environment
/media/storage/opt/xilinx/14.5/ISE_DS/ISE/.
   "ADC_CTRL" is an NCD, version 3.2, device xc6slx150, package fgg484, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6slx150' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-03-26".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 5,389 out of 184,304    2%
    Number used as Flip Flops:               5,261
    Number used as Latches:                    128
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      3,801 out of  92,152    4%
    Number used as logic:                    3,329 out of  92,152    3%
      Number using O6 output only:           2,104
      Number using O5 output only:             144
      Number using O5 and O6:                1,081
      Number used as ROM:                        0
    Number used as Memory:                       2 out of  21,680    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:             2
        Number using O6 output only:             2
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    470
      Number with same-slice register load:    460
      Number with same-slice carry load:        10
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,281 out of  23,038    9%
  Number of MUXCYs used:                       752 out of  46,076    1%
  Number of LUT Flip Flop pairs used:        5,657
    Number with an unused Flip Flop:         1,160 out of   5,657   20%
    Number with an unused LUT:               1,856 out of   5,657   32%
    Number of fully used LUT-FF pairs:       2,641 out of   5,657   46%
    Number of slice register sites lost
      to control set restrictions:               0 out of 184,304    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       136 out of     338   40%
    Number of LOCed IOBs:                      136 out of     136  100%
    IOB Flip Flops:                             84
    IOB Master Pads:                             2
    IOB Slave Pads:                              2

Specific Feature Utilization:
  Number of RAMB16BWERs:                        47 out of     268   17%
  Number of RAMB8BWERs:                          1 out of     536    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             2 out of      32    6%
    Number used as BUFIO2FBs:                    2
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       7 out of      16   43%
    Number used as BUFGs:                        7
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of      12    8%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                  34 out of     586    5%
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                   32
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        32 out of     586    5%
    Number used as IODELAY2s:                   32
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                  50 out of     586    8%
    Number used as OLOGIC2s:                    50
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     384    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of     180    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       4    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            2 out of       6   33%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

PAR will use up to 4 processors
INFO:Timing:2802 - Read 130 constraints.  If you are experiencing memory or runtime issues it may help to consolidate some of these
   constraints.  For more details please do a search for "timing:2802" at http://www.xilinx.com/support.
WARNING:Par:288 - The signal SPI_ADC_MISO_IBUF has no load.  PAR will not attempt to route this signal.
Starting Multi-threaded Router


Phase  1  : 29382 unrouted;      REAL time: 13 secs 

Phase  2  : 22244 unrouted;      REAL time: 21 secs 

Phase  3  : 7885 unrouted;      REAL time: 28 secs 

Phase  4  : 7914 unrouted; (Setup:1488, Hold:941845, Component Switching Limit:0)     REAL time: 33 secs 

Updating file: ADC_CTRL.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:1545, Hold:946192, Component Switching Limit:0)     REAL time: 43 secs 

Phase  6  : 0 unrouted; (Setup:1442, Hold:946192, Component Switching Limit:0)     REAL time: 47 secs 

Phase  7  : 0 unrouted; (Setup:120, Hold:943501, Component Switching Limit:0)     REAL time: 1 mins 38 secs 

Phase  8  : 0 unrouted; (Setup:120, Hold:943501, Component Switching Limit:0)     REAL time: 1 mins 38 secs 

Phase  9  : 0 unrouted; (Setup:120, Hold:943501, Component Switching Limit:0)     REAL time: 1 mins 38 secs 
WARNING:Route:466 - Unusually high hold time violation detected among 259 connections. The top 20 such instances are printed below. The
   router will continue and try to fix it
	I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_
stg_inst/D<6>:DQ ->
I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_s
tg_inst/D<7>:CX -3276
	I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[0].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_
stg_inst/D<6>:BQ ->
I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[0].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_s
tg_inst/D<3>:DX -3223
	I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_
stg_inst/D<6>:AQ ->
I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_s
tg_inst/D<3>:BX -3220
	I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_
stg_inst/D<6>:AQ ->
I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_s
tg_inst/D<3>:BX -3220
	I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_
stg_inst/D<9>:BQ ->
I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_s
tg_inst/Q_reg<9>:B5 -3207
	I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[6].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_
stg_inst/D<6>:BMUX ->
I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[6].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_s
tg_inst/D<3>:CX -3190
	I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[6].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_
stg_inst/D<6>:CQ ->
I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[6].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_s
tg_inst/Q_reg<7>:B5 -3177
	I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[6].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_
stg_inst/D<6>:DQ ->
I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[6].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_s
tg_inst/Q_reg<7>:C5 -3174
	I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_
stg_inst/D<9>:AQ ->
I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[5].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_s
tg_inst/D<9>:AX -3171
	I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[0].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_
stg_inst/D<9>:BQ ->
I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[0].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_s
tg_inst/D<7>:B5 -3169
	I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_
stg_inst/D<9>:BQ ->
I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_s
tg_inst/Q_reg<9>:B5 -3160
	I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_
stg_inst/D<6>:BMUX ->
I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_s
tg_inst/D<3>:CX -3159
	I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_
stg_inst/D<6>:BMUX ->
I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_s
tg_inst/D<3>:CX -3159
	I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[6].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_
stg_inst/D<6>:AQ ->
I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[6].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_s
tg_inst/D<3>:BX -3154
	I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_
stg_inst/D<6>:CMUX ->
I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_s
tg_inst/D<7>:AX -3147
	I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_
stg_inst/D<6>:BMUX ->
I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_s
tg_inst/D<3>:CX -3138
	I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_
stg_inst/D<6>:BMUX ->
I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_s
tg_inst/D<3>:CX -3138
	I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_
stg_inst/D<9>:AQ ->
I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_s
tg_inst/Q_reg<9>:A5 -3123
	I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[0].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_
stg_inst/D<6>:AQ ->
I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[0].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_s
tg_inst/D<3>:BX -3116
	I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_
stg_inst/D<6>:CMUX ->
I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_s
tg_inst/D<7>:AX -3112


Phase 10  : 0 unrouted; (Setup:120, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 40 secs 

Phase 11  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 41 secs 
Total REAL time to Router completion: 1 mins 41 secs 
Total CPU time to Router completion (all processors): 2 mins 12 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           CLOCK_100 | BUFGMUX_X2Y12| No   |  967 |  0.827     |  1.911      |
+---------------------+--------------+------+------+------------+-------------+
|    CLOCK_DESER_6BIT |  BUFGMUX_X2Y2| No   |  900 |  0.331     |  1.415      |
+---------------------+--------------+------+------+------------+-------------+
|             FX3_CLK | BUFGMUX_X3Y13| No   |  113 |  0.827     |  1.913      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/CLOCK_D |              |      |      |            |             |
|      IV_REG_16_BUFG | BUFGMUX_X2Y10| No   |   15 |  0.732     |  1.908      |
+---------------------+--------------+------+------+------------+-------------+
|            CLOCK_50 |  BUFGMUX_X2Y4| No   |   27 |  0.810     |  1.905      |
+---------------------+--------------+------+------+------------+-------------+
|           CLOCK_250 |  BUFGMUX_X2Y1| No   |    2 |  0.000     |  1.941      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/Mcount_s |              |      |      |            |             |
|piclkgen.sck_counter |              |      |      |            |             |
|                _val |         Local|      |   17 |  0.399     |  3.776      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[10 |              |      |      |            |             |
|         ]_AND_239_o |         Local|      |    2 |  0.000     |  2.373      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[11 |              |      |      |            |             |
|         ]_AND_237_o |         Local|      |    2 |  0.000     |  2.212      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[12 |              |      |      |            |             |
|         ]_AND_235_o |         Local|      |    2 |  0.000     |  2.163      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[20 |              |      |      |            |             |
|         ]_AND_219_o |         Local|      |    2 |  0.000     |  0.446      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[13 |              |      |      |            |             |
|         ]_AND_233_o |         Local|      |    2 |  0.000     |  3.516      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[21 |              |      |      |            |             |
|         ]_AND_217_o |         Local|      |    2 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[14 |              |      |      |            |             |
|         ]_AND_231_o |         Local|      |    2 |  0.000     |  4.020      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[22 |              |      |      |            |             |
|         ]_AND_215_o |         Local|      |    2 |  0.000     |  3.089      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[30 |              |      |      |            |             |
|         ]_AND_199_o |         Local|      |    2 |  0.000     |  0.680      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[15 |              |      |      |            |             |
|         ]_AND_229_o |         Local|      |    2 |  0.000     |  2.863      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[23 |              |      |      |            |             |
|         ]_AND_213_o |         Local|      |    2 |  0.000     |  3.265      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[31 |              |      |      |            |             |
|         ]_AND_197_o |         Local|      |    2 |  0.000     |  0.655      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[16 |              |      |      |            |             |
|         ]_AND_227_o |         Local|      |    2 |  0.000     |  0.467      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[24 |              |      |      |            |             |
|         ]_AND_211_o |         Local|      |    2 |  0.000     |  3.213      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[17 |              |      |      |            |             |
|         ]_AND_225_o |         Local|      |    2 |  0.000     |  3.281      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[25 |              |      |      |            |             |
|         ]_AND_209_o |         Local|      |    2 |  0.000     |  4.273      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[18 |              |      |      |            |             |
|         ]_AND_223_o |         Local|      |    2 |  0.000     |  0.666      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[26 |              |      |      |            |             |
|         ]_AND_207_o |         Local|      |    2 |  0.000     |  3.021      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[19 |              |      |      |            |             |
|         ]_AND_221_o |         Local|      |    2 |  0.000     |  0.448      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[27 |              |      |      |            |             |
|         ]_AND_205_o |         Local|      |    2 |  0.000     |  3.231      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[28 |              |      |      |            |             |
|         ]_AND_203_o |         Local|      |    2 |  0.000     |  2.143      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[29 |              |      |      |            |             |
|         ]_AND_201_o |         Local|      |    2 |  0.000     |  1.960      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[6 |              |      |      |            |             |
|         3]_AND_68_o |         Local|      |    2 |  0.000     |  0.725      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[5 |              |      |      |            |             |
|         5]_AND_84_o |         Local|      |    2 |  0.000     |  0.749      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[4 |              |      |      |            |             |
|        1]_AND_112_o |         Local|      |    2 |  0.000     |  0.681      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[2 |              |      |      |            |             |
|        4]_AND_146_o |         Local|      |    2 |  0.000     |  0.477      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[1 |              |      |      |            |             |
|        6]_AND_162_o |         Local|      |    2 |  0.000     |  0.311      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[3 |              |      |      |            |             |
|         ]_AND_188_o |         Local|      |    2 |  0.000     |  0.517      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[7 |              |      |      |            |             |
|         9]_AND_36_o |         Local|      |    2 |  0.000     |  0.603      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[4 |              |      |      |            |             |
|        4]_AND_106_o |         Local|      |    2 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[3 |              |      |      |            |             |
|        6]_AND_122_o |         Local|      |    2 |  0.000     |  0.469      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[1 |              |      |      |            |             |
|        9]_AND_156_o |         Local|      |    2 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[7 |              |      |      |            |             |
|         ]_AND_180_o |         Local|      |    2 |  0.000     |  0.534      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[9 |              |      |      |            |             |
|         0]_AND_14_o |         Local|      |    2 |  0.000     |  0.706      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[8 |              |      |      |            |             |
|         2]_AND_30_o |         Local|      |    2 |  0.000     |  1.037      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[4] |              |      |      |            |             |
|          _AND_251_o |         Local|      |    2 |  0.000     |  2.134      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[3 |              |      |      |            |             |
|        9]_AND_116_o |         Local|      |    2 |  0.000     |  0.310      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[7] |              |      |      |            |             |
|          _AND_245_o |         Local|      |    2 |  0.000     |  0.570      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[6 |              |      |      |            |             |
|         4]_AND_66_o |         Local|      |    2 |  0.000     |  0.311      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[5 |              |      |      |            |             |
|         6]_AND_82_o |         Local|      |    2 |  0.000     |  0.469      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[8 |              |      |      |            |             |
|         8]_AND_18_o |         Local|      |    2 |  0.000     |  0.703      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[9 |              |      |      |            |             |
|         1]_AND_12_o |         Local|      |    2 |  0.000     |  0.499      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[7 |              |      |      |            |             |
|         3]_AND_48_o |         Local|      |    2 |  0.000     |  0.751      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[6 |              |      |      |            |             |
|         5]_AND_64_o |         Local|      |    2 |  0.000     |  0.495      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[5 |              |      |      |            |             |
|         7]_AND_80_o |         Local|      |    2 |  0.000     |  0.312      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[9 |              |      |      |            |             |
|          3]_AND_8_o |         Local|      |    2 |  0.000     |  0.740      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[9 |              |      |      |            |             |
|          4]_AND_6_o |         Local|      |    2 |  0.000     |  0.856      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[8 |              |      |      |            |             |
|         9]_AND_16_o |         Local|      |    2 |  0.000     |  0.540      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[1 |              |      |      |            |             |
|        0]_AND_174_o |         Local|      |    2 |  0.000     |  1.031      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[9 |              |      |      |            |             |
|          5]_AND_4_o |         Local|      |    2 |  0.000     |  1.340      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[9 |              |      |      |            |             |
|         2]_AND_10_o |         Local|      |    2 |  0.000     |  0.817      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[1 |              |      |      |            |             |
|        3]_AND_168_o |         Local|      |    2 |  0.000     |  0.681      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[3 |              |      |      |            |             |
|        0]_AND_134_o |         Local|      |    2 |  0.000     |  0.313      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[2 |              |      |      |            |             |
|        2]_AND_150_o |         Local|      |    2 |  0.000     |  0.756      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[1 |              |      |      |            |             |
|         ]_AND_192_o |         Local|      |    2 |  0.000     |  0.684      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[4 |              |      |      |            |             |
|        2]_AND_110_o |         Local|      |    2 |  0.000     |  0.310      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[3 |              |      |      |            |             |
|        3]_AND_128_o |         Local|      |    2 |  0.000     |  0.536      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[2 |              |      |      |            |             |
|        5]_AND_144_o |         Local|      |    2 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[1 |              |      |      |            |             |
|        7]_AND_160_o |         Local|      |    2 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[4 |              |      |      |            |             |
|         ]_AND_186_o |         Local|      |    2 |  0.000     |  0.310      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[5 |              |      |      |            |             |
|         0]_AND_94_o |         Local|      |    2 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[1] |              |      |      |            |             |
|          _AND_257_o |         Local|      |    2 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[2 |              |      |      |            |             |
|        8]_AND_138_o |         Local|      |    2 |  0.000     |  0.680      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[4 |              |      |      |            |             |
|        5]_AND_104_o |         Local|      |    2 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[3 |              |      |      |            |             |
|        7]_AND_120_o |         Local|      |    2 |  0.000     |  0.537      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[7 |              |      |      |            |             |
|         4]_AND_46_o |         Local|      |    2 |  0.000     |  0.477      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[6 |              |      |      |            |             |
|         6]_AND_62_o |         Local|      |    2 |  0.000     |  0.782      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[8] |              |      |      |            |             |
|          _AND_243_o |         Local|      |    2 |  0.000     |  3.766      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[4 |              |      |      |            |             |
|         8]_AND_98_o |         Local|      |    2 |  0.000     |  0.311      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[5 |              |      |      |            |             |
|         1]_AND_92_o |         Local|      |    2 |  0.000     |  0.467      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[8 |              |      |      |            |             |
|         3]_AND_28_o |         Local|      |    2 |  0.000     |  1.172      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[7 |              |      |      |            |             |
|         5]_AND_44_o |         Local|      |    2 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[6 |              |      |      |            |             |
|         7]_AND_60_o |         Local|      |    2 |  0.000     |  1.330      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[4 |              |      |      |            |             |
|         9]_AND_96_o |         Local|      |    2 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[6 |              |      |      |            |             |
|         0]_AND_74_o |         Local|      |    2 |  0.000     |  0.813      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[5 |              |      |      |            |             |
|         2]_AND_90_o |         Local|      |    2 |  0.000     |  0.446      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[1 |              |      |      |            |             |
|        1]_AND_172_o |         Local|      |    2 |  0.000     |  0.781      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[8 |              |      |      |            |             |
|         4]_AND_26_o |         Local|      |    2 |  0.000     |  1.351      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[7 |              |      |      |            |             |
|         6]_AND_42_o |         Local|      |    2 |  0.000     |  0.817      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[1 |              |      |      |            |             |
|        2]_AND_170_o |         Local|      |    2 |  0.000     |  0.311      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[2 |              |      |      |            |             |
|        0]_AND_154_o |         Local|      |    2 |  0.000     |  0.462      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[2 |              |      |      |            |             |
|        1]_AND_152_o |         Local|      |    2 |  0.000     |  0.467      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[1 |              |      |      |            |             |
|        4]_AND_166_o |         Local|      |    2 |  0.000     |  0.446      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[1 |              |      |      |            |             |
|        5]_AND_164_o |         Local|      |    2 |  0.000     |  0.285      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[2 |              |      |      |            |             |
|        3]_AND_148_o |         Local|      |    2 |  0.000     |  0.663      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[3 |              |      |      |            |             |
|        1]_AND_132_o |         Local|      |    2 |  0.000     |  0.684      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[3 |              |      |      |            |             |
|        2]_AND_130_o |         Local|      |    2 |  0.000     |  0.941      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[4 |              |      |      |            |             |
|        0]_AND_114_o |         Local|      |    2 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[1 |              |      |      |            |             |
|        8]_AND_158_o |         Local|      |    2 |  0.000     |  0.493      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[2 |              |      |      |            |             |
|         ]_AND_190_o |         Local|      |    2 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[2 |              |      |      |            |             |
|        6]_AND_142_o |         Local|      |    2 |  0.000     |  0.495      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[3 |              |      |      |            |             |
|        4]_AND_126_o |         Local|      |    2 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[5 |              |      |      |            |             |
|         ]_AND_184_o |         Local|      |    2 |  0.000     |  0.677      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[2 |              |      |      |            |             |
|        7]_AND_140_o |         Local|      |    2 |  0.000     |  0.314      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[3 |              |      |      |            |             |
|        5]_AND_124_o |         Local|      |    2 |  0.000     |  0.473      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[4 |              |      |      |            |             |
|        3]_AND_108_o |         Local|      |    2 |  0.000     |  0.468      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[2] |              |      |      |            |             |
|          _AND_255_o |         Local|      |    2 |  0.000     |  0.683      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[4 |              |      |      |            |             |
|        6]_AND_102_o |         Local|      |    2 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[2 |              |      |      |            |             |
|        9]_AND_136_o |         Local|      |    2 |  0.000     |  0.470      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[8 |              |      |      |            |             |
|         ]_AND_178_o |         Local|      |    2 |  0.000     |  0.598      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[5 |              |      |      |            |             |
|         8]_AND_78_o |         Local|      |    2 |  0.000     |  0.785      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[5] |              |      |      |            |             |
|          _AND_249_o |         Local|      |    2 |  0.000     |  2.632      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[6 |              |      |      |            |             |
|         1]_AND_72_o |         Local|      |    2 |  0.000     |  1.428      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[9] |              |      |      |            |             |
|          _AND_241_o |         Local|      |    2 |  0.000     |  3.201      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[8 |              |      |      |            |             |
|         5]_AND_24_o |         Local|      |    2 |  0.000     |  0.967      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[7 |              |      |      |            |             |
|         7]_AND_40_o |         Local|      |    2 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[5 |              |      |      |            |             |
|         9]_AND_76_o |         Local|      |    2 |  0.000     |  0.784      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[7 |              |      |      |            |             |
|         0]_AND_54_o |         Local|      |    2 |  0.000     |  0.970      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[6 |              |      |      |            |             |
|         2]_AND_70_o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[8 |              |      |      |            |             |
|         6]_AND_22_o |         Local|      |    2 |  0.000     |  0.785      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[5 |              |      |      |            |             |
|         3]_AND_88_o |         Local|      |    2 |  0.000     |  0.477      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[3 |              |      |      |            |             |
|        8]_AND_118_o |         Local|      |    2 |  0.000     |  0.477      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[5 |              |      |      |            |             |
|         4]_AND_86_o |         Local|      |    2 |  0.000     |  0.941      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[4 |              |      |      |            |             |
|        7]_AND_100_o |         Local|      |    2 |  0.000     |  0.684      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[7 |              |      |      |            |             |
|         1]_AND_52_o |         Local|      |    2 |  0.000     |  0.499      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[7 |              |      |      |            |             |
|         2]_AND_50_o |         Local|      |    2 |  0.000     |  0.681      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[8 |              |      |      |            |             |
|         0]_AND_34_o |         Local|      |    2 |  0.000     |  0.472      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[8 |              |      |      |            |             |
|         1]_AND_32_o |         Local|      |    2 |  0.000     |  1.600      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[6 |              |      |      |            |             |
|         8]_AND_58_o |         Local|      |    2 |  0.000     |  0.744      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[8 |              |      |      |            |             |
|         7]_AND_20_o |         Local|      |    2 |  0.000     |  0.569      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[6 |              |      |      |            |             |
|         ]_AND_182_o |         Local|      |    2 |  0.000     |  0.677      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[3] |              |      |      |            |             |
|          _AND_253_o |         Local|      |    2 |  0.000     |  2.953      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[9 |              |      |      |            |             |
|         ]_AND_176_o |         Local|      |    2 |  0.000     |  0.573      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SP |              |      |      |            |             |
|I_CORE_INST/SPI_MAST |              |      |      |            |             |
|ER_RESET_SPI_DATA[6] |              |      |      |            |             |
|          _AND_247_o |         Local|      |    2 |  0.000     |  0.493      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[6 |              |      |      |            |             |
|         9]_AND_56_o |         Local|      |    2 |  0.000     |  0.967      |
+---------------------+--------------+------+------+------------+-------------+
|SREG_CONTROL_INST/SR |              |      |      |            |             |
|EG_CORE_INST/SPI_MAS |              |      |      |            |             |
|TER_RESET_SPI_DATA[7 |              |      |      |            |             |
|         8]_AND_38_o |         Local|      |    2 |  0.000     |  0.785      |
+---------------------+--------------+------+------+------------+-------------+
|        IO_CLK_BANK2 |         Local|      |   64 |  0.038     |  1.957      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

INFO:Timing:2802 - Read 130 constraints.  If you are experiencing memory or 
   runtime issues it may help to consolidate some of these constraints.  For 
   more details please do a search for "timing:2802" at 
   http://www.xilinx.com/support.
Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_PLL_250_INST_clkout0 = PERIOD TIMEGRP  | SETUP       |     0.107ns|     9.893ns|       0|           0
  "PLL_250_INST_clkout0" TS_CLOCK HIGH      | HOLD        |     0.260ns|            |       0|           0
      50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     0.166ns|     9.834ns|       0|           0
  ATA_TX_15_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     4.645ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_15_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     0.611ns|     9.389ns|       0|           0
  ATA_TX_17_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     4.613ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_17_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PLL_250_INST_clkout3 = PERIOD TIMEGRP  | SETUP       |     0.616ns|    17.536ns|       0|           0
  "PLL_250_INST_clkout3" TS_CLOCK / 0.5     | HOLD        |     0.379ns|            |       0|           0
       HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     0.748ns|     9.252ns|       0|           0
  ATA_TX_9_LDC = MAXDELAY TO TIMEGRP        | HOLD        |     4.372ns|            |       0|           0
    "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D |             |            |            |        |            
  ATA_TX_9_LDC"         TS_PLL_250_INST_clk |             |            |            |        |            
  out0 DATAPATHONLY                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     0.797ns|     9.203ns|       0|           0
  ATA_TX_23_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     4.331ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_23_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     0.838ns|     9.162ns|       0|           0
  ATA_TX_7_LDC = MAXDELAY TO TIMEGRP        | HOLD        |     1.206ns|            |       0|           0
    "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D |             |            |            |        |            
  ATA_TX_7_LDC"         TS_PLL_250_INST_clk |             |            |            |        |            
  out0 DATAPATHONLY                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     0.895ns|     9.105ns|       0|           0
  ATA_TX_22_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     4.345ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_22_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | MAXDELAY    |     0.909ns|     9.091ns|       0|           0
  ATA_TX_8_LDC = MAXDELAY TO TIMEGRP        | HOLD        |     4.190ns|            |       0|           0
    "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D |             |            |            |        |            
  ATA_TX_8_LDC"         TS_PLL_250_INST_clk |             |            |            |        |            
  out0 DATAPATHONLY                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     0.932ns|     9.068ns|       0|           0
  ATA_TX_27_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     3.737ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_27_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     1.047ns|     8.953ns|       0|           0
  ATA_TX_16_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.093ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_16_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     1.055ns|     8.945ns|       0|           0
  ATA_TX_24_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     4.288ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_24_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | MAXDELAY    |     1.102ns|     8.898ns|       0|           0
  ATA_TX_13_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     2.327ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_13_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     1.104ns|     8.896ns|       0|           0
  ATA_TX_6_LDC = MAXDELAY TO TIMEGRP        | HOLD        |     1.306ns|            |       0|           0
    "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D |             |            |            |        |            
  ATA_TX_6_LDC"         TS_PLL_250_INST_clk |             |            |            |        |            
  out0 DATAPATHONLY                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     1.217ns|     8.783ns|       0|           0
  ATA_TX_26_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     3.322ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_26_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     1.296ns|     8.704ns|       0|           0
  ATA_TX_12_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     2.969ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_12_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | MAXDELAY    |     1.471ns|     8.529ns|       0|           0
  ATA_TX_25_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     4.184ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_25_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     1.660ns|     8.340ns|       0|           0
  ATA_TX_28_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     3.368ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_28_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | MAXDELAY    |     1.844ns|     8.156ns|       0|           0
  ATA_TX_14_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     4.560ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_14_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | MAXDELAY    |     1.891ns|     8.109ns|       0|           0
  ATA_TX_5_LDC = MAXDELAY TO TIMEGRP        | HOLD        |     2.239ns|            |       0|           0
    "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D |             |            |            |        |            
  ATA_TX_5_LDC"         TS_PLL_250_INST_clk |             |            |            |        |            
  out0 DATAPATHONLY                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGR | SETUP       |     2.063ns|    47.619ns|       0|           0
  P "PLL_DESER_INST_clkout1" TS_CLOCK /     | HOLD        |     0.013ns|            |       0|           0
       0.166666667 HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | MAXDELAY    |     2.187ns|     7.813ns|       0|           0
  ATA_TX_10_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.982ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_10_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PLL_250_INST_clkout1 = PERIOD TIMEGRP  | MINPERIOD   |     2.270ns|     1.730ns|       0|           0
  "PLL_250_INST_clkout1" TS_CLOCK / 2.5     |             |            |            |        |            
       HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     2.373ns|     7.627ns|       0|           0
  DATA_TX_94_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.830ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_94_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     2.415ns|     7.585ns|       0|           0
  ATA_TX_4_LDC = MAXDELAY TO TIMEGRP        | HOLD        |     2.296ns|            |       0|           0
    "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D |             |            |            |        |            
  ATA_TX_4_LDC"         TS_PLL_250_INST_clk |             |            |            |        |            
  out0 DATAPATHONLY                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     2.515ns|     7.485ns|       0|           0
  ATA_TX_11_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     2.552ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_11_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | MAXDELAY    |     2.552ns|     7.448ns|       0|           0
  ATA_TX_3_LDC = MAXDELAY TO TIMEGRP        | HOLD        |     2.419ns|            |       0|           0
    "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D |             |            |            |        |            
  ATA_TX_3_LDC"         TS_PLL_250_INST_clk |             |            |            |        |            
  out0 DATAPATHONLY                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     2.579ns|     7.421ns|       0|           0
  ATA_TX_30_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.149ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_30_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     2.717ns|     7.283ns|       0|           0
  DATA_TX_73_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.606ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_73_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     2.791ns|     7.209ns|       0|           0
  DATA_TX_70_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.845ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_70_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     2.878ns|     7.122ns|       0|           0
  DATA_TX_61_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.788ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_61_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     2.964ns|     7.036ns|       0|           0
  DATA_TX_5_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.584ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI |             |            |            |        |            
  _DATA_TX_5_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     2.974ns|     7.026ns|       0|           0
  ATA_TX_18_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.431ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_18_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     2.987ns|     7.013ns|       0|           0
  DATA_TX_75_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.394ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_75_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | MAXDELAY    |     3.024ns|     6.976ns|       0|           0
  DATA_TX_81_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.783ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_81_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.044ns|     6.956ns|       0|           0
  DATA_TX_78_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.589ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_78_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.064ns|     6.936ns|       0|           0
  DATA_TX_8_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.662ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI |             |            |            |        |            
  _DATA_TX_8_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CLOCK = PERIOD TIMEGRP "CLOCK" 10 ns H | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.086ns|     6.914ns|       0|           0
  DATA_TX_79_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.583ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_79_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.091ns|     6.909ns|       0|           0
  DATA_TX_60_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.342ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_60_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.092ns|     6.908ns|       0|           0
  DATA_TX_74_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.398ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_74_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     3.106ns|     6.894ns|       0|           0
  ATA_TX_29_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     2.381ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_29_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.114ns|     6.886ns|       0|           0
  DATA_TX_71_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.474ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_71_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.136ns|     6.864ns|       0|           0
  DATA_TX_33_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.760ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_33_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.154ns|     6.846ns|       0|           0
  DATA_TX_52_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     2.203ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_52_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.158ns|     6.842ns|       0|           0
  DATA_TX_6_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.380ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI |             |            |            |        |            
  _DATA_TX_6_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | MAXDELAY    |     3.188ns|     6.812ns|       0|           0
  DATA_TX_1_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.599ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI |             |            |            |        |            
  _DATA_TX_1_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.225ns|     6.775ns|       0|           0
  DATA_TX_72_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.521ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_72_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.232ns|     6.768ns|       0|           0
  DATA_TX_93_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     2.259ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_93_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.236ns|     6.764ns|       0|           0
  DATA_TX_59_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.447ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_59_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.282ns|     6.718ns|       0|           0
  DATA_TX_32_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     2.016ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_32_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | MAXDELAY    |     3.316ns|     6.684ns|       0|           0
  DATA_TX_76_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.295ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_76_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.317ns|     6.683ns|       0|           0
  DATA_TX_51_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.514ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_51_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.331ns|     6.669ns|       0|           0
  DATA_TX_85_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.581ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_85_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     3.337ns|     6.663ns|       0|           0
  ATA_TX_20_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.174ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_20_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.375ns|     6.625ns|       0|           0
  DATA_TX_58_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.475ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_58_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.384ns|     6.616ns|       0|           0
  DATA_TX_30_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.483ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_30_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.435ns|     6.565ns|       0|           0
  DATA_TX_77_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.059ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_77_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.468ns|     6.532ns|       0|           0
  DATA_TX_83_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.840ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_83_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.470ns|     6.530ns|       0|           0
  DATA_TX_53_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.754ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_53_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.483ns|     6.517ns|       0|           0
  DATA_TX_69_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.654ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_69_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.491ns|     6.509ns|       0|           0
  DATA_TX_36_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.509ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_36_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.498ns|     6.502ns|       0|           0
  DATA_TX_55_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.804ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_55_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.530ns|     6.470ns|       0|           0
  DATA_TX_84_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.999ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_84_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.545ns|     6.455ns|       0|           0
  DATA_TX_22_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.725ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_22_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.548ns|     6.452ns|       0|           0
  DATA_TX_34_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.578ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_34_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.562ns|     6.438ns|       0|           0
  DATA_TX_68_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.542ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_68_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | MAXDELAY    |     3.575ns|     6.425ns|       0|           0
  DATA_TX_67_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.801ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_67_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.580ns|     6.420ns|       0|           0
  DATA_TX_4_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.383ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI |             |            |            |        |            
  _DATA_TX_4_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.590ns|     6.410ns|       0|           0
  DATA_TX_88_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.571ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_88_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.623ns|     6.377ns|       0|           0
  DATA_TX_44_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.217ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_44_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.675ns|     6.325ns|       0|           0
  DATA_TX_54_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.887ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_54_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.684ns|     6.316ns|       0|           0
  DATA_TX_3_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.390ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI |             |            |            |        |            
  _DATA_TX_3_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.685ns|     6.315ns|       0|           0
  DATA_TX_10_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.439ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_10_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     3.700ns|     6.300ns|       0|           0
  ATA_TX_19_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.224ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_19_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.716ns|     6.284ns|       0|           0
  DATA_TX_35_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.456ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_35_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.742ns|     6.258ns|       0|           0
  DATA_TX_37_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.505ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_37_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.764ns|     6.236ns|       0|           0
  DATA_TX_9_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.324ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI |             |            |            |        |            
  _DATA_TX_9_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.802ns|     6.198ns|       0|           0
  DATA_TX_7_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.388ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI |             |            |            |        |            
  _DATA_TX_7_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.809ns|     6.191ns|       0|           0
  DATA_TX_87_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.423ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_87_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.814ns|     6.186ns|       0|           0
  DATA_TX_38_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.372ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_38_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     3.814ns|     6.186ns|       0|           0
  ATA_TX_21_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.080ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_ |             |            |            |        |            
  DATA_TX_21_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.826ns|     6.174ns|       0|           0
  DATA_TX_31_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.556ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_31_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.840ns|     6.160ns|       0|           0
  DATA_TX_48_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.530ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_48_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.842ns|     6.158ns|       0|           0
  DATA_TX_11_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.377ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_11_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.848ns|     6.152ns|       0|           0
  DATA_TX_63_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.534ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_63_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.852ns|     6.148ns|       0|           0
  DATA_TX_92_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     2.129ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_92_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.869ns|     6.131ns|       0|           0
  DATA_TX_27_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.167ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_27_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.881ns|     6.119ns|       0|           0
  DATA_TX_91_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     2.380ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_91_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.893ns|     6.107ns|       0|           0
  DATA_TX_24_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.551ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_24_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.898ns|     6.102ns|       0|           0
  DATA_TX_49_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.515ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_49_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.944ns|     6.056ns|       0|           0
  DATA_TX_39_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.389ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_39_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.947ns|     6.053ns|       0|           0
  DATA_TX_64_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.605ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_64_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.956ns|     6.044ns|       0|           0
  DATA_TX_56_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.404ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_56_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.966ns|     6.034ns|       0|           0
  DATA_TX_43_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.223ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_43_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     3.973ns|     6.027ns|       0|           0
  DATA_TX_90_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.900ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_90_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.001ns|     5.999ns|       0|           0
  DATA_TX_23_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.496ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_23_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.009ns|     5.991ns|       0|           0
  DATA_TX_26_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.144ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_26_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.011ns|     5.989ns|       0|           0
  DATA_TX_28_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.198ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_28_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.040ns|     5.960ns|       0|           0
  DATA_TX_82_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.638ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_82_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.042ns|     5.958ns|       0|           0
  DATA_TX_50_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.530ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_50_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.059ns|     5.941ns|       0|           0
  DATA_TX_80_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     0.986ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_80_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     4.065ns|     5.935ns|       0|           0
  ATA_TX_2_LDC = MAXDELAY TO TIMEGRP        | HOLD        |     1.125ns|            |       0|           0
    "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D |             |            |            |        |            
  ATA_TX_2_LDC"         TS_PLL_250_INST_clk |             |            |            |        |            
  out0 DATAPATHONLY                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.071ns|     5.929ns|       0|           0
  DATA_TX_42_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.161ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_42_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.072ns|     5.928ns|       0|           0
  DATA_TX_45_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.071ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_45_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.100ns|     5.900ns|       0|           0
  DATA_TX_13_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.091ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_13_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.116ns|     5.884ns|       0|           0
  DATA_TX_86_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.682ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_86_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.137ns|     5.863ns|       0|           0
  DATA_TX_17_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.383ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_17_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.139ns|     5.861ns|       0|           0
  DATA_TX_66_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.657ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_66_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.161ns|     5.839ns|       0|           0
  DATA_TX_12_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.293ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_12_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.163ns|     5.837ns|       0|           0
  DATA_TX_62_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.432ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_62_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.164ns|     5.836ns|       0|           0
  DATA_TX_47_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.306ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_47_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.203ns|     5.797ns|       0|           0
  DATA_TX_16_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.482ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_16_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.216ns|     5.784ns|       0|           0
  DATA_TX_40_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.286ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_40_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.221ns|     5.779ns|       0|           0
  DATA_TX_21_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.214ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_21_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.235ns|     5.765ns|       0|           0
  DATA_TX_29_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.308ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_29_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.255ns|     5.745ns|       0|           0
  DATA_TX_41_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.166ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_41_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.264ns|     5.736ns|       0|           0
  DATA_TX_57_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.440ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_57_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.318ns|     5.682ns|       0|           0
  DATA_TX_15_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.302ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_15_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.338ns|     5.662ns|       0|           0
  DATA_TX_25_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.147ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_25_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.371ns|     5.629ns|       0|           0
  DATA_TX_89_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.952ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_89_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.410ns|     5.590ns|       0|           0
  DATA_TX_19_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.247ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_19_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D | SETUP       |     4.420ns|     5.580ns|       0|           0
  ATA_TX_1_LDC = MAXDELAY TO TIMEGRP        | HOLD        |     1.335ns|            |       0|           0
    "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_D |             |            |            |        |            
  ATA_TX_1_LDC"         TS_PLL_250_INST_clk |             |            |            |        |            
  out0 DATAPATHONLY                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.437ns|     5.563ns|       0|           0
  DATA_TX_14_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.086ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_14_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.437ns|     5.563ns|       0|           0
  DATA_TX_18_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.274ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_18_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.522ns|     5.478ns|       0|           0
  DATA_TX_20_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     0.957ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_20_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.646ns|     5.354ns|       0|           0
  DATA_TX_65_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.299ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_65_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.726ns|     5.274ns|       0|           0
  DATA_TX_46_LDC = MAXDELAY TO TIMEGRP      | HOLD        |     1.120ns|            |       0|           0
      "TO_SREG_CONTROL_INSTSREG_CORE_INSTSP |             |            |            |        |            
  I_DATA_TX_46_LDC"         TS_PLL_250_INST |             |            |            |        |            
  _clkout0 DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_ | SETUP       |     4.791ns|     5.209ns|       0|           0
  DATA_TX_2_LDC = MAXDELAY TO TIMEGRP       | HOLD        |     1.134ns|            |       0|           0
     "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI |             |            |            |        |            
  _DATA_TX_2_LDC"         TS_PLL_250_INST_c |             |            |            |        |            
  lkout0 DATAPATHONLY                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP "CLO | N/A         |         N/A|         N/A|     N/A|         N/A
  CK_DESER_1BIT" TS_CLOCK HIGH 50%          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_CLOCK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLOCK                       |     10.000ns|      3.334ns|      9.893ns|            0|            0|            0|        73544|
| TS_PLL_250_INST_clkout3       |     20.000ns|     17.536ns|          N/A|            0|            0|          828|            0|
| TS_PLL_250_INST_clkout1       |      4.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
| TS_PLL_250_INST_clkout0       |     10.000ns|      9.893ns|      9.834ns|            0|            0|        57224|          744|
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      7.627ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_94_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.768ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_93_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.148ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_92_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.119ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_91_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.027ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_90_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.629ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_89_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.410ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_88_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.191ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_87_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.884ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_86_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.669ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_85_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.470ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_84_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.532ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_83_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.960ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_82_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.976ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_81_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.941ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_80_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.914ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_79_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.956ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_78_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.565ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_77_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.684ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_76_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      7.013ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_75_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.908ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_74_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      7.283ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_73_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.775ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_72_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.886ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_71_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      7.209ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_70_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.517ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_69_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.438ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_68_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.425ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_67_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.861ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_66_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.354ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_65_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.053ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_64_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.152ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_63_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.837ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_62_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      7.122ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_61_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.909ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_60_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.764ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_59_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.625ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_58_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.736ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_57_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.044ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_56_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.502ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_55_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.325ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_54_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.530ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_53_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.846ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_52_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.683ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_51_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.958ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_50_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.102ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_49_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.160ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_48_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.836ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_47_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.274ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_46_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.928ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_45_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.377ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_44_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.034ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_43_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.929ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_42_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.745ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_41_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.784ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_40_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.056ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_39_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.186ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_38_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.258ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_37_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.509ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_36_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.284ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_35_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.452ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_34_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.864ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_33_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.718ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_32_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.174ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_31_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.616ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_30_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.765ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_29_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.989ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_28_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.131ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_27_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.991ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_26_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.662ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_25_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.107ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_24_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.999ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_23_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.455ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_22_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.779ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_21_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.478ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_20_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.590ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_19_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.563ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_18_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.863ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_17_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.797ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_16_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.682ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_15_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.563ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_14_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.900ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_13_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.839ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_12_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.158ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_11_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.315ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_10_LDC   |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.236ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_9_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.936ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_8_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.198ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_7_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.842ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_6_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      7.036ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_5_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.420ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_4_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.316ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_3_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      5.209ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_2_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSREG_C|     10.000ns|      6.812ns|          N/A|            0|            0|            6|            0|
|  ORE_INSTSPI_DATA_TX_1_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      7.421ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_30_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      6.894ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_29_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      8.340ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_28_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      9.068ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_27_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      8.783ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_26_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      8.529ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_25_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      8.945ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_24_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      9.203ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_23_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      9.105ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_22_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      6.186ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_21_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      6.663ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_20_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      6.300ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_19_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      7.026ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_18_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      9.389ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_17_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      8.953ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_16_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      9.834ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_15_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      8.156ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_14_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      8.898ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_13_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      8.704ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_12_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      7.485ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_11_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      7.813ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_10_LDC    |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      9.252ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_9_LDC     |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      9.091ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_8_LDC     |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      9.162ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_7_LDC     |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      8.896ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_6_LDC     |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      8.109ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_5_LDC     |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      7.585ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_4_LDC     |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      7.448ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_3_LDC     |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      5.935ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_2_LDC     |             |             |             |             |             |             |             |
|  TS_TO_SREG_CONTROL_INSTSPI_CO|     10.000ns|      5.580ns|          N/A|            0|            0|            6|            0|
|  RE_INSTSPI_DATA_TX_1_LDC     |             |             |             |             |             |             |             |
| TS_PLL_DESER_INST_clkout1     |     60.000ns|     47.619ns|          N/A|            0|            0|        14748|            0|
| TS_CLOCK_DESER_1BIT           |     10.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 1 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 43 secs 
Total CPU time to PAR completion (all processors): 2 mins 14 secs 

Peak Memory Usage:  1453 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 1

Writing design to file ADC_CTRL.ncd



PAR done!
