vhdl xil_defaultlib  \
"../../../bd/soc_pwm_4096step/ip/soc_pwm_4096step_proc_sys_reset_0_0/sim/soc_pwm_4096step_proc_sys_reset_0_0.vhd" \
"../../../bd/soc_pwm_4096step/ip/soc_pwm_4096step_microblaze_riscv_0_0/sim/soc_pwm_4096step_microblaze_riscv_0_0.vhd" \
"../../../bd/soc_pwm_4096step/ip/soc_pwm_4096step_dlmb_v10_0/sim/soc_pwm_4096step_dlmb_v10_0.vhd" \
"../../../bd/soc_pwm_4096step/ip/soc_pwm_4096step_ilmb_v10_0/sim/soc_pwm_4096step_ilmb_v10_0.vhd" \
"../../../bd/soc_pwm_4096step/ip/soc_pwm_4096step_dlmb_bram_if_cntlr_0/sim/soc_pwm_4096step_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/soc_pwm_4096step/ip/soc_pwm_4096step_ilmb_bram_if_cntlr_0/sim/soc_pwm_4096step_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/soc_pwm_4096step/ip/soc_pwm_4096step_mdm_1_0/sim/soc_pwm_4096step_mdm_1_0.vhd" \
"../../../bd/soc_pwm_4096step/ip/soc_pwm_4096step_axi_gpio_0_0/sim/soc_pwm_4096step_axi_gpio_0_0.vhd" \
"../../../bd/soc_pwm_4096step/ip/soc_pwm_4096step_axi_smc_0/bd_0/ip/ip_1/sim/bd_1d9d_psr_aclk_0.vhd" \
"../../../bd/soc_pwm_4096step/ip/soc_pwm_4096step_axi_uartlite_0_0/sim/soc_pwm_4096step_axi_uartlite_0_0.vhd" \

# Do not sort compile order
nosort
