/**
 * \file IfxDre_reg.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_DRE/V0.2.1.1.24
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Dre_Registers_Cfg Dre address
 * \ingroup IfxSfr_Dre_Registers
 * 
 * \defgroup IfxSfr_Dre_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_Dre_Registers_Cfg
 *
 * \defgroup IfxSfr_Dre_Registers_Cfg_Dre 2-DRE
 * \ingroup IfxSfr_Dre_Registers_Cfg
 *
 *
 */
#ifndef IFXDRE_REG_H
#define IFXDRE_REG_H 1
/******************************************************************************/
#include "IfxDre_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Dre_Registers_Cfg_BaseAddress
 * \{  */

/** \brief DRE object */
#define MODULE_DRE /*lint --e(923, 9078)*/ ((*(Ifx_DRE*)0xF9030000u))
/** \}  */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Dre_Registers_Cfg_Dre
 * \{  */
/** \brief 0, Embedded SRAM for DRE */
#define DRE_RAM ((void*)0xF9038000u)
#define DRE_RAM_SIZE (0x8000u)

/** \brief 0, Clock Control Register */
#define DRE_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CLC*)0xF9030000u)

/** \brief 4, OCDS Control and Status Register */
#define DRE_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_OCS*)0xF9030004u)

/** \brief 8, Module Identification Register */
#define DRE_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ID*)0xF9030008u)

/** \brief C, Reset Control Register A */
#define DRE_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RST_CTRLA*)0xF903000Cu)

/** \brief 10, Reset Control Register B */
#define DRE_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RST_CTRLB*)0xF9030010u)

/** \brief 14, Reset Status Register */
#define DRE_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RST_STAT*)0xF9030014u)

/** \brief 18, PROT Register Endinit */
#define DRE_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_PROT*)0xF9030018u)

/** \brief 1C, PROT Register Safe Endinit */
#define DRE_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_PROT*)0xF903001Cu)

/** \brief 20, Write access enable register A */
#define DRE_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_WRA*)0xF9030020u)

/** \brief 24, Write access enable register B */
#define DRE_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_WRB_SRI*)0xF9030024u)

/** \brief 28, Read access enable register A */
#define DRE_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_RDA*)0xF9030028u)

/** \brief 2C, Read access enable register B */
#define DRE_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_RDB_SRI*)0xF903002Cu)

/** \brief 30, VM access enable register */
#define DRE_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_VM*)0xF9030030u)

/** \brief 34, PRS access enable register */
#define DRE_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_PRS*)0xF9030034u)

/** \brief 40, Write access enable register A */
#define DRE_ETH0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_WRA*)0xF9030040u)

/** \brief 44, Write access enable register B */
#define DRE_ETH0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_WRB_SRI*)0xF9030044u)

/** \brief 48, Read access enable register A */
#define DRE_ETH0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_RDA*)0xF9030048u)

/** \brief 4C, Read access enable register B */
#define DRE_ETH0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_RDB_SRI*)0xF903004Cu)

/** \brief 50, VM access enable register */
#define DRE_ETH0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_VM*)0xF9030050u)

/** \brief 54, PRS access enable register */
#define DRE_ETH0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_PRS*)0xF9030054u)

/** \brief 60, Write access enable register A */
#define DRE_ETH1_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_WRA*)0xF9030060u)

/** \brief 64, Write access enable register B */
#define DRE_ETH1_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_WRB_SRI*)0xF9030064u)

/** \brief 68, Read access enable register A */
#define DRE_ETH1_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_RDA*)0xF9030068u)

/** \brief 6C, Read access enable register B */
#define DRE_ETH1_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_RDB_SRI*)0xF903006Cu)

/** \brief 70, VM access enable register */
#define DRE_ETH1_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_VM*)0xF9030070u)

/** \brief 74, PRS access enable register */
#define DRE_ETH1_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_PRS*)0xF9030074u)

/** \brief 80, Write access enable register A */
#define DRE_ETH2_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_WRA*)0xF9030080u)

/** \brief 84, Write access enable register B */
#define DRE_ETH2_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_WRB_SRI*)0xF9030084u)

/** \brief 88, Read access enable register A */
#define DRE_ETH2_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_RDA*)0xF9030088u)

/** \brief 8C, Read access enable register B */
#define DRE_ETH2_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_RDB_SRI*)0xF903008Cu)

/** \brief 90, VM access enable register */
#define DRE_ETH2_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_VM*)0xF9030090u)

/** \brief 94, PRS access enable register */
#define DRE_ETH2_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_PRS*)0xF9030094u)

/** \brief A0, Write access enable register A */
#define DRE_ETH3_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_WRA*)0xF90300A0u)

/** \brief A4, Write access enable register B */
#define DRE_ETH3_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_WRB_SRI*)0xF90300A4u)

/** \brief A8, Read access enable register A */
#define DRE_ETH3_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_RDA*)0xF90300A8u)

/** \brief AC, Read access enable register B */
#define DRE_ETH3_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_RDB_SRI*)0xF90300ACu)

/** \brief B0, VM access enable register */
#define DRE_ETH3_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_VM*)0xF90300B0u)

/** \brief B4, PRS access enable register */
#define DRE_ETH3_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_PRS*)0xF90300B4u)

/** \brief C0, Write access enable register A */
#define DRE_ETH4_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_WRA*)0xF90300C0u)

/** \brief C4, Write access enable register B */
#define DRE_ETH4_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_WRB_SRI*)0xF90300C4u)

/** \brief C8, Read access enable register A */
#define DRE_ETH4_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_RDA*)0xF90300C8u)

/** \brief CC, Read access enable register B */
#define DRE_ETH4_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_RDB_SRI*)0xF90300CCu)

/** \brief D0, VM access enable register */
#define DRE_ETH4_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_VM*)0xF90300D0u)

/** \brief D4, PRS access enable register */
#define DRE_ETH4_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_PRS*)0xF90300D4u)

/** \brief E0, Write access enable register A */
#define DRE_ETH5_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_WRA*)0xF90300E0u)

/** \brief E4, Write access enable register B */
#define DRE_ETH5_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_WRB_SRI*)0xF90300E4u)

/** \brief E8, Read access enable register A */
#define DRE_ETH5_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_RDA*)0xF90300E8u)

/** \brief EC, Read access enable register B */
#define DRE_ETH5_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_RDB_SRI*)0xF90300ECu)

/** \brief F0, VM access enable register */
#define DRE_ETH5_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_VM*)0xF90300F0u)

/** \brief F4, PRS access enable register */
#define DRE_ETH5_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ACCEN_PRS*)0xF90300F4u)

/** \brief 1040, RP 0 mode register */
#define DRE_RP0_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RP_MODE*)0xF9031040u)
/** Alias (User Manual Name) for DRE_RP0_MODE */
#define DRE_MODE0 (DRE_RP0_MODE)

/** \brief 1044, RP 1 mode register */
#define DRE_RP1_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RP_MODE*)0xF9031044u)
/** Alias (User Manual Name) for DRE_RP1_MODE */
#define DRE_MODE1 (DRE_RP1_MODE)

/** \brief 1048, RP 2 mode register */
#define DRE_RP2_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RP_MODE*)0xF9031048u)
/** Alias (User Manual Name) for DRE_RP2_MODE */
#define DRE_MODE2 (DRE_RP2_MODE)

/** \brief 104C, RP 3 mode register */
#define DRE_RP3_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RP_MODE*)0xF903104Cu)
/** Alias (User Manual Name) for DRE_RP3_MODE */
#define DRE_MODE3 (DRE_RP3_MODE)

/** \brief 1050, RP 4 mode register */
#define DRE_RP4_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RP_MODE*)0xF9031050u)
/** Alias (User Manual Name) for DRE_RP4_MODE */
#define DRE_MODE4 (DRE_RP4_MODE)

/** \brief 1054, RP 5 mode register */
#define DRE_RP5_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RP_MODE*)0xF9031054u)
/** Alias (User Manual Name) for DRE_RP5_MODE */
#define DRE_MODE5 (DRE_RP5_MODE)

/** \brief 1058, RP 6 mode register */
#define DRE_RP6_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RP_MODE*)0xF9031058u)
/** Alias (User Manual Name) for DRE_RP6_MODE */
#define DRE_MODE6 (DRE_RP6_MODE)

/** \brief 105C, RP 7 mode register */
#define DRE_RP7_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RP_MODE*)0xF903105Cu)
/** Alias (User Manual Name) for DRE_RP7_MODE */
#define DRE_MODE7 (DRE_RP7_MODE)

/** \brief 1060, CAN resource partition */
#define DRE_CAN0_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF9031060u)

/** \brief 1064, CAN resource partition */
#define DRE_CAN1_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF9031064u)

/** \brief 1068, CAN resource partition */
#define DRE_CAN2_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF9031068u)

/** \brief 106C, CAN resource partition */
#define DRE_CAN3_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF903106Cu)

/** \brief 1070, CAN resource partition */
#define DRE_CAN4_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF9031070u)

/** \brief 1074, CAN resource partition */
#define DRE_CAN5_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF9031074u)

/** \brief 1078, CAN resource partition */
#define DRE_CAN6_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF9031078u)

/** \brief 107C, CAN resource partition */
#define DRE_CAN7_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF903107Cu)

/** \brief 1080, CAN resource partition */
#define DRE_CAN8_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF9031080u)

/** \brief 1084, CAN resource partition */
#define DRE_CAN9_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF9031084u)

/** \brief 1088, CAN resource partition */
#define DRE_CAN10_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF9031088u)

/** \brief 108C, CAN resource partition */
#define DRE_CAN11_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF903108Cu)

/** \brief 1090, CAN resource partition */
#define DRE_CAN12_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF9031090u)

/** \brief 1094, CAN resource partition */
#define DRE_CAN13_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF9031094u)

/** \brief 1098, CAN resource partition */
#define DRE_CAN14_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF9031098u)

/** \brief 109C, CAN resource partition */
#define DRE_CAN15_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF903109Cu)

/** \brief 10A0, CAN resource partition */
#define DRE_CAN16_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF90310A0u)

/** \brief 10A4, CAN resource partition */
#define DRE_CAN17_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF90310A4u)

/** \brief 10A8, CAN resource partition */
#define DRE_CAN18_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF90310A8u)

/** \brief 10AC, CAN resource partition */
#define DRE_CAN19_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CAN_RP*)0xF90310ACu)

/** \brief 10B8, CAN input buffer pending request */
#define DRE_CIBL_BPR /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CIBL_BPR*)0xF90310B8u)

/** \brief 10BC, CAN input buffer list status */
#define DRE_CIBL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CIBL_STATUS*)0xF90310BCu)

/** \brief 10C8, CAN output buffer pending request 0 */
#define DRE_COBL_BPR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_COBL_BPR0*)0xF90310C8u)

/** \brief 10CC, CAN output buffer pending request 1 */
#define DRE_COBL_BPR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_COBL_BPR1*)0xF90310CCu)

/** \brief 10D0, CAN output buffer list status */
#define DRE_COBL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_COBL_STATUS*)0xF90310D0u)

/** \brief 10D8, Ethernet input buffer configuration */
#define DRE_EIBUF0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EIBUF_CONFIG*)0xF90310D8u)

/** \brief 10E0, Ethernet input buffer error */
#define DRE_EIBUF0_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EIBUF_ERROR*)0xF90310E0u)

/** \brief 10E4, Ethernet input buffer status */
#define DRE_EIBUF0_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EIBUF_STATUS*)0xF90310E4u)

/** \brief 10EC, Ethernet input buffer configuration */
#define DRE_EIBUF1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EIBUF_CONFIG*)0xF90310ECu)

/** \brief 10F4, Ethernet input buffer error */
#define DRE_EIBUF1_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EIBUF_ERROR*)0xF90310F4u)

/** \brief 10F8, Ethernet input buffer status */
#define DRE_EIBUF1_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EIBUF_STATUS*)0xF90310F8u)

/** \brief 1100, Ethernet input buffer configuration */
#define DRE_EIBUF2_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EIBUF_CONFIG*)0xF9031100u)

/** \brief 1108, Ethernet input buffer error */
#define DRE_EIBUF2_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EIBUF_ERROR*)0xF9031108u)

/** \brief 110C, Ethernet input buffer status */
#define DRE_EIBUF2_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EIBUF_STATUS*)0xF903110Cu)

/** \brief 1114, Ethernet input buffer configuration */
#define DRE_EIBUF3_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EIBUF_CONFIG*)0xF9031114u)

/** \brief 111C, Ethernet input buffer error */
#define DRE_EIBUF3_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EIBUF_ERROR*)0xF903111Cu)

/** \brief 1120, Ethernet input buffer status */
#define DRE_EIBUF3_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EIBUF_STATUS*)0xF9031120u)

/** \brief 1128, Ethernet input buffer configuration */
#define DRE_EIBUF4_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EIBUF_CONFIG*)0xF9031128u)

/** \brief 1130, Ethernet input buffer error */
#define DRE_EIBUF4_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EIBUF_ERROR*)0xF9031130u)

/** \brief 1134, Ethernet input buffer status */
#define DRE_EIBUF4_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EIBUF_STATUS*)0xF9031134u)

/** \brief 113C, Ethernet input buffer configuration */
#define DRE_EIBUF5_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EIBUF_CONFIG*)0xF903113Cu)

/** \brief 1144, Ethernet input buffer error */
#define DRE_EIBUF5_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EIBUF_ERROR*)0xF9031144u)

/** \brief 1148, Ethernet input buffer status */
#define DRE_EIBUF5_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EIBUF_STATUS*)0xF9031148u)

/** \brief 1150, Ethernet output buffer configuration */
#define DRE_EOBUF0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_CONFIG*)0xF9031150u)

/** \brief 1154, MAC header 0 */
#define DRE_EOBUF0_MAC_H0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H0*)0xF9031154u)

/** \brief 1158, MAC header 1 */
#define DRE_EOBUF0_MAC_H1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H1*)0xF9031158u)

/** \brief 115C, MAC header 2 */
#define DRE_EOBUF0_MAC_H2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H2*)0xF903115Cu)

/** \brief 1160, MAC header 3 */
#define DRE_EOBUF0_MAC_H3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H3*)0xF9031160u)

/** \brief 1164, MAC header 4 */
#define DRE_EOBUF0_MAC_H4 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H4*)0xF9031164u)

/** \brief 1168, NTSCF header */
#define DRE_EOBUF0_NTSCF_H0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_NTSCF_H0*)0xF9031168u)

/** \brief 116C, Stream ID configuration 0 */
#define DRE_EOBUF0_NTSCF_STREAM0_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_NTSCF_STREAM0_ID*)0xF903116Cu)

/** \brief 1170, Stream ID configuration 1 */
#define DRE_EOBUF0_NTSCF_STREAM1_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_NTSCF_STREAM1_ID*)0xF9031170u)

/** \brief 1174, Ethernet output buffer status */
#define DRE_EOBUF0_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_STATUS*)0xF9031174u)

/** \brief 1178, Transmit trigger configuration */
#define DRE_EOBUF0_TTC /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_TTC*)0xF9031178u)

/** \brief 117C, Timer threshold and status */
#define DRE_EOBUF0_TTS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_TTS*)0xF903117Cu)

/** \brief 1180, Ethernet output buffer error */
#define DRE_EOBUF0_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_ERROR*)0xF9031180u)

/** \brief 1188, Ethernet output buffer configuration */
#define DRE_EOBUF1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_CONFIG*)0xF9031188u)

/** \brief 118C, MAC header 0 */
#define DRE_EOBUF1_MAC_H0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H0*)0xF903118Cu)

/** \brief 1190, MAC header 1 */
#define DRE_EOBUF1_MAC_H1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H1*)0xF9031190u)

/** \brief 1194, MAC header 2 */
#define DRE_EOBUF1_MAC_H2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H2*)0xF9031194u)

/** \brief 1198, MAC header 3 */
#define DRE_EOBUF1_MAC_H3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H3*)0xF9031198u)

/** \brief 119C, MAC header 4 */
#define DRE_EOBUF1_MAC_H4 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H4*)0xF903119Cu)

/** \brief 11A0, NTSCF header */
#define DRE_EOBUF1_NTSCF_H0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_NTSCF_H0*)0xF90311A0u)

/** \brief 11A4, Stream ID configuration 0 */
#define DRE_EOBUF1_NTSCF_STREAM0_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_NTSCF_STREAM0_ID*)0xF90311A4u)

/** \brief 11A8, Stream ID configuration 1 */
#define DRE_EOBUF1_NTSCF_STREAM1_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_NTSCF_STREAM1_ID*)0xF90311A8u)

/** \brief 11AC, Ethernet output buffer status */
#define DRE_EOBUF1_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_STATUS*)0xF90311ACu)

/** \brief 11B0, Transmit trigger configuration */
#define DRE_EOBUF1_TTC /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_TTC*)0xF90311B0u)

/** \brief 11B4, Timer threshold and status */
#define DRE_EOBUF1_TTS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_TTS*)0xF90311B4u)

/** \brief 11B8, Ethernet output buffer error */
#define DRE_EOBUF1_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_ERROR*)0xF90311B8u)

/** \brief 11C0, Ethernet output buffer configuration */
#define DRE_EOBUF2_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_CONFIG*)0xF90311C0u)

/** \brief 11C4, MAC header 0 */
#define DRE_EOBUF2_MAC_H0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H0*)0xF90311C4u)

/** \brief 11C8, MAC header 1 */
#define DRE_EOBUF2_MAC_H1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H1*)0xF90311C8u)

/** \brief 11CC, MAC header 2 */
#define DRE_EOBUF2_MAC_H2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H2*)0xF90311CCu)

/** \brief 11D0, MAC header 3 */
#define DRE_EOBUF2_MAC_H3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H3*)0xF90311D0u)

/** \brief 11D4, MAC header 4 */
#define DRE_EOBUF2_MAC_H4 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H4*)0xF90311D4u)

/** \brief 11D8, NTSCF header */
#define DRE_EOBUF2_NTSCF_H0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_NTSCF_H0*)0xF90311D8u)

/** \brief 11DC, Stream ID configuration 0 */
#define DRE_EOBUF2_NTSCF_STREAM0_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_NTSCF_STREAM0_ID*)0xF90311DCu)

/** \brief 11E0, Stream ID configuration 1 */
#define DRE_EOBUF2_NTSCF_STREAM1_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_NTSCF_STREAM1_ID*)0xF90311E0u)

/** \brief 11E4, Ethernet output buffer status */
#define DRE_EOBUF2_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_STATUS*)0xF90311E4u)

/** \brief 11E8, Transmit trigger configuration */
#define DRE_EOBUF2_TTC /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_TTC*)0xF90311E8u)

/** \brief 11EC, Timer threshold and status */
#define DRE_EOBUF2_TTS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_TTS*)0xF90311ECu)

/** \brief 11F0, Ethernet output buffer error */
#define DRE_EOBUF2_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_ERROR*)0xF90311F0u)

/** \brief 11F8, Ethernet output buffer configuration */
#define DRE_EOBUF3_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_CONFIG*)0xF90311F8u)

/** \brief 11FC, MAC header 0 */
#define DRE_EOBUF3_MAC_H0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H0*)0xF90311FCu)

/** \brief 1200, MAC header 1 */
#define DRE_EOBUF3_MAC_H1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H1*)0xF9031200u)

/** \brief 1204, MAC header 2 */
#define DRE_EOBUF3_MAC_H2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H2*)0xF9031204u)

/** \brief 1208, MAC header 3 */
#define DRE_EOBUF3_MAC_H3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H3*)0xF9031208u)

/** \brief 120C, MAC header 4 */
#define DRE_EOBUF3_MAC_H4 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H4*)0xF903120Cu)

/** \brief 1210, NTSCF header */
#define DRE_EOBUF3_NTSCF_H0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_NTSCF_H0*)0xF9031210u)

/** \brief 1214, Stream ID configuration 0 */
#define DRE_EOBUF3_NTSCF_STREAM0_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_NTSCF_STREAM0_ID*)0xF9031214u)

/** \brief 1218, Stream ID configuration 1 */
#define DRE_EOBUF3_NTSCF_STREAM1_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_NTSCF_STREAM1_ID*)0xF9031218u)

/** \brief 121C, Ethernet output buffer status */
#define DRE_EOBUF3_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_STATUS*)0xF903121Cu)

/** \brief 1220, Transmit trigger configuration */
#define DRE_EOBUF3_TTC /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_TTC*)0xF9031220u)

/** \brief 1224, Timer threshold and status */
#define DRE_EOBUF3_TTS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_TTS*)0xF9031224u)

/** \brief 1228, Ethernet output buffer error */
#define DRE_EOBUF3_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_ERROR*)0xF9031228u)

/** \brief 1230, Ethernet output buffer configuration */
#define DRE_EOBUF4_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_CONFIG*)0xF9031230u)

/** \brief 1234, MAC header 0 */
#define DRE_EOBUF4_MAC_H0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H0*)0xF9031234u)

/** \brief 1238, MAC header 1 */
#define DRE_EOBUF4_MAC_H1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H1*)0xF9031238u)

/** \brief 123C, MAC header 2 */
#define DRE_EOBUF4_MAC_H2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H2*)0xF903123Cu)

/** \brief 1240, MAC header 3 */
#define DRE_EOBUF4_MAC_H3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H3*)0xF9031240u)

/** \brief 1244, MAC header 4 */
#define DRE_EOBUF4_MAC_H4 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H4*)0xF9031244u)

/** \brief 1248, NTSCF header */
#define DRE_EOBUF4_NTSCF_H0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_NTSCF_H0*)0xF9031248u)

/** \brief 124C, Stream ID configuration 0 */
#define DRE_EOBUF4_NTSCF_STREAM0_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_NTSCF_STREAM0_ID*)0xF903124Cu)

/** \brief 1250, Stream ID configuration 1 */
#define DRE_EOBUF4_NTSCF_STREAM1_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_NTSCF_STREAM1_ID*)0xF9031250u)

/** \brief 1254, Ethernet output buffer status */
#define DRE_EOBUF4_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_STATUS*)0xF9031254u)

/** \brief 1258, Transmit trigger configuration */
#define DRE_EOBUF4_TTC /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_TTC*)0xF9031258u)

/** \brief 125C, Timer threshold and status */
#define DRE_EOBUF4_TTS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_TTS*)0xF903125Cu)

/** \brief 1260, Ethernet output buffer error */
#define DRE_EOBUF4_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_ERROR*)0xF9031260u)

/** \brief 1268, Ethernet output buffer configuration */
#define DRE_EOBUF5_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_CONFIG*)0xF9031268u)

/** \brief 126C, MAC header 0 */
#define DRE_EOBUF5_MAC_H0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H0*)0xF903126Cu)

/** \brief 1270, MAC header 1 */
#define DRE_EOBUF5_MAC_H1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H1*)0xF9031270u)

/** \brief 1274, MAC header 2 */
#define DRE_EOBUF5_MAC_H2 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H2*)0xF9031274u)

/** \brief 1278, MAC header 3 */
#define DRE_EOBUF5_MAC_H3 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H3*)0xF9031278u)

/** \brief 127C, MAC header 4 */
#define DRE_EOBUF5_MAC_H4 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_MAC_H4*)0xF903127Cu)

/** \brief 1280, NTSCF header */
#define DRE_EOBUF5_NTSCF_H0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_NTSCF_H0*)0xF9031280u)

/** \brief 1284, Stream ID configuration 0 */
#define DRE_EOBUF5_NTSCF_STREAM0_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_NTSCF_STREAM0_ID*)0xF9031284u)

/** \brief 1288, Stream ID configuration 1 */
#define DRE_EOBUF5_NTSCF_STREAM1_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_NTSCF_STREAM1_ID*)0xF9031288u)

/** \brief 128C, Ethernet output buffer status */
#define DRE_EOBUF5_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_STATUS*)0xF903128Cu)

/** \brief 1290, Transmit trigger configuration */
#define DRE_EOBUF5_TTC /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_TTC*)0xF9031290u)

/** \brief 1294, Timer threshold and status */
#define DRE_EOBUF5_TTS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_TTS*)0xF9031294u)

/** \brief 1298, Ethernet output buffer error */
#define DRE_EOBUF5_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EOBUF_ERROR*)0xF9031298u)

/** \brief 129C, Stream ID filter configuration */
#define DRE_SIDF0_FC /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FC*)0xF903129Cu)

/** \brief 12A0, Stream ID filter 1 lower */
#define DRE_SIDF0_FIL1_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_L*)0xF90312A0u)

/** \brief 12A4, Stream ID filter 1 higher */
#define DRE_SIDF0_FIL1_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_H*)0xF90312A4u)

/** \brief 12A8, Stream ID filter 2 lower */
#define DRE_SIDF0_FIL2_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_L*)0xF90312A8u)

/** \brief 12AC, Stream ID filter 2 higher */
#define DRE_SIDF0_FIL2_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_H*)0xF90312ACu)

/** \brief 12B0, Stream ID filter configuration */
#define DRE_SIDF1_FC /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FC*)0xF90312B0u)

/** \brief 12B4, Stream ID filter 1 lower */
#define DRE_SIDF1_FIL1_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_L*)0xF90312B4u)

/** \brief 12B8, Stream ID filter 1 higher */
#define DRE_SIDF1_FIL1_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_H*)0xF90312B8u)

/** \brief 12BC, Stream ID filter 2 lower */
#define DRE_SIDF1_FIL2_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_L*)0xF90312BCu)

/** \brief 12C0, Stream ID filter 2 higher */
#define DRE_SIDF1_FIL2_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_H*)0xF90312C0u)

/** \brief 12C4, Stream ID filter configuration */
#define DRE_SIDF2_FC /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FC*)0xF90312C4u)

/** \brief 12C8, Stream ID filter 1 lower */
#define DRE_SIDF2_FIL1_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_L*)0xF90312C8u)

/** \brief 12CC, Stream ID filter 1 higher */
#define DRE_SIDF2_FIL1_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_H*)0xF90312CCu)

/** \brief 12D0, Stream ID filter 2 lower */
#define DRE_SIDF2_FIL2_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_L*)0xF90312D0u)

/** \brief 12D4, Stream ID filter 2 higher */
#define DRE_SIDF2_FIL2_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_H*)0xF90312D4u)

/** \brief 12D8, Stream ID filter configuration */
#define DRE_SIDF3_FC /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FC*)0xF90312D8u)

/** \brief 12DC, Stream ID filter 1 lower */
#define DRE_SIDF3_FIL1_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_L*)0xF90312DCu)

/** \brief 12E0, Stream ID filter 1 higher */
#define DRE_SIDF3_FIL1_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_H*)0xF90312E0u)

/** \brief 12E4, Stream ID filter 2 lower */
#define DRE_SIDF3_FIL2_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_L*)0xF90312E4u)

/** \brief 12E8, Stream ID filter 2 higher */
#define DRE_SIDF3_FIL2_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_H*)0xF90312E8u)

/** \brief 12EC, Stream ID filter configuration */
#define DRE_SIDF4_FC /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FC*)0xF90312ECu)

/** \brief 12F0, Stream ID filter 1 lower */
#define DRE_SIDF4_FIL1_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_L*)0xF90312F0u)

/** \brief 12F4, Stream ID filter 1 higher */
#define DRE_SIDF4_FIL1_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_H*)0xF90312F4u)

/** \brief 12F8, Stream ID filter 2 lower */
#define DRE_SIDF4_FIL2_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_L*)0xF90312F8u)

/** \brief 12FC, Stream ID filter 2 higher */
#define DRE_SIDF4_FIL2_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_H*)0xF90312FCu)

/** \brief 1300, Stream ID filter configuration */
#define DRE_SIDF5_FC /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FC*)0xF9031300u)

/** \brief 1304, Stream ID filter 1 lower */
#define DRE_SIDF5_FIL1_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_L*)0xF9031304u)

/** \brief 1308, Stream ID filter 1 higher */
#define DRE_SIDF5_FIL1_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_H*)0xF9031308u)

/** \brief 130C, Stream ID filter 2 lower */
#define DRE_SIDF5_FIL2_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_L*)0xF903130Cu)

/** \brief 1310, Stream ID filter 2 higher */
#define DRE_SIDF5_FIL2_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_H*)0xF9031310u)

/** \brief 1314, Stream ID filter configuration */
#define DRE_SIDF6_FC /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FC*)0xF9031314u)

/** \brief 1318, Stream ID filter 1 lower */
#define DRE_SIDF6_FIL1_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_L*)0xF9031318u)

/** \brief 131C, Stream ID filter 1 higher */
#define DRE_SIDF6_FIL1_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_H*)0xF903131Cu)

/** \brief 1320, Stream ID filter 2 lower */
#define DRE_SIDF6_FIL2_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_L*)0xF9031320u)

/** \brief 1324, Stream ID filter 2 higher */
#define DRE_SIDF6_FIL2_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_H*)0xF9031324u)

/** \brief 1328, Stream ID filter configuration */
#define DRE_SIDF7_FC /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FC*)0xF9031328u)

/** \brief 132C, Stream ID filter 1 lower */
#define DRE_SIDF7_FIL1_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_L*)0xF903132Cu)

/** \brief 1330, Stream ID filter 1 higher */
#define DRE_SIDF7_FIL1_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL1_H*)0xF9031330u)

/** \brief 1334, Stream ID filter 2 lower */
#define DRE_SIDF7_FIL2_L /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_L*)0xF9031334u)

/** \brief 1338, Stream ID filter 2 higher */
#define DRE_SIDF7_FIL2_H /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_SIDF_FIL2_H*)0xF9031338u)

/** \brief 1340, CAN transmit routing table configuration */
#define DRE_RT0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RT_CONFIG*)0xF9031340u)

/** \brief 1348, CAN transmit routing table configuration */
#define DRE_RT1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RT_CONFIG*)0xF9031348u)

/** \brief 1350, CAN transmit routing table configuration */
#define DRE_RT2_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RT_CONFIG*)0xF9031350u)

/** \brief 1358, CAN transmit routing table configuration */
#define DRE_RT3_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RT_CONFIG*)0xF9031358u)

/** \brief 135C, Routing request configuration */
#define DRE_RREQ_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RREQ_CONFIG*)0xF903135Cu)

/** \brief 1360, CAN ID request */
#define DRE_RREQ_CID /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RREQ_CID*)0xF9031360u)

/** \brief 1364, Uni-cast routing header  */
#define DRE_UCRH /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_UCRH*)0xF9031364u)

/** \brief 1364, Multi-cast routing header */
#define DRE_MCRH /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_MCRH*)0xF9031364u)

/** \brief 1368, Routing status */
#define DRE_RS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RS*)0xF9031368u)

/** \brief 136C, CAN receive request 0 */
#define DRE_CANRXR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CANRXR0*)0xF903136Cu)

/** \brief 1370, CAN receive request 1 */
#define DRE_CANRXR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CANRXR1*)0xF9031370u)

/** \brief 1374, CAN transmit buffer available request  */
#define DRE_CANTXR /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CANTXR*)0xF9031374u)

/** \brief 137C, Destination memory configuration */
#define DRE_DMEM0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF903137Cu)

/** \brief 1380, Destination memory transfer mode configuration */
#define DRE_DMEM0_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF9031380u)

/** \brief 1390, Destination memory status */
#define DRE_DMEM0_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9031390u)

/** \brief 1394, Destination memory resource partition */
#define DRE_DMEM0_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9031394u)

/** \brief 139C, Destination memory configuration */
#define DRE_DMEM1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF903139Cu)

/** \brief 13A0, Destination memory transfer mode configuration */
#define DRE_DMEM1_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF90313A0u)

/** \brief 13B0, Destination memory status */
#define DRE_DMEM1_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF90313B0u)

/** \brief 13B4, Destination memory resource partition */
#define DRE_DMEM1_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF90313B4u)

/** \brief 13BC, Destination memory configuration */
#define DRE_DMEM2_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF90313BCu)

/** \brief 13C0, Destination memory transfer mode configuration */
#define DRE_DMEM2_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF90313C0u)

/** \brief 13D0, Destination memory status */
#define DRE_DMEM2_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF90313D0u)

/** \brief 13D4, Destination memory resource partition */
#define DRE_DMEM2_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF90313D4u)

/** \brief 13DC, Destination memory configuration */
#define DRE_DMEM3_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF90313DCu)

/** \brief 13E0, Destination memory transfer mode configuration */
#define DRE_DMEM3_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF90313E0u)

/** \brief 13F0, Destination memory status */
#define DRE_DMEM3_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF90313F0u)

/** \brief 13F4, Destination memory resource partition */
#define DRE_DMEM3_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF90313F4u)

/** \brief 13FC, Destination memory configuration */
#define DRE_DMEM4_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF90313FCu)

/** \brief 1400, Destination memory transfer mode configuration */
#define DRE_DMEM4_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF9031400u)

/** \brief 1410, Destination memory status */
#define DRE_DMEM4_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9031410u)

/** \brief 1414, Destination memory resource partition */
#define DRE_DMEM4_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9031414u)

/** \brief 141C, Destination memory configuration */
#define DRE_DMEM5_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF903141Cu)

/** \brief 1420, Destination memory transfer mode configuration */
#define DRE_DMEM5_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF9031420u)

/** \brief 1430, Destination memory status */
#define DRE_DMEM5_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9031430u)

/** \brief 1434, Destination memory resource partition */
#define DRE_DMEM5_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9031434u)

/** \brief 143C, Destination memory configuration */
#define DRE_DMEM6_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF903143Cu)

/** \brief 1440, Destination memory transfer mode configuration */
#define DRE_DMEM6_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF9031440u)

/** \brief 1450, Destination memory status */
#define DRE_DMEM6_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9031450u)

/** \brief 1454, Destination memory resource partition */
#define DRE_DMEM6_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9031454u)

/** \brief 145C, Destination memory configuration */
#define DRE_DMEM7_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF903145Cu)

/** \brief 1460, Destination memory transfer mode configuration */
#define DRE_DMEM7_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF9031460u)

/** \brief 1470, Destination memory status */
#define DRE_DMEM7_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9031470u)

/** \brief 1474, Destination memory resource partition */
#define DRE_DMEM7_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9031474u)

/** \brief 147C, Destination memory configuration */
#define DRE_DMEM8_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF903147Cu)

/** \brief 1480, Destination memory transfer mode configuration */
#define DRE_DMEM8_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF9031480u)

/** \brief 1490, Destination memory status */
#define DRE_DMEM8_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9031490u)

/** \brief 1494, Destination memory resource partition */
#define DRE_DMEM8_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9031494u)

/** \brief 149C, Destination memory configuration */
#define DRE_DMEM9_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF903149Cu)

/** \brief 14A0, Destination memory transfer mode configuration */
#define DRE_DMEM9_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF90314A0u)

/** \brief 14B0, Destination memory status */
#define DRE_DMEM9_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF90314B0u)

/** \brief 14B4, Destination memory resource partition */
#define DRE_DMEM9_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF90314B4u)

/** \brief 14BC, Destination memory configuration */
#define DRE_DMEM10_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF90314BCu)

/** \brief 14C0, Destination memory transfer mode configuration */
#define DRE_DMEM10_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF90314C0u)

/** \brief 14D0, Destination memory status */
#define DRE_DMEM10_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF90314D0u)

/** \brief 14D4, Destination memory resource partition */
#define DRE_DMEM10_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF90314D4u)

/** \brief 14DC, Destination memory configuration */
#define DRE_DMEM11_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF90314DCu)

/** \brief 14E0, Destination memory transfer mode configuration */
#define DRE_DMEM11_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF90314E0u)

/** \brief 14F0, Destination memory status */
#define DRE_DMEM11_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF90314F0u)

/** \brief 14F4, Destination memory resource partition */
#define DRE_DMEM11_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF90314F4u)

/** \brief 14FC, Destination memory configuration */
#define DRE_DMEM12_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF90314FCu)

/** \brief 1500, Destination memory transfer mode configuration */
#define DRE_DMEM12_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF9031500u)

/** \brief 1510, Destination memory status */
#define DRE_DMEM12_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9031510u)

/** \brief 1514, Destination memory resource partition */
#define DRE_DMEM12_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9031514u)

/** \brief 151C, Destination memory configuration */
#define DRE_DMEM13_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF903151Cu)

/** \brief 1520, Destination memory transfer mode configuration */
#define DRE_DMEM13_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF9031520u)

/** \brief 1530, Destination memory status */
#define DRE_DMEM13_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9031530u)

/** \brief 1534, Destination memory resource partition */
#define DRE_DMEM13_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9031534u)

/** \brief 153C, Destination memory configuration */
#define DRE_DMEM14_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF903153Cu)

/** \brief 1540, Destination memory transfer mode configuration */
#define DRE_DMEM14_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF9031540u)

/** \brief 1550, Destination memory status */
#define DRE_DMEM14_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9031550u)

/** \brief 1554, Destination memory resource partition */
#define DRE_DMEM14_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9031554u)

/** \brief 155C, Destination memory configuration */
#define DRE_DMEM15_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF903155Cu)

/** \brief 1560, Destination memory transfer mode configuration */
#define DRE_DMEM15_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF9031560u)

/** \brief 1570, Destination memory status */
#define DRE_DMEM15_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9031570u)

/** \brief 1574, Destination memory resource partition */
#define DRE_DMEM15_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9031574u)

/** \brief 157C, Destination memory configuration */
#define DRE_DMEM16_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF903157Cu)

/** \brief 1580, Destination memory transfer mode configuration */
#define DRE_DMEM16_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF9031580u)

/** \brief 1590, Destination memory status */
#define DRE_DMEM16_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9031590u)

/** \brief 1594, Destination memory resource partition */
#define DRE_DMEM16_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9031594u)

/** \brief 159C, Destination memory configuration */
#define DRE_DMEM17_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF903159Cu)

/** \brief 15A0, Destination memory transfer mode configuration */
#define DRE_DMEM17_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF90315A0u)

/** \brief 15B0, Destination memory status */
#define DRE_DMEM17_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF90315B0u)

/** \brief 15B4, Destination memory resource partition */
#define DRE_DMEM17_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF90315B4u)

/** \brief 15BC, Destination memory configuration */
#define DRE_DMEM18_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF90315BCu)

/** \brief 15C0, Destination memory transfer mode configuration */
#define DRE_DMEM18_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF90315C0u)

/** \brief 15D0, Destination memory status */
#define DRE_DMEM18_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF90315D0u)

/** \brief 15D4, Destination memory resource partition */
#define DRE_DMEM18_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF90315D4u)

/** \brief 15DC, Destination memory configuration */
#define DRE_DMEM19_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF90315DCu)

/** \brief 15E0, Destination memory transfer mode configuration */
#define DRE_DMEM19_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF90315E0u)

/** \brief 15F0, Destination memory status */
#define DRE_DMEM19_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF90315F0u)

/** \brief 15F4, Destination memory resource partition */
#define DRE_DMEM19_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF90315F4u)

/** \brief 15FC, Destination memory configuration */
#define DRE_DMEM20_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF90315FCu)

/** \brief 1600, Destination memory transfer mode configuration */
#define DRE_DMEM20_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF9031600u)

/** \brief 1610, Destination memory status */
#define DRE_DMEM20_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9031610u)

/** \brief 1614, Destination memory resource partition */
#define DRE_DMEM20_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9031614u)

/** \brief 161C, Destination memory configuration */
#define DRE_DMEM21_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF903161Cu)

/** \brief 1620, Destination memory transfer mode configuration */
#define DRE_DMEM21_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF9031620u)

/** \brief 1630, Destination memory status */
#define DRE_DMEM21_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9031630u)

/** \brief 1634, Destination memory resource partition */
#define DRE_DMEM21_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9031634u)

/** \brief 163C, Destination memory configuration */
#define DRE_DMEM22_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF903163Cu)

/** \brief 1640, Destination memory transfer mode configuration */
#define DRE_DMEM22_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF9031640u)

/** \brief 1650, Destination memory status */
#define DRE_DMEM22_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9031650u)

/** \brief 1654, Destination memory resource partition */
#define DRE_DMEM22_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9031654u)

/** \brief 165C, Destination memory configuration */
#define DRE_DMEM23_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF903165Cu)

/** \brief 1660, Destination memory transfer mode configuration */
#define DRE_DMEM23_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF9031660u)

/** \brief 1670, Destination memory status */
#define DRE_DMEM23_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9031670u)

/** \brief 1674, Destination memory resource partition */
#define DRE_DMEM23_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9031674u)

/** \brief 167C, Destination memory configuration */
#define DRE_DMEM24_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF903167Cu)

/** \brief 1680, Destination memory transfer mode configuration */
#define DRE_DMEM24_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF9031680u)

/** \brief 1690, Destination memory status */
#define DRE_DMEM24_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF9031690u)

/** \brief 1694, Destination memory resource partition */
#define DRE_DMEM24_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF9031694u)

/** \brief 169C, Destination memory configuration */
#define DRE_DMEM25_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF903169Cu)

/** \brief 16A0, Destination memory transfer mode configuration */
#define DRE_DMEM25_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF90316A0u)

/** \brief 16B0, Destination memory status */
#define DRE_DMEM25_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF90316B0u)

/** \brief 16B4, Destination memory resource partition */
#define DRE_DMEM25_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF90316B4u)

/** \brief 16BC, Destination memory configuration */
#define DRE_DMEM26_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF90316BCu)

/** \brief 16C0, Destination memory transfer mode configuration */
#define DRE_DMEM26_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF90316C0u)

/** \brief 16D0, Destination memory status */
#define DRE_DMEM26_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF90316D0u)

/** \brief 16D4, Destination memory resource partition */
#define DRE_DMEM26_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF90316D4u)

/** \brief 16DC, Destination memory configuration */
#define DRE_DMEM27_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_CONFIG*)0xF90316DCu)

/** \brief 16E0, Destination memory transfer mode configuration */
#define DRE_DMEM27_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_MODE*)0xF90316E0u)

/** \brief 16F0, Destination memory status */
#define DRE_DMEM27_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_STATUS*)0xF90316F0u)

/** \brief 16F4, Destination memory resource partition */
#define DRE_DMEM27_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMEM_RP*)0xF90316F4u)

/** \brief 16F8, Move engine source address */
#define DRE_ME_SRCA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ME_SRCA*)0xF90316F8u)

/** \brief 16FC, Move engine destination address */
#define DRE_ME_DESTA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ME_DESTA*)0xF90316FCu)

/** \brief 1700, Move engine state */
#define DRE_ME_STATE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ME_STATE*)0xF9031700u)

/** \brief 1704, Move engine first error source address */
#define DRE_ME_FESRCA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ME_FESRCA*)0xF9031704u)

/** \brief 1708, Move engine first error destination address */
#define DRE_ME_FEDESTA /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ME_FEDESTA*)0xF9031708u)

/** \brief 170C, Move engine error register */
#define DRE_ME_ERR /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_ME_ERR*)0xF903170Cu)

/** \brief 1710, Interrupt signal  */
#define DRE_INTSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_INTSIG*)0xF9031710u)

/** \brief 1714, Interrupt line enable */
#define DRE_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_IE*)0xF9031714u)

/** \brief 171C, Rx Ethernet descriptor list configuration and control */
#define DRE_RETHDL0_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RETHDL_CTRL*)0xF903171Cu)

/** \brief 1724, Rx Ethernet descriptor list configuration and control */
#define DRE_RETHDL1_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RETHDL_CTRL*)0xF9031724u)

/** \brief 172C, Rx Ethernet descriptor list configuration and control */
#define DRE_RETHDL2_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RETHDL_CTRL*)0xF903172Cu)

/** \brief 1734, Rx Ethernet descriptor list configuration and control */
#define DRE_RETHDL3_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RETHDL_CTRL*)0xF9031734u)

/** \brief 173C, Rx Ethernet descriptor list configuration and control */
#define DRE_RETHDL4_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RETHDL_CTRL*)0xF903173Cu)

/** \brief 1744, Rx Ethernet descriptor list configuration and control */
#define DRE_RETHDL5_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_RETHDL_CTRL*)0xF9031744u)

/** \brief 174C, Tx Ethernet descriptor list configuration and control */
#define DRE_TETHDL0_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_TETHDL_CTRL*)0xF903174Cu)

/** \brief 175C, Tx Ethernet descriptor list configuration and control */
#define DRE_TETHDL1_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_TETHDL_CTRL*)0xF903175Cu)

/** \brief 176C, Tx Ethernet descriptor list configuration and control */
#define DRE_TETHDL2_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_TETHDL_CTRL*)0xF903176Cu)

/** \brief 177C, Tx Ethernet descriptor list configuration and control */
#define DRE_TETHDL3_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_TETHDL_CTRL*)0xF903177Cu)

/** \brief 178C, Tx Ethernet descriptor list configuration and control */
#define DRE_TETHDL4_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_TETHDL_CTRL*)0xF903178Cu)

/** \brief 179C, Tx Ethernet descriptor list configuration and control */
#define DRE_TETHDL5_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_TETHDL_CTRL*)0xF903179Cu)

/** \brief 17D8, Ethernet descriptor list status */
#define DRE_EDLSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EDLSTAT*)0xF90317D8u)

/** \brief 17DC, Ethernet requests summary */
#define DRE_EREQ /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EREQ*)0xF90317DCu)

/** \brief 17E4, Forwarding table configuration */
#define DRE_FTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_FTCFG*)0xF90317E4u)

/** \brief 17EC, DRE CAN watchdog configuration */
#define DRE_CWDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CWDCFG*)0xF90317ECu)

/** \brief 17F4, DRE Ethernet watchdog configuration */
#define DRE_EWDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EWDCFG*)0xF90317F4u)

/** \brief 17F8, Ethernet address database configuration */
#define DRE_EADCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_EADCFG*)0xF90317F8u)

/** \brief 17FC, DMA resource partition */
#define DRE_DMA0_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMA_RP*)0xF90317FCu)

/** \brief 1800, DMA resource partition */
#define DRE_DMA1_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMA_RP*)0xF9031800u)

/** \brief 1804, DMA resource partition */
#define DRE_DMA2_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMA_RP*)0xF9031804u)

/** \brief 1808, DMA resource partition */
#define DRE_DMA3_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMA_RP*)0xF9031808u)

/** \brief 180C, DMA resource partition */
#define DRE_DMA4_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMA_RP*)0xF903180Cu)

/** \brief 1810, DMA resource partition */
#define DRE_DMA5_RP /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_DMA_RP*)0xF9031810u)

/** \brief 1818, CAN Input buffer timeout status */
#define DRE_CITO /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_CITO*)0xF9031818u)

/** \brief 181C, CAN Output buffer timeout status 0 */
#define DRE_COTO0 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_COTO0*)0xF903181Cu)

/** \brief 1820, CAN Output buffer timeout status 1 */
#define DRE_COTO1 /*lint --e(923, 9078)*/ (*(volatile Ifx_DRE_COTO1*)0xF9031820u)


/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXDRE_REG_H */
