// Seed: 2811301678
module module_0 (
    input tri  id_0,
    input wire id_1,
    input wor  id_2
);
  assign id_4 = 1 - 1;
  initial begin : LABEL_0
    assume (1);
  end
  wire id_5;
endmodule
module module_1 (
    input tri1 id_0,
    inout wor id_1,
    output tri id_2,
    input tri id_3,
    output wand id_4,
    input supply1 id_5,
    output wand id_6,
    output wire id_7,
    output supply1 id_8,
    output supply0 id_9,
    input supply1 id_10,
    input wand id_11,
    input supply1 id_12,
    input supply0 id_13,
    output wor id_14,
    input wire id_15
);
  wand id_17 = 1'b0;
  tri  id_18 = id_15;
  wire id_19;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_12
  );
endmodule
