var classSpiMasterDualPorts =
[
    [ "SpiMasterDualPorts.SpiMasterDual", "classSpiMasterDualPorts_1_1SpiMasterDual.html", "classSpiMasterDualPorts_1_1SpiMasterDual" ],
    [ "BYTE_WIDTH", "classSpiMasterDualPorts.html#ab8ff57af1ccdcbcd9c538aa3d276a2a9", null ],
    [ "clk", "classSpiMasterDualPorts.html#a50da91b765765ac486df1b41692e962f", null ],
    [ "CLOCK_DIVIDER", "classSpiMasterDualPorts.html#a0c6fe64603b6c60c6f87c70ff2ef0586", null ],
    [ "CPHA", "classSpiMasterDualPorts.html#ab7c242421272412fbff892efe31f1fe2", null ],
    [ "CPOL", "classSpiMasterDualPorts.html#a8db6bfecddf6930f5703b8be6031ef64", null ],
    [ "DataFromMisoA", "classSpiMasterDualPorts.html#a47dbfcf57950840b78e393a0edafa590", null ],
    [ "DataFromMisoB", "classSpiMasterDualPorts.html#ad4eb4a624c47b0c231e8f7cc7cf7b452", null ],
    [ "DataToMosiA", "classSpiMasterDualPorts.html#a87b4547d8281df9cbc4fb3e7f9754431", null ],
    [ "DataToMosiB", "classSpiMasterDualPorts.html#abc283f45349c45ac39898b612385c8ae", null ],
    [ "IEEE", "classSpiMasterDualPorts.html#ae4f03c286607f3181e16b9aa12d0c6d4", null ],
    [ "MisoA", "classSpiMasterDualPorts.html#abf137664dd4ef8c0013c908a876f9624", null ],
    [ "MisoB", "classSpiMasterDualPorts.html#a930d1f4a2e747a0acab590ffffccb4b8", null ],
    [ "MosiA", "classSpiMasterDualPorts.html#a4ce7af1830e5c42d8c14f6f64d09b73a", null ],
    [ "MosiB", "classSpiMasterDualPorts.html#a0cb0d82b93a514529e8fe015095c10f3", null ],
    [ "NUMERIC_STD", "classSpiMasterDualPorts.html#ae00f3f04545af57582ff10609eee23e2", null ],
    [ "rst", "classSpiMasterDualPorts.html#ae106f17a2b73445119c8eb039d3e102e", null ],
    [ "Sck", "classSpiMasterDualPorts.html#a2c4c12ecf6eb4315f8c3e5ec0d20b4f5", null ],
    [ "STD_LOGIC_1164", "classSpiMasterDualPorts.html#aa4b2b25246a821511120e3149b003563", null ],
    [ "STD_LOGIC_UNSIGNED", "classSpiMasterDualPorts.html#a241c3e72dd8024cc8ae831b1b2aed7db", null ],
    [ "XferComplete", "classSpiMasterDualPorts.html#a4e5b911ada797dbf2555df752b56c302", null ]
];