// Seed: 1667913818
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  logic id_3;
  ;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
macromodule module_2 #(
    parameter id_2 = 32'd83,
    parameter id_3 = 32'd19,
    parameter id_4 = 32'd24
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  output logic [7:0] id_1;
  wire _id_3;
  assign id_1[id_2+~1] = 1;
  wire _id_4;
  always @(id_3 or posedge id_2);
  wire [1 : 1] id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign id_1[1'b0] = id_3;
  wire [id_4 : id_3] id_6;
endmodule
