Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : qor
Design : s35932
Version: M-2016.12-SP1
Date   : Fri Feb  8 15:44:31 2019
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          0.85
  Critical Path Slack:          -2.90
  Critical Path Clk Period:      2.00
  Total Negative Slack:      -3553.87
  No. of Violating Paths:     2048.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       1728
  Hierarchical Port Count:       5184
  Leaf Cell Count:               5734
  Buf/Inv Cell Count:            1027
  Buf Cell Count:                 414
  Inv Cell Count:                 613
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      4006
  Sequential Cell Count:         1728
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    11622.259323
  Noncombinational Area: 11418.182007
  Buf/Inv Area:           1678.367022
  Total Buffer Area:           841.72
  Total Inverter Area:         836.64
  Macro/Black Box Area:      0.000000
  Net Area:               4690.299612
  -----------------------------------
  Cell Area:             23040.441330
  Design Area:           27730.740941


  Design Rules
  -----------------------------------
  Total Number of Nets:          5770
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.05
  Logic Optimization:                 89.07
  Mapping Optimization:              243.88
  -----------------------------------------
  Overall Compile Time:              338.43
  Overall Compile Wall Clock Time:   339.69

  --------------------------------------------------------------------

  Design  WNS: 2.90  TNS: 3553.87  Number of Violating Paths: 2048


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
