

================================================================
== Vivado HLS Report for 'aqed_out'
================================================================
* Date:           Fri Apr 10 23:55:32 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        aes_bug2
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     4.986|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   181|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|    99|
|Register         |        -|      -|     62|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      0|     62|   280|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      0|   ~0  |     3|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |tmp_4_fu_296_p2                  |     +    |      0|  0|  23|          16|           1|
    |or_cond_fu_215_p2                |    and   |      0|  0|   8|           1|           1|
    |val_assign_5_fu_280_p2           |    and   |      0|  0|   8|           1|           1|
    |tmp_1_fu_264_p2                  |   icmp   |      0|  0|  11|           8|           8|
    |tmp_2_fu_274_p2                  |   icmp   |      0|  0|  11|           8|           8|
    |tmp_3_fu_292_p2                  |   icmp   |      0|  0|  13|          16|          16|
    |tmp_not_fu_150_p2                |   icmp   |      0|  0|  13|          16|          16|
    |tmp_s_fu_210_p2                  |   icmp   |      0|  0|  13|          16|          16|
    |ult_fu_132_p2                    |   icmp   |      0|  0|  13|          16|          16|
    |brmerge1_fu_227_p2               |    or    |      0|  0|   8|           1|           1|
    |brmerge_fu_156_p2                |    or    |      0|  0|   8|           1|           1|
    |o2_qed_done_V_fu_312_p2          |    or    |      0|  0|   8|           1|           1|
    |p_0128_sum_fu_179_p2             |    or    |      0|  0|  10|           3|           1|
    |p_056_sum_fu_249_p2              |    or    |      0|  0|  10|           3|           1|
    |p_state_qed_done_V_fl_fu_307_p2  |    or    |      0|  0|   8|           1|           1|
    |or_cond_not_fu_221_p2            |    xor   |      0|  0|   8|           1|           2|
    |rev1_fu_138_p2                   |    xor   |      0|  0|   8|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 181|         110|          93|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  27|          5|    1|          5|
    |ap_return_0                  |   9|          2|    1|          2|
    |ap_return_1                  |   9|          2|    1|          2|
    |bmc_in_address0              |  15|          3|    4|         12|
    |bmc_in_address1              |  15|          3|    4|         12|
    |state_orig_done_V            |  15|          3|    1|          3|
    |state_qed_done_V_loc_reg_97  |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  99|         20|   13|         38|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   4|   0|    4|          0|
    |ap_return_0_preg              |   1|   0|    1|          0|
    |ap_return_1_preg              |   1|   0|    1|          0|
    |brmerge1_reg_376              |   1|   0|    1|          0|
    |brmerge_reg_357               |   1|   0|    1|          0|
    |state_orig_out_V_0            |   8|   0|    8|          0|
    |state_orig_out_V_1            |   8|   0|    8|          0|
    |state_out_count_V             |  16|   0|   16|          0|
    |state_out_count_V_lo_reg_343  |  16|   0|   16|          0|
    |state_qed_check_V             |   1|   0|    1|          0|
    |state_qed_done_V              |   1|   0|    1|          0|
    |state_qed_done_V_fla_reg_81   |   1|   0|    1|          0|
    |state_qed_done_V_loa_reg_350  |   1|   0|    1|          0|
    |state_qed_done_V_loc_reg_97   |   1|   0|    1|          0|
    |tmp_3_reg_390                 |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  62|   0|   62|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |       aqed_out      | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |       aqed_out      | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |       aqed_out      | return value |
|ap_done                   | out |    1| ap_ctrl_hs |       aqed_out      | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |       aqed_out      | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |       aqed_out      | return value |
|ap_return_0               | out |    1| ap_ctrl_hs |       aqed_out      | return value |
|ap_return_1               | out |    1| ap_ctrl_hs |       aqed_out      | return value |
|state_orig_issued_V       |  in |    1|   ap_none  | state_orig_issued_V |    pointer   |
|state_orig_in_V           |  in |   16|   ap_none  |   state_orig_in_V   |    pointer   |
|state_orig_done_V         | out |    1|   ap_vld   |  state_orig_done_V  |    pointer   |
|state_orig_done_V_ap_vld  | out |    1|   ap_vld   |  state_orig_done_V  |    pointer   |
|state_orig_idx_V          |  in |    2|   ap_none  |   state_orig_idx_V  |    pointer   |
|bmc_in_address0           | out |    4|  ap_memory |        bmc_in       |     array    |
|bmc_in_ce0                | out |    1|  ap_memory |        bmc_in       |     array    |
|bmc_in_q0                 |  in |    8|  ap_memory |        bmc_in       |     array    |
|bmc_in_address1           | out |    4|  ap_memory |        bmc_in       |     array    |
|bmc_in_ce1                | out |    1|  ap_memory |        bmc_in       |     array    |
|bmc_in_q1                 |  in |    8|  ap_memory |        bmc_in       |     array    |
|state_dup_in_V            |  in |   16|   ap_none  |    state_dup_in_V   |    pointer   |
|state_dup_issued_V        |  in |    1|   ap_none  |  state_dup_issued_V |    pointer   |
|state_dup_idx_V           |  in |    2|   ap_none  |   state_dup_idx_V   |    pointer   |
+--------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.98>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%state_orig_issued_V_s = load i1* @state_orig_issued_V, align 2" [buf4bug2.cpp:398]   --->   Operation 5 'load' 'state_orig_issued_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%state_out_count_V_lo = load i16* @state_out_count_V, align 2" [buf4bug2.cpp:398]   --->   Operation 6 'load' 'state_out_count_V_lo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%state_qed_done_V_loa = load i1* @state_qed_done_V, align 1" [buf4bug2.cpp:399]   --->   Operation 7 'load' 'state_qed_done_V_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %state_orig_issued_V_s, label %._crit_edge, label %._crit_edge1.critedge" [buf4bug2.cpp:398]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.66ns)   --->   "store i1 false, i1* @state_orig_done_V, align 2"   --->   Operation 9 'store' <Predicate = (!state_orig_issued_V_s)> <Delay = 1.66>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "br label %._crit_edge2" [buf4bug2.cpp:399]   --->   Operation 10 'br' <Predicate = (!state_orig_issued_V_s)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%state_orig_in_V_load = load i16* @state_orig_in_V, align 2" [buf4bug2.cpp:398]   --->   Operation 11 'load' 'state_orig_in_V_load' <Predicate = (state_orig_issued_V_s)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.38ns)   --->   "%ult = icmp ult i16 %state_out_count_V_lo, %state_orig_in_V_load" [buf4bug2.cpp:398]   --->   Operation 12 'icmp' 'ult' <Predicate = (state_orig_issued_V_s)> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.94ns)   --->   "%rev1 = xor i1 %ult, true" [buf4bug2.cpp:398]   --->   Operation 13 'xor' 'rev1' <Predicate = (state_orig_issued_V_s)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.66ns)   --->   "store i1 %rev1, i1* @state_orig_done_V, align 2"   --->   Operation 14 'store' <Predicate = (state_orig_issued_V_s)> <Delay = 1.66>
ST_1 : Operation 15 [1/1] (2.38ns)   --->   "%tmp_not = icmp ne i16 %state_out_count_V_lo, %state_orig_in_V_load" [buf4bug2.cpp:399]   --->   Operation 15 'icmp' 'tmp_not' <Predicate = (state_orig_issued_V_s)> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.94ns)   --->   "%brmerge = or i1 %state_qed_done_V_loa, %tmp_not" [buf4bug2.cpp:399]   --->   Operation 16 'or' 'brmerge' <Predicate = (state_orig_issued_V_s)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %brmerge, label %._crit_edge2, label %1" [buf4bug2.cpp:399]   --->   Operation 17 'br' <Predicate = (state_orig_issued_V_s)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%state_orig_idx_V_loa = load i2* @state_orig_idx_V, align 2" [buf4bug2.cpp:401]   --->   Operation 18 'load' 'state_orig_idx_V_loa' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%r_V = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %state_orig_idx_V_loa, i1 false)" [buf4bug2.cpp:401]   --->   Operation 19 'bitconcatenate' 'r_V' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%op2 = zext i3 %r_V to i64" [buf4bug2.cpp:401]   --->   Operation 20 'zext' 'op2' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bmc_in_addr = getelementptr [16 x i8]* @bmc_in, i64 0, i64 %op2" [buf4bug2.cpp:401]   --->   Operation 21 'getelementptr' 'bmc_in_addr' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.15ns)   --->   "%bmc_in_load = load i8* %bmc_in_addr, align 2" [buf4bug2.cpp:401]   --->   Operation 22 'load' 'bmc_in_load' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_0128_sum = or i3 %r_V, 1" [buf4bug2.cpp:402]   --->   Operation 23 'or' 'p_0128_sum' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_0128_sum_cast = zext i3 %p_0128_sum to i64" [buf4bug2.cpp:402]   --->   Operation 24 'zext' 'p_0128_sum_cast' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%bmc_in_addr_1 = getelementptr [16 x i8]* @bmc_in, i64 0, i64 %p_0128_sum_cast" [buf4bug2.cpp:402]   --->   Operation 25 'getelementptr' 'bmc_in_addr_1' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.15ns)   --->   "%bmc_in_load_1 = load i8* %bmc_in_addr_1, align 1" [buf4bug2.cpp:402]   --->   Operation 26 'load' 'bmc_in_load_1' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 4.98>
ST_2 : Operation 27 [1/2] (2.15ns)   --->   "%bmc_in_load = load i8* %bmc_in_addr, align 2" [buf4bug2.cpp:401]   --->   Operation 27 'load' 'bmc_in_load' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "store i8 %bmc_in_load, i8* @state_orig_out_V_0, align 2" [buf4bug2.cpp:401]   --->   Operation 28 'store' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (2.15ns)   --->   "%bmc_in_load_1 = load i8* %bmc_in_addr_1, align 1" [buf4bug2.cpp:402]   --->   Operation 29 'load' 'bmc_in_load_1' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "store i8 %bmc_in_load_1, i8* @state_orig_out_V_1, align 1" [buf4bug2.cpp:402]   --->   Operation 30 'store' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br label %._crit_edge2" [buf4bug2.cpp:403]   --->   Operation 31 'br' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%state_dup_in_V_load = load i16* @state_dup_in_V, align 2" [buf4bug2.cpp:404]   --->   Operation 32 'load' 'state_dup_in_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.66ns)   --->   "br i1 %state_orig_issued_V_s, label %2, label %._crit_edge4" [buf4bug2.cpp:404]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.66>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%state_dup_issued_V_l = load i1* @state_dup_issued_V, align 1" [buf4bug2.cpp:404]   --->   Operation 34 'load' 'state_dup_issued_V_l' <Predicate = (state_orig_issued_V_s)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.38ns)   --->   "%tmp_s = icmp eq i16 %state_out_count_V_lo, %state_dup_in_V_load" [buf4bug2.cpp:404]   --->   Operation 35 'icmp' 'tmp_s' <Predicate = (state_orig_issued_V_s)> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node brmerge1)   --->   "%or_cond = and i1 %state_dup_issued_V_l, %tmp_s" [buf4bug2.cpp:404]   --->   Operation 36 'and' 'or_cond' <Predicate = (state_orig_issued_V_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node brmerge1)   --->   "%or_cond_not = xor i1 %or_cond, true" [buf4bug2.cpp:404]   --->   Operation 37 'xor' 'or_cond_not' <Predicate = (state_orig_issued_V_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.94ns) (out node of the LUT)   --->   "%brmerge1 = or i1 %state_qed_done_V_loa, %or_cond_not" [buf4bug2.cpp:404]   --->   Operation 38 'or' 'brmerge1' <Predicate = (state_orig_issued_V_s)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.66ns)   --->   "br i1 %brmerge1, label %._crit_edge4, label %_ifconv" [buf4bug2.cpp:404]   --->   Operation 39 'br' <Predicate = (state_orig_issued_V_s)> <Delay = 1.66>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%state_dup_idx_V_load = load i2* @state_dup_idx_V, align 1" [buf4bug2.cpp:407]   --->   Operation 40 'load' 'state_dup_idx_V_load' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%r_V_1 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %state_dup_idx_V_load, i1 false)" [buf4bug2.cpp:407]   --->   Operation 41 'bitconcatenate' 'r_V_1' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%op2_1 = zext i3 %r_V_1 to i64" [buf4bug2.cpp:407]   --->   Operation 42 'zext' 'op2_1' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%bmc_in_addr_2 = getelementptr [16 x i8]* @bmc_in, i64 0, i64 %op2_1" [buf4bug2.cpp:407]   --->   Operation 43 'getelementptr' 'bmc_in_addr_2' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (2.15ns)   --->   "%bmc_in_load_2 = load i8* %bmc_in_addr_2, align 2" [buf4bug2.cpp:407]   --->   Operation 44 'load' 'bmc_in_load_2' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_056_sum = or i3 %r_V_1, 1" [buf4bug2.cpp:408]   --->   Operation 45 'or' 'p_056_sum' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_056_sum_cast = zext i3 %p_056_sum to i64" [buf4bug2.cpp:408]   --->   Operation 46 'zext' 'p_056_sum_cast' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bmc_in_addr_3 = getelementptr [16 x i8]* @bmc_in, i64 0, i64 %p_056_sum_cast" [buf4bug2.cpp:408]   --->   Operation 47 'getelementptr' 'bmc_in_addr_3' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (2.15ns)   --->   "%bmc_in_load_3 = load i8* %bmc_in_addr_3, align 1" [buf4bug2.cpp:408]   --->   Operation 48 'load' 'bmc_in_load_3' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 4.56>
ST_3 : Operation 49 [1/2] (2.15ns)   --->   "%bmc_in_load_2 = load i8* %bmc_in_addr_2, align 2" [buf4bug2.cpp:407]   --->   Operation 49 'load' 'bmc_in_load_2' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 50 [1/2] (2.15ns)   --->   "%bmc_in_load_3 = load i8* %bmc_in_addr_3, align 1" [buf4bug2.cpp:408]   --->   Operation 50 'load' 'bmc_in_load_3' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%state_orig_out_V_0_l = load i8* @state_orig_out_V_0, align 2" [buf4bug2.cpp:409]   --->   Operation 51 'load' 'state_orig_out_V_0_l' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.47ns)   --->   "%tmp_1 = icmp eq i8 %bmc_in_load_2, %state_orig_out_V_0_l" [buf4bug2.cpp:409]   --->   Operation 52 'icmp' 'tmp_1' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%state_orig_out_V_1_l = load i8* @state_orig_out_V_1, align 1" [buf4bug2.cpp:409]   --->   Operation 53 'load' 'state_orig_out_V_1_l' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.47ns)   --->   "%tmp_2 = icmp eq i8 %bmc_in_load_3, %state_orig_out_V_1_l" [buf4bug2.cpp:409]   --->   Operation 54 'icmp' 'tmp_2' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.94ns)   --->   "%val_assign_5 = and i1 %tmp_1, %tmp_2"   --->   Operation 55 'and' 'val_assign_5' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "store i1 %val_assign_5, i1* @state_qed_check_V, align 1"   --->   Operation 56 'store' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.66ns)   --->   "br label %._crit_edge4" [buf4bug2.cpp:410]   --->   Operation 57 'br' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 1.66>
ST_3 : Operation 58 [1/1] (2.38ns)   --->   "%tmp_3 = icmp ugt i16 %state_out_count_V_lo, %state_dup_in_V_load" [buf4bug2.cpp:411]   --->   Operation 58 'icmp' 'tmp_3' <Predicate = true> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (2.14ns)   --->   "%tmp_4 = add i16 %state_out_count_V_lo, 1" [buf4bug2.cpp:414]   --->   Operation 59 'add' 'tmp_4' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "store i16 %tmp_4, i16* @state_out_count_V, align 2" [buf4bug2.cpp:414]   --->   Operation 60 'store' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.94>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_state_qed_done_V_fl)   --->   "%state_qed_done_V_fla = phi i1 [ true, %_ifconv ], [ false, %2 ], [ false, %._crit_edge2 ]"   --->   Operation 61 'phi' 'state_qed_done_V_fla' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node o2_qed_done_V)   --->   "%state_qed_done_V_loc = phi i1 [ true, %_ifconv ], [ %state_qed_done_V_loa, %2 ], [ %state_qed_done_V_loa, %._crit_edge2 ]" [buf4bug2.cpp:399]   --->   Operation 62 'phi' 'state_qed_done_V_loc' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.94ns) (out node of the LUT)   --->   "%p_state_qed_done_V_fl = or i1 %tmp_3, %state_qed_done_V_fla" [buf4bug2.cpp:411]   --->   Operation 63 'or' 'p_state_qed_done_V_fl' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.94ns) (out node of the LUT)   --->   "%o2_qed_done_V = or i1 %tmp_3, %state_qed_done_V_loc" [buf4bug2.cpp:411]   --->   Operation 64 'or' 'o2_qed_done_V' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%o2_qed_check_V = load i1* @state_qed_check_V, align 1" [buf4bug2.cpp:417]   --->   Operation 65 'load' 'o2_qed_check_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i1, i1 } undef, i1 %o2_qed_done_V, 0" [buf4bug2.cpp:419]   --->   Operation 66 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i1, i1 } %mrv, i1 %o2_qed_check_V, 1" [buf4bug2.cpp:419]   --->   Operation 67 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %p_state_qed_done_V_fl, label %mergeST, label %._crit_edge9.new" [buf4bug2.cpp:411]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "store i1 true, i1* @state_qed_done_V, align 1" [buf4bug2.cpp:405]   --->   Operation 69 'store' <Predicate = (p_state_qed_done_V_fl)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "br label %._crit_edge9.new"   --->   Operation 70 'br' <Predicate = (p_state_qed_done_V_fl)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "ret { i1, i1 } %mrv_1" [buf4bug2.cpp:419]   --->   Operation 71 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_orig_issued_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ state_out_count_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_qed_done_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ state_orig_done_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ state_orig_idx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ bmc_in]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ state_orig_out_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_out_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_dup_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ state_dup_issued_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ state_dup_idx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ state_qed_check_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_orig_issued_V_s (load          ) [ 01110]
state_out_count_V_lo  (load          ) [ 00110]
state_qed_done_V_loa  (load          ) [ 00111]
StgValue_8            (br            ) [ 00000]
StgValue_9            (store         ) [ 00000]
StgValue_10           (br            ) [ 00000]
state_orig_in_V_load  (load          ) [ 00000]
ult                   (icmp          ) [ 00000]
rev1                  (xor           ) [ 00000]
StgValue_14           (store         ) [ 00000]
tmp_not               (icmp          ) [ 00000]
brmerge               (or            ) [ 01100]
StgValue_17           (br            ) [ 00000]
state_orig_idx_V_loa  (load          ) [ 00000]
r_V                   (bitconcatenate) [ 00000]
op2                   (zext          ) [ 00000]
bmc_in_addr           (getelementptr ) [ 00100]
p_0128_sum            (or            ) [ 00000]
p_0128_sum_cast       (zext          ) [ 00000]
bmc_in_addr_1         (getelementptr ) [ 00100]
bmc_in_load           (load          ) [ 00000]
StgValue_28           (store         ) [ 00000]
bmc_in_load_1         (load          ) [ 00000]
StgValue_30           (store         ) [ 00000]
StgValue_31           (br            ) [ 00000]
state_dup_in_V_load   (load          ) [ 00010]
StgValue_33           (br            ) [ 00111]
state_dup_issued_V_l  (load          ) [ 00000]
tmp_s                 (icmp          ) [ 00000]
or_cond               (and           ) [ 00000]
or_cond_not           (xor           ) [ 00000]
brmerge1              (or            ) [ 00110]
StgValue_39           (br            ) [ 00111]
state_dup_idx_V_load  (load          ) [ 00000]
r_V_1                 (bitconcatenate) [ 00000]
op2_1                 (zext          ) [ 00000]
bmc_in_addr_2         (getelementptr ) [ 00010]
p_056_sum             (or            ) [ 00000]
p_056_sum_cast        (zext          ) [ 00000]
bmc_in_addr_3         (getelementptr ) [ 00010]
bmc_in_load_2         (load          ) [ 00000]
bmc_in_load_3         (load          ) [ 00000]
state_orig_out_V_0_l  (load          ) [ 00000]
tmp_1                 (icmp          ) [ 00000]
state_orig_out_V_1_l  (load          ) [ 00000]
tmp_2                 (icmp          ) [ 00000]
val_assign_5          (and           ) [ 00000]
StgValue_56           (store         ) [ 00000]
StgValue_57           (br            ) [ 00111]
tmp_3                 (icmp          ) [ 00001]
tmp_4                 (add           ) [ 00000]
StgValue_60           (store         ) [ 00000]
state_qed_done_V_fla  (phi           ) [ 00001]
state_qed_done_V_loc  (phi           ) [ 00001]
p_state_qed_done_V_fl (or            ) [ 00001]
o2_qed_done_V         (or            ) [ 00000]
o2_qed_check_V        (load          ) [ 00000]
mrv                   (insertvalue   ) [ 00000]
mrv_1                 (insertvalue   ) [ 00000]
StgValue_68           (br            ) [ 00000]
StgValue_69           (store         ) [ 00000]
StgValue_70           (br            ) [ 00000]
StgValue_71           (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_orig_issued_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_issued_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state_out_count_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_out_count_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="state_qed_done_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_qed_done_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="state_orig_in_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_in_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="state_orig_done_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_done_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="state_orig_idx_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_idx_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bmc_in">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bmc_in"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="state_orig_out_V_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_out_V_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="state_orig_out_V_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_out_V_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="state_dup_in_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_in_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="state_dup_issued_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_issued_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="state_dup_idx_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_idx_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="state_qed_check_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_qed_check_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="bmc_in_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="3" slack="0"/>
<pin id="44" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bmc_in_addr/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="4" slack="0"/>
<pin id="49" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="50" dir="0" index="2" bw="0" slack="0"/>
<pin id="60" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="61" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="62" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="3" bw="8" slack="0"/>
<pin id="63" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bmc_in_load/1 bmc_in_load_1/1 bmc_in_load_2/2 bmc_in_load_3/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="bmc_in_addr_1_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="8" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="3" slack="0"/>
<pin id="57" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bmc_in_addr_1/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="bmc_in_addr_2_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="8" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="3" slack="0"/>
<pin id="69" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bmc_in_addr_2/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="bmc_in_addr_3_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="3" slack="0"/>
<pin id="77" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bmc_in_addr_3/2 "/>
</bind>
</comp>

<comp id="81" class="1005" name="state_qed_done_V_fla_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="1"/>
<pin id="83" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="state_qed_done_V_fla (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="state_qed_done_V_fla_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="1" slack="2"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="4" bw="1" slack="2"/>
<pin id="92" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_qed_done_V_fla/4 "/>
</bind>
</comp>

<comp id="97" class="1005" name="state_qed_done_V_loc_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="state_qed_done_V_loc (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="state_qed_done_V_loc_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="1" slack="3"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="4" bw="1" slack="3"/>
<pin id="107" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_qed_done_V_loc/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="state_orig_issued_V_s_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_orig_issued_V_s/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="state_out_count_V_lo_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_out_count_V_lo/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="state_qed_done_V_loa_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_qed_done_V_loa/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="StgValue_9_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_9/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="state_orig_in_V_load_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_orig_in_V_load/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="ult_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="rev1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="StgValue_14_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_not_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_not/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="brmerge_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="state_orig_idx_V_loa_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="0"/>
<pin id="164" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_orig_idx_V_loa/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="r_V_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="0" index="1" bw="2" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="op2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="op2/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_0128_sum_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="0" index="1" bw="3" slack="0"/>
<pin id="182" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_0128_sum/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="p_0128_sum_cast_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0128_sum_cast/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="StgValue_28_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_28/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="StgValue_30_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_30/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="state_dup_in_V_load_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_dup_in_V_load/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="state_dup_issued_V_l_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_dup_issued_V_l/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_s_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="1"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="or_cond_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="or_cond_not_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="or_cond_not/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="brmerge1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge1/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="state_dup_idx_V_load_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="0"/>
<pin id="234" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_dup_idx_V_load/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="r_V_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="0" index="1" bw="2" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="op2_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="3" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="op2_1/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_056_sum_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="0"/>
<pin id="251" dir="0" index="1" bw="3" slack="0"/>
<pin id="252" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_056_sum/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="p_056_sum_cast_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_056_sum_cast/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="state_orig_out_V_0_l_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_orig_out_V_0_l/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="state_orig_out_V_1_l_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_orig_out_V_1_l/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="val_assign_5_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="val_assign_5/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="StgValue_56_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_56/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_3_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="2"/>
<pin id="294" dir="0" index="1" bw="16" slack="1"/>
<pin id="295" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_4_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="2"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="StgValue_60_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="0"/>
<pin id="303" dir="0" index="1" bw="16" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="p_state_qed_done_V_fl_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_state_qed_done_V_fl/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="o2_qed_done_V_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="o2_qed_done_V/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="o2_qed_check_V_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_qed_check_V/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="mrv_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="2" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="mrv_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="2" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="StgValue_69_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_69/4 "/>
</bind>
</comp>

<comp id="339" class="1005" name="state_orig_issued_V_s_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_orig_issued_V_s "/>
</bind>
</comp>

<comp id="343" class="1005" name="state_out_count_V_lo_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="1"/>
<pin id="345" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="state_out_count_V_lo "/>
</bind>
</comp>

<comp id="350" class="1005" name="state_qed_done_V_loa_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="1"/>
<pin id="352" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="state_qed_done_V_loa "/>
</bind>
</comp>

<comp id="357" class="1005" name="brmerge_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="361" class="1005" name="bmc_in_addr_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="1"/>
<pin id="363" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bmc_in_addr "/>
</bind>
</comp>

<comp id="366" class="1005" name="bmc_in_addr_1_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="1"/>
<pin id="368" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bmc_in_addr_1 "/>
</bind>
</comp>

<comp id="371" class="1005" name="state_dup_in_V_load_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="1"/>
<pin id="373" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="state_dup_in_V_load "/>
</bind>
</comp>

<comp id="376" class="1005" name="brmerge1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge1 "/>
</bind>
</comp>

<comp id="380" class="1005" name="bmc_in_addr_2_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="1"/>
<pin id="382" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bmc_in_addr_2 "/>
</bind>
</comp>

<comp id="385" class="1005" name="bmc_in_addr_3_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="1"/>
<pin id="387" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bmc_in_addr_3 "/>
</bind>
</comp>

<comp id="390" class="1005" name="tmp_3_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="32" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="32" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="64"><net_src comp="53" pin="3"/><net_sink comp="47" pin=2"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="32" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="72"><net_src comp="65" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="32" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="80"><net_src comp="73" pin="3"/><net_sink comp="47" pin=2"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="26" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="94"><net_src comp="81" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="81" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="96"><net_src comp="81" pin="1"/><net_sink comp="86" pin=4"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="114" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="128" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="114" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="128" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="118" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="150" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="177"><net_src comp="166" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="183"><net_src comp="166" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="194"><net_src comp="47" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="47" pin="7"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="20" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="202" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="206" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="210" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="221" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="22" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="30" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="26" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="253"><net_src comp="236" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="34" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="47" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="260" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="16" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="47" pin="7"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="264" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="274" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="24" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="300"><net_src comp="36" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="296" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="2" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="86" pin="6"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="101" pin="6"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="24" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="38" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="312" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="317" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="28" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="4" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="110" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="114" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="353"><net_src comp="118" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="101" pin=4"/></net>

<net id="360"><net_src comp="156" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="40" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="369"><net_src comp="53" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="374"><net_src comp="202" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="379"><net_src comp="227" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="65" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="388"><net_src comp="73" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="393"><net_src comp="292" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="312" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_orig_issued_V | {}
	Port: state_out_count_V | {3 }
	Port: state_qed_done_V | {4 }
	Port: state_orig_in_V | {}
	Port: state_orig_done_V | {1 }
	Port: state_orig_idx_V | {}
	Port: bmc_in | {}
	Port: state_orig_out_V_0 | {2 }
	Port: state_orig_out_V_1 | {2 }
	Port: state_dup_in_V | {}
	Port: state_dup_issued_V | {}
	Port: state_dup_idx_V | {}
	Port: state_qed_check_V | {3 }
 - Input state : 
	Port: aqed_out : state_orig_issued_V | {1 }
	Port: aqed_out : state_out_count_V | {1 }
	Port: aqed_out : state_qed_done_V | {1 }
	Port: aqed_out : state_orig_in_V | {1 }
	Port: aqed_out : state_orig_done_V | {}
	Port: aqed_out : state_orig_idx_V | {1 }
	Port: aqed_out : bmc_in | {1 2 3 }
	Port: aqed_out : state_orig_out_V_0 | {3 }
	Port: aqed_out : state_orig_out_V_1 | {3 }
	Port: aqed_out : state_dup_in_V | {2 }
	Port: aqed_out : state_dup_issued_V | {2 }
	Port: aqed_out : state_dup_idx_V | {2 }
	Port: aqed_out : state_qed_check_V | {4 }
  - Chain level:
	State 1
		StgValue_8 : 1
		ult : 1
		rev1 : 2
		StgValue_14 : 2
		tmp_not : 1
		brmerge : 2
		StgValue_17 : 2
		r_V : 1
		op2 : 2
		bmc_in_addr : 3
		bmc_in_load : 4
		p_0128_sum : 2
		p_0128_sum_cast : 2
		bmc_in_addr_1 : 3
		bmc_in_load_1 : 4
	State 2
		StgValue_28 : 1
		StgValue_30 : 1
		tmp_s : 1
		or_cond : 2
		or_cond_not : 2
		brmerge1 : 2
		StgValue_39 : 2
		r_V_1 : 1
		op2_1 : 2
		bmc_in_addr_2 : 3
		bmc_in_load_2 : 4
		p_056_sum : 2
		p_056_sum_cast : 2
		bmc_in_addr_3 : 3
		bmc_in_load_3 : 4
	State 3
		tmp_1 : 1
		tmp_2 : 1
		val_assign_5 : 2
		StgValue_56 : 2
		StgValue_60 : 1
	State 4
		p_state_qed_done_V_fl : 1
		o2_qed_done_V : 1
		mrv : 1
		mrv_1 : 2
		StgValue_68 : 1
		StgValue_71 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |          ult_fu_132          |    0    |    13   |
|          |        tmp_not_fu_150        |    0    |    13   |
|   icmp   |         tmp_s_fu_210         |    0    |    13   |
|          |         tmp_1_fu_264         |    0    |    11   |
|          |         tmp_2_fu_274         |    0    |    11   |
|          |         tmp_3_fu_292         |    0    |    13   |
|----------|------------------------------|---------|---------|
|          |        brmerge_fu_156        |    0    |    8    |
|          |       p_0128_sum_fu_179      |    0    |    0    |
|    or    |        brmerge1_fu_227       |    0    |    8    |
|          |       p_056_sum_fu_249       |    0    |    0    |
|          | p_state_qed_done_V_fl_fu_307 |    0    |    8    |
|          |     o2_qed_done_V_fu_312     |    0    |    8    |
|----------|------------------------------|---------|---------|
|    add   |         tmp_4_fu_296         |    0    |    23   |
|----------|------------------------------|---------|---------|
|    xor   |          rev1_fu_138         |    0    |    8    |
|          |      or_cond_not_fu_221      |    0    |    8    |
|----------|------------------------------|---------|---------|
|    and   |        or_cond_fu_215        |    0    |    8    |
|          |      val_assign_5_fu_280     |    0    |    8    |
|----------|------------------------------|---------|---------|
|bitconcatenate|          r_V_fu_166          |    0    |    0    |
|          |         r_V_1_fu_236         |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          op2_fu_174          |    0    |    0    |
|   zext   |    p_0128_sum_cast_fu_185    |    0    |    0    |
|          |         op2_1_fu_244         |    0    |    0    |
|          |     p_056_sum_cast_fu_255    |    0    |    0    |
|----------|------------------------------|---------|---------|
|insertvalue|          mrv_fu_321          |    0    |    0    |
|          |         mrv_1_fu_327         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   161   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    bmc_in_addr_1_reg_366    |    4   |
|    bmc_in_addr_2_reg_380    |    4   |
|    bmc_in_addr_3_reg_385    |    4   |
|     bmc_in_addr_reg_361     |    4   |
|       brmerge1_reg_376      |    1   |
|       brmerge_reg_357       |    1   |
| state_dup_in_V_load_reg_371 |   16   |
|state_orig_issued_V_s_reg_339|    1   |
| state_out_count_V_lo_reg_343|   16   |
| state_qed_done_V_fla_reg_81 |    1   |
| state_qed_done_V_loa_reg_350|    1   |
| state_qed_done_V_loc_reg_97 |    1   |
|        tmp_3_reg_390        |    1   |
+-----------------------------+--------+
|            Total            |   55   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_47      |  p0  |   4  |   4  |   16   ||    21   |
|       grp_access_fu_47      |  p2  |   4  |   0  |    0   ||    21   |
| state_qed_done_V_fla_reg_81 |  p0  |   2  |   1  |    2   |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   18   ||  5.171  ||    42   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   161  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   42   |
|  Register |    -   |   55   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   55   |   203  |
+-----------+--------+--------+--------+
