MO fast_spi_rx_core NULL ../../../../git/basil/basil/firmware/modules/fast_spi_rx/fast_spi_rx_core.v vlg3A/fast__spi__rx__core.bin 1637678630
MO ODDR NULL ../../../../git/basil/basil/firmware/modules/utils/ODDR_s3.v vlg5D/_o_d_d_r.bin 1637678630
MO clk_gen NULL ../src/clk_gen.v vlg6B/clk__gen.bin 1637678630
MO cdc_sync_w2r NULL ../../../../git/basil/basil/firmware/modules/utils/cdc_syncfifo.v vlg28/cdc__sync__w2r.bin 1637678630
MO adc01 NULL ../src/adc01.v vlg71/adc01.bin 1637678630
MO cdc_fifomem NULL ../../../../git/basil/basil/firmware/modules/utils/cdc_syncfifo.v vlg0C/cdc__fifomem.bin 1637678630
MO reset_gen NULL ../../../../git/basil/basil/firmware/modules/utils/reset_gen.v vlg74/reset__gen.bin 1637678630
MO cdc_syncfifo NULL ../../../../git/basil/basil/firmware/modules/utils/cdc_syncfifo.v vlg36/cdc__syncfifo.bin 1637678630
MO clock_divider NULL ../../../../git/basil/basil/firmware/modules/utils/clock_divider.v vlg1E/clock__divider.bin 1637678630
MO fx2_to_bus NULL ../../../../git/basil/basil/firmware/modules/utils/fx2_to_bus.v vlg0B/fx2__to__bus.bin 1637678630
MO fast_spi_rx NULL ../../../../git/basil/basil/firmware/modules/fast_spi_rx/fast_spi_rx.v vlg46/fast__spi__rx.bin 1637678630
MO sram_fifo_core NULL ../../../../git/basil/basil/firmware/modules/sram_fifo/sram_fifo_core.v vlg26/sram__fifo__core.bin 1637678630
MO gpio NULL ../../../../git/basil/basil/firmware/modules/gpio/gpio.v vlg37/gpio.bin 1637678630
MO rptr_empty NULL ../../../../git/basil/basil/firmware/modules/utils/cdc_syncfifo.v vlg76/rptr__empty.bin 1637678630
MO cdc_pulse_sync NULL ../../../../git/basil/basil/firmware/modules/utils/cdc_pulse_sync.v vlg06/cdc__pulse__sync.bin 1637678630
MO cdc_sync_r2w NULL ../../../../git/basil/basil/firmware/modules/utils/cdc_syncfifo.v vlg30/cdc__sync__r2w.bin 1637678630
MO seq_gen NULL ../../../../git/basil/basil/firmware/modules/seq_gen/seq_gen.v vlg2E/seq__gen.bin 1637678630
MO sram_fifo NULL ../../../../git/basil/basil/firmware/modules/sram_fifo/sram_fifo.v vlg02/sram__fifo.bin 1637678630
MO seq_gen_core NULL ../../../../git/basil/basil/firmware/modules/seq_gen/seq_gen_core.v vlg42/seq__gen__core.bin 1637678630
MO wptr_full NULL ../../../../git/basil/basil/firmware/modules/utils/cdc_syncfifo.v vlg27/wptr__full.bin 1637678630
MO bus_to_ip NULL ../../../../git/basil/basil/firmware/modules/utils/bus_to_ip.v vlg14/bus__to__ip.bin 1637678630
MO gerneric_fifo NULL ../../../../git/basil/basil/firmware/modules/utils/generic_fifo.v vlg7A/gerneric__fifo.bin 1637678630
