<stg><name>choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >></name>


<trans_list>

<trans id="1082" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln449" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="5" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="22" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="132" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %return_code = alloca i32 1

]]></Node>
<StgValue><ssdm name="return_code"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="2" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="33" op_0_bw="32">
<![CDATA[
entry:2 %diag_internal = alloca i32 1

]]></Node>
<StgValue><ssdm name="diag_internal"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="33" op_0_bw="32">
<![CDATA[
entry:3 %diag_internal_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="diag_internal_1"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="32">
<![CDATA[
entry:4 %L_internal_re = alloca i32 1

]]></Node>
<StgValue><ssdm name="L_internal_re"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="32">
<![CDATA[
entry:5 %L_internal_re_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="L_internal_re_1"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="32">
<![CDATA[
entry:6 %L_internal_re_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="L_internal_re_2"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="32">
<![CDATA[
entry:7 %L_internal_im = alloca i32 1

]]></Node>
<StgValue><ssdm name="L_internal_im"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="32">
<![CDATA[
entry:8 %L_internal_im_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="L_internal_im_1"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="32">
<![CDATA[
entry:9 %L_internal_im_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="L_internal_im_2"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="35" op_0_bw="64">
<![CDATA[
entry:10 %product_sum_im_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="product_sum_im_2_loc"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="35" op_0_bw="64">
<![CDATA[
entry:11 %product_sum_re_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="product_sum_re_2_loc"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:12 %store_ln449 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %store_ln423 = store i32 0, i32 %return_code

]]></Node>
<StgValue><ssdm name="store_ln423"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
entry:14 %br_ln449 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln449"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body:0 %i_1 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body:1 %icmp_ln449 = icmp_eq  i2 %i_1, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln449"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body:2 %i_2 = add i2 %i_1, i2 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:3 %br_ln449 = br i1 %icmp_ln449, void %for.body.split, void %for.end79

]]></Node>
<StgValue><ssdm name="br_ln449"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln449" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.split:13 %i_sub1 = add i2 %i_1, i2 3

]]></Node>
<StgValue><ssdm name="i_sub1"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end79:0 %return_code_load = load i32 %return_code

]]></Node>
<StgValue><ssdm name="return_code_load"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="32">
<![CDATA[
for.end79:1 %ret_ln521 = ret i32 %return_code_load

]]></Node>
<StgValue><ssdm name="ret_ln521"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="2">
<![CDATA[
for.body.split:14 %sext_ln453 = sext i2 %i_sub1

]]></Node>
<StgValue><ssdm name="sext_ln453"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.split:15 %mul_ln453 = mul i3 %sext_ln453, i3 %sext_ln453

]]></Node>
<StgValue><ssdm name="mul_ln453"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.split:16 %sub_ln453 = sub i2 1, i2 %i_1

]]></Node>
<StgValue><ssdm name="sub_ln453"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="2">
<![CDATA[
for.body.split:17 %sext_ln453_1 = sext i2 %sub_ln453

]]></Node>
<StgValue><ssdm name="sext_ln453_1"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.split:18 %add_ln453 = add i3 %sext_ln453_1, i3 %mul_ln453

]]></Node>
<StgValue><ssdm name="add_ln453"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="3">
<![CDATA[
for.body.split:19 %sext_ln453_2 = sext i3 %add_ln453

]]></Node>
<StgValue><ssdm name="sext_ln453_2"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.body.split:20 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln453, i32 2

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split:21 %sub_ln453_1 = sub i4 0, i4 %sext_ln453_2

]]></Node>
<StgValue><ssdm name="sub_ln453_1"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:22 %lshr_ln453_1_cast = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %sub_ln453_1, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="lshr_ln453_1_cast"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:24 %zext_ln = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %add_ln453, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="zext_ln"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="2">
<![CDATA[
for.body.split:0 %zext_ln499 = zext i2 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln499"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="2">
<![CDATA[
for.body.split:1 %trunc_ln499 = trunc i2 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln499"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body.split:2 %p_shl1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.body.split:3 %tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln499, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="2">
<![CDATA[
for.body.split:4 %zext_ln499_1 = zext i2 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln499_1"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.split:5 %sub_ln499 = sub i3 %tmp, i3 %zext_ln499_1

]]></Node>
<StgValue><ssdm name="sub_ln499"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="4">
<![CDATA[
for.body.split:6 %zext_ln499_2 = zext i4 %p_shl1

]]></Node>
<StgValue><ssdm name="zext_ln499_2"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:7 %rhs_re = getelementptr i16 %A_re, i64 0, i64 %zext_ln499_2

]]></Node>
<StgValue><ssdm name="rhs_re"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:8 %this_re_1 = getelementptr i16 %L_re, i64 0, i64 %zext_ln499_2

]]></Node>
<StgValue><ssdm name="this_re_1"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:9 %this_im_1 = getelementptr i16 %L_im, i64 0, i64 %zext_ln499_2

]]></Node>
<StgValue><ssdm name="this_im_1"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:10 %specpipeline_ln450 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln450"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:11 %speclooptripcount_ln430 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln430"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:12 %specloopname_ln449 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln449"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.split:23 %sub_ln453_2 = sub i2 0, i2 %lshr_ln453_1_cast

]]></Node>
<StgValue><ssdm name="sub_ln453_2"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body.split:25 %select_ln453 = select i1 %tmp_13, i2 %sub_ln453_2, i2 %zext_ln

]]></Node>
<StgValue><ssdm name="select_ln453"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="2">
<![CDATA[
for.body.split:26 %sext_ln453_3 = sext i2 %select_ln453

]]></Node>
<StgValue><ssdm name="sext_ln453_3"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.split:27 %add_ln453_2 = add i2 %i_1, i2 %select_ln453

]]></Node>
<StgValue><ssdm name="add_ln453_2"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.split:28 %add_ln453_1 = add i3 %zext_ln499, i3 %sext_ln453_3

]]></Node>
<StgValue><ssdm name="add_ln453_1"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="3">
<![CDATA[
for.body.split:29 %sext_ln458 = sext i3 %add_ln453_1

]]></Node>
<StgValue><ssdm name="sext_ln458"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
for.body.split:30 %br_ln458 = br void %sum_loop

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="35" op_0_bw="35" op_1_bw="0" op_2_bw="35" op_3_bw="0">
<![CDATA[
sum_loop:0 %square_sum_re_1 = phi i35 0, void %for.body.split, i35 %tmp2_re_20, void %arrayidx40.1.exit

]]></Node>
<StgValue><ssdm name="square_sum_re_1"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
sum_loop:1 %j = phi i2 0, void %for.body.split, i2 %j_1, void %arrayidx40.1.exit

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
sum_loop:2 %icmp_ln458 = icmp_eq  i2 %j, i2 %i_1

]]></Node>
<StgValue><ssdm name="icmp_ln458"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
sum_loop:3 %j_1 = add i2 %j, i2 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sum_loop:4 %br_ln458 = br i1 %icmp_ln458, void %fpga_resource_hint.for.end.1, void %for.end56.loopexit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="2">
<![CDATA[
fpga_resource_hint.for.end.1:8 %trunc_ln458 = trunc i2 %j

]]></Node>
<StgValue><ssdm name="trunc_ln458"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="2">
<![CDATA[
fpga_resource_hint.for.end.1:9 %zext_ln468 = zext i2 %j

]]></Node>
<StgValue><ssdm name="zext_ln468"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
fpga_resource_hint.for.end.1:10 %p_shl = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln458, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.for.end.1:11 %sub_ln468 = sub i3 %p_shl, i3 %zext_ln468

]]></Node>
<StgValue><ssdm name="sub_ln468"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.for.end.1:12 %add_ln468 = add i3 %sub_ln468, i3 %zext_ln499

]]></Node>
<StgValue><ssdm name="add_ln468"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.end.1:13 %zext_ln468_1 = zext i3 %add_ln468

]]></Node>
<StgValue><ssdm name="zext_ln468_1"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.end.1:14 %din_re = getelementptr i16 %A_re, i64 0, i64 %zext_ln468_1

]]></Node>
<StgValue><ssdm name="din_re"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.end.1:15 %din_im = getelementptr i16 %A_im, i64 0, i64 %zext_ln468_1

]]></Node>
<StgValue><ssdm name="din_im"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.end.1:16 %this_re = getelementptr i16 %L_re, i64 0, i64 %zext_ln468_1

]]></Node>
<StgValue><ssdm name="this_re"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.for.end.1:17 %add_ln494 = add i3 %sub_ln499, i3 %zext_ln468

]]></Node>
<StgValue><ssdm name="add_ln494"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.end.1:20 %this_im = getelementptr i16 %L_im, i64 0, i64 %zext_ln468_1

]]></Node>
<StgValue><ssdm name="this_im"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="2">
<![CDATA[
fpga_resource_hint.for.end.1:22 %zext_ln460 = zext i2 %j

]]></Node>
<StgValue><ssdm name="zext_ln460"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.end.1:32 %tmp_re_10 = load i4 %din_re

]]></Node>
<StgValue><ssdm name="tmp_re_10"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.end.1:33 %din_im_load = load i4 %din_im

]]></Node>
<StgValue><ssdm name="din_im_load"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.end.1:307 %add_ln488 = add i4 %zext_ln460, i4 %sext_ln458

]]></Node>
<StgValue><ssdm name="add_ln488"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.end.1:308 %trunc_ln83 = trunc i4 %add_ln488

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="4">
<![CDATA[
for.end56.loopexit_ifconv:3 %z_re_load = load i4 %rhs_re

]]></Node>
<StgValue><ssdm name="z_re_load"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
for.end56.loopexit_ifconv:403 %store_ln84 = store i16 0, i4 %this_im_1

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end56.loopexit_ifconv:406 %store_ln449 = store i2 %i_2, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="209" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
fpga_resource_hint.for.end.1:26 %j_sub1 = add i2 %j, i2 3

]]></Node>
<StgValue><ssdm name="j_sub1"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
fpga_resource_hint.for.end.1:27 %mul_ln463 = mul i2 %j_sub1, i2 %j_sub1

]]></Node>
<StgValue><ssdm name="mul_ln463"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:28 %xor_ln463 = xor i1 %trunc_ln458, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln463"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:29 %zext_ln463 = zext i1 %xor_ln463

]]></Node>
<StgValue><ssdm name="zext_ln463"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
fpga_resource_hint.for.end.1:30 %add_ln463 = add i2 %zext_ln463, i2 %mul_ln463

]]></Node>
<StgValue><ssdm name="add_ln463"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:31 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %add_ln463, i32 1

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.end.1:32 %tmp_re_10 = load i4 %din_re

]]></Node>
<StgValue><ssdm name="tmp_re_10"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.end.1:33 %din_im_load = load i4 %din_im

]]></Node>
<StgValue><ssdm name="din_im_load"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:34 %sub_ln345 = sub i16 0, i16 %din_im_load

]]></Node>
<StgValue><ssdm name="sub_ln345"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
fpga_resource_hint.for.end.1:72 %icmp_ln482 = icmp_eq  i2 %j, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln482"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:2 %L_internal_re_load = load i16 %L_internal_re

]]></Node>
<StgValue><ssdm name="L_internal_re_load"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:3 %L_internal_re_1_load = load i16 %L_internal_re_1

]]></Node>
<StgValue><ssdm name="L_internal_re_1_load"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:4 %L_internal_re_2_load = load i16 %L_internal_re_2

]]></Node>
<StgValue><ssdm name="L_internal_re_2_load"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:5 %L_internal_im_load = load i16 %L_internal_im

]]></Node>
<StgValue><ssdm name="L_internal_im_load"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:6 %L_internal_im_1_load = load i16 %L_internal_im_1

]]></Node>
<StgValue><ssdm name="L_internal_im_1_load"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:7 %L_internal_im_2_load = load i16 %L_internal_im_2

]]></Node>
<StgValue><ssdm name="L_internal_im_2_load"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
fpga_resource_hint.for.end.1:35 %tmp2_re_17 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_re_10, i15 0

]]></Node>
<StgValue><ssdm name="tmp2_re_17"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
fpga_resource_hint.for.end.1:36 %tmp2_im = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %sub_ln345, i15 0

]]></Node>
<StgValue><ssdm name="tmp2_im"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="31" op_3_bw="1" op_4_bw="2" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="1" op_12_bw="35" op_13_bw="35">
<![CDATA[
fpga_resource_hint.for.end.1:37 %call_ln59 = call void @choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_, i31 %tmp2_re_17, i31 %tmp2_im, i1 %trunc_ln458, i2 %add_ln453_2, i16 %L_internal_re_load, i16 %L_internal_re_1_load, i16 %L_internal_re_2_load, i16 %L_internal_im_load, i16 %L_internal_im_1_load, i16 %L_internal_im_2_load, i1 %tmp_57, i35 %product_sum_re_2_loc, i35 %product_sum_im_2_loc

]]></Node>
<StgValue><ssdm name="call_ln59"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="228" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="31" op_3_bw="1" op_4_bw="2" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="1" op_12_bw="35" op_13_bw="35">
<![CDATA[
fpga_resource_hint.for.end.1:37 %call_ln59 = call void @choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_, i31 %tmp2_re_17, i31 %tmp2_im, i1 %trunc_ln458, i2 %add_ln453_2, i16 %L_internal_re_load, i16 %L_internal_re_1_load, i16 %L_internal_re_2_load, i16 %L_internal_im_load, i16 %L_internal_im_1_load, i16 %L_internal_im_2_load, i1 %tmp_57, i35 %product_sum_re_2_loc, i35 %product_sum_im_2_loc

]]></Node>
<StgValue><ssdm name="call_ln59"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="35" op_0_bw="35" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.end.1:38 %product_sum_re_2_loc_load = load i35 %product_sum_re_2_loc

]]></Node>
<StgValue><ssdm name="product_sum_re_2_loc_load"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="35" op_0_bw="35" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.end.1:39 %product_sum_im_2_loc_load = load i35 %product_sum_im_2_loc

]]></Node>
<StgValue><ssdm name="product_sum_im_2_loc_load"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:40 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %product_sum_re_2_loc_load, i32 34

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="35">
<![CDATA[
fpga_resource_hint.for.end.1:41 %trunc_ln59_1 = trunc i35 %product_sum_re_2_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln59_1"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
fpga_resource_hint.for.end.1:42 %shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %trunc_ln59_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:43 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %product_sum_re_2_loc_load, i32 31

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="3" op_1_bw="35" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:44 %tmp_7 = partselect i3 @_ssdm_op_PartSelect.i3.i35.i32, i35 %product_sum_re_2_loc_load, i32 32

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.for.end.1:45 %icmp_ln59_4 = icmp_ne  i3 %tmp_7, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln59_4"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.for.end.1:46 %icmp_ln59_5 = icmp_ne  i3 %tmp_7, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln59_5"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:47 %or_ln59_3 = or i1 %tmp_59, i1 %icmp_ln59_5

]]></Node>
<StgValue><ssdm name="or_ln59_3"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:48 %xor_ln59_6 = xor i1 %tmp_58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_6"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:49 %and_ln59_8 = and i1 %or_ln59_3, i1 %xor_ln59_6

]]></Node>
<StgValue><ssdm name="and_ln59_8"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:50 %xor_ln59_7 = xor i1 %tmp_59, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_7"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:51 %or_ln59_4 = or i1 %icmp_ln59_4, i1 %xor_ln59_7

]]></Node>
<StgValue><ssdm name="or_ln59_4"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:52 %and_ln59_9 = and i1 %or_ln59_4, i1 %tmp_58

]]></Node>
<StgValue><ssdm name="and_ln59_9"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
fpga_resource_hint.for.end.1:53 %select_ln59_4 = select i1 %and_ln59_8, i34 8589934591, i34 8589934592

]]></Node>
<StgValue><ssdm name="select_ln59_4"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:54 %or_ln59_5 = or i1 %and_ln59_8, i1 %and_ln59_9

]]></Node>
<StgValue><ssdm name="or_ln59_5"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
fpga_resource_hint.for.end.1:55 %tmp2_re_18 = select i1 %or_ln59_5, i34 %select_ln59_4, i34 %shl_ln

]]></Node>
<StgValue><ssdm name="tmp2_re_18"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:56 %tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %product_sum_im_2_loc_load, i32 34

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="35">
<![CDATA[
fpga_resource_hint.for.end.1:57 %trunc_ln59_2 = trunc i35 %product_sum_im_2_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln59_2"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
fpga_resource_hint.for.end.1:58 %shl_ln59_2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %trunc_ln59_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln59_2"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:59 %tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %product_sum_im_2_loc_load, i32 31

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="3" op_1_bw="35" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:60 %tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i35.i32, i35 %product_sum_im_2_loc_load, i32 32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.for.end.1:61 %icmp_ln59_6 = icmp_ne  i3 %tmp_8, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln59_6"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.for.end.1:62 %icmp_ln59_7 = icmp_ne  i3 %tmp_8, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln59_7"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:63 %or_ln59_6 = or i1 %tmp_61, i1 %icmp_ln59_7

]]></Node>
<StgValue><ssdm name="or_ln59_6"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:64 %xor_ln59_8 = xor i1 %tmp_60, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_8"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:65 %and_ln59_10 = and i1 %or_ln59_6, i1 %xor_ln59_8

]]></Node>
<StgValue><ssdm name="and_ln59_10"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:66 %xor_ln59_9 = xor i1 %tmp_61, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_9"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:67 %or_ln59_7 = or i1 %icmp_ln59_6, i1 %xor_ln59_9

]]></Node>
<StgValue><ssdm name="or_ln59_7"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:68 %and_ln59_11 = and i1 %or_ln59_7, i1 %tmp_60

]]></Node>
<StgValue><ssdm name="and_ln59_11"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
fpga_resource_hint.for.end.1:69 %select_ln59_6 = select i1 %and_ln59_10, i34 8589934591, i34 8589934592

]]></Node>
<StgValue><ssdm name="select_ln59_6"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:70 %or_ln59_8 = or i1 %and_ln59_10, i1 %and_ln59_11

]]></Node>
<StgValue><ssdm name="or_ln59_8"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
fpga_resource_hint.for.end.1:71 %tmp2_im_5 = select i1 %or_ln59_8, i34 %select_ln59_6, i34 %shl_ln59_2

]]></Node>
<StgValue><ssdm name="tmp2_im_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln482" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="33" op_0_bw="33">
<![CDATA[
fpga_resource_hint.for.end.1:0 %diag_internal_load_1 = load i33 %diag_internal

]]></Node>
<StgValue><ssdm name="diag_internal_load_1"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln482" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="33" op_0_bw="33">
<![CDATA[
fpga_resource_hint.for.end.1:1 %diag_internal_1_load_1 = load i33 %diag_internal_1

]]></Node>
<StgValue><ssdm name="diag_internal_1_load_1"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
fpga_resource_hint.for.end.1:73 %B = select i1 %icmp_ln482, i33 %diag_internal_1_load_1, i33 %diag_internal_load_1

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="67" op_0_bw="34">
<![CDATA[
fpga_resource_hint.for.end.1:75 %sext_ln284 = sext i34 %tmp2_re_18

]]></Node>
<StgValue><ssdm name="sext_ln284"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="67" op_0_bw="33">
<![CDATA[
fpga_resource_hint.for.end.1:76 %sext_ln284_1 = sext i33 %B

]]></Node>
<StgValue><ssdm name="sext_ln284_1"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
fpga_resource_hint.for.end.1:77 %mul_ln284 = mul i67 %sext_ln284, i67 %sext_ln284_1

]]></Node>
<StgValue><ssdm name="mul_ln284"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="67" op_0_bw="34">
<![CDATA[
fpga_resource_hint.for.end.1:117 %sext_ln285 = sext i34 %tmp2_im_5

]]></Node>
<StgValue><ssdm name="sext_ln285"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
fpga_resource_hint.for.end.1:118 %mul_ln285 = mul i67 %sext_ln285, i67 %sext_ln284_1

]]></Node>
<StgValue><ssdm name="mul_ln285"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="271" st_id="11" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
fpga_resource_hint.for.end.1:77 %mul_ln284 = mul i67 %sext_ln284, i67 %sext_ln284_1

]]></Node>
<StgValue><ssdm name="mul_ln284"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
fpga_resource_hint.for.end.1:118 %mul_ln285 = mul i67 %sext_ln285, i67 %sext_ln284_1

]]></Node>
<StgValue><ssdm name="mul_ln285"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="273" st_id="12" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
fpga_resource_hint.for.end.1:77 %mul_ln284 = mul i67 %sext_ln284, i67 %sext_ln284_1

]]></Node>
<StgValue><ssdm name="mul_ln284"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="67" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.end.1:78 %specfucore_ln286 = specfucore void @_ssdm_op_SpecFUCore, i67 %mul_ln284, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln286"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="67" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:79 %tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln284, i32 66

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="15" op_0_bw="67">
<![CDATA[
fpga_resource_hint.for.end.1:82 %trunc_ln284 = trunc i67 %mul_ln284

]]></Node>
<StgValue><ssdm name="trunc_ln284"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="67" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:94 %tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i67.i32, i67 %mul_ln284, i32 51

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="17" op_0_bw="17" op_1_bw="67" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:96 %tmp_11 = partselect i17 @_ssdm_op_PartSelect.i17.i67.i32, i67 %mul_ln284, i32 50

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
fpga_resource_hint.for.end.1:118 %mul_ln285 = mul i67 %sext_ln285, i67 %sext_ln284_1

]]></Node>
<StgValue><ssdm name="mul_ln285"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="67" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.end.1:119 %specfucore_ln287 = specfucore void @_ssdm_op_SpecFUCore, i67 %mul_ln285, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln287"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="67" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:120 %tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln285, i32 66

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="15" op_0_bw="67">
<![CDATA[
fpga_resource_hint.for.end.1:123 %trunc_ln285 = trunc i67 %mul_ln285

]]></Node>
<StgValue><ssdm name="trunc_ln285"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="67" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:135 %tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i67.i32, i67 %mul_ln285, i32 51

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="17" op_0_bw="17" op_1_bw="67" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:137 %tmp_14 = partselect i17 @_ssdm_op_PartSelect.i17.i67.i32, i67 %mul_ln285, i32 50

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="285" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.end.1:83 %icmp_ln284 = icmp_ne  i15 %trunc_ln284, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln284"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:95 %icmp_ln284_1 = icmp_eq  i16 %tmp_10, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln284_1"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.end.1:97 %icmp_ln284_2 = icmp_eq  i17 %tmp_11, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln284_2"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.end.1:98 %icmp_ln284_3 = icmp_eq  i17 %tmp_11, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln284_3"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="34" op_0_bw="34" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:121 %trunc_ln8 = partselect i34 @_ssdm_op_PartSelect.i34.i67.i32.i32, i67 %mul_ln285, i32 16, i32 49

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="67" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:122 %tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln285, i32 15

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.end.1:124 %icmp_ln285 = icmp_ne  i15 %trunc_ln285, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln285"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="67" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:126 %tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln285, i32 16

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:127 %or_ln285 = or i1 %tmp_71, i1 %icmp_ln285

]]></Node>
<StgValue><ssdm name="or_ln285"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:128 %and_ln285 = and i1 %or_ln285, i1 %tmp_69

]]></Node>
<StgValue><ssdm name="and_ln285"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="34" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:129 %zext_ln285 = zext i1 %and_ln285

]]></Node>
<StgValue><ssdm name="zext_ln285"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
fpga_resource_hint.for.end.1:130 %imag_temp = add i34 %trunc_ln8, i34 %zext_ln285

]]></Node>
<StgValue><ssdm name="imag_temp"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:131 %tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %imag_temp, i32 33

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:136 %icmp_ln285_1 = icmp_eq  i16 %tmp_12, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln285_1"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.end.1:138 %icmp_ln285_2 = icmp_eq  i17 %tmp_14, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln285_2"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.end.1:139 %icmp_ln285_3 = icmp_eq  i17 %tmp_14, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln285_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="301" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="34" op_0_bw="34" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:80 %trunc_ln7 = partselect i34 @_ssdm_op_PartSelect.i34.i67.i32.i32, i67 %mul_ln284, i32 16, i32 49

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="67" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:81 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln284, i32 15

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="67" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:84 %tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln284, i32 49

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="67" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:85 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln284, i32 16

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:86 %or_ln284 = or i1 %tmp_65, i1 %icmp_ln284

]]></Node>
<StgValue><ssdm name="or_ln284"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:87 %and_ln284 = and i1 %or_ln284, i1 %tmp_63

]]></Node>
<StgValue><ssdm name="and_ln284"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="34" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:88 %zext_ln284 = zext i1 %and_ln284

]]></Node>
<StgValue><ssdm name="zext_ln284"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
fpga_resource_hint.for.end.1:89 %real_temp = add i34 %trunc_ln7, i34 %zext_ln284

]]></Node>
<StgValue><ssdm name="real_temp"/></StgValue>
</operation>

<operation id="309" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:90 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %real_temp, i32 33

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="310" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:91 %xor_ln284 = xor i1 %tmp_66, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln284"/></StgValue>
</operation>

<operation id="311" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:92 %and_ln284_1 = and i1 %tmp_64, i1 %xor_ln284

]]></Node>
<StgValue><ssdm name="and_ln284_1"/></StgValue>
</operation>

<operation id="312" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="67" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:93 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln284, i32 50

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="313" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:99 %select_ln284 = select i1 %and_ln284_1, i1 %icmp_ln284_2, i1 %icmp_ln284_3

]]></Node>
<StgValue><ssdm name="select_ln284"/></StgValue>
</operation>

<operation id="314" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:100 %xor_ln284_1 = xor i1 %tmp_67, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln284_1"/></StgValue>
</operation>

<operation id="315" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:101 %and_ln284_2 = and i1 %icmp_ln284_1, i1 %xor_ln284_1

]]></Node>
<StgValue><ssdm name="and_ln284_2"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:102 %select_ln284_1 = select i1 %and_ln284_1, i1 %and_ln284_2, i1 %icmp_ln284_2

]]></Node>
<StgValue><ssdm name="select_ln284_1"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:104 %xor_ln284_2 = xor i1 %select_ln284, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln284_2"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:105 %or_ln284_1 = or i1 %tmp_66, i1 %xor_ln284_2

]]></Node>
<StgValue><ssdm name="or_ln284_1"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:106 %xor_ln284_3 = xor i1 %tmp_62, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln284_3"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:107 %and_ln284_4 = and i1 %or_ln284_1, i1 %xor_ln284_3

]]></Node>
<StgValue><ssdm name="and_ln284_4"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:108 %and_ln284_5 = and i1 %tmp_66, i1 %select_ln284_1

]]></Node>
<StgValue><ssdm name="and_ln284_5"/></StgValue>
</operation>

<operation id="322" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="67" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:125 %tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln285, i32 49

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:132 %xor_ln285 = xor i1 %tmp_72, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln285"/></StgValue>
</operation>

<operation id="324" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:133 %and_ln285_1 = and i1 %tmp_70, i1 %xor_ln285

]]></Node>
<StgValue><ssdm name="and_ln285_1"/></StgValue>
</operation>

<operation id="325" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="67" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:134 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln285, i32 50

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:140 %select_ln285 = select i1 %and_ln285_1, i1 %icmp_ln285_2, i1 %icmp_ln285_3

]]></Node>
<StgValue><ssdm name="select_ln285"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:141 %xor_ln285_1 = xor i1 %tmp_73, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln285_1"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:142 %and_ln285_2 = and i1 %icmp_ln285_1, i1 %xor_ln285_1

]]></Node>
<StgValue><ssdm name="and_ln285_2"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:143 %select_ln285_1 = select i1 %and_ln285_1, i1 %and_ln285_2, i1 %icmp_ln285_2

]]></Node>
<StgValue><ssdm name="select_ln285_1"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:144 %and_ln285_3 = and i1 %and_ln285_1, i1 %icmp_ln285_2

]]></Node>
<StgValue><ssdm name="and_ln285_3"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:145 %xor_ln285_2 = xor i1 %select_ln285, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln285_2"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:146 %or_ln285_1 = or i1 %tmp_72, i1 %xor_ln285_2

]]></Node>
<StgValue><ssdm name="or_ln285_1"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:147 %xor_ln285_3 = xor i1 %tmp_68, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln285_3"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:148 %and_ln285_4 = and i1 %or_ln285_1, i1 %xor_ln285_3

]]></Node>
<StgValue><ssdm name="and_ln285_4"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:149 %and_ln285_5 = and i1 %tmp_72, i1 %select_ln285_1

]]></Node>
<StgValue><ssdm name="and_ln285_5"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:150 %or_ln285_3 = or i1 %and_ln285_3, i1 %and_ln285_5

]]></Node>
<StgValue><ssdm name="or_ln285_3"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:151 %xor_ln285_4 = xor i1 %or_ln285_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln285_4"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:152 %and_ln285_6 = and i1 %tmp_68, i1 %xor_ln285_4

]]></Node>
<StgValue><ssdm name="and_ln285_6"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:154 %or_ln285_2 = or i1 %and_ln285_4, i1 %and_ln285_6

]]></Node>
<StgValue><ssdm name="or_ln285_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="340" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:103 %and_ln284_3 = and i1 %and_ln284_1, i1 %icmp_ln284_2

]]></Node>
<StgValue><ssdm name="and_ln284_3"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:109 %or_ln284_3 = or i1 %and_ln284_3, i1 %and_ln284_5

]]></Node>
<StgValue><ssdm name="or_ln284_3"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:110 %xor_ln284_4 = xor i1 %or_ln284_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln284_4"/></StgValue>
</operation>

<operation id="343" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:111 %and_ln284_6 = and i1 %tmp_62, i1 %xor_ln284_4

]]></Node>
<StgValue><ssdm name="and_ln284_6"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:113 %or_ln284_2 = or i1 %and_ln284_4, i1 %and_ln284_6

]]></Node>
<StgValue><ssdm name="or_ln284_2"/></StgValue>
</operation>

<operation id="345" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln285_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
fpga_resource_hint.for.end.1:153 %select_ln285_2 = select i1 %and_ln285_4, i34 8589934591, i34 8589934592

]]></Node>
<StgValue><ssdm name="select_ln285_2"/></StgValue>
</operation>

<operation id="346" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
fpga_resource_hint.for.end.1:155 %imag_temp_2 = select i1 %or_ln285_2, i34 %select_ln285_2, i34 %imag_temp

]]></Node>
<StgValue><ssdm name="imag_temp_2"/></StgValue>
</operation>

<operation id="347" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:185 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %imag_temp_2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="348" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:186 %trunc_ln59_4 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %imag_temp_2, i32 17, i32 32

]]></Node>
<StgValue><ssdm name="trunc_ln59_4"/></StgValue>
</operation>

<operation id="349" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:187 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %imag_temp_2, i32 16

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="350" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="34">
<![CDATA[
fpga_resource_hint.for.end.1:188 %trunc_ln59_7 = trunc i34 %imag_temp_2

]]></Node>
<StgValue><ssdm name="trunc_ln59_7"/></StgValue>
</operation>

<operation id="351" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:189 %icmp_ln59_9 = icmp_ne  i16 %trunc_ln59_7, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln59_9"/></StgValue>
</operation>

<operation id="352" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:190 %tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %imag_temp_2, i32 32

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="353" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:191 %tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %imag_temp_2, i32 17

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="354" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:192 %or_ln59_13 = or i1 %tmp_82, i1 %icmp_ln59_9

]]></Node>
<StgValue><ssdm name="or_ln59_13"/></StgValue>
</operation>

<operation id="355" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:193 %and_ln59_18 = and i1 %or_ln59_13, i1 %tmp_80

]]></Node>
<StgValue><ssdm name="and_ln59_18"/></StgValue>
</operation>

<operation id="356" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:194 %zext_ln59_2 = zext i1 %and_ln59_18

]]></Node>
<StgValue><ssdm name="zext_ln59_2"/></StgValue>
</operation>

<operation id="357" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:195 %add_ln59_2 = add i16 %trunc_ln59_4, i16 %zext_ln59_2

]]></Node>
<StgValue><ssdm name="add_ln59_2"/></StgValue>
</operation>

<operation id="358" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:196 %tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln59_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="359" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln284_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
fpga_resource_hint.for.end.1:112 %select_ln284_2 = select i1 %and_ln284_4, i34 8589934591, i34 8589934592

]]></Node>
<StgValue><ssdm name="select_ln284_2"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
fpga_resource_hint.for.end.1:114 %real_temp_2 = select i1 %or_ln284_2, i34 %select_ln284_2, i34 %real_temp

]]></Node>
<StgValue><ssdm name="real_temp_2"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:157 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %real_temp_2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="362" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:158 %trunc_ln59_3 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %real_temp_2, i32 17, i32 32

]]></Node>
<StgValue><ssdm name="trunc_ln59_3"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:159 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %real_temp_2, i32 16

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="34">
<![CDATA[
fpga_resource_hint.for.end.1:160 %trunc_ln59_6 = trunc i34 %real_temp_2

]]></Node>
<StgValue><ssdm name="trunc_ln59_6"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:161 %icmp_ln59_8 = icmp_ne  i16 %trunc_ln59_6, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln59_8"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:162 %tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %real_temp_2, i32 32

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:163 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %real_temp_2, i32 17

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:164 %or_ln59_9 = or i1 %tmp_77, i1 %icmp_ln59_8

]]></Node>
<StgValue><ssdm name="or_ln59_9"/></StgValue>
</operation>

<operation id="369" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:165 %and_ln59_12 = and i1 %or_ln59_9, i1 %tmp_75

]]></Node>
<StgValue><ssdm name="and_ln59_12"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:166 %zext_ln59_1 = zext i1 %and_ln59_12

]]></Node>
<StgValue><ssdm name="zext_ln59_1"/></StgValue>
</operation>

<operation id="371" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:167 %add_ln59_1 = add i16 %trunc_ln59_3, i16 %zext_ln59_1

]]></Node>
<StgValue><ssdm name="add_ln59_1"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:168 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln59_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:197 %xor_ln59_15 = xor i1 %tmp_83, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_15"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:198 %and_ln59_19 = and i1 %tmp_81, i1 %xor_ln59_15

]]></Node>
<StgValue><ssdm name="and_ln59_19"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:199 %xor_ln59_16 = xor i1 %tmp_79, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_16"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:200 %select_ln59_12 = select i1 %and_ln59_19, i1 %tmp_79, i1 %xor_ln59_16

]]></Node>
<StgValue><ssdm name="select_ln59_12"/></StgValue>
</operation>

<operation id="377" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:201 %select_ln59_13 = select i1 %and_ln59_19, i1 %xor_ln59_16, i1 %tmp_79

]]></Node>
<StgValue><ssdm name="select_ln59_13"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:202 %xor_ln59_17 = xor i1 %tmp_81, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_17"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:203 %or_ln59_14 = or i1 %tmp_83, i1 %xor_ln59_17

]]></Node>
<StgValue><ssdm name="or_ln59_14"/></StgValue>
</operation>

<operation id="380" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:204 %xor_ln59_18 = xor i1 %select_ln59_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_18"/></StgValue>
</operation>

<operation id="381" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:205 %or_ln59_15 = or i1 %tmp_83, i1 %xor_ln59_18

]]></Node>
<StgValue><ssdm name="or_ln59_15"/></StgValue>
</operation>

<operation id="382" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:206 %and_ln59_21 = and i1 %or_ln59_15, i1 %xor_ln59_16

]]></Node>
<StgValue><ssdm name="and_ln59_21"/></StgValue>
</operation>

<operation id="383" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:207 %and_ln59_22 = and i1 %tmp_83, i1 %select_ln59_13

]]></Node>
<StgValue><ssdm name="and_ln59_22"/></StgValue>
</operation>

<operation id="384" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:208 %xor_ln59_23 = xor i1 %and_ln59_22, i1 %or_ln59_14

]]></Node>
<StgValue><ssdm name="xor_ln59_23"/></StgValue>
</operation>

<operation id="385" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:209 %and_ln59_23 = and i1 %xor_ln59_23, i1 %tmp_79

]]></Node>
<StgValue><ssdm name="and_ln59_23"/></StgValue>
</operation>

<operation id="386" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:210 %select_ln59_14 = select i1 %and_ln59_21, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln59_14"/></StgValue>
</operation>

<operation id="387" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:211 %or_ln59_16 = or i1 %and_ln59_21, i1 %and_ln59_23

]]></Node>
<StgValue><ssdm name="or_ln59_16"/></StgValue>
</operation>

<operation id="388" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:212 %tmp2_im_6 = select i1 %or_ln59_16, i16 %select_ln59_14, i16 %add_ln59_2

]]></Node>
<StgValue><ssdm name="tmp2_im_6"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="389" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:169 %xor_ln59_10 = xor i1 %tmp_78, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_10"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:170 %and_ln59_13 = and i1 %tmp_76, i1 %xor_ln59_10

]]></Node>
<StgValue><ssdm name="and_ln59_13"/></StgValue>
</operation>

<operation id="391" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:171 %xor_ln59_11 = xor i1 %tmp_74, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_11"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:172 %select_ln59_8 = select i1 %and_ln59_13, i1 %tmp_74, i1 %xor_ln59_11

]]></Node>
<StgValue><ssdm name="select_ln59_8"/></StgValue>
</operation>

<operation id="393" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:173 %select_ln59_9 = select i1 %and_ln59_13, i1 %xor_ln59_11, i1 %tmp_74

]]></Node>
<StgValue><ssdm name="select_ln59_9"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:174 %xor_ln59_12 = xor i1 %tmp_76, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_12"/></StgValue>
</operation>

<operation id="395" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:175 %or_ln59_10 = or i1 %tmp_78, i1 %xor_ln59_12

]]></Node>
<StgValue><ssdm name="or_ln59_10"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:176 %xor_ln59_13 = xor i1 %select_ln59_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_13"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:177 %or_ln59_11 = or i1 %tmp_78, i1 %xor_ln59_13

]]></Node>
<StgValue><ssdm name="or_ln59_11"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:178 %and_ln59_15 = and i1 %or_ln59_11, i1 %xor_ln59_11

]]></Node>
<StgValue><ssdm name="and_ln59_15"/></StgValue>
</operation>

<operation id="399" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:179 %and_ln59_16 = and i1 %tmp_78, i1 %select_ln59_9

]]></Node>
<StgValue><ssdm name="and_ln59_16"/></StgValue>
</operation>

<operation id="400" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:180 %xor_ln59_22 = xor i1 %and_ln59_16, i1 %or_ln59_10

]]></Node>
<StgValue><ssdm name="xor_ln59_22"/></StgValue>
</operation>

<operation id="401" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:181 %and_ln59_17 = and i1 %xor_ln59_22, i1 %tmp_74

]]></Node>
<StgValue><ssdm name="and_ln59_17"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:182 %select_ln59_10 = select i1 %and_ln59_15, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln59_10"/></StgValue>
</operation>

<operation id="403" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:183 %or_ln59_12 = or i1 %and_ln59_15, i1 %and_ln59_17

]]></Node>
<StgValue><ssdm name="or_ln59_12"/></StgValue>
</operation>

<operation id="404" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:184 %tmp2_re_19 = select i1 %or_ln59_12, i16 %select_ln59_10, i16 %add_ln59_1

]]></Node>
<StgValue><ssdm name="tmp2_re_19"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:213 %sext_ln345 = sext i16 %tmp2_im_6

]]></Node>
<StgValue><ssdm name="sext_ln345"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.end.1:214 %sub_ln345_1 = sub i17 0, i17 %sext_ln345

]]></Node>
<StgValue><ssdm name="sub_ln345_1"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="17">
<![CDATA[
fpga_resource_hint.for.end.1:215 %trunc_ln345 = trunc i17 %sub_ln345_1

]]></Node>
<StgValue><ssdm name="trunc_ln345"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:216 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln345_1, i32 16

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:217 %tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln345_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:218 %xor_ln345 = xor i1 %tmp_84, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln345"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:219 %and_ln345 = and i1 %tmp_85, i1 %xor_ln345

]]></Node>
<StgValue><ssdm name="and_ln345"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:220 %xor_ln345_1 = xor i1 %tmp_84, i1 %tmp_85

]]></Node>
<StgValue><ssdm name="xor_ln345_1"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:221 %select_ln345 = select i1 %and_ln345, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln345"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:222 %tmp_im_7 = select i1 %xor_ln345_1, i16 %select_ln345, i16 %trunc_ln345

]]></Node>
<StgValue><ssdm name="tmp_im_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="415" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:223 %sext_ln99 = sext i16 %tmp2_re_19

]]></Node>
<StgValue><ssdm name="sext_ln99"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:224 %mul_ln99 = mul i32 %sext_ln99, i32 %sext_ln99

]]></Node>
<StgValue><ssdm name="mul_ln99"/></StgValue>
</operation>

<operation id="417" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:253 %sext_ln100 = sext i16 %tmp_im_7

]]></Node>
<StgValue><ssdm name="sext_ln100"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:254 %sext_ln100_1 = sext i16 %tmp2_im_6

]]></Node>
<StgValue><ssdm name="sext_ln100_1"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:255 %mul_ln100 = mul i32 %sext_ln100, i32 %sext_ln100_1

]]></Node>
<StgValue><ssdm name="mul_ln100"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="420" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:224 %mul_ln99 = mul i32 %sext_ln99, i32 %sext_ln99

]]></Node>
<StgValue><ssdm name="mul_ln99"/></StgValue>
</operation>

<operation id="421" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:225 %tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln99, i32 31

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="422" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="14" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:228 %trunc_ln99 = trunc i32 %mul_ln99

]]></Node>
<StgValue><ssdm name="trunc_ln99"/></StgValue>
</operation>

<operation id="423" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.end.1:229 %icmp_ln99 = icmp_ne  i14 %trunc_ln99, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="424" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:230 %tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln99, i32 30

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="425" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:255 %mul_ln100 = mul i32 %sext_ln100, i32 %sext_ln100_1

]]></Node>
<StgValue><ssdm name="mul_ln100"/></StgValue>
</operation>

<operation id="426" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:256 %tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln100, i32 31

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="427" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="14" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:259 %trunc_ln100 = trunc i32 %mul_ln100

]]></Node>
<StgValue><ssdm name="trunc_ln100"/></StgValue>
</operation>

<operation id="428" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.end.1:260 %icmp_ln100 = icmp_ne  i14 %trunc_ln100, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="429" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:261 %tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln100, i32 30

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="430" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:226 %tmp1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln99, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="431" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:227 %tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln99, i32 14

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="432" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:231 %tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln99, i32 15

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="433" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:232 %or_ln99 = or i1 %tmp_89, i1 %icmp_ln99

]]></Node>
<StgValue><ssdm name="or_ln99"/></StgValue>
</operation>

<operation id="434" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:233 %and_ln99 = and i1 %or_ln99, i1 %tmp_87

]]></Node>
<StgValue><ssdm name="and_ln99"/></StgValue>
</operation>

<operation id="435" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:234 %zext_ln99 = zext i1 %and_ln99

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="436" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:235 %tmp1_1 = add i16 %tmp1, i16 %zext_ln99

]]></Node>
<StgValue><ssdm name="tmp1_1"/></StgValue>
</operation>

<operation id="437" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:236 %tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp1_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="438" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:237 %xor_ln99 = xor i1 %tmp_90, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln99"/></StgValue>
</operation>

<operation id="439" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:238 %and_ln99_1 = and i1 %tmp_88, i1 %xor_ln99

]]></Node>
<StgValue><ssdm name="and_ln99_1"/></StgValue>
</operation>

<operation id="440" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:239 %xor_ln99_1 = xor i1 %tmp_86, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln99_1"/></StgValue>
</operation>

<operation id="441" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:240 %select_ln99 = select i1 %and_ln99_1, i1 %tmp_86, i1 %xor_ln99_1

]]></Node>
<StgValue><ssdm name="select_ln99"/></StgValue>
</operation>

<operation id="442" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:241 %select_ln99_1 = select i1 %and_ln99_1, i1 %xor_ln99_1, i1 %tmp_86

]]></Node>
<StgValue><ssdm name="select_ln99_1"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:242 %xor_ln99_2 = xor i1 %tmp_88, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln99_2"/></StgValue>
</operation>

<operation id="444" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:243 %or_ln99_1 = or i1 %tmp_90, i1 %xor_ln99_2

]]></Node>
<StgValue><ssdm name="or_ln99_1"/></StgValue>
</operation>

<operation id="445" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:244 %xor_ln99_3 = xor i1 %select_ln99, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln99_3"/></StgValue>
</operation>

<operation id="446" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:245 %or_ln99_2 = or i1 %tmp_90, i1 %xor_ln99_3

]]></Node>
<StgValue><ssdm name="or_ln99_2"/></StgValue>
</operation>

<operation id="447" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:246 %and_ln99_2 = and i1 %or_ln99_2, i1 %xor_ln99_1

]]></Node>
<StgValue><ssdm name="and_ln99_2"/></StgValue>
</operation>

<operation id="448" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:247 %and_ln99_3 = and i1 %tmp_90, i1 %select_ln99_1

]]></Node>
<StgValue><ssdm name="and_ln99_3"/></StgValue>
</operation>

<operation id="449" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:248 %xor_ln99_4 = xor i1 %and_ln99_3, i1 %or_ln99_1

]]></Node>
<StgValue><ssdm name="xor_ln99_4"/></StgValue>
</operation>

<operation id="450" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:257 %tmp2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln100, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="451" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:258 %tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln100, i32 14

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="452" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:262 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln100, i32 15

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="453" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:263 %or_ln100 = or i1 %tmp_94, i1 %icmp_ln100

]]></Node>
<StgValue><ssdm name="or_ln100"/></StgValue>
</operation>

<operation id="454" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:264 %and_ln100 = and i1 %or_ln100, i1 %tmp_92

]]></Node>
<StgValue><ssdm name="and_ln100"/></StgValue>
</operation>

<operation id="455" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:265 %zext_ln100 = zext i1 %and_ln100

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="456" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:266 %tmp2_3 = add i16 %tmp2, i16 %zext_ln100

]]></Node>
<StgValue><ssdm name="tmp2_3"/></StgValue>
</operation>

<operation id="457" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:267 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp2_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="458" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:268 %xor_ln100 = xor i1 %tmp_95, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln100"/></StgValue>
</operation>

<operation id="459" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:269 %and_ln100_1 = and i1 %tmp_93, i1 %xor_ln100

]]></Node>
<StgValue><ssdm name="and_ln100_1"/></StgValue>
</operation>

<operation id="460" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:270 %xor_ln100_1 = xor i1 %tmp_91, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln100_1"/></StgValue>
</operation>

<operation id="461" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:271 %select_ln100 = select i1 %and_ln100_1, i1 %tmp_91, i1 %xor_ln100_1

]]></Node>
<StgValue><ssdm name="select_ln100"/></StgValue>
</operation>

<operation id="462" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:272 %select_ln100_1 = select i1 %and_ln100_1, i1 %xor_ln100_1, i1 %tmp_91

]]></Node>
<StgValue><ssdm name="select_ln100_1"/></StgValue>
</operation>

<operation id="463" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:273 %xor_ln100_2 = xor i1 %tmp_93, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln100_2"/></StgValue>
</operation>

<operation id="464" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:274 %or_ln100_1 = or i1 %tmp_95, i1 %xor_ln100_2

]]></Node>
<StgValue><ssdm name="or_ln100_1"/></StgValue>
</operation>

<operation id="465" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:275 %xor_ln100_3 = xor i1 %select_ln100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln100_3"/></StgValue>
</operation>

<operation id="466" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:276 %or_ln100_2 = or i1 %tmp_95, i1 %xor_ln100_3

]]></Node>
<StgValue><ssdm name="or_ln100_2"/></StgValue>
</operation>

<operation id="467" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:277 %and_ln100_2 = and i1 %or_ln100_2, i1 %xor_ln100_1

]]></Node>
<StgValue><ssdm name="and_ln100_2"/></StgValue>
</operation>

<operation id="468" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:278 %and_ln100_3 = and i1 %tmp_95, i1 %select_ln100_1

]]></Node>
<StgValue><ssdm name="and_ln100_3"/></StgValue>
</operation>

<operation id="469" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:279 %xor_ln100_4 = xor i1 %and_ln100_3, i1 %or_ln100_1

]]></Node>
<StgValue><ssdm name="xor_ln100_4"/></StgValue>
</operation>

<operation id="470" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:280 %and_ln100_4 = and i1 %xor_ln100_4, i1 %tmp_91

]]></Node>
<StgValue><ssdm name="and_ln100_4"/></StgValue>
</operation>

<operation id="471" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:281 %select_ln100_2 = select i1 %and_ln100_2, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln100_2"/></StgValue>
</operation>

<operation id="472" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:282 %or_ln100_3 = or i1 %and_ln100_2, i1 %and_ln100_4

]]></Node>
<StgValue><ssdm name="or_ln100_3"/></StgValue>
</operation>

<operation id="473" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:283 %tmp2_4 = select i1 %or_ln100_3, i16 %select_ln100_2, i16 %tmp2_3

]]></Node>
<StgValue><ssdm name="tmp2_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="474" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:249 %and_ln99_4 = and i1 %xor_ln99_4, i1 %tmp_86

]]></Node>
<StgValue><ssdm name="and_ln99_4"/></StgValue>
</operation>

<operation id="475" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:250 %select_ln99_2 = select i1 %and_ln99_2, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln99_2"/></StgValue>
</operation>

<operation id="476" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:251 %or_ln99_3 = or i1 %and_ln99_2, i1 %and_ln99_4

]]></Node>
<StgValue><ssdm name="or_ln99_3"/></StgValue>
</operation>

<operation id="477" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:252 %tmp1_2 = select i1 %or_ln99_3, i16 %select_ln99_2, i16 %tmp1_1

]]></Node>
<StgValue><ssdm name="tmp1_2"/></StgValue>
</operation>

<operation id="478" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:284 %sext_ln103 = sext i16 %tmp1_2

]]></Node>
<StgValue><ssdm name="sext_ln103"/></StgValue>
</operation>

<operation id="479" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:285 %sext_ln103_1 = sext i16 %tmp2_4

]]></Node>
<StgValue><ssdm name="sext_ln103_1"/></StgValue>
</operation>

<operation id="480" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.end.1:286 %sub_ln103 = sub i17 %sext_ln103, i17 %sext_ln103_1

]]></Node>
<StgValue><ssdm name="sub_ln103"/></StgValue>
</operation>

<operation id="481" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:287 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln103, i32 16

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="482" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:288 %tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln103, i32 15

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="483" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:289 %xor_ln103 = xor i1 %tmp_96, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln103"/></StgValue>
</operation>

<operation id="484" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:290 %and_ln103 = and i1 %tmp_97, i1 %xor_ln103

]]></Node>
<StgValue><ssdm name="and_ln103"/></StgValue>
</operation>

<operation id="485" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:291 %xor_ln103_1 = xor i1 %tmp_96, i1 %tmp_97

]]></Node>
<StgValue><ssdm name="xor_ln103_1"/></StgValue>
</operation>

<operation id="486" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="36" op_0_bw="35">
<![CDATA[
fpga_resource_hint.for.end.1:292 %sext_ln189 = sext i35 %square_sum_re_1

]]></Node>
<StgValue><ssdm name="sext_ln189"/></StgValue>
</operation>

<operation id="487" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:293 %select_ln103 = select i1 %and_ln103, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln103"/></StgValue>
</operation>

<operation id="488" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="17">
<![CDATA[
fpga_resource_hint.for.end.1:294 %trunc_ln189 = trunc i17 %sub_ln103

]]></Node>
<StgValue><ssdm name="trunc_ln189"/></StgValue>
</operation>

<operation id="489" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.end.1:295 %select_ln103_1 = select i1 %xor_ln103_1, i16 %select_ln103, i16 %trunc_ln189

]]></Node>
<StgValue><ssdm name="select_ln103_1"/></StgValue>
</operation>

<operation id="490" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
fpga_resource_hint.for.end.1:296 %shl_ln1 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %select_ln103_1, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="491" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="36" op_0_bw="31">
<![CDATA[
fpga_resource_hint.for.end.1:297 %sext_ln189_1 = sext i31 %shl_ln1

]]></Node>
<StgValue><ssdm name="sext_ln189_1"/></StgValue>
</operation>

<operation id="492" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
fpga_resource_hint.for.end.1:298 %add_ln189 = add i36 %sext_ln189_1, i36 %sext_ln189

]]></Node>
<StgValue><ssdm name="add_ln189"/></StgValue>
</operation>

<operation id="493" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:299 %tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln189, i32 35

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="494" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:301 %tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln189, i32 34

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="495" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.end.1:18 %zext_ln494 = zext i3 %add_ln494

]]></Node>
<StgValue><ssdm name="zext_ln494"/></StgValue>
</operation>

<operation id="496" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.end.1:19 %this_re_2 = getelementptr i16 %L_re, i64 0, i64 %zext_ln494

]]></Node>
<StgValue><ssdm name="this_re_2"/></StgValue>
</operation>

<operation id="497" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.end.1:21 %this_im_2 = getelementptr i16 %L_im, i64 0, i64 %zext_ln494

]]></Node>
<StgValue><ssdm name="this_im_2"/></StgValue>
</operation>

<operation id="498" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.end.1:23 %specpipeline_ln460 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln460"/></StgValue>
</operation>

<operation id="499" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.for.end.1:24 %speclooptripcount_ln459 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2, i64 1

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln459"/></StgValue>
</operation>

<operation id="500" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.end.1:25 %specloopname_ln458 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln458"/></StgValue>
</operation>

<operation id="501" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.end.1:74 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="502" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:115 %rend15 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend15"/></StgValue>
</operation>

<operation id="503" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.end.1:116 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="504" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.end.1:156 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="505" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="35" op_0_bw="36">
<![CDATA[
fpga_resource_hint.for.end.1:300 %tmp2_re_15 = trunc i36 %add_ln189

]]></Node>
<StgValue><ssdm name="tmp2_re_15"/></StgValue>
</operation>

<operation id="506" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:302 %xor_ln189 = xor i1 %tmp_98, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln189"/></StgValue>
</operation>

<operation id="507" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:303 %and_ln189 = and i1 %tmp_99, i1 %xor_ln189

]]></Node>
<StgValue><ssdm name="and_ln189"/></StgValue>
</operation>

<operation id="508" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.end.1:304 %xor_ln189_1 = xor i1 %tmp_98, i1 %tmp_99

]]></Node>
<StgValue><ssdm name="xor_ln189_1"/></StgValue>
</operation>

<operation id="509" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
fpga_resource_hint.for.end.1:305 %select_ln189 = select i1 %and_ln189, i35 17179869183, i35 17179869184

]]></Node>
<StgValue><ssdm name="select_ln189"/></StgValue>
</operation>

<operation id="510" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
fpga_resource_hint.for.end.1:306 %tmp2_re_20 = select i1 %xor_ln189_1, i35 %select_ln189, i35 %tmp2_re_15

]]></Node>
<StgValue><ssdm name="tmp2_re_20"/></StgValue>
</operation>

<operation id="511" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.end.1:309 %switch_ln84 = switch i2 %trunc_ln83, void %arrayidx40.1.case.2, i2 1, void %arrayidx40.1.case.0, i2 2, void %sum_loop.split.arrayidx40.1.exit_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln84"/></StgValue>
</operation>

<operation id="512" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
sum_loop.split.arrayidx40.1.exit_crit_edge:0 %store_ln430 = store i16 %tmp2_im_6, i16 %L_internal_im_1

]]></Node>
<StgValue><ssdm name="store_ln430"/></StgValue>
</operation>

<operation id="513" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
sum_loop.split.arrayidx40.1.exit_crit_edge:1 %store_ln430 = store i16 %tmp2_re_19, i16 %L_internal_re_1

]]></Node>
<StgValue><ssdm name="store_ln430"/></StgValue>
</operation>

<operation id="514" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
sum_loop.split.arrayidx40.1.exit_crit_edge:2 %br_ln84 = br void %arrayidx40.1.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="515" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx40.1.case.0:0 %store_ln430 = store i16 %tmp2_im_6, i16 %L_internal_im

]]></Node>
<StgValue><ssdm name="store_ln430"/></StgValue>
</operation>

<operation id="516" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx40.1.case.0:1 %store_ln430 = store i16 %tmp2_re_19, i16 %L_internal_re

]]></Node>
<StgValue><ssdm name="store_ln430"/></StgValue>
</operation>

<operation id="517" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
arrayidx40.1.case.0:2 %br_ln84 = br void %arrayidx40.1.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="518" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="!1"/>
<literal name="trunc_ln83" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx40.1.case.2:0 %store_ln430 = store i16 %tmp2_im_6, i16 %L_internal_im_2

]]></Node>
<StgValue><ssdm name="store_ln430"/></StgValue>
</operation>

<operation id="519" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="!1"/>
<literal name="trunc_ln83" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx40.1.case.2:1 %store_ln430 = store i16 %tmp2_re_19, i16 %L_internal_re_2

]]></Node>
<StgValue><ssdm name="store_ln430"/></StgValue>
</operation>

<operation id="520" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="!1"/>
<literal name="trunc_ln83" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
arrayidx40.1.case.2:2 %br_ln84 = br void %arrayidx40.1.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="521" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayidx40.1.exit:0 %store_ln84 = store i16 %tmp2_re_19, i4 %this_re

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="522" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayidx40.1.exit:1 %store_ln84 = store i16 %tmp_im_7, i4 %this_im

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="523" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayidx40.1.exit:2 %store_ln77 = store i16 0, i4 %this_re_2

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="524" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayidx40.1.exit:3 %store_ln77 = store i16 0, i4 %this_im_2

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="525" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
arrayidx40.1.exit:4 %br_ln458 = br void %sum_loop

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="526" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="4">
<![CDATA[
for.end56.loopexit_ifconv:3 %z_re_load = load i4 %rhs_re

]]></Node>
<StgValue><ssdm name="z_re_load"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="527" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
for.end56.loopexit_ifconv:4 %tmp2_re = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %z_re_load, i15 0

]]></Node>
<StgValue><ssdm name="tmp2_re"/></StgValue>
</operation>

<operation id="528" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="36" op_0_bw="31">
<![CDATA[
for.end56.loopexit_ifconv:5 %sext_ln223 = sext i31 %tmp2_re

]]></Node>
<StgValue><ssdm name="sext_ln223"/></StgValue>
</operation>

<operation id="529" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="36" op_0_bw="35">
<![CDATA[
for.end56.loopexit_ifconv:6 %sext_ln223_1 = sext i35 %square_sum_re_1

]]></Node>
<StgValue><ssdm name="sext_ln223_1"/></StgValue>
</operation>

<operation id="530" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
for.end56.loopexit_ifconv:7 %sub_ln223 = sub i36 %sext_ln223, i36 %sext_ln223_1

]]></Node>
<StgValue><ssdm name="sub_ln223"/></StgValue>
</operation>

<operation id="531" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:8 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %sub_ln223, i32 35

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="532" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="35" op_0_bw="36">
<![CDATA[
for.end56.loopexit_ifconv:9 %tmp2_re_6 = trunc i36 %sub_ln223

]]></Node>
<StgValue><ssdm name="tmp2_re_6"/></StgValue>
</operation>

<operation id="533" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:10 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %sub_ln223, i32 34

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="534" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:11 %xor_ln223 = xor i1 %tmp_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223"/></StgValue>
</operation>

<operation id="535" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:12 %and_ln223 = and i1 %tmp_16, i1 %xor_ln223

]]></Node>
<StgValue><ssdm name="and_ln223"/></StgValue>
</operation>

<operation id="536" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:13 %xor_ln223_1 = xor i1 %tmp_15, i1 %tmp_16

]]></Node>
<StgValue><ssdm name="xor_ln223_1"/></StgValue>
</operation>

<operation id="537" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
for.end56.loopexit_ifconv:14 %select_ln223 = select i1 %and_ln223, i35 17179869183, i35 17179869184

]]></Node>
<StgValue><ssdm name="select_ln223"/></StgValue>
</operation>

<operation id="538" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
for.end56.loopexit_ifconv:15 %tmp2_re_21 = select i1 %xor_ln223_1, i35 %select_ln223, i35 %tmp2_re_6

]]></Node>
<StgValue><ssdm name="tmp2_re_21"/></StgValue>
</operation>

<operation id="539" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:16 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %tmp2_re_21, i32 34

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="540" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="14" op_0_bw="35">
<![CDATA[
for.end56.loopexit_ifconv:19 %trunc_ln59 = trunc i35 %tmp2_re_21

]]></Node>
<StgValue><ssdm name="trunc_ln59"/></StgValue>
</operation>

<operation id="541" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="2" op_0_bw="2" op_1_bw="35" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:31 %tmp_9 = partselect i2 @_ssdm_op_PartSelect.i2.i35.i32, i35 %tmp2_re_21, i32 33

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="542" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end56.loopexit_ifconv:32 %icmp_ln59_1 = icmp_eq  i2 %tmp_9, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln59_1"/></StgValue>
</operation>

<operation id="543" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="3" op_0_bw="3" op_1_bw="35" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:33 %tmp_s = partselect i3 @_ssdm_op_PartSelect.i3.i35.i32, i35 %tmp2_re_21, i32 32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="544" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end56.loopexit_ifconv:34 %icmp_ln59_2 = icmp_eq  i3 %tmp_s, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln59_2"/></StgValue>
</operation>

<operation id="545" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end56.loopexit_ifconv:35 %icmp_ln59_3 = icmp_eq  i3 %tmp_s, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln59_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="546" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="17" op_0_bw="17" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:17 %trunc_ln2 = partselect i17 @_ssdm_op_PartSelect.i17.i35.i32.i32, i35 %tmp2_re_21, i32 15, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="547" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:18 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %tmp2_re_21, i32 14

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="548" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.end56.loopexit_ifconv:20 %icmp_ln59 = icmp_ne  i14 %trunc_ln59, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="549" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:21 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %tmp2_re_21, i32 31

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="550" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:22 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %tmp2_re_21, i32 15

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="551" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:23 %or_ln59 = or i1 %tmp_21, i1 %icmp_ln59

]]></Node>
<StgValue><ssdm name="or_ln59"/></StgValue>
</operation>

<operation id="552" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:24 %and_ln59 = and i1 %or_ln59, i1 %tmp_19

]]></Node>
<StgValue><ssdm name="and_ln59"/></StgValue>
</operation>

<operation id="553" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="17" op_0_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:25 %zext_ln59 = zext i1 %and_ln59

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="554" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end56.loopexit_ifconv:26 %add_ln59 = add i17 %trunc_ln2, i17 %zext_ln59

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="555" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:27 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln59, i32 16

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="556" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:28 %xor_ln59 = xor i1 %tmp_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59"/></StgValue>
</operation>

<operation id="557" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:29 %and_ln59_1 = and i1 %tmp_20, i1 %xor_ln59

]]></Node>
<StgValue><ssdm name="and_ln59_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="558" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end56.loopexit_ifconv:0 %return_code_load_1 = load i32 %return_code

]]></Node>
<StgValue><ssdm name="return_code_load_1"/></StgValue>
</operation>

<operation id="559" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:30 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %tmp2_re_21, i32 32

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="560" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:36 %select_ln59 = select i1 %and_ln59_1, i1 %icmp_ln59_2, i1 %icmp_ln59_3

]]></Node>
<StgValue><ssdm name="select_ln59"/></StgValue>
</operation>

<operation id="561" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:37 %xor_ln59_1 = xor i1 %tmp_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_1"/></StgValue>
</operation>

<operation id="562" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:38 %and_ln59_2 = and i1 %icmp_ln59_1, i1 %xor_ln59_1

]]></Node>
<StgValue><ssdm name="and_ln59_2"/></StgValue>
</operation>

<operation id="563" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:39 %select_ln59_1 = select i1 %and_ln59_1, i1 %and_ln59_2, i1 %icmp_ln59_2

]]></Node>
<StgValue><ssdm name="select_ln59_1"/></StgValue>
</operation>

<operation id="564" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:40 %and_ln59_3 = and i1 %and_ln59_1, i1 %icmp_ln59_2

]]></Node>
<StgValue><ssdm name="and_ln59_3"/></StgValue>
</operation>

<operation id="565" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:41 %xor_ln59_2 = xor i1 %select_ln59, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_2"/></StgValue>
</operation>

<operation id="566" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:42 %or_ln59_1 = or i1 %tmp_22, i1 %xor_ln59_2

]]></Node>
<StgValue><ssdm name="or_ln59_1"/></StgValue>
</operation>

<operation id="567" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:43 %xor_ln59_3 = xor i1 %tmp_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_3"/></StgValue>
</operation>

<operation id="568" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:44 %and_ln59_4 = and i1 %or_ln59_1, i1 %xor_ln59_3

]]></Node>
<StgValue><ssdm name="and_ln59_4"/></StgValue>
</operation>

<operation id="569" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:45 %and_ln59_5 = and i1 %tmp_22, i1 %select_ln59_1

]]></Node>
<StgValue><ssdm name="and_ln59_5"/></StgValue>
</operation>

<operation id="570" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:46 %or_ln59_17 = or i1 %and_ln59_3, i1 %and_ln59_5

]]></Node>
<StgValue><ssdm name="or_ln59_17"/></StgValue>
</operation>

<operation id="571" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:47 %xor_ln59_4 = xor i1 %or_ln59_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_4"/></StgValue>
</operation>

<operation id="572" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:48 %and_ln59_6 = and i1 %tmp_18, i1 %xor_ln59_4

]]></Node>
<StgValue><ssdm name="and_ln59_6"/></StgValue>
</operation>

<operation id="573" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.end56.loopexit_ifconv:49 %select_ln59_2 = select i1 %and_ln59_4, i17 65535, i17 65536

]]></Node>
<StgValue><ssdm name="select_ln59_2"/></StgValue>
</operation>

<operation id="574" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:50 %or_ln59_2 = or i1 %and_ln59_4, i1 %and_ln59_6

]]></Node>
<StgValue><ssdm name="or_ln59_2"/></StgValue>
</operation>

<operation id="575" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.end56.loopexit_ifconv:51 %tmp2_re_22 = select i1 %or_ln59_2, i17 %select_ln59_2, i17 %add_ln59

]]></Node>
<StgValue><ssdm name="tmp2_re_22"/></StgValue>
</operation>

<operation id="576" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:52 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %tmp2_re_22, i32 16

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="577" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end56.loopexit_ifconv:54 %sub_ln89 = sub i17 0, i17 %tmp2_re_22

]]></Node>
<StgValue><ssdm name="sub_ln89"/></StgValue>
</operation>

<operation id="578" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:204 %return_code_1 = select i1 %tmp_24, i32 1, i32 %return_code_load_1

]]></Node>
<StgValue><ssdm name="return_code_1"/></StgValue>
</operation>

<operation id="579" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="34" op_0_bw="34" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.end56.loopexit_ifconv:230 %tmp2_re_24 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i17.i17, i17 %tmp2_re_22, i17 0

]]></Node>
<StgValue><ssdm name="tmp2_re_24"/></StgValue>
</operation>

<operation id="580" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:232 %sub_ln89_5 = sub i34 0, i34 %tmp2_re_24

]]></Node>
<StgValue><ssdm name="sub_ln89_5"/></StgValue>
</operation>

<operation id="581" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end56.loopexit_ifconv:407 %store_ln423 = store i32 %return_code_1, i32 %return_code

]]></Node>
<StgValue><ssdm name="store_ln423"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="582" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end56.loopexit_ifconv:53 %icmp_ln89 = icmp_eq  i17 %tmp2_re_22, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="583" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.end56.loopexit_ifconv:55 %select_ln89 = select i1 %tmp_24, i17 %sub_ln89, i17 %tmp2_re_22

]]></Node>
<StgValue><ssdm name="select_ln89"/></StgValue>
</operation>

<operation id="584" st_id="27" stage="1" lat="1">
<core>ctlz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="17" op_0_bw="17" op_1_bw="17" op_2_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:56 %tmp_1 = ctlz i17 @llvm.ctlz.i17, i17 %select_ln89, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="585" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="6" op_0_bw="17">
<![CDATA[
for.end56.loopexit_ifconv:57 %trunc_ln89 = trunc i17 %tmp_1

]]></Node>
<StgValue><ssdm name="trunc_ln89"/></StgValue>
</operation>

<operation id="586" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="5" op_0_bw="17">
<![CDATA[
for.end56.loopexit_ifconv:58 %trunc_ln89_1 = trunc i17 %tmp_1

]]></Node>
<StgValue><ssdm name="trunc_ln89_1"/></StgValue>
</operation>

<operation id="587" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end56.loopexit_ifconv:60 %add_ln89 = add i6 %trunc_ln89, i6 37

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="588" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:231 %icmp_ln89_19 = icmp_eq  i34 %tmp2_re_24, i34 0

]]></Node>
<StgValue><ssdm name="icmp_ln89_19"/></StgValue>
</operation>

<operation id="589" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:233 %select_ln89_9 = select i1 %tmp_24, i34 %sub_ln89_5, i34 %tmp2_re_24

]]></Node>
<StgValue><ssdm name="select_ln89_9"/></StgValue>
</operation>

<operation id="590" st_id="27" stage="1" lat="1">
<core>ctlz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="34" op_0_bw="34" op_1_bw="34" op_2_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:234 %tmp_4 = ctlz i34 @llvm.ctlz.i34, i34 %select_ln89_9, i1 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="591" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="6" op_0_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:235 %trunc_ln89_11 = trunc i34 %tmp_4

]]></Node>
<StgValue><ssdm name="trunc_ln89_11"/></StgValue>
</operation>

<operation id="592" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end56.loopexit_ifconv:237 %add_ln89_10 = add i6 %trunc_ln89_11, i6 20

]]></Node>
<StgValue><ssdm name="add_ln89_10"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="593" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="17">
<![CDATA[
for.end56.loopexit_ifconv:59 %zext_ln89 = zext i17 %select_ln89

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="594" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="6">
<![CDATA[
for.end56.loopexit_ifconv:61 %zext_ln89_1 = zext i6 %add_ln89

]]></Node>
<StgValue><ssdm name="zext_ln89_1"/></StgValue>
</operation>

<operation id="595" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:62 %shl_ln89 = shl i64 %zext_ln89, i64 %zext_ln89_1

]]></Node>
<StgValue><ssdm name="shl_ln89"/></StgValue>
</operation>

<operation id="596" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:63 %lshr_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %shl_ln89, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="597" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:236 %zext_ln89_8 = zext i34 %select_ln89_9

]]></Node>
<StgValue><ssdm name="zext_ln89_8"/></StgValue>
</operation>

<operation id="598" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="6">
<![CDATA[
for.end56.loopexit_ifconv:238 %zext_ln89_9 = zext i6 %add_ln89_10

]]></Node>
<StgValue><ssdm name="zext_ln89_9"/></StgValue>
</operation>

<operation id="599" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:239 %shl_ln89_2 = shl i64 %zext_ln89_8, i64 %zext_ln89_9

]]></Node>
<StgValue><ssdm name="shl_ln89_2"/></StgValue>
</operation>

<operation id="600" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:240 %lshr_ln89_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %shl_ln89_2, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln89_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="601" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="63">
<![CDATA[
for.end56.loopexit_ifconv:64 %zext_ln89_3 = zext i63 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln89_3"/></StgValue>
</operation>

<operation id="602" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:65 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %shl_ln89, i32 54

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="603" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.end56.loopexit_ifconv:66 %select_ln89_1 = select i1 %tmp_27, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln89_1"/></StgValue>
</operation>

<operation id="604" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end56.loopexit_ifconv:67 %sub_ln89_1 = sub i5 2, i5 %trunc_ln89_1

]]></Node>
<StgValue><ssdm name="sub_ln89_1"/></StgValue>
</operation>

<operation id="605" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="11" op_0_bw="5">
<![CDATA[
for.end56.loopexit_ifconv:68 %sext_ln89 = sext i5 %sub_ln89_1

]]></Node>
<StgValue><ssdm name="sext_ln89"/></StgValue>
</operation>

<operation id="606" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end56.loopexit_ifconv:69 %add_ln89_1 = add i11 %sext_ln89, i11 %select_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln89_1"/></StgValue>
</operation>

<operation id="607" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
for.end56.loopexit_ifconv:70 %tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %tmp_24, i11 %add_ln89_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="608" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:71 %LD = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln89_3, i12 %tmp_2, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="609" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:72 %bitcast_ln748 = bitcast i64 %LD

]]></Node>
<StgValue><ssdm name="bitcast_ln748"/></StgValue>
</operation>

<operation id="610" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:73 %x_assign = select i1 %icmp_ln89, i64 0, i64 %bitcast_ln748

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="611" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="63">
<![CDATA[
for.end56.loopexit_ifconv:241 %zext_ln89_16 = zext i63 %lshr_ln89_3

]]></Node>
<StgValue><ssdm name="zext_ln89_16"/></StgValue>
</operation>

<operation id="612" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:242 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %shl_ln89_2, i32 54

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="613" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.end56.loopexit_ifconv:243 %select_ln89_18 = select i1 %tmp_44, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln89_18"/></StgValue>
</operation>

<operation id="614" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end56.loopexit_ifconv:244 %sub_ln89_6 = sub i6 2, i6 %trunc_ln89_11

]]></Node>
<StgValue><ssdm name="sub_ln89_6"/></StgValue>
</operation>

<operation id="615" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="11" op_0_bw="6">
<![CDATA[
for.end56.loopexit_ifconv:245 %sext_ln89_6 = sext i6 %sub_ln89_6

]]></Node>
<StgValue><ssdm name="sext_ln89_6"/></StgValue>
</operation>

<operation id="616" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end56.loopexit_ifconv:246 %add_ln89_11 = add i11 %sext_ln89_6, i11 %select_ln89_18

]]></Node>
<StgValue><ssdm name="add_ln89_11"/></StgValue>
</operation>

<operation id="617" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
for.end56.loopexit_ifconv:247 %tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %tmp_24, i11 %add_ln89_11

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="618" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:248 %LD_2 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln89_16, i12 %tmp_5, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="619" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:249 %bitcast_ln748_1 = bitcast i64 %LD_2

]]></Node>
<StgValue><ssdm name="bitcast_ln748_1"/></StgValue>
</operation>

<operation id="620" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:250 %x_assign_1 = select i1 %icmp_ln89_19, i64 0, i64 %bitcast_ln748_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="621" st_id="30" stage="57" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="622" st_id="30" stage="57" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="623" st_id="31" stage="56" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="624" st_id="31" stage="56" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="625" st_id="32" stage="55" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="626" st_id="32" stage="55" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="627" st_id="33" stage="54" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="628" st_id="33" stage="54" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="629" st_id="34" stage="53" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="630" st_id="34" stage="53" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="631" st_id="35" stage="52" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="632" st_id="35" stage="52" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="633" st_id="36" stage="51" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="634" st_id="36" stage="51" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="635" st_id="37" stage="50" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="636" st_id="37" stage="50" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="637" st_id="38" stage="49" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="638" st_id="38" stage="49" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="639" st_id="39" stage="48" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="640" st_id="39" stage="48" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="641" st_id="40" stage="47" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="642" st_id="40" stage="47" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="643" st_id="41" stage="46" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="644" st_id="41" stage="46" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="645" st_id="42" stage="45" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="646" st_id="42" stage="45" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="647" st_id="43" stage="44" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="648" st_id="43" stage="44" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="649" st_id="44" stage="43" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="650" st_id="44" stage="43" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="651" st_id="45" stage="42" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="652" st_id="45" stage="42" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="653" st_id="46" stage="41" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="654" st_id="46" stage="41" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="655" st_id="47" stage="40" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="656" st_id="47" stage="40" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="657" st_id="48" stage="39" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="658" st_id="48" stage="39" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="659" st_id="49" stage="38" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="660" st_id="49" stage="38" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="661" st_id="50" stage="37" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="662" st_id="50" stage="37" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="663" st_id="51" stage="36" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="664" st_id="51" stage="36" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="665" st_id="52" stage="35" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="666" st_id="52" stage="35" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="667" st_id="53" stage="34" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="668" st_id="53" stage="34" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="669" st_id="54" stage="33" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="670" st_id="54" stage="33" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="671" st_id="55" stage="32" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="672" st_id="55" stage="32" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="673" st_id="56" stage="31" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="674" st_id="56" stage="31" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="675" st_id="57" stage="30" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="676" st_id="57" stage="30" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="677" st_id="58" stage="29" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="678" st_id="58" stage="29" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="679" st_id="59" stage="28" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="680" st_id="59" stage="28" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="681" st_id="60" stage="27" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="682" st_id="60" stage="27" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="683" st_id="61" stage="26" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="684" st_id="61" stage="26" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="685" st_id="62" stage="25" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="686" st_id="62" stage="25" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="687" st_id="63" stage="24" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="688" st_id="63" stage="24" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="689" st_id="64" stage="23" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="690" st_id="64" stage="23" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="691" st_id="65" stage="22" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="692" st_id="65" stage="22" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="693" st_id="66" stage="21" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="694" st_id="66" stage="21" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="695" st_id="67" stage="20" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="696" st_id="67" stage="20" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="697" st_id="68" stage="19" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="698" st_id="68" stage="19" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="699" st_id="69" stage="18" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="700" st_id="69" stage="18" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="701" st_id="70" stage="17" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="702" st_id="70" stage="17" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="703" st_id="71" stage="16" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="704" st_id="71" stage="16" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="705" st_id="72" stage="15" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="706" st_id="72" stage="15" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="707" st_id="73" stage="14" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="708" st_id="73" stage="14" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="709" st_id="74" stage="13" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="710" st_id="74" stage="13" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="711" st_id="75" stage="12" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="712" st_id="75" stage="12" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="713" st_id="76" stage="11" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="714" st_id="76" stage="11" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="715" st_id="77" stage="10" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="716" st_id="77" stage="10" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="717" st_id="78" stage="9" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="718" st_id="78" stage="9" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="719" st_id="79" stage="8" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="720" st_id="79" stage="8" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="721" st_id="80" stage="7" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="722" st_id="80" stage="7" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="723" st_id="81" stage="6" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="724" st_id="81" stage="6" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="725" st_id="82" stage="5" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="726" st_id="82" stage="5" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="727" st_id="83" stage="4" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="728" st_id="83" stage="4" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="729" st_id="84" stage="3" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="730" st_id="84" stage="3" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="731" st_id="85" stage="2" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="732" st_id="85" stage="2" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="733" st_id="86" stage="1" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:74 %pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="734" st_id="86" stage="1" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:251 %pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="735" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:75 %bitcast_ln716 = bitcast i64 %pf

]]></Node>
<StgValue><ssdm name="bitcast_ln716"/></StgValue>
</operation>

<operation id="736" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="63" op_0_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:76 %trunc_ln89_2 = trunc i64 %bitcast_ln716

]]></Node>
<StgValue><ssdm name="trunc_ln89_2"/></StgValue>
</operation>

<operation id="737" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:77 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716, i32 63

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="738" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:78 %tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %bitcast_ln716, i32 52

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="739" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="12" op_0_bw="11">
<![CDATA[
for.end56.loopexit_ifconv:79 %zext_ln89_2 = zext i11 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln89_2"/></StgValue>
</operation>

<operation id="740" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="52" op_0_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:81 %trunc_ln89_3 = trunc i64 %bitcast_ln716

]]></Node>
<StgValue><ssdm name="trunc_ln89_3"/></StgValue>
</operation>

<operation id="741" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.end56.loopexit_ifconv:82 %zext_ln89_3_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln89_3

]]></Node>
<StgValue><ssdm name="zext_ln89_3_cast"/></StgValue>
</operation>

<operation id="742" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="54" op_0_bw="53">
<![CDATA[
for.end56.loopexit_ifconv:83 %zext_ln89_7 = zext i53 %zext_ln89_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln89_7"/></StgValue>
</operation>

<operation id="743" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end56.loopexit_ifconv:84 %sub_ln89_2 = sub i54 0, i54 %zext_ln89_7

]]></Node>
<StgValue><ssdm name="sub_ln89_2"/></StgValue>
</operation>

<operation id="744" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.end56.loopexit_ifconv:86 %icmp_ln89_1 = icmp_eq  i63 %trunc_ln89_2, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln89_1"/></StgValue>
</operation>

<operation id="745" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:87 %sub_ln89_3 = sub i12 1075, i12 %zext_ln89_2

]]></Node>
<StgValue><ssdm name="sub_ln89_3"/></StgValue>
</operation>

<operation id="746" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="11" op_0_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:88 %trunc_ln89_4 = trunc i12 %sub_ln89_3

]]></Node>
<StgValue><ssdm name="trunc_ln89_4"/></StgValue>
</operation>

<operation id="747" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:89 %tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sub_ln89_3, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="748" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end56.loopexit_ifconv:90 %icmp_ln89_2 = icmp_sgt  i8 %tmp_29, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln89_2"/></StgValue>
</operation>

<operation id="749" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:113 %add_ln89_5 = add i12 %sub_ln89_3, i12 4079

]]></Node>
<StgValue><ssdm name="add_ln89_5"/></StgValue>
</operation>

<operation id="750" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:114 %icmp_ln89_8 = icmp_sgt  i12 %add_ln89_5, i12 53

]]></Node>
<StgValue><ssdm name="icmp_ln89_8"/></StgValue>
</operation>

<operation id="751" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="6" op_0_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:115 %trunc_ln89_9 = trunc i12 %add_ln89_5

]]></Node>
<StgValue><ssdm name="trunc_ln89_9"/></StgValue>
</operation>

<operation id="752" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:252 %bitcast_ln716_1 = bitcast i64 %pf_1

]]></Node>
<StgValue><ssdm name="bitcast_ln716_1"/></StgValue>
</operation>

<operation id="753" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="63" op_0_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:253 %trunc_ln89_12 = trunc i64 %bitcast_ln716_1

]]></Node>
<StgValue><ssdm name="trunc_ln89_12"/></StgValue>
</operation>

<operation id="754" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:254 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="755" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:255 %tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %bitcast_ln716_1, i32 52

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="756" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="12" op_0_bw="11">
<![CDATA[
for.end56.loopexit_ifconv:256 %zext_ln89_10 = zext i11 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln89_10"/></StgValue>
</operation>

<operation id="757" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="52" op_0_bw="64">
<![CDATA[
for.end56.loopexit_ifconv:258 %trunc_ln89_13 = trunc i64 %bitcast_ln716_1

]]></Node>
<StgValue><ssdm name="trunc_ln89_13"/></StgValue>
</operation>

<operation id="758" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.end56.loopexit_ifconv:259 %zext_ln89_11_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln89_13

]]></Node>
<StgValue><ssdm name="zext_ln89_11_cast"/></StgValue>
</operation>

<operation id="759" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="54" op_0_bw="53">
<![CDATA[
for.end56.loopexit_ifconv:260 %zext_ln89_17 = zext i53 %zext_ln89_11_cast

]]></Node>
<StgValue><ssdm name="zext_ln89_17"/></StgValue>
</operation>

<operation id="760" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end56.loopexit_ifconv:261 %sub_ln89_7 = sub i54 0, i54 %zext_ln89_17

]]></Node>
<StgValue><ssdm name="sub_ln89_7"/></StgValue>
</operation>

<operation id="761" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.end56.loopexit_ifconv:263 %icmp_ln89_20 = icmp_eq  i63 %trunc_ln89_12, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln89_20"/></StgValue>
</operation>

<operation id="762" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:264 %sub_ln89_8 = sub i12 1075, i12 %zext_ln89_10

]]></Node>
<StgValue><ssdm name="sub_ln89_8"/></StgValue>
</operation>

<operation id="763" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="11" op_0_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:265 %trunc_ln89_14 = trunc i12 %sub_ln89_8

]]></Node>
<StgValue><ssdm name="trunc_ln89_14"/></StgValue>
</operation>

<operation id="764" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:266 %icmp_ln89_21 = icmp_sgt  i12 %sub_ln89_8, i12 32

]]></Node>
<StgValue><ssdm name="icmp_ln89_21"/></StgValue>
</operation>

<operation id="765" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:289 %add_ln89_15 = add i12 %sub_ln89_8, i12 4062

]]></Node>
<StgValue><ssdm name="add_ln89_15"/></StgValue>
</operation>

<operation id="766" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:290 %icmp_ln89_27 = icmp_sgt  i12 %add_ln89_15, i12 53

]]></Node>
<StgValue><ssdm name="icmp_ln89_27"/></StgValue>
</operation>

<operation id="767" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="6" op_0_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:291 %trunc_ln89_18 = trunc i12 %add_ln89_15

]]></Node>
<StgValue><ssdm name="trunc_ln89_18"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="768" st_id="88" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:80 %add_ln89_2 = add i12 %zext_ln89_2, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln89_2"/></StgValue>
</operation>

<operation id="769" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.end56.loopexit_ifconv:85 %select_ln89_2 = select i1 %tmp_28, i54 %sub_ln89_2, i54 %zext_ln89_7

]]></Node>
<StgValue><ssdm name="select_ln89_2"/></StgValue>
</operation>

<operation id="770" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:91 %add_ln89_3 = add i12 %sub_ln89_3, i12 4081

]]></Node>
<StgValue><ssdm name="add_ln89_3"/></StgValue>
</operation>

<operation id="771" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="11" op_0_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:92 %trunc_ln89_5 = trunc i12 %add_ln89_3

]]></Node>
<StgValue><ssdm name="trunc_ln89_5"/></StgValue>
</operation>

<operation id="772" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="icmp_ln89_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end56.loopexit_ifconv:93 %sub_ln89_4 = sub i11 15, i11 %trunc_ln89_4

]]></Node>
<StgValue><ssdm name="sub_ln89_4"/></StgValue>
</operation>

<operation id="773" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.end56.loopexit_ifconv:94 %select_ln89_3 = select i1 %icmp_ln89_2, i11 %trunc_ln89_5, i11 %sub_ln89_4

]]></Node>
<StgValue><ssdm name="select_ln89_3"/></StgValue>
</operation>

<operation id="774" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:95 %icmp_ln89_3 = icmp_eq  i12 %sub_ln89_3, i12 15

]]></Node>
<StgValue><ssdm name="icmp_ln89_3"/></StgValue>
</operation>

<operation id="775" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="17" op_0_bw="54">
<![CDATA[
for.end56.loopexit_ifconv:96 %trunc_ln89_6 = trunc i54 %select_ln89_2

]]></Node>
<StgValue><ssdm name="trunc_ln89_6"/></StgValue>
</operation>

<operation id="776" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:103 %icmp_ln89_5 = icmp_sgt  i12 %add_ln89_3, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln89_5"/></StgValue>
</operation>

<operation id="777" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:108 %add_ln89_4 = add i12 %sub_ln89_3, i12 4080

]]></Node>
<StgValue><ssdm name="add_ln89_4"/></StgValue>
</operation>

<operation id="778" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:109 %sext_ln89_2 = sext i12 %add_ln89_4

]]></Node>
<StgValue><ssdm name="sext_ln89_2"/></StgValue>
</operation>

<operation id="779" st_id="88" stage="1" lat="1">
<core>BitSelector</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:110 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln89_2, i32 %sext_ln89_2

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="780" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:112 %icmp_ln89_7 = icmp_sgt  i12 %sub_ln89_3, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln89_7"/></StgValue>
</operation>

<operation id="781" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="icmp_ln89_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end56.loopexit_ifconv:116 %sub_ln89_10 = sub i6 53, i6 %trunc_ln89_9

]]></Node>
<StgValue><ssdm name="sub_ln89_10"/></StgValue>
</operation>

<operation id="782" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.end56.loopexit_ifconv:117 %select_ln89_10 = select i1 %icmp_ln89_8, i6 0, i6 %sub_ln89_10

]]></Node>
<StgValue><ssdm name="select_ln89_10"/></StgValue>
</operation>

<operation id="783" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="54" op_0_bw="6">
<![CDATA[
for.end56.loopexit_ifconv:118 %zext_ln89_11 = zext i6 %select_ln89_10

]]></Node>
<StgValue><ssdm name="zext_ln89_11"/></StgValue>
</operation>

<operation id="784" st_id="88" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end56.loopexit_ifconv:119 %lshr_ln89_5 = lshr i54 18014398509481983, i54 %zext_ln89_11

]]></Node>
<StgValue><ssdm name="lshr_ln89_5"/></StgValue>
</operation>

<operation id="785" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:137 %select_ln89_15 = select i1 %icmp_ln89_2, i12 2, i12 1

]]></Node>
<StgValue><ssdm name="select_ln89_15"/></StgValue>
</operation>

<operation id="786" st_id="88" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:138 %add_ln89_7 = add i12 %select_ln89_15, i12 %add_ln89_2

]]></Node>
<StgValue><ssdm name="add_ln89_7"/></StgValue>
</operation>

<operation id="787" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="11" op_0_bw="11" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:139 %tmp_33 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln89_7, i32 1, i32 11

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="788" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:141 %add_ln89_8 = add i12 %sub_ln89_3, i12 2

]]></Node>
<StgValue><ssdm name="add_ln89_8"/></StgValue>
</operation>

<operation id="789" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:142 %sext_ln89_3 = sext i12 %add_ln89_8

]]></Node>
<StgValue><ssdm name="sext_ln89_3"/></StgValue>
</operation>

<operation id="790" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:143 %add_ln89_9 = add i12 %sub_ln89_3, i12 3

]]></Node>
<StgValue><ssdm name="add_ln89_9"/></StgValue>
</operation>

<operation id="791" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:145 %icmp_ln89_11 = icmp_slt  i12 %add_ln89_8, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln89_11"/></StgValue>
</operation>

<operation id="792" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:146 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln89_8, i32 11

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="793" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:148 %icmp_ln89_12 = icmp_ult  i12 %add_ln89_8, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln89_12"/></StgValue>
</operation>

<operation id="794" st_id="88" stage="1" lat="1">
<core>BitSelector</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:149 %tobool134_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln89_2, i32 %sext_ln89_3

]]></Node>
<StgValue><ssdm name="tobool134_i_i"/></StgValue>
</operation>

<operation id="795" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:150 %lD_0_i_i = and i1 %icmp_ln89_12, i1 %tobool134_i_i

]]></Node>
<StgValue><ssdm name="lD_0_i_i"/></StgValue>
</operation>

<operation id="796" st_id="88" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:257 %add_ln89_12 = add i12 %zext_ln89_10, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln89_12"/></StgValue>
</operation>

<operation id="797" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.end56.loopexit_ifconv:262 %select_ln89_11 = select i1 %tmp_45, i54 %sub_ln89_7, i54 %zext_ln89_17

]]></Node>
<StgValue><ssdm name="select_ln89_11"/></StgValue>
</operation>

<operation id="798" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:267 %add_ln89_13 = add i12 %sub_ln89_8, i12 4064

]]></Node>
<StgValue><ssdm name="add_ln89_13"/></StgValue>
</operation>

<operation id="799" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="11" op_0_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:268 %trunc_ln89_15 = trunc i12 %add_ln89_13

]]></Node>
<StgValue><ssdm name="trunc_ln89_15"/></StgValue>
</operation>

<operation id="800" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end56.loopexit_ifconv:269 %sub_ln89_9 = sub i11 32, i11 %trunc_ln89_14

]]></Node>
<StgValue><ssdm name="sub_ln89_9"/></StgValue>
</operation>

<operation id="801" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.end56.loopexit_ifconv:270 %select_ln89_12 = select i1 %icmp_ln89_21, i11 %trunc_ln89_15, i11 %sub_ln89_9

]]></Node>
<StgValue><ssdm name="select_ln89_12"/></StgValue>
</operation>

<operation id="802" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:271 %icmp_ln89_22 = icmp_eq  i12 %sub_ln89_8, i12 32

]]></Node>
<StgValue><ssdm name="icmp_ln89_22"/></StgValue>
</operation>

<operation id="803" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="34" op_0_bw="54">
<![CDATA[
for.end56.loopexit_ifconv:272 %trunc_ln89_16 = trunc i54 %select_ln89_11

]]></Node>
<StgValue><ssdm name="trunc_ln89_16"/></StgValue>
</operation>

<operation id="804" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:279 %icmp_ln89_24 = icmp_sgt  i12 %add_ln89_13, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln89_24"/></StgValue>
</operation>

<operation id="805" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:284 %add_ln89_14 = add i12 %sub_ln89_8, i12 4063

]]></Node>
<StgValue><ssdm name="add_ln89_14"/></StgValue>
</operation>

<operation id="806" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:285 %sext_ln89_7 = sext i12 %add_ln89_14

]]></Node>
<StgValue><ssdm name="sext_ln89_7"/></StgValue>
</operation>

<operation id="807" st_id="88" stage="1" lat="1">
<core>BitSelector</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:286 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln89_11, i32 %sext_ln89_7

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="808" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:288 %icmp_ln89_26 = icmp_sgt  i12 %sub_ln89_8, i12 33

]]></Node>
<StgValue><ssdm name="icmp_ln89_26"/></StgValue>
</operation>

<operation id="809" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end56.loopexit_ifconv:292 %sub_ln89_11 = sub i6 53, i6 %trunc_ln89_18

]]></Node>
<StgValue><ssdm name="sub_ln89_11"/></StgValue>
</operation>

<operation id="810" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.end56.loopexit_ifconv:293 %select_ln89_20 = select i1 %icmp_ln89_27, i6 0, i6 %sub_ln89_11

]]></Node>
<StgValue><ssdm name="select_ln89_20"/></StgValue>
</operation>

<operation id="811" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="54" op_0_bw="6">
<![CDATA[
for.end56.loopexit_ifconv:294 %zext_ln89_18 = zext i6 %select_ln89_20

]]></Node>
<StgValue><ssdm name="zext_ln89_18"/></StgValue>
</operation>

<operation id="812" st_id="88" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end56.loopexit_ifconv:295 %lshr_ln89_6 = lshr i54 18014398509481983, i54 %zext_ln89_18

]]></Node>
<StgValue><ssdm name="lshr_ln89_6"/></StgValue>
</operation>

<operation id="813" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:313 %select_ln89_21 = select i1 %icmp_ln89_21, i12 2, i12 1

]]></Node>
<StgValue><ssdm name="select_ln89_21"/></StgValue>
</operation>

<operation id="814" st_id="88" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:314 %add_ln89_17 = add i12 %select_ln89_21, i12 %add_ln89_12

]]></Node>
<StgValue><ssdm name="add_ln89_17"/></StgValue>
</operation>

<operation id="815" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="11" op_0_bw="11" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:315 %tmp_49 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln89_17, i32 1, i32 11

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="816" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:317 %add_ln89_18 = add i12 %sub_ln89_8, i12 2

]]></Node>
<StgValue><ssdm name="add_ln89_18"/></StgValue>
</operation>

<operation id="817" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:318 %sext_ln89_8 = sext i12 %add_ln89_18

]]></Node>
<StgValue><ssdm name="sext_ln89_8"/></StgValue>
</operation>

<operation id="818" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:319 %add_ln89_19 = add i12 %sub_ln89_8, i12 3

]]></Node>
<StgValue><ssdm name="add_ln89_19"/></StgValue>
</operation>

<operation id="819" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:321 %icmp_ln89_30 = icmp_slt  i12 %add_ln89_18, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln89_30"/></StgValue>
</operation>

<operation id="820" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:322 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln89_18, i32 11

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="821" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:324 %icmp_ln89_31 = icmp_ult  i12 %add_ln89_18, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln89_31"/></StgValue>
</operation>

<operation id="822" st_id="88" stage="1" lat="1">
<core>BitSelector</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:325 %tobool133_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln89_11, i32 %sext_ln89_8

]]></Node>
<StgValue><ssdm name="tobool133_i_i"/></StgValue>
</operation>

<operation id="823" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:326 %lD_0_i_i168 = and i1 %icmp_ln89_31, i1 %tobool133_i_i

]]></Node>
<StgValue><ssdm name="lD_0_i_i168"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="824" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end56.loopexit_ifconv:97 %icmp_ln89_4 = icmp_ult  i11 %select_ln89_3, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln89_4"/></StgValue>
</operation>

<operation id="825" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="54" op_0_bw="11">
<![CDATA[
for.end56.loopexit_ifconv:99 %zext_ln89_5 = zext i11 %select_ln89_3

]]></Node>
<StgValue><ssdm name="zext_ln89_5"/></StgValue>
</operation>

<operation id="826" st_id="89" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end56.loopexit_ifconv:100 %ashr_ln89 = ashr i54 %select_ln89_2, i54 %zext_ln89_5

]]></Node>
<StgValue><ssdm name="ashr_ln89"/></StgValue>
</operation>

<operation id="827" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end56.loopexit_ifconv:120 %and_ln89_34 = and i54 %select_ln89_2, i54 %lshr_ln89_5

]]></Node>
<StgValue><ssdm name="and_ln89_34"/></StgValue>
</operation>

<operation id="828" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end56.loopexit_ifconv:121 %icmp_ln89_9 = icmp_ne  i54 %and_ln89_34, i54 0

]]></Node>
<StgValue><ssdm name="icmp_ln89_9"/></StgValue>
</operation>

<operation id="829" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end56.loopexit_ifconv:140 %icmp_ln89_10 = icmp_sgt  i11 %tmp_33, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln89_10"/></StgValue>
</operation>

<operation id="830" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:154 %sext_ln89_5 = sext i12 %add_ln89_9

]]></Node>
<StgValue><ssdm name="sext_ln89_5"/></StgValue>
</operation>

<operation id="831" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="54" op_0_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:155 %zext_ln89_15 = zext i32 %sext_ln89_5

]]></Node>
<StgValue><ssdm name="zext_ln89_15"/></StgValue>
</operation>

<operation id="832" st_id="89" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end56.loopexit_ifconv:156 %lshr_ln89 = lshr i54 %select_ln89_2, i54 %zext_ln89_15

]]></Node>
<StgValue><ssdm name="lshr_ln89"/></StgValue>
</operation>

<operation id="833" st_id="89" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end56.loopexit_ifconv:157 %lshr_ln89_1 = lshr i54 18014398509481983, i54 %zext_ln89_15

]]></Node>
<StgValue><ssdm name="lshr_ln89_1"/></StgValue>
</operation>

<operation id="834" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end56.loopexit_ifconv:168 %icmp_ln89_18 = icmp_eq  i54 %select_ln89_2, i54 0

]]></Node>
<StgValue><ssdm name="icmp_ln89_18"/></StgValue>
</operation>

<operation id="835" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="54" op_0_bw="11">
<![CDATA[
for.end56.loopexit_ifconv:275 %zext_ln89_12 = zext i11 %select_ln89_12

]]></Node>
<StgValue><ssdm name="zext_ln89_12"/></StgValue>
</operation>

<operation id="836" st_id="89" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end56.loopexit_ifconv:276 %ashr_ln89_1 = ashr i54 %select_ln89_11, i54 %zext_ln89_12

]]></Node>
<StgValue><ssdm name="ashr_ln89_1"/></StgValue>
</operation>

<operation id="837" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end56.loopexit_ifconv:296 %and_ln89_35 = and i54 %select_ln89_11, i54 %lshr_ln89_6

]]></Node>
<StgValue><ssdm name="and_ln89_35"/></StgValue>
</operation>

<operation id="838" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end56.loopexit_ifconv:297 %icmp_ln89_28 = icmp_ne  i54 %and_ln89_35, i54 0

]]></Node>
<StgValue><ssdm name="icmp_ln89_28"/></StgValue>
</operation>

<operation id="839" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end56.loopexit_ifconv:316 %icmp_ln89_29 = icmp_sgt  i11 %tmp_49, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln89_29"/></StgValue>
</operation>

<operation id="840" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:330 %sext_ln89_9 = sext i12 %add_ln89_19

]]></Node>
<StgValue><ssdm name="sext_ln89_9"/></StgValue>
</operation>

<operation id="841" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="54" op_0_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:331 %zext_ln89_19 = zext i32 %sext_ln89_9

]]></Node>
<StgValue><ssdm name="zext_ln89_19"/></StgValue>
</operation>

<operation id="842" st_id="89" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end56.loopexit_ifconv:332 %lshr_ln89_2 = lshr i54 %select_ln89_11, i54 %zext_ln89_19

]]></Node>
<StgValue><ssdm name="lshr_ln89_2"/></StgValue>
</operation>

<operation id="843" st_id="89" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end56.loopexit_ifconv:333 %lshr_ln89_4 = lshr i54 18014398509481983, i54 %zext_ln89_19

]]></Node>
<StgValue><ssdm name="lshr_ln89_4"/></StgValue>
</operation>

<operation id="844" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end56.loopexit_ifconv:344 %icmp_ln89_37 = icmp_eq  i54 %select_ln89_11, i54 0

]]></Node>
<StgValue><ssdm name="icmp_ln89_37"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="845" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="icmp_ln89_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.end56.loopexit_ifconv:98 %select_ln89_6 = select i1 %tmp_28, i17 131071, i17 0

]]></Node>
<StgValue><ssdm name="select_ln89_6"/></StgValue>
</operation>

<operation id="846" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="17" op_0_bw="54">
<![CDATA[
for.end56.loopexit_ifconv:101 %trunc_ln89_7 = trunc i54 %ashr_ln89

]]></Node>
<StgValue><ssdm name="trunc_ln89_7"/></StgValue>
</operation>

<operation id="847" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.end56.loopexit_ifconv:102 %select_ln89_4 = select i1 %icmp_ln89_4, i17 %trunc_ln89_7, i17 %select_ln89_6

]]></Node>
<StgValue><ssdm name="select_ln89_4"/></StgValue>
</operation>

<operation id="848" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end56.loopexit_ifconv:104 %icmp_ln89_6 = icmp_ult  i11 %select_ln89_3, i11 17

]]></Node>
<StgValue><ssdm name="icmp_ln89_6"/></StgValue>
</operation>

<operation id="849" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="17" op_0_bw="11">
<![CDATA[
for.end56.loopexit_ifconv:105 %select_ln89_3cast = zext i11 %select_ln89_3

]]></Node>
<StgValue><ssdm name="select_ln89_3cast"/></StgValue>
</operation>

<operation id="850" st_id="90" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end56.loopexit_ifconv:106 %shl_ln89_1 = shl i17 %trunc_ln89_6, i17 %select_ln89_3cast

]]></Node>
<StgValue><ssdm name="shl_ln89_1"/></StgValue>
</operation>

<operation id="851" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.end56.loopexit_ifconv:107 %select_ln89_5 = select i1 %icmp_ln89_6, i17 %shl_ln89_1, i17 0

]]></Node>
<StgValue><ssdm name="select_ln89_5"/></StgValue>
</operation>

<operation id="852" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:111 %cond64_i_i = select i1 %icmp_ln89_5, i1 %tmp_28, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="cond64_i_i"/></StgValue>
</operation>

<operation id="853" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:122 %cond86_i_i = and i1 %icmp_ln89_7, i1 %icmp_ln89_9

]]></Node>
<StgValue><ssdm name="cond86_i_i"/></StgValue>
</operation>

<operation id="854" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:123 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %select_ln89_4, i32 16

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="855" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="17">
<![CDATA[
for.end56.loopexit_ifconv:124 %trunc_ln89_10 = trunc i17 %select_ln89_4

]]></Node>
<StgValue><ssdm name="trunc_ln89_10"/></StgValue>
</operation>

<operation id="856" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:125 %or_ln89 = or i1 %trunc_ln89_10, i1 %cond86_i_i

]]></Node>
<StgValue><ssdm name="or_ln89"/></StgValue>
</operation>

<operation id="857" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:126 %and_ln89 = and i1 %or_ln89, i1 %cond64_i_i

]]></Node>
<StgValue><ssdm name="and_ln89"/></StgValue>
</operation>

<operation id="858" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="17" op_0_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:127 %zext_ln89_6 = zext i1 %and_ln89

]]></Node>
<StgValue><ssdm name="zext_ln89_6"/></StgValue>
</operation>

<operation id="859" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end56.loopexit_ifconv:128 %add_ln89_6 = add i17 %select_ln89_4, i17 %zext_ln89_6

]]></Node>
<StgValue><ssdm name="add_ln89_6"/></StgValue>
</operation>

<operation id="860" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:129 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln89_6, i32 16

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="861" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:130 %xor_ln89 = xor i1 %tmp_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89"/></StgValue>
</operation>

<operation id="862" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:131 %xor_ln89_2 = xor i1 %icmp_ln89_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89_2"/></StgValue>
</operation>

<operation id="863" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:132 %and_ln89_1 = and i1 %icmp_ln89_2, i1 %xor_ln89_2

]]></Node>
<StgValue><ssdm name="and_ln89_1"/></StgValue>
</operation>

<operation id="864" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:135 %and_ln89_11 = and i1 %and_ln89_1, i1 %tmp_31

]]></Node>
<StgValue><ssdm name="and_ln89_11"/></StgValue>
</operation>

<operation id="865" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:136 %carry_1_i_i = and i1 %and_ln89_11, i1 %xor_ln89

]]></Node>
<StgValue><ssdm name="carry_1_i_i"/></StgValue>
</operation>

<operation id="866" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:147 %xor_ln89_18 = xor i1 %tmp_37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89_18"/></StgValue>
</operation>

<operation id="867" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:151 %icmp_ln89_13 = icmp_slt  i12 %add_ln89_9, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln89_13"/></StgValue>
</operation>

<operation id="868" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:152 %icmp_ln89_14 = icmp_ult  i12 %add_ln89_9, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln89_14"/></StgValue>
</operation>

<operation id="869" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end56.loopexit_ifconv:158 %icmp_ln89_15 = icmp_eq  i54 %lshr_ln89, i54 %lshr_ln89_1

]]></Node>
<StgValue><ssdm name="icmp_ln89_15"/></StgValue>
</operation>

<operation id="870" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:159 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln89_9, i32 11

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="871" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:160 %xor_ln89_19 = xor i1 %tmp_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89_19"/></StgValue>
</operation>

<operation id="872" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:161 %Range2_all_ones_1_i_i = select i1 %icmp_ln89_14, i1 %icmp_ln89_15, i1 %xor_ln89_19

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_i_i"/></StgValue>
</operation>

<operation id="873" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end56.loopexit_ifconv:165 %icmp_ln89_16 = icmp_eq  i54 %lshr_ln89, i54 0

]]></Node>
<StgValue><ssdm name="icmp_ln89_16"/></StgValue>
</operation>

<operation id="874" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:167 %icmp_ln89_17 = icmp_eq  i12 %add_ln89_9, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln89_17"/></StgValue>
</operation>

<operation id="875" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end56.loopexit_ifconv:273 %icmp_ln89_23 = icmp_ult  i11 %select_ln89_12, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln89_23"/></StgValue>
</operation>

<operation id="876" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:274 %select_ln89_19 = select i1 %tmp_45, i34 17179869183, i34 0

]]></Node>
<StgValue><ssdm name="select_ln89_19"/></StgValue>
</operation>

<operation id="877" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="34" op_0_bw="54">
<![CDATA[
for.end56.loopexit_ifconv:277 %trunc_ln89_17 = trunc i54 %ashr_ln89_1

]]></Node>
<StgValue><ssdm name="trunc_ln89_17"/></StgValue>
</operation>

<operation id="878" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:278 %select_ln89_13 = select i1 %icmp_ln89_23, i34 %trunc_ln89_17, i34 %select_ln89_19

]]></Node>
<StgValue><ssdm name="select_ln89_13"/></StgValue>
</operation>

<operation id="879" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end56.loopexit_ifconv:280 %icmp_ln89_25 = icmp_ult  i11 %select_ln89_12, i11 34

]]></Node>
<StgValue><ssdm name="icmp_ln89_25"/></StgValue>
</operation>

<operation id="880" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="34" op_0_bw="11">
<![CDATA[
for.end56.loopexit_ifconv:281 %zext_ln89_13 = zext i11 %select_ln89_12

]]></Node>
<StgValue><ssdm name="zext_ln89_13"/></StgValue>
</operation>

<operation id="881" st_id="90" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:282 %shl_ln89_3 = shl i34 %trunc_ln89_16, i34 %zext_ln89_13

]]></Node>
<StgValue><ssdm name="shl_ln89_3"/></StgValue>
</operation>

<operation id="882" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:283 %select_ln89_14 = select i1 %icmp_ln89_25, i34 %shl_ln89_3, i34 0

]]></Node>
<StgValue><ssdm name="select_ln89_14"/></StgValue>
</operation>

<operation id="883" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:287 %cond64_i_i144 = select i1 %icmp_ln89_24, i1 %tmp_45, i1 %tmp_46

]]></Node>
<StgValue><ssdm name="cond64_i_i144"/></StgValue>
</operation>

<operation id="884" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:298 %cond86_i_i153 = and i1 %icmp_ln89_26, i1 %icmp_ln89_28

]]></Node>
<StgValue><ssdm name="cond86_i_i153"/></StgValue>
</operation>

<operation id="885" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:300 %trunc_ln89_19 = trunc i34 %select_ln89_13

]]></Node>
<StgValue><ssdm name="trunc_ln89_19"/></StgValue>
</operation>

<operation id="886" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:301 %or_ln89_5 = or i1 %trunc_ln89_19, i1 %cond86_i_i153

]]></Node>
<StgValue><ssdm name="or_ln89_5"/></StgValue>
</operation>

<operation id="887" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:302 %and_ln89_12 = and i1 %or_ln89_5, i1 %cond64_i_i144

]]></Node>
<StgValue><ssdm name="and_ln89_12"/></StgValue>
</operation>

<operation id="888" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:327 %icmp_ln89_32 = icmp_slt  i12 %add_ln89_19, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln89_32"/></StgValue>
</operation>

<operation id="889" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:328 %icmp_ln89_33 = icmp_ult  i12 %add_ln89_19, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln89_33"/></StgValue>
</operation>

<operation id="890" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end56.loopexit_ifconv:334 %icmp_ln89_34 = icmp_eq  i54 %lshr_ln89_2, i54 %lshr_ln89_4

]]></Node>
<StgValue><ssdm name="icmp_ln89_34"/></StgValue>
</operation>

<operation id="891" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:335 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln89_19, i32 11

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="892" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:336 %xor_ln89_22 = xor i1 %tmp_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89_22"/></StgValue>
</operation>

<operation id="893" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:337 %Range2_all_ones_1_i_i173 = select i1 %icmp_ln89_33, i1 %icmp_ln89_34, i1 %xor_ln89_22

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_i_i173"/></StgValue>
</operation>

<operation id="894" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end56.loopexit_ifconv:341 %icmp_ln89_35 = icmp_eq  i54 %lshr_ln89_2, i54 0

]]></Node>
<StgValue><ssdm name="icmp_ln89_35"/></StgValue>
</operation>

<operation id="895" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end56.loopexit_ifconv:343 %icmp_ln89_36 = icmp_eq  i12 %add_ln89_19, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln89_36"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="896" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:133 %sel_tmp2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln89_3, i1 %and_ln89_1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="897" st_id="91" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="17" op_0_bw="17" op_1_bw="2" op_2_bw="17" op_3_bw="2" op_4_bw="17" op_5_bw="2" op_6_bw="17" op_7_bw="17" op_8_bw="2">
<![CDATA[
for.end56.loopexit_ifconv:134 %ref_tmp4_0_i = sparsemux i17 @_ssdm_op_SparseMux.ap_auto.3i17.i17.i2, i2 2, i17 %trunc_ln89_6, i2 1, i17 %add_ln89_6, i2 0, i17 %select_ln89_5, i17 0, i2 %sel_tmp2

]]></Node>
<StgValue><ssdm name="ref_tmp4_0_i"/></StgValue>
</operation>

<operation id="898" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:144 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ref_tmp4_0_i, i32 16

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="899" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:153 %and_ln89_2 = and i1 %tmp_28, i1 %tmp_36

]]></Node>
<StgValue><ssdm name="and_ln89_2"/></StgValue>
</operation>

<operation id="900" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:162 %and_ln89_3 = and i1 %icmp_ln89_13, i1 %xor_ln89_18

]]></Node>
<StgValue><ssdm name="and_ln89_3"/></StgValue>
</operation>

<operation id="901" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:163 %and_ln89_4 = and i1 %Range2_all_ones_1_i_i, i1 %lD_0_i_i

]]></Node>
<StgValue><ssdm name="and_ln89_4"/></StgValue>
</operation>

<operation id="902" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:164 %xor_ln89_1 = xor i1 %lD_0_i_i, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89_1"/></StgValue>
</operation>

<operation id="903" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:166 %and_ln89_5 = and i1 %icmp_ln89_16, i1 %xor_ln89_1

]]></Node>
<StgValue><ssdm name="and_ln89_5"/></StgValue>
</operation>

<operation id="904" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:169 %or_ln89_1 = or i1 %icmp_ln89_18, i1 %xor_ln89_18

]]></Node>
<StgValue><ssdm name="or_ln89_1"/></StgValue>
</operation>

<operation id="905" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:170 %xor_ln89_20 = xor i1 %icmp_ln89_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89_20"/></StgValue>
</operation>

<operation id="906" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:171 %or_ln89_10 = or i1 %tmp_37, i1 %xor_ln89_20

]]></Node>
<StgValue><ssdm name="or_ln89_10"/></StgValue>
</operation>

<operation id="907" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:172 %and_ln89_22 = and i1 %icmp_ln89_17, i1 %or_ln89_10

]]></Node>
<StgValue><ssdm name="and_ln89_22"/></StgValue>
</operation>

<operation id="908" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:173 %sel_tmp = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %and_ln89_3, i1 %and_ln89_22

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="909" st_id="91" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="2" op_6_bw="1" op_7_bw="1" op_8_bw="2">
<![CDATA[
for.end56.loopexit_ifconv:174 %Range1_all_ones_2_i_i = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 %and_ln89_4, i2 1, i1 %lD_0_i_i, i2 0, i1 %xor_ln89_18, i1 0, i2 %sel_tmp

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2_i_i"/></StgValue>
</operation>

<operation id="910" st_id="91" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="2" op_6_bw="1" op_7_bw="1" op_8_bw="2">
<![CDATA[
for.end56.loopexit_ifconv:175 %Range1_all_zeros_2_i_i = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 %and_ln89_5, i2 1, i1 %xor_ln89_1, i2 0, i1 %or_ln89_1, i1 0, i2 %sel_tmp

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2_i_i"/></StgValue>
</operation>

<operation id="911" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:176 %select_ln89_7 = select i1 %carry_1_i_i, i1 %Range1_all_ones_2_i_i, i1 %Range1_all_zeros_2_i_i

]]></Node>
<StgValue><ssdm name="select_ln89_7"/></StgValue>
</operation>

<operation id="912" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:177 %or_ln89_2 = or i1 %tmp_37, i1 %xor_ln89_1

]]></Node>
<StgValue><ssdm name="or_ln89_2"/></StgValue>
</operation>

<operation id="913" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:178 %and_ln89_6 = and i1 %Range2_all_ones_1_i_i, i1 %or_ln89_2

]]></Node>
<StgValue><ssdm name="and_ln89_6"/></StgValue>
</operation>

<operation id="914" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:179 %cond193_i_i = select i1 %carry_1_i_i, i1 %and_ln89_6, i1 %Range1_all_ones_2_i_i

]]></Node>
<StgValue><ssdm name="cond193_i_i"/></StgValue>
</operation>

<operation id="915" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:180 %and_ln89_7 = and i1 %carry_1_i_i, i1 %Range1_all_ones_2_i_i

]]></Node>
<StgValue><ssdm name="and_ln89_7"/></StgValue>
</operation>

<operation id="916" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:181 %xor_ln89_4 = xor i1 %and_ln89_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89_4"/></StgValue>
</operation>

<operation id="917" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:182 %not_icmp_ln89_11184 = xor i1 %icmp_ln89_11, i1 1

]]></Node>
<StgValue><ssdm name="not_icmp_ln89_11184"/></StgValue>
</operation>

<operation id="918" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:183 %deleted_ones_0_i_i = or i1 %cond193_i_i, i1 %not_icmp_ln89_11184

]]></Node>
<StgValue><ssdm name="deleted_ones_0_i_i"/></StgValue>
</operation>

<operation id="919" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:184 %and_ln89_23 = and i1 %icmp_ln89_11, i1 %tmp_28

]]></Node>
<StgValue><ssdm name="and_ln89_23"/></StgValue>
</operation>

<operation id="920" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:185 %sel_tmp1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %not_icmp_ln89_11184, i1 %and_ln89_23

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="921" st_id="91" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="2" op_6_bw="1" op_7_bw="1" op_8_bw="2">
<![CDATA[
for.end56.loopexit_ifconv:186 %neg_src_0_i_i = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 %and_ln89_2, i2 1, i1 %xor_ln89_4, i2 0, i1 0, i1 0, i2 %sel_tmp1

]]></Node>
<StgValue><ssdm name="neg_src_0_i_i"/></StgValue>
</operation>

<operation id="922" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:187 %xor_ln89_5 = xor i1 %select_ln89_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89_5"/></StgValue>
</operation>

<operation id="923" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:188 %and_ln89_24 = and i1 %icmp_ln89_11, i1 %xor_ln89_5

]]></Node>
<StgValue><ssdm name="and_ln89_24"/></StgValue>
</operation>

<operation id="924" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:189 %or_ln89_3 = or i1 %tmp_36, i1 %and_ln89_24

]]></Node>
<StgValue><ssdm name="or_ln89_3"/></StgValue>
</operation>

<operation id="925" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:190 %xor_ln89_6 = xor i1 %tmp_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89_6"/></StgValue>
</operation>

<operation id="926" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:191 %and_ln89_8 = and i1 %or_ln89_3, i1 %xor_ln89_6

]]></Node>
<StgValue><ssdm name="and_ln89_8"/></StgValue>
</operation>

<operation id="927" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:192 %and_ln89_9 = and i1 %tmp_36, i1 %deleted_ones_0_i_i

]]></Node>
<StgValue><ssdm name="and_ln89_9"/></StgValue>
</operation>

<operation id="928" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:193 %xor_ln89_7 = xor i1 %and_ln89_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89_7"/></StgValue>
</operation>

<operation id="929" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:299 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %select_ln89_13, i32 33

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="930" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="34" op_0_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:303 %zext_ln89_14 = zext i1 %and_ln89_12

]]></Node>
<StgValue><ssdm name="zext_ln89_14"/></StgValue>
</operation>

<operation id="931" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:304 %add_ln89_16 = add i34 %select_ln89_13, i34 %zext_ln89_14

]]></Node>
<StgValue><ssdm name="add_ln89_16"/></StgValue>
</operation>

<operation id="932" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:305 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln89_16, i32 33

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="933" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:306 %xor_ln89_8 = xor i1 %tmp_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89_8"/></StgValue>
</operation>

<operation id="934" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:307 %xor_ln89_11 = xor i1 %icmp_ln89_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89_11"/></StgValue>
</operation>

<operation id="935" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:308 %and_ln89_27 = and i1 %icmp_ln89_21, i1 %xor_ln89_11

]]></Node>
<StgValue><ssdm name="and_ln89_27"/></StgValue>
</operation>

<operation id="936" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:309 %sel_tmp4 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln89_22, i1 %and_ln89_27

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="937" st_id="91" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="34" op_0_bw="34" op_1_bw="2" op_2_bw="34" op_3_bw="2" op_4_bw="34" op_5_bw="2" op_6_bw="34" op_7_bw="34" op_8_bw="2">
<![CDATA[
for.end56.loopexit_ifconv:310 %ref_tmp_0_i = sparsemux i34 @_ssdm_op_SparseMux.ap_auto.3i34.i34.i2, i2 2, i34 %trunc_ln89_16, i2 1, i34 %add_ln89_16, i2 0, i34 %select_ln89_14, i34 0, i2 %sel_tmp4

]]></Node>
<StgValue><ssdm name="ref_tmp_0_i"/></StgValue>
</operation>

<operation id="938" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:311 %and_ln89_28 = and i1 %and_ln89_27, i1 %tmp_47

]]></Node>
<StgValue><ssdm name="and_ln89_28"/></StgValue>
</operation>

<operation id="939" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:312 %carry_1_i_i166 = and i1 %and_ln89_28, i1 %xor_ln89_8

]]></Node>
<StgValue><ssdm name="carry_1_i_i166"/></StgValue>
</operation>

<operation id="940" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:320 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %ref_tmp_0_i, i32 33

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="941" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:323 %xor_ln89_21 = xor i1 %tmp_51, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89_21"/></StgValue>
</operation>

<operation id="942" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:338 %and_ln89_14 = and i1 %icmp_ln89_32, i1 %xor_ln89_21

]]></Node>
<StgValue><ssdm name="and_ln89_14"/></StgValue>
</operation>

<operation id="943" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:339 %and_ln89_15 = and i1 %Range2_all_ones_1_i_i173, i1 %lD_0_i_i168

]]></Node>
<StgValue><ssdm name="and_ln89_15"/></StgValue>
</operation>

<operation id="944" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:340 %xor_ln89_9 = xor i1 %lD_0_i_i168, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89_9"/></StgValue>
</operation>

<operation id="945" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:342 %and_ln89_16 = and i1 %icmp_ln89_35, i1 %xor_ln89_9

]]></Node>
<StgValue><ssdm name="and_ln89_16"/></StgValue>
</operation>

<operation id="946" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:345 %or_ln89_6 = or i1 %icmp_ln89_37, i1 %xor_ln89_21

]]></Node>
<StgValue><ssdm name="or_ln89_6"/></StgValue>
</operation>

<operation id="947" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:346 %xor_ln89_23 = xor i1 %icmp_ln89_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89_23"/></StgValue>
</operation>

<operation id="948" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:347 %or_ln89_11 = or i1 %tmp_51, i1 %xor_ln89_23

]]></Node>
<StgValue><ssdm name="or_ln89_11"/></StgValue>
</operation>

<operation id="949" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:348 %and_ln89_29 = and i1 %icmp_ln89_36, i1 %or_ln89_11

]]></Node>
<StgValue><ssdm name="and_ln89_29"/></StgValue>
</operation>

<operation id="950" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:349 %sel_tmp5 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %and_ln89_14, i1 %and_ln89_29

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="951" st_id="91" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="2" op_6_bw="1" op_7_bw="1" op_8_bw="2">
<![CDATA[
for.end56.loopexit_ifconv:350 %Range1_all_ones_2_i_i1 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 %and_ln89_15, i2 1, i1 %lD_0_i_i168, i2 0, i1 %xor_ln89_21, i1 0, i2 %sel_tmp5

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2_i_i1"/></StgValue>
</operation>

<operation id="952" st_id="91" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="2" op_6_bw="1" op_7_bw="1" op_8_bw="2">
<![CDATA[
for.end56.loopexit_ifconv:351 %Range1_all_zeros_2_i_i1 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 %and_ln89_16, i2 1, i1 %xor_ln89_9, i2 0, i1 %or_ln89_6, i1 0, i2 %sel_tmp5

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2_i_i1"/></StgValue>
</operation>

<operation id="953" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:353 %or_ln89_7 = or i1 %tmp_51, i1 %xor_ln89_9

]]></Node>
<StgValue><ssdm name="or_ln89_7"/></StgValue>
</operation>

<operation id="954" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:354 %and_ln89_17 = and i1 %Range2_all_ones_1_i_i173, i1 %or_ln89_7

]]></Node>
<StgValue><ssdm name="and_ln89_17"/></StgValue>
</operation>

<operation id="955" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:355 %cond192_i_i = select i1 %carry_1_i_i166, i1 %and_ln89_17, i1 %Range1_all_ones_2_i_i1

]]></Node>
<StgValue><ssdm name="cond192_i_i"/></StgValue>
</operation>

<operation id="956" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:358 %not_icmp_ln89_33196 = xor i1 %icmp_ln89_30, i1 1

]]></Node>
<StgValue><ssdm name="not_icmp_ln89_33196"/></StgValue>
</operation>

<operation id="957" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:359 %deleted_ones_0_i_i185 = or i1 %cond192_i_i, i1 %not_icmp_ln89_33196

]]></Node>
<StgValue><ssdm name="deleted_ones_0_i_i185"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="958" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:194 %and_ln89_10 = and i1 %neg_src_0_i_i, i1 %xor_ln89_7

]]></Node>
<StgValue><ssdm name="and_ln89_10"/></StgValue>
</operation>

<operation id="959" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:195 %or_ln89_4 = or i1 %and_ln89_10, i1 %and_ln89_8

]]></Node>
<StgValue><ssdm name="or_ln89_4"/></StgValue>
</operation>

<operation id="960" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.end56.loopexit_ifconv:196 %select_ln89_8 = select i1 %and_ln89_8, i17 65535, i17 65536

]]></Node>
<StgValue><ssdm name="select_ln89_8"/></StgValue>
</operation>

<operation id="961" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:197 %xor_ln89_10 = xor i1 %icmp_ln89_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89_10"/></StgValue>
</operation>

<operation id="962" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:198 %and_ln89_25 = and i1 %or_ln89_4, i1 %xor_ln89_10

]]></Node>
<StgValue><ssdm name="and_ln89_25"/></StgValue>
</operation>

<operation id="963" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:199 %and_ln89_26 = and i1 %and_ln89_25, i1 %icmp_ln89_10

]]></Node>
<StgValue><ssdm name="and_ln89_26"/></StgValue>
</operation>

<operation id="964" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:200 %sel_tmp3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln89_1, i1 %and_ln89_26

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="965" st_id="92" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="17" op_0_bw="17" op_1_bw="2" op_2_bw="17" op_3_bw="2" op_4_bw="17" op_5_bw="2" op_6_bw="17" op_7_bw="17" op_8_bw="2">
<![CDATA[
for.end56.loopexit_ifconv:201 %ref_tmp4_4_i = sparsemux i17 @_ssdm_op_SparseMux.ap_auto.3i17.i17.i2, i2 2, i17 0, i2 1, i17 %select_ln89_8, i2 0, i17 %ref_tmp4_0_i, i17 0, i2 %sel_tmp3

]]></Node>
<StgValue><ssdm name="ref_tmp4_4_i"/></StgValue>
</operation>

<operation id="966" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="34" op_0_bw="34" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.end56.loopexit_ifconv:202 %new_L_diag_re = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i17.i17, i17 %ref_tmp4_4_i, i17 0

]]></Node>
<StgValue><ssdm name="new_L_diag_re"/></StgValue>
</operation>

<operation id="967" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:203 %storemerge_i240 = select i1 %tmp_24, i34 0, i34 %new_L_diag_re

]]></Node>
<StgValue><ssdm name="storemerge_i240"/></StgValue>
</operation>

<operation id="968" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:205 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %storemerge_i240, i32 33

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="969" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="16" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:206 %trunc_ln59_5 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %storemerge_i240, i32 17, i32 32

]]></Node>
<StgValue><ssdm name="trunc_ln59_5"/></StgValue>
</operation>

<operation id="970" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:207 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %storemerge_i240, i32 16

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="971" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:208 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %storemerge_i240, i32 32

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="972" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:209 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %storemerge_i240, i32 17

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="973" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:210 %and_ln59_7 = and i1 %tmp_42, i1 %tmp_40

]]></Node>
<StgValue><ssdm name="and_ln59_7"/></StgValue>
</operation>

<operation id="974" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:211 %zext_ln59_3 = zext i1 %and_ln59_7

]]></Node>
<StgValue><ssdm name="zext_ln59_3"/></StgValue>
</operation>

<operation id="975" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end56.loopexit_ifconv:212 %add_ln59_3 = add i16 %trunc_ln59_5, i16 %zext_ln59_3

]]></Node>
<StgValue><ssdm name="add_ln59_3"/></StgValue>
</operation>

<operation id="976" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:213 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln59_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="977" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:329 %and_ln89_13 = and i1 %tmp_45, i1 %tmp_50

]]></Node>
<StgValue><ssdm name="and_ln89_13"/></StgValue>
</operation>

<operation id="978" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:352 %select_ln89_16 = select i1 %carry_1_i_i166, i1 %Range1_all_ones_2_i_i1, i1 %Range1_all_zeros_2_i_i1

]]></Node>
<StgValue><ssdm name="select_ln89_16"/></StgValue>
</operation>

<operation id="979" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:356 %and_ln89_18 = and i1 %carry_1_i_i166, i1 %Range1_all_ones_2_i_i1

]]></Node>
<StgValue><ssdm name="and_ln89_18"/></StgValue>
</operation>

<operation id="980" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:357 %xor_ln89_12 = xor i1 %and_ln89_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89_12"/></StgValue>
</operation>

<operation id="981" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:360 %and_ln89_30 = and i1 %icmp_ln89_30, i1 %tmp_45

]]></Node>
<StgValue><ssdm name="and_ln89_30"/></StgValue>
</operation>

<operation id="982" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:361 %sel_tmp6 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %not_icmp_ln89_33196, i1 %and_ln89_30

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="983" st_id="92" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="2" op_6_bw="1" op_7_bw="1" op_8_bw="2">
<![CDATA[
for.end56.loopexit_ifconv:362 %neg_src_0_i_i1 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 %and_ln89_13, i2 1, i1 %xor_ln89_12, i2 0, i1 0, i1 0, i2 %sel_tmp6

]]></Node>
<StgValue><ssdm name="neg_src_0_i_i1"/></StgValue>
</operation>

<operation id="984" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:363 %xor_ln89_16 = xor i1 %select_ln89_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89_16"/></StgValue>
</operation>

<operation id="985" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:364 %and_ln89_31 = and i1 %icmp_ln89_30, i1 %xor_ln89_16

]]></Node>
<StgValue><ssdm name="and_ln89_31"/></StgValue>
</operation>

<operation id="986" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:365 %or_ln89_8 = or i1 %tmp_50, i1 %and_ln89_31

]]></Node>
<StgValue><ssdm name="or_ln89_8"/></StgValue>
</operation>

<operation id="987" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:366 %xor_ln89_14 = xor i1 %tmp_45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89_14"/></StgValue>
</operation>

<operation id="988" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:367 %and_ln89_19 = and i1 %or_ln89_8, i1 %xor_ln89_14

]]></Node>
<StgValue><ssdm name="and_ln89_19"/></StgValue>
</operation>

<operation id="989" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:368 %and_ln89_20 = and i1 %tmp_50, i1 %deleted_ones_0_i_i185

]]></Node>
<StgValue><ssdm name="and_ln89_20"/></StgValue>
</operation>

<operation id="990" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:369 %xor_ln89_15 = xor i1 %and_ln89_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89_15"/></StgValue>
</operation>

<operation id="991" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:370 %and_ln89_21 = and i1 %neg_src_0_i_i1, i1 %xor_ln89_15

]]></Node>
<StgValue><ssdm name="and_ln89_21"/></StgValue>
</operation>

<operation id="992" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:371 %or_ln89_9 = or i1 %and_ln89_21, i1 %and_ln89_19

]]></Node>
<StgValue><ssdm name="or_ln89_9"/></StgValue>
</operation>

<operation id="993" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:372 %select_ln89_17 = select i1 %and_ln89_19, i34 8589934591, i34 8589934592

]]></Node>
<StgValue><ssdm name="select_ln89_17"/></StgValue>
</operation>

<operation id="994" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:373 %xor_ln89_17 = xor i1 %icmp_ln89_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89_17"/></StgValue>
</operation>

<operation id="995" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:374 %and_ln89_32 = and i1 %or_ln89_9, i1 %xor_ln89_17

]]></Node>
<StgValue><ssdm name="and_ln89_32"/></StgValue>
</operation>

<operation id="996" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:375 %and_ln89_33 = and i1 %and_ln89_32, i1 %icmp_ln89_29

]]></Node>
<StgValue><ssdm name="and_ln89_33"/></StgValue>
</operation>

<operation id="997" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:376 %sel_tmp7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln89_20, i1 %and_ln89_33

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="998" st_id="92" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="34" op_0_bw="34" op_1_bw="2" op_2_bw="34" op_3_bw="2" op_4_bw="34" op_5_bw="2" op_6_bw="34" op_7_bw="34" op_8_bw="2">
<![CDATA[
for.end56.loopexit_ifconv:377 %sqrt_res = sparsemux i34 @_ssdm_op_SparseMux.ap_auto.3i34.i34.i2, i2 2, i34 0, i2 1, i34 %select_ln89_17, i2 0, i34 %ref_tmp_0_i, i34 0, i2 %sel_tmp7

]]></Node>
<StgValue><ssdm name="sqrt_res"/></StgValue>
</operation>

<operation id="999" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="15" op_0_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:381 %trunc_ln267 = trunc i34 %sqrt_res

]]></Node>
<StgValue><ssdm name="trunc_ln267"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1000" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:214 %xor_ln59_5 = xor i1 %tmp_43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_5"/></StgValue>
</operation>

<operation id="1001" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:215 %and_ln59_14 = and i1 %tmp_41, i1 %xor_ln59_5

]]></Node>
<StgValue><ssdm name="and_ln59_14"/></StgValue>
</operation>

<operation id="1002" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:216 %xor_ln59_14 = xor i1 %tmp_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_14"/></StgValue>
</operation>

<operation id="1003" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:217 %select_ln59_5 = select i1 %and_ln59_14, i1 %tmp_39, i1 %xor_ln59_14

]]></Node>
<StgValue><ssdm name="select_ln59_5"/></StgValue>
</operation>

<operation id="1004" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:218 %select_ln59_7 = select i1 %and_ln59_14, i1 %xor_ln59_14, i1 %tmp_39

]]></Node>
<StgValue><ssdm name="select_ln59_7"/></StgValue>
</operation>

<operation id="1005" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:219 %xor_ln59_19 = xor i1 %tmp_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_19"/></StgValue>
</operation>

<operation id="1006" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:220 %or_ln59_18 = or i1 %tmp_43, i1 %xor_ln59_19

]]></Node>
<StgValue><ssdm name="or_ln59_18"/></StgValue>
</operation>

<operation id="1007" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:221 %xor_ln59_20 = xor i1 %select_ln59_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_20"/></StgValue>
</operation>

<operation id="1008" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:222 %or_ln59_19 = or i1 %tmp_43, i1 %xor_ln59_20

]]></Node>
<StgValue><ssdm name="or_ln59_19"/></StgValue>
</operation>

<operation id="1009" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:223 %and_ln59_20 = and i1 %or_ln59_19, i1 %xor_ln59_14

]]></Node>
<StgValue><ssdm name="and_ln59_20"/></StgValue>
</operation>

<operation id="1010" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:224 %and_ln59_24 = and i1 %tmp_43, i1 %select_ln59_7

]]></Node>
<StgValue><ssdm name="and_ln59_24"/></StgValue>
</operation>

<operation id="1011" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:225 %xor_ln59_21 = xor i1 %and_ln59_24, i1 %or_ln59_18

]]></Node>
<StgValue><ssdm name="xor_ln59_21"/></StgValue>
</operation>

<operation id="1012" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:226 %and_ln59_25 = and i1 %xor_ln59_21, i1 %tmp_39

]]></Node>
<StgValue><ssdm name="and_ln59_25"/></StgValue>
</operation>

<operation id="1013" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end56.loopexit_ifconv:227 %select_ln59_11 = select i1 %and_ln59_20, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln59_11"/></StgValue>
</operation>

<operation id="1014" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:228 %or_ln59_20 = or i1 %and_ln59_20, i1 %and_ln59_25

]]></Node>
<StgValue><ssdm name="or_ln59_20"/></StgValue>
</operation>

<operation id="1015" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end56.loopexit_ifconv:229 %tmp2_re_23 = select i1 %or_ln59_20, i16 %select_ln59_11, i16 %add_ln59_3

]]></Node>
<StgValue><ssdm name="tmp2_re_23"/></StgValue>
</operation>

<operation id="1016" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:378 %trunc_ln4 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %sqrt_res, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="1017" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="19" op_0_bw="18">
<![CDATA[
for.end56.loopexit_ifconv:379 %sext_ln267 = sext i18 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln267"/></StgValue>
</operation>

<operation id="1018" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:380 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %sqrt_res, i32 15

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1019" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.end56.loopexit_ifconv:382 %icmp_ln267 = icmp_ne  i15 %trunc_ln267, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln267"/></StgValue>
</operation>

<operation id="1020" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:383 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %sqrt_res, i32 16

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1021" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:384 %or_ln267 = or i1 %tmp_54, i1 %icmp_ln267

]]></Node>
<StgValue><ssdm name="or_ln267"/></StgValue>
</operation>

<operation id="1022" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:385 %and_ln267 = and i1 %or_ln267, i1 %tmp_53

]]></Node>
<StgValue><ssdm name="and_ln267"/></StgValue>
</operation>

<operation id="1023" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="19" op_0_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:386 %zext_ln267 = zext i1 %and_ln267

]]></Node>
<StgValue><ssdm name="zext_ln267"/></StgValue>
</operation>

<operation id="1024" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.end56.loopexit_ifconv:387 %sqrt_res_cast = add i19 %sext_ln267, i19 %zext_ln267

]]></Node>
<StgValue><ssdm name="sqrt_res_cast"/></StgValue>
</operation>

<operation id="1025" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
for.end56.loopexit_ifconv:402 %store_ln84 = store i16 %tmp2_re_23, i4 %this_re_1

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1026" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="34" op_0_bw="19">
<![CDATA[
for.end56.loopexit_ifconv:388 %sext_ln269 = sext i19 %sqrt_res_cast

]]></Node>
<StgValue><ssdm name="sext_ln269"/></StgValue>
</operation>

<operation id="1027" st_id="94" stage="38" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1028" st_id="95" stage="37" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1029" st_id="96" stage="36" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1030" st_id="97" stage="35" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1031" st_id="98" stage="34" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1032" st_id="99" stage="33" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1033" st_id="100" stage="32" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1034" st_id="101" stage="31" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1035" st_id="102" stage="30" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1036" st_id="103" stage="29" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1037" st_id="104" stage="28" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1038" st_id="105" stage="27" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1039" st_id="106" stage="26" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1040" st_id="107" stage="25" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1041" st_id="108" stage="24" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1042" st_id="109" stage="23" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1043" st_id="110" stage="22" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1044" st_id="111" stage="21" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1045" st_id="112" stage="20" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1046" st_id="113" stage="19" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1047" st_id="114" stage="18" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1048" st_id="115" stage="17" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1049" st_id="116" stage="16" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1050" st_id="117" stage="15" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1051" st_id="118" stage="14" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1052" st_id="119" stage="13" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1053" st_id="120" stage="12" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1054" st_id="121" stage="11" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1055" st_id="122" stage="10" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1056" st_id="123" stage="9" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1057" st_id="124" stage="8" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1058" st_id="125" stage="7" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1059" st_id="126" stage="6" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1060" st_id="127" stage="5" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1061" st_id="128" stage="4" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1062" st_id="129" stage="3" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1063" st_id="130" stage="2" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1064" st_id="131" stage="1" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:389 %sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269

]]></Node>
<StgValue><ssdm name="sdiv_ln269"/></StgValue>
</operation>

<operation id="1065" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:390 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %sdiv_ln269, i32 33

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1066" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="33" op_0_bw="34">
<![CDATA[
for.end56.loopexit_ifconv:391 %trunc_ln269 = trunc i34 %sdiv_ln269

]]></Node>
<StgValue><ssdm name="trunc_ln269"/></StgValue>
</operation>

<operation id="1067" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
for.end56.loopexit_ifconv:392 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %sdiv_ln269, i32 32

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1068" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:393 %xor_ln269 = xor i1 %tmp_55, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln269"/></StgValue>
</operation>

<operation id="1069" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:394 %and_ln269 = and i1 %tmp_56, i1 %xor_ln269

]]></Node>
<StgValue><ssdm name="and_ln269"/></StgValue>
</operation>

<operation id="1070" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
for.end56.loopexit_ifconv:395 %select_ln269 = select i1 %and_ln269, i33 4294967295, i33 4294967296

]]></Node>
<StgValue><ssdm name="select_ln269"/></StgValue>
</operation>

<operation id="1071" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end56.loopexit_ifconv:396 %xor_ln269_1 = xor i1 %tmp_56, i1 %tmp_55

]]></Node>
<StgValue><ssdm name="xor_ln269_1"/></StgValue>
</operation>

<operation id="1072" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
for.end56.loopexit_ifconv:397 %new_L_diag_recip = select i1 %xor_ln269_1, i33 %select_ln269, i33 %trunc_ln269

]]></Node>
<StgValue><ssdm name="new_L_diag_recip"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1073" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="33" op_0_bw="33">
<![CDATA[
for.end56.loopexit_ifconv:1 %diag_internal_load = load i33 %diag_internal

]]></Node>
<StgValue><ssdm name="diag_internal_load"/></StgValue>
</operation>

<operation id="1074" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="33" op_0_bw="33">
<![CDATA[
for.end56.loopexit_ifconv:2 %diag_internal_1_load = load i33 %diag_internal_1

]]></Node>
<StgValue><ssdm name="diag_internal_1_load"/></StgValue>
</operation>

<operation id="1075" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end56.loopexit_ifconv:398 %icmp_ln514 = icmp_eq  i2 %i_1, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln514"/></StgValue>
</operation>

<operation id="1076" st_id="132" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
for.end56.loopexit_ifconv:399 %diag_internal_4 = select i1 %icmp_ln514, i33 %new_L_diag_recip, i33 %diag_internal_1_load

]]></Node>
<StgValue><ssdm name="diag_internal_4"/></StgValue>
</operation>

<operation id="1077" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end56.loopexit_ifconv:400 %icmp_ln514_1 = icmp_eq  i2 %i_1, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln514_1"/></StgValue>
</operation>

<operation id="1078" st_id="132" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
for.end56.loopexit_ifconv:401 %diag_internal_3 = select i1 %icmp_ln514_1, i33 %new_L_diag_recip, i33 %diag_internal_load

]]></Node>
<StgValue><ssdm name="diag_internal_3"/></StgValue>
</operation>

<operation id="1079" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
for.end56.loopexit_ifconv:404 %store_ln431 = store i33 %diag_internal_4, i33 %diag_internal_1

]]></Node>
<StgValue><ssdm name="store_ln431"/></StgValue>
</operation>

<operation id="1080" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
for.end56.loopexit_ifconv:405 %store_ln431 = store i33 %diag_internal_3, i33 %diag_internal

]]></Node>
<StgValue><ssdm name="store_ln431"/></StgValue>
</operation>

<operation id="1081" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0">
<![CDATA[
for.end56.loopexit_ifconv:408 %br_ln449 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln449"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
