<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIInstrInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;18.1.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">SIInstrInfo.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="SIInstrInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- SIInstrInfo.cpp - SI Instruction Information  ----------------------===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// SI Implementation of TargetInstrInfo.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="SIInstrInfo_8h.html">SIInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="GCNHazardRecognizer_8h.html">GCNHazardRecognizer.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="GCNSubtarget_8h.html">GCNSubtarget.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUBaseInfo_8h.html">Utils/AMDGPUBaseInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="ValueTracking_8h.html">llvm/Analysis/ValueTracking.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="GenericMachineInstrs_8h.html">llvm/CodeGen/GlobalISel/GenericMachineInstrs.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="LiveIntervals_8h.html">llvm/CodeGen/LiveIntervals.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="LiveVariables_8h.html">llvm/CodeGen/LiveVariables.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="MachineDominators_8h.html">llvm/CodeGen/MachineDominators.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="MachineScheduler_8h.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="RegisterScavenging_8h.html">llvm/CodeGen/RegisterScavenging.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAG_8h.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#include &quot;<a class="code" href="DiagnosticInfo_8h.html">llvm/IR/DiagnosticInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#include &quot;llvm/IR/IntrinsicsAMDGPU.h&quot;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#include &quot;<a class="code" href="MCContext_8h.html">llvm/MC/MCContext.h</a>&quot;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#include &quot;<a class="code" href="llvm_2Target_2TargetMachine_8h.html">llvm/Target/TargetMachine.h</a>&quot;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   38</a></span><span class="preprocessor">#define DEBUG_TYPE &quot;si-instr-info&quot;</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a5d99008fb7e5cdc4774786d0743a2c4f">   40</a></span><span class="preprocessor">#define GET_INSTRINFO_CTOR_DTOR</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#include &quot;AMDGPUGenInstrInfo.inc&quot;</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="keyword">namespace </span>AMDGPU {</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a35fa4e84a0ceacbad18c9b940b0211c1">   45</a></span><span class="preprocessor">#define GET_D16ImageDimIntrinsics_IMPL</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a60851e0d8a34ad8607541b9d7c7b8455">   46</a></span><span class="preprocessor">#define GET_ImageDimIntrinsicTable_IMPL</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a6a5902610578523cb497f1875fe6bcb0">   47</a></span><span class="preprocessor">#define GET_RsrcIntrinsics_IMPL</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#include &quot;AMDGPUGenSearchableTables.inc&quot;</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>}</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>}</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">// Must be at least 4 to be able to branch over minimum unconditional branch</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">// code. This is only for making it possible to write reasonably small tests for</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">// long branches.</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a8a8d5237b21cadc5584ca3d8a2c07966">   57</a></span><a class="code hl_variable" href="SIInstrInfo_8cpp.html#a8a8d5237b21cadc5584ca3d8a2c07966">BranchOffsetBits</a>(<span class="stringliteral">&quot;amdgpu-s-branch-bits&quot;</span>, <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40ab81f279502bb9ca74e6629cfb62844be">cl::ReallyHidden</a>, <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(16),</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>                 <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Restrict range of branch instructions (DEBUG)&quot;</span>));</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a0659d4ea243fea474f4fa0a359197710">   60</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code hl_variable" href="SIInstrInfo_8cpp.html#a0659d4ea243fea474f4fa0a359197710">Fix16BitCopies</a>(</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>  <span class="stringliteral">&quot;amdgpu-fix-16-bit-physreg-copies&quot;</span>,</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>  <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Fix copies between 32 and 16 bit registers by extending to 32 bit&quot;</span>),</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(<span class="keyword">true</span>),</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40ab81f279502bb9ca74e6629cfb62844be">cl::ReallyHidden</a>);</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#afe40d3ac1550829e52891bb120130ef5">   66</a></span><a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#afe40d3ac1550829e52891bb120130ef5">SIInstrInfo::SIInstrInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST)</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  : <a class="code hl_class" href="classAMDGPUGenInstrInfo.html">AMDGPUGenInstrInfo</a>(AMDGPU::ADJCALLSTACKUP, AMDGPU::ADJCALLSTACKDOWN),</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    RI(ST), ST(ST) {</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  SchedModel.<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#ab357b39c47df52a19882a831feda1b6f">init</a>(&amp;ST);</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>}</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">// TargetInstrInfo callbacks</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#ae6e6e83717666f42581170b4599cd238">   76</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#ae6e6e83717666f42581170b4599cd238">getNumOperandsNoGlue</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_class" href="classNode.html">Node</a>) {</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  <span class="keywordtype">unsigned</span> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = <a class="code hl_class" href="classNode.html">Node</a>-&gt;getNumOperands();</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  <span class="keywordflow">while</span> (<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> &amp;&amp; <a class="code hl_class" href="classNode.html">Node</a>-&gt;getOperand(<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> - 1).getValueType() == MVT::Glue)</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    --<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  <span class="keywordflow">return</span> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>}</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"></span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">/// Returns true if both nodes have the same value for the given</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">///        operand \p Op, or if both nodes do not have this operand.</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a99ae43a8879de19170e80277b5c54b88">   85</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a99ae43a8879de19170e80277b5c54b88">nodesHaveSameOperandValue</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *N0, <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a>* N1, <span class="keywordtype">unsigned</span> <a class="code hl_namespace" href="namespaceOpName.html">OpName</a>) {</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  <span class="keywordtype">unsigned</span> Opc0 = N0-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>();</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <span class="keywordtype">unsigned</span> Opc1 = N1-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>();</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  <span class="keywordtype">int</span> Op0Idx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc0, <a class="code hl_namespace" href="namespaceOpName.html">OpName</a>);</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>  <span class="keywordtype">int</span> Op1Idx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc1, <a class="code hl_namespace" href="namespaceOpName.html">OpName</a>);</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  <span class="keywordflow">if</span> (Op0Idx == -1 &amp;&amp; Op1Idx == -1)</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  <span class="keywordflow">if</span> ((Op0Idx == -1 &amp;&amp; Op1Idx != -1) ||</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>      (Op1Idx == -1 &amp;&amp; Op0Idx != -1))</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  <span class="comment">// getNamedOperandIdx returns the index for the MachineInstr&#39;s operands,</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  <span class="comment">// which includes the result as the first operand. We are indexing into the</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  <span class="comment">// MachineSDNode&#39;s operands, so we need to skip the result operand to get</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  <span class="comment">// the real index.</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>  --Op0Idx;</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  --Op1Idx;</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  <span class="keywordflow">return</span> N0-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">getOperand</a>(Op0Idx) == N1-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">getOperand</a>(Op1Idx);</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>}</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#aee8dc206a90191cd9b5a7ad2fbbead3d">  110</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#aee8dc206a90191cd9b5a7ad2fbbead3d">canRemat</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#afe1b887d2fad2d25f93580c261fea3a9">SIInstrInfo::isVOP1</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) || <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a323a96a23d09892cc1b252bf1cba2732">SIInstrInfo::isVOP2</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) ||</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>      <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0aab14aaa9761a9af59b094090851ca3">SIInstrInfo::isVOP3</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) || <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a3295a9f4a742f69dfa4d7bb91cced3a9">SIInstrInfo::isSDWA</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) ||</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>      <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a2d7ac7b1dd9a9e4ae81fb54010f324f9">SIInstrInfo::isSALU</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">SIInstrInfo::isSMRD</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    <span class="keywordflow">return</span> !<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands_empty() &amp;&amp;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>           <a class="code hl_function" href="namespacellvm.html#a0d10fe510ced2849a8074fe81e5d04ce">llvm::all_of</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands(), [](<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO) {</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>             return MMO-&gt;isLoad() &amp;&amp; MMO-&gt;isInvariant();</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>           });</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>  }</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>}</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a64e3c3928f613445e6a6c1f3b1073744">  127</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a64e3c3928f613445e6a6c1f3b1073744">SIInstrInfo::isReallyTriviallyReMaterializable</a>(</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="SIInstrInfo_8cpp.html#aee8dc206a90191cd9b5a7ad2fbbead3d">canRemat</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>    <span class="comment">// Normally VALU use of exec would block the rematerialization, but that</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>    <span class="comment">// is OK in this case to have an implicit exec read as all VALU do.</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    <span class="comment">// We really want all of the generic logic for this except for this.</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <span class="comment">// Another potential implicit use is mode register. The core logic of</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    <span class="comment">// the RA will not attempt rematerialization if mode is set anywhere</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>    <span class="comment">// in the function, otherwise it is safe since mode is not changed.</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>    <span class="comment">// There is difference to generic method which does not allow</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>    <span class="comment">// rematerialization if there are virtual register uses. We allow this,</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>    <span class="comment">// therefore this method includes SOP instructions as well.</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.hasImplicitDef() &amp;&amp;</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>        <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumImplicitOperands() == <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().implicit_uses().size() &amp;&amp;</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>        !<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.mayRaiseFPException())</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>  }</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ab671544f7af287b25a5e612f6e919975">TargetInstrInfo::isReallyTriviallyReMaterializable</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>}</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">// Returns true if the scalar result of a VALU instruction depends on exec.</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a70e16ebf8bd9b6d4b89331190206e635">  152</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a70e16ebf8bd9b6d4b89331190206e635">resultDependsOnExec</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>  <span class="comment">// Ignore comparisons which are only used masked with exec.</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>  <span class="comment">// This allows some hoisting/sinking of VALU comparisons.</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCompare()) {</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent()-&gt;getRegInfo();</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>    <span class="keywordflow">if</span> (!DstReg.<a class="code hl_function" href="classllvm_1_1Register.html#ab203bbcbc320180b1da9e9a92ee0c784">isVirtual</a>())</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1Use.html">Use</a> : <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.use_nodbg_instructions(DstReg)) {</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>      <span class="keywordflow">switch</span> (<a class="code hl_class" href="classllvm_1_1Use.html">Use</a>.getOpcode()) {</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>      <span class="keywordflow">case</span> AMDGPU::S_AND_SAVEEXEC_B32:</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>      <span class="keywordflow">case</span> AMDGPU::S_AND_SAVEEXEC_B64:</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>      <span class="keywordflow">case</span> AMDGPU::S_AND_B32:</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>      <span class="keywordflow">case</span> AMDGPU::S_AND_B64:</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>        <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1Use.html">Use</a>.readsRegister(AMDGPU::EXEC))</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>          <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>      }</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>    }</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  }</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <span class="keywordflow">case</span> AMDGPU::V_READFIRSTLANE_B32:</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>  }</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>}</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a857ec99c61bfc201bb60525234551102">  187</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a857ec99c61bfc201bb60525234551102">SIInstrInfo::isIgnorableUse</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  <span class="comment">// Any implicit use of exec by VALU is not a real register read.</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>  <span class="keywordflow">return</span> MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AMDGPU::EXEC &amp;&amp; MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>() &amp;&amp;</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>         <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ade8d533000b775c514d9ac189b66c3a5">isVALU</a>(*MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>()) &amp;&amp; !<a class="code hl_function" href="SIInstrInfo_8cpp.html#a70e16ebf8bd9b6d4b89331190206e635">resultDependsOnExec</a>(*MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>());</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>}</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aeddbadaf9b53e5eee3dade2e9cd3512d">  193</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#aeddbadaf9b53e5eee3dade2e9cd3512d">SIInstrInfo::isSafeToSink</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>                               <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *SuccToSinkTo,</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>                               <a class="code hl_class" href="classllvm_1_1GenericCycleInfo.html">MachineCycleInfo</a> *CI)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  <span class="comment">// Allow sinking if MI edits lane mask (divergent i1 in sgpr).</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::SI_IF_BREAK)</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getMF()-&gt;getRegInfo();</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <span class="comment">// Check if sinking of MI would create temporal divergent use.</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> : <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.uses()) {</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.isReg() &amp;&amp; <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.getReg().isVirtual() &amp;&amp;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>        RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.getReg()))) {</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SgprDef = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.getReg());</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>      <span class="comment">// SgprDef defined inside cycle</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>      <a class="code hl_class" href="classllvm_1_1GenericCycle.html">MachineCycle</a> *FromCycle = CI-&gt;<a class="code hl_function" href="classllvm_1_1GenericCycleInfo.html#affe3d364d20f96ecf084548127e37ab8">getCycle</a>(SgprDef-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>());</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>      <span class="keywordflow">if</span> (FromCycle == <span class="keyword">nullptr</span>)</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>      <a class="code hl_class" href="classllvm_1_1GenericCycle.html">MachineCycle</a> *ToCycle = CI-&gt;<a class="code hl_function" href="classllvm_1_1GenericCycleInfo.html#affe3d364d20f96ecf084548127e37ab8">getCycle</a>(SuccToSinkTo);</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>      <span class="comment">// Check if there is a FromCycle that contains SgprDef&#39;s basic block but</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>      <span class="comment">// does not contain SuccToSinkTo and also has divergent exit condition.</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>      <span class="keywordflow">while</span> (FromCycle &amp;&amp; !FromCycle-&gt;<a class="code hl_function" href="classllvm_1_1GenericCycle.html#aaacae7a4847ee9e5021fdbcdddd8bffb">contains</a>(ToCycle)) {</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>        <span class="comment">// After structurize-cfg, there should be exactly one cycle exit.</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>        <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineBasicBlock *, 1&gt;</a> ExitBlocks;</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>        FromCycle-&gt;<a class="code hl_function" href="classllvm_1_1GenericCycle.html#a9e635b2c582b6500e2c79faf06360ca2">getExitBlocks</a>(ExitBlocks);</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ExitBlocks.<a class="code hl_function" href="classllvm_1_1SmallVectorBase.html#adfb79daedf5d5b469756b95066752b38">size</a>() == 1);</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ExitBlocks[0]-&gt;getSinglePredecessor());</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>        <span class="comment">// FromCycle has divergent exit condition.</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>        <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ac5ef91f370e4eb770203cf33a176616a">hasDivergentBranch</a>(ExitBlocks[0]-&gt;getSinglePredecessor())) {</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>        }</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>        FromCycle = FromCycle-&gt;<a class="code hl_function" href="classllvm_1_1GenericCycle.html#ad77d36615fa8aaf293c745a472af6e50">getParentCycle</a>();</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>      }</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>    }</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>  }</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span> </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>}</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a09ed4b8df3900d37518583f29bbb0144">  235</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a09ed4b8df3900d37518583f29bbb0144">SIInstrInfo::areLoadsFromSameBasePtr</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *Load0, <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *Load1,</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>                                          int64_t &amp;Offset0,</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>                                          int64_t &amp;Offset1)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  <span class="keywordflow">if</span> (!Load0-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">isMachineOpcode</a>() || !Load1-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">isMachineOpcode</a>())</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  <span class="keywordtype">unsigned</span> Opc0 = Load0-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>();</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  <span class="keywordtype">unsigned</span> Opc1 = Load1-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>();</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  <span class="comment">// Make sure both are actually loads.</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opc0).mayLoad() || !<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opc1).mayLoad())</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  <span class="comment">// A mayLoad instruction without a def is not a load. Likely a prefetch.</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opc0).getNumDefs() || !<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opc1).getNumDefs())</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a08b60e6be6801b1f90d723990ef68009">isDS</a>(Opc0) &amp;&amp; <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a08b60e6be6801b1f90d723990ef68009">isDS</a>(Opc1)) {</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>    <span class="comment">// FIXME: Handle this case:</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="SIInstrInfo_8cpp.html#ae6e6e83717666f42581170b4599cd238">getNumOperandsNoGlue</a>(Load0) != <a class="code hl_function" href="SIInstrInfo_8cpp.html#ae6e6e83717666f42581170b4599cd238">getNumOperandsNoGlue</a>(Load1))</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span> </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>    <span class="comment">// Check base reg.</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>    <span class="keywordflow">if</span> (Load0-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">getOperand</a>(0) != Load1-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">getOperand</a>(0))</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span> </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>    <span class="comment">// Skip read2 / write2 variants for simplicity.</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>    <span class="comment">// TODO: We should report true if the used offsets are adjacent (excluded</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>    <span class="comment">// st64 versions).</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>    <span class="keywordtype">int</span> Offset0Idx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc0, AMDGPU::OpName::offset);</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>    <span class="keywordtype">int</span> Offset1Idx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc1, AMDGPU::OpName::offset);</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>    <span class="keywordflow">if</span> (Offset0Idx == -1 || Offset1Idx == -1)</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>    <span class="comment">// XXX - be careful of dataless loads</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>    <span class="comment">// getNamedOperandIdx returns the index for MachineInstrs.  Since they</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>    <span class="comment">// include the output in the operand list, but SDNodes don&#39;t, we need to</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>    <span class="comment">// subtract the index by one.</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>    Offset0Idx -= <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opc0).NumDefs;</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>    Offset1Idx -= <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opc1).NumDefs;</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>    Offset0 = Load0-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a90cd0589eba5e5112a68717f122f1fbe">getConstantOperandVal</a>(Offset0Idx);</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>    Offset1 = Load1-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a90cd0589eba5e5112a68717f122f1fbe">getConstantOperandVal</a>(Offset1Idx);</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>  }</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a>(Opc0) &amp;&amp; <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a>(Opc1)) {</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>    <span class="comment">// Skip time and cache invalidation instructions.</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc0, AMDGPU::OpName::sbase) ||</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>        !<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc1, AMDGPU::OpName::sbase))</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>    <span class="keywordtype">unsigned</span> NumOps = <a class="code hl_function" href="SIInstrInfo_8cpp.html#ae6e6e83717666f42581170b4599cd238">getNumOperandsNoGlue</a>(Load0);</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>    <span class="keywordflow">if</span> (NumOps != <a class="code hl_function" href="SIInstrInfo_8cpp.html#ae6e6e83717666f42581170b4599cd238">getNumOperandsNoGlue</a>(Load1))</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span> </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>    <span class="comment">// Check base reg.</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>    <span class="keywordflow">if</span> (Load0-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">getOperand</a>(0) != Load1-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">getOperand</a>(0))</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>    <span class="comment">// Match register offsets, if both register and immediate offsets present.</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumOps == 4 || NumOps == 5);</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>    <span class="keywordflow">if</span> (NumOps == 5 &amp;&amp; Load0-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">getOperand</a>(1) != Load1-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">getOperand</a>(1))</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Load0Offset =</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>        dyn_cast&lt;ConstantSDNode&gt;(Load0-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">getOperand</a>(NumOps - 3));</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Load1Offset =</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>        dyn_cast&lt;ConstantSDNode&gt;(Load1-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">getOperand</a>(NumOps - 3));</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span> </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>    <span class="keywordflow">if</span> (!Load0Offset || !Load1Offset)</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span> </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>    Offset0 = Load0Offset-&gt;<a class="code hl_function" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>();</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>    Offset1 = Load1Offset-&gt;<a class="code hl_function" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>();</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>  }</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span> </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>  <span class="comment">// MUBUF and MTBUF can access the same addresses.</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  <span class="keywordflow">if</span> ((<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(Opc0) || <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">isMTBUF</a>(Opc0)) &amp;&amp; (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(Opc1) || <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">isMTBUF</a>(Opc1))) {</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>    <span class="comment">// MUBUF and MTBUF have vaddr at different indices.</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="SIInstrInfo_8cpp.html#a99ae43a8879de19170e80277b5c54b88">nodesHaveSameOperandValue</a>(Load0, Load1, AMDGPU::OpName::soffset) ||</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>        !<a class="code hl_function" href="SIInstrInfo_8cpp.html#a99ae43a8879de19170e80277b5c54b88">nodesHaveSameOperandValue</a>(Load0, Load1, AMDGPU::OpName::vaddr) ||</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>        !<a class="code hl_function" href="SIInstrInfo_8cpp.html#a99ae43a8879de19170e80277b5c54b88">nodesHaveSameOperandValue</a>(Load0, Load1, AMDGPU::OpName::srsrc))</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>    <span class="keywordtype">int</span> OffIdx0 = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc0, AMDGPU::OpName::offset);</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>    <span class="keywordtype">int</span> OffIdx1 = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc1, AMDGPU::OpName::offset);</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span> </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>    <span class="keywordflow">if</span> (OffIdx0 == -1 || OffIdx1 == -1)</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span> </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>    <span class="comment">// getNamedOperandIdx returns the index for MachineInstrs.  Since they</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>    <span class="comment">// include the output in the operand list, but SDNodes don&#39;t, we need to</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>    <span class="comment">// subtract the index by one.</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>    OffIdx0 -= <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opc0).NumDefs;</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>    OffIdx1 -= <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opc1).NumDefs;</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>    <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Off0 = Load0-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">getOperand</a>(OffIdx0);</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>    <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Off1 = Load1-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">getOperand</a>(OffIdx1);</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>    <span class="comment">// The offset might be a FrameIndexSDNode.</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>    <span class="keywordflow">if</span> (!isa&lt;ConstantSDNode&gt;(Off0) || !isa&lt;ConstantSDNode&gt;(Off1))</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>    Offset0 = Off0-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a7c6e64fef2ad2ba4052cd8365e97e8d2">getAsZExtVal</a>();</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>    Offset1 = Off1-&gt;<a class="code hl_function" href="classllvm_1_1SDNode.html#a7c6e64fef2ad2ba4052cd8365e97e8d2">getAsZExtVal</a>();</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>  }</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>}</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span> </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a1b20766e517418d6dbe92cd0d6aa42ae">  349</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a1b20766e517418d6dbe92cd0d6aa42ae">isStride64</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>  <span class="keywordflow">case</span> AMDGPU::DS_READ2ST64_B32:</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>  <span class="keywordflow">case</span> AMDGPU::DS_READ2ST64_B64:</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>  <span class="keywordflow">case</span> AMDGPU::DS_WRITE2ST64_B32:</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>  <span class="keywordflow">case</span> AMDGPU::DS_WRITE2ST64_B64:</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>  }</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>}</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a28183beb0c1d8ce3fcdbb11b26467b0d">  361</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a28183beb0c1d8ce3fcdbb11b26467b0d">SIInstrInfo::getMemOperandsWithOffsetWidth</a>(</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt, <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;const MachineOperand *&gt;</a> &amp;BaseOps,</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>    int64_t &amp;<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <span class="keywordtype">bool</span> &amp;OffsetIsScalable, <span class="keywordtype">unsigned</span> &amp;Width,</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>  <span class="keywordflow">if</span> (!LdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>())</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>  <span class="keywordtype">unsigned</span> Opc = LdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>  OffsetIsScalable = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *BaseOp, *OffsetOp;</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>  <span class="keywordtype">int</span> DataOpIdx;</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span> </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a08b60e6be6801b1f90d723990ef68009">isDS</a>(LdSt)) {</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>    BaseOp = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::addr);</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>    OffsetOp = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::offset);</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>    <span class="keywordflow">if</span> (OffsetOp) {</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>      <span class="comment">// Normal, single offset LDS instruction.</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>      <span class="keywordflow">if</span> (!BaseOp) {</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>        <span class="comment">// DS_CONSUME/DS_APPEND use M0 for the base address.</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>        <span class="comment">// TODO: find the implicit use operand for M0 and use that as BaseOp?</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>      }</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>      BaseOps.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(BaseOp);</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>      <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = OffsetOp-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>      <span class="comment">// Get appropriate operand, and compute width accordingly.</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>      DataOpIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::vdst);</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>      <span class="keywordflow">if</span> (DataOpIdx == -1)</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>        DataOpIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::data0);</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>      Width = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0df02605d5e00cad00c3b7f4aef3aa14">getOpSize</a>(LdSt, DataOpIdx);</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>      <span class="comment">// The 2 offset instructions use offset0 and offset1 instead. We can treat</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>      <span class="comment">// these as a load with a single offset if the 2 offsets are consecutive.</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>      <span class="comment">// We will use this for some partially aligned loads.</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Offset0Op =</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>          <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::offset0);</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Offset1Op =</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>          <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::offset1);</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>      <span class="keywordtype">unsigned</span> Offset0 = Offset0Op-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &amp; 0xff;</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>      <span class="keywordtype">unsigned</span> Offset1 = Offset1Op-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &amp; 0xff;</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>      <span class="keywordflow">if</span> (Offset0 + 1 != Offset1)</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span> </div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>      <span class="comment">// Each of these offsets is in element sized units, so we need to convert</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>      <span class="comment">// to bytes of the individual reads.</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span> </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>      <span class="keywordtype">unsigned</span> EltSize;</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>      <span class="keywordflow">if</span> (LdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">mayLoad</a>())</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>        EltSize = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegSizeInBits(*<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">getOpRegClass</a>(LdSt, 0)) / 16;</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>      <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">mayStore</a>());</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>        <span class="keywordtype">int</span> Data0Idx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::data0);</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>        EltSize = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegSizeInBits(*<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">getOpRegClass</a>(LdSt, Data0Idx)) / 8;</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>      }</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span> </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="SIInstrInfo_8cpp.html#a1b20766e517418d6dbe92cd0d6aa42ae">isStride64</a>(Opc))</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>        EltSize *= 64;</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span> </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>      BaseOps.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(BaseOp);</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>      <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = EltSize * Offset0;</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>      <span class="comment">// Get appropriate operand(s), and compute width accordingly.</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>      DataOpIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::vdst);</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>      <span class="keywordflow">if</span> (DataOpIdx == -1) {</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>        DataOpIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::data0);</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>        Width = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0df02605d5e00cad00c3b7f4aef3aa14">getOpSize</a>(LdSt, DataOpIdx);</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>        DataOpIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::data1);</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>        Width += <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0df02605d5e00cad00c3b7f4aef3aa14">getOpSize</a>(LdSt, DataOpIdx);</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>        Width = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0df02605d5e00cad00c3b7f4aef3aa14">getOpSize</a>(LdSt, DataOpIdx);</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>      }</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>    }</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>  }</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span> </div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(LdSt) || <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">isMTBUF</a>(LdSt)) {</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *RSrc = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::srsrc);</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>    <span class="keywordflow">if</span> (!RSrc) <span class="comment">// e.g. BUFFER_WBINVL1_VOL</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>    BaseOps.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(RSrc);</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>    BaseOp = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::vaddr);</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>    <span class="keywordflow">if</span> (BaseOp &amp;&amp; !BaseOp-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>())</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>      BaseOps.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(BaseOp);</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *OffsetImm =</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>        <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::offset);</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>    <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = OffsetImm-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *SOffset =</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>        <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::soffset);</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>    <span class="keywordflow">if</span> (SOffset) {</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>      <span class="keywordflow">if</span> (SOffset-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>        BaseOps.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(SOffset);</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>        <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> += SOffset-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>    }</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>    <span class="comment">// Get appropriate operand, and compute width accordingly.</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>    DataOpIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::vdst);</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>    <span class="keywordflow">if</span> (DataOpIdx == -1)</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>      DataOpIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::vdata);</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>    <span class="keywordflow">if</span> (DataOpIdx == -1) <span class="comment">// LDS DMA</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>    Width = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0df02605d5e00cad00c3b7f4aef3aa14">getOpSize</a>(LdSt, DataOpIdx);</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>  }</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span> </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">isMIMG</a>(LdSt)) {</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>    <span class="keywordtype">int</span> SRsrcIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::srsrc);</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>    BaseOps.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;LdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(SRsrcIdx));</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>    <span class="keywordtype">int</span> VAddr0Idx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::vaddr0);</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>    <span class="keywordflow">if</span> (VAddr0Idx &gt;= 0) {</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>      <span class="comment">// GFX10 possible NSA encoding.</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>      <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = VAddr0Idx; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; SRsrcIdx; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>        BaseOps.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;LdSt.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>));</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>      BaseOps.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::vaddr));</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>    }</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>    <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = 0;</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>    <span class="comment">// Get appropriate operand, and compute width accordingly.</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>    DataOpIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::vdata);</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>    Width = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0df02605d5e00cad00c3b7f4aef3aa14">getOpSize</a>(LdSt, DataOpIdx);</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>  }</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span> </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a>(LdSt)) {</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>    BaseOp = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::sbase);</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>    <span class="keywordflow">if</span> (!BaseOp) <span class="comment">// e.g. S_MEMTIME</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>    BaseOps.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(BaseOp);</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>    OffsetOp = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::offset);</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>    <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = OffsetOp ? OffsetOp-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() : 0;</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>    <span class="comment">// Get appropriate operand, and compute width accordingly.</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>    DataOpIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::sdst);</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>    <span class="keywordflow">if</span> (DataOpIdx == -1)</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>    Width = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0df02605d5e00cad00c3b7f4aef3aa14">getOpSize</a>(LdSt, DataOpIdx);</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>  }</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span> </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">isFLAT</a>(LdSt)) {</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>    <span class="comment">// Instructions have either vaddr or saddr or both or none.</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>    BaseOp = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::vaddr);</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>    <span class="keywordflow">if</span> (BaseOp)</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>      BaseOps.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(BaseOp);</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>    BaseOp = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::saddr);</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>    <span class="keywordflow">if</span> (BaseOp)</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>      BaseOps.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(BaseOp);</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>    <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(LdSt, AMDGPU::OpName::offset)-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>    <span class="comment">// Get appropriate operand, and compute width accordingly.</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>    DataOpIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::vdst);</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>    <span class="keywordflow">if</span> (DataOpIdx == -1)</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>      DataOpIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::vdata);</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>    <span class="keywordflow">if</span> (DataOpIdx == -1) <span class="comment">// LDS DMA</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>    Width = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0df02605d5e00cad00c3b7f4aef3aa14">getOpSize</a>(LdSt, DataOpIdx);</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>  }</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span> </div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>}</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span> </div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a951bbdda542205db9de80f6bf44f571c">  519</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a951bbdda542205db9de80f6bf44f571c">memOpsHaveSameBasePtr</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI1,</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>                                  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;const MachineOperand *&gt;</a> BaseOps1,</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI2,</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>                                  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;const MachineOperand *&gt;</a> BaseOps2) {</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>  <span class="comment">// Only examine the first &quot;base&quot; operand of each instruction, on the</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>  <span class="comment">// assumption that it represents the real base address of the memory access.</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>  <span class="comment">// Other operands are typically offsets or indices from this base address.</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>  <span class="keywordflow">if</span> (BaseOps1.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a721fc555cb3d8dc2a1a680dcc2ce69b2">front</a>()-&gt;isIdenticalTo(*BaseOps2.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a721fc555cb3d8dc2a1a680dcc2ce69b2">front</a>()))</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span> </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>  <span class="keywordflow">if</span> (!MI1.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">hasOneMemOperand</a>() || !MI2.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">hasOneMemOperand</a>())</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span> </div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>  <span class="keyword">auto</span> MO1 = *MI1.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>();</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>  <span class="keyword">auto</span> MO2 = *MI2.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>();</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>  <span class="keywordflow">if</span> (MO1-&gt;getAddrSpace() != MO2-&gt;getAddrSpace())</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span> </div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>  <span class="keyword">auto</span> Base1 = MO1-&gt;getValue();</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>  <span class="keyword">auto</span> Base2 = MO2-&gt;getValue();</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>  <span class="keywordflow">if</span> (!Base1 || !Base2)</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>  Base1 = <a class="code hl_function" href="namespacellvm.html#a3b1c5788b85ffa254be0e834edf5cf8f">getUnderlyingObject</a>(Base1);</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>  Base2 = <a class="code hl_function" href="namespacellvm.html#a3b1c5788b85ffa254be0e834edf5cf8f">getUnderlyingObject</a>(Base2);</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span> </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>  <span class="keywordflow">if</span> (isa&lt;UndefValue&gt;(Base1) || isa&lt;UndefValue&gt;(Base2))</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span> </div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>  <span class="keywordflow">return</span> Base1 == Base2;</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>}</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span> </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a48560701bbaa0465f8ef8d92874caaf0">  550</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a48560701bbaa0465f8ef8d92874caaf0">SIInstrInfo::shouldClusterMemOps</a>(<a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;const MachineOperand *&gt;</a> BaseOps1,</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>                                      int64_t Offset1, <span class="keywordtype">bool</span> OffsetIsScalable1,</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>                                      <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;const MachineOperand *&gt;</a> BaseOps2,</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>                                      int64_t Offset2, <span class="keywordtype">bool</span> OffsetIsScalable2,</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>                                      <span class="keywordtype">unsigned</span> ClusterSize,</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>                                      <span class="keywordtype">unsigned</span> NumBytes)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>  <span class="comment">// If the mem ops (to be clustered) do not have the same base ptr, then they</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>  <span class="comment">// should not be clustered</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>  <span class="keywordflow">if</span> (!BaseOps1.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>() &amp;&amp; !BaseOps2.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>()) {</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;FirstLdSt = *BaseOps1.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a721fc555cb3d8dc2a1a680dcc2ce69b2">front</a>()-&gt;getParent();</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;SecondLdSt = *BaseOps2.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a721fc555cb3d8dc2a1a680dcc2ce69b2">front</a>()-&gt;getParent();</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="SIInstrInfo_8cpp.html#a951bbdda542205db9de80f6bf44f571c">memOpsHaveSameBasePtr</a>(FirstLdSt, BaseOps1, SecondLdSt, BaseOps2))</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!BaseOps1.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>() || !BaseOps2.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>()) {</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>    <span class="comment">// If only one base op is empty, they do not have the same base ptr</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>  }</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span> </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>  <span class="comment">// In order to avoid register pressure, on an average, the number of DWORDS</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>  <span class="comment">// loaded together by all clustered mem ops should not exceed 8. This is an</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>  <span class="comment">// empirical value based on certain observations and performance related</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>  <span class="comment">// experiments.</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>  <span class="comment">// The good thing about this heuristic is - it avoids clustering of too many</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>  <span class="comment">// sub-word loads, and also avoids clustering of wide loads. Below is the</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>  <span class="comment">// brief summary of how the heuristic behaves for various `LoadSize`.</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>  <span class="comment">// (1) 1 &lt;= LoadSize &lt;= 4: cluster at max 8 mem ops</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>  <span class="comment">// (2) 5 &lt;= LoadSize &lt;= 8: cluster at max 4 mem ops</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>  <span class="comment">// (3) 9 &lt;= LoadSize &lt;= 12: cluster at max 2 mem ops</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>  <span class="comment">// (4) 13 &lt;= LoadSize &lt;= 16: cluster at max 2 mem ops</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>  <span class="comment">// (5) LoadSize &gt;= 17: do not cluster</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> LoadSize = NumBytes / ClusterSize;</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NumDWORDs = ((LoadSize + 3) / 4) * ClusterSize;</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>  <span class="keywordflow">return</span> NumDWORDs &lt;= 8;</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>}</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span> </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">// FIXME: This behaves strangely. If, for example, you have 32 load + stores,</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">// the first 16 loads will be interleaved with the stores, and the next 16 will</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment">// be clustered as expected. It should really split into 2 16 store batches.</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment">//</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment">// Loads are clustered until this returns false, rather than trying to schedule</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment">// groups of stores. This also means we have to deal with saying different</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment">// address space loads should be clustered, and ones which might cause bank</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment">// conflicts.</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment">//</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment">// This might be deprecated so it might not be worth that much effort to fix.</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a185895a367f8cba1b465d6fd2a660fe7">  595</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a185895a367f8cba1b465d6fd2a660fe7">SIInstrInfo::shouldScheduleLoadsNear</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *Load0, <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *Load1,</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>                                          int64_t Offset0, int64_t Offset1,</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>                                          <span class="keywordtype">unsigned</span> NumLoads)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Offset1 &gt; Offset0 &amp;&amp;</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>         <span class="stringliteral">&quot;Second offset should be larger than first offset!&quot;</span>);</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>  <span class="comment">// If we have less than 16 loads in a row, and the offsets are within 64</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>  <span class="comment">// bytes, then schedule together.</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span> </div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>  <span class="comment">// A cacheline is 64 bytes (for global memory).</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>  <span class="keywordflow">return</span> (NumLoads &lt;= 16 &amp;&amp; (Offset1 - Offset0) &lt; 64);</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>}</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span> </div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#ab567bf4900296a78df5fbc74ef1aedce">  607</a></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#ab567bf4900296a78df5fbc74ef1aedce">reportIllegalCopy</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>                              <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>                              <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg,</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>                              <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <span class="keywordtype">bool</span> KillSrc,</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>                              <span class="keyword">const</span> <span class="keywordtype">char</span> *Msg = <span class="stringliteral">&quot;illegal VGPR to SGPR copy&quot;</span>) {</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>  <a class="code hl_class" href="classllvm_1_1DiagnosticInfoUnsupported.html">DiagnosticInfoUnsupported</a> IllegalCopy(MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>(), Msg, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_enumvalue" href="namespacellvm.html#abfcab32516704f11d146c757f402ad5caa73815097c71f15fe54ab447a7ff00ba">DS_Error</a>);</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>  <a class="code hl_class" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8afd841a49aec1539bc88abc8ff9e170fb">C</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>().<a class="code hl_function" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>();</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8afd841a49aec1539bc88abc8ff9e170fb">C</a>.diagnose(IllegalCopy);</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span> </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::SI_ILLEGAL_COPY), DestReg)</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>}</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment"></span> </div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment">/// Handle copying from SGPR to AGPR, or from AGPR to AGPR on GFX908. It is not</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment">/// possible to have a direct copy in these cases on GFX908, so an intermediate</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment">/// VGPR copy is required.</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a15bbc2e996b691d46e24ff65c21b046a">  624</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a15bbc2e996b691d46e24ff65c21b046a">indirectCopyToAGPR</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>                               <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>                               <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg,</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>                               <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <span class="keywordtype">bool</span> KillSrc,</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>                               <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> &amp;RS, <span class="keywordtype">bool</span> RegsOverlap,</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>                               <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ImpDefSuperReg = <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>(),</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>                               <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ImpUseSuperReg = <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>()) {</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.getSubtarget().hasMAIInsts() &amp;&amp;</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>          !<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.getSubtarget().hasGFX90AInsts()) &amp;&amp;</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>         <span class="stringliteral">&quot;Expected GFX908 subtarget.&quot;</span>);</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span> </div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((AMDGPU::SReg_32RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg) ||</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>          AMDGPU::AGPR_32RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg)) &amp;&amp;</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>         <span class="stringliteral">&quot;Source register of the copy should be either an SGPR or an AGPR.&quot;</span>);</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span> </div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AMDGPU::AGPR_32RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(DestReg) &amp;&amp;</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>         <span class="stringliteral">&quot;Destination register of the copy should be an AGPR.&quot;</span>);</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span> </div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;RI = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.getRegisterInfo();</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span> </div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>  <span class="comment">// First try to find defining accvgpr_write to avoid temporary registers.</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>  <span class="comment">// In the case of copies of overlapping AGPRs, we conservatively do not</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>  <span class="comment">// reuse previous accvgpr_writes. Otherwise, we may incorrectly pick up</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>  <span class="comment">// an accvgpr_write used for this same copy due to implicit-defs</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>  <span class="keywordflow">if</span> (!RegsOverlap) {</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>    <span class="keywordflow">for</span> (<span class="keyword">auto</span> Def = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(); Def != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ) {</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>      --Def;</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span> </div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>      <span class="keywordflow">if</span> (!Def-&gt;modifiesRegister(SrcReg, &amp;RI))</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span> </div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>      <span class="keywordflow">if</span> (Def-&gt;getOpcode() != AMDGPU::V_ACCVGPR_WRITE_B32_e64 ||</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>          Def-&gt;getOperand(0).getReg() != SrcReg)</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span> </div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>      <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;DefOp = Def-&gt;getOperand(1);</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DefOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || DefOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>());</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span> </div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>      <span class="keywordflow">if</span> (DefOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>        <span class="keywordtype">bool</span> SafeToPropagate = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>        <span class="comment">// Check that register source operand is not clobbered before MI.</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>        <span class="comment">// Immediate operands are always safe to propagate.</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>        <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Def; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> &amp;&amp; SafeToPropagate; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>          <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;modifiesRegister(DefOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), &amp;RI))</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>            SafeToPropagate = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span> </div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>        <span class="keywordflow">if</span> (!SafeToPropagate)</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span> </div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>        DefOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">false</span>);</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>      }</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span> </div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>      <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> Builder =</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AMDGPU::V_ACCVGPR_WRITE_B32_e64), DestReg)</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(DefOp);</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>      <span class="keywordflow">if</span> (ImpDefSuperReg)</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>        Builder.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(ImpDefSuperReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span> </div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>      <span class="keywordflow">if</span> (ImpUseSuperReg) {</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>        Builder.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(ImpUseSuperReg,</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>                      <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc) | <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>      }</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span> </div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>    }</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>  }</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span> </div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>  RS.<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a14812153b6cf8c1cb26c3de8b96ba91c">enterBasicBlockEnd</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>);</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>  RS.<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a4a44764b1c5681c8fb057f13b3f30047">backward</a>(std::next(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>));</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span> </div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>  <span class="comment">// Ideally we want to have three registers for a long reg_sequence copy</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>  <span class="comment">// to hide 2 waitstates between v_mov_b32 and accvgpr_write.</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>  <span class="keywordtype">unsigned</span> MaxVGPRs = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">getRegPressureLimit</a>(&amp;AMDGPU::VGPR_32RegClass,</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>                                             *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>());</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span> </div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>  <span class="comment">// Registers in the sequence are allocated contiguously so we can just</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>  <span class="comment">// use register number to pick one of three round-robin temps.</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>  <span class="keywordtype">unsigned</span> RegNo = (DestReg - AMDGPU::AGPR0) % 3;</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Tmp =</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>      <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;()-&gt;getVGPRForAGPRCopy();</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>().<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a53ca7cff9e929ba372da9780fdd44b02">isReserved</a>(Tmp) &amp;&amp;</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>         <span class="stringliteral">&quot;VGPR used for an intermediate copy should have been reserved.&quot;</span>);</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span> </div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>  <span class="comment">// Only loop through if there are any free registers left. We don&#39;t want to</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>  <span class="comment">// spill.</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>  <span class="keywordflow">while</span> (RegNo--) {</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Tmp2 = RS.<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a62d08c8303092539ecb1fde389108e7a">scavengeRegisterBackwards</a>(AMDGPU::VGPR_32RegClass, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>                                                 <span class="comment">/* RestoreAfter */</span> <span class="keyword">false</span>, 0,</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>                                                 <span class="comment">/* AllowSpill */</span> <span class="keyword">false</span>);</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>    <span class="keywordflow">if</span> (!Tmp2 || RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a954d76fe761bb4014b2da81cac2360cf">getHWRegIndex</a>(Tmp2) &gt;= MaxVGPRs)</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>    Tmp = Tmp2;</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>    RS.<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a34542ec002baa6b027a6d05644c6bb2e">setRegUsed</a>(Tmp);</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>  }</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span> </div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>  <span class="comment">// Insert copy to temporary VGPR.</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>  <span class="keywordtype">unsigned</span> TmpCopyOp = AMDGPU::V_MOV_B32_e32;</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>  <span class="keywordflow">if</span> (AMDGPU::AGPR_32RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg)) {</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>    TmpCopyOp = AMDGPU::V_ACCVGPR_READ_B32_e64;</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AMDGPU::SReg_32RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg));</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>  }</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span> </div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> UseBuilder = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(TmpCopyOp), Tmp)</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>  <span class="keywordflow">if</span> (ImpUseSuperReg) {</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>    UseBuilder.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(ImpUseSuperReg,</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>                      <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc) | <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>  }</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span> </div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> DefBuilder</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>    = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AMDGPU::V_ACCVGPR_WRITE_B32_e64), DestReg)</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Tmp, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span> </div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>  <span class="keywordflow">if</span> (ImpDefSuperReg)</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>    DefBuilder.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(ImpDefSuperReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>}</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span> </div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a0cf3c7ba2564fa10526e70ecd607db74">  743</a></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a0cf3c7ba2564fa10526e70ecd607db74">expandSGPRCopy</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>                           <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>                           <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <span class="keywordtype">bool</span> KillSrc,</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <span class="keywordtype">bool</span> Forward) {</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;RI = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.getRegisterInfo();</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int16_t&gt;</a> BaseIndices = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">getRegSplitParts</a>(RC, 4);</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *FirstMI = <span class="keyword">nullptr</span>, *LastMI = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span> </div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = 0; <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> &lt; BaseIndices.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); ++<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) {</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>    int16_t SubIdx = BaseIndices[<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>];</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestSubReg = RI.getSubReg(DestReg, SubIdx);</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcSubReg = RI.getSubReg(SrcReg, SubIdx);</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DestSubReg &amp;&amp; SrcSubReg &amp;&amp; <span class="stringliteral">&quot;Failed to find subregs!&quot;</span>);</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>    <span class="keywordtype">unsigned</span> Opcode = AMDGPU::S_MOV_B32;</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span> </div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>    <span class="comment">// Is SGPR aligned? If so try to combine with next.</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>    <span class="keywordtype">bool</span> AlignedDest = ((DestSubReg - AMDGPU::SGPR0) % 2) == 0;</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>    <span class="keywordtype">bool</span> AlignedSrc = ((SrcSubReg - AMDGPU::SGPR0) % 2) == 0;</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>    <span class="keywordflow">if</span> (AlignedDest &amp;&amp; AlignedSrc &amp;&amp; (<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> + 1 &lt; BaseIndices.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>())) {</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>      <span class="comment">// Can use SGPR64 copy</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>      <span class="keywordtype">unsigned</span> Channel = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ad7eff7d73e979a05739b21cc353f748c">getChannelFromSubReg</a>(SubIdx);</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>      SubIdx = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a1be43761db2568933db89648201ab15c">getSubRegFromChannel</a>(Channel, 2);</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>      DestSubReg = RI.getSubReg(DestReg, SubIdx);</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>      SrcSubReg = RI.getSubReg(SrcReg, SubIdx);</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DestSubReg &amp;&amp; SrcSubReg &amp;&amp; <span class="stringliteral">&quot;Failed to find subregs!&quot;</span>);</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>      Opcode = AMDGPU::S_MOV_B64;</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>      <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>++;</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>    }</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span> </div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>    LastMI = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(Opcode), DestSubReg)</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>                 .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcSubReg)</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>                 .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span> </div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>    <span class="keywordflow">if</span> (!FirstMI)</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>      FirstMI = LastMI;</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span> </div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>    <span class="keywordflow">if</span> (!Forward)</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>--;</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>  }</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span> </div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FirstMI &amp;&amp; LastMI);</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>  <span class="keywordflow">if</span> (!Forward)</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>    <a class="code hl_function" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(FirstMI, LastMI);</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span> </div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>  FirstMI-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>      <a class="code hl_function" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(DestReg, <span class="keyword">true</span> <span class="comment">/*IsDef*/</span>, <span class="keyword">true</span> <span class="comment">/*IsImp*/</span>));</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span> </div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>  <span class="keywordflow">if</span> (KillSrc)</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>    LastMI-&gt;addRegisterKilled(SrcReg, &amp;RI);</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>}</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span> </div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ac3468d2a2ca1c2b1602a8088b314a40a">  795</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ac3468d2a2ca1c2b1602a8088b314a40a">SIInstrInfo::copyPhysReg</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>                              <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>                              <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg,</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>                              <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <span class="keywordtype">bool</span> KillSrc)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = RI.getPhysRegBaseClass(DestReg);</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = RI.getRegSizeInBits(*RC);</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC = RI.getPhysRegBaseClass(SrcReg);</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>  <span class="keywordtype">unsigned</span> SrcSize = RI.getRegSizeInBits(*SrcRC);</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span> </div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>  <span class="comment">// The rest of copyPhysReg assumes Src and Dst size are the same size.</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>  <span class="comment">// TODO-GFX11_16BIT If all true 16 bit instruction patterns are completed can</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>  <span class="comment">// we remove Fix16BitCopies and this code block?</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="SIInstrInfo_8cpp.html#a0659d4ea243fea474f4fa0a359197710">Fix16BitCopies</a>) {</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>    <span class="keywordflow">if</span> (((<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 16) != (SrcSize == 16))) {</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>      <span class="comment">// Non-VGPR Src and Dst will later be expanded back to 32 bits.</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#a8e96f06e7a928116dfdb37e0c725f990">hasTrue16BitInsts</a>());</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>      <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> &amp;RegToFix = (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32) ? DestReg : SrcReg;</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>      <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = RI.getSubReg(RegToFix, AMDGPU::lo16);</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>      RegToFix = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>;</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span> </div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>      <span class="keywordflow">if</span> (DestReg == SrcReg) {</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>        <span class="comment">// Identity copy. Insert empty bundle since ExpandPostRA expects an</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>        <span class="comment">// instruction here.</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::BUNDLE));</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>        <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>      }</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>      RC = RI.getPhysRegBaseClass(DestReg);</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>      <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = RI.getRegSizeInBits(*RC);</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>      SrcRC = RI.getPhysRegBaseClass(SrcReg);</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>      SrcSize = RI.getRegSizeInBits(*SrcRC);</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>    }</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>  }</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span> </div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>  <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VGPR_32RegClass) {</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AMDGPU::VGPR_32RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg) ||</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>           AMDGPU::SReg_32RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg) ||</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>           AMDGPU::AGPR_32RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg));</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>    <span class="keywordtype">unsigned</span> Opc = AMDGPU::AGPR_32RegClass.contains(SrcReg) ?</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>                     AMDGPU::V_ACCVGPR_READ_B32_e64 : AMDGPU::V_MOV_B32_e32;</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opc), DestReg)</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>  }</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span> </div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>  <span class="keywordflow">if</span> (RC == &amp;AMDGPU::SReg_32_XM0RegClass ||</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>      RC == &amp;AMDGPU::SReg_32RegClass) {</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>    <span class="keywordflow">if</span> (SrcReg == AMDGPU::SCC) {</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_CSELECT_B32), DestReg)</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(1)</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>    }</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span> </div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>    <span class="keywordflow">if</span> (DestReg == AMDGPU::VCC_LO) {</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>      <span class="keywordflow">if</span> (AMDGPU::SReg_32RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg)) {</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_MOV_B32), AMDGPU::VCC_LO)</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>        <span class="comment">// FIXME: Hack until VReg_1 removed.</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AMDGPU::VGPR_32RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg));</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_CMP_NE_U32_e32))</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>      }</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span> </div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>    }</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span> </div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>    <span class="keywordflow">if</span> (!AMDGPU::SReg_32RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg)) {</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>      <a class="code hl_function" href="SIInstrInfo_8cpp.html#ab567bf4900296a78df5fbc74ef1aedce">reportIllegalCopy</a>(<span class="keyword">this</span>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, DestReg, SrcReg, KillSrc);</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>    }</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span> </div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_MOV_B32), DestReg)</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>  }</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span> </div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>  <span class="keywordflow">if</span> (RC == &amp;AMDGPU::SReg_64RegClass) {</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>    <span class="keywordflow">if</span> (SrcReg == AMDGPU::SCC) {</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_CSELECT_B64), DestReg)</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(1)</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>    }</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span> </div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>    <span class="keywordflow">if</span> (DestReg == AMDGPU::VCC) {</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>      <span class="keywordflow">if</span> (AMDGPU::SReg_64RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg)) {</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_MOV_B64), AMDGPU::VCC)</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>        <span class="comment">// FIXME: Hack until VReg_1 removed.</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AMDGPU::VGPR_32RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg));</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_CMP_NE_U32_e32))</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>      }</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span> </div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>    }</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span> </div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>    <span class="keywordflow">if</span> (!AMDGPU::SReg_64RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg)) {</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>      <a class="code hl_function" href="SIInstrInfo_8cpp.html#ab567bf4900296a78df5fbc74ef1aedce">reportIllegalCopy</a>(<span class="keyword">this</span>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, DestReg, SrcReg, KillSrc);</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>    }</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span> </div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_MOV_B64), DestReg)</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>  }</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span> </div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>  <span class="keywordflow">if</span> (DestReg == AMDGPU::SCC) {</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>    <span class="comment">// Copying 64-bit or 32-bit sources to SCC barely makes sense,</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>    <span class="comment">// but SelectionDAG emits such copies for i1 sources.</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>    <span class="keywordflow">if</span> (AMDGPU::SReg_64RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg)) {</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>      <span class="comment">// This copy can only be produced by patterns</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>      <span class="comment">// with explicit SCC, which are known to be enabled</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>      <span class="comment">// only for subtargets with S_CMP_LG_U64 present.</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a0c71068f31a85453c97cfb17a44746b0">hasScalarCompareEq64</a>());</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_CMP_LG_U64))</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc))</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AMDGPU::SReg_32RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg));</div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_CMP_LG_U32))</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc))</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>    }</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span> </div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>  }</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span> </div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>  <span class="keywordflow">if</span> (RC == &amp;AMDGPU::AGPR_32RegClass) {</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>    <span class="keywordflow">if</span> (AMDGPU::VGPR_32RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg) ||</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>        (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>() &amp;&amp; AMDGPU::SReg_32RegClass.contains(SrcReg))) {</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_ACCVGPR_WRITE_B32_e64), DestReg)</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>    }</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span> </div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>    <span class="keywordflow">if</span> (AMDGPU::AGPR_32RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg) &amp;&amp; ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>()) {</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_ACCVGPR_MOV_B32), DestReg)</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>    }</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span> </div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>    <span class="comment">// FIXME: Pass should maintain scavenger to avoid scan through the block on</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>    <span class="comment">// every AGPR spill.</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>    <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> RS;</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>    <span class="keyword">const</span> <span class="keywordtype">bool</span> Overlap = RI.regsOverlap(SrcReg, DestReg);</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>    <a class="code hl_function" href="SIInstrInfo_8cpp.html#a15bbc2e996b691d46e24ff65c21b046a">indirectCopyToAGPR</a>(*<span class="keyword">this</span>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, DestReg, SrcReg, KillSrc, RS, Overlap);</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>  }</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span> </div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 16) {</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AMDGPU::VGPR_16RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg) ||</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>           AMDGPU::SReg_LO16RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg) ||</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>           AMDGPU::AGPR_LO16RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg));</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span> </div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>    <span class="keywordtype">bool</span> IsSGPRDst = AMDGPU::SReg_LO16RegClass.contains(DestReg);</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>    <span class="keywordtype">bool</span> IsSGPRSrc = AMDGPU::SReg_LO16RegClass.contains(SrcReg);</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>    <span class="keywordtype">bool</span> IsAGPRDst = AMDGPU::AGPR_LO16RegClass.contains(DestReg);</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>    <span class="keywordtype">bool</span> IsAGPRSrc = AMDGPU::AGPR_LO16RegClass.contains(SrcReg);</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>    <span class="keywordtype">bool</span> DstLow = !<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a9415bb07abc809d8ef3d2412a5483d19">AMDGPU::isHi</a>(DestReg, RI);</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>    <span class="keywordtype">bool</span> SrcLow = !<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a9415bb07abc809d8ef3d2412a5483d19">AMDGPU::isHi</a>(SrcReg, RI);</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>    <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> NewDestReg = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2188a3779b5fa9631631a60b3512c81e">get32BitRegister</a>(DestReg);</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>    <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> NewSrcReg = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2188a3779b5fa9631631a60b3512c81e">get32BitRegister</a>(SrcReg);</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span> </div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>    <span class="keywordflow">if</span> (IsSGPRDst) {</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>      <span class="keywordflow">if</span> (!IsSGPRSrc) {</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>        <a class="code hl_function" href="SIInstrInfo_8cpp.html#ab567bf4900296a78df5fbc74ef1aedce">reportIllegalCopy</a>(<span class="keyword">this</span>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, DestReg, SrcReg, KillSrc);</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>        <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>      }</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span> </div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_MOV_B32), NewDestReg)</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(NewSrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>    }</div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span> </div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>    <span class="keywordflow">if</span> (IsAGPRDst || IsAGPRSrc) {</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>      <span class="keywordflow">if</span> (!DstLow || !SrcLow) {</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>        <a class="code hl_function" href="SIInstrInfo_8cpp.html#ab567bf4900296a78df5fbc74ef1aedce">reportIllegalCopy</a>(<span class="keyword">this</span>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, DestReg, SrcReg, KillSrc,</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>                          <span class="stringliteral">&quot;Cannot use hi16 subreg with an AGPR!&quot;</span>);</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>      }</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span> </div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>      <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ac3468d2a2ca1c2b1602a8088b314a40a">copyPhysReg</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, NewDestReg, NewSrcReg, KillSrc);</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>    }</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span> </div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>    <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#a8e96f06e7a928116dfdb37e0c725f990">hasTrue16BitInsts</a>()) {</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>      <span class="keywordflow">if</span> (IsSGPRSrc) {</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcLow);</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>        SrcReg = NewSrcReg;</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>      }</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>      <span class="comment">// Use the smaller instruction encoding if possible.</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>      <span class="keywordflow">if</span> (AMDGPU::VGPR_16_Lo128RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(DestReg) &amp;&amp;</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>          (IsSGPRSrc || AMDGPU::VGPR_16_Lo128RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(SrcReg))) {</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MOV_B16_t16_e32), DestReg)</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg);</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MOV_B16_t16_e64), DestReg)</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// src0_modifiers</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg)</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0); <span class="comment">// op_sel</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>      }</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>    }</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span> </div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>    <span class="keywordflow">if</span> (IsSGPRSrc &amp;&amp; !ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a0af7bcad0087b2e7738d1636e5e4793e">hasSDWAScalar</a>()) {</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>      <span class="keywordflow">if</span> (!DstLow || !SrcLow) {</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>        <a class="code hl_function" href="SIInstrInfo_8cpp.html#ab567bf4900296a78df5fbc74ef1aedce">reportIllegalCopy</a>(<span class="keyword">this</span>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, DestReg, SrcReg, KillSrc,</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>                          <span class="stringliteral">&quot;Cannot use hi16 subreg on VI!&quot;</span>);</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>      }</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span> </div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MOV_B32_e32), NewDestReg)</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(NewSrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>    }</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span> </div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>    <span class="keyword">auto</span> MIB = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MOV_B32_sdwa), NewDestReg)</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// src0_modifiers</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(NewSrcReg)</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// clamp</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(DstLow ? <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aaf4e7a9b6898b774104bfcd24a211d7e3">AMDGPU::SDWA::SdwaSel::WORD_0</a></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>                     : <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa3bd07eb171e650bc021c8e2517e175d0">AMDGPU::SDWA::SdwaSel::WORD_1</a>)</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6a58f19664e2b69107495d2085514f7874">AMDGPU::SDWA::DstUnused::UNUSED_PRESERVE</a>)</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(SrcLow ? <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aaf4e7a9b6898b774104bfcd24a211d7e3">AMDGPU::SDWA::SdwaSel::WORD_0</a></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>                     : <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa3bd07eb171e650bc021c8e2517e175d0">AMDGPU::SDWA::SdwaSel::WORD_1</a>)</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(NewDestReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>);</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>    <span class="comment">// First implicit operand is $exec.</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>    MIB-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#aa37e31e5df481d2f8a6f9f022886cf5e">tieOperands</a>(0, MIB-&gt;getNumOperands() - 1);</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>  }</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span> </div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>  <span class="keywordflow">if</span> (RC == RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aed9393956ff6935e29af9881de204f1f">getVGPR64Class</a>() &amp;&amp; (SrcRC == RC || RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(SrcRC))) {</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>    <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a92e0b317959309846ea919ad2cf08ffc">hasMovB64</a>()) {</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MOV_B64_e32), DestReg)</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>    }</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>    <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a3afde3a0eda49172cc0f673da8ab75ea">hasPkMovB32</a>()) {</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_PK_MOV_B32), DestReg)</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#a7319a55fca29e1eedc010867c5f453adaf0e8126187c47c5b74a1bdc635158144">SISrcMods::OP_SEL_1</a>)</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg)</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#a7319a55fca29e1eedc010867c5f453ada3b095994a942145ccaaed4f175c7172a">SISrcMods::OP_SEL_0</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#a7319a55fca29e1eedc010867c5f453adaf0e8126187c47c5b74a1bdc635158144">SISrcMods::OP_SEL_1</a>)</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg)</div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// op_sel_lo</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// op_sel_hi</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// neg_lo</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// neg_hi</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// clamp</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc) | <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>    }</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>  }</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span> </div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> Forward = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a954d76fe761bb4014b2da81cac2360cf">getHWRegIndex</a>(DestReg) &lt;= RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a954d76fe761bb4014b2da81cac2360cf">getHWRegIndex</a>(SrcReg);</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>  <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(RC)) {</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>    <span class="keywordflow">if</span> (!RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(SrcRC)) {</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>      <a class="code hl_function" href="SIInstrInfo_8cpp.html#ab567bf4900296a78df5fbc74ef1aedce">reportIllegalCopy</a>(<span class="keyword">this</span>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, DestReg, SrcReg, KillSrc);</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>    }</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>    <span class="keyword">const</span> <span class="keywordtype">bool</span> CanKillSuperReg = KillSrc &amp;&amp; !RI.regsOverlap(SrcReg, DestReg);</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>    <a class="code hl_function" href="SIInstrInfo_8cpp.html#a0cf3c7ba2564fa10526e70ecd607db74">expandSGPRCopy</a>(*<span class="keyword">this</span>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, DestReg, SrcReg, CanKillSuperReg, RC,</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>                   Forward);</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>  }</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span> </div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>  <span class="keywordtype">unsigned</span> EltSize = 4;</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>  <span class="keywordtype">unsigned</span> Opcode = AMDGPU::V_MOV_B32_e32;</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>  <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">isAGPRClass</a>(RC)) {</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>    <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>() &amp;&amp; RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">isAGPRClass</a>(SrcRC))</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>      Opcode = AMDGPU::V_ACCVGPR_MOV_B32;</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8cb8776ee5f539fe6391a6d521af25f1">hasVGPRs</a>(SrcRC) ||</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>             (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>() &amp;&amp; RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(SrcRC)))</div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>      Opcode = AMDGPU::V_ACCVGPR_WRITE_B32_e64;</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>      Opcode = AMDGPU::INSTRUCTION_LIST_END;</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8cb8776ee5f539fe6391a6d521af25f1">hasVGPRs</a>(RC) &amp;&amp; RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">isAGPRClass</a>(SrcRC)) {</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>    Opcode = AMDGPU::V_ACCVGPR_READ_B32_e64;</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> % 64 == 0) &amp;&amp; RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8cb8776ee5f539fe6391a6d521af25f1">hasVGPRs</a>(RC) &amp;&amp;</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>             (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2adf69ba524926c5454f5d259c1c4dac">isProperlyAlignedRC</a>(*RC) &amp;&amp;</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>              (SrcRC == RC || RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(SrcRC)))) {</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>    <span class="comment">// TODO: In 96-bit case, could do a 64-bit mov and then a 32-bit mov.</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>    <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a92e0b317959309846ea919ad2cf08ffc">hasMovB64</a>()) {</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>      Opcode = AMDGPU::V_MOV_B64_e32;</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>      EltSize = 8;</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a3afde3a0eda49172cc0f673da8ab75ea">hasPkMovB32</a>()) {</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>      Opcode = AMDGPU::V_PK_MOV_B32;</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>      EltSize = 8;</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>    }</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>  }</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span> </div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>  <span class="comment">// For the cases where we need an intermediate instruction/temporary register</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>  <span class="comment">// (destination is an AGPR), we need a scavenger.</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>  <span class="comment">//</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>  <span class="comment">// FIXME: The pass should maintain this for us so we don&#39;t have to re-scan the</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>  <span class="comment">// whole block for every handled copy.</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>  std::unique_ptr&lt;RegScavenger&gt; RS;</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>  <span class="keywordflow">if</span> (Opcode == AMDGPU::INSTRUCTION_LIST_END)</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>    RS.reset(<span class="keyword">new</span> <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a>());</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span> </div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int16_t&gt;</a> SubIndices = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">getRegSplitParts</a>(RC, EltSize);</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span> </div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>  <span class="comment">// If there is an overlap, we can&#39;t kill the super-register on the last</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>  <span class="comment">// instruction, since it will also kill the components made live by this def.</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> Overlap = RI.regsOverlap(SrcReg, DestReg);</div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> CanKillSuperReg = KillSrc &amp;&amp; !Overlap;</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span> </div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = 0; <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> &lt; SubIndices.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); ++<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) {</div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>    <span class="keywordtype">unsigned</span> SubIdx;</div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>    <span class="keywordflow">if</span> (Forward)</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>      SubIdx = SubIndices[<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>];</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>      SubIdx = SubIndices[SubIndices.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() - <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> - 1];</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestSubReg = RI.getSubReg(DestReg, SubIdx);</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcSubReg = RI.getSubReg(SrcReg, SubIdx);</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DestSubReg &amp;&amp; SrcSubReg &amp;&amp; <span class="stringliteral">&quot;Failed to find subregs!&quot;</span>);</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span> </div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>    <span class="keywordtype">bool</span> IsFirstSubreg = <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> == 0;</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>    <span class="keywordtype">bool</span> UseKill = CanKillSuperReg &amp;&amp; <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> == SubIndices.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() - 1;</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span> </div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>    <span class="keywordflow">if</span> (Opcode == AMDGPU::INSTRUCTION_LIST_END) {</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ImpDefSuper = IsFirstSubreg ? <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>(DestReg) : <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>();</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ImpUseSuper = SrcReg;</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>      <a class="code hl_function" href="SIInstrInfo_8cpp.html#a15bbc2e996b691d46e24ff65c21b046a">indirectCopyToAGPR</a>(*<span class="keyword">this</span>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, DestSubReg, SrcSubReg, UseKill,</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>                         *RS, Overlap, ImpDefSuper, ImpUseSuper);</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Opcode == AMDGPU::V_PK_MOV_B32) {</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>      <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>          <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_PK_MOV_B32), DestSubReg)</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#a7319a55fca29e1eedc010867c5f453adaf0e8126187c47c5b74a1bdc635158144">SISrcMods::OP_SEL_1</a>)</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcSubReg)</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#a7319a55fca29e1eedc010867c5f453ada3b095994a942145ccaaed4f175c7172a">SISrcMods::OP_SEL_0</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#a7319a55fca29e1eedc010867c5f453adaf0e8126187c47c5b74a1bdc635158144">SISrcMods::OP_SEL_1</a>)</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcSubReg)</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// op_sel_lo</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// op_sel_hi</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// neg_lo</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// neg_hi</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// clamp</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(UseKill) | <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>      <span class="keywordflow">if</span> (IsFirstSubreg)</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(DestReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span>      <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> Builder =</div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span>          <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode), DestSubReg).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcSubReg);</div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>      <span class="keywordflow">if</span> (IsFirstSubreg)</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>        Builder.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(DestReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span> </div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>      Builder.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(UseKill) | <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>    }</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>  }</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>}</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span> </div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aee81828a7ba7ae3e86ed968067d671b4"> 1148</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#aee81828a7ba7ae3e86ed968067d671b4">SIInstrInfo::commuteOpcode</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>  <span class="keywordtype">int</span> NewOpc;</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span> </div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span>  <span class="comment">// Try to map original to commuted opcode</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>  NewOpc = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a96286d8f7d90ece30046d826bbb71422">AMDGPU::getCommuteRev</a>(Opcode);</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>  <span class="keywordflow">if</span> (NewOpc != -1)</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>    <span class="comment">// Check if the commuted (REV) opcode exists on the target.</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">pseudoToMCOpcode</a>(NewOpc) != -1 ? NewOpc : -1;</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span> </div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>  <span class="comment">// Try to map commuted to original opcode</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>  NewOpc = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ac4c95246ad0278e01cc6e03560005f0b">AMDGPU::getCommuteOrig</a>(Opcode);</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>  <span class="keywordflow">if</span> (NewOpc != -1)</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>    <span class="comment">// Check if the original (non-REV) opcode exists on the target.</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">pseudoToMCOpcode</a>(NewOpc) != -1 ? NewOpc : -1;</div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span> </div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>  <span class="keywordflow">return</span> Opcode;</div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>}</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span> </div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a9fac55ed154a25a20608a5f71dc833c0"> 1166</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a9fac55ed154a25a20608a5f71dc833c0">SIInstrInfo::materializeImmediate</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span>                                       <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>                                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestReg,</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>                                       int64_t <a class="code hl_class" href="classllvm_1_1Value.html">Value</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RegClass = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(DestReg);</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span>  <span class="keywordflow">if</span> (RegClass == &amp;AMDGPU::SReg_32RegClass ||</div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>      RegClass == &amp;AMDGPU::SGPR_32RegClass ||</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>      RegClass == &amp;AMDGPU::SReg_32_XM0RegClass ||</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span>      RegClass == &amp;AMDGPU::SReg_32_XM0_XEXECRegClass) {</div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_MOV_B32), DestReg)</div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1Value.html">Value</a>);</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>  }</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span> </div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>  <span class="keywordflow">if</span> (RegClass == &amp;AMDGPU::SReg_64RegClass ||</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>      RegClass == &amp;AMDGPU::SGPR_64RegClass ||</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>      RegClass == &amp;AMDGPU::SReg_64_XEXECRegClass) {</div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_MOV_B64), DestReg)</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1Value.html">Value</a>);</div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>  }</div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span> </div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>  <span class="keywordflow">if</span> (RegClass == &amp;AMDGPU::VGPR_32RegClass) {</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MOV_B32_e32), DestReg)</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1Value.html">Value</a>);</div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span>  }</div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>  <span class="keywordflow">if</span> (RegClass-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">hasSuperClassEq</a>(&amp;AMDGPU::VReg_64RegClass)) {</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MOV_B64_PSEUDO), DestReg)</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1Value.html">Value</a>);</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>  }</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span> </div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>  <span class="keywordtype">unsigned</span> EltSize = 4;</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>  <span class="keywordtype">unsigned</span> Opcode = AMDGPU::V_MOV_B32_e32;</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>  <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(RegClass)) {</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>    <span class="keywordflow">if</span> (RI.getRegSizeInBits(*RegClass) &gt; 32) {</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>      Opcode =  AMDGPU::S_MOV_B64;</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>      EltSize = 8;</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>      Opcode = AMDGPU::S_MOV_B32;</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>      EltSize = 4;</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>    }</div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>  }</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span> </div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int16_t&gt;</a> SubIndices = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">getRegSplitParts</a>(RegClass, EltSize);</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = 0; <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> &lt; SubIndices.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); ++<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) {</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>    int64_t IdxValue = <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> == 0 ? <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> : 0;</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span> </div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>    <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> Builder = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>      <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode), RI.getSubReg(DestReg, SubIndices[<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>]));</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>    Builder.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(IdxValue);</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>  }</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>}</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span> </div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a6409b94615d6f974f7cea22ee2814862"> 1223</a></span><a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a6409b94615d6f974f7cea22ee2814862">SIInstrInfo::getPreferredSelectRegClass</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>  <span class="keywordflow">return</span> &amp;AMDGPU::VGPR_32RegClass;</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>}</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span> </div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ad88bfb92ca2f7d419adc7e6645406a7c"> 1227</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ad88bfb92ca2f7d419adc7e6645406a7c">SIInstrInfo::insertVectorSelect</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>                                     <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg,</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>                                     <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>,</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>                                     <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TrueReg,</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>                                     <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> FalseReg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *BoolXExecRC =</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>    RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">getRegClass</a>(AMDGPU::SReg_1_XEXECRegClassID);</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(DstReg) == &amp;AMDGPU::VGPR_32RegClass &amp;&amp;</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>         <span class="stringliteral">&quot;Not a VGPR32 reg&quot;</span>);</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span> </div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>.size() == 1) {</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(BoolXExecRC);</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::COPY), SReg)</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>[0]);</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_CNDMASK_B32_e64), DstReg)</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(FalseReg)</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(TrueReg)</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SReg);</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>.size() == 2) {</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>[0].<a class="code hl_function" href="SPIRVInstructionSelector_8cpp.html#a6fe0144adffd7bad0aeca668f4468b28">isImm</a>() &amp;&amp; <span class="stringliteral">&quot;Cond[0] is not an immediate&quot;</span>);</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>    <span class="keywordflow">switch</span> (<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>[0].getImm()) {</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>    <span class="keywordflow">case</span> SIInstrInfo::SCC_TRUE: {</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(BoolXExecRC);</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_CSELECT_B32</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>                                            : AMDGPU::S_CSELECT_B64), SReg)</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(1)</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_CNDMASK_B32_e64), DstReg)</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(FalseReg)</div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(TrueReg)</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SReg);</div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>    }</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>    <span class="keywordflow">case</span> SIInstrInfo::SCC_FALSE: {</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(BoolXExecRC);</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_CSELECT_B32</div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span>                                            : AMDGPU::S_CSELECT_B64), SReg)</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(1);</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_CNDMASK_B32_e64), DstReg)</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(FalseReg)</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(TrueReg)</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SReg);</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>    }</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>    <span class="keywordflow">case</span> SIInstrInfo::VCCNZ: {</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>      <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> RegOp = <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>[1];</div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>      RegOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a10e708480cdc97c951368e06c13eac92">setImplicit</a>(<span class="keyword">false</span>);</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(BoolXExecRC);</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::COPY), SReg)</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(RegOp);</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_CNDMASK_B32_e64), DstReg)</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(FalseReg)</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(TrueReg)</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SReg);</div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span>    }</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>    <span class="keywordflow">case</span> SIInstrInfo::VCCZ: {</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>      <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> RegOp = <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>[1];</div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>      RegOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a10e708480cdc97c951368e06c13eac92">setImplicit</a>(<span class="keyword">false</span>);</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(BoolXExecRC);</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::COPY), SReg)</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(RegOp);</div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_CNDMASK_B32_e64), DstReg)</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(TrueReg)</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(FalseReg)</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SReg);</div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>    }</div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span>    <span class="keywordflow">case</span> SIInstrInfo::EXECNZ: {</div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(BoolXExecRC);</div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SReg2 = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">getBoolRC</a>());</div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_OR_SAVEEXEC_B32</div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span>                                            : AMDGPU::S_OR_SAVEEXEC_B64), SReg2)</div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_CSELECT_B32</div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>                                            : AMDGPU::S_CSELECT_B64), SReg)</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(1)</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_CNDMASK_B32_e64), DstReg)</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(FalseReg)</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(TrueReg)</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SReg);</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span>    }</div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>    <span class="keywordflow">case</span> SIInstrInfo::EXECZ: {</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(BoolXExecRC);</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SReg2 = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">getBoolRC</a>());</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_OR_SAVEEXEC_B32</div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span>                                            : AMDGPU::S_OR_SAVEEXEC_B64), SReg2)</div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_CSELECT_B32</div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span>                                            : AMDGPU::S_CSELECT_B64), SReg)</div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(1);</div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_CNDMASK_B32_e64), DstReg)</div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(FalseReg)</div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(TrueReg)</div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SReg);</div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled branch predicate EXECZ&quot;</span>);</div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>    }</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid branch predicate&quot;</span>);</div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>    }</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Can only handle Cond size 1 or 2&quot;</span>);</div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span>  }</div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>}</div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span> </div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ad94f2f559486e50040a794798454f67f"> 1353</a></span><a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ad94f2f559486e50040a794798454f67f">SIInstrInfo::insertEQ</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span>                               <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>                               <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg, <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1Value.html">Value</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">getBoolRC</a>());</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_CMP_EQ_I32_e64), Reg)</div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1Value.html">Value</a>)</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg);</div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span> </div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>  <span class="keywordflow">return</span> Reg;</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>}</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span> </div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#acae141c2c150567424d8cc080976608e"> 1366</a></span><a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#acae141c2c150567424d8cc080976608e">SIInstrInfo::insertNE</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>                               <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span>                               <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg, <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1Value.html">Value</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">getBoolRC</a>());</div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_CMP_NE_I32_e64), Reg)</div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1Value.html">Value</a>)</div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg);</div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span> </div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>  <span class="keywordflow">return</span> Reg;</div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>}</div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span> </div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a75ab509751b75f67128683efcbef3e71"> 1379</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a75ab509751b75f67128683efcbef3e71">SIInstrInfo::getMovOpcode</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span> </div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span>  <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">isAGPRClass</a>(DstRC))</div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>    <span class="keywordflow">return</span> AMDGPU::COPY;</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span>  <span class="keywordflow">if</span> (RI.getRegSizeInBits(*DstRC) == 16) {</div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span>    <span class="comment">// Assume hi bits are unneeded. Only _e64 true16 instructions are legal</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span>    <span class="comment">// before RA.</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>    <span class="keywordflow">return</span> RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(DstRC) ? AMDGPU::COPY : AMDGPU::V_MOV_B16_t16_e64;</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RI.getRegSizeInBits(*DstRC) == 32) {</div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>    <span class="keywordflow">return</span> RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(DstRC) ? AMDGPU::S_MOV_B32 : AMDGPU::V_MOV_B32_e32;</div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RI.getRegSizeInBits(*DstRC) == 64 &amp;&amp; RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(DstRC)) {</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>    <span class="keywordflow">return</span> AMDGPU::S_MOV_B64;</div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RI.getRegSizeInBits(*DstRC) == 64 &amp;&amp; !RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(DstRC)) {</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>    <span class="keywordflow">return</span>  AMDGPU::V_MOV_B64_PSEUDO;</div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span>  }</div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span>  <span class="keywordflow">return</span> AMDGPU::COPY;</div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>}</div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span> </div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a2c6c099091f6e286415971cc7979316a"> 1398</a></span><a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a2c6c099091f6e286415971cc7979316a">SIInstrInfo::getIndirectGPRIDXPseudo</a>(<span class="keywordtype">unsigned</span> VecSize,</div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span>                                     <span class="keywordtype">bool</span> IsIndirectSrc)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>  <span class="keywordflow">if</span> (IsIndirectSrc) {</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span>    <span class="keywordflow">if</span> (VecSize &lt;= 32) <span class="comment">// 4 bytes</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V1);</div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>    <span class="keywordflow">if</span> (VecSize &lt;= 64) <span class="comment">// 8 bytes</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V2);</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>    <span class="keywordflow">if</span> (VecSize &lt;= 96) <span class="comment">// 12 bytes</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V3);</div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>    <span class="keywordflow">if</span> (VecSize &lt;= 128) <span class="comment">// 16 bytes</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V4);</div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span>    <span class="keywordflow">if</span> (VecSize &lt;= 160) <span class="comment">// 20 bytes</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V5);</div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>    <span class="keywordflow">if</span> (VecSize &lt;= 256) <span class="comment">// 32 bytes</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V8);</div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>    <span class="keywordflow">if</span> (VecSize &lt;= 288) <span class="comment">// 36 bytes</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V9);</div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>    <span class="keywordflow">if</span> (VecSize &lt;= 320) <span class="comment">// 40 bytes</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V10);</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>    <span class="keywordflow">if</span> (VecSize &lt;= 352) <span class="comment">// 44 bytes</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V11);</div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span>    <span class="keywordflow">if</span> (VecSize &lt;= 384) <span class="comment">// 48 bytes</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V12);</div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span>    <span class="keywordflow">if</span> (VecSize &lt;= 512) <span class="comment">// 64 bytes</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V16);</div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span>    <span class="keywordflow">if</span> (VecSize &lt;= 1024) <span class="comment">// 128 bytes</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V32);</div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span> </div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unsupported size for IndirectRegReadGPRIDX pseudos&quot;</span>);</div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span>  }</div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span> </div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span>  <span class="keywordflow">if</span> (VecSize &lt;= 32) <span class="comment">// 4 bytes</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V1);</div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span>  <span class="keywordflow">if</span> (VecSize &lt;= 64) <span class="comment">// 8 bytes</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V2);</div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span>  <span class="keywordflow">if</span> (VecSize &lt;= 96) <span class="comment">// 12 bytes</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V3);</div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span>  <span class="keywordflow">if</span> (VecSize &lt;= 128) <span class="comment">// 16 bytes</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V4);</div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span>  <span class="keywordflow">if</span> (VecSize &lt;= 160) <span class="comment">// 20 bytes</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V5);</div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>  <span class="keywordflow">if</span> (VecSize &lt;= 256) <span class="comment">// 32 bytes</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V8);</div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span>  <span class="keywordflow">if</span> (VecSize &lt;= 288) <span class="comment">// 36 bytes</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V9);</div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span>  <span class="keywordflow">if</span> (VecSize &lt;= 320) <span class="comment">// 40 bytes</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V10);</div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span>  <span class="keywordflow">if</span> (VecSize &lt;= 352) <span class="comment">// 44 bytes</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V11);</div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span>  <span class="keywordflow">if</span> (VecSize &lt;= 384) <span class="comment">// 48 bytes</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V12);</div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span>  <span class="keywordflow">if</span> (VecSize &lt;= 512) <span class="comment">// 64 bytes</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V16);</div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span>  <span class="keywordflow">if</span> (VecSize &lt;= 1024) <span class="comment">// 128 bytes</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V32);</div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span> </div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span>  <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unsupported size for IndirectRegWriteGPRIDX pseudos&quot;</span>);</div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span>}</div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span> </div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a750144640bbe8f2024eaf9296b3181dd"> 1457</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a750144640bbe8f2024eaf9296b3181dd">getIndirectVGPRWriteMovRelPseudoOpc</a>(<span class="keywordtype">unsigned</span> VecSize) {</div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span>  <span class="keywordflow">if</span> (VecSize &lt;= 32) <span class="comment">// 4 bytes</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span>    <span class="keywordflow">return</span> AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V1;</div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span>  <span class="keywordflow">if</span> (VecSize &lt;= 64) <span class="comment">// 8 bytes</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span>    <span class="keywordflow">return</span> AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V2;</div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span>  <span class="keywordflow">if</span> (VecSize &lt;= 96) <span class="comment">// 12 bytes</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span>    <span class="keywordflow">return</span> AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V3;</div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span>  <span class="keywordflow">if</span> (VecSize &lt;= 128) <span class="comment">// 16 bytes</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span>    <span class="keywordflow">return</span> AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V4;</div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span>  <span class="keywordflow">if</span> (VecSize &lt;= 160) <span class="comment">// 20 bytes</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span>    <span class="keywordflow">return</span> AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V5;</div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span>  <span class="keywordflow">if</span> (VecSize &lt;= 256) <span class="comment">// 32 bytes</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span>    <span class="keywordflow">return</span> AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V8;</div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span>  <span class="keywordflow">if</span> (VecSize &lt;= 288) <span class="comment">// 36 bytes</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span>    <span class="keywordflow">return</span> AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V9;</div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span>  <span class="keywordflow">if</span> (VecSize &lt;= 320) <span class="comment">// 40 bytes</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span>    <span class="keywordflow">return</span> AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V10;</div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span>  <span class="keywordflow">if</span> (VecSize &lt;= 352) <span class="comment">// 44 bytes</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span>    <span class="keywordflow">return</span> AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V11;</div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span>  <span class="keywordflow">if</span> (VecSize &lt;= 384) <span class="comment">// 48 bytes</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span>    <span class="keywordflow">return</span> AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V12;</div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span>  <span class="keywordflow">if</span> (VecSize &lt;= 512) <span class="comment">// 64 bytes</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span>    <span class="keywordflow">return</span> AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V16;</div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span>  <span class="keywordflow">if</span> (VecSize &lt;= 1024) <span class="comment">// 128 bytes</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span>    <span class="keywordflow">return</span> AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V32;</div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span> </div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span>  <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unsupported size for IndirectRegWrite pseudos&quot;</span>);</div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span>}</div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span> </div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a18409f473f705c06f6eba730ece4e63e"> 1486</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a18409f473f705c06f6eba730ece4e63e">getIndirectSGPRWriteMovRelPseudo32</a>(<span class="keywordtype">unsigned</span> VecSize) {</div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span>  <span class="keywordflow">if</span> (VecSize &lt;= 32) <span class="comment">// 4 bytes</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span>    <span class="keywordflow">return</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V1;</div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>  <span class="keywordflow">if</span> (VecSize &lt;= 64) <span class="comment">// 8 bytes</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span>    <span class="keywordflow">return</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V2;</div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span>  <span class="keywordflow">if</span> (VecSize &lt;= 96) <span class="comment">// 12 bytes</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span>    <span class="keywordflow">return</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V3;</div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span>  <span class="keywordflow">if</span> (VecSize &lt;= 128) <span class="comment">// 16 bytes</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span>    <span class="keywordflow">return</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V4;</div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span>  <span class="keywordflow">if</span> (VecSize &lt;= 160) <span class="comment">// 20 bytes</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span>    <span class="keywordflow">return</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V5;</div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span>  <span class="keywordflow">if</span> (VecSize &lt;= 256) <span class="comment">// 32 bytes</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span>    <span class="keywordflow">return</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V8;</div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span>  <span class="keywordflow">if</span> (VecSize &lt;= 288) <span class="comment">// 36 bytes</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span>    <span class="keywordflow">return</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V9;</div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span>  <span class="keywordflow">if</span> (VecSize &lt;= 320) <span class="comment">// 40 bytes</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span>    <span class="keywordflow">return</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V10;</div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span>  <span class="keywordflow">if</span> (VecSize &lt;= 352) <span class="comment">// 44 bytes</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span>    <span class="keywordflow">return</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V11;</div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span>  <span class="keywordflow">if</span> (VecSize &lt;= 384) <span class="comment">// 48 bytes</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span>    <span class="keywordflow">return</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V12;</div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span>  <span class="keywordflow">if</span> (VecSize &lt;= 512) <span class="comment">// 64 bytes</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span>    <span class="keywordflow">return</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V16;</div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span>  <span class="keywordflow">if</span> (VecSize &lt;= 1024) <span class="comment">// 128 bytes</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span>    <span class="keywordflow">return</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V32;</div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span> </div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span>  <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unsupported size for IndirectRegWrite pseudos&quot;</span>);</div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span>}</div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span> </div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a2f03a1ac84f3a1c4e5612c9293ea6244"> 1515</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a2f03a1ac84f3a1c4e5612c9293ea6244">getIndirectSGPRWriteMovRelPseudo64</a>(<span class="keywordtype">unsigned</span> VecSize) {</div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span>  <span class="keywordflow">if</span> (VecSize &lt;= 64) <span class="comment">// 8 bytes</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span>    <span class="keywordflow">return</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V1;</div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span>  <span class="keywordflow">if</span> (VecSize &lt;= 128) <span class="comment">// 16 bytes</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span>    <span class="keywordflow">return</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V2;</div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span>  <span class="keywordflow">if</span> (VecSize &lt;= 256) <span class="comment">// 32 bytes</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span>    <span class="keywordflow">return</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V4;</div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span>  <span class="keywordflow">if</span> (VecSize &lt;= 512) <span class="comment">// 64 bytes</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span>    <span class="keywordflow">return</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V8;</div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span>  <span class="keywordflow">if</span> (VecSize &lt;= 1024) <span class="comment">// 128 bytes</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span>    <span class="keywordflow">return</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V16;</div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span> </div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span>  <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unsupported size for IndirectRegWrite pseudos&quot;</span>);</div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span>}</div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span> </div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;</div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a14d33066a44cffac139a9ab987c34c6d"> 1531</a></span><a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a14d33066a44cffac139a9ab987c34c6d">SIInstrInfo::getIndirectRegWriteMovRelPseudo</a>(<span class="keywordtype">unsigned</span> VecSize, <span class="keywordtype">unsigned</span> EltSize,</div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span>                                             <span class="keywordtype">bool</span> IsSGPR)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span>  <span class="keywordflow">if</span> (IsSGPR) {</div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span>    <span class="keywordflow">switch</span> (EltSize) {</div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span>    <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(<a class="code hl_function" href="SIInstrInfo_8cpp.html#a18409f473f705c06f6eba730ece4e63e">getIndirectSGPRWriteMovRelPseudo32</a>(VecSize));</div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span>    <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(<a class="code hl_function" href="SIInstrInfo_8cpp.html#a2f03a1ac84f3a1c4e5612c9293ea6244">getIndirectSGPRWriteMovRelPseudo64</a>(VecSize));</div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid reg indexing elt size&quot;</span>);</div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span>    }</div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span>  }</div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span> </div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(EltSize == 32 &amp;&amp; <span class="stringliteral">&quot;invalid reg indexing elt size&quot;</span>);</div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(<a class="code hl_function" href="SIInstrInfo_8cpp.html#a750144640bbe8f2024eaf9296b3181dd">getIndirectVGPRWriteMovRelPseudoOpc</a>(VecSize));</div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>}</div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span> </div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#aa92f8b057e8d007d8e3c03828035b1d1"> 1548</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#aa92f8b057e8d007d8e3c03828035b1d1">getSGPRSpillSaveOpcode</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) {</div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) {</div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span>  <span class="keywordflow">case</span> 4:</div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S32_SAVE;</div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span>  <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S64_SAVE;</div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span>  <span class="keywordflow">case</span> 12:</div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S96_SAVE;</div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span>  <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S128_SAVE;</div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span>  <span class="keywordflow">case</span> 20:</div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S160_SAVE;</div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span>  <span class="keywordflow">case</span> 24:</div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S192_SAVE;</div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span>  <span class="keywordflow">case</span> 28:</div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S224_SAVE;</div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span>  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S256_SAVE;</div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span>  <span class="keywordflow">case</span> 36:</div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S288_SAVE;</div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span>  <span class="keywordflow">case</span> 40:</div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S320_SAVE;</div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span>  <span class="keywordflow">case</span> 44:</div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S352_SAVE;</div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span>  <span class="keywordflow">case</span> 48:</div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S384_SAVE;</div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span>  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S512_SAVE;</div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span>  <span class="keywordflow">case</span> 128:</div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S1024_SAVE;</div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unknown register size&quot;</span>);</div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span>  }</div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span>}</div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span> </div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#ab52fe3b5f1dd9eaebb4028cc94a96587"> 1583</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#ab52fe3b5f1dd9eaebb4028cc94a96587">getVGPRSpillSaveOpcode</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) {</div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) {</div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span>  <span class="keywordflow">case</span> 4:</div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V32_SAVE;</div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span>  <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V64_SAVE;</div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span>  <span class="keywordflow">case</span> 12:</div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V96_SAVE;</div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span>  <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V128_SAVE;</div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span>  <span class="keywordflow">case</span> 20:</div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V160_SAVE;</div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span>  <span class="keywordflow">case</span> 24:</div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V192_SAVE;</div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span>  <span class="keywordflow">case</span> 28:</div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V224_SAVE;</div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span>  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V256_SAVE;</div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span>  <span class="keywordflow">case</span> 36:</div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V288_SAVE;</div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span>  <span class="keywordflow">case</span> 40:</div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V320_SAVE;</div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span>  <span class="keywordflow">case</span> 44:</div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V352_SAVE;</div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>  <span class="keywordflow">case</span> 48:</div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V384_SAVE;</div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span>  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V512_SAVE;</div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span>  <span class="keywordflow">case</span> 128:</div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V1024_SAVE;</div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unknown register size&quot;</span>);</div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span>  }</div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span>}</div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span> </div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a70258bed1d4a09a7c8329869a7e934a1"> 1618</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a70258bed1d4a09a7c8329869a7e934a1">getAGPRSpillSaveOpcode</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) {</div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) {</div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span>  <span class="keywordflow">case</span> 4:</div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A32_SAVE;</div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span>  <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A64_SAVE;</div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span>  <span class="keywordflow">case</span> 12:</div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A96_SAVE;</div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span>  <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A128_SAVE;</div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span>  <span class="keywordflow">case</span> 20:</div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A160_SAVE;</div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span>  <span class="keywordflow">case</span> 24:</div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A192_SAVE;</div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span>  <span class="keywordflow">case</span> 28:</div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A224_SAVE;</div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span>  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A256_SAVE;</div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span>  <span class="keywordflow">case</span> 36:</div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A288_SAVE;</div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span>  <span class="keywordflow">case</span> 40:</div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A320_SAVE;</div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span>  <span class="keywordflow">case</span> 44:</div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A352_SAVE;</div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span>  <span class="keywordflow">case</span> 48:</div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A384_SAVE;</div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span>  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A512_SAVE;</div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span>  <span class="keywordflow">case</span> 128:</div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A1024_SAVE;</div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unknown register size&quot;</span>);</div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span>  }</div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span>}</div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span> </div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#ae1f11cae46ac46cf14353d40a7511514"> 1653</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#ae1f11cae46ac46cf14353d40a7511514">getAVSpillSaveOpcode</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) {</div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) {</div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span>  <span class="keywordflow">case</span> 4:</div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV32_SAVE;</div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span>  <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV64_SAVE;</div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span>  <span class="keywordflow">case</span> 12:</div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV96_SAVE;</div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span>  <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV128_SAVE;</div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span>  <span class="keywordflow">case</span> 20:</div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV160_SAVE;</div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span>  <span class="keywordflow">case</span> 24:</div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV192_SAVE;</div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span>  <span class="keywordflow">case</span> 28:</div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV224_SAVE;</div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span>  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV256_SAVE;</div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span>  <span class="keywordflow">case</span> 36:</div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV288_SAVE;</div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span>  <span class="keywordflow">case</span> 40:</div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV320_SAVE;</div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span>  <span class="keywordflow">case</span> 44:</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV352_SAVE;</div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>  <span class="keywordflow">case</span> 48:</div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV384_SAVE;</div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span>  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV512_SAVE;</div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span>  <span class="keywordflow">case</span> 128:</div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV1024_SAVE;</div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unknown register size&quot;</span>);</div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span>  }</div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>}</div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span> </div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a50ab99bc75876f92c592b45b779f751f"> 1688</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a50ab99bc75876f92c592b45b779f751f">getWWMRegSpillSaveOpcode</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>,</div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span>                                         <span class="keywordtype">bool</span> IsVectorSuperClass) {</div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span>  <span class="comment">// Currently, there is only 32-bit WWM register spills needed.</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> != 4)</div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unknown wwm register spill size&quot;</span>);</div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span> </div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span>  <span class="keywordflow">if</span> (IsVectorSuperClass)</div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_WWM_AV32_SAVE;</div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span> </div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span>  <span class="keywordflow">return</span> AMDGPU::SI_SPILL_WWM_V32_SAVE;</div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span>}</div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span> </div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a651d110c1dac1aa8d4ba6cf535bfa6a0"> 1700</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a651d110c1dac1aa8d4ba6cf535bfa6a0">getVectorRegSpillSaveOpcode</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg,</div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span>                                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span>                                            <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>,</div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span>                                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span>                                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;MFI) {</div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span>  <span class="keywordtype">bool</span> IsVectorSuperClass = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.isVectorSuperClass(RC);</div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span> </div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span>  <span class="comment">// Choose the right opcode if spilling a WWM register.</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span>  <span class="keywordflow">if</span> (MFI.<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#aa49d47a31cd6d7ac85e7aaa3753ccc48">checkFlag</a>(Reg, <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VirtRegFlag.html#ae40fa7ccf9ef4e1fa2db150e4b74f7a9a31784c8e60845a8b46a9de185dec5645">AMDGPU::VirtRegFlag::WWM_REG</a>))</div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a50ab99bc75876f92c592b45b779f751f">getWWMRegSpillSaveOpcode</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>, IsVectorSuperClass);</div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span> </div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span>  <span class="keywordflow">if</span> (IsVectorSuperClass)</div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#ae1f11cae46ac46cf14353d40a7511514">getAVSpillSaveOpcode</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span> </div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.isAGPRClass(RC) ? <a class="code hl_function" href="SIInstrInfo_8cpp.html#a70258bed1d4a09a7c8329869a7e934a1">getAGPRSpillSaveOpcode</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)</div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span>                             : <a class="code hl_function" href="SIInstrInfo_8cpp.html#ab52fe3b5f1dd9eaebb4028cc94a96587">getVGPRSpillSaveOpcode</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span>}</div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span> </div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ad1b876e5ef51615ffe027d180ea6c07f"> 1718</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ad1b876e5ef51615ffe027d180ea6c07f">SIInstrInfo::storeRegToStackSlot</a>(</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg,</div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span>    <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> FrameIndex, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VReg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span>  <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span>  <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;FrameInfo = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>();</div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ab622d694b5fcb0edb99159f1ebdcdb6b">findDebugLoc</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span> </div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span>  <a class="code hl_struct" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo</div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span>    = <a class="code hl_function" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(*MF, FrameIndex);</div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span>  <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">getMachineMemOperand</a>(</div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span>      PtrInfo, <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>, FrameInfo.getObjectSize(FrameIndex),</div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span>      FrameInfo.getObjectAlign(FrameIndex));</div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span>  <span class="keywordtype">unsigned</span> SpillSize = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getSpillSize(*RC);</div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span> </div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span>  <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(RC)) {</div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span>    MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#ab5b19e21fc6b0765d7d551d2f07ae0f7">setHasSpilledSGPRs</a>();</div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcReg != AMDGPU::M0 &amp;&amp; <span class="stringliteral">&quot;m0 should not be spilled&quot;</span>);</div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcReg != AMDGPU::EXEC_LO &amp;&amp; SrcReg != AMDGPU::EXEC_HI &amp;&amp;</div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span>           SrcReg != AMDGPU::EXEC &amp;&amp; <span class="stringliteral">&quot;exec should not be spilled&quot;</span>);</div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span> </div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span>    <span class="comment">// We are only allowed to create one new instruction when spilling</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span>    <span class="comment">// registers, so we need to use pseudo instruction for spilling SGPRs.</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;OpDesc = <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(<a class="code hl_function" href="SIInstrInfo_8cpp.html#aa92f8b057e8d007d8e3c03828035b1d1">getSGPRSpillSaveOpcode</a>(SpillSize));</div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span> </div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span>    <span class="comment">// The SGPR spill/restore instructions only work on number sgprs, so we need</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span>    <span class="comment">// to make sure we are using the correct register class.</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span>    <span class="keywordflow">if</span> (SrcReg.<a class="code hl_function" href="classllvm_1_1Register.html#ab203bbcbc320180b1da9e9a92ee0c784">isVirtual</a>() &amp;&amp; SpillSize == 4) {</div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.constrainRegClass(SrcReg, &amp;AMDGPU::SReg_32_XM0_XEXECRegClass);</div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span>    }</div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span> </div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, OpDesc)</div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isKill)) <span class="comment">// data</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">addFrameIndex</a>(FrameIndex)               <span class="comment">// addr</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ae565d45627e1678a3e37bd6a016c561c">addMemOperand</a>(MMO)</div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a2afcc4a332bb78d31847fd4a394a5aeb">getStackPtrOffsetReg</a>(), <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span> </div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span>    <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aed80e0d9bfe4e57de24283efa7572eb4">spillSGPRToVGPR</a>())</div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span>      FrameInfo.setStackID(FrameIndex, <a class="code hl_enumvalue" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5a29a8016e50342e4598b3cb8a6601694f">TargetStackID::SGPRSpill</a>);</div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span>  }</div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span> </div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span>  <span class="keywordtype">unsigned</span> Opcode = <a class="code hl_function" href="SIInstrInfo_8cpp.html#a651d110c1dac1aa8d4ba6cf535bfa6a0">getVectorRegSpillSaveOpcode</a>(VReg ? VReg : SrcReg, RC,</div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span>                                                SpillSize, RI, *MFI);</div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span>  MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a8fe30fcccc3364b6ff5ee7ba28aed8f8">setHasSpilledVGPRs</a>();</div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span> </div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode))</div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isKill)) <span class="comment">// data</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">addFrameIndex</a>(FrameIndex)               <span class="comment">// addr</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a2afcc4a332bb78d31847fd4a394a5aeb">getStackPtrOffsetReg</a>())     <span class="comment">// scratch_offset</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)                               <span class="comment">// offset</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ae565d45627e1678a3e37bd6a016c561c">addMemOperand</a>(MMO);</div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span>}</div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span> </div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a99bfc979f4349f70e0dd24ea53445ff0"> 1774</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a99bfc979f4349f70e0dd24ea53445ff0">getSGPRSpillRestoreOpcode</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) {</div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) {</div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span>  <span class="keywordflow">case</span> 4:</div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S32_RESTORE;</div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span>  <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S64_RESTORE;</div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span>  <span class="keywordflow">case</span> 12:</div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S96_RESTORE;</div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span>  <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S128_RESTORE;</div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span>  <span class="keywordflow">case</span> 20:</div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S160_RESTORE;</div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span>  <span class="keywordflow">case</span> 24:</div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S192_RESTORE;</div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span>  <span class="keywordflow">case</span> 28:</div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S224_RESTORE;</div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span>  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S256_RESTORE;</div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span>  <span class="keywordflow">case</span> 36:</div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S288_RESTORE;</div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span>  <span class="keywordflow">case</span> 40:</div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S320_RESTORE;</div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span>  <span class="keywordflow">case</span> 44:</div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S352_RESTORE;</div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span>  <span class="keywordflow">case</span> 48:</div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S384_RESTORE;</div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span>  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S512_RESTORE;</div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span>  <span class="keywordflow">case</span> 128:</div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_S1024_RESTORE;</div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unknown register size&quot;</span>);</div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span>  }</div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span>}</div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span> </div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#afe5db8c3cc834e5e22206e4a33aa09ac"> 1809</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#afe5db8c3cc834e5e22206e4a33aa09ac">getVGPRSpillRestoreOpcode</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) {</div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) {</div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span>  <span class="keywordflow">case</span> 4:</div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V32_RESTORE;</div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span>  <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V64_RESTORE;</div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span>  <span class="keywordflow">case</span> 12:</div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V96_RESTORE;</div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span>  <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V128_RESTORE;</div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span>  <span class="keywordflow">case</span> 20:</div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V160_RESTORE;</div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span>  <span class="keywordflow">case</span> 24:</div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V192_RESTORE;</div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span>  <span class="keywordflow">case</span> 28:</div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V224_RESTORE;</div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span>  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V256_RESTORE;</div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span>  <span class="keywordflow">case</span> 36:</div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V288_RESTORE;</div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span>  <span class="keywordflow">case</span> 40:</div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V320_RESTORE;</div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span>  <span class="keywordflow">case</span> 44:</div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V352_RESTORE;</div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span>  <span class="keywordflow">case</span> 48:</div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V384_RESTORE;</div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span>  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V512_RESTORE;</div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span>  <span class="keywordflow">case</span> 128:</div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_V1024_RESTORE;</div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unknown register size&quot;</span>);</div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span>  }</div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span>}</div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span> </div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a3b14da54a3568ef712f4baaab1dd5dd8"> 1844</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a3b14da54a3568ef712f4baaab1dd5dd8">getAGPRSpillRestoreOpcode</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) {</div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) {</div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span>  <span class="keywordflow">case</span> 4:</div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A32_RESTORE;</div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span>  <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A64_RESTORE;</div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span>  <span class="keywordflow">case</span> 12:</div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A96_RESTORE;</div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span>  <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A128_RESTORE;</div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span>  <span class="keywordflow">case</span> 20:</div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A160_RESTORE;</div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span>  <span class="keywordflow">case</span> 24:</div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A192_RESTORE;</div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span>  <span class="keywordflow">case</span> 28:</div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A224_RESTORE;</div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span>  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A256_RESTORE;</div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span>  <span class="keywordflow">case</span> 36:</div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A288_RESTORE;</div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span>  <span class="keywordflow">case</span> 40:</div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A320_RESTORE;</div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span>  <span class="keywordflow">case</span> 44:</div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A352_RESTORE;</div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span>  <span class="keywordflow">case</span> 48:</div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A384_RESTORE;</div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span>  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A512_RESTORE;</div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span>  <span class="keywordflow">case</span> 128:</div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_A1024_RESTORE;</div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unknown register size&quot;</span>);</div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span>  }</div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span>}</div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span> </div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#af6c596a28179cfc956ba49cb5fe643f9"> 1879</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#af6c596a28179cfc956ba49cb5fe643f9">getAVSpillRestoreOpcode</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) {</div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) {</div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span>  <span class="keywordflow">case</span> 4:</div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV32_RESTORE;</div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span>  <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV64_RESTORE;</div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span>  <span class="keywordflow">case</span> 12:</div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV96_RESTORE;</div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span>  <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV128_RESTORE;</div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span>  <span class="keywordflow">case</span> 20:</div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV160_RESTORE;</div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span>  <span class="keywordflow">case</span> 24:</div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV192_RESTORE;</div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span>  <span class="keywordflow">case</span> 28:</div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV224_RESTORE;</div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span>  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV256_RESTORE;</div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span>  <span class="keywordflow">case</span> 36:</div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV288_RESTORE;</div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span>  <span class="keywordflow">case</span> 40:</div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV320_RESTORE;</div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span>  <span class="keywordflow">case</span> 44:</div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV352_RESTORE;</div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span>  <span class="keywordflow">case</span> 48:</div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV384_RESTORE;</div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span>  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV512_RESTORE;</div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span>  <span class="keywordflow">case</span> 128:</div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_AV1024_RESTORE;</div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unknown register size&quot;</span>);</div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span>  }</div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span>}</div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span> </div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a58ebf6c402221ae9d33e027d7266926f"> 1914</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a58ebf6c402221ae9d33e027d7266926f">getWWMRegSpillRestoreOpcode</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>,</div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span>                                            <span class="keywordtype">bool</span> IsVectorSuperClass) {</div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span>  <span class="comment">// Currently, there is only 32-bit WWM register spills needed.</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> != 4)</div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unknown wwm register spill size&quot;</span>);</div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span> </div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span>  <span class="keywordflow">if</span> (IsVectorSuperClass)</div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span>    <span class="keywordflow">return</span> AMDGPU::SI_SPILL_WWM_AV32_RESTORE;</div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span> </div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span>  <span class="keywordflow">return</span> AMDGPU::SI_SPILL_WWM_V32_RESTORE;</div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span>}</div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span> </div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span><span class="keyword">static</span> <span class="keywordtype">unsigned</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a38ebe847e991176c228c75849c200990"> 1927</a></span><a class="code hl_function" href="SIInstrInfo_8cpp.html#a38ebe847e991176c228c75849c200990">getVectorRegSpillRestoreOpcode</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span>                               <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;MFI) {</div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span>  <span class="keywordtype">bool</span> IsVectorSuperClass = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.isVectorSuperClass(RC);</div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span> </div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span>  <span class="comment">// Choose the right opcode if restoring a WWM register.</span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span>  <span class="keywordflow">if</span> (MFI.<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#aa49d47a31cd6d7ac85e7aaa3753ccc48">checkFlag</a>(Reg, <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VirtRegFlag.html#ae40fa7ccf9ef4e1fa2db150e4b74f7a9a31784c8e60845a8b46a9de185dec5645">AMDGPU::VirtRegFlag::WWM_REG</a>))</div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a58ebf6c402221ae9d33e027d7266926f">getWWMRegSpillRestoreOpcode</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>, IsVectorSuperClass);</div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span> </div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span>  <span class="keywordflow">if</span> (IsVectorSuperClass)</div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#af6c596a28179cfc956ba49cb5fe643f9">getAVSpillRestoreOpcode</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span> </div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.isAGPRClass(RC) ? <a class="code hl_function" href="SIInstrInfo_8cpp.html#a3b14da54a3568ef712f4baaab1dd5dd8">getAGPRSpillRestoreOpcode</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)</div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span>                             : <a class="code hl_function" href="SIInstrInfo_8cpp.html#afe5db8c3cc834e5e22206e4a33aa09ac">getVGPRSpillRestoreOpcode</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span>}</div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span> </div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a829e9621ba24a27ddaaccfb4b0f58308"> 1943</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a829e9621ba24a27ddaaccfb4b0f58308">SIInstrInfo::loadRegFromStackSlot</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span>                                       <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span>                                       <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestReg, <span class="keywordtype">int</span> FrameIndex,</div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span>                                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span>                                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span>                                       <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VReg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span>  <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span>  <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;FrameInfo = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>();</div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ab622d694b5fcb0edb99159f1ebdcdb6b">findDebugLoc</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span>  <span class="keywordtype">unsigned</span> SpillSize = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getSpillSize(*RC);</div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span> </div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span>  <a class="code hl_struct" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo</div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span>    = <a class="code hl_function" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(*MF, FrameIndex);</div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span> </div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span>  <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">getMachineMemOperand</a>(</div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span>      PtrInfo, <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a>, FrameInfo.getObjectSize(FrameIndex),</div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span>      FrameInfo.getObjectAlign(FrameIndex));</div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span> </div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span>  <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(RC)) {</div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span>    MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#ab5b19e21fc6b0765d7d551d2f07ae0f7">setHasSpilledSGPRs</a>();</div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DestReg != AMDGPU::M0 &amp;&amp; <span class="stringliteral">&quot;m0 should not be reloaded into&quot;</span>);</div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DestReg != AMDGPU::EXEC_LO &amp;&amp; DestReg != AMDGPU::EXEC_HI &amp;&amp;</div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span>           DestReg != AMDGPU::EXEC &amp;&amp; <span class="stringliteral">&quot;exec should not be spilled&quot;</span>);</div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span> </div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span>    <span class="comment">// FIXME: Maybe this should not include a memoperand because it will be</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span>    <span class="comment">// lowered to non-memory instructions.</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;OpDesc = <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(<a class="code hl_function" href="SIInstrInfo_8cpp.html#a99bfc979f4349f70e0dd24ea53445ff0">getSGPRSpillRestoreOpcode</a>(SpillSize));</div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span>    <span class="keywordflow">if</span> (DestReg.<a class="code hl_function" href="classllvm_1_1Register.html#ab203bbcbc320180b1da9e9a92ee0c784">isVirtual</a>() &amp;&amp; SpillSize == 4) {</div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span>      <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.constrainRegClass(DestReg, &amp;AMDGPU::SReg_32_XM0_XEXECRegClass);</div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span>    }</div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span> </div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span>    <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aed80e0d9bfe4e57de24283efa7572eb4">spillSGPRToVGPR</a>())</div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span>      FrameInfo.setStackID(FrameIndex, <a class="code hl_enumvalue" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5a29a8016e50342e4598b3cb8a6601694f">TargetStackID::SGPRSpill</a>);</div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, OpDesc, DestReg)</div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">addFrameIndex</a>(FrameIndex) <span class="comment">// addr</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ae565d45627e1678a3e37bd6a016c561c">addMemOperand</a>(MMO)</div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a2afcc4a332bb78d31847fd4a394a5aeb">getStackPtrOffsetReg</a>(), <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span> </div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span>  }</div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span> </div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span>  <span class="keywordtype">unsigned</span> Opcode = <a class="code hl_function" href="SIInstrInfo_8cpp.html#a38ebe847e991176c228c75849c200990">getVectorRegSpillRestoreOpcode</a>(VReg ? VReg : DestReg, RC,</div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span>                                                   SpillSize, RI, *MFI);</div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode), DestReg)</div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">addFrameIndex</a>(FrameIndex)           <span class="comment">// vaddr</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a2afcc4a332bb78d31847fd4a394a5aeb">getStackPtrOffsetReg</a>()) <span class="comment">// scratch_offset</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)                           <span class="comment">// offset</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ae565d45627e1678a3e37bd6a016c561c">addMemOperand</a>(MMO);</div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span>}</div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span> </div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ad8e550107fa28c8e3869a5b28dad59b9"> 1995</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ad8e550107fa28c8e3869a5b28dad59b9">SIInstrInfo::insertNoop</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span>                             <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span>  <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a35a34ad93d12d742710032a33f3ecb57">insertNoops</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 1);</div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span>}</div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span> </div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a35a34ad93d12d742710032a33f3ecb57"> 2000</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a35a34ad93d12d742710032a33f3ecb57">SIInstrInfo::insertNoops</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span>                              <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span>                              <span class="keywordtype">unsigned</span> Quantity)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span>  <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ab622d694b5fcb0edb99159f1ebdcdb6b">findDebugLoc</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span>  <span class="keywordflow">while</span> (Quantity &gt; 0) {</div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span>    <span class="keywordtype">unsigned</span> Arg = std::min(Quantity, 8u);</div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span>    Quantity -= Arg;</div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_NOP)).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Arg - 1);</div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span>  }</div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span>}</div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span> </div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a2d04c20f5631c0950af280cb294db89d"> 2011</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a2d04c20f5631c0950af280cb294db89d">SIInstrInfo::insertReturn</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span>  <span class="keyword">auto</span> MF = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span>  <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF-&gt;getInfo&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span> </div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;isEntryFunction());</div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span> </div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#aa8d1d8d88835b75b05b14ab774785e8a">succ_empty</a>()) {</div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span>    <span class="keywordtype">bool</span> HasNoTerminator = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">getFirstTerminator</a>() == <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span>    <span class="keywordflow">if</span> (HasNoTerminator) {</div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;returnsVoid()) {</div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(), <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_ENDPGM)).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(), <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::SI_RETURN_TO_EPILOG));</div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span>      }</div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span>    }</div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span>  }</div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span>}</div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span> </div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ac1656e5749e564620d30b6c2bd704f11"> 2029</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ac1656e5749e564620d30b6c2bd704f11">SIInstrInfo::getNumWaitStates</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isMetaInstruction())</div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span>      <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span>    <span class="keywordflow">return</span> 1; <span class="comment">// FIXME: Do wait states equal cycles?</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span> </div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span>  <span class="keywordflow">case</span> AMDGPU::S_NOP:</div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getImm() + 1;</div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span>  <span class="comment">// SI_RETURN_TO_EPILOG is a fallthrough to code outside of the function. The</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span>  <span class="comment">// hazard, even if one exist, won&#39;t really be visible. Should we handle it?</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span>  }</div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span>}</div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span> </div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a864a107b54979b53706e9d88f51c07e3"> 2043</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a864a107b54979b53706e9d88f51c07e3">SIInstrInfo::expandPostRAPseudo</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a4e872608c63bfb1bed8f7d133d96c178">getRegisterInfo</a>();</div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span>  <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ab622d694b5fcb0edb99159f1ebdcdb6b">findDebugLoc</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span>  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aeeb52dce7ed6b6e3abc562031782d77d">TargetInstrInfo::expandPostRAPseudo</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span>  <span class="keywordflow">case</span> AMDGPU::S_MOV_B64_term:</div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span>    <span class="comment">// This is only a terminator to get the correct spill code placement during</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span>    <span class="comment">// register allocation.</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_MOV_B64));</div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span> </div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span>  <span class="keywordflow">case</span> AMDGPU::S_MOV_B32_term:</div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span>    <span class="comment">// This is only a terminator to get the correct spill code placement during</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span>    <span class="comment">// register allocation.</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_MOV_B32));</div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span> </div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span>  <span class="keywordflow">case</span> AMDGPU::S_XOR_B64_term:</div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span>    <span class="comment">// This is only a terminator to get the correct spill code placement during</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span>    <span class="comment">// register allocation.</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_XOR_B64));</div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span> </div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span>  <span class="keywordflow">case</span> AMDGPU::S_XOR_B32_term:</div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span>    <span class="comment">// This is only a terminator to get the correct spill code placement during</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span>    <span class="comment">// register allocation.</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_XOR_B32));</div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span>  <span class="keywordflow">case</span> AMDGPU::S_OR_B64_term:</div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span>    <span class="comment">// This is only a terminator to get the correct spill code placement during</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span>    <span class="comment">// register allocation.</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_OR_B64));</div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span>  <span class="keywordflow">case</span> AMDGPU::S_OR_B32_term:</div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span>    <span class="comment">// This is only a terminator to get the correct spill code placement during</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span>    <span class="comment">// register allocation.</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_OR_B32));</div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span> </div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span>  <span class="keywordflow">case</span> AMDGPU::S_ANDN2_B64_term:</div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span>    <span class="comment">// This is only a terminator to get the correct spill code placement during</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span>    <span class="comment">// register allocation.</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_ANDN2_B64));</div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span> </div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span>  <span class="keywordflow">case</span> AMDGPU::S_ANDN2_B32_term:</div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span>    <span class="comment">// This is only a terminator to get the correct spill code placement during</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span>    <span class="comment">// register allocation.</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_ANDN2_B32));</div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span> </div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span>  <span class="keywordflow">case</span> AMDGPU::S_AND_B64_term:</div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span>    <span class="comment">// This is only a terminator to get the correct spill code placement during</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span>    <span class="comment">// register allocation.</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_AND_B64));</div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span> </div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span>  <span class="keywordflow">case</span> AMDGPU::S_AND_B32_term:</div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span>    <span class="comment">// This is only a terminator to get the correct spill code placement during</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span>    <span class="comment">// register allocation.</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_AND_B32));</div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span> </div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span>  <span class="keywordflow">case</span> AMDGPU::S_AND_SAVEEXEC_B64_term:</div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span>    <span class="comment">// This is only a terminator to get the correct spill code placement during</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span>    <span class="comment">// register allocation.</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_AND_SAVEEXEC_B64));</div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span> </div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span>  <span class="keywordflow">case</span> AMDGPU::S_AND_SAVEEXEC_B32_term:</div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span>    <span class="comment">// This is only a terminator to get the correct spill code placement during</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span>    <span class="comment">// register allocation.</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_AND_SAVEEXEC_B32));</div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span> </div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_TO_VGPR:</div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_WRITELANE_B32));</div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span> </div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span>  <span class="keywordflow">case</span> AMDGPU::SI_RESTORE_S32_FROM_VGPR:</div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_READLANE_B32));</div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span> </div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span>  <span class="keywordflow">case</span> AMDGPU::V_MOV_B64_PSEUDO: {</div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstLo = RI.getSubReg(Dst, AMDGPU::sub0);</div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstHi = RI.getSubReg(Dst, AMDGPU::sub1);</div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span> </div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1);</div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span>    <span class="comment">// FIXME: Will this work for 64-bit floating point immediates?</span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.isFPImm());</div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span>    <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a92e0b317959309846ea919ad2cf08ffc">hasMovB64</a>()) {</div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MOV_B64_e32));</div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.isReg() || <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 1) ||</div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span>          isUInt&lt;32&gt;(<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.<a class="code hl_function" href="classllvm_1_1SrcOp.html#a9370c0de85c12bd0062063b7fcbc64ed">getImm</a>()))</div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span>    }</div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.isImm()) {</div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span>      <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> Imm(64, <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.<a class="code hl_function" href="classllvm_1_1SrcOp.html#a9370c0de85c12bd0062063b7fcbc64ed">getImm</a>());</div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span>      <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> <a class="code hl_enumvalue" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">Lo</a>(32, Imm.getLoBits(32).getZExtValue());</div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span>      <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> <a class="code hl_enumvalue" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">Hi</a>(32, Imm.getHiBits(32).getZExtValue());</div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span>      <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a3afde3a0eda49172cc0f673da8ab75ea">hasPkMovB32</a>() &amp;&amp; <a class="code hl_enumvalue" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">Lo</a> == <a class="code hl_enumvalue" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">Hi</a> &amp;&amp; <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">Lo</a>)) {</div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_PK_MOV_B32), Dst)</div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#a7319a55fca29e1eedc010867c5f453adaf0e8126187c47c5b74a1bdc635158144">SISrcMods::OP_SEL_1</a>)</div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">Lo</a>.getSExtValue())</div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#a7319a55fca29e1eedc010867c5f453adaf0e8126187c47c5b74a1bdc635158144">SISrcMods::OP_SEL_1</a>)</div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">Lo</a>.getSExtValue())</div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)  <span class="comment">// op_sel_lo</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)  <span class="comment">// op_sel_hi</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)  <span class="comment">// neg_lo</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)  <span class="comment">// neg_hi</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0); <span class="comment">// clamp</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MOV_B32_e32), DstLo)</div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">Lo</a>.getSExtValue())</div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Dst, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MOV_B32_e32), DstHi)</div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">Hi</a>.getSExtValue())</div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Dst, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span>      }</div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.isReg());</div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span>      <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a3afde3a0eda49172cc0f673da8ab75ea">hasPkMovB32</a>() &amp;&amp;</div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span>          !RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c">isAGPR</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>(), <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.<a class="code hl_function" href="classllvm_1_1SrcOp.html#ae229785d0c8a8ce25d34be18fe150a54">getReg</a>())) {</div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_PK_MOV_B32), Dst)</div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#a7319a55fca29e1eedc010867c5f453adaf0e8126187c47c5b74a1bdc635158144">SISrcMods::OP_SEL_1</a>) <span class="comment">// src0_mod</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.<a class="code hl_function" href="classllvm_1_1SrcOp.html#ae229785d0c8a8ce25d34be18fe150a54">getReg</a>())</div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#a7319a55fca29e1eedc010867c5f453ada3b095994a942145ccaaed4f175c7172a">SISrcMods::OP_SEL_0</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#a7319a55fca29e1eedc010867c5f453adaf0e8126187c47c5b74a1bdc635158144">SISrcMods::OP_SEL_1</a>) <span class="comment">// src1_mod</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.<a class="code hl_function" href="classllvm_1_1SrcOp.html#ae229785d0c8a8ce25d34be18fe150a54">getReg</a>())</div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)  <span class="comment">// op_sel_lo</span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)  <span class="comment">// op_sel_hi</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)  <span class="comment">// neg_lo</span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)  <span class="comment">// neg_hi</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0); <span class="comment">// clamp</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MOV_B32_e32), DstLo)</div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(RI.getSubReg(<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.<a class="code hl_function" href="classllvm_1_1SrcOp.html#ae229785d0c8a8ce25d34be18fe150a54">getReg</a>(), AMDGPU::sub0))</div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Dst, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MOV_B32_e32), DstHi)</div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(RI.getSubReg(<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.<a class="code hl_function" href="classllvm_1_1SrcOp.html#ae229785d0c8a8ce25d34be18fe150a54">getReg</a>(), AMDGPU::sub1))</div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Dst, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span>      }</div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span>    }</div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span>  }</div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span>  <span class="keywordflow">case</span> AMDGPU::V_MOV_B64_DPP_PSEUDO: {</div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ad8e9b54f022eddc33ee49305e85d6b7f">expandMovDPP64</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span>  }</div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span>  <span class="keywordflow">case</span> AMDGPU::S_MOV_B64_IMM_PSEUDO: {</div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1);</div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.isFPImm());</div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span>    <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> Imm(64, <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.<a class="code hl_function" href="classllvm_1_1SrcOp.html#a9370c0de85c12bd0062063b7fcbc64ed">getImm</a>());</div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span>    <span class="keywordflow">if</span> (Imm.isIntN(32) || <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(Imm)) {</div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_MOV_B64));</div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span>    }</div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span> </div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstLo = RI.getSubReg(Dst, AMDGPU::sub0);</div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstHi = RI.getSubReg(Dst, AMDGPU::sub1);</div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span> </div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span>    <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> <a class="code hl_enumvalue" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">Lo</a>(32, Imm.getLoBits(32).getZExtValue());</div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span>    <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> <a class="code hl_enumvalue" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">Hi</a>(32, Imm.getHiBits(32).getZExtValue());</div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_MOV_B32), DstLo)</div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">Lo</a>.getSExtValue())</div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Dst, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_MOV_B32), DstHi)</div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">Hi</a>.getSExtValue())</div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Dst, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span>  }</div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span>  <span class="keywordflow">case</span> AMDGPU::V_SET_INACTIVE_B32: {</div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span>    <span class="keywordtype">unsigned</span> NotOpc = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_NOT_B32 : AMDGPU::S_NOT_B64;</div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span>    <span class="keywordtype">unsigned</span> Exec = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::EXEC_LO : AMDGPU::EXEC;</div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span>    <span class="comment">// FIXME: We may possibly optimize the COPY once we find ways to make LLVM</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span>    <span class="comment">// optimizations (mainly Register Coalescer) aware of WWM register liveness.</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MOV_B32_e32), <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg())</div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1));</div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span>    <span class="keyword">auto</span> FirstNot = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(NotOpc), Exec).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Exec);</div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span>    FirstNot-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#afda2c0f22be043ae42b0ec71b661f565">addRegisterDead</a>(AMDGPU::SCC, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>); <span class="comment">// SCC is overwritten</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MOV_B32_e32), <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg())</div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2));</div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(NotOpc), Exec)</div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Exec);</div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span>  }</div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span>  <span class="keywordflow">case</span> AMDGPU::V_SET_INACTIVE_B64: {</div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span>    <span class="keywordtype">unsigned</span> NotOpc = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_NOT_B32 : AMDGPU::S_NOT_B64;</div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span>    <span class="keywordtype">unsigned</span> Exec = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::EXEC_LO : AMDGPU::EXEC;</div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Copy = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MOV_B64_PSEUDO),</div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span>                                 <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg())</div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span>                             .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1));</div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a864a107b54979b53706e9d88f51c07e3">expandPostRAPseudo</a>(*Copy);</div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span>    <span class="keyword">auto</span> FirstNot = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(NotOpc), Exec).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Exec);</div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span>    FirstNot-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#afda2c0f22be043ae42b0ec71b661f565">addRegisterDead</a>(AMDGPU::SCC, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>); <span class="comment">// SCC is overwritten</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span>    Copy = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MOV_B64_PSEUDO),</div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span>                   <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg())</div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span>               .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2));</div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a864a107b54979b53706e9d88f51c07e3">expandPostRAPseudo</a>(*Copy);</div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(NotOpc), Exec)</div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Exec);</div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span>  }</div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V1:</div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V2:</div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V3:</div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V4:</div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V5:</div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V8:</div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V9:</div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V10:</div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V11:</div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V12:</div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V16:</div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_WRITE_MOVREL_B32_V32:</div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span>  <span class="keywordflow">case</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V1:</div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span>  <span class="keywordflow">case</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V2:</div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span>  <span class="keywordflow">case</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V3:</div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span>  <span class="keywordflow">case</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V4:</div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span>  <span class="keywordflow">case</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V5:</div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span>  <span class="keywordflow">case</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V8:</div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span>  <span class="keywordflow">case</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V9:</div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span>  <span class="keywordflow">case</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V10:</div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span>  <span class="keywordflow">case</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V11:</div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span>  <span class="keywordflow">case</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V12:</div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span>  <span class="keywordflow">case</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V16:</div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"> 2275</span>  <span class="keywordflow">case</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B32_V32:</div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span>  <span class="keywordflow">case</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V1:</div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span>  <span class="keywordflow">case</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V2:</div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span>  <span class="keywordflow">case</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V4:</div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span>  <span class="keywordflow">case</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V8:</div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span>  <span class="keywordflow">case</span> AMDGPU::S_INDIRECT_REG_WRITE_MOVREL_B64_V16: {</div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *EltRC = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">getOpRegClass</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 2);</div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span> </div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span>    <span class="keywordtype">unsigned</span> Opc;</div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span>    <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8cb8776ee5f539fe6391a6d521af25f1">hasVGPRs</a>(EltRC)) {</div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span>      Opc = AMDGPU::V_MOVRELD_B32_e32;</div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span>      Opc = RI.getRegSizeInBits(*EltRC) == 64 ? AMDGPU::S_MOVRELD_B64</div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span>                                              : AMDGPU::S_MOVRELD_B32;</div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span>    }</div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span> </div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;OpDesc = <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opc);</div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VecReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span>    <span class="keywordtype">bool</span> IsUndef = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).isUndef();</div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getImm();</div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VecReg == <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span> </div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span>    <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, OpDesc)</div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(RI.getSubReg(VecReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>), <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>)</div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2))</div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(VecReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>)</div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(VecReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | (IsUndef ? <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a> : 0));</div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span> </div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span>    <span class="keyword">const</span> <span class="keywordtype">int</span> ImpDefIdx =</div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span>        OpDesc.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() + OpDesc.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#aeae23d6b812a5aaa9734ebcdeb4f2d26">implicit_uses</a>().size();</div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span>    <span class="keyword">const</span> <span class="keywordtype">int</span> ImpUseIdx = ImpDefIdx + 1;</div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span>    MIB-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#aa37e31e5df481d2f8a6f9f022886cf5e">tieOperands</a>(ImpDefIdx, ImpUseIdx);</div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span>  }</div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V1:</div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V2:</div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V3:</div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V4:</div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V5:</div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V8:</div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V9:</div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V10:</div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V11:</div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V12:</div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V16:</div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_WRITE_GPR_IDX_B32_V32: {</div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a021be99fec633060e46fd3c482c1c3bc">useVGPRIndexMode</a>());</div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VecReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span>    <span class="keywordtype">bool</span> IsUndef = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).isUndef();</div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg();</div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getImm();</div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span> </div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SetOn = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_SET_GPR_IDX_ON))</div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span>                              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>)</div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span>                              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3adf241b71cde6b36cee10241a2e89fda3">AMDGPU::VGPRIndexMode::DST_ENABLE</a>);</div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span>    SetOn-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(3).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">setIsUndef</a>();</div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span> </div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;OpDesc = <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MOV_B32_indirect_write);</div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span>    <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, OpDesc)</div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(RI.getSubReg(VecReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>), <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>)</div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2))</div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(VecReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>)</div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(VecReg,</div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span>                    <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | (IsUndef ? <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a> : 0));</div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span> </div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span>    <span class="keyword">const</span> <span class="keywordtype">int</span> ImpDefIdx =</div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span>        OpDesc.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() + OpDesc.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#aeae23d6b812a5aaa9734ebcdeb4f2d26">implicit_uses</a>().size();</div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span>    <span class="keyword">const</span> <span class="keywordtype">int</span> ImpUseIdx = ImpDefIdx + 1;</div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"> 2346</span>    MIB-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#aa37e31e5df481d2f8a6f9f022886cf5e">tieOperands</a>(ImpDefIdx, ImpUseIdx);</div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span> </div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SetOff = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_SET_GPR_IDX_OFF));</div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span> </div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span>    <a class="code hl_function" href="namespacellvm.html#a077981b5798a5d7a95cec16ece863aeb">finalizeBundle</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, SetOn-&gt;<a class="code hl_function" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>(), std::next(SetOff-&gt;<a class="code hl_function" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>()));</div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span> </div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span>  }</div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V1:</div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V2:</div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V3:</div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V4:</div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V5:</div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V8:</div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V9:</div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V10:</div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V11:</div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V12:</div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V16:</div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span>  <span class="keywordflow">case</span> AMDGPU::V_INDIRECT_REG_READ_GPR_IDX_B32_V32: {</div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a021be99fec633060e46fd3c482c1c3bc">useVGPRIndexMode</a>());</div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VecReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span>    <span class="keywordtype">bool</span> IsUndef = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).isUndef();</div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getImm();</div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span> </div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SetOn = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_SET_GPR_IDX_ON))</div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span>                              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>)</div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span>                              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a064e9e9900217c959cd4bec112627012">AMDGPU::VGPRIndexMode::SRC0_ENABLE</a>);</div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span>    SetOn-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(3).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">setIsUndef</a>();</div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span> </div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MOV_B32_indirect_read))</div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#af584d2eb0342e655d6ec597c0f7958db">addDef</a>(Dst)</div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(RI.getSubReg(VecReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>), <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>)</div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(VecReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | (IsUndef ? <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a> : 0));</div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span> </div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SetOff = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_SET_GPR_IDX_OFF));</div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span> </div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span>    <a class="code hl_function" href="namespacellvm.html#a077981b5798a5d7a95cec16ece863aeb">finalizeBundle</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, SetOn-&gt;<a class="code hl_function" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>(), std::next(SetOff-&gt;<a class="code hl_function" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>()));</div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span> </div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span>  }</div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span>  <span class="keywordflow">case</span> AMDGPU::SI_PC_ADD_REL_OFFSET: {</div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span>    <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> RegLo = RI.getSubReg(Reg, AMDGPU::sub0);</div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> RegHi = RI.getSubReg(Reg, AMDGPU::sub1);</div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> OpLo = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1);</div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> OpHi = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2);</div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span> </div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span>    <span class="comment">// Create a bundle so these instructions won&#39;t be re-ordered by the</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span>    <span class="comment">// post-RA scheduler.</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span>    <a class="code hl_class" href="classllvm_1_1MIBundleBuilder.html">MIBundleBuilder</a> Bundler(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span>    Bundler.<a class="code hl_function" href="classllvm_1_1MIBundleBuilder.html#a6c15d55cada45b3ba4ec4ba5560c39c4">append</a>(<a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(MF, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_GETPC_B64), Reg));</div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span> </div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span>    <span class="comment">// What we want here is an offset from the value returned by s_getpc (which</span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span>    <span class="comment">// is the address of the s_add_u32 instruction) to the global variable, but</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span>    <span class="comment">// since the encoding of $symbol starts 4 bytes after the start of the</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span>    <span class="comment">// s_add_u32 instruction, we end up with an offset that is 4 bytes too</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span>    <span class="comment">// small. This requires us to add 4 to the global variable offset in order</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span>    <span class="comment">// to compute the correct address. Similarly for the s_addc_u32 instruction,</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span>    <span class="comment">// the encoding of $symbol starts 12 bytes after the start of the s_add_u32</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span>    <span class="comment">// instruction.</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span> </div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span>    int64_t Adjust = 0;</div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span>    <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a4800f21d7866329eeb7a6bbcef9cb9e7">hasGetPCZeroExtension</a>()) {</div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span>      <span class="comment">// Fix up hardware that does not sign-extend the 48-bit PC value by</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span>      <span class="comment">// inserting: s_sext_i32_i16 reghi, reghi</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span>      Bundler.<a class="code hl_function" href="classllvm_1_1MIBundleBuilder.html#a6c15d55cada45b3ba4ec4ba5560c39c4">append</a>(</div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span>          <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(MF, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_SEXT_I32_I16), RegHi).addReg(RegHi));</div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span>      Adjust += 4;</div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span>    }</div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span> </div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span>    <span class="keywordflow">if</span> (OpLo.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab0d1155c8c38e84cbe387998fd2e517e">isGlobal</a>())</div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span>      OpLo.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#aa233a8fe996a2045f5b02f5161e145c2">setOffset</a>(OpLo.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#af624ff47eaa512dbe23866accb3837c1">getOffset</a>() + Adjust + 4);</div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span>    Bundler.<a class="code hl_function" href="classllvm_1_1MIBundleBuilder.html#a6c15d55cada45b3ba4ec4ba5560c39c4">append</a>(</div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(MF, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_ADD_U32), RegLo).addReg(RegLo).add(OpLo));</div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span> </div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span>    <span class="keywordflow">if</span> (OpHi.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab0d1155c8c38e84cbe387998fd2e517e">isGlobal</a>())</div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span>      OpHi.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#aa233a8fe996a2045f5b02f5161e145c2">setOffset</a>(OpHi.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#af624ff47eaa512dbe23866accb3837c1">getOffset</a>() + Adjust + 12);</div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span>    Bundler.<a class="code hl_function" href="classllvm_1_1MIBundleBuilder.html#a6c15d55cada45b3ba4ec4ba5560c39c4">append</a>(<a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(MF, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_ADDC_U32), RegHi)</div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span>                       .addReg(RegHi)</div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span>                       .add(OpHi));</div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span> </div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span>    <a class="code hl_function" href="namespacellvm.html#a077981b5798a5d7a95cec16ece863aeb">finalizeBundle</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Bundler.<a class="code hl_function" href="classllvm_1_1MIBundleBuilder.html#a43e65fa50b984d52c85101caf001e543">begin</a>());</div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span> </div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"> 2435</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"> 2436</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span>  }</div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span>  <span class="keywordflow">case</span> AMDGPU::ENTER_STRICT_WWM: {</div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span>    <span class="comment">// This only gets its own opcode so that SIPreAllocateWWMRegs can tell when</span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span>    <span class="comment">// Whole Wave Mode is entered.</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_OR_SAVEEXEC_B32</div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span>                                 : AMDGPU::S_OR_SAVEEXEC_B64));</div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span>  }</div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span>  <span class="keywordflow">case</span> AMDGPU::ENTER_STRICT_WQM: {</div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span>    <span class="comment">// This only gets its own opcode so that SIPreAllocateWWMRegs can tell when</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span>    <span class="comment">// STRICT_WQM is entered.</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Exec = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::EXEC_LO : AMDGPU::EXEC;</div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> WQMOp = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_WQM_B32 : AMDGPU::S_WQM_B64;</div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MovOp = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_MOV_B32 : AMDGPU::S_MOV_B64;</div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(MovOp), <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Exec);</div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(WQMOp), Exec).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Exec);</div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span> </div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span>  }</div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span>  <span class="keywordflow">case</span> AMDGPU::EXIT_STRICT_WWM:</div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span>  <span class="keywordflow">case</span> AMDGPU::EXIT_STRICT_WQM: {</div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span>    <span class="comment">// This only gets its own opcode so that SIPreAllocateWWMRegs can tell when</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span>    <span class="comment">// WWM/STICT_WQM is exited.</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_MOV_B32 : AMDGPU::S_MOV_B64));</div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span>  }</div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span>  <span class="keywordflow">case</span> AMDGPU::ENTER_PSEUDO_WM:</div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span>  <span class="keywordflow">case</span> AMDGPU::EXIT_PSEUDO_WM: {</div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span>    <span class="comment">// These do nothing.</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span>  }</div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span>  <span class="keywordflow">case</span> AMDGPU::SI_RETURN: {</div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = ST.getRegisterInfo();</div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span>    <span class="comment">// Hiding the return address use with SI_RETURN may lead to extra kills in</span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span>    <span class="comment">// the function and missing live-ins. We are fine in practice because callee</span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span>    <span class="comment">// saved register handling ensures the register value is restored before</span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span>    <span class="comment">// RET, but we need the undef flag here to appease the MachineVerifier</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span>    <span class="comment">// liveness checks.</span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span>    <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_SETPC_B64_return))</div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getReturnAddressReg(*MF), <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>);</div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span> </div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ae4cfeb86ad3780d71eb022485e91d211">copyImplicitOps</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span>  }</div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span> </div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span>  <span class="keywordflow">case</span> AMDGPU::S_MUL_U64_U32_PSEUDO:</div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span>  <span class="keywordflow">case</span> AMDGPU::S_MUL_I64_I32_PSEUDO:</div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_MUL_U64));</div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span> </div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span>  <span class="keywordflow">case</span> AMDGPU::S_GETPC_B64_pseudo:</div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_GETPC_B64));</div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"> 2495</span>    <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a4800f21d7866329eeb7a6bbcef9cb9e7">hasGetPCZeroExtension</a>()) {</div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstHi = RI.getSubReg(Dst, AMDGPU::sub1);</div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span>      <span class="comment">// Fix up hardware that does not sign-extend the 48-bit PC value by</span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span>      <span class="comment">// inserting: s_sext_i32_i16 dsthi, dsthi</span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, std::next(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIterator()), <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_SEXT_I32_I16),</div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span>              DstHi)</div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(DstHi);</div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"> 2503</span>    }</div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"> 2504</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"> 2505</span>  }</div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"> 2506</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span>}</div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span> </div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a765f84a0c5289fe4fc72c224abc2e4ac"> 2509</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a765f84a0c5289fe4fc72c224abc2e4ac">SIInstrInfo::reMaterialize</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span>                                <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestReg,</div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span>                                <span class="keywordtype">unsigned</span> SubIdx, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Orig,</div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;RI)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span> </div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span>  <span class="comment">// Try shrinking the instruction to remat only the part needed for current</span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span>  <span class="comment">// context.</span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span>  <span class="comment">// TODO: Handle more cases.</span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span>  <span class="keywordtype">unsigned</span> Opcode = Orig.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span>  <span class="keywordflow">switch</span> (Opcode) {</div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span>  <span class="keywordflow">case</span> AMDGPU::S_LOAD_DWORDX16_IMM:</div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span>  <span class="keywordflow">case</span> AMDGPU::S_LOAD_DWORDX8_IMM: {</div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span>    <span class="keywordflow">if</span> (SubIdx != 0)</div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"> 2523</span> </div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"> 2524</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"> 2525</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"> 2526</span> </div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"> 2527</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isBundled())</div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"> 2528</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span> </div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span>    <span class="comment">// Look for a single use of the register that is also a subreg.</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> RegToFind = Orig.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *UseMO = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span>    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;CandMO : <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;operands()) {</div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span>      <span class="keywordflow">if</span> (!CandMO.isReg() || CandMO.getReg() != RegToFind || CandMO.isDef())</div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span>      <span class="keywordflow">if</span> (UseMO) {</div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span>        UseMO = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span>      }</div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span>      UseMO = &amp;CandMO;</div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span>    }</div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span>    <span class="keywordflow">if</span> (!UseMO || UseMO-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == AMDGPU::NoSubRegister)</div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"> 2544</span> </div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"> 2545</span>    <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = RI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#ab5f8fcf4162523b2f9ff357da46b4555">getSubRegIdxOffset</a>(UseMO-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>());</div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"> 2546</span>    <span class="keywordtype">unsigned</span> SubregSize = RI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a0a07fa5d83bbdde00209bd67ca61999d">getSubRegIdxSize</a>(UseMO-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>());</div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"> 2547</span> </div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"> 2548</span>    <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span>    <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.use_nodbg_empty(DestReg) &amp;&amp; <span class="stringliteral">&quot;DestReg should have no users yet.&quot;</span>);</div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span> </div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span>    <span class="keywordtype">unsigned</span> NewOpcode = -1;</div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span>    <span class="keywordflow">if</span> (SubregSize == 256)</div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span>      NewOpcode = AMDGPU::S_LOAD_DWORDX8_IMM;</div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SubregSize == 128)</div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span>      NewOpcode = AMDGPU::S_LOAD_DWORDX4_IMM;</div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"> 2558</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span> </div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;TID = <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(NewOpcode);</div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC =</div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span>        RI.<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a91c8fd7879e62b4a76d8c23ecef7ef23">getAllocatableClass</a>(<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ac18c5827c119a73ea6f07b4ef4649654">getRegClass</a>(TID, 0, &amp;RI, *MF));</div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegClass(DestReg, NewRC);</div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span> </div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span>    UseMO-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(DestReg);</div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span>    UseMO-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">setSubReg</a>(AMDGPU::NoSubRegister);</div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span> </div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"> 2568</span>    <span class="comment">// Use a smaller load with the desired size, possibly with updated offset.</span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"> 2569</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ac485421b5fcb9454ea64e74f6396a810">CloneMachineInstr</a>(&amp;Orig);</div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"> 2570</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;setDesc(TID);</div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"> 2571</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(0).setReg(DestReg);</div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(0).setSubReg(AMDGPU::NoSubRegister);</div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span>    <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) {</div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span>      <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *OffsetMO = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::offset);</div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span>      int64_t FinalOffset = OffsetMO-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() + <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> / 8;</div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span>      OffsetMO-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(FinalOffset);</div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"> 2577</span>    }</div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"> 2578</span>    <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineMemOperand *&gt;</a> NewMMOs;</div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span>    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *<a class="code hl_struct" href="structllvm_1_1MemOp.html">MemOp</a> : Orig.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ab37075d621acbbfc96ef2662f2e29883">memoperands</a>())</div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span>      NewMMOs.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">getMachineMemOperand</a>(<a class="code hl_struct" href="structllvm_1_1MemOp.html">MemOp</a>, <a class="code hl_struct" href="structllvm_1_1MemOp.html">MemOp</a>-&gt;getPointerInfo(),</div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span>                                                 SubregSize / 8));</div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"> 2582</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;setMemRefs(*MF, NewMMOs);</div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span> </div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span>    <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"> 2585</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"> 2586</span>  }</div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span> </div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span>  }</div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span> </div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aadcfe8906a95ad57f3f7a7d433f47204">TargetInstrInfo::reMaterialize</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DestReg, SubIdx, Orig, RI);</div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span>}</div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span> </div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span>std::pair&lt;MachineInstr*, MachineInstr*&gt;</div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ad8e9b54f022eddc33ee49305e85d6b7f"> 2596</a></span><a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ad8e9b54f022eddc33ee49305e85d6b7f">SIInstrInfo::expandMovDPP64</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V_MOV_B64_DPP_PSEUDO);</div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span> </div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span>  <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a92e0b317959309846ea919ad2cf08ffc">hasMovB64</a>() &amp;&amp;</div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a18d2b72326bbdea2a9c1653b090f00ff">AMDGPU::isLegalDPALU_DPPControl</a>(</div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span>        <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::dpp_ctrl)-&gt;getImm())) {</div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MOV_B64_dpp));</div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"> 2603</span>    <span class="keywordflow">return</span> std::pair(&amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">nullptr</span>);</div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span>  }</div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span> </div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span>  <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ab622d694b5fcb0edb99159f1ebdcdb6b">findDebugLoc</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span>  <span class="keywordtype">unsigned</span> Part = 0;</div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Split[2];</div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"> 2613</span> </div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"> 2614</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> Sub : { AMDGPU::sub0, AMDGPU::sub1 }) {</div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span>    <span class="keyword">auto</span> MovDPP = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MOV_B32_dpp));</div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span>    <span class="keywordflow">if</span> (Dst.isPhysical()) {</div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span>      MovDPP.addDef(RI.getSubReg(Dst, Sub));</div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"> 2618</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.isSSA());</div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span>      <span class="keyword">auto</span> Tmp = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span>      MovDPP.addDef(Tmp);</div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span>    }</div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"> 2623</span> </div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"> 2624</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt;= 2; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) { <span class="comment">// old and src operands.</span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"> 2625</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"> 2626</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.isFPImm());</div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.isImm()) {</div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"> 2628</span>        <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> Imm(64, <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.<a class="code hl_function" href="classllvm_1_1SrcOp.html#a9370c0de85c12bd0062063b7fcbc64ed">getImm</a>());</div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span>        Imm.ashrInPlace(Part * 32);</div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span>        MovDPP.addImm(Imm.getLoBits(32).getZExtValue());</div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.isReg());</div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"> 2633</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src = <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.<a class="code hl_function" href="classllvm_1_1SrcOp.html#ae229785d0c8a8ce25d34be18fe150a54">getReg</a>();</div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span>        <span class="keywordflow">if</span> (Src.isPhysical())</div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span>          MovDPP.addReg(RI.getSubReg(Src, Sub));</div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span>        <span class="keywordflow">else</span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span>          MovDPP.addReg(Src, <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.isUndef() ? <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a> : 0, Sub);</div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span>      }</div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span>    }</div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span> </div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span>    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : <a class="code hl_function" href="namespacellvm.html#a02981de53fb6ffd384d39addc4d25f37">llvm::drop_begin</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.explicit_operands(), 3))</div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span>      MovDPP.addImm(MO.getImm());</div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span> </div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span>    Split[Part] = MovDPP;</div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span>    ++Part;</div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span>  }</div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span> </div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span>  <span class="keywordflow">if</span> (Dst.isVirtual())</div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::REG_SEQUENCE), Dst)</div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Split[0]-&gt;getOperand(0).<a class="code hl_function" href="MipsDisassembler_8cpp.html#a15b5b86944f6df97d2c3659d77f51f91">getReg</a>())</div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Split[1]-&gt;getOperand(0).<a class="code hl_function" href="MipsDisassembler_8cpp.html#a15b5b86944f6df97d2c3659d77f51f91">getReg</a>())</div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub1);</div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span> </div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span>  <span class="keywordflow">return</span> std::pair(Split[0], Split[1]);</div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span>}</div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"> 2658</span> </div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"> 2659</span>std::optional&lt;DestSourcePair&gt;</div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aa02d3a96bd6edd57c5ad1ac0997c3689"> 2660</a></span><a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#aa02d3a96bd6edd57c5ad1ac0997c3689">SIInstrInfo::isCopyInstrImpl</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::WWM_COPY)</div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span>    <span class="keywordflow">return</span> <a class="code hl_struct" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a>{<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0), <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1)};</div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span> </div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span>  <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"> 2665</span>}</div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"> 2666</span> </div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a64f165f45ca62b4d27bde48f484897da"> 2667</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a64f165f45ca62b4d27bde48f484897da">SIInstrInfo::swapSourceModifiers</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span>                                      <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0,</div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span>                                      <span class="keywordtype">unsigned</span> Src0OpName,</div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span>                                      <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1,</div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span>                                      <span class="keywordtype">unsigned</span> Src1OpName)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src0Mods = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Src0OpName);</div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span>  <span class="keywordflow">if</span> (!Src0Mods)</div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span> </div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"> 2676</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src1Mods = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Src1OpName);</div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"> 2677</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Src1Mods &amp;&amp;</div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span>         <span class="stringliteral">&quot;All commutable instructions have both src0 and src1 modifiers&quot;</span>);</div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span> </div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span>  <span class="keywordtype">int</span> Src0ModsVal = Src0Mods-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span>  <span class="keywordtype">int</span> Src1ModsVal = Src1Mods-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span> </div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span>  Src1Mods-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(Src0ModsVal);</div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span>  Src0Mods-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(Src1ModsVal);</div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span>}</div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span> </div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#ab80360d244cbaf4d3aaa327f4d62038f"> 2688</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="SIInstrInfo_8cpp.html#ab80360d244cbaf4d3aaa327f4d62038f">swapRegAndNonRegOperand</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span>                                             <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RegOp,</div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span>                                             <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;NonRegOp) {</div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = RegOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = RegOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span>  <span class="keywordtype">bool</span> IsKill = RegOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>();</div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="SILowerControlFlow_8cpp.html#a979659ec464cee64a84df219494fc2ea">IsDead</a> = RegOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>();</div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span>  <span class="keywordtype">bool</span> IsUndef = RegOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>();</div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span>  <span class="keywordtype">bool</span> IsDebug = RegOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#aa2d3a60e597b4a6cf24ee4ac12d2cdbf">isDebug</a>();</div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span> </div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span>  <span class="keywordflow">if</span> (NonRegOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span>    RegOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a7b39ecfd6793534206dbb095b0d464c7">ChangeToImmediate</a>(NonRegOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (NonRegOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>())</div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"> 2701</span>    RegOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a13b9c3d91aaffb22e0119f3467694b69">ChangeToFrameIndex</a>(NonRegOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>());</div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"> 2702</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (NonRegOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab0d1155c8c38e84cbe387998fd2e517e">isGlobal</a>()) {</div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"> 2703</span>    RegOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a83e996ed26eacbf3033314b3df58b133">ChangeToGA</a>(NonRegOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a0fcdaab1a4c3134b8f80aa74cabeb970">getGlobal</a>(), NonRegOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#af624ff47eaa512dbe23866accb3837c1">getOffset</a>(),</div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span>                     NonRegOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab06dda088d3c7686f7dfcdb2b96323f5">getTargetFlags</a>());</div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span>  } <span class="keywordflow">else</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span> </div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span>  <span class="comment">// Make sure we don&#39;t reinterpret a subreg index in the target flags.</span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span>  RegOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ad407b071bad6c9a435cade250ec8c8b6">setTargetFlags</a>(NonRegOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab06dda088d3c7686f7dfcdb2b96323f5">getTargetFlags</a>());</div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span> </div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span>  NonRegOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(Reg, <span class="keyword">false</span>, <span class="keyword">false</span>, IsKill, <a class="code hl_variable" href="SILowerControlFlow_8cpp.html#a979659ec464cee64a84df219494fc2ea">IsDead</a>, IsUndef, IsDebug);</div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span>  NonRegOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">setSubReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span> </div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span>  <span class="keywordflow">return</span> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span>}</div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span> </div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#adf5d3b4379e4e570f14f6700d6e87467"> 2717</a></span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#adf5d3b4379e4e570f14f6700d6e87467">SIInstrInfo::commuteInstructionImpl</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">bool</span> NewMI,</div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span>                                                  <span class="keywordtype">unsigned</span> Src0Idx,</div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span>                                                  <span class="keywordtype">unsigned</span> Src1Idx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!NewMI &amp;&amp; <span class="stringliteral">&quot;this should never be used&quot;</span>);</div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span> </div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"> 2723</span>  <span class="keywordtype">int</span> CommutedOpcode = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#aee81828a7ba7ae3e86ed968067d671b4">commuteOpcode</a>(Opc);</div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span>  <span class="keywordflow">if</span> (CommutedOpcode == -1)</div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"> 2725</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span> </div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span>  <span class="keywordflow">if</span> (Src0Idx &gt; Src1Idx)</div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"> 2728</span>    <a class="code hl_function" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Src0Idx, Src1Idx);</div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span> </div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src0) ==</div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"> 2731</span>           <span class="keyword">static_cast&lt;</span><span class="keywordtype">int</span><span class="keyword">&gt;</span>(Src0Idx) &amp;&amp;</div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span>         <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src1) ==</div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"> 2733</span>           <span class="keyword">static_cast&lt;</span><span class="keywordtype">int</span><span class="keyword">&gt;</span>(Src1Idx) &amp;&amp;</div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"> 2734</span>         <span class="stringliteral">&quot;inconsistency with findCommutedOpIndices&quot;</span>);</div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span> </div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Src0Idx);</div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Src1Idx);</div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span> </div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CommutedMI = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span>  <span class="keywordflow">if</span> (Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#af7ee4c22ed353efa8afd9ea35e4af06f">isOperandLegal</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Src1Idx, &amp;Src0)) {</div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span>      <span class="comment">// Be sure to copy the source modifiers to the right place.</span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span>      CommutedMI</div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span>        = <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">TargetInstrInfo::commuteInstructionImpl</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, NewMI, Src0Idx, Src1Idx);</div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"> 2745</span>    }</div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"> 2746</span> </div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; !Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span>    <span class="comment">// src0 should always be able to support any operand type, so no need to</span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span>    <span class="comment">// check operand legality.</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span>    CommutedMI = <a class="code hl_function" href="SIInstrInfo_8cpp.html#ab80360d244cbaf4d3aaa327f4d62038f">swapRegAndNonRegOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Src0, Src1);</div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#af7ee4c22ed353efa8afd9ea35e4af06f">isOperandLegal</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Src1Idx, &amp;Src0))</div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span>      CommutedMI = <a class="code hl_function" href="SIInstrInfo_8cpp.html#ab80360d244cbaf4d3aaa327f4d62038f">swapRegAndNonRegOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Src1, Src0);</div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span>    <span class="comment">// FIXME: Found two non registers to commute. This does happen.</span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"> 2757</span>  }</div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span> </div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span>  <span class="keywordflow">if</span> (CommutedMI) {</div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a64f165f45ca62b4d27bde48f484897da">swapSourceModifiers</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Src0, AMDGPU::OpName::src0_modifiers,</div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span>                        Src1, AMDGPU::OpName::src1_modifiers);</div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span> </div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span>    CommutedMI-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a9117508fb00fda14207e7f968389544c">setDesc</a>(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(CommutedOpcode));</div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span>  }</div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"> 2765</span> </div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span>  <span class="keywordflow">return</span> CommutedMI;</div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span>}</div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span> </div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span><span class="comment">// This needs to be implemented because the source modifiers may be inserted</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span><span class="comment">// between the true commutable operands, and the base</span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span><span class="comment">// TargetInstrInfo::commuteInstruction uses it.</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a6d85a4b5e2ddc4731835d9e0c55d4ae8"> 2772</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a6d85a4b5e2ddc4731835d9e0c55d4ae8">SIInstrInfo::findCommutedOpIndices</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span>                                        <span class="keywordtype">unsigned</span> &amp;SrcOpIdx0,</div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span>                                        <span class="keywordtype">unsigned</span> &amp;SrcOpIdx1)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a6d85a4b5e2ddc4731835d9e0c55d4ae8">findCommutedOpIndices</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc(), SrcOpIdx0, SrcOpIdx1);</div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span>}</div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span> </div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#acfadbbb64a5f40343313285156b65dc2"> 2778</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a6d85a4b5e2ddc4731835d9e0c55d4ae8">SIInstrInfo::findCommutedOpIndices</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>,</div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span>                                        <span class="keywordtype">unsigned</span> &amp;SrcOpIdx0,</div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span>                                        <span class="keywordtype">unsigned</span> &amp;SrcOpIdx1)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span>  <span class="keywordflow">if</span> (!<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.isCommutable())</div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span> </div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.getOpcode();</div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"> 2785</span>  <span class="keywordtype">int</span> Src0Idx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src0);</div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"> 2786</span>  <span class="keywordflow">if</span> (Src0Idx == -1)</div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"> 2788</span> </div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span>  <span class="keywordtype">int</span> Src1Idx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src1);</div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span>  <span class="keywordflow">if</span> (Src1Idx == -1)</div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span> </div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span>  <span class="keywordflow">return</span> fixCommutedOpIndices(SrcOpIdx0, SrcOpIdx1, Src0Idx, Src1Idx);</div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span>}</div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span> </div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ad6c11ec8de146c5e79bfd5dea3cfab01"> 2796</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ad6c11ec8de146c5e79bfd5dea3cfab01">SIInstrInfo::isBranchOffsetInRange</a>(<span class="keywordtype">unsigned</span> BranchOp,</div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span>                                        int64_t BrOffset)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span>  <span class="comment">// BranchRelaxation should never have to check s_setpc_b64 because its dest</span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span>  <span class="comment">// block is unanalyzable.</span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(BranchOp != AMDGPU::S_SETPC_B64);</div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span> </div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span>  <span class="comment">// Convert to dwords.</span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span>  BrOffset /= 4;</div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span> </div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span>  <span class="comment">// The branch instructions do PC += signext(SIMM16 * 4) + 4, so the offset is</span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span>  <span class="comment">// from the next instruction.</span></div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"> 2807</span>  BrOffset -= 1;</div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span> </div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"> 2809</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#aad80b46c754cc7216244a866ec9b1cb0">isIntN</a>(<a class="code hl_variable" href="SIInstrInfo_8cpp.html#a8a8d5237b21cadc5584ca3d8a2c07966">BranchOffsetBits</a>, BrOffset);</div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span>}</div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"> 2811</span> </div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"> 2812</span><a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#acb4b6b90314d09d2b71e77d7127607c9"> 2813</a></span><a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#acb4b6b90314d09d2b71e77d7127607c9">SIInstrInfo::getBranchDestBlock</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getMBB();</div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span>}</div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span> </div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ac5ef91f370e4eb770203cf33a176616a"> 2817</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ac5ef91f370e4eb770203cf33a176616a">SIInstrInfo::hasDivergentBranch</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ad56ff27a502cd519f9aaf5cc028b4ea5">terminators</a>()) {</div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO ||</div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span>        <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::SI_IF || <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::SI_ELSE ||</div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"> 2821</span>        <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::SI_LOOP)</div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"> 2822</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span>  }</div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"> 2824</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span>}</div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span> </div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aff3eb40a3be5c2fb6f804f1e5649fd57"> 2827</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#aff3eb40a3be5c2fb6f804f1e5649fd57">SIInstrInfo::insertIndirectBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span>                                       <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;DestBB,</div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span>                                       <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;RestoreBB,</div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span>                                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, int64_t BrOffset,</div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span>                                       <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"> 2832</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RS &amp;&amp; <span class="stringliteral">&quot;RegScavenger required for long branching&quot;</span>);</div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"> 2833</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a095ce2d870dadf620a4c887ecc0efef8">empty</a>() &amp;&amp;</div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span>         <span class="stringliteral">&quot;new block should be inserted for expanding unconditional branch&quot;</span>);</div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a03936a9b37da541420049422204ab206">pred_size</a>() == 1);</div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RestoreBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a095ce2d870dadf620a4c887ecc0efef8">empty</a>() &amp;&amp;</div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span>         <span class="stringliteral">&quot;restore block should be inserted for restoring clobbered registers&quot;</span>);</div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span> </div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"> 2841</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"> 2842</span> </div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"> 2843</span>  <span class="comment">// FIXME: Virtual register workaround for RegScavenger not working with empty</span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"> 2844</span>  <span class="comment">// blocks.</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"> 2845</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> PCReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_64RegClass);</div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span> </div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"> 2847</span>  <span class="keyword">auto</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span> </div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span>  <span class="comment">// We need to compute the offset relative to the instruction immediately after</span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"> 2850</span>  <span class="comment">// s_getpc_b64. Insert pc arithmetic code before last terminator.</span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *GetPC = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_GETPC_B64), PCReg);</div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span> </div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"> 2853</span>  <span class="keyword">auto</span> &amp;MCCtx = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a752546c51633c140d9ca4ab98b4781b6">getContext</a>();</div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span>  <a class="code hl_class" href="classllvm_1_1MCSymbol.html">MCSymbol</a> *PostGetPCLabel =</div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"> 2855</span>      MCCtx.createTempSymbol(<span class="stringliteral">&quot;post_getpc&quot;</span>, <span class="comment">/*AlwaysAddSuffix=*/</span><span class="keyword">true</span>);</div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"> 2856</span>  GetPC-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac8ce95857a66b3706a84d1fd5072f0dd">setPostInstrSymbol</a>(*MF, PostGetPCLabel);</div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"> 2857</span> </div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span>  <a class="code hl_class" href="classllvm_1_1MCSymbol.html">MCSymbol</a> *OffsetLo =</div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span>      MCCtx.createTempSymbol(<span class="stringliteral">&quot;offset_lo&quot;</span>, <span class="comment">/*AlwaysAddSuffix=*/</span><span class="keyword">true</span>);</div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span>  <a class="code hl_class" href="classllvm_1_1MCSymbol.html">MCSymbol</a> *OffsetHi =</div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span>      MCCtx.createTempSymbol(<span class="stringliteral">&quot;offset_hi&quot;</span>, <span class="comment">/*AlwaysAddSuffix=*/</span><span class="keyword">true</span>);</div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_ADD_U32))</div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(PCReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>, AMDGPU::sub0)</div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(PCReg, 0, AMDGPU::sub0)</div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a7ffeb5b3940506a54e69e72e26e2a6cd">addSym</a>(OffsetLo, <a class="code hl_enumvalue" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba4d206cbdcdd039cb05719c60fc873c89">MO_FAR_BRANCH_OFFSET</a>);</div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_ADDC_U32))</div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(PCReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>, AMDGPU::sub1)</div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"> 2868</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(PCReg, 0, AMDGPU::sub1)</div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a7ffeb5b3940506a54e69e72e26e2a6cd">addSym</a>(OffsetHi, <a class="code hl_enumvalue" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba4d206cbdcdd039cb05719c60fc873c89">MO_FAR_BRANCH_OFFSET</a>);</div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span> </div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span>  <span class="comment">// Insert the indirect branch after the other terminator.</span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(&amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_SETPC_B64))</div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(PCReg);</div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span> </div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span>  <span class="comment">// If a spill is needed for the pc register pair, we need to insert a spill</span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span>  <span class="comment">// restore block right before the destination block, and insert a short branch</span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span>  <span class="comment">// into the old destination block&#39;s fallthrough predecessor.</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span>  <span class="comment">// e.g.:</span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span>  <span class="comment">//</span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span>  <span class="comment">// s_cbranch_scc0 skip_long_branch:</span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span>  <span class="comment">//</span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span>  <span class="comment">// long_branch_bb:</span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span>  <span class="comment">//   spill s[8:9]</span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span>  <span class="comment">//   s_getpc_b64 s[8:9]</span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span>  <span class="comment">//   s_add_u32 s8, s8, restore_bb</span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"> 2886</span>  <span class="comment">//   s_addc_u32 s9, s9, 0</span></div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"> 2887</span>  <span class="comment">//   s_setpc_b64 s[8:9]</span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"> 2888</span>  <span class="comment">//</span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"> 2889</span>  <span class="comment">// skip_long_branch:</span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span>  <span class="comment">//   foo;</span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span>  <span class="comment">//</span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"> 2892</span>  <span class="comment">// .....</span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"> 2893</span>  <span class="comment">//</span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span>  <span class="comment">// dest_bb_fallthrough_predecessor:</span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"> 2895</span>  <span class="comment">// bar;</span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span>  <span class="comment">// s_branch dest_bb</span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"> 2897</span>  <span class="comment">//</span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span>  <span class="comment">// restore_bb:</span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span>  <span class="comment">//  restore s[8:9]</span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span>  <span class="comment">//  fallthrough dest_bb</span><span class="comment"></span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"> 2901</span><span class="comment">  ///</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span><span class="comment"></span>  <span class="comment">// dest_bb:</span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span>  <span class="comment">//   buzz;</span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span> </div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> LongBranchReservedReg = MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a21318dc0d2ad096d488aa3bfe4248c68">getLongBranchReservedReg</a>();</div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Scav;</div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span> </div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span>  <span class="comment">// If we&#39;ve previously reserved a register for long branches</span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span>  <span class="comment">// avoid running the scavenger and just use those registers</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span>  <span class="keywordflow">if</span> (LongBranchReservedReg) {</div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"> 2911</span>    RS-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a4f1af6e587ae8846628561570b54e2ee">enterBasicBlock</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>);</div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"> 2912</span>    Scav = LongBranchReservedReg;</div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span>    RS-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a14812153b6cf8c1cb26c3de8b96ba91c">enterBasicBlockEnd</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>);</div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"> 2915</span>    Scav = RS-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a62d08c8303092539ecb1fde389108e7a">scavengeRegisterBackwards</a>(</div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"> 2916</span>        AMDGPU::SReg_64RegClass, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a>(GetPC),</div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"> 2917</span>        <span class="comment">/* RestoreAfter */</span> <span class="keyword">false</span>, 0, <span class="comment">/* AllowSpill */</span> <span class="keyword">false</span>);</div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"> 2918</span>  }</div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"> 2919</span>  <span class="keywordflow">if</span> (Scav) {</div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span>    RS-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a34542ec002baa6b027a6d05644c6bb2e">setRegUsed</a>(Scav);</div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(PCReg, Scav);</div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.clearVirtRegs();</div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span>    <span class="comment">// As SGPR needs VGPR to be spilled, we reuse the slot of temporary VGPR for</span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span>    <span class="comment">// SGPR spill.</span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = ST.getRegisterInfo();</div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span>    <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;spillEmergencySGPR(GetPC, RestoreBB, AMDGPU::SGPR0_SGPR1, RS);</div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(PCReg, AMDGPU::SGPR0_SGPR1);</div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.clearVirtRegs();</div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span>  }</div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span> </div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span>  <a class="code hl_class" href="classllvm_1_1MCSymbol.html">MCSymbol</a> *DestLabel = Scav ? DestBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a1cc134bd22a318835dc929323da70ea4">getSymbol</a>() : RestoreBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a1cc134bd22a318835dc929323da70ea4">getSymbol</a>();</div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span>  <span class="comment">// Now, the distance could be defined.</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span>  <span class="keyword">auto</span> *<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = <a class="code hl_function" href="classllvm_1_1MCBinaryExpr.html#af766134165065939f49fb0662c246f66">MCBinaryExpr::createSub</a>(</div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span>      <a class="code hl_function" href="classllvm_1_1MCSymbolRefExpr.html#a9914b597552aa4b4bcbb8acaa04d632a">MCSymbolRefExpr::create</a>(DestLabel, MCCtx),</div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span>      <a class="code hl_function" href="classllvm_1_1MCSymbolRefExpr.html#a9914b597552aa4b4bcbb8acaa04d632a">MCSymbolRefExpr::create</a>(PostGetPCLabel, MCCtx), MCCtx);</div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"> 2938</span>  <span class="comment">// Add offset assignments.</span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"> 2939</span>  <span class="keyword">auto</span> *Mask = <a class="code hl_function" href="classllvm_1_1MCConstantExpr.html#af9bdc4c9c65ea1ff077fbbb6407d7b2a">MCConstantExpr::create</a>(0xFFFFFFFFULL, MCCtx);</div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"> 2940</span>  OffsetLo-&gt;<a class="code hl_function" href="classllvm_1_1MCSymbol.html#a7f1486460b5e2da7f4527bbb2da54eff">setVariableValue</a>(<a class="code hl_function" href="classllvm_1_1MCBinaryExpr.html#a37d8557c5bc9e9a92ce9b663e21f5e47">MCBinaryExpr::createAnd</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, Mask, MCCtx));</div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"> 2941</span>  <span class="keyword">auto</span> *ShAmt = <a class="code hl_function" href="classllvm_1_1MCConstantExpr.html#af9bdc4c9c65ea1ff077fbbb6407d7b2a">MCConstantExpr::create</a>(32, MCCtx);</div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"> 2942</span>  OffsetHi-&gt;<a class="code hl_function" href="classllvm_1_1MCSymbol.html#a7f1486460b5e2da7f4527bbb2da54eff">setVariableValue</a>(<a class="code hl_function" href="classllvm_1_1MCBinaryExpr.html#aaf1cb4447353da4a08ae3b5d55ca3eda">MCBinaryExpr::createAShr</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, ShAmt, MCCtx));</div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span>}</div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"> 2944</span> </div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"> 2945</span><span class="keywordtype">unsigned</span> SIInstrInfo::getBranchOpcode(SIInstrInfo::BranchPredicate <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>) {</div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"> 2946</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>) {</div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span>  <span class="keywordflow">case</span> SIInstrInfo::SCC_TRUE:</div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"> 2948</span>    <span class="keywordflow">return</span> AMDGPU::S_CBRANCH_SCC1;</div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span>  <span class="keywordflow">case</span> SIInstrInfo::SCC_FALSE:</div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span>    <span class="keywordflow">return</span> AMDGPU::S_CBRANCH_SCC0;</div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span>  <span class="keywordflow">case</span> SIInstrInfo::VCCNZ:</div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span>    <span class="keywordflow">return</span> AMDGPU::S_CBRANCH_VCCNZ;</div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span>  <span class="keywordflow">case</span> SIInstrInfo::VCCZ:</div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span>    <span class="keywordflow">return</span> AMDGPU::S_CBRANCH_VCCZ;</div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span>  <span class="keywordflow">case</span> SIInstrInfo::EXECNZ:</div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"> 2956</span>    <span class="keywordflow">return</span> AMDGPU::S_CBRANCH_EXECNZ;</div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"> 2957</span>  <span class="keywordflow">case</span> SIInstrInfo::EXECZ:</div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span>    <span class="keywordflow">return</span> AMDGPU::S_CBRANCH_EXECZ;</div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"> 2959</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid branch predicate&quot;</span>);</div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"> 2961</span>  }</div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"> 2962</span>}</div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span> </div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span>SIInstrInfo::BranchPredicate SIInstrInfo::getBranchPredicate(<span class="keywordtype">unsigned</span> Opcode) {</div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"> 2965</span>  <span class="keywordflow">switch</span> (Opcode) {</div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"> 2966</span>  <span class="keywordflow">case</span> AMDGPU::S_CBRANCH_SCC0:</div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"> 2967</span>    <span class="keywordflow">return</span> SCC_FALSE;</div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span>  <span class="keywordflow">case</span> AMDGPU::S_CBRANCH_SCC1:</div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"> 2969</span>    <span class="keywordflow">return</span> SCC_TRUE;</div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span>  <span class="keywordflow">case</span> AMDGPU::S_CBRANCH_VCCNZ:</div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span>    <span class="keywordflow">return</span> VCCNZ;</div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"> 2972</span>  <span class="keywordflow">case</span> AMDGPU::S_CBRANCH_VCCZ:</div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"> 2973</span>    <span class="keywordflow">return</span> VCCZ;</div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span>  <span class="keywordflow">case</span> AMDGPU::S_CBRANCH_EXECNZ:</div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"> 2975</span>    <span class="keywordflow">return</span> EXECNZ;</div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"> 2976</span>  <span class="keywordflow">case</span> AMDGPU::S_CBRANCH_EXECZ:</div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span>    <span class="keywordflow">return</span> EXECZ;</div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"> 2978</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"> 2979</span>    <span class="keywordflow">return</span> INVALID_BR;</div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"> 2980</span>  }</div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"> 2981</span>}</div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span> </div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a96da06741a80bacedc0da0469394eff3"> 2983</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a96da06741a80bacedc0da0469394eff3">SIInstrInfo::analyzeBranchImpl</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span>                                    <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span>                                    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span>                                    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"> 2987</span>                                    <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>,</div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"> 2988</span>                                    <span class="keywordtype">bool</span> AllowModify)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"> 2989</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOpcode() == AMDGPU::S_BRANCH) {</div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"> 2990</span>    <span class="comment">// Unconditional Branch</span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span>    <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(0).getMBB();</div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"> 2992</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"> 2993</span>  }</div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span> </div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *CondBB = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span> </div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOpcode() == AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO) {</div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span>    CondBB = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(1).getMBB();</div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span>    <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>.push_back(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(0));</div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span>    BranchPredicate Pred = getBranchPredicate(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOpcode());</div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span>    <span class="keywordflow">if</span> (Pred == INVALID_BR)</div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"> 3003</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"> 3004</span> </div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"> 3005</span>    CondBB = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(0).getMBB();</div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span>    <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>.push_back(<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(Pred));</div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span>    <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>.push_back(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(1)); <span class="comment">// Save the branch register.</span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span>  }</div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span>  ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"> 3010</span> </div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"> 3011</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()) {</div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span>    <span class="comment">// Conditional branch followed by fall-through.</span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"> 3013</span>    <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a> = CondBB;</div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"> 3014</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span>  }</div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"> 3016</span> </div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOpcode() == AMDGPU::S_BRANCH) {</div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span>    <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a> = CondBB;</div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span>    FBB = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(0).getMBB();</div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span>  }</div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span> </div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span>}</div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span> </div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a324a232b4fdfd0993af2c0de8ab5a374"> 3026</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a324a232b4fdfd0993af2c0de8ab5a374">SIInstrInfo::analyzeBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span>                                <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"> 3028</span>                                <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>,</div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span>                                <span class="keywordtype">bool</span> AllowModify)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">getFirstTerminator</a>();</div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"> 3031</span>  <span class="keyword">auto</span> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"> 3032</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>)</div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"> 3034</span> </div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"> 3035</span>  <span class="comment">// Skip over the instructions that are artificially terminators for special</span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"> 3036</span>  <span class="comment">// exec management.</span></div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"> 3037</span>  <span class="keywordflow">while</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> &amp;&amp; !<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isBranch() &amp;&amp; !<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isReturn()) {</div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"> 3038</span>    <span class="keywordflow">switch</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOpcode()) {</div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span>    <span class="keywordflow">case</span> AMDGPU::S_MOV_B64_term:</div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span>    <span class="keywordflow">case</span> AMDGPU::S_XOR_B64_term:</div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span>    <span class="keywordflow">case</span> AMDGPU::S_OR_B64_term:</div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"> 3042</span>    <span class="keywordflow">case</span> AMDGPU::S_ANDN2_B64_term:</div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"> 3043</span>    <span class="keywordflow">case</span> AMDGPU::S_AND_B64_term:</div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"> 3044</span>    <span class="keywordflow">case</span> AMDGPU::S_AND_SAVEEXEC_B64_term:</div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"> 3045</span>    <span class="keywordflow">case</span> AMDGPU::S_MOV_B32_term:</div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"> 3046</span>    <span class="keywordflow">case</span> AMDGPU::S_XOR_B32_term:</div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"> 3047</span>    <span class="keywordflow">case</span> AMDGPU::S_OR_B32_term:</div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"> 3048</span>    <span class="keywordflow">case</span> AMDGPU::S_ANDN2_B32_term:</div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"> 3049</span>    <span class="keywordflow">case</span> AMDGPU::S_AND_B32_term:</div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span>    <span class="keywordflow">case</span> AMDGPU::S_AND_SAVEEXEC_B32_term:</div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"> 3052</span>    <span class="keywordflow">case</span> AMDGPU::SI_IF:</div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"> 3053</span>    <span class="keywordflow">case</span> AMDGPU::SI_ELSE:</div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"> 3054</span>    <span class="keywordflow">case</span> AMDGPU::SI_KILL_I1_TERMINATOR:</div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"> 3055</span>    <span class="keywordflow">case</span> AMDGPU::SI_KILL_F32_COND_IMM_TERMINATOR:</div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"> 3056</span>      <span class="comment">// FIXME: It&#39;s messy that these need to be considered here at all.</span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"> 3057</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"> 3058</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpected non-branch terminator inst&quot;</span>);</div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"> 3060</span>    }</div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"> 3061</span> </div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span>    ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"> 3063</span>  }</div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"> 3064</span> </div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"> 3065</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>)</div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"> 3066</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"> 3067</span> </div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a96da06741a80bacedc0da0469394eff3">analyzeBranchImpl</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>, FBB, <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, AllowModify);</div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"> 3069</span>}</div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"> 3070</span> </div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ac6a93ad1fcae43e09eb8a6d4c55d79ca"> 3071</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ac6a93ad1fcae43e09eb8a6d4c55d79ca">SIInstrInfo::removeBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span>                                   <span class="keywordtype">int</span> *BytesRemoved)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span>  <span class="keywordtype">unsigned</span> Count = 0;</div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span>  <span class="keywordtype">unsigned</span> RemovedSize = 0;</div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"> 3075</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : <a class="code hl_function" href="namespacellvm.html#a3d2cdc4a0db233678e7141c9d6ea3419">llvm::make_early_inc_range</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ad56ff27a502cd519f9aaf5cc028b4ea5">terminators</a>())) {</div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"> 3076</span>    <span class="comment">// Skip over artificial terminators when removing instructions.</span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"> 3077</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isBranch() || <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isReturn()) {</div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span>      RemovedSize += <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0ced2d6b15f87f297ec231c753e624e6">getInstSizeInBytes</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span>      ++Count;</div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span>    }</div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span>  }</div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span> </div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span>  <span class="keywordflow">if</span> (BytesRemoved)</div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"> 3085</span>    *BytesRemoved = RemovedSize;</div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"> 3086</span> </div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span>  <span class="keywordflow">return</span> Count;</div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"> 3088</span>}</div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span> </div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span><span class="comment">// Copy the flags onto the implicit condition register operand.</span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a7fc0854a9d3fced0dedf2c7f61fe7a72"> 3091</a></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a7fc0854a9d3fced0dedf2c7f61fe7a72">preserveCondRegFlags</a>(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;CondReg,</div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OrigCond) {</div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"> 3093</span>  CondReg.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">setIsUndef</a>(OrigCond.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>());</div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"> 3094</span>  CondReg.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(OrigCond.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>());</div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"> 3095</span>}</div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"> 3096</span> </div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ad73e9b3e610bd8cac60e740a61fcf5bf"> 3097</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ad73e9b3e610bd8cac60e740a61fcf5bf">SIInstrInfo::insertBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"> 3098</span>                                   <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"> 3099</span>                                   <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB,</div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span>                                   <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>,</div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span>                                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span>                                   <span class="keywordtype">int</span> *BytesAdded)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span>  <span class="keywordflow">if</span> (!FBB &amp;&amp; <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>.empty()) {</div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(&amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_BRANCH))</div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"> 3105</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#abf1febf2a98f588146548a3a485d3838">addMBB</a>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>);</div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"> 3106</span>    <span class="keywordflow">if</span> (BytesAdded)</div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"> 3107</span>      *BytesAdded = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a42ffba7488c6f98d42703852d9d83361">hasOffset3fBug</a>() ? 8 : 4;</div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"> 3108</span>    <span class="keywordflow">return</span> 1;</div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"> 3109</span>  }</div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"> 3110</span> </div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span>  <span class="keywordflow">if</span>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>.size() == 1 &amp;&amp; <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>[0].isReg()) {</div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"> 3112</span>     <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(&amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO))</div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"> 3113</span>       .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>[0])</div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"> 3114</span>       .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#abf1febf2a98f588146548a3a485d3838">addMBB</a>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>);</div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"> 3115</span>     <span class="keywordflow">return</span> 1;</div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"> 3116</span>  }</div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"> 3117</span> </div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a> &amp;&amp; <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>[0].<a class="code hl_function" href="SPIRVInstructionSelector_8cpp.html#a6fe0144adffd7bad0aeca668f4468b28">isImm</a>());</div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"> 3119</span> </div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"> 3120</span>  <span class="keywordtype">unsigned</span> Opcode</div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span>    = getBranchOpcode(<span class="keyword">static_cast&lt;</span>BranchPredicate<span class="keyword">&gt;</span>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>[0].getImm()));</div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"> 3122</span> </div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span>  <span class="keywordflow">if</span> (!FBB) {</div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CondBr =</div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"> 3125</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(&amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode))</div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"> 3126</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#abf1febf2a98f588146548a3a485d3838">addMBB</a>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>);</div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"> 3127</span> </div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"> 3128</span>    <span class="comment">// Copy the flags onto the implicit condition register operand.</span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"> 3129</span>    <a class="code hl_function" href="SIInstrInfo_8cpp.html#a7fc0854a9d3fced0dedf2c7f61fe7a72">preserveCondRegFlags</a>(CondBr-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1), <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>[1]);</div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"> 3130</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ac76905a82cf568afc14dd95691c867f0">fixImplicitOperands</a>(*CondBr);</div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"> 3131</span> </div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span>    <span class="keywordflow">if</span> (BytesAdded)</div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"> 3133</span>      *BytesAdded = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a42ffba7488c6f98d42703852d9d83361">hasOffset3fBug</a>() ? 8 : 4;</div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"> 3134</span>    <span class="keywordflow">return</span> 1;</div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"> 3135</span>  }</div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"> 3136</span> </div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"> 3137</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a> &amp;&amp; FBB);</div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"> 3138</span> </div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"> 3139</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CondBr =</div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"> 3140</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(&amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode))</div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#abf1febf2a98f588146548a3a485d3838">addMBB</a>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>);</div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"> 3142</span>  <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ac76905a82cf568afc14dd95691c867f0">fixImplicitOperands</a>(*CondBr);</div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"> 3143</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(&amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_BRANCH))</div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"> 3144</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#abf1febf2a98f588146548a3a485d3838">addMBB</a>(FBB);</div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"> 3145</span> </div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"> 3146</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;CondReg = CondBr-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1);</div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"> 3147</span>  CondReg.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">setIsUndef</a>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>[1].<a class="code hl_function" href="HexagonISelDAGToDAGHVX_8cpp.html#a3389e6c42731436e57f87a2cd630bf49">isUndef</a>());</div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"> 3148</span>  CondReg.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>[1].isKill());</div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"> 3149</span> </div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span>  <span class="keywordflow">if</span> (BytesAdded)</div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span>    *BytesAdded = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a42ffba7488c6f98d42703852d9d83361">hasOffset3fBug</a>() ? 16 : 8;</div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"> 3152</span> </div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span>  <span class="keywordflow">return</span> 2;</div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"> 3154</span>}</div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"> 3155</span> </div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a4d8d351faef4293dcc8a164ce2f87d5c"> 3156</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a4d8d351faef4293dcc8a164ce2f87d5c">SIInstrInfo::reverseBranchCondition</a>(</div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"> 3157</span>  <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"> 3158</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>.size() != 2) {</div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span>  }</div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"> 3161</span> </div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"> 3162</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>[0].<a class="code hl_function" href="SPIRVInstructionSelector_8cpp.html#a6fe0144adffd7bad0aeca668f4468b28">isImm</a>()) {</div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"> 3163</span>    <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>[0].setImm(-<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>[0].getImm());</div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"> 3164</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"> 3165</span>  }</div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"> 3166</span> </div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"> 3167</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"> 3168</span>}</div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"> 3169</span> </div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#acf5805a583f1403b04347f8c0f5df005"> 3170</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#acf5805a583f1403b04347f8c0f5df005">SIInstrInfo::canInsertSelect</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"> 3171</span>                                  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>,</div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span>                                  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TrueReg,</div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span>                                  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> FalseReg, <span class="keywordtype">int</span> &amp;CondCycles,</div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span>                                  <span class="keywordtype">int</span> &amp;TrueCycles, <span class="keywordtype">int</span> &amp;FalseCycles)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>[0].getImm()) {</div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"> 3176</span>  <span class="keywordflow">case</span> VCCNZ:</div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"> 3177</span>  <span class="keywordflow">case</span> VCCZ: {</div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"> 3178</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"> 3179</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(TrueReg);</div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"> 3180</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(FalseReg) != RC)</div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"> 3181</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"> 3182</span> </div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"> 3183</span>    <span class="keywordtype">int</span> NumInsts = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#acc8a2c40a5d623bd8c7c28e93eda91d3">AMDGPU::getRegBitWidth</a>(*RC) / 32;</div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"> 3184</span>    CondCycles = TrueCycles = FalseCycles = NumInsts; <span class="comment">// ???</span></div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"> 3185</span> </div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"> 3186</span>    <span class="comment">// Limit to equal cost for branch vs. N v_cndmask_b32s.</span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"> 3187</span>    <span class="keywordflow">return</span> RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8cb8776ee5f539fe6391a6d521af25f1">hasVGPRs</a>(RC) &amp;&amp; NumInsts &lt;= 6;</div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"> 3188</span>  }</div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"> 3189</span>  <span class="keywordflow">case</span> SCC_TRUE:</div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"> 3190</span>  <span class="keywordflow">case</span> SCC_FALSE: {</div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"> 3191</span>    <span class="comment">// FIXME: We could insert for VGPRs if we could replace the original compare</span></div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"> 3192</span>    <span class="comment">// with a vector one.</span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"> 3193</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(TrueReg);</div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"> 3195</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(FalseReg) != RC)</div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"> 3196</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"> 3197</span> </div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"> 3198</span>    <span class="keywordtype">int</span> NumInsts = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#acc8a2c40a5d623bd8c7c28e93eda91d3">AMDGPU::getRegBitWidth</a>(*RC) / 32;</div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"> 3199</span> </div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"> 3200</span>    <span class="comment">// Multiples of 8 can do s_cselect_b64</span></div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"> 3201</span>    <span class="keywordflow">if</span> (NumInsts % 2 == 0)</div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"> 3202</span>      NumInsts /= 2;</div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"> 3203</span> </div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"> 3204</span>    CondCycles = TrueCycles = FalseCycles = NumInsts; <span class="comment">// ???</span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"> 3205</span>    <span class="keywordflow">return</span> RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(RC);</div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span>  }</div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"> 3208</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"> 3209</span>  }</div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"> 3210</span>}</div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"> 3211</span> </div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a953f3ddec823a0c7db75e73dbf550632"> 3212</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a953f3ddec823a0c7db75e73dbf550632">SIInstrInfo::insertSelect</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"> 3213</span>                               <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span>                               <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>,</div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span>                               <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TrueReg, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> FalseReg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span>  BranchPredicate Pred = <span class="keyword">static_cast&lt;</span>BranchPredicate<span class="keyword">&gt;</span>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>[0].getImm());</div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span>  <span class="keywordflow">if</span> (Pred == VCCZ || Pred == SCC_FALSE) {</div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span>    Pred = <span class="keyword">static_cast&lt;</span>BranchPredicate<span class="keyword">&gt;</span>(-Pred);</div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"> 3219</span>    <a class="code hl_function" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(TrueReg, FalseReg);</div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"> 3220</span>  }</div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"> 3221</span> </div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"> 3222</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"> 3223</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(DstReg);</div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"> 3224</span>  <span class="keywordtype">unsigned</span> DstSize = RI.getRegSizeInBits(*DstRC);</div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"> 3225</span> </div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"> 3226</span>  <span class="keywordflow">if</span> (DstSize == 32) {</div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"> 3227</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="AMDGPURegBankSelect_8cpp.html#a14e0c000ed52e5fc187d4a885914cc1a">Select</a>;</div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"> 3228</span>    <span class="keywordflow">if</span> (Pred == SCC_TRUE) {</div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"> 3229</span>      <a class="code hl_variable" href="AMDGPURegBankSelect_8cpp.html#a14e0c000ed52e5fc187d4a885914cc1a">Select</a> = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_CSELECT_B32), DstReg)</div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"> 3230</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(TrueReg)</div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"> 3231</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(FalseReg);</div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"> 3232</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"> 3233</span>      <span class="comment">// Instruction&#39;s operands are backwards from what is expected.</span></div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"> 3234</span>      <a class="code hl_variable" href="AMDGPURegBankSelect_8cpp.html#a14e0c000ed52e5fc187d4a885914cc1a">Select</a> = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_CNDMASK_B32_e32), DstReg)</div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"> 3235</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(FalseReg)</div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(TrueReg);</div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"> 3237</span>    }</div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"> 3238</span> </div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"> 3239</span>    <a class="code hl_function" href="SIInstrInfo_8cpp.html#a7fc0854a9d3fced0dedf2c7f61fe7a72">preserveCondRegFlags</a>(<a class="code hl_variable" href="AMDGPURegBankSelect_8cpp.html#a14e0c000ed52e5fc187d4a885914cc1a">Select</a>-&gt;getOperand(3), <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>[1]);</div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"> 3240</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"> 3241</span>  }</div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span> </div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"> 3243</span>  <span class="keywordflow">if</span> (DstSize == 64 &amp;&amp; Pred == SCC_TRUE) {</div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"> 3244</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="AMDGPURegBankSelect_8cpp.html#a14e0c000ed52e5fc187d4a885914cc1a">Select</a> =</div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"> 3245</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_CSELECT_B64), DstReg)</div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"> 3246</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(TrueReg)</div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"> 3247</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(FalseReg);</div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"> 3248</span> </div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"> 3249</span>    <a class="code hl_function" href="SIInstrInfo_8cpp.html#a7fc0854a9d3fced0dedf2c7f61fe7a72">preserveCondRegFlags</a>(<a class="code hl_variable" href="AMDGPURegBankSelect_8cpp.html#a14e0c000ed52e5fc187d4a885914cc1a">Select</a>-&gt;getOperand(3), <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>[1]);</div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"> 3251</span>  }</div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"> 3252</span> </div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"> 3253</span>  <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_15[] = {</div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"> 3254</span>    AMDGPU::sub0, AMDGPU::sub1, AMDGPU::sub2, AMDGPU::sub3,</div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"> 3255</span>    AMDGPU::sub4, AMDGPU::sub5, AMDGPU::sub6, AMDGPU::sub7,</div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span>    AMDGPU::sub8, AMDGPU::sub9, AMDGPU::sub10, AMDGPU::sub11,</div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span>    AMDGPU::sub12, AMDGPU::sub13, AMDGPU::sub14, AMDGPU::sub15,</div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"> 3258</span>  };</div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span> </div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span>  <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_15_64[] = {</div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span>    AMDGPU::sub0_sub1, AMDGPU::sub2_sub3,</div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span>    AMDGPU::sub4_sub5, AMDGPU::sub6_sub7,</div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span>    AMDGPU::sub8_sub9, AMDGPU::sub10_sub11,</div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"> 3264</span>    AMDGPU::sub12_sub13, AMDGPU::sub14_sub15,</div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"> 3265</span>  };</div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"> 3266</span> </div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span>  <span class="keywordtype">unsigned</span> SelOp = AMDGPU::V_CNDMASK_B32_e32;</div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *EltRC = &amp;AMDGPU::VGPR_32RegClass;</div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"> 3269</span>  <span class="keyword">const</span> int16_t *SubIndices = Sub0_15;</div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"> 3270</span>  <span class="keywordtype">int</span> NElts = DstSize / 32;</div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"> 3271</span> </div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span>  <span class="comment">// 64-bit select is only available for SALU.</span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"> 3273</span>  <span class="comment">// TODO: Split 96-bit into 64-bit and 32-bit, not 3x 32-bit.</span></div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span>  <span class="keywordflow">if</span> (Pred == SCC_TRUE) {</div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"> 3275</span>    <span class="keywordflow">if</span> (NElts % 2) {</div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"> 3276</span>      SelOp = AMDGPU::S_CSELECT_B32;</div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"> 3277</span>      EltRC = &amp;AMDGPU::SGPR_32RegClass;</div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"> 3278</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"> 3279</span>      SelOp = AMDGPU::S_CSELECT_B64;</div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"> 3280</span>      EltRC = &amp;AMDGPU::SGPR_64RegClass;</div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"> 3281</span>      SubIndices = Sub0_15_64;</div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"> 3282</span>      NElts /= 2;</div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"> 3283</span>    }</div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"> 3284</span>  }</div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"> 3285</span> </div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"> 3286</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(</div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span>    <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::REG_SEQUENCE), DstReg);</div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"> 3288</span> </div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"> 3289</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MIB-&gt;<a class="code hl_function" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>();</div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"> 3290</span> </div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"> 3291</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 8&gt;</a> Regs;</div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"> 3292</span>  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = 0; <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> != NElts; ++<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) {</div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"> 3293</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstElt = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(EltRC);</div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span>    Regs.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DstElt);</div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"> 3295</span> </div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"> 3296</span>    <span class="keywordtype">unsigned</span> SubIdx = SubIndices[<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>];</div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"> 3297</span> </div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"> 3298</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="AMDGPURegBankSelect_8cpp.html#a14e0c000ed52e5fc187d4a885914cc1a">Select</a>;</div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"> 3299</span>    <span class="keywordflow">if</span> (SelOp == AMDGPU::V_CNDMASK_B32_e32) {</div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"> 3300</span>      <a class="code hl_variable" href="AMDGPURegBankSelect_8cpp.html#a14e0c000ed52e5fc187d4a885914cc1a">Select</a> =</div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"> 3301</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(SelOp), DstElt)</div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"> 3302</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(FalseReg, 0, SubIdx)</div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"> 3303</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(TrueReg, 0, SubIdx);</div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"> 3304</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span>      <a class="code hl_variable" href="AMDGPURegBankSelect_8cpp.html#a14e0c000ed52e5fc187d4a885914cc1a">Select</a> =</div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"> 3306</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(SelOp), DstElt)</div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"> 3307</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(TrueReg, 0, SubIdx)</div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"> 3308</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(FalseReg, 0, SubIdx);</div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"> 3309</span>    }</div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"> 3310</span> </div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"> 3311</span>    <a class="code hl_function" href="SIInstrInfo_8cpp.html#a7fc0854a9d3fced0dedf2c7f61fe7a72">preserveCondRegFlags</a>(<a class="code hl_variable" href="AMDGPURegBankSelect_8cpp.html#a14e0c000ed52e5fc187d4a885914cc1a">Select</a>-&gt;getOperand(3), <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>[1]);</div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"> 3312</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ac76905a82cf568afc14dd95691c867f0">fixImplicitOperands</a>(*<a class="code hl_variable" href="AMDGPURegBankSelect_8cpp.html#a14e0c000ed52e5fc187d4a885914cc1a">Select</a>);</div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"> 3313</span> </div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(DstElt)</div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"> 3315</span>       .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(SubIdx);</div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"> 3316</span>  }</div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"> 3317</span>}</div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"> 3318</span> </div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a826c5f2bb260d27a430d48225e03383e"> 3319</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a826c5f2bb260d27a430d48225e03383e">SIInstrInfo::isFoldableCopy</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"> 3320</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"> 3321</span>  <span class="keywordflow">case</span> AMDGPU::V_MOV_B32_e32:</div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"> 3322</span>  <span class="keywordflow">case</span> AMDGPU::V_MOV_B32_e64:</div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"> 3323</span>  <span class="keywordflow">case</span> AMDGPU::V_MOV_B64_PSEUDO:</div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"> 3324</span>  <span class="keywordflow">case</span> AMDGPU::V_MOV_B64_e32:</div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"> 3325</span>  <span class="keywordflow">case</span> AMDGPU::V_MOV_B64_e64:</div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"> 3326</span>  <span class="keywordflow">case</span> AMDGPU::S_MOV_B32:</div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"> 3327</span>  <span class="keywordflow">case</span> AMDGPU::S_MOV_B64:</div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"> 3328</span>  <span class="keywordflow">case</span> AMDGPU::S_MOV_B64_IMM_PSEUDO:</div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"> 3329</span>  <span class="keywordflow">case</span> AMDGPU::COPY:</div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"> 3330</span>  <span class="keywordflow">case</span> AMDGPU::WWM_COPY:</div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"> 3331</span>  <span class="keywordflow">case</span> AMDGPU::V_ACCVGPR_WRITE_B32_e64:</div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"> 3332</span>  <span class="keywordflow">case</span> AMDGPU::V_ACCVGPR_READ_B32_e64:</div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"> 3333</span>  <span class="keywordflow">case</span> AMDGPU::V_ACCVGPR_MOV_B32:</div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span>  }</div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"> 3338</span>}</div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"> 3339</span> </div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#ad606e03c366b7e91da3b735a7126fe5a"> 3340</a></span><span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="SIInstrInfo_8cpp.html#ad606e03c366b7e91da3b735a7126fe5a">ModifierOpNames</a>[] = {</div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"> 3341</span>    AMDGPU::OpName::src0_modifiers, AMDGPU::OpName::src1_modifiers,</div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"> 3342</span>    AMDGPU::OpName::src2_modifiers, AMDGPU::OpName::clamp,</div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"> 3343</span>    AMDGPU::OpName::omod,           AMDGPU::OpName::op_sel};</div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"> 3344</span> </div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a4fe4716676c6cd66f5db59639fc63bc8"> 3345</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a4fe4716676c6cd66f5db59639fc63bc8">SIInstrInfo::removeModOperands</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"> 3347</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a> : <a class="code hl_function" href="namespacellvm.html#a6b0ac1fa4f05de76413c5e0ca6334035">reverse</a>(<a class="code hl_variable" href="SIInstrInfo_8cpp.html#ad606e03c366b7e91da3b735a7126fe5a">ModifierOpNames</a>)) {</div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"> 3348</span>    <span class="keywordtype">int</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>);</div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"> 3349</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> &gt;= 0)</div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"> 3350</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.removeOperand(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>);</div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"> 3351</span>  }</div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"> 3352</span>}</div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"> 3353</span> </div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a23e6a2bae144c329c1291fce64db62af"> 3354</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a23e6a2bae144c329c1291fce64db62af">SIInstrInfo::FoldImmediate</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"> 3355</span>                                <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"> 3356</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;hasOneNonDBGUse(Reg))</div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"> 3357</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"> 3358</span> </div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"> 3359</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>.getOpcode()) {</div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"> 3360</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"> 3361</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"> 3362</span>  <span class="keywordflow">case</span> AMDGPU::V_MOV_B64_e32:</div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"> 3363</span>  <span class="keywordflow">case</span> AMDGPU::S_MOV_B64:</div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"> 3364</span>  <span class="keywordflow">case</span> AMDGPU::V_MOV_B64_PSEUDO:</div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"> 3365</span>  <span class="keywordflow">case</span> AMDGPU::S_MOV_B64_IMM_PSEUDO:</div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span>  <span class="keywordflow">case</span> AMDGPU::V_MOV_B32_e32:</div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"> 3367</span>  <span class="keywordflow">case</span> AMDGPU::S_MOV_B32:</div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"> 3368</span>  <span class="keywordflow">case</span> AMDGPU::V_ACCVGPR_WRITE_B32_e64:</div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"> 3369</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"> 3370</span>  }</div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"> 3371</span> </div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"> 3372</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *ImmOp = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, AMDGPU::OpName::src0);</div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"> 3373</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ImmOp);</div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"> 3374</span>  <span class="comment">// FIXME: We could handle FrameIndex values here.</span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"> 3375</span>  <span class="keywordflow">if</span> (!ImmOp-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"> 3376</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"> 3377</span> </div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"> 3378</span>  <span class="keyword">auto</span> getImmFor = [ImmOp](<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;UseOp) -&gt; int64_t {</div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"> 3379</span>    int64_t Imm = ImmOp-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"> 3380</span>    <span class="keywordflow">switch</span> (UseOp.getSubReg()) {</div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"> 3381</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"> 3382</span>      <span class="keywordflow">return</span> Imm;</div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span>    <span class="keywordflow">case</span> AMDGPU::sub0:</div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"> 3384</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a901112c493d3827cda924430a6fbc9f4">Lo_32</a>(Imm);</div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"> 3385</span>    <span class="keywordflow">case</span> AMDGPU::sub1:</div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"> 3386</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7b622c469acc130c9a500b85b1473ef3">Hi_32</a>(Imm);</div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"> 3387</span>    <span class="keywordflow">case</span> AMDGPU::lo16:</div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"> 3388</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a>(16, Imm).<a class="code hl_function" href="classllvm_1_1APInt.html#af2daa0ee117afefed4c82eee55bf97b7">getSExtValue</a>();</div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"> 3389</span>    <span class="keywordflow">case</span> AMDGPU::hi16:</div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"> 3390</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a>(32, Imm).<a class="code hl_function" href="classllvm_1_1APInt.html#ab6006923d1a3139d70abc8f6552a7960">ashr</a>(16).<a class="code hl_function" href="classllvm_1_1APInt.html#af2daa0ee117afefed4c82eee55bf97b7">getSExtValue</a>();</div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"> 3391</span>    <span class="keywordflow">case</span> AMDGPU::sub1_lo16:</div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"> 3392</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a>(16, <a class="code hl_function" href="namespacellvm.html#a7b622c469acc130c9a500b85b1473ef3">Hi_32</a>(Imm)).<a class="code hl_function" href="classllvm_1_1APInt.html#af2daa0ee117afefed4c82eee55bf97b7">getSExtValue</a>();</div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"> 3393</span>    <span class="keywordflow">case</span> AMDGPU::sub1_hi16:</div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"> 3394</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a>(32, <a class="code hl_function" href="namespacellvm.html#a7b622c469acc130c9a500b85b1473ef3">Hi_32</a>(Imm)).<a class="code hl_function" href="classllvm_1_1APInt.html#ab6006923d1a3139d70abc8f6552a7960">ashr</a>(16).<a class="code hl_function" href="classllvm_1_1APInt.html#af2daa0ee117afefed4c82eee55bf97b7">getSExtValue</a>();</div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"> 3395</span>    }</div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span>  };</div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span> </div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"> 3398</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>.getOperand(0).getSubReg() &amp;&amp; <span class="stringliteral">&quot;Expected SSA form&quot;</span>);</div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span> </div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.getOpcode();</div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"> 3401</span>  <span class="keywordflow">if</span> (Opc == AMDGPU::COPY) {</div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"> 3402</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.getOperand(0).getSubReg() &amp;&amp; <span class="stringliteral">&quot;Expected SSA form&quot;</span>);</div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"> 3403</span> </div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"> 3404</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.getOperand(0).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>();</div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"> 3405</span>    <span class="keywordtype">unsigned</span> OpSize = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0df02605d5e00cad00c3b7f4aef3aa14">getOpSize</a>(<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, 0);</div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"> 3406</span>    <span class="keywordtype">bool</span> Is16Bit = OpSize == 2;</div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"> 3407</span>    <span class="keywordtype">bool</span> Is64Bit = OpSize == 8;</div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"> 3408</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abbf7fd6ca838658494b35472858597c9">isVGPRCopy</a> = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a549e07395027c7b32774e27e9f28bc91">isVGPR</a>(*<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, DstReg);</div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"> 3409</span>    <span class="keywordtype">unsigned</span> NewOpc = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abbf7fd6ca838658494b35472858597c9">isVGPRCopy</a> ? Is64Bit ? AMDGPU::V_MOV_B64_PSEUDO</div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span>                                           : AMDGPU::V_MOV_B32_e32</div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"> 3411</span>                                 : Is64Bit ? AMDGPU::S_MOV_B64_IMM_PSEUDO</div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"> 3412</span>                                           : AMDGPU::S_MOV_B32;</div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"> 3413</span>    <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> Imm(Is64Bit ? 64 : 32, getImmFor(<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.getOperand(1)));</div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"> 3414</span> </div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"> 3415</span>    <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c">isAGPR</a>(*<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, DstReg)) {</div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"> 3416</span>      <span class="keywordflow">if</span> (Is64Bit || !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(Imm))</div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"> 3417</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"> 3418</span>      NewOpc = AMDGPU::V_ACCVGPR_WRITE_B32_e64;</div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"> 3419</span>    }</div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"> 3420</span> </div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"> 3421</span>    <span class="keywordflow">if</span> (Is16Bit) {</div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"> 3422</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abbf7fd6ca838658494b35472858597c9">isVGPRCopy</a>)</div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"> 3423</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>; <span class="comment">// Do not clobber vgpr_hi16</span></div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"> 3424</span> </div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"> 3425</span>      <span class="keywordflow">if</span> (DstReg.<a class="code hl_function" href="classllvm_1_1Register.html#ab203bbcbc320180b1da9e9a92ee0c784">isVirtual</a>() &amp;&amp; <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.getOperand(0).getSubReg() != AMDGPU::lo16)</div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"> 3426</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"> 3427</span> </div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"> 3428</span>      <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.getOperand(0).setSubReg(0);</div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"> 3429</span>      <span class="keywordflow">if</span> (DstReg.<a class="code hl_function" href="classllvm_1_1Register.html#affdbf5b92ed7e01352e2f39466efbe21">isPhysical</a>()) {</div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"> 3430</span>        DstReg = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2188a3779b5fa9631631a60b3512c81e">get32BitRegister</a>(DstReg);</div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"> 3431</span>        <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.getOperand(0).setReg(DstReg);</div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"> 3432</span>      }</div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"> 3433</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.getOperand(1).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>().<a class="code hl_function" href="classllvm_1_1Register.html#ab203bbcbc320180b1da9e9a92ee0c784">isVirtual</a>());</div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"> 3434</span>    }</div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"> 3435</span> </div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"> 3436</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;NewMCID = <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(NewOpc);</div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"> 3437</span>    <span class="keywordflow">if</span> (DstReg.<a class="code hl_function" href="classllvm_1_1Register.html#affdbf5b92ed7e01352e2f39466efbe21">isPhysical</a>() &amp;&amp;</div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"> 3438</span>        !RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">getRegClass</a>(NewMCID.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a0f4e09a761d45bf0914f26d4c149ddeb">operands</a>()[0].RegClass)-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a60b6974966381f08079722f2258a0039">contains</a>(DstReg))</div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"> 3439</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"> 3440</span> </div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"> 3441</span>    <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.setDesc(NewMCID);</div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"> 3442</span>    <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.getOperand(1).ChangeToImmediate(Imm.getSExtValue());</div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"> 3443</span>    <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.addImplicitDefUseOperands(*<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.getParent()-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>());</div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"> 3444</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"> 3445</span>  }</div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"> 3446</span> </div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"> 3447</span>  <span class="keywordflow">if</span> (Opc == AMDGPU::V_MAD_F32_e64 || Opc == AMDGPU::V_MAC_F32_e64 ||</div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"> 3448</span>      Opc == AMDGPU::V_MAD_F16_e64 || Opc == AMDGPU::V_MAC_F16_e64 ||</div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"> 3449</span>      Opc == AMDGPU::V_FMA_F32_e64 || Opc == AMDGPU::V_FMAC_F32_e64 ||</div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"> 3450</span>      Opc == AMDGPU::V_FMA_F16_e64 || Opc == AMDGPU::V_FMAC_F16_e64 ||</div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"> 3451</span>      Opc == AMDGPU::V_FMAC_F16_t16_e64) {</div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"> 3452</span>    <span class="comment">// Don&#39;t fold if we are using source or output modifiers. The new VOP2</span></div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"> 3453</span>    <span class="comment">// instructions don&#39;t have them.</span></div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"> 3454</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#afff49d92e227fa12fc068d203a22bd15">hasAnyModifiersSet</a>(<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>))</div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"> 3455</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"> 3456</span> </div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"> 3457</span>    <span class="comment">// If this is a free constant, there&#39;s no reason to do this.</span></div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"> 3458</span>    <span class="comment">// TODO: We could fold this here instead of letting SIFoldOperands do it</span></div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"> 3459</span>    <span class="comment">// later.</span></div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"> 3460</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src0 = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, AMDGPU::OpName::src0);</div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"> 3461</span> </div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"> 3462</span>    <span class="comment">// Any src operand can be used for the legality check.</span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"> 3463</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, *Src0, *ImmOp))</div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"> 3464</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"> 3465</span> </div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"> 3466</span>    <span class="keywordtype">bool</span> IsF32 = Opc == AMDGPU::V_MAD_F32_e64 || Opc == AMDGPU::V_MAC_F32_e64 ||</div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"> 3467</span>                 Opc == AMDGPU::V_FMA_F32_e64 || Opc == AMDGPU::V_FMAC_F32_e64;</div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"> 3468</span>    <span class="keywordtype">bool</span> IsFMA =</div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"> 3469</span>        Opc == AMDGPU::V_FMA_F32_e64 || Opc == AMDGPU::V_FMAC_F32_e64 ||</div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"> 3470</span>        Opc == AMDGPU::V_FMA_F16_e64 || Opc == AMDGPU::V_FMAC_F16_e64 ||</div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"> 3471</span>        Opc == AMDGPU::V_FMAC_F16_t16_e64;</div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"> 3472</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src1 = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, AMDGPU::OpName::src1);</div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"> 3473</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src2 = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, AMDGPU::OpName::src2);</div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"> 3474</span> </div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"> 3475</span>    <span class="comment">// Multiplied part is the constant: Use v_madmk_{f16, f32}.</span></div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"> 3476</span>    <span class="keywordflow">if</span> ((Src0-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Src0-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == Reg) ||</div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"> 3477</span>        (Src1-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Src1-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == Reg)) {</div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"> 3478</span>      <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *RegSrc =</div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"> 3479</span>          Src1-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Src1-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == Reg ? Src0 : Src1;</div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"> 3480</span>      <span class="keywordflow">if</span> (!RegSrc-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"> 3481</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"> 3482</span>      <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClass(RegSrc-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) &amp;&amp;</div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"> 3483</span>          ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a33a600e1b2e066f85e6a2bb588a7f3f1">getConstantBusLimit</a>(Opc) &lt; 2)</div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"> 3484</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"> 3485</span> </div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"> 3486</span>      <span class="keywordflow">if</span> (!Src2-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClass(Src2-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())))</div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"> 3488</span> </div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"> 3489</span>      <span class="comment">// If src2 is also a literal constant then we have to choose which one to</span></div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"> 3490</span>      <span class="comment">// fold. In general it is better to choose madak so that the other literal</span></div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"> 3491</span>      <span class="comment">// can be materialized in an sgpr instead of a vgpr:</span></div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"> 3492</span>      <span class="comment">//   s_mov_b32 s0, literal</span></div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"> 3493</span>      <span class="comment">//   v_madak_f32 v0, s0, v0, literal</span></div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"> 3494</span>      <span class="comment">// Instead of:</span></div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"> 3495</span>      <span class="comment">//   v_mov_b32 v1, literal</span></div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"> 3496</span>      <span class="comment">//   v_madmk_f32 v0, v0, literal, v1</span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"> 3497</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Def = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getUniqueVRegDef(Src2-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"> 3498</span>      <span class="keywordflow">if</span> (Def &amp;&amp; Def-&gt;isMoveImmediate() &amp;&amp;</div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"> 3499</span>          !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(Def-&gt;getOperand(1)))</div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"> 3500</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"> 3501</span> </div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"> 3502</span>      <span class="keywordtype">unsigned</span> NewOpc =</div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"> 3503</span>          IsFMA ? (IsF32                    ? AMDGPU::V_FMAMK_F32</div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"> 3504</span>                   : ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#a8e96f06e7a928116dfdb37e0c725f990">hasTrue16BitInsts</a>() ? AMDGPU::V_FMAMK_F16_t16</div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"> 3505</span>                                            : AMDGPU::V_FMAMK_F16)</div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"> 3506</span>                : (IsF32 ? AMDGPU::V_MADMK_F32 : AMDGPU::V_MADMK_F16);</div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"> 3507</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">pseudoToMCOpcode</a>(NewOpc) == -1)</div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"> 3508</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"> 3509</span> </div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"> 3510</span>      <span class="comment">// V_FMAMK_F16_t16 takes VGPR_32_Lo128 operands, so the rewrite</span></div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"> 3511</span>      <span class="comment">// would also require restricting their register classes. For now</span></div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"> 3512</span>      <span class="comment">// just bail out.</span></div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"> 3513</span>      <span class="keywordflow">if</span> (NewOpc == AMDGPU::V_FMAMK_F16_t16)</div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"> 3514</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"> 3515</span> </div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"> 3516</span>      <span class="keyword">const</span> int64_t Imm = getImmFor(RegSrc == Src1 ? *Src0 : *Src1);</div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"> 3517</span> </div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"> 3518</span>      <span class="comment">// FIXME: This would be a lot easier if we could return a new instruction</span></div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"> 3519</span>      <span class="comment">// instead of having to modify in place.</span></div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"> 3520</span> </div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"> 3521</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = RegSrc-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"> 3522</span>      <span class="keywordtype">unsigned</span> SrcSubReg = RegSrc-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"> 3523</span>      Src0-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(SrcReg);</div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"> 3524</span>      Src0-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">setSubReg</a>(SrcSubReg);</div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"> 3525</span>      Src0-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(RegSrc-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>());</div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"> 3526</span> </div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"> 3527</span>      <span class="keywordflow">if</span> (Opc == AMDGPU::V_MAC_F32_e64 || Opc == AMDGPU::V_MAC_F16_e64 ||</div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"> 3528</span>          Opc == AMDGPU::V_FMAC_F32_e64 || Opc == AMDGPU::V_FMAC_F16_t16_e64 ||</div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"> 3529</span>          Opc == AMDGPU::V_FMAC_F16_e64)</div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"> 3530</span>        <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.untieRegOperand(</div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"> 3531</span>            <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src2));</div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"> 3532</span> </div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"> 3533</span>      Src1-&gt;ChangeToImmediate(Imm);</div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"> 3534</span> </div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"> 3535</span>      <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a4fe4716676c6cd66f5db59639fc63bc8">removeModOperands</a>(<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>);</div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"> 3536</span>      <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.setDesc(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(NewOpc));</div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"> 3537</span> </div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"> 3538</span>      <span class="keywordtype">bool</span> DeleteDef = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;use_nodbg_empty(Reg);</div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"> 3539</span>      <span class="keywordflow">if</span> (DeleteDef)</div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"> 3540</span>        <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>.eraseFromParent();</div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"> 3541</span> </div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"> 3542</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"> 3543</span>    }</div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"> 3544</span> </div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"> 3545</span>    <span class="comment">// Added part is the constant: Use v_madak_{f16, f32}.</span></div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"> 3546</span>    <span class="keywordflow">if</span> (Src2-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Src2-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == Reg) {</div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"> 3547</span>      <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a33a600e1b2e066f85e6a2bb588a7f3f1">getConstantBusLimit</a>(Opc) &lt; 2) {</div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"> 3548</span>        <span class="comment">// Not allowed to use constant bus for another operand.</span></div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"> 3549</span>        <span class="comment">// We can however allow an inline immediate as src0.</span></div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"> 3550</span>        <span class="keywordtype">bool</span> Src0Inlined = <span class="keyword">false</span>;</div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"> 3551</span>        <span class="keywordflow">if</span> (Src0-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"> 3552</span>          <span class="comment">// Try to inline constant if possible.</span></div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"> 3553</span>          <span class="comment">// If the Def moves immediate and the use is single</span></div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"> 3554</span>          <span class="comment">// We are saving VGPR here.</span></div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"> 3555</span>          <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Def = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getUniqueVRegDef(Src0-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"> 3556</span>          <span class="keywordflow">if</span> (Def &amp;&amp; Def-&gt;isMoveImmediate() &amp;&amp;</div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"> 3557</span>              <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(Def-&gt;getOperand(1)) &amp;&amp;</div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"> 3558</span>              <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;hasOneUse(Src0-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"> 3559</span>            Src0-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a7b39ecfd6793534206dbb095b0d464c7">ChangeToImmediate</a>(Def-&gt;getOperand(1).getImm());</div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"> 3560</span>            Src0Inlined = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"> 3561</span>          } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a33a600e1b2e066f85e6a2bb588a7f3f1">getConstantBusLimit</a>(Opc) &lt;= 1 &amp;&amp;</div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"> 3562</span>                     RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a980c731f7723b02b66010f4fce010c0f">isSGPRReg</a>(*<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src0-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"> 3563</span>            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"> 3564</span>          }</div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"> 3565</span>          <span class="comment">// VGPR is okay as Src0 - fallthrough</span></div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"> 3566</span>        }</div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"> 3567</span> </div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"> 3568</span>        <span class="keywordflow">if</span> (Src1-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; !Src0Inlined) {</div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"> 3569</span>          <span class="comment">// We have one slot for inlinable constant so far - try to fill it</span></div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"> 3570</span>          <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Def = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getUniqueVRegDef(Src1-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"> 3571</span>          <span class="keywordflow">if</span> (Def &amp;&amp; Def-&gt;isMoveImmediate() &amp;&amp;</div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"> 3572</span>              <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(Def-&gt;getOperand(1)) &amp;&amp;</div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"> 3573</span>              <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;hasOneUse(Src1-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) &amp;&amp; commuteInstruction(<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>))</div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"> 3574</span>            Src0-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a7b39ecfd6793534206dbb095b0d464c7">ChangeToImmediate</a>(Def-&gt;getOperand(1).getImm());</div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"> 3575</span>          <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a980c731f7723b02b66010f4fce010c0f">isSGPRReg</a>(*<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src1-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"> 3576</span>            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"> 3577</span>          <span class="comment">// VGPR is okay as Src1 - fallthrough</span></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"> 3578</span>        }</div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"> 3579</span>      }</div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"> 3580</span> </div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"> 3581</span>      <span class="keywordtype">unsigned</span> NewOpc =</div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"> 3582</span>          IsFMA ? (IsF32                    ? AMDGPU::V_FMAAK_F32</div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"> 3583</span>                   : ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#a8e96f06e7a928116dfdb37e0c725f990">hasTrue16BitInsts</a>() ? AMDGPU::V_FMAAK_F16_t16</div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"> 3584</span>                                            : AMDGPU::V_FMAAK_F16)</div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"> 3585</span>                : (IsF32 ? AMDGPU::V_MADAK_F32 : AMDGPU::V_MADAK_F16);</div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"> 3586</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">pseudoToMCOpcode</a>(NewOpc) == -1)</div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"> 3587</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"> 3588</span> </div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"> 3589</span>      <span class="comment">// V_FMAAK_F16_t16 takes VGPR_32_Lo128 operands, so the rewrite</span></div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"> 3590</span>      <span class="comment">// would also require restricting their register classes. For now</span></div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"> 3591</span>      <span class="comment">// just bail out.</span></div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"> 3592</span>      <span class="keywordflow">if</span> (NewOpc == AMDGPU::V_FMAAK_F16_t16)</div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"> 3593</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"> 3594</span> </div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"> 3595</span>      <span class="comment">// FIXME: This would be a lot easier if we could return a new instruction</span></div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"> 3596</span>      <span class="comment">// instead of having to modify in place.</span></div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"> 3597</span> </div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"> 3598</span>      <span class="keywordflow">if</span> (Opc == AMDGPU::V_MAC_F32_e64 || Opc == AMDGPU::V_MAC_F16_e64 ||</div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"> 3599</span>          Opc == AMDGPU::V_FMAC_F32_e64 || Opc == AMDGPU::V_FMAC_F16_t16_e64 ||</div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"> 3600</span>          Opc == AMDGPU::V_FMAC_F16_e64)</div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"> 3601</span>        <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.untieRegOperand(</div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"> 3602</span>            <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src2));</div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"> 3603</span> </div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"> 3604</span>      <span class="comment">// ChangingToImmediate adds Src2 back to the instruction.</span></div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"> 3605</span>      Src2-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a7b39ecfd6793534206dbb095b0d464c7">ChangeToImmediate</a>(getImmFor(*Src2));</div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"> 3606</span> </div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"> 3607</span>      <span class="comment">// These come before src2.</span></div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"> 3608</span>      <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a4fe4716676c6cd66f5db59639fc63bc8">removeModOperands</a>(<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>);</div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"> 3609</span>      <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.setDesc(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(NewOpc));</div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"> 3610</span>      <span class="comment">// It might happen that UseMI was commuted</span></div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"> 3611</span>      <span class="comment">// and we now have SGPR as SRC1. If so 2 inlined</span></div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"> 3612</span>      <span class="comment">// constant and SGPR are illegal.</span></div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"> 3613</span>      <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a09787033a63326e79a0d1445d3e0de13">legalizeOperands</a>(<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>);</div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"> 3614</span> </div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"> 3615</span>      <span class="keywordtype">bool</span> DeleteDef = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;use_nodbg_empty(Reg);</div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"> 3616</span>      <span class="keywordflow">if</span> (DeleteDef)</div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"> 3617</span>        <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>.eraseFromParent();</div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"> 3618</span> </div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"> 3619</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"> 3620</span>    }</div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"> 3621</span>  }</div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"> 3622</span> </div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"> 3623</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"> 3624</span>}</div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"> 3625</span> </div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"> 3626</span><span class="keyword">static</span> <span class="keywordtype">bool</span></div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a51d820fe919d94f220e21e9d1f7361ad"> 3627</a></span><a class="code hl_function" href="SIInstrInfo_8cpp.html#a51d820fe919d94f220e21e9d1f7361ad">memOpsHaveSameBaseOperands</a>(<a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;const MachineOperand *&gt;</a> BaseOps1,</div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"> 3628</span>                           <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;const MachineOperand *&gt;</a> BaseOps2) {</div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"> 3629</span>  <span class="keywordflow">if</span> (BaseOps1.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() != BaseOps2.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>())</div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"> 3630</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"> 3631</span>  <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = BaseOps1.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"> 3632</span>    <span class="keywordflow">if</span> (!BaseOps1[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]-&gt;isIdenticalTo(*BaseOps2[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]))</div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"> 3633</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"> 3634</span>  }</div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"> 3635</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"> 3636</span>}</div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"> 3637</span> </div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a371a0e609706909389a3fe7359e16485"> 3638</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a371a0e609706909389a3fe7359e16485">offsetsDoNotOverlap</a>(<span class="keywordtype">int</span> WidthA, <span class="keywordtype">int</span> OffsetA,</div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"> 3639</span>                                <span class="keywordtype">int</span> WidthB, <span class="keywordtype">int</span> OffsetB) {</div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"> 3640</span>  <span class="keywordtype">int</span> LowOffset = OffsetA &lt; OffsetB ? OffsetA : OffsetB;</div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"> 3641</span>  <span class="keywordtype">int</span> HighOffset = OffsetA &lt; OffsetB ? OffsetB : OffsetA;</div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"> 3642</span>  <span class="keywordtype">int</span> LowWidth = (LowOffset == OffsetA) ? WidthA : WidthB;</div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"> 3643</span>  <span class="keywordflow">return</span> LowOffset + LowWidth &lt;= HighOffset;</div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"> 3644</span>}</div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"> 3645</span> </div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"> 3646</span><span class="keywordtype">bool</span> SIInstrInfo::checkInstOffsetsDoNotOverlap(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa,</div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"> 3647</span>                                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"> 3648</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;const MachineOperand *, 4&gt;</a> BaseOps0, BaseOps1;</div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"> 3649</span>  int64_t Offset0, Offset1;</div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"> 3650</span>  <span class="keywordtype">unsigned</span> Dummy0, Dummy1;</div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"> 3651</span>  <span class="keywordtype">bool</span> Offset0IsScalable, Offset1IsScalable;</div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"> 3652</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a28183beb0c1d8ce3fcdbb11b26467b0d">getMemOperandsWithOffsetWidth</a>(MIa, BaseOps0, Offset0, Offset0IsScalable,</div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"> 3653</span>                                     Dummy0, &amp;RI) ||</div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"> 3654</span>      !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a28183beb0c1d8ce3fcdbb11b26467b0d">getMemOperandsWithOffsetWidth</a>(MIb, BaseOps1, Offset1, Offset1IsScalable,</div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"> 3655</span>                                     Dummy1, &amp;RI))</div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"> 3656</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"> 3657</span> </div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"> 3658</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="SIInstrInfo_8cpp.html#a51d820fe919d94f220e21e9d1f7361ad">memOpsHaveSameBaseOperands</a>(BaseOps0, BaseOps1))</div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"> 3659</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"> 3660</span> </div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"> 3661</span>  <span class="keywordflow">if</span> (!MIa.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">hasOneMemOperand</a>() || !MIb.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">hasOneMemOperand</a>()) {</div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"> 3662</span>    <span class="comment">// FIXME: Handle ds_read2 / ds_write2.</span></div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"> 3663</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"> 3664</span>  }</div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"> 3665</span>  <span class="keywordtype">unsigned</span> Width0 = MIa.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ab37075d621acbbfc96ef2662f2e29883">memoperands</a>().front()-&gt;getSize();</div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"> 3666</span>  <span class="keywordtype">unsigned</span> Width1 = MIb.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ab37075d621acbbfc96ef2662f2e29883">memoperands</a>().front()-&gt;getSize();</div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"> 3667</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a371a0e609706909389a3fe7359e16485">offsetsDoNotOverlap</a>(Width0, Offset0, Width1, Offset1);</div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"> 3668</span>}</div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"> 3669</span> </div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#af724c54b41bc0a366bf3197f2855ce83"> 3670</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#af724c54b41bc0a366bf3197f2855ce83">SIInstrInfo::areMemAccessesTriviallyDisjoint</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa,</div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"> 3671</span>                                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"> 3672</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MIa.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>() &amp;&amp;</div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"> 3673</span>         <span class="stringliteral">&quot;MIa must load from or modify a memory location&quot;</span>);</div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"> 3674</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MIb.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>() &amp;&amp;</div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"> 3675</span>         <span class="stringliteral">&quot;MIb must load from or modify a memory location&quot;</span>);</div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"> 3676</span> </div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"> 3677</span>  <span class="keywordflow">if</span> (MIa.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a8c161f5f015730ac6853c802c3693a41">hasUnmodeledSideEffects</a>() || MIb.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a8c161f5f015730ac6853c802c3693a41">hasUnmodeledSideEffects</a>())</div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"> 3678</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"> 3679</span> </div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"> 3680</span>  <span class="comment">// XXX - Can we relax this between address spaces?</span></div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"> 3681</span>  <span class="keywordflow">if</span> (MIa.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#aabc3917d917c6247778c88107945d13b">hasOrderedMemoryRef</a>() || MIb.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#aabc3917d917c6247778c88107945d13b">hasOrderedMemoryRef</a>())</div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"> 3682</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"> 3683</span> </div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"> 3684</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#afb0e7b29c4c834f0985caab8aea638f9">isLDSDMA</a>(MIa) || <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#afb0e7b29c4c834f0985caab8aea638f9">isLDSDMA</a>(MIb))</div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"> 3685</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"> 3686</span> </div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"> 3687</span>  <span class="comment">// TODO: Should we check the address space from the MachineMemOperand? That</span></div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"> 3688</span>  <span class="comment">// would allow us to distinguish objects we know don&#39;t alias based on the</span></div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"> 3689</span>  <span class="comment">// underlying address space, even if it was lowered to a different one,</span></div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"> 3690</span>  <span class="comment">// e.g. private accesses lowered to use MUBUF instructions on a scratch</span></div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"> 3691</span>  <span class="comment">// buffer.</span></div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"> 3692</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a08b60e6be6801b1f90d723990ef68009">isDS</a>(MIa)) {</div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"> 3693</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a08b60e6be6801b1f90d723990ef68009">isDS</a>(MIb))</div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"> 3694</span>      <span class="keywordflow">return</span> checkInstOffsetsDoNotOverlap(MIa, MIb);</div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"> 3695</span> </div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"> 3696</span>    <span class="keywordflow">return</span> !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">isFLAT</a>(MIb) || <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a8ed947ddafde5421d3f771f43f9c04d1">isSegmentSpecificFLAT</a>(MIb);</div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"> 3697</span>  }</div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"> 3698</span> </div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"> 3699</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(MIa) || <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">isMTBUF</a>(MIa)) {</div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"> 3700</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(MIb) || <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">isMTBUF</a>(MIb))</div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"> 3701</span>      <span class="keywordflow">return</span> checkInstOffsetsDoNotOverlap(MIa, MIb);</div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"> 3702</span> </div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"> 3703</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">isFLAT</a>(MIb))</div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"> 3704</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a13fdc38a01504ed9a44abd1c9018737d">isFLATScratch</a>(MIb);</div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"> 3705</span> </div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"> 3706</span>    <span class="keywordflow">return</span> !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a>(MIb);</div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"> 3707</span>  }</div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"> 3708</span> </div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"> 3709</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a>(MIa)) {</div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"> 3710</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a>(MIb))</div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"> 3711</span>      <span class="keywordflow">return</span> checkInstOffsetsDoNotOverlap(MIa, MIb);</div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"> 3712</span> </div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"> 3713</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">isFLAT</a>(MIb))</div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"> 3714</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a13fdc38a01504ed9a44abd1c9018737d">isFLATScratch</a>(MIb);</div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"> 3715</span> </div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"> 3716</span>    <span class="keywordflow">return</span> !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(MIb) &amp;&amp; !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">isMTBUF</a>(MIb);</div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"> 3717</span>  }</div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"> 3718</span> </div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"> 3719</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">isFLAT</a>(MIa)) {</div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"> 3720</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">isFLAT</a>(MIb)) {</div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"> 3721</span>      <span class="keywordflow">if</span> ((<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a13fdc38a01504ed9a44abd1c9018737d">isFLATScratch</a>(MIa) &amp;&amp; <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a65dcf8264f3f411eed5734a4b1ad7efa">isFLATGlobal</a>(MIb)) ||</div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"> 3722</span>          (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a65dcf8264f3f411eed5734a4b1ad7efa">isFLATGlobal</a>(MIa) &amp;&amp; <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a13fdc38a01504ed9a44abd1c9018737d">isFLATScratch</a>(MIb)))</div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"> 3723</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"> 3724</span> </div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"> 3725</span>      <span class="keywordflow">return</span> checkInstOffsetsDoNotOverlap(MIa, MIb);</div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"> 3726</span>    }</div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"> 3727</span> </div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"> 3728</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"> 3729</span>  }</div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"> 3730</span> </div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"> 3731</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"> 3732</span>}</div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"> 3733</span> </div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a7326d1a0ae53d6dece409404840c5e6f"> 3734</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a7326d1a0ae53d6dece409404840c5e6f">getFoldableImm</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"> 3735</span>                           int64_t &amp;Imm, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> **<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = <span class="keyword">nullptr</span>) {</div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"> 3736</span>  <span class="keywordflow">if</span> (Reg.isPhysical())</div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"> 3737</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"> 3738</span>  <span class="keyword">auto</span> *Def = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getUniqueVRegDef(Reg);</div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"> 3739</span>  <span class="keywordflow">if</span> (Def &amp;&amp; <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a826c5f2bb260d27a430d48225e03383e">SIInstrInfo::isFoldableCopy</a>(*Def) &amp;&amp; Def-&gt;getOperand(1).isImm()) {</div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"> 3740</span>    Imm = Def-&gt;getOperand(1).getImm();</div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"> 3741</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>)</div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"> 3742</span>      *<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = Def;</div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"> 3743</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"> 3744</span>  }</div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"> 3745</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"> 3746</span>}</div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"> 3747</span> </div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a23c3c91648996442b88f0c53cf1415d8"> 3748</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a7326d1a0ae53d6dece409404840c5e6f">getFoldableImm</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO, int64_t &amp;Imm,</div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"> 3749</span>                           <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> **<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = <span class="keyword">nullptr</span>) {</div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"> 3750</span>  <span class="keywordflow">if</span> (!MO-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"> 3751</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"> 3752</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MO-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"> 3753</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"> 3754</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a7326d1a0ae53d6dece409404840c5e6f">getFoldableImm</a>(MO-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Imm, <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>);</div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"> 3755</span>}</div>
<div class="line"><a id="l03756" name="l03756"></a><span class="lineno"> 3756</span> </div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a8edb2219f51b89b23621bd1da1dfd6f8"> 3757</a></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a8edb2219f51b89b23621bd1da1dfd6f8">updateLiveVariables</a>(<a class="code hl_class" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"> 3758</span>                                <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NewMI) {</div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"> 3759</span>  <span class="keywordflow">if</span> (LV) {</div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"> 3760</span>    <span class="keywordtype">unsigned</span> NumOps = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands();</div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"> 3761</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; NumOps; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"> 3762</span>      <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"> 3763</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.isReg() &amp;&amp; <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.isKill())</div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"> 3764</span>        LV-&gt;<a class="code hl_function" href="classllvm_1_1LiveVariables.html#a007ef08997c0b0391aaebc27e257062c">replaceKillInstruction</a>(<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.getReg(), <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, NewMI);</div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"> 3765</span>    }</div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"> 3766</span>  }</div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"> 3767</span>}</div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"> 3768</span> </div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ad4445a2ce5876c120e2a6e6796edaf5c"> 3769</a></span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ad4445a2ce5876c120e2a6e6796edaf5c">SIInstrInfo::convertToThreeAddress</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"> 3770</span>                                                 <a class="code hl_class" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV,</div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"> 3771</span>                                                 <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"> 3772</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"> 3773</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"> 3774</span> </div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"> 3775</span>  <span class="comment">// Handle MFMA.</span></div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"> 3776</span>  <span class="keywordtype">int</span> NewMFMAOpc = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a5ff7467be99b93194854ce84b534f711">AMDGPU::getMFMAEarlyClobberOp</a>(Opc);</div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"> 3777</span>  <span class="keywordflow">if</span> (NewMFMAOpc != -1) {</div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"> 3778</span>    <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"> 3779</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc(), <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(NewMFMAOpc));</div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"> 3780</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"> 3781</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>));</div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"> 3782</span>    <a class="code hl_function" href="SIInstrInfo_8cpp.html#a8edb2219f51b89b23621bd1da1dfd6f8">updateLiveVariables</a>(LV, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *MIB);</div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"> 3783</span>    <span class="keywordflow">if</span> (LIS)</div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"> 3784</span>      LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#afbdfb2cc5decd8f22ea3ccc1ecea4028">ReplaceMachineInstrInMaps</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *MIB);</div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"> 3785</span>    <span class="keywordflow">return</span> MIB;</div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"> 3786</span>  }</div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"> 3787</span> </div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"> 3788</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ad20315758fcf345ce175df966fae0c82">SIInstrInfo::isWMMA</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"> 3789</span>    <span class="keywordtype">unsigned</span> NewOpc = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a2006d74041f6c3411ccd43a4ce7e610b">AMDGPU::mapWMMA2AddrTo3AddrOpcode</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"> 3790</span>    <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc(), <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(NewOpc))</div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"> 3791</span>                                  .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#adf25b569ca308aacc819a2331626ed5d">setMIFlags</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getFlags());</div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"> 3792</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"> 3793</span>      MIB-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>));</div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"> 3794</span> </div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"> 3795</span>    <a class="code hl_function" href="SIInstrInfo_8cpp.html#a8edb2219f51b89b23621bd1da1dfd6f8">updateLiveVariables</a>(LV, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *MIB);</div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"> 3796</span>    <span class="keywordflow">if</span> (LIS)</div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"> 3797</span>      LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#afbdfb2cc5decd8f22ea3ccc1ecea4028">ReplaceMachineInstrInMaps</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *MIB);</div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"> 3798</span> </div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"> 3799</span>    <span class="keywordflow">return</span> MIB;</div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"> 3800</span>  }</div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"> 3801</span> </div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"> 3802</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opc != AMDGPU::V_FMAC_F16_t16_e32 &amp;&amp;</div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"> 3803</span>         <span class="stringliteral">&quot;V_FMAC_F16_t16_e32 is not supported and not expected to be present &quot;</span></div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"> 3804</span>         <span class="stringliteral">&quot;pre-RA&quot;</span>);</div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"> 3805</span> </div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"> 3806</span>  <span class="comment">// Handle MAC/FMAC.</span></div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"> 3807</span>  <span class="keywordtype">bool</span> IsF16 = Opc == AMDGPU::V_MAC_F16_e32 || Opc == AMDGPU::V_MAC_F16_e64 ||</div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"> 3808</span>               Opc == AMDGPU::V_FMAC_F16_e32 || Opc == AMDGPU::V_FMAC_F16_e64 ||</div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"> 3809</span>               Opc == AMDGPU::V_FMAC_F16_t16_e64;</div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"> 3810</span>  <span class="keywordtype">bool</span> IsFMA = Opc == AMDGPU::V_FMAC_F32_e32 || Opc == AMDGPU::V_FMAC_F32_e64 ||</div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"> 3811</span>               Opc == AMDGPU::V_FMAC_LEGACY_F32_e32 ||</div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"> 3812</span>               Opc == AMDGPU::V_FMAC_LEGACY_F32_e64 ||</div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"> 3813</span>               Opc == AMDGPU::V_FMAC_F16_e32 || Opc == AMDGPU::V_FMAC_F16_e64 ||</div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"> 3814</span>               Opc == AMDGPU::V_FMAC_F16_t16_e64 ||</div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"> 3815</span>               Opc == AMDGPU::V_FMAC_F64_e32 || Opc == AMDGPU::V_FMAC_F64_e64;</div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"> 3816</span>  <span class="keywordtype">bool</span> IsF64 = Opc == AMDGPU::V_FMAC_F64_e32 || Opc == AMDGPU::V_FMAC_F64_e64;</div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"> 3817</span>  <span class="keywordtype">bool</span> IsLegacy = Opc == AMDGPU::V_MAC_LEGACY_F32_e32 ||</div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"> 3818</span>                  Opc == AMDGPU::V_MAC_LEGACY_F32_e64 ||</div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"> 3819</span>                  Opc == AMDGPU::V_FMAC_LEGACY_F32_e32 ||</div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"> 3820</span>                  Opc == AMDGPU::V_FMAC_LEGACY_F32_e64;</div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"> 3821</span>  <span class="keywordtype">bool</span> Src0Literal = <span class="keyword">false</span>;</div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"> 3822</span> </div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"> 3823</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"> 3824</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"> 3825</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"> 3826</span>  <span class="keywordflow">case</span> AMDGPU::V_MAC_F16_e64:</div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"> 3827</span>  <span class="keywordflow">case</span> AMDGPU::V_FMAC_F16_e64:</div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"> 3828</span>  <span class="keywordflow">case</span> AMDGPU::V_FMAC_F16_t16_e64:</div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"> 3829</span>  <span class="keywordflow">case</span> AMDGPU::V_MAC_F32_e64:</div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"> 3830</span>  <span class="keywordflow">case</span> AMDGPU::V_MAC_LEGACY_F32_e64:</div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"> 3831</span>  <span class="keywordflow">case</span> AMDGPU::V_FMAC_F32_e64:</div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"> 3832</span>  <span class="keywordflow">case</span> AMDGPU::V_FMAC_LEGACY_F32_e64:</div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"> 3833</span>  <span class="keywordflow">case</span> AMDGPU::V_FMAC_F64_e64:</div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"> 3834</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"> 3835</span>  <span class="keywordflow">case</span> AMDGPU::V_MAC_F16_e32:</div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"> 3836</span>  <span class="keywordflow">case</span> AMDGPU::V_FMAC_F16_e32:</div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"> 3837</span>  <span class="keywordflow">case</span> AMDGPU::V_MAC_F32_e32:</div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"> 3838</span>  <span class="keywordflow">case</span> AMDGPU::V_MAC_LEGACY_F32_e32:</div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"> 3839</span>  <span class="keywordflow">case</span> AMDGPU::V_FMAC_F32_e32:</div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"> 3840</span>  <span class="keywordflow">case</span> AMDGPU::V_FMAC_LEGACY_F32_e32:</div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"> 3841</span>  <span class="keywordflow">case</span> AMDGPU::V_FMAC_F64_e32: {</div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"> 3842</span>    <span class="keywordtype">int</span> Src0Idx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"> 3843</span>                                             AMDGPU::OpName::src0);</div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"> 3844</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src0 = &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Src0Idx);</div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"> 3845</span>    <span class="keywordflow">if</span> (!Src0-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; !Src0-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"> 3846</span>      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"> 3847</span> </div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"> 3848</span>    <span class="keywordflow">if</span> (Src0-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Src0Idx, *Src0))</div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"> 3849</span>      Src0Literal = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"> 3850</span> </div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"> 3851</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"> 3852</span>  }</div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"> 3853</span>  }</div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"> 3854</span> </div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"> 3855</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB;</div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"> 3856</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Dst = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::vdst);</div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"> 3857</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src0 = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::src0);</div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"> 3858</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src0Mods =</div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"> 3859</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::src0_modifiers);</div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"> 3860</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src1 = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::src1);</div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"> 3861</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src1Mods =</div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"> 3862</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::src1_modifiers);</div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"> 3863</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src2 = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::src2);</div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"> 3864</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src2Mods =</div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"> 3865</span>      <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::src2_modifiers);</div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"> 3866</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Clamp = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::clamp);</div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"> 3867</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Omod = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::omod);</div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"> 3868</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *OpSel = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::op_sel);</div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"> 3869</span> </div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"> 3870</span>  <span class="keywordflow">if</span> (!Src0Mods &amp;&amp; !Src1Mods &amp;&amp; !Src2Mods &amp;&amp; !Clamp &amp;&amp; !Omod &amp;&amp; !IsF64 &amp;&amp;</div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"> 3871</span>      !IsLegacy &amp;&amp;</div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"> 3872</span>      <span class="comment">// If we have an SGPR input, we will violate the constant bus restriction.</span></div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"> 3873</span>      (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a33a600e1b2e066f85e6a2bb588a7f3f1">getConstantBusLimit</a>(Opc) &gt; 1 || !Src0-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() ||</div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"> 3874</span>       !RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a980c731f7723b02b66010f4fce010c0f">isSGPRReg</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>(), Src0-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))) {</div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"> 3875</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>;</div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"> 3876</span>    <span class="keyword">const</span> <span class="keyword">auto</span> killDef = [&amp;]() -&gt; <span class="keywordtype">void</span> {</div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"> 3877</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"> 3878</span>      <span class="comment">// The only user is the instruction which will be killed.</span></div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"> 3879</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DefReg = <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"> 3880</span>      <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.hasOneNonDBGUse(DefReg))</div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"> 3881</span>        <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"> 3882</span>      <span class="comment">// We cannot just remove the DefMI here, calling pass will crash.</span></div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"> 3883</span>      <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a9117508fb00fda14207e7f968389544c">setDesc</a>(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::IMPLICIT_DEF));</div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"> 3884</span>      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() - 1; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != 0; --<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"> 3885</span>        <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac3b161ec90385105cb46a08b52139e60">removeOperand</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"> 3886</span>      <span class="keywordflow">if</span> (LV)</div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"> 3887</span>        LV-&gt;<a class="code hl_function" href="classllvm_1_1LiveVariables.html#af73ca972d296b25a689a90fb5a0713f3">getVarInfo</a>(DefReg).<a class="code hl_variable" href="structllvm_1_1LiveVariables_1_1VarInfo.html#a76321b20db4feab750d85c2329cfcbc6">AliveBlocks</a>.<a class="code hl_function" href="classllvm_1_1SparseBitVector.html#a4f223ae1e481ce22245c3c7c7736dbe9">clear</a>();</div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"> 3888</span>    };</div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"> 3889</span> </div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"> 3890</span>    int64_t Imm;</div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"> 3891</span>    <span class="keywordflow">if</span> (!Src0Literal &amp;&amp; <a class="code hl_function" href="SIInstrInfo_8cpp.html#a7326d1a0ae53d6dece409404840c5e6f">getFoldableImm</a>(Src2, Imm, &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>)) {</div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"> 3892</span>      <span class="keywordtype">unsigned</span> NewOpc =</div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"> 3893</span>          IsFMA ? (IsF16 ? (ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#a8e96f06e7a928116dfdb37e0c725f990">hasTrue16BitInsts</a>() ? AMDGPU::V_FMAAK_F16_t16</div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"> 3894</span>                                                   : AMDGPU::V_FMAAK_F16)</div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"> 3895</span>                         : AMDGPU::V_FMAAK_F32)</div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"> 3896</span>                : (IsF16 ? AMDGPU::V_MADAK_F16 : AMDGPU::V_MADAK_F32);</div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"> 3897</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">pseudoToMCOpcode</a>(NewOpc) != -1) {</div>
<div class="line"><a id="l03898" name="l03898"></a><span class="lineno"> 3898</span>        MIB = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc(), <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(NewOpc))</div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"> 3899</span>                  .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*Dst)</div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"> 3900</span>                  .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*Src0)</div>
<div class="line"><a id="l03901" name="l03901"></a><span class="lineno"> 3901</span>                  .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*Src1)</div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"> 3902</span>                  .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Imm);</div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"> 3903</span>        <a class="code hl_function" href="SIInstrInfo_8cpp.html#a8edb2219f51b89b23621bd1da1dfd6f8">updateLiveVariables</a>(LV, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *MIB);</div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"> 3904</span>        <span class="keywordflow">if</span> (LIS)</div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"> 3905</span>          LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#afbdfb2cc5decd8f22ea3ccc1ecea4028">ReplaceMachineInstrInMaps</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *MIB);</div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"> 3906</span>        killDef();</div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"> 3907</span>        <span class="keywordflow">return</span> MIB;</div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"> 3908</span>      }</div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"> 3909</span>    }</div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"> 3910</span>    <span class="keywordtype">unsigned</span> NewOpc =</div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"> 3911</span>        IsFMA ? (IsF16 ? (ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#a8e96f06e7a928116dfdb37e0c725f990">hasTrue16BitInsts</a>() ? AMDGPU::V_FMAMK_F16_t16</div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"> 3912</span>                                                 : AMDGPU::V_FMAMK_F16)</div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"> 3913</span>                       : AMDGPU::V_FMAMK_F32)</div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"> 3914</span>              : (IsF16 ? AMDGPU::V_MADMK_F16 : AMDGPU::V_MADMK_F32);</div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"> 3915</span>    <span class="keywordflow">if</span> (!Src0Literal &amp;&amp; <a class="code hl_function" href="SIInstrInfo_8cpp.html#a7326d1a0ae53d6dece409404840c5e6f">getFoldableImm</a>(Src1, Imm, &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>)) {</div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"> 3916</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">pseudoToMCOpcode</a>(NewOpc) != -1) {</div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"> 3917</span>        MIB = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc(), <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(NewOpc))</div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"> 3918</span>                  .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*Dst)</div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"> 3919</span>                  .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*Src0)</div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"> 3920</span>                  .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Imm)</div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"> 3921</span>                  .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*Src2);</div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"> 3922</span>        <a class="code hl_function" href="SIInstrInfo_8cpp.html#a8edb2219f51b89b23621bd1da1dfd6f8">updateLiveVariables</a>(LV, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *MIB);</div>
<div class="line"><a id="l03923" name="l03923"></a><span class="lineno"> 3923</span>        <span class="keywordflow">if</span> (LIS)</div>
<div class="line"><a id="l03924" name="l03924"></a><span class="lineno"> 3924</span>          LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#afbdfb2cc5decd8f22ea3ccc1ecea4028">ReplaceMachineInstrInMaps</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *MIB);</div>
<div class="line"><a id="l03925" name="l03925"></a><span class="lineno"> 3925</span>        killDef();</div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"> 3926</span>        <span class="keywordflow">return</span> MIB;</div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"> 3927</span>      }</div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"> 3928</span>    }</div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"> 3929</span>    <span class="keywordflow">if</span> (Src0Literal || <a class="code hl_function" href="SIInstrInfo_8cpp.html#a7326d1a0ae53d6dece409404840c5e6f">getFoldableImm</a>(Src0, Imm, &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>)) {</div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"> 3930</span>      <span class="keywordflow">if</span> (Src0Literal) {</div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"> 3931</span>        Imm = Src0-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"> 3932</span>        <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"> 3933</span>      }</div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"> 3934</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">pseudoToMCOpcode</a>(NewOpc) != -1 &amp;&amp;</div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"> 3935</span>          <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#af7ee4c22ed353efa8afd9ea35e4af06f">isOperandLegal</a>(</div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"> 3936</span>              <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(NewOpc, AMDGPU::OpName::src0),</div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"> 3937</span>              Src1)) {</div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"> 3938</span>        MIB = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc(), <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(NewOpc))</div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"> 3939</span>                  .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*Dst)</div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"> 3940</span>                  .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*Src1)</div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"> 3941</span>                  .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Imm)</div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"> 3942</span>                  .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*Src2);</div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"> 3943</span>        <a class="code hl_function" href="SIInstrInfo_8cpp.html#a8edb2219f51b89b23621bd1da1dfd6f8">updateLiveVariables</a>(LV, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *MIB);</div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"> 3944</span>        <span class="keywordflow">if</span> (LIS)</div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"> 3945</span>          LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#afbdfb2cc5decd8f22ea3ccc1ecea4028">ReplaceMachineInstrInMaps</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *MIB);</div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"> 3946</span>        <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>)</div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"> 3947</span>          killDef();</div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"> 3948</span>        <span class="keywordflow">return</span> MIB;</div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"> 3949</span>      }</div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"> 3950</span>    }</div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"> 3951</span>  }</div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"> 3952</span> </div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"> 3953</span>  <span class="comment">// VOP2 mac/fmac with a literal operand cannot be converted to VOP3 mad/fma</span></div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"> 3954</span>  <span class="comment">// if VOP3 does not allow a literal operand.</span></div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"> 3955</span>  <span class="keywordflow">if</span> (Src0Literal &amp;&amp; !ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#acfa61def62c3f39edaec6b28782f1992">hasVOP3Literal</a>())</div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"> 3956</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"> 3957</span> </div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"> 3958</span>  <span class="keywordtype">unsigned</span> NewOpc = IsFMA ? IsF16 ? AMDGPU::V_FMA_F16_gfx9_e64</div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"> 3959</span>                                  : IsF64 ? AMDGPU::V_FMA_F64_e64</div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"> 3960</span>                                          : IsLegacy</div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"> 3961</span>                                                ? AMDGPU::V_FMA_LEGACY_F32_e64</div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"> 3962</span>                                                : AMDGPU::V_FMA_F32_e64</div>
<div class="line"><a id="l03963" name="l03963"></a><span class="lineno"> 3963</span>                          : IsF16 ? AMDGPU::V_MAD_F16_e64</div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"> 3964</span>                                  : IsLegacy ? AMDGPU::V_MAD_LEGACY_F32_e64</div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"> 3965</span>                                             : AMDGPU::V_MAD_F32_e64;</div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"> 3966</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">pseudoToMCOpcode</a>(NewOpc) == -1)</div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"> 3967</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"> 3968</span> </div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"> 3969</span>  MIB = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc(), <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(NewOpc))</div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"> 3970</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*Dst)</div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"> 3971</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Src0Mods ? Src0Mods-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() : 0)</div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"> 3972</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*Src0)</div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"> 3973</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Src1Mods ? Src1Mods-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() : 0)</div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"> 3974</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*Src1)</div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"> 3975</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Src2Mods ? Src2Mods-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() : 0)</div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"> 3976</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*Src2)</div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"> 3977</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Clamp ? Clamp-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() : 0)</div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"> 3978</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Omod ? Omod-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() : 0);</div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"> 3979</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(NewOpc, AMDGPU::OpName::op_sel))</div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"> 3980</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(OpSel ? OpSel-&gt;getImm() : 0);</div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"> 3981</span>  <a class="code hl_function" href="SIInstrInfo_8cpp.html#a8edb2219f51b89b23621bd1da1dfd6f8">updateLiveVariables</a>(LV, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *MIB);</div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"> 3982</span>  <span class="keywordflow">if</span> (LIS)</div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"> 3983</span>    LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#afbdfb2cc5decd8f22ea3ccc1ecea4028">ReplaceMachineInstrInMaps</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *MIB);</div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"> 3984</span>  <span class="keywordflow">return</span> MIB;</div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"> 3985</span>}</div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"> 3986</span> </div>
<div class="line"><a id="l03987" name="l03987"></a><span class="lineno"> 3987</span><span class="comment">// It&#39;s not generally safe to move VALU instructions across these since it will</span></div>
<div class="line"><a id="l03988" name="l03988"></a><span class="lineno"> 3988</span><span class="comment">// start using the register as a base index rather than directly.</span></div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"> 3989</span><span class="comment">// XXX - Why isn&#39;t hasSideEffects sufficient for these?</span></div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#ad6eb45e94bf447aa904024868317f94e"> 3990</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#ad6eb45e94bf447aa904024868317f94e">changesVGPRIndexingMode</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"> 3991</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l03992" name="l03992"></a><span class="lineno"> 3992</span>  <span class="keywordflow">case</span> AMDGPU::S_SET_GPR_IDX_ON:</div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"> 3993</span>  <span class="keywordflow">case</span> AMDGPU::S_SET_GPR_IDX_MODE:</div>
<div class="line"><a id="l03994" name="l03994"></a><span class="lineno"> 3994</span>  <span class="keywordflow">case</span> AMDGPU::S_SET_GPR_IDX_OFF:</div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"> 3995</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"> 3996</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03997" name="l03997"></a><span class="lineno"> 3997</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03998" name="l03998"></a><span class="lineno"> 3998</span>  }</div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"> 3999</span>}</div>
<div class="line"><a id="l04000" name="l04000"></a><span class="lineno"> 4000</span> </div>
<div class="line"><a id="l04001" name="l04001"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#abe3f4df7c81b52adcd9a67f4c0937634"> 4001</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abe3f4df7c81b52adcd9a67f4c0937634">SIInstrInfo::isSchedulingBoundary</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"> 4002</span>                                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"> 4003</span>                                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04004" name="l04004"></a><span class="lineno"> 4004</span>  <span class="comment">// Skipping the check for SP writes in the base implementation. The reason it</span></div>
<div class="line"><a id="l04005" name="l04005"></a><span class="lineno"> 4005</span>  <span class="comment">// was added was apparently due to compile time concerns.</span></div>
<div class="line"><a id="l04006" name="l04006"></a><span class="lineno"> 4006</span>  <span class="comment">//</span></div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"> 4007</span>  <span class="comment">// TODO: Do we really want this barrier? It triggers unnecessary hazard nops</span></div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"> 4008</span>  <span class="comment">// but is probably avoidable.</span></div>
<div class="line"><a id="l04009" name="l04009"></a><span class="lineno"> 4009</span> </div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"> 4010</span>  <span class="comment">// Copied from base implementation.</span></div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"> 4011</span>  <span class="comment">// Terminators and labels can&#39;t be scheduled around.</span></div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"> 4012</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isTerminator() || <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isPosition())</div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"> 4013</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"> 4014</span> </div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"> 4015</span>  <span class="comment">// INLINEASM_BR can jump to another block</span></div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"> 4016</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::INLINEASM_BR)</div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"> 4017</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04018" name="l04018"></a><span class="lineno"> 4018</span> </div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"> 4019</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::SCHED_BARRIER &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getImm() == 0)</div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"> 4020</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"> 4021</span> </div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"> 4022</span>  <span class="comment">// Target-independent instructions do not have an implicit-use of EXEC, even</span></div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"> 4023</span>  <span class="comment">// when they operate on VGPRs. Treating EXEC modifications as scheduling</span></div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"> 4024</span>  <span class="comment">// boundaries prevents incorrect movements of such instructions.</span></div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"> 4025</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.modifiesRegister(AMDGPU::EXEC, &amp;RI) ||</div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"> 4026</span>         <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::S_SETREG_IMM32_B32 ||</div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"> 4027</span>         <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::S_SETREG_B32 ||</div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"> 4028</span>         <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::S_SETPRIO ||</div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"> 4029</span>         <a class="code hl_function" href="SIInstrInfo_8cpp.html#ad6eb45e94bf447aa904024868317f94e">changesVGPRIndexingMode</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l04030" name="l04030"></a><span class="lineno"> 4030</span>}</div>
<div class="line"><a id="l04031" name="l04031"></a><span class="lineno"> 4031</span> </div>
<div class="line"><a id="l04032" name="l04032"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aa4b208f7f6a759e6572b26d8b9ebb435"> 4032</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#aa4b208f7f6a759e6572b26d8b9ebb435">SIInstrInfo::isAlwaysGDS</a>(<a class="code hl_class" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"> 4033</span>  <span class="keywordflow">return</span> Opcode == AMDGPU::DS_ORDERED_COUNT || <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a5d2be32319a4c9ca5a0a37d0e2a3a68b">isGWS</a>(Opcode);</div>
<div class="line"><a id="l04034" name="l04034"></a><span class="lineno"> 4034</span>}</div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"> 4035</span> </div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ac49e04076b2aaf96a7497774136482f3"> 4036</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ac49e04076b2aaf96a7497774136482f3">SIInstrInfo::modifiesModeRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"> 4037</span>  <span class="comment">// Skip the full operand and register alias search modifiesRegister</span></div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"> 4038</span>  <span class="comment">// does. There&#39;s only a handful of instructions that touch this, it&#39;s only an</span></div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"> 4039</span>  <span class="comment">// implicit def, and doesn&#39;t alias any other registers.</span></div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"> 4040</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">is_contained</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().implicit_defs(), AMDGPU::MODE);</div>
<div class="line"><a id="l04041" name="l04041"></a><span class="lineno"> 4041</span>}</div>
<div class="line"><a id="l04042" name="l04042"></a><span class="lineno"> 4042</span> </div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#acd85372be31eb6cd26e75c961e2ca5fa"> 4043</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#acd85372be31eb6cd26e75c961e2ca5fa">SIInstrInfo::hasUnwantedEffectsWhenEXECEmpty</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04044" name="l04044"></a><span class="lineno"> 4044</span>  <span class="keywordtype">unsigned</span> Opcode = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l04045" name="l04045"></a><span class="lineno"> 4045</span> </div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"> 4046</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.mayStore() &amp;&amp; <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"> 4047</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>; <span class="comment">// scalar store or atomic</span></div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"> 4048</span> </div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"> 4049</span>  <span class="comment">// This will terminate the function when other lanes may need to continue.</span></div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"> 4050</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isReturn())</div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"> 4051</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"> 4052</span> </div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"> 4053</span>  <span class="comment">// These instructions cause shader I/O that may cause hardware lockups</span></div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"> 4054</span>  <span class="comment">// when executed with an empty EXEC mask.</span></div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"> 4055</span>  <span class="comment">//</span></div>
<div class="line"><a id="l04056" name="l04056"></a><span class="lineno"> 4056</span>  <span class="comment">// Note: exp with VM = DONE = 0 is automatically skipped by hardware when</span></div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"> 4057</span>  <span class="comment">//       EXEC = 0, but checking for that case here seems not worth it</span></div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"> 4058</span>  <span class="comment">//       given the typical code patterns.</span></div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"> 4059</span>  <span class="keywordflow">if</span> (Opcode == AMDGPU::S_SENDMSG || Opcode == AMDGPU::S_SENDMSGHALT ||</div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"> 4060</span>      <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a2d40ab246e329190bbf36cd93fd88e83">isEXP</a>(Opcode) ||</div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"> 4061</span>      Opcode == AMDGPU::DS_ORDERED_COUNT || Opcode == AMDGPU::S_TRAP ||</div>
<div class="line"><a id="l04062" name="l04062"></a><span class="lineno"> 4062</span>      Opcode == AMDGPU::DS_GWS_INIT || Opcode == AMDGPU::DS_GWS_BARRIER)</div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"> 4063</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04064" name="l04064"></a><span class="lineno"> 4064</span> </div>
<div class="line"><a id="l04065" name="l04065"></a><span class="lineno"> 4065</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCall() || <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isInlineAsm())</div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"> 4066</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>; <span class="comment">// conservative assumption</span></div>
<div class="line"><a id="l04067" name="l04067"></a><span class="lineno"> 4067</span> </div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"> 4068</span>  <span class="comment">// A mode change is a scalar operation that influences vector instructions.</span></div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"> 4069</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ac49e04076b2aaf96a7497774136482f3">modifiesModeRegister</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"> 4070</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"> 4071</span> </div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"> 4072</span>  <span class="comment">// These are like SALU instructions in terms of effects, so it&#39;s questionable</span></div>
<div class="line"><a id="l04073" name="l04073"></a><span class="lineno"> 4073</span>  <span class="comment">// whether we should return true for those.</span></div>
<div class="line"><a id="l04074" name="l04074"></a><span class="lineno"> 4074</span>  <span class="comment">//</span></div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"> 4075</span>  <span class="comment">// However, executing them with EXEC = 0 causes them to operate on undefined</span></div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"> 4076</span>  <span class="comment">// data, which we avoid by returning true here.</span></div>
<div class="line"><a id="l04077" name="l04077"></a><span class="lineno"> 4077</span>  <span class="keywordflow">if</span> (Opcode == AMDGPU::V_READFIRSTLANE_B32 ||</div>
<div class="line"><a id="l04078" name="l04078"></a><span class="lineno"> 4078</span>      Opcode == AMDGPU::V_READLANE_B32 || Opcode == AMDGPU::V_WRITELANE_B32 ||</div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"> 4079</span>      Opcode == AMDGPU::SI_RESTORE_S32_FROM_VGPR ||</div>
<div class="line"><a id="l04080" name="l04080"></a><span class="lineno"> 4080</span>      Opcode == AMDGPU::SI_SPILL_S32_TO_VGPR)</div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"> 4081</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"> 4082</span> </div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"> 4083</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04084" name="l04084"></a><span class="lineno"> 4084</span>}</div>
<div class="line"><a id="l04085" name="l04085"></a><span class="lineno"> 4085</span> </div>
<div class="line"><a id="l04086" name="l04086"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ad4705aea7dab2a011b09f6036a49087c"> 4086</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ad4705aea7dab2a011b09f6036a49087c">SIInstrInfo::mayReadEXEC</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l04087" name="l04087"></a><span class="lineno"> 4087</span>                              <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04088" name="l04088"></a><span class="lineno"> 4088</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isMetaInstruction())</div>
<div class="line"><a id="l04089" name="l04089"></a><span class="lineno"> 4089</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04090" name="l04090"></a><span class="lineno"> 4090</span> </div>
<div class="line"><a id="l04091" name="l04091"></a><span class="lineno"> 4091</span>  <span class="comment">// This won&#39;t read exec if this is an SGPR-&gt;SGPR copy.</span></div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"> 4092</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCopyLike()) {</div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"> 4093</span>    <span class="keywordflow">if</span> (!RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a980c731f7723b02b66010f4fce010c0f">isSGPRReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()))</div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"> 4094</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"> 4095</span> </div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"> 4096</span>    <span class="comment">// Make sure this isn&#39;t copying exec as a normal operand</span></div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"> 4097</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.readsRegister(AMDGPU::EXEC, &amp;RI);</div>
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"> 4098</span>  }</div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"> 4099</span> </div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"> 4100</span>  <span class="comment">// Make a conservative assumption about the callee.</span></div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"> 4101</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCall())</div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"> 4102</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04103" name="l04103"></a><span class="lineno"> 4103</span> </div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"> 4104</span>  <span class="comment">// Be conservative with any unhandled generic opcodes.</span></div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"> 4105</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm.html#ab3aae92be65f5f16f806ad48d474027e">isTargetSpecificOpcode</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()))</div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"> 4106</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"> 4107</span> </div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"> 4108</span>  <span class="keywordflow">return</span> !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a2d7ac7b1dd9a9e4ae81fb54010f324f9">isSALU</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) || <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.readsRegister(AMDGPU::EXEC, &amp;RI);</div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"> 4109</span>}</div>
<div class="line"><a id="l04110" name="l04110"></a><span class="lineno"> 4110</span> </div>
<div class="line"><a id="l04111" name="l04111"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764"> 4111</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">SIInstrInfo::isInlineConstant</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04112" name="l04112"></a><span class="lineno"> 4112</span>  <span class="keywordflow">switch</span> (Imm.getBitWidth()) {</div>
<div class="line"><a id="l04113" name="l04113"></a><span class="lineno"> 4113</span>  <span class="keywordflow">case</span> 1: <span class="comment">// This likely will be a condition code mask.</span></div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"> 4114</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"> 4115</span> </div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"> 4116</span>  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"> 4117</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">AMDGPU::isInlinableLiteral32</a>(Imm.getSExtValue(),</div>
<div class="line"><a id="l04118" name="l04118"></a><span class="lineno"> 4118</span>                                        ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>());</div>
<div class="line"><a id="l04119" name="l04119"></a><span class="lineno"> 4119</span>  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l04120" name="l04120"></a><span class="lineno"> 4120</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">AMDGPU::isInlinableLiteral64</a>(Imm.getSExtValue(),</div>
<div class="line"><a id="l04121" name="l04121"></a><span class="lineno"> 4121</span>                                        ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>());</div>
<div class="line"><a id="l04122" name="l04122"></a><span class="lineno"> 4122</span>  <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l04123" name="l04123"></a><span class="lineno"> 4123</span>    <span class="keywordflow">return</span> ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#a7e3a5c7c65932e9e3632516e3683de89">has16BitInsts</a>() &amp;&amp;</div>
<div class="line"><a id="l04124" name="l04124"></a><span class="lineno"> 4124</span>           <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">AMDGPU::isInlinableLiteral16</a>(Imm.getSExtValue(),</div>
<div class="line"><a id="l04125" name="l04125"></a><span class="lineno"> 4125</span>                                        ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>());</div>
<div class="line"><a id="l04126" name="l04126"></a><span class="lineno"> 4126</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l04127" name="l04127"></a><span class="lineno"> 4127</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid bitwidth&quot;</span>);</div>
<div class="line"><a id="l04128" name="l04128"></a><span class="lineno"> 4128</span>  }</div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"> 4129</span>}</div>
<div class="line"><a id="l04130" name="l04130"></a><span class="lineno"> 4130</span> </div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a10caa873ff6bab070fa0217d5402267b"> 4131</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">SIInstrInfo::isInlineConstant</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO,</div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"> 4132</span>                                   uint8_t OperandType)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"> 4133</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; <span class="stringliteral">&quot;isInlineConstant called on register operand!&quot;</span>);</div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"> 4134</span>  <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"> 4135</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"> 4136</span> </div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"> 4137</span>  <span class="comment">// MachineOperand provides no way to tell the true operand size, since it only</span></div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"> 4138</span>  <span class="comment">// records a 64-bit value. We need to know the size to determine if a 32-bit</span></div>
<div class="line"><a id="l04139" name="l04139"></a><span class="lineno"> 4139</span>  <span class="comment">// floating point immediate bit pattern is legal for an integer immediate. It</span></div>
<div class="line"><a id="l04140" name="l04140"></a><span class="lineno"> 4140</span>  <span class="comment">// would be for any 32-bit integer operand, but would not be for a 64-bit one.</span></div>
<div class="line"><a id="l04141" name="l04141"></a><span class="lineno"> 4141</span> </div>
<div class="line"><a id="l04142" name="l04142"></a><span class="lineno"> 4142</span>  int64_t Imm = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div>
<div class="line"><a id="l04143" name="l04143"></a><span class="lineno"> 4143</span>  <span class="keywordflow">switch</span> (OperandType) {</div>
<div class="line"><a id="l04144" name="l04144"></a><span class="lineno"> 4144</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">AMDGPU::OPERAND_REG_IMM_INT32</a>:</div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"> 4145</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">AMDGPU::OPERAND_REG_IMM_FP32</a>:</div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"> 4146</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064">AMDGPU::OPERAND_REG_IMM_FP32_DEFERRED</a>:</div>
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"> 4147</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a">AMDGPU::OPERAND_REG_INLINE_C_INT32</a>:</div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"> 4148</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">AMDGPU::OPERAND_REG_INLINE_C_FP32</a>:</div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"> 4149</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae0f1ac0de50b2280311f02d7e1f5b25e">AMDGPU::OPERAND_REG_IMM_V2FP32</a>:</div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"> 4150</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af49dc86d5a2c2386386ce4c0023cfd0f">AMDGPU::OPERAND_REG_INLINE_C_V2FP32</a>:</div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"> 4151</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa3d68df7f69a18a66156e5e08c2c7504">AMDGPU::OPERAND_REG_IMM_V2INT32</a>:</div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"> 4152</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a240a6f2882eded67e4b70c6bb2f18411">AMDGPU::OPERAND_REG_INLINE_C_V2INT32</a>:</div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"> 4153</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">AMDGPU::OPERAND_REG_INLINE_AC_INT32</a>:</div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"> 4154</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">AMDGPU::OPERAND_REG_INLINE_AC_FP32</a>:</div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"> 4155</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af4b9cc7ae4320e5423baac7b35410470">AMDGPU::OPERAND_INLINE_SPLIT_BARRIER_INT32</a>: {</div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"> 4156</span>    int32_t Trunc = <span class="keyword">static_cast&lt;</span>int32_t<span class="keyword">&gt;</span>(Imm);</div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"> 4157</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">AMDGPU::isInlinableLiteral32</a>(Trunc, ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>());</div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"> 4158</span>  }</div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"> 4159</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">AMDGPU::OPERAND_REG_IMM_INT64</a>:</div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"> 4160</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">AMDGPU::OPERAND_REG_IMM_FP64</a>:</div>
<div class="line"><a id="l04161" name="l04161"></a><span class="lineno"> 4161</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c">AMDGPU::OPERAND_REG_INLINE_C_INT64</a>:</div>
<div class="line"><a id="l04162" name="l04162"></a><span class="lineno"> 4162</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">AMDGPU::OPERAND_REG_INLINE_C_FP64</a>:</div>
<div class="line"><a id="l04163" name="l04163"></a><span class="lineno"> 4163</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae51ff25f16b928b2b8712a613e4fd3db">AMDGPU::OPERAND_REG_INLINE_AC_FP64</a>:</div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"> 4164</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">AMDGPU::isInlinableLiteral64</a>(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>(),</div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"> 4165</span>                                        ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>());</div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"> 4166</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101">AMDGPU::OPERAND_REG_IMM_INT16</a>:</div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"> 4167</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">AMDGPU::OPERAND_REG_INLINE_C_INT16</a>:</div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"> 4168</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">AMDGPU::OPERAND_REG_INLINE_AC_INT16</a>:</div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"> 4169</span>    <span class="comment">// We would expect inline immediates to not be concerned with an integer/fp</span></div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"> 4170</span>    <span class="comment">// distinction. However, in the case of 16-bit integer operations, the</span></div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"> 4171</span>    <span class="comment">// &quot;floating point&quot; values appear to not work. It seems read the low 16-bits</span></div>
<div class="line"><a id="l04172" name="l04172"></a><span class="lineno"> 4172</span>    <span class="comment">// of 32-bit immediates, which happens to always work for the integer</span></div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"> 4173</span>    <span class="comment">// values.</span></div>
<div class="line"><a id="l04174" name="l04174"></a><span class="lineno"> 4174</span>    <span class="comment">//</span></div>
<div class="line"><a id="l04175" name="l04175"></a><span class="lineno"> 4175</span>    <span class="comment">// See llvm bugzilla 46302.</span></div>
<div class="line"><a id="l04176" name="l04176"></a><span class="lineno"> 4176</span>    <span class="comment">//</span></div>
<div class="line"><a id="l04177" name="l04177"></a><span class="lineno"> 4177</span>    <span class="comment">// TODO: Theoretically we could use op-sel to use the high bits of the</span></div>
<div class="line"><a id="l04178" name="l04178"></a><span class="lineno"> 4178</span>    <span class="comment">// 32-bit FP values.</span></div>
<div class="line"><a id="l04179" name="l04179"></a><span class="lineno"> 4179</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a901ba4ff66898215882da41143ddf69a">AMDGPU::isInlinableIntLiteral</a>(Imm);</div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"> 4180</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">AMDGPU::OPERAND_REG_IMM_V2INT16</a>:</div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"> 4181</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">AMDGPU::OPERAND_REG_INLINE_C_V2INT16</a>:</div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"> 4182</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">AMDGPU::OPERAND_REG_INLINE_AC_V2INT16</a>:</div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"> 4183</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a23487558448d80c567c442aeacebe56a">AMDGPU::isInlinableLiteralV2I16</a>(Imm);</div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"> 4184</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">AMDGPU::OPERAND_REG_IMM_V2FP16</a>:</div>
<div class="line"><a id="l04185" name="l04185"></a><span class="lineno"> 4185</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">AMDGPU::OPERAND_REG_INLINE_C_V2FP16</a>:</div>
<div class="line"><a id="l04186" name="l04186"></a><span class="lineno"> 4186</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">AMDGPU::OPERAND_REG_INLINE_AC_V2FP16</a>:</div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"> 4187</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a3cf384b520551827b3b9e6fb0355d052">AMDGPU::isInlinableLiteralV2F16</a>(Imm);</div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"> 4188</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">AMDGPU::OPERAND_REG_IMM_FP16</a>:</div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"> 4189</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b">AMDGPU::OPERAND_REG_IMM_FP16_DEFERRED</a>:</div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"> 4190</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">AMDGPU::OPERAND_REG_INLINE_C_FP16</a>:</div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"> 4191</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">AMDGPU::OPERAND_REG_INLINE_AC_FP16</a>: {</div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"> 4192</span>    <span class="keywordflow">if</span> (isInt&lt;16&gt;(Imm) || isUInt&lt;16&gt;(Imm)) {</div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"> 4193</span>      <span class="comment">// A few special case instructions have 16-bit operands on subtargets</span></div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"> 4194</span>      <span class="comment">// where 16-bit instructions are not legal.</span></div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"> 4195</span>      <span class="comment">// TODO: Do the 32-bit immediates work? We shouldn&#39;t really need to handle</span></div>
<div class="line"><a id="l04196" name="l04196"></a><span class="lineno"> 4196</span>      <span class="comment">// constants in these cases</span></div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"> 4197</span>      int16_t Trunc = <span class="keyword">static_cast&lt;</span>int16_t<span class="keyword">&gt;</span>(Imm);</div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"> 4198</span>      <span class="keywordflow">return</span> ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#a7e3a5c7c65932e9e3632516e3683de89">has16BitInsts</a>() &amp;&amp;</div>
<div class="line"><a id="l04199" name="l04199"></a><span class="lineno"> 4199</span>             <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">AMDGPU::isInlinableLiteral16</a>(Trunc, ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>());</div>
<div class="line"><a id="l04200" name="l04200"></a><span class="lineno"> 4200</span>    }</div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"> 4201</span> </div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"> 4202</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"> 4203</span>  }</div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"> 4204</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e">AMDGPU::OPERAND_KIMM32</a>:</div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"> 4205</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317">AMDGPU::OPERAND_KIMM16</a>:</div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"> 4206</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"> 4207</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ab0f83d3ae48a019dc05e1bc02e765c8d">AMDGPU::OPERAND_INPUT_MODS</a>:</div>
<div class="line"><a id="l04208" name="l04208"></a><span class="lineno"> 4208</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534">MCOI::OPERAND_IMMEDIATE</a>:</div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"> 4209</span>    <span class="comment">// Always embedded in the instruction for free.</span></div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"> 4210</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"> 4211</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da83076f86f6450732bc883b8723492eb2">MCOI::OPERAND_UNKNOWN</a>:</div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"> 4212</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da62a6ddcdddcce55f836b1720d29f90dc">MCOI::OPERAND_REGISTER</a>:</div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"> 4213</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da4ab8ff4de9da34b9b60f04a21860aec1">MCOI::OPERAND_PCREL</a>:</div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"> 4214</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da9d91ca77438f331351ff52a89bf14c88">MCOI::OPERAND_GENERIC_0</a>:</div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"> 4215</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da58357ec2eafafe432f311d2e6d81077b">MCOI::OPERAND_GENERIC_1</a>:</div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"> 4216</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da4c331d30c2ed39ba95bef6d7276021e6">MCOI::OPERAND_GENERIC_2</a>:</div>
<div class="line"><a id="l04217" name="l04217"></a><span class="lineno"> 4217</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da75a285ee8fad18f515d9dde7868cfb53">MCOI::OPERAND_GENERIC_3</a>:</div>
<div class="line"><a id="l04218" name="l04218"></a><span class="lineno"> 4218</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da12ba721e6374735955b7fd1b89146dce">MCOI::OPERAND_GENERIC_4</a>:</div>
<div class="line"><a id="l04219" name="l04219"></a><span class="lineno"> 4219</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96daa7f9e35ab0a7d9b58d114769a5944f6f">MCOI::OPERAND_GENERIC_5</a>:</div>
<div class="line"><a id="l04220" name="l04220"></a><span class="lineno"> 4220</span>    <span class="comment">// Just ignore anything else.</span></div>
<div class="line"><a id="l04221" name="l04221"></a><span class="lineno"> 4221</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04222" name="l04222"></a><span class="lineno"> 4222</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l04223" name="l04223"></a><span class="lineno"> 4223</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid operand type&quot;</span>);</div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"> 4224</span>  }</div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"> 4225</span>}</div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"> 4226</span> </div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a19e16a0f3c37ba1524eb85c891bfa760"> 4227</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a19e16a0f3c37ba1524eb85c891bfa760">compareMachineOp</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op0,</div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"> 4228</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op1) {</div>
<div class="line"><a id="l04229" name="l04229"></a><span class="lineno"> 4229</span>  <span class="keywordflow">if</span> (Op0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab313591ae4ea1e3a4ab59121a7dc2a2b">getType</a>() != Op1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab313591ae4ea1e3a4ab59121a7dc2a2b">getType</a>())</div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"> 4230</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"> 4231</span> </div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"> 4232</span>  <span class="keywordflow">switch</span> (Op0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab313591ae4ea1e3a4ab59121a7dc2a2b">getType</a>()) {</div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"> 4233</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba99b874c6560305fd292d20f6a06da166">MachineOperand::MO_Register</a>:</div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"> 4234</span>    <span class="keywordflow">return</span> Op0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == Op1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"> 4235</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba066f84460d9f7b61d54b187555756ef6">MachineOperand::MO_Immediate</a>:</div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"> 4236</span>    <span class="keywordflow">return</span> Op0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == Op1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"> 4237</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"> 4238</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Didn&#39;t expect to be comparing these operand types&quot;</span>);</div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"> 4239</span>  }</div>
<div class="line"><a id="l04240" name="l04240"></a><span class="lineno"> 4240</span>}</div>
<div class="line"><a id="l04241" name="l04241"></a><span class="lineno"> 4241</span> </div>
<div class="line"><a id="l04242" name="l04242"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a835ce544e7ae111f1889501136ea6b3d"> 4242</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a835ce544e7ae111f1889501136ea6b3d">SIInstrInfo::isImmOperandLegal</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div>
<div class="line"><a id="l04243" name="l04243"></a><span class="lineno"> 4243</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04244" name="l04244"></a><span class="lineno"> 4244</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;InstDesc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc();</div>
<div class="line"><a id="l04245" name="l04245"></a><span class="lineno"> 4245</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo = InstDesc.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a0f4e09a761d45bf0914f26d4c149ddeb">operands</a>()[OpNo];</div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"> 4246</span> </div>
<div class="line"><a id="l04247" name="l04247"></a><span class="lineno"> 4247</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() || MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0890848fb02b90b1f7956063bc61cb3">isTargetIndex</a>() || MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>() || MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab0d1155c8c38e84cbe387998fd2e517e">isGlobal</a>());</div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"> 4248</span> </div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"> 4249</span>  <span class="keywordflow">if</span> (OpInfo.<a class="code hl_variable" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a> == <a class="code hl_enumvalue" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534">MCOI::OPERAND_IMMEDIATE</a>)</div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"> 4250</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"> 4251</span> </div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"> 4252</span>  <span class="keywordflow">if</span> (OpInfo.<a class="code hl_variable" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a> &lt; 0)</div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"> 4253</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"> 4254</span> </div>
<div class="line"><a id="l04255" name="l04255"></a><span class="lineno"> 4255</span>  <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(MO, OpInfo)) {</div>
<div class="line"><a id="l04256" name="l04256"></a><span class="lineno"> 4256</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0605f773275c0461756eae0fb2321fa0">isMAI</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &amp;&amp; ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a2daa95e19ef6f3a5d3be7f175d5bde59">hasMFMAInlineLiteralBug</a>() &amp;&amp;</div>
<div class="line"><a id="l04257" name="l04257"></a><span class="lineno"> 4257</span>        OpNo ==(<span class="keywordtype">unsigned</span>)<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"> 4258</span>                                                    AMDGPU::OpName::src2))</div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"> 4259</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"> 4260</span>    <span class="keywordflow">return</span> RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a5f55007393b9c2edcdb84c55e5df5514">opCanUseInlineConstant</a>(OpInfo.<a class="code hl_variable" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a>);</div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"> 4261</span>  }</div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"> 4262</span> </div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"> 4263</span>  <span class="keywordflow">if</span> (!RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a83297079e933130ab3b78a428b7070e3">opCanUseLiteralConstant</a>(OpInfo.<a class="code hl_variable" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a>))</div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"> 4264</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04265" name="l04265"></a><span class="lineno"> 4265</span> </div>
<div class="line"><a id="l04266" name="l04266"></a><span class="lineno"> 4266</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0aab14aaa9761a9af59b094090851ca3">isVOP3</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) || !<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">AMDGPU::isSISrcOperand</a>(InstDesc, OpNo))</div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"> 4267</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"> 4268</span> </div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"> 4269</span>  <span class="keywordflow">return</span> ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#acfa61def62c3f39edaec6b28782f1992">hasVOP3Literal</a>();</div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"> 4270</span>}</div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"> 4271</span> </div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a71b55958d73cd9fa8c5a32f5a6ac5a4c"> 4272</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a71b55958d73cd9fa8c5a32f5a6ac5a4c">SIInstrInfo::hasVALU32BitEncoding</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"> 4273</span>  <span class="comment">// GFX90A does not have V_MUL_LEGACY_F32_e32.</span></div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"> 4274</span>  <span class="keywordflow">if</span> (Opcode == AMDGPU::V_MUL_LEGACY_F32_e64 &amp;&amp; ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>())</div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"> 4275</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"> 4276</span> </div>
<div class="line"><a id="l04277" name="l04277"></a><span class="lineno"> 4277</span>  <span class="keywordtype">int</span> Op32 = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a17fda9e2f2cb60c24bfdec02d7793b86">AMDGPU::getVOPe32</a>(Opcode);</div>
<div class="line"><a id="l04278" name="l04278"></a><span class="lineno"> 4278</span>  <span class="keywordflow">if</span> (Op32 == -1)</div>
<div class="line"><a id="l04279" name="l04279"></a><span class="lineno"> 4279</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"> 4280</span> </div>
<div class="line"><a id="l04281" name="l04281"></a><span class="lineno"> 4281</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">pseudoToMCOpcode</a>(Op32) != -1;</div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"> 4282</span>}</div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"> 4283</span> </div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a479dd1c44dc19d46f04837f4da7ce325"> 4284</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a479dd1c44dc19d46f04837f4da7ce325">SIInstrInfo::hasModifiers</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04285" name="l04285"></a><span class="lineno"> 4285</span>  <span class="comment">// The src0_modifier operand is present on all instructions</span></div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"> 4286</span>  <span class="comment">// that have modifiers.</span></div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"> 4287</span> </div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"> 4288</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opcode, AMDGPU::OpName::src0_modifiers);</div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"> 4289</span>}</div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"> 4290</span> </div>
<div class="line"><a id="l04291" name="l04291"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aea349efd44508e36429de592f1437b14"> 4291</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#aea349efd44508e36429de592f1437b14">SIInstrInfo::hasModifiersSet</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"> 4292</span>                                  <span class="keywordtype">unsigned</span> <a class="code hl_namespace" href="namespaceOpName.html">OpName</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"> 4293</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Mods = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_namespace" href="namespaceOpName.html">OpName</a>);</div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"> 4294</span>  <span class="keywordflow">return</span> Mods &amp;&amp; Mods-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"> 4295</span>}</div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"> 4296</span> </div>
<div class="line"><a id="l04297" name="l04297"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#afff49d92e227fa12fc068d203a22bd15"> 4297</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#afff49d92e227fa12fc068d203a22bd15">SIInstrInfo::hasAnyModifiersSet</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04298" name="l04298"></a><span class="lineno"> 4298</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">any_of</a>(<a class="code hl_variable" href="SIInstrInfo_8cpp.html#ad606e03c366b7e91da3b735a7126fe5a">ModifierOpNames</a>,</div>
<div class="line"><a id="l04299" name="l04299"></a><span class="lineno"> 4299</span>                [&amp;](<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>) { <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#aea349efd44508e36429de592f1437b14">hasModifiersSet</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>); });</div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"> 4300</span>}</div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"> 4301</span> </div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aae844768b9501609ab55c31b3c4f6ea5"> 4302</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#aae844768b9501609ab55c31b3c4f6ea5">SIInstrInfo::canShrink</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"> 4303</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"> 4304</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src2 = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::src2);</div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"> 4305</span>  <span class="comment">// Can&#39;t shrink instruction with three operands.</span></div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"> 4306</span>  <span class="keywordflow">if</span> (Src2) {</div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"> 4307</span>    <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"> 4308</span>      <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"> 4309</span> </div>
<div class="line"><a id="l04310" name="l04310"></a><span class="lineno"> 4310</span>      <span class="keywordflow">case</span> AMDGPU::V_ADDC_U32_e64:</div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"> 4311</span>      <span class="keywordflow">case</span> AMDGPU::V_SUBB_U32_e64:</div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"> 4312</span>      <span class="keywordflow">case</span> AMDGPU::V_SUBBREV_U32_e64: {</div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"> 4313</span>        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src1</div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"> 4314</span>          = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::src1);</div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"> 4315</span>        <span class="keywordflow">if</span> (!Src1-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a549e07395027c7b32774e27e9f28bc91">isVGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src1-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"> 4316</span>          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"> 4317</span>        <span class="comment">// Additional verification is needed for sdst/src2.</span></div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"> 4318</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04319" name="l04319"></a><span class="lineno"> 4319</span>      }</div>
<div class="line"><a id="l04320" name="l04320"></a><span class="lineno"> 4320</span>      <span class="keywordflow">case</span> AMDGPU::V_MAC_F16_e64:</div>
<div class="line"><a id="l04321" name="l04321"></a><span class="lineno"> 4321</span>      <span class="keywordflow">case</span> AMDGPU::V_MAC_F32_e64:</div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"> 4322</span>      <span class="keywordflow">case</span> AMDGPU::V_MAC_LEGACY_F32_e64:</div>
<div class="line"><a id="l04323" name="l04323"></a><span class="lineno"> 4323</span>      <span class="keywordflow">case</span> AMDGPU::V_FMAC_F16_e64:</div>
<div class="line"><a id="l04324" name="l04324"></a><span class="lineno"> 4324</span>      <span class="keywordflow">case</span> AMDGPU::V_FMAC_F16_t16_e64:</div>
<div class="line"><a id="l04325" name="l04325"></a><span class="lineno"> 4325</span>      <span class="keywordflow">case</span> AMDGPU::V_FMAC_F32_e64:</div>
<div class="line"><a id="l04326" name="l04326"></a><span class="lineno"> 4326</span>      <span class="keywordflow">case</span> AMDGPU::V_FMAC_F64_e64:</div>
<div class="line"><a id="l04327" name="l04327"></a><span class="lineno"> 4327</span>      <span class="keywordflow">case</span> AMDGPU::V_FMAC_LEGACY_F32_e64:</div>
<div class="line"><a id="l04328" name="l04328"></a><span class="lineno"> 4328</span>        <span class="keywordflow">if</span> (!Src2-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a549e07395027c7b32774e27e9f28bc91">isVGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src2-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) ||</div>
<div class="line"><a id="l04329" name="l04329"></a><span class="lineno"> 4329</span>            <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#aea349efd44508e36429de592f1437b14">hasModifiersSet</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::src2_modifiers))</div>
<div class="line"><a id="l04330" name="l04330"></a><span class="lineno"> 4330</span>          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04331" name="l04331"></a><span class="lineno"> 4331</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04332" name="l04332"></a><span class="lineno"> 4332</span> </div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"> 4333</span>      <span class="keywordflow">case</span> AMDGPU::V_CNDMASK_B32_e64:</div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"> 4334</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04335" name="l04335"></a><span class="lineno"> 4335</span>    }</div>
<div class="line"><a id="l04336" name="l04336"></a><span class="lineno"> 4336</span>  }</div>
<div class="line"><a id="l04337" name="l04337"></a><span class="lineno"> 4337</span> </div>
<div class="line"><a id="l04338" name="l04338"></a><span class="lineno"> 4338</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src1 = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::src1);</div>
<div class="line"><a id="l04339" name="l04339"></a><span class="lineno"> 4339</span>  <span class="keywordflow">if</span> (Src1 &amp;&amp; (!Src1-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a549e07395027c7b32774e27e9f28bc91">isVGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src1-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) ||</div>
<div class="line"><a id="l04340" name="l04340"></a><span class="lineno"> 4340</span>               <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#aea349efd44508e36429de592f1437b14">hasModifiersSet</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::src1_modifiers)))</div>
<div class="line"><a id="l04341" name="l04341"></a><span class="lineno"> 4341</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04342" name="l04342"></a><span class="lineno"> 4342</span> </div>
<div class="line"><a id="l04343" name="l04343"></a><span class="lineno"> 4343</span>  <span class="comment">// We don&#39;t need to check src0, all input types are legal, so just make sure</span></div>
<div class="line"><a id="l04344" name="l04344"></a><span class="lineno"> 4344</span>  <span class="comment">// src0 isn&#39;t using any modifiers.</span></div>
<div class="line"><a id="l04345" name="l04345"></a><span class="lineno"> 4345</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#aea349efd44508e36429de592f1437b14">hasModifiersSet</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::src0_modifiers))</div>
<div class="line"><a id="l04346" name="l04346"></a><span class="lineno"> 4346</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04347" name="l04347"></a><span class="lineno"> 4347</span> </div>
<div class="line"><a id="l04348" name="l04348"></a><span class="lineno"> 4348</span>  <span class="comment">// Can it be shrunk to a valid 32 bit opcode?</span></div>
<div class="line"><a id="l04349" name="l04349"></a><span class="lineno"> 4349</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a71b55958d73cd9fa8c5a32f5a6ac5a4c">hasVALU32BitEncoding</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()))</div>
<div class="line"><a id="l04350" name="l04350"></a><span class="lineno"> 4350</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"> 4351</span> </div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"> 4352</span>  <span class="comment">// Check output modifiers</span></div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"> 4353</span>  <span class="keywordflow">return</span> !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#aea349efd44508e36429de592f1437b14">hasModifiersSet</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::omod) &amp;&amp;</div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"> 4354</span>         !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#aea349efd44508e36429de592f1437b14">hasModifiersSet</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::clamp);</div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"> 4355</span>}</div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"> 4356</span> </div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"> 4357</span><span class="comment">// Set VCC operand with all flags from \p Orig, except for setting it as</span></div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"> 4358</span><span class="comment">// implicit.</span></div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a3e1a0dd2de88c2c34c60cc5d4e127d94"> 4359</a></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a3e1a0dd2de88c2c34c60cc5d4e127d94">copyFlagsToImplicitVCC</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"> 4360</span>                                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Orig) {</div>
<div class="line"><a id="l04361" name="l04361"></a><span class="lineno"> 4361</span> </div>
<div class="line"><a id="l04362" name="l04362"></a><span class="lineno"> 4362</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1Use.html">Use</a> : <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.implicit_operands()) {</div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"> 4363</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1Use.html">Use</a>.isUse() &amp;&amp;</div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"> 4364</span>        (<a class="code hl_class" href="classllvm_1_1Use.html">Use</a>.getReg() == AMDGPU::VCC || <a class="code hl_class" href="classllvm_1_1Use.html">Use</a>.getReg() == AMDGPU::VCC_LO)) {</div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"> 4365</span>      <a class="code hl_class" href="classllvm_1_1Use.html">Use</a>.setIsUndef(Orig.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>());</div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"> 4366</span>      <a class="code hl_class" href="classllvm_1_1Use.html">Use</a>.setIsKill(Orig.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>());</div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"> 4367</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l04368" name="l04368"></a><span class="lineno"> 4368</span>    }</div>
<div class="line"><a id="l04369" name="l04369"></a><span class="lineno"> 4369</span>  }</div>
<div class="line"><a id="l04370" name="l04370"></a><span class="lineno"> 4370</span>}</div>
<div class="line"><a id="l04371" name="l04371"></a><span class="lineno"> 4371</span> </div>
<div class="line"><a id="l04372" name="l04372"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a31aa4c781d7a65b275b3de1882180675"> 4372</a></span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a31aa4c781d7a65b275b3de1882180675">SIInstrInfo::buildShrunkInst</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l04373" name="l04373"></a><span class="lineno"> 4373</span>                                           <span class="keywordtype">unsigned</span> Op32)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04374" name="l04374"></a><span class="lineno"> 4374</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l04375" name="l04375"></a><span class="lineno"> 4375</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> Inst32 =</div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"> 4376</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc(), <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Op32))</div>
<div class="line"><a id="l04377" name="l04377"></a><span class="lineno"> 4377</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#adf25b569ca308aacc819a2331626ed5d">setMIFlags</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getFlags());</div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"> 4378</span> </div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"> 4379</span>  <span class="comment">// Add the dst operand if the 32-bit encoding also has an explicit $vdst.</span></div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"> 4380</span>  <span class="comment">// For VOPC instructions, this is replaced by an implicit def of vcc.</span></div>
<div class="line"><a id="l04381" name="l04381"></a><span class="lineno"> 4381</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Op32, AMDGPU::OpName::vdst)) {</div>
<div class="line"><a id="l04382" name="l04382"></a><span class="lineno"> 4382</span>    <span class="comment">// dst</span></div>
<div class="line"><a id="l04383" name="l04383"></a><span class="lineno"> 4383</span>    Inst32.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0));</div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"> 4384</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Op32, AMDGPU::OpName::sdst)) {</div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"> 4385</span>    <span class="comment">// VOPCX instructions won&#39;t be writing to an explicit dst, so this should</span></div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"> 4386</span>    <span class="comment">// not fail for these instructions.</span></div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"> 4387</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(((<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg() == AMDGPU::VCC) ||</div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"> 4388</span>            (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg() == AMDGPU::VCC_LO)) &amp;&amp;</div>
<div class="line"><a id="l04389" name="l04389"></a><span class="lineno"> 4389</span>           <span class="stringliteral">&quot;Unexpected case&quot;</span>);</div>
<div class="line"><a id="l04390" name="l04390"></a><span class="lineno"> 4390</span>  }</div>
<div class="line"><a id="l04391" name="l04391"></a><span class="lineno"> 4391</span> </div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"> 4392</span>  Inst32.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::src0));</div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"> 4393</span> </div>
<div class="line"><a id="l04394" name="l04394"></a><span class="lineno"> 4394</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src1 = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::src1);</div>
<div class="line"><a id="l04395" name="l04395"></a><span class="lineno"> 4395</span>  <span class="keywordflow">if</span> (Src1)</div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"> 4396</span>    Inst32.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*Src1);</div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"> 4397</span> </div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"> 4398</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src2 = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::src2);</div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"> 4399</span> </div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"> 4400</span>  <span class="keywordflow">if</span> (Src2) {</div>
<div class="line"><a id="l04401" name="l04401"></a><span class="lineno"> 4401</span>    <span class="keywordtype">int</span> Op32Src2Idx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Op32, AMDGPU::OpName::src2);</div>
<div class="line"><a id="l04402" name="l04402"></a><span class="lineno"> 4402</span>    <span class="keywordflow">if</span> (Op32Src2Idx != -1) {</div>
<div class="line"><a id="l04403" name="l04403"></a><span class="lineno"> 4403</span>      Inst32.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*Src2);</div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"> 4404</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04405" name="l04405"></a><span class="lineno"> 4405</span>      <span class="comment">// In the case of V_CNDMASK_B32_e32, the explicit operand src2 is</span></div>
<div class="line"><a id="l04406" name="l04406"></a><span class="lineno"> 4406</span>      <span class="comment">// replaced with an implicit read of vcc or vcc_lo. The implicit read</span></div>
<div class="line"><a id="l04407" name="l04407"></a><span class="lineno"> 4407</span>      <span class="comment">// of vcc was already added during the initial BuildMI, but we</span></div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"> 4408</span>      <span class="comment">// 1) may need to change vcc to vcc_lo to preserve the original register</span></div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"> 4409</span>      <span class="comment">// 2) have to preserve the original flags.</span></div>
<div class="line"><a id="l04410" name="l04410"></a><span class="lineno"> 4410</span>      <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ac76905a82cf568afc14dd95691c867f0">fixImplicitOperands</a>(*Inst32);</div>
<div class="line"><a id="l04411" name="l04411"></a><span class="lineno"> 4411</span>      <a class="code hl_function" href="SIInstrInfo_8cpp.html#a3e1a0dd2de88c2c34c60cc5d4e127d94">copyFlagsToImplicitVCC</a>(*Inst32, *Src2);</div>
<div class="line"><a id="l04412" name="l04412"></a><span class="lineno"> 4412</span>    }</div>
<div class="line"><a id="l04413" name="l04413"></a><span class="lineno"> 4413</span>  }</div>
<div class="line"><a id="l04414" name="l04414"></a><span class="lineno"> 4414</span> </div>
<div class="line"><a id="l04415" name="l04415"></a><span class="lineno"> 4415</span>  <span class="keywordflow">return</span> Inst32;</div>
<div class="line"><a id="l04416" name="l04416"></a><span class="lineno"> 4416</span>}</div>
<div class="line"><a id="l04417" name="l04417"></a><span class="lineno"> 4417</span> </div>
<div class="line"><a id="l04418" name="l04418"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a1f6067626e3318b8569835d83acbd92e"> 4418</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a1f6067626e3318b8569835d83acbd92e">SIInstrInfo::usesConstantBus</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l04419" name="l04419"></a><span class="lineno"> 4419</span>                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO,</div>
<div class="line"><a id="l04420" name="l04420"></a><span class="lineno"> 4420</span>                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04421" name="l04421"></a><span class="lineno"> 4421</span>  <span class="comment">// Literal constants use the constant bus.</span></div>
<div class="line"><a id="l04422" name="l04422"></a><span class="lineno"> 4422</span>  <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div>
<div class="line"><a id="l04423" name="l04423"></a><span class="lineno"> 4423</span>    <span class="keywordflow">return</span> !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(MO, OpInfo);</div>
<div class="line"><a id="l04424" name="l04424"></a><span class="lineno"> 4424</span> </div>
<div class="line"><a id="l04425" name="l04425"></a><span class="lineno"> 4425</span>  <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>())</div>
<div class="line"><a id="l04426" name="l04426"></a><span class="lineno"> 4426</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04427" name="l04427"></a><span class="lineno"> 4427</span> </div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"> 4428</span>  <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>().<a class="code hl_function" href="classllvm_1_1Register.html#ab203bbcbc320180b1da9e9a92ee0c784">isVirtual</a>())</div>
<div class="line"><a id="l04429" name="l04429"></a><span class="lineno"> 4429</span>    <span class="keywordflow">return</span> RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()));</div>
<div class="line"><a id="l04430" name="l04430"></a><span class="lineno"> 4430</span> </div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"> 4431</span>  <span class="comment">// Null is free</span></div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"> 4432</span>  <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AMDGPU::SGPR_NULL || MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AMDGPU::SGPR_NULL64)</div>
<div class="line"><a id="l04433" name="l04433"></a><span class="lineno"> 4433</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04434" name="l04434"></a><span class="lineno"> 4434</span> </div>
<div class="line"><a id="l04435" name="l04435"></a><span class="lineno"> 4435</span>  <span class="comment">// SGPRs use the constant bus</span></div>
<div class="line"><a id="l04436" name="l04436"></a><span class="lineno"> 4436</span>  <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>()) {</div>
<div class="line"><a id="l04437" name="l04437"></a><span class="lineno"> 4437</span>    <span class="keywordflow">return</span> MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AMDGPU::M0 ||</div>
<div class="line"><a id="l04438" name="l04438"></a><span class="lineno"> 4438</span>           MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AMDGPU::VCC ||</div>
<div class="line"><a id="l04439" name="l04439"></a><span class="lineno"> 4439</span>           MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AMDGPU::VCC_LO;</div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"> 4440</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04441" name="l04441"></a><span class="lineno"> 4441</span>    <span class="keywordflow">return</span> AMDGPU::SReg_32RegClass.contains(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) ||</div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"> 4442</span>           AMDGPU::SReg_64RegClass.contains(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l04443" name="l04443"></a><span class="lineno"> 4443</span>  }</div>
<div class="line"><a id="l04444" name="l04444"></a><span class="lineno"> 4444</span>}</div>
<div class="line"><a id="l04445" name="l04445"></a><span class="lineno"> 4445</span> </div>
<div class="line"><a id="l04446" name="l04446"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a81a328aa5781f7c744daa43c44df83c6"> 4446</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a81a328aa5781f7c744daa43c44df83c6">findImplicitSGPRRead</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l04447" name="l04447"></a><span class="lineno"> 4447</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.implicit_operands()) {</div>
<div class="line"><a id="l04448" name="l04448"></a><span class="lineno"> 4448</span>    <span class="comment">// We only care about reads.</span></div>
<div class="line"><a id="l04449" name="l04449"></a><span class="lineno"> 4449</span>    <span class="keywordflow">if</span> (MO.isDef())</div>
<div class="line"><a id="l04450" name="l04450"></a><span class="lineno"> 4450</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"> 4451</span> </div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"> 4452</span>    <span class="keywordflow">switch</span> (MO.getReg()) {</div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"> 4453</span>    <span class="keywordflow">case</span> AMDGPU::VCC:</div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"> 4454</span>    <span class="keywordflow">case</span> AMDGPU::VCC_LO:</div>
<div class="line"><a id="l04455" name="l04455"></a><span class="lineno"> 4455</span>    <span class="keywordflow">case</span> AMDGPU::VCC_HI:</div>
<div class="line"><a id="l04456" name="l04456"></a><span class="lineno"> 4456</span>    <span class="keywordflow">case</span> AMDGPU::M0:</div>
<div class="line"><a id="l04457" name="l04457"></a><span class="lineno"> 4457</span>    <span class="keywordflow">case</span> AMDGPU::FLAT_SCR:</div>
<div class="line"><a id="l04458" name="l04458"></a><span class="lineno"> 4458</span>      <span class="keywordflow">return</span> MO.getReg();</div>
<div class="line"><a id="l04459" name="l04459"></a><span class="lineno"> 4459</span> </div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"> 4460</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l04461" name="l04461"></a><span class="lineno"> 4461</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04462" name="l04462"></a><span class="lineno"> 4462</span>    }</div>
<div class="line"><a id="l04463" name="l04463"></a><span class="lineno"> 4463</span>  }</div>
<div class="line"><a id="l04464" name="l04464"></a><span class="lineno"> 4464</span> </div>
<div class="line"><a id="l04465" name="l04465"></a><span class="lineno"> 4465</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>();</div>
<div class="line"><a id="l04466" name="l04466"></a><span class="lineno"> 4466</span>}</div>
<div class="line"><a id="l04467" name="l04467"></a><span class="lineno"> 4467</span> </div>
<div class="line"><a id="l04468" name="l04468"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#abcb710fb84bc86d961b6afbaa4f65d25"> 4468</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#abcb710fb84bc86d961b6afbaa4f65d25">shouldReadExec</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l04469" name="l04469"></a><span class="lineno"> 4469</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ade8d533000b775c514d9ac189b66c3a5">SIInstrInfo::isVALU</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l04470" name="l04470"></a><span class="lineno"> 4470</span>    <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l04471" name="l04471"></a><span class="lineno"> 4471</span>    <span class="keywordflow">case</span> AMDGPU::V_READLANE_B32:</div>
<div class="line"><a id="l04472" name="l04472"></a><span class="lineno"> 4472</span>    <span class="keywordflow">case</span> AMDGPU::SI_RESTORE_S32_FROM_VGPR:</div>
<div class="line"><a id="l04473" name="l04473"></a><span class="lineno"> 4473</span>    <span class="keywordflow">case</span> AMDGPU::V_WRITELANE_B32:</div>
<div class="line"><a id="l04474" name="l04474"></a><span class="lineno"> 4474</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_TO_VGPR:</div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"> 4475</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"> 4476</span>    }</div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"> 4477</span> </div>
<div class="line"><a id="l04478" name="l04478"></a><span class="lineno"> 4478</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04479" name="l04479"></a><span class="lineno"> 4479</span>  }</div>
<div class="line"><a id="l04480" name="l04480"></a><span class="lineno"> 4480</span> </div>
<div class="line"><a id="l04481" name="l04481"></a><span class="lineno"> 4481</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isPreISelOpcode() ||</div>
<div class="line"><a id="l04482" name="l04482"></a><span class="lineno"> 4482</span>      SIInstrInfo::isGenericOpcode(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) ||</div>
<div class="line"><a id="l04483" name="l04483"></a><span class="lineno"> 4483</span>      <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a2d7ac7b1dd9a9e4ae81fb54010f324f9">SIInstrInfo::isSALU</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) ||</div>
<div class="line"><a id="l04484" name="l04484"></a><span class="lineno"> 4484</span>      <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">SIInstrInfo::isSMRD</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l04485" name="l04485"></a><span class="lineno"> 4485</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04486" name="l04486"></a><span class="lineno"> 4486</span> </div>
<div class="line"><a id="l04487" name="l04487"></a><span class="lineno"> 4487</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04488" name="l04488"></a><span class="lineno"> 4488</span>}</div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"> 4489</span> </div>
<div class="line"><a id="l04490" name="l04490"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#adbb4dcc227f28ef32563170ce820d498"> 4490</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#adbb4dcc227f28ef32563170ce820d498">isSubRegOf</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l04491" name="l04491"></a><span class="lineno"> 4491</span>                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;SuperVec,</div>
<div class="line"><a id="l04492" name="l04492"></a><span class="lineno"> 4492</span>                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>) {</div>
<div class="line"><a id="l04493" name="l04493"></a><span class="lineno"> 4493</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>.getReg().isPhysical())</div>
<div class="line"><a id="l04494" name="l04494"></a><span class="lineno"> 4494</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.isSubRegister(SuperVec.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>.getReg());</div>
<div class="line"><a id="l04495" name="l04495"></a><span class="lineno"> 4495</span> </div>
<div class="line"><a id="l04496" name="l04496"></a><span class="lineno"> 4496</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>.getSubReg() != AMDGPU::NoSubRegister &amp;&amp;</div>
<div class="line"><a id="l04497" name="l04497"></a><span class="lineno"> 4497</span>         <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>.getReg() == SuperVec.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l04498" name="l04498"></a><span class="lineno"> 4498</span>}</div>
<div class="line"><a id="l04499" name="l04499"></a><span class="lineno"> 4499</span> </div>
<div class="line"><a id="l04500" name="l04500"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ab92b353cd5e64914fd35af38bb31e61b"> 4500</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ab92b353cd5e64914fd35af38bb31e61b">SIInstrInfo::verifyInstruction</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l04501" name="l04501"></a><span class="lineno"> 4501</span>                                    <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> &amp;ErrInfo)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04502" name="l04502"></a><span class="lineno"> 4502</span>  <a class="code hl_class" href="classuint16__t.html">uint16_t</a> Opcode = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l04503" name="l04503"></a><span class="lineno"> 4503</span>  <span class="keywordflow">if</span> (SIInstrInfo::isGenericOpcode(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()))</div>
<div class="line"><a id="l04504" name="l04504"></a><span class="lineno"> 4504</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04505" name="l04505"></a><span class="lineno"> 4505</span> </div>
<div class="line"><a id="l04506" name="l04506"></a><span class="lineno"> 4506</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l04507" name="l04507"></a><span class="lineno"> 4507</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l04508" name="l04508"></a><span class="lineno"> 4508</span> </div>
<div class="line"><a id="l04509" name="l04509"></a><span class="lineno"> 4509</span>  <span class="keywordtype">int</span> Src0Idx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode, AMDGPU::OpName::src0);</div>
<div class="line"><a id="l04510" name="l04510"></a><span class="lineno"> 4510</span>  <span class="keywordtype">int</span> Src1Idx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode, AMDGPU::OpName::src1);</div>
<div class="line"><a id="l04511" name="l04511"></a><span class="lineno"> 4511</span>  <span class="keywordtype">int</span> Src2Idx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode, AMDGPU::OpName::src2);</div>
<div class="line"><a id="l04512" name="l04512"></a><span class="lineno"> 4512</span>  <span class="keywordtype">int</span> Src3Idx = -1;</div>
<div class="line"><a id="l04513" name="l04513"></a><span class="lineno"> 4513</span>  <span class="keywordflow">if</span> (Src0Idx == -1) {</div>
<div class="line"><a id="l04514" name="l04514"></a><span class="lineno"> 4514</span>    <span class="comment">// VOPD V_DUAL_* instructions use different operand names.</span></div>
<div class="line"><a id="l04515" name="l04515"></a><span class="lineno"> 4515</span>    Src0Idx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode, AMDGPU::OpName::src0X);</div>
<div class="line"><a id="l04516" name="l04516"></a><span class="lineno"> 4516</span>    Src1Idx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode, AMDGPU::OpName::vsrc1X);</div>
<div class="line"><a id="l04517" name="l04517"></a><span class="lineno"> 4517</span>    Src2Idx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode, AMDGPU::OpName::src0Y);</div>
<div class="line"><a id="l04518" name="l04518"></a><span class="lineno"> 4518</span>    Src3Idx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode, AMDGPU::OpName::vsrc1Y);</div>
<div class="line"><a id="l04519" name="l04519"></a><span class="lineno"> 4519</span>  }</div>
<div class="line"><a id="l04520" name="l04520"></a><span class="lineno"> 4520</span> </div>
<div class="line"><a id="l04521" name="l04521"></a><span class="lineno"> 4521</span>  <span class="comment">// Make sure the number of operands is correct.</span></div>
<div class="line"><a id="l04522" name="l04522"></a><span class="lineno"> 4522</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a> = <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode);</div>
<div class="line"><a id="l04523" name="l04523"></a><span class="lineno"> 4523</span>  <span class="keywordflow">if</span> (!<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.isVariadic() &amp;&amp;</div>
<div class="line"><a id="l04524" name="l04524"></a><span class="lineno"> 4524</span>      <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.getNumOperands() != <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumExplicitOperands()) {</div>
<div class="line"><a id="l04525" name="l04525"></a><span class="lineno"> 4525</span>    ErrInfo = <span class="stringliteral">&quot;Instruction has wrong number of operands.&quot;</span>;</div>
<div class="line"><a id="l04526" name="l04526"></a><span class="lineno"> 4526</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04527" name="l04527"></a><span class="lineno"> 4527</span>  }</div>
<div class="line"><a id="l04528" name="l04528"></a><span class="lineno"> 4528</span> </div>
<div class="line"><a id="l04529" name="l04529"></a><span class="lineno"> 4529</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isInlineAsm()) {</div>
<div class="line"><a id="l04530" name="l04530"></a><span class="lineno"> 4530</span>    <span class="comment">// Verify register classes for inlineasm constraints.</span></div>
<div class="line"><a id="l04531" name="l04531"></a><span class="lineno"> 4531</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code hl_enumvalue" href="classllvm_1_1InlineAsm.html#a5284eecd6ce7f099d943569c10d28420ad8e4e0d44daebe8c07cf5d6d60a4fc30">InlineAsm::MIOp_FirstOperand</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands();</div>
<div class="line"><a id="l04532" name="l04532"></a><span class="lineno"> 4532</span>         <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l04533" name="l04533"></a><span class="lineno"> 4533</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getRegClassConstraint(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keyword">this</span>, &amp;RI);</div>
<div class="line"><a id="l04534" name="l04534"></a><span class="lineno"> 4534</span>      <span class="keywordflow">if</span> (!RC)</div>
<div class="line"><a id="l04535" name="l04535"></a><span class="lineno"> 4535</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l04536" name="l04536"></a><span class="lineno"> 4536</span> </div>
<div class="line"><a id="l04537" name="l04537"></a><span class="lineno"> 4537</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l04538" name="l04538"></a><span class="lineno"> 4538</span>      <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.isReg())</div>
<div class="line"><a id="l04539" name="l04539"></a><span class="lineno"> 4539</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l04540" name="l04540"></a><span class="lineno"> 4540</span> </div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"> 4541</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.getReg();</div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"> 4542</span>      <span class="keywordflow">if</span> (!Reg.isVirtual() &amp;&amp; !RC-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a60b6974966381f08079722f2258a0039">contains</a>(Reg)) {</div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"> 4543</span>        ErrInfo = <span class="stringliteral">&quot;inlineasm operand has incorrect register class.&quot;</span>;</div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"> 4544</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04545" name="l04545"></a><span class="lineno"> 4545</span>      }</div>
<div class="line"><a id="l04546" name="l04546"></a><span class="lineno"> 4546</span>    }</div>
<div class="line"><a id="l04547" name="l04547"></a><span class="lineno"> 4547</span> </div>
<div class="line"><a id="l04548" name="l04548"></a><span class="lineno"> 4548</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04549" name="l04549"></a><span class="lineno"> 4549</span>  }</div>
<div class="line"><a id="l04550" name="l04550"></a><span class="lineno"> 4550</span> </div>
<div class="line"><a id="l04551" name="l04551"></a><span class="lineno"> 4551</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a7cffecf3a0aef3f0140d36560a2959d9">isImage</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands_empty() &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.mayLoadOrStore()) {</div>
<div class="line"><a id="l04552" name="l04552"></a><span class="lineno"> 4552</span>    ErrInfo = <span class="stringliteral">&quot;missing memory operand from image instruction.&quot;</span>;</div>
<div class="line"><a id="l04553" name="l04553"></a><span class="lineno"> 4553</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04554" name="l04554"></a><span class="lineno"> 4554</span>  }</div>
<div class="line"><a id="l04555" name="l04555"></a><span class="lineno"> 4555</span> </div>
<div class="line"><a id="l04556" name="l04556"></a><span class="lineno"> 4556</span>  <span class="comment">// Make sure the register classes are correct.</span></div>
<div class="line"><a id="l04557" name="l04557"></a><span class="lineno"> 4557</span>  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0, e = <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.getNumOperands(); i != e; ++i) {</div>
<div class="line"><a id="l04558" name="l04558"></a><span class="lineno"> 4558</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i);</div>
<div class="line"><a id="l04559" name="l04559"></a><span class="lineno"> 4559</span>    <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#afcb818bd3e34498f8f72ca555a36d5eb">isFPImm</a>()) {</div>
<div class="line"><a id="l04560" name="l04560"></a><span class="lineno"> 4560</span>      ErrInfo = <span class="stringliteral">&quot;FPImm Machine Operands are not supported. ISel should bitcast &quot;</span></div>
<div class="line"><a id="l04561" name="l04561"></a><span class="lineno"> 4561</span>                <span class="stringliteral">&quot;all fp values to integers.&quot;</span>;</div>
<div class="line"><a id="l04562" name="l04562"></a><span class="lineno"> 4562</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04563" name="l04563"></a><span class="lineno"> 4563</span>    }</div>
<div class="line"><a id="l04564" name="l04564"></a><span class="lineno"> 4564</span> </div>
<div class="line"><a id="l04565" name="l04565"></a><span class="lineno"> 4565</span>    <span class="keywordtype">int</span> RegClass = <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.operands()[i].RegClass;</div>
<div class="line"><a id="l04566" name="l04566"></a><span class="lineno"> 4566</span> </div>
<div class="line"><a id="l04567" name="l04567"></a><span class="lineno"> 4567</span>    <span class="keywordflow">switch</span> (<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.operands()[i].OperandType) {</div>
<div class="line"><a id="l04568" name="l04568"></a><span class="lineno"> 4568</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da62a6ddcdddcce55f836b1720d29f90dc">MCOI::OPERAND_REGISTER</a>:</div>
<div class="line"><a id="l04569" name="l04569"></a><span class="lineno"> 4569</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i).isImm() || <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i).isGlobal()) {</div>
<div class="line"><a id="l04570" name="l04570"></a><span class="lineno"> 4570</span>        ErrInfo = <span class="stringliteral">&quot;Illegal immediate value for operand.&quot;</span>;</div>
<div class="line"><a id="l04571" name="l04571"></a><span class="lineno"> 4571</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04572" name="l04572"></a><span class="lineno"> 4572</span>      }</div>
<div class="line"><a id="l04573" name="l04573"></a><span class="lineno"> 4573</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04574" name="l04574"></a><span class="lineno"> 4574</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">AMDGPU::OPERAND_REG_IMM_INT32</a>:</div>
<div class="line"><a id="l04575" name="l04575"></a><span class="lineno"> 4575</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">AMDGPU::OPERAND_REG_IMM_FP32</a>:</div>
<div class="line"><a id="l04576" name="l04576"></a><span class="lineno"> 4576</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064">AMDGPU::OPERAND_REG_IMM_FP32_DEFERRED</a>:</div>
<div class="line"><a id="l04577" name="l04577"></a><span class="lineno"> 4577</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae0f1ac0de50b2280311f02d7e1f5b25e">AMDGPU::OPERAND_REG_IMM_V2FP32</a>:</div>
<div class="line"><a id="l04578" name="l04578"></a><span class="lineno"> 4578</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04579" name="l04579"></a><span class="lineno"> 4579</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a">AMDGPU::OPERAND_REG_INLINE_C_INT32</a>:</div>
<div class="line"><a id="l04580" name="l04580"></a><span class="lineno"> 4580</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">AMDGPU::OPERAND_REG_INLINE_C_FP32</a>:</div>
<div class="line"><a id="l04581" name="l04581"></a><span class="lineno"> 4581</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c">AMDGPU::OPERAND_REG_INLINE_C_INT64</a>:</div>
<div class="line"><a id="l04582" name="l04582"></a><span class="lineno"> 4582</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">AMDGPU::OPERAND_REG_INLINE_C_FP64</a>:</div>
<div class="line"><a id="l04583" name="l04583"></a><span class="lineno"> 4583</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">AMDGPU::OPERAND_REG_INLINE_C_INT16</a>:</div>
<div class="line"><a id="l04584" name="l04584"></a><span class="lineno"> 4584</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">AMDGPU::OPERAND_REG_INLINE_C_FP16</a>:</div>
<div class="line"><a id="l04585" name="l04585"></a><span class="lineno"> 4585</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">AMDGPU::OPERAND_REG_INLINE_AC_INT32</a>:</div>
<div class="line"><a id="l04586" name="l04586"></a><span class="lineno"> 4586</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">AMDGPU::OPERAND_REG_INLINE_AC_FP32</a>:</div>
<div class="line"><a id="l04587" name="l04587"></a><span class="lineno"> 4587</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">AMDGPU::OPERAND_REG_INLINE_AC_INT16</a>:</div>
<div class="line"><a id="l04588" name="l04588"></a><span class="lineno"> 4588</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">AMDGPU::OPERAND_REG_INLINE_AC_FP16</a>:</div>
<div class="line"><a id="l04589" name="l04589"></a><span class="lineno"> 4589</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae51ff25f16b928b2b8712a613e4fd3db">AMDGPU::OPERAND_REG_INLINE_AC_FP64</a>: {</div>
<div class="line"><a id="l04590" name="l04590"></a><span class="lineno"> 4590</span>      <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() || !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, i))) {</div>
<div class="line"><a id="l04591" name="l04591"></a><span class="lineno"> 4591</span>        ErrInfo = <span class="stringliteral">&quot;Illegal immediate value for operand.&quot;</span>;</div>
<div class="line"><a id="l04592" name="l04592"></a><span class="lineno"> 4592</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04593" name="l04593"></a><span class="lineno"> 4593</span>      }</div>
<div class="line"><a id="l04594" name="l04594"></a><span class="lineno"> 4594</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04595" name="l04595"></a><span class="lineno"> 4595</span>    }</div>
<div class="line"><a id="l04596" name="l04596"></a><span class="lineno"> 4596</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af4b9cc7ae4320e5423baac7b35410470">AMDGPU::OPERAND_INLINE_SPLIT_BARRIER_INT32</a>:</div>
<div class="line"><a id="l04597" name="l04597"></a><span class="lineno"> 4597</span>      <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i).isImm() || !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, i)) {</div>
<div class="line"><a id="l04598" name="l04598"></a><span class="lineno"> 4598</span>        ErrInfo = <span class="stringliteral">&quot;Expected inline constant for operand.&quot;</span>;</div>
<div class="line"><a id="l04599" name="l04599"></a><span class="lineno"> 4599</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04600" name="l04600"></a><span class="lineno"> 4600</span>      }</div>
<div class="line"><a id="l04601" name="l04601"></a><span class="lineno"> 4601</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04602" name="l04602"></a><span class="lineno"> 4602</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534">MCOI::OPERAND_IMMEDIATE</a>:</div>
<div class="line"><a id="l04603" name="l04603"></a><span class="lineno"> 4603</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e">AMDGPU::OPERAND_KIMM32</a>:</div>
<div class="line"><a id="l04604" name="l04604"></a><span class="lineno"> 4604</span>      <span class="comment">// Check if this operand is an immediate.</span></div>
<div class="line"><a id="l04605" name="l04605"></a><span class="lineno"> 4605</span>      <span class="comment">// FrameIndex operands will be replaced by immediates, so they are</span></div>
<div class="line"><a id="l04606" name="l04606"></a><span class="lineno"> 4606</span>      <span class="comment">// allowed.</span></div>
<div class="line"><a id="l04607" name="l04607"></a><span class="lineno"> 4607</span>      <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i).isImm() &amp;&amp; !<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i).isFI()) {</div>
<div class="line"><a id="l04608" name="l04608"></a><span class="lineno"> 4608</span>        ErrInfo = <span class="stringliteral">&quot;Expected immediate, but got non-immediate&quot;</span>;</div>
<div class="line"><a id="l04609" name="l04609"></a><span class="lineno"> 4609</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04610" name="l04610"></a><span class="lineno"> 4610</span>      }</div>
<div class="line"><a id="l04611" name="l04611"></a><span class="lineno"> 4611</span>      [[fallthrough]];</div>
<div class="line"><a id="l04612" name="l04612"></a><span class="lineno"> 4612</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l04613" name="l04613"></a><span class="lineno"> 4613</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l04614" name="l04614"></a><span class="lineno"> 4614</span>    }</div>
<div class="line"><a id="l04615" name="l04615"></a><span class="lineno"> 4615</span> </div>
<div class="line"><a id="l04616" name="l04616"></a><span class="lineno"> 4616</span>    <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div>
<div class="line"><a id="l04617" name="l04617"></a><span class="lineno"> 4617</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l04618" name="l04618"></a><span class="lineno"> 4618</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l04619" name="l04619"></a><span class="lineno"> 4619</span>    <span class="keywordflow">if</span> (!Reg)</div>
<div class="line"><a id="l04620" name="l04620"></a><span class="lineno"> 4620</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l04621" name="l04621"></a><span class="lineno"> 4621</span> </div>
<div class="line"><a id="l04622" name="l04622"></a><span class="lineno"> 4622</span>    <span class="comment">// FIXME: Ideally we would have separate instruction definitions with the</span></div>
<div class="line"><a id="l04623" name="l04623"></a><span class="lineno"> 4623</span>    <span class="comment">// aligned register constraint.</span></div>
<div class="line"><a id="l04624" name="l04624"></a><span class="lineno"> 4624</span>    <span class="comment">// FIXME: We do not verify inline asm operands, but custom inline asm</span></div>
<div class="line"><a id="l04625" name="l04625"></a><span class="lineno"> 4625</span>    <span class="comment">// verification is broken anyway</span></div>
<div class="line"><a id="l04626" name="l04626"></a><span class="lineno"> 4626</span>    <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a3b3c319ca867b6775449a12b4623634a">needsAlignedVGPRs</a>()) {</div>
<div class="line"><a id="l04627" name="l04627"></a><span class="lineno"> 4627</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a77b95c7a5620b2e92ef8ca3aa8be15bd">getRegClassForReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Reg);</div>
<div class="line"><a id="l04628" name="l04628"></a><span class="lineno"> 4628</span>      <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2c4185689ad93fedfa57db7bfeb8ddd3">hasVectorRegisters</a>(RC) &amp;&amp; MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>()) {</div>
<div class="line"><a id="l04629" name="l04629"></a><span class="lineno"> 4629</span>        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC =</div>
<div class="line"><a id="l04630" name="l04630"></a><span class="lineno"> 4630</span>            RI.getSubRegisterClass(RC, MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>());</div>
<div class="line"><a id="l04631" name="l04631"></a><span class="lineno"> 4631</span>        RC = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0e83ecd12d46c80703ce5d3ef34ead33">getCompatibleSubRegClass</a>(RC, SubRC, MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>());</div>
<div class="line"><a id="l04632" name="l04632"></a><span class="lineno"> 4632</span>        <span class="keywordflow">if</span> (RC)</div>
<div class="line"><a id="l04633" name="l04633"></a><span class="lineno"> 4633</span>          RC = SubRC;</div>
<div class="line"><a id="l04634" name="l04634"></a><span class="lineno"> 4634</span>      }</div>
<div class="line"><a id="l04635" name="l04635"></a><span class="lineno"> 4635</span> </div>
<div class="line"><a id="l04636" name="l04636"></a><span class="lineno"> 4636</span>      <span class="comment">// Check that this is the aligned version of the class.</span></div>
<div class="line"><a id="l04637" name="l04637"></a><span class="lineno"> 4637</span>      <span class="keywordflow">if</span> (!RC || !RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2adf69ba524926c5454f5d259c1c4dac">isProperlyAlignedRC</a>(*RC)) {</div>
<div class="line"><a id="l04638" name="l04638"></a><span class="lineno"> 4638</span>        ErrInfo = <span class="stringliteral">&quot;Subtarget requires even aligned vector registers&quot;</span>;</div>
<div class="line"><a id="l04639" name="l04639"></a><span class="lineno"> 4639</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04640" name="l04640"></a><span class="lineno"> 4640</span>      }</div>
<div class="line"><a id="l04641" name="l04641"></a><span class="lineno"> 4641</span>    }</div>
<div class="line"><a id="l04642" name="l04642"></a><span class="lineno"> 4642</span> </div>
<div class="line"><a id="l04643" name="l04643"></a><span class="lineno"> 4643</span>    <span class="keywordflow">if</span> (RegClass != -1) {</div>
<div class="line"><a id="l04644" name="l04644"></a><span class="lineno"> 4644</span>      <span class="keywordflow">if</span> (Reg.isVirtual())</div>
<div class="line"><a id="l04645" name="l04645"></a><span class="lineno"> 4645</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l04646" name="l04646"></a><span class="lineno"> 4646</span> </div>
<div class="line"><a id="l04647" name="l04647"></a><span class="lineno"> 4647</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">getRegClass</a>(RegClass);</div>
<div class="line"><a id="l04648" name="l04648"></a><span class="lineno"> 4648</span>      <span class="keywordflow">if</span> (!RC-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a60b6974966381f08079722f2258a0039">contains</a>(Reg)) {</div>
<div class="line"><a id="l04649" name="l04649"></a><span class="lineno"> 4649</span>        ErrInfo = <span class="stringliteral">&quot;Operand has incorrect register class.&quot;</span>;</div>
<div class="line"><a id="l04650" name="l04650"></a><span class="lineno"> 4650</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"> 4651</span>      }</div>
<div class="line"><a id="l04652" name="l04652"></a><span class="lineno"> 4652</span>    }</div>
<div class="line"><a id="l04653" name="l04653"></a><span class="lineno"> 4653</span>  }</div>
<div class="line"><a id="l04654" name="l04654"></a><span class="lineno"> 4654</span> </div>
<div class="line"><a id="l04655" name="l04655"></a><span class="lineno"> 4655</span>  <span class="comment">// Verify SDWA</span></div>
<div class="line"><a id="l04656" name="l04656"></a><span class="lineno"> 4656</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a3295a9f4a742f69dfa4d7bb91cced3a9">isSDWA</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l04657" name="l04657"></a><span class="lineno"> 4657</span>    <span class="keywordflow">if</span> (!ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#a1fc1d6d384bfb39f6a1ad286154258a5">hasSDWA</a>()) {</div>
<div class="line"><a id="l04658" name="l04658"></a><span class="lineno"> 4658</span>      ErrInfo = <span class="stringliteral">&quot;SDWA is not supported on this target&quot;</span>;</div>
<div class="line"><a id="l04659" name="l04659"></a><span class="lineno"> 4659</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04660" name="l04660"></a><span class="lineno"> 4660</span>    }</div>
<div class="line"><a id="l04661" name="l04661"></a><span class="lineno"> 4661</span> </div>
<div class="line"><a id="l04662" name="l04662"></a><span class="lineno"> 4662</span>    <span class="keywordtype">int</span> DstIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode, AMDGPU::OpName::vdst);</div>
<div class="line"><a id="l04663" name="l04663"></a><span class="lineno"> 4663</span> </div>
<div class="line"><a id="l04664" name="l04664"></a><span class="lineno"> 4664</span>    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> OpIdx : {DstIdx, Src0Idx, Src1Idx, Src2Idx}) {</div>
<div class="line"><a id="l04665" name="l04665"></a><span class="lineno"> 4665</span>      <span class="keywordflow">if</span> (OpIdx == -1)</div>
<div class="line"><a id="l04666" name="l04666"></a><span class="lineno"> 4666</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l04667" name="l04667"></a><span class="lineno"> 4667</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpIdx);</div>
<div class="line"><a id="l04668" name="l04668"></a><span class="lineno"> 4668</span> </div>
<div class="line"><a id="l04669" name="l04669"></a><span class="lineno"> 4669</span>      <span class="keywordflow">if</span> (!ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a0af7bcad0087b2e7738d1636e5e4793e">hasSDWAScalar</a>()) {</div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"> 4670</span>        <span class="comment">// Only VGPRS on VI</span></div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"> 4671</span>        <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8cb8776ee5f539fe6391a6d521af25f1">hasVGPRs</a>(RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a77b95c7a5620b2e92ef8ca3aa8be15bd">getRegClassForReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))) {</div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"> 4672</span>          ErrInfo = <span class="stringliteral">&quot;Only VGPRs allowed as operands in SDWA instructions on VI&quot;</span>;</div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"> 4673</span>          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04674" name="l04674"></a><span class="lineno"> 4674</span>        }</div>
<div class="line"><a id="l04675" name="l04675"></a><span class="lineno"> 4675</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04676" name="l04676"></a><span class="lineno"> 4676</span>        <span class="comment">// No immediates on GFX9</span></div>
<div class="line"><a id="l04677" name="l04677"></a><span class="lineno"> 4677</span>        <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div>
<div class="line"><a id="l04678" name="l04678"></a><span class="lineno"> 4678</span>          ErrInfo =</div>
<div class="line"><a id="l04679" name="l04679"></a><span class="lineno"> 4679</span>            <span class="stringliteral">&quot;Only reg allowed as operands in SDWA instructions on GFX9+&quot;</span>;</div>
<div class="line"><a id="l04680" name="l04680"></a><span class="lineno"> 4680</span>          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04681" name="l04681"></a><span class="lineno"> 4681</span>        }</div>
<div class="line"><a id="l04682" name="l04682"></a><span class="lineno"> 4682</span>      }</div>
<div class="line"><a id="l04683" name="l04683"></a><span class="lineno"> 4683</span>    }</div>
<div class="line"><a id="l04684" name="l04684"></a><span class="lineno"> 4684</span> </div>
<div class="line"><a id="l04685" name="l04685"></a><span class="lineno"> 4685</span>    <span class="keywordflow">if</span> (!ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a0330bc04e02e5f966bb34b94faee3ea7">hasSDWAOmod</a>()) {</div>
<div class="line"><a id="l04686" name="l04686"></a><span class="lineno"> 4686</span>      <span class="comment">// No omod allowed on VI</span></div>
<div class="line"><a id="l04687" name="l04687"></a><span class="lineno"> 4687</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *OMod = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::omod);</div>
<div class="line"><a id="l04688" name="l04688"></a><span class="lineno"> 4688</span>      <span class="keywordflow">if</span> (OMod != <span class="keyword">nullptr</span> &amp;&amp;</div>
<div class="line"><a id="l04689" name="l04689"></a><span class="lineno"> 4689</span>        (!OMod-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() || OMod-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 0)) {</div>
<div class="line"><a id="l04690" name="l04690"></a><span class="lineno"> 4690</span>        ErrInfo = <span class="stringliteral">&quot;OMod not allowed in SDWA instructions on VI&quot;</span>;</div>
<div class="line"><a id="l04691" name="l04691"></a><span class="lineno"> 4691</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04692" name="l04692"></a><span class="lineno"> 4692</span>      }</div>
<div class="line"><a id="l04693" name="l04693"></a><span class="lineno"> 4693</span>    }</div>
<div class="line"><a id="l04694" name="l04694"></a><span class="lineno"> 4694</span> </div>
<div class="line"><a id="l04695" name="l04695"></a><span class="lineno"> 4695</span>    <a class="code hl_class" href="classuint16__t.html">uint16_t</a> BasicOpcode = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a08b135e0f9484354a83410d97d698b22">AMDGPU::getBasicFromSDWAOp</a>(Opcode);</div>
<div class="line"><a id="l04696" name="l04696"></a><span class="lineno"> 4696</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a4e8b8e35244538ba4a04d756420454ba">isVOPC</a>(BasicOpcode)) {</div>
<div class="line"><a id="l04697" name="l04697"></a><span class="lineno"> 4697</span>      <span class="keywordflow">if</span> (!ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a8ef1770dca2e75c8a049d7441802932f">hasSDWASdst</a>() &amp;&amp; DstIdx != -1) {</div>
<div class="line"><a id="l04698" name="l04698"></a><span class="lineno"> 4698</span>        <span class="comment">// Only vcc allowed as dst on VI for VOPC</span></div>
<div class="line"><a id="l04699" name="l04699"></a><span class="lineno"> 4699</span>        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(DstIdx);</div>
<div class="line"><a id="l04700" name="l04700"></a><span class="lineno"> 4700</span>        <span class="keywordflow">if</span> (!Dst.isReg() || Dst.getReg() != AMDGPU::VCC) {</div>
<div class="line"><a id="l04701" name="l04701"></a><span class="lineno"> 4701</span>          ErrInfo = <span class="stringliteral">&quot;Only VCC allowed as dst in SDWA instructions on VI&quot;</span>;</div>
<div class="line"><a id="l04702" name="l04702"></a><span class="lineno"> 4702</span>          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04703" name="l04703"></a><span class="lineno"> 4703</span>        }</div>
<div class="line"><a id="l04704" name="l04704"></a><span class="lineno"> 4704</span>      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a67eda8a7f0b4516f8f08d82651207c91">hasSDWAOutModsVOPC</a>()) {</div>
<div class="line"><a id="l04705" name="l04705"></a><span class="lineno"> 4705</span>        <span class="comment">// No clamp allowed on GFX9 for VOPC</span></div>
<div class="line"><a id="l04706" name="l04706"></a><span class="lineno"> 4706</span>        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Clamp = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::clamp);</div>
<div class="line"><a id="l04707" name="l04707"></a><span class="lineno"> 4707</span>        <span class="keywordflow">if</span> (Clamp &amp;&amp; (!Clamp-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() || Clamp-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 0)) {</div>
<div class="line"><a id="l04708" name="l04708"></a><span class="lineno"> 4708</span>          ErrInfo = <span class="stringliteral">&quot;Clamp not allowed in VOPC SDWA instructions on VI&quot;</span>;</div>
<div class="line"><a id="l04709" name="l04709"></a><span class="lineno"> 4709</span>          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04710" name="l04710"></a><span class="lineno"> 4710</span>        }</div>
<div class="line"><a id="l04711" name="l04711"></a><span class="lineno"> 4711</span> </div>
<div class="line"><a id="l04712" name="l04712"></a><span class="lineno"> 4712</span>        <span class="comment">// No omod allowed on GFX9 for VOPC</span></div>
<div class="line"><a id="l04713" name="l04713"></a><span class="lineno"> 4713</span>        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *OMod = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::omod);</div>
<div class="line"><a id="l04714" name="l04714"></a><span class="lineno"> 4714</span>        <span class="keywordflow">if</span> (OMod &amp;&amp; (!OMod-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() || OMod-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 0)) {</div>
<div class="line"><a id="l04715" name="l04715"></a><span class="lineno"> 4715</span>          ErrInfo = <span class="stringliteral">&quot;OMod not allowed in VOPC SDWA instructions on VI&quot;</span>;</div>
<div class="line"><a id="l04716" name="l04716"></a><span class="lineno"> 4716</span>          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04717" name="l04717"></a><span class="lineno"> 4717</span>        }</div>
<div class="line"><a id="l04718" name="l04718"></a><span class="lineno"> 4718</span>      }</div>
<div class="line"><a id="l04719" name="l04719"></a><span class="lineno"> 4719</span>    }</div>
<div class="line"><a id="l04720" name="l04720"></a><span class="lineno"> 4720</span> </div>
<div class="line"><a id="l04721" name="l04721"></a><span class="lineno"> 4721</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *DstUnused = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::dst_unused);</div>
<div class="line"><a id="l04722" name="l04722"></a><span class="lineno"> 4722</span>    <span class="keywordflow">if</span> (DstUnused &amp;&amp; DstUnused-&gt;isImm() &amp;&amp;</div>
<div class="line"><a id="l04723" name="l04723"></a><span class="lineno"> 4723</span>        DstUnused-&gt;getImm() == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6a58f19664e2b69107495d2085514f7874">AMDGPU::SDWA::UNUSED_PRESERVE</a>) {</div>
<div class="line"><a id="l04724" name="l04724"></a><span class="lineno"> 4724</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(DstIdx);</div>
<div class="line"><a id="l04725" name="l04725"></a><span class="lineno"> 4725</span>      <span class="keywordflow">if</span> (!Dst.isReg() || !Dst.isTied()) {</div>
<div class="line"><a id="l04726" name="l04726"></a><span class="lineno"> 4726</span>        ErrInfo = <span class="stringliteral">&quot;Dst register should have tied register&quot;</span>;</div>
<div class="line"><a id="l04727" name="l04727"></a><span class="lineno"> 4727</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04728" name="l04728"></a><span class="lineno"> 4728</span>      }</div>
<div class="line"><a id="l04729" name="l04729"></a><span class="lineno"> 4729</span> </div>
<div class="line"><a id="l04730" name="l04730"></a><span class="lineno"> 4730</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;TiedMO =</div>
<div class="line"><a id="l04731" name="l04731"></a><span class="lineno"> 4731</span>          <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.findTiedOperandIdx(DstIdx));</div>
<div class="line"><a id="l04732" name="l04732"></a><span class="lineno"> 4732</span>      <span class="keywordflow">if</span> (!TiedMO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !TiedMO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>() || !TiedMO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>()) {</div>
<div class="line"><a id="l04733" name="l04733"></a><span class="lineno"> 4733</span>        ErrInfo =</div>
<div class="line"><a id="l04734" name="l04734"></a><span class="lineno"> 4734</span>            <span class="stringliteral">&quot;Dst register should be tied to implicit use of preserved register&quot;</span>;</div>
<div class="line"><a id="l04735" name="l04735"></a><span class="lineno"> 4735</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04736" name="l04736"></a><span class="lineno"> 4736</span>      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TiedMO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>().<a class="code hl_function" href="classllvm_1_1Register.html#affdbf5b92ed7e01352e2f39466efbe21">isPhysical</a>() &amp;&amp;</div>
<div class="line"><a id="l04737" name="l04737"></a><span class="lineno"> 4737</span>                 Dst.getReg() != TiedMO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) {</div>
<div class="line"><a id="l04738" name="l04738"></a><span class="lineno"> 4738</span>        ErrInfo = <span class="stringliteral">&quot;Dst register should use same physical register as preserved&quot;</span>;</div>
<div class="line"><a id="l04739" name="l04739"></a><span class="lineno"> 4739</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04740" name="l04740"></a><span class="lineno"> 4740</span>      }</div>
<div class="line"><a id="l04741" name="l04741"></a><span class="lineno"> 4741</span>    }</div>
<div class="line"><a id="l04742" name="l04742"></a><span class="lineno"> 4742</span>  }</div>
<div class="line"><a id="l04743" name="l04743"></a><span class="lineno"> 4743</span> </div>
<div class="line"><a id="l04744" name="l04744"></a><span class="lineno"> 4744</span>  <span class="comment">// Verify MIMG / VIMAGE / VSAMPLE</span></div>
<div class="line"><a id="l04745" name="l04745"></a><span class="lineno"> 4745</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a7cffecf3a0aef3f0140d36560a2959d9">isImage</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) &amp;&amp; !<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.mayStore()) {</div>
<div class="line"><a id="l04746" name="l04746"></a><span class="lineno"> 4746</span>    <span class="comment">// Ensure that the return type used is large enough for all the options</span></div>
<div class="line"><a id="l04747" name="l04747"></a><span class="lineno"> 4747</span>    <span class="comment">// being used TFE/LWE require an extra result register.</span></div>
<div class="line"><a id="l04748" name="l04748"></a><span class="lineno"> 4748</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *DMask = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::dmask);</div>
<div class="line"><a id="l04749" name="l04749"></a><span class="lineno"> 4749</span>    <span class="keywordflow">if</span> (DMask) {</div>
<div class="line"><a id="l04750" name="l04750"></a><span class="lineno"> 4750</span>      <a class="code hl_class" href="classuint64__t.html">uint64_t</a> DMaskImm = DMask-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div>
<div class="line"><a id="l04751" name="l04751"></a><span class="lineno"> 4751</span>      <a class="code hl_class" href="classuint32__t.html">uint32_t</a> RegCount =</div>
<div class="line"><a id="l04752" name="l04752"></a><span class="lineno"> 4752</span>          <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a39d7080130a2d44447525617ead75825">isGather4</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) ? 4 : <a class="code hl_function" href="namespacellvm.html#a0eea77e7bfa82e0219d2ec7b4efbc94f">llvm::popcount</a>(DMaskImm);</div>
<div class="line"><a id="l04753" name="l04753"></a><span class="lineno"> 4753</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *TFE = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::tfe);</div>
<div class="line"><a id="l04754" name="l04754"></a><span class="lineno"> 4754</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *LWE = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::lwe);</div>
<div class="line"><a id="l04755" name="l04755"></a><span class="lineno"> 4755</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *D16 = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::d16);</div>
<div class="line"><a id="l04756" name="l04756"></a><span class="lineno"> 4756</span> </div>
<div class="line"><a id="l04757" name="l04757"></a><span class="lineno"> 4757</span>      <span class="comment">// Adjust for packed 16 bit values</span></div>
<div class="line"><a id="l04758" name="l04758"></a><span class="lineno"> 4758</span>      <span class="keywordflow">if</span> (D16 &amp;&amp; D16-&gt;getImm() &amp;&amp; !ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ad30b3c952ed576256171d49971ec9241">hasUnpackedD16VMem</a>())</div>
<div class="line"><a id="l04759" name="l04759"></a><span class="lineno"> 4759</span>        RegCount = <a class="code hl_function" href="namespacellvm.html#a1a14592c2ae220a319c7c85ee545c96f">divideCeil</a>(RegCount, 2);</div>
<div class="line"><a id="l04760" name="l04760"></a><span class="lineno"> 4760</span> </div>
<div class="line"><a id="l04761" name="l04761"></a><span class="lineno"> 4761</span>      <span class="comment">// Adjust if using LWE or TFE</span></div>
<div class="line"><a id="l04762" name="l04762"></a><span class="lineno"> 4762</span>      <span class="keywordflow">if</span> ((LWE &amp;&amp; LWE-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()) || (TFE &amp;&amp; TFE-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()))</div>
<div class="line"><a id="l04763" name="l04763"></a><span class="lineno"> 4763</span>        RegCount += 1;</div>
<div class="line"><a id="l04764" name="l04764"></a><span class="lineno"> 4764</span> </div>
<div class="line"><a id="l04765" name="l04765"></a><span class="lineno"> 4765</span>      <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> DstIdx =</div>
<div class="line"><a id="l04766" name="l04766"></a><span class="lineno"> 4766</span>          <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::vdata);</div>
<div class="line"><a id="l04767" name="l04767"></a><span class="lineno"> 4767</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(DstIdx);</div>
<div class="line"><a id="l04768" name="l04768"></a><span class="lineno"> 4768</span>      <span class="keywordflow">if</span> (Dst.isReg()) {</div>
<div class="line"><a id="l04769" name="l04769"></a><span class="lineno"> 4769</span>        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">getOpRegClass</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DstIdx);</div>
<div class="line"><a id="l04770" name="l04770"></a><span class="lineno"> 4770</span>        <a class="code hl_class" href="classuint32__t.html">uint32_t</a> DstSize = RI.getRegSizeInBits(*DstRC) / 32;</div>
<div class="line"><a id="l04771" name="l04771"></a><span class="lineno"> 4771</span>        <span class="keywordflow">if</span> (RegCount &gt; DstSize) {</div>
<div class="line"><a id="l04772" name="l04772"></a><span class="lineno"> 4772</span>          ErrInfo = <span class="stringliteral">&quot;Image instruction returns too many registers for dst &quot;</span></div>
<div class="line"><a id="l04773" name="l04773"></a><span class="lineno"> 4773</span>                    <span class="stringliteral">&quot;register class&quot;</span>;</div>
<div class="line"><a id="l04774" name="l04774"></a><span class="lineno"> 4774</span>          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04775" name="l04775"></a><span class="lineno"> 4775</span>        }</div>
<div class="line"><a id="l04776" name="l04776"></a><span class="lineno"> 4776</span>      }</div>
<div class="line"><a id="l04777" name="l04777"></a><span class="lineno"> 4777</span>    }</div>
<div class="line"><a id="l04778" name="l04778"></a><span class="lineno"> 4778</span>  }</div>
<div class="line"><a id="l04779" name="l04779"></a><span class="lineno"> 4779</span> </div>
<div class="line"><a id="l04780" name="l04780"></a><span class="lineno"> 4780</span>  <span class="comment">// Verify VOP*. Ignore multiple sgpr operands on writelane.</span></div>
<div class="line"><a id="l04781" name="l04781"></a><span class="lineno"> 4781</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ade8d533000b775c514d9ac189b66c3a5">isVALU</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &amp;&amp; <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.getOpcode() != AMDGPU::V_WRITELANE_B32) {</div>
<div class="line"><a id="l04782" name="l04782"></a><span class="lineno"> 4782</span>    <span class="keywordtype">unsigned</span> ConstantBusCount = 0;</div>
<div class="line"><a id="l04783" name="l04783"></a><span class="lineno"> 4783</span>    <span class="keywordtype">bool</span> UsesLiteral = <span class="keyword">false</span>;</div>
<div class="line"><a id="l04784" name="l04784"></a><span class="lineno"> 4784</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *LiteralVal = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l04785" name="l04785"></a><span class="lineno"> 4785</span> </div>
<div class="line"><a id="l04786" name="l04786"></a><span class="lineno"> 4786</span>    <span class="keywordtype">int</span> ImmIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode, AMDGPU::OpName::imm);</div>
<div class="line"><a id="l04787" name="l04787"></a><span class="lineno"> 4787</span>    <span class="keywordflow">if</span> (ImmIdx != -1) {</div>
<div class="line"><a id="l04788" name="l04788"></a><span class="lineno"> 4788</span>      ++ConstantBusCount;</div>
<div class="line"><a id="l04789" name="l04789"></a><span class="lineno"> 4789</span>      UsesLiteral = <span class="keyword">true</span>;</div>
<div class="line"><a id="l04790" name="l04790"></a><span class="lineno"> 4790</span>      LiteralVal = &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(ImmIdx);</div>
<div class="line"><a id="l04791" name="l04791"></a><span class="lineno"> 4791</span>    }</div>
<div class="line"><a id="l04792" name="l04792"></a><span class="lineno"> 4792</span> </div>
<div class="line"><a id="l04793" name="l04793"></a><span class="lineno"> 4793</span>    <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> SGPRsUsed;</div>
<div class="line"><a id="l04794" name="l04794"></a><span class="lineno"> 4794</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SGPRUsed;</div>
<div class="line"><a id="l04795" name="l04795"></a><span class="lineno"> 4795</span> </div>
<div class="line"><a id="l04796" name="l04796"></a><span class="lineno"> 4796</span>    <span class="comment">// Only look at the true operands. Only a real operand can use the constant</span></div>
<div class="line"><a id="l04797" name="l04797"></a><span class="lineno"> 4797</span>    <span class="comment">// bus, and we don&#39;t want to check pseudo-operands like the source modifier</span></div>
<div class="line"><a id="l04798" name="l04798"></a><span class="lineno"> 4798</span>    <span class="comment">// flags.</span></div>
<div class="line"><a id="l04799" name="l04799"></a><span class="lineno"> 4799</span>    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> OpIdx : {Src0Idx, Src1Idx, Src2Idx, Src3Idx}) {</div>
<div class="line"><a id="l04800" name="l04800"></a><span class="lineno"> 4800</span>      <span class="keywordflow">if</span> (OpIdx == -1)</div>
<div class="line"><a id="l04801" name="l04801"></a><span class="lineno"> 4801</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l04802" name="l04802"></a><span class="lineno"> 4802</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpIdx);</div>
<div class="line"><a id="l04803" name="l04803"></a><span class="lineno"> 4803</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a1f6067626e3318b8569835d83acbd92e">usesConstantBus</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, MO, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().operands()[OpIdx])) {</div>
<div class="line"><a id="l04804" name="l04804"></a><span class="lineno"> 4804</span>        <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div>
<div class="line"><a id="l04805" name="l04805"></a><span class="lineno"> 4805</span>          SGPRUsed = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l04806" name="l04806"></a><span class="lineno"> 4806</span>          <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">llvm::is_contained</a>(SGPRsUsed, SGPRUsed)) {</div>
<div class="line"><a id="l04807" name="l04807"></a><span class="lineno"> 4807</span>            ++ConstantBusCount;</div>
<div class="line"><a id="l04808" name="l04808"></a><span class="lineno"> 4808</span>            SGPRsUsed.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(SGPRUsed);</div>
<div class="line"><a id="l04809" name="l04809"></a><span class="lineno"> 4809</span>          }</div>
<div class="line"><a id="l04810" name="l04810"></a><span class="lineno"> 4810</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04811" name="l04811"></a><span class="lineno"> 4811</span>          <span class="keywordflow">if</span> (!UsesLiteral) {</div>
<div class="line"><a id="l04812" name="l04812"></a><span class="lineno"> 4812</span>            ++ConstantBusCount;</div>
<div class="line"><a id="l04813" name="l04813"></a><span class="lineno"> 4813</span>            UsesLiteral = <span class="keyword">true</span>;</div>
<div class="line"><a id="l04814" name="l04814"></a><span class="lineno"> 4814</span>            LiteralVal = &amp;MO;</div>
<div class="line"><a id="l04815" name="l04815"></a><span class="lineno"> 4815</span>          } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ad7f2dc64214551418f486026ffc95fa4">isIdenticalTo</a>(*LiteralVal)) {</div>
<div class="line"><a id="l04816" name="l04816"></a><span class="lineno"> 4816</span>            <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a323a96a23d09892cc1b252bf1cba2732">isVOP2</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) || <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0aab14aaa9761a9af59b094090851ca3">isVOP3</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>));</div>
<div class="line"><a id="l04817" name="l04817"></a><span class="lineno"> 4817</span>            ErrInfo = <span class="stringliteral">&quot;VOP2/VOP3 instruction uses more than one literal&quot;</span>;</div>
<div class="line"><a id="l04818" name="l04818"></a><span class="lineno"> 4818</span>            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04819" name="l04819"></a><span class="lineno"> 4819</span>          }</div>
<div class="line"><a id="l04820" name="l04820"></a><span class="lineno"> 4820</span>        }</div>
<div class="line"><a id="l04821" name="l04821"></a><span class="lineno"> 4821</span>      }</div>
<div class="line"><a id="l04822" name="l04822"></a><span class="lineno"> 4822</span>    }</div>
<div class="line"><a id="l04823" name="l04823"></a><span class="lineno"> 4823</span> </div>
<div class="line"><a id="l04824" name="l04824"></a><span class="lineno"> 4824</span>    SGPRUsed = <a class="code hl_function" href="SIInstrInfo_8cpp.html#a81a328aa5781f7c744daa43c44df83c6">findImplicitSGPRRead</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l04825" name="l04825"></a><span class="lineno"> 4825</span>    <span class="keywordflow">if</span> (SGPRUsed) {</div>
<div class="line"><a id="l04826" name="l04826"></a><span class="lineno"> 4826</span>      <span class="comment">// Implicit uses may safely overlap true operands</span></div>
<div class="line"><a id="l04827" name="l04827"></a><span class="lineno"> 4827</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm.html#a0d10fe510ced2849a8074fe81e5d04ce">llvm::all_of</a>(SGPRsUsed, [<span class="keyword">this</span>, SGPRUsed](<span class="keywordtype">unsigned</span> SGPR) {</div>
<div class="line"><a id="l04828" name="l04828"></a><span class="lineno"> 4828</span>            <span class="keywordflow">return</span> !RI.regsOverlap(SGPRUsed, SGPR);</div>
<div class="line"><a id="l04829" name="l04829"></a><span class="lineno"> 4829</span>          })) {</div>
<div class="line"><a id="l04830" name="l04830"></a><span class="lineno"> 4830</span>        ++ConstantBusCount;</div>
<div class="line"><a id="l04831" name="l04831"></a><span class="lineno"> 4831</span>        SGPRsUsed.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(SGPRUsed);</div>
<div class="line"><a id="l04832" name="l04832"></a><span class="lineno"> 4832</span>      }</div>
<div class="line"><a id="l04833" name="l04833"></a><span class="lineno"> 4833</span>    }</div>
<div class="line"><a id="l04834" name="l04834"></a><span class="lineno"> 4834</span> </div>
<div class="line"><a id="l04835" name="l04835"></a><span class="lineno"> 4835</span>    <span class="comment">// v_writelane_b32 is an exception from constant bus restriction:</span></div>
<div class="line"><a id="l04836" name="l04836"></a><span class="lineno"> 4836</span>    <span class="comment">// vsrc0 can be sgpr, const or m0 and lane select sgpr, m0 or inline-const</span></div>
<div class="line"><a id="l04837" name="l04837"></a><span class="lineno"> 4837</span>    <span class="keywordflow">if</span> (ConstantBusCount &gt; ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a33a600e1b2e066f85e6a2bb588a7f3f1">getConstantBusLimit</a>(Opcode) &amp;&amp;</div>
<div class="line"><a id="l04838" name="l04838"></a><span class="lineno"> 4838</span>        Opcode != AMDGPU::V_WRITELANE_B32) {</div>
<div class="line"><a id="l04839" name="l04839"></a><span class="lineno"> 4839</span>      ErrInfo = <span class="stringliteral">&quot;VOP* instruction violates constant bus restriction&quot;</span>;</div>
<div class="line"><a id="l04840" name="l04840"></a><span class="lineno"> 4840</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04841" name="l04841"></a><span class="lineno"> 4841</span>    }</div>
<div class="line"><a id="l04842" name="l04842"></a><span class="lineno"> 4842</span> </div>
<div class="line"><a id="l04843" name="l04843"></a><span class="lineno"> 4843</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0aab14aaa9761a9af59b094090851ca3">isVOP3</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &amp;&amp; UsesLiteral &amp;&amp; !ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#acfa61def62c3f39edaec6b28782f1992">hasVOP3Literal</a>()) {</div>
<div class="line"><a id="l04844" name="l04844"></a><span class="lineno"> 4844</span>      ErrInfo = <span class="stringliteral">&quot;VOP3 instruction uses literal&quot;</span>;</div>
<div class="line"><a id="l04845" name="l04845"></a><span class="lineno"> 4845</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04846" name="l04846"></a><span class="lineno"> 4846</span>    }</div>
<div class="line"><a id="l04847" name="l04847"></a><span class="lineno"> 4847</span>  }</div>
<div class="line"><a id="l04848" name="l04848"></a><span class="lineno"> 4848</span> </div>
<div class="line"><a id="l04849" name="l04849"></a><span class="lineno"> 4849</span>  <span class="comment">// Special case for writelane - this can break the multiple constant bus rule,</span></div>
<div class="line"><a id="l04850" name="l04850"></a><span class="lineno"> 4850</span>  <span class="comment">// but still can&#39;t use more than one SGPR register</span></div>
<div class="line"><a id="l04851" name="l04851"></a><span class="lineno"> 4851</span>  <span class="keywordflow">if</span> (<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.getOpcode() == AMDGPU::V_WRITELANE_B32) {</div>
<div class="line"><a id="l04852" name="l04852"></a><span class="lineno"> 4852</span>    <span class="keywordtype">unsigned</span> SGPRCount = 0;</div>
<div class="line"><a id="l04853" name="l04853"></a><span class="lineno"> 4853</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SGPRUsed;</div>
<div class="line"><a id="l04854" name="l04854"></a><span class="lineno"> 4854</span> </div>
<div class="line"><a id="l04855" name="l04855"></a><span class="lineno"> 4855</span>    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> OpIdx : {Src0Idx, Src1Idx}) {</div>
<div class="line"><a id="l04856" name="l04856"></a><span class="lineno"> 4856</span>      <span class="keywordflow">if</span> (OpIdx == -1)</div>
<div class="line"><a id="l04857" name="l04857"></a><span class="lineno"> 4857</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04858" name="l04858"></a><span class="lineno"> 4858</span> </div>
<div class="line"><a id="l04859" name="l04859"></a><span class="lineno"> 4859</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpIdx);</div>
<div class="line"><a id="l04860" name="l04860"></a><span class="lineno"> 4860</span> </div>
<div class="line"><a id="l04861" name="l04861"></a><span class="lineno"> 4861</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a1f6067626e3318b8569835d83acbd92e">usesConstantBus</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, MO, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().operands()[OpIdx])) {</div>
<div class="line"><a id="l04862" name="l04862"></a><span class="lineno"> 4862</span>        <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != AMDGPU::M0) {</div>
<div class="line"><a id="l04863" name="l04863"></a><span class="lineno"> 4863</span>          <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != SGPRUsed)</div>
<div class="line"><a id="l04864" name="l04864"></a><span class="lineno"> 4864</span>            ++SGPRCount;</div>
<div class="line"><a id="l04865" name="l04865"></a><span class="lineno"> 4865</span>          SGPRUsed = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l04866" name="l04866"></a><span class="lineno"> 4866</span>        }</div>
<div class="line"><a id="l04867" name="l04867"></a><span class="lineno"> 4867</span>      }</div>
<div class="line"><a id="l04868" name="l04868"></a><span class="lineno"> 4868</span>      <span class="keywordflow">if</span> (SGPRCount &gt; ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a33a600e1b2e066f85e6a2bb588a7f3f1">getConstantBusLimit</a>(Opcode)) {</div>
<div class="line"><a id="l04869" name="l04869"></a><span class="lineno"> 4869</span>        ErrInfo = <span class="stringliteral">&quot;WRITELANE instruction violates constant bus restriction&quot;</span>;</div>
<div class="line"><a id="l04870" name="l04870"></a><span class="lineno"> 4870</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04871" name="l04871"></a><span class="lineno"> 4871</span>      }</div>
<div class="line"><a id="l04872" name="l04872"></a><span class="lineno"> 4872</span>    }</div>
<div class="line"><a id="l04873" name="l04873"></a><span class="lineno"> 4873</span>  }</div>
<div class="line"><a id="l04874" name="l04874"></a><span class="lineno"> 4874</span> </div>
<div class="line"><a id="l04875" name="l04875"></a><span class="lineno"> 4875</span>  <span class="comment">// Verify misc. restrictions on specific instructions.</span></div>
<div class="line"><a id="l04876" name="l04876"></a><span class="lineno"> 4876</span>  <span class="keywordflow">if</span> (<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.getOpcode() == AMDGPU::V_DIV_SCALE_F32_e64 ||</div>
<div class="line"><a id="l04877" name="l04877"></a><span class="lineno"> 4877</span>      <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.getOpcode() == AMDGPU::V_DIV_SCALE_F64_e64) {</div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"> 4878</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Src0Idx);</div>
<div class="line"><a id="l04879" name="l04879"></a><span class="lineno"> 4879</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Src1Idx);</div>
<div class="line"><a id="l04880" name="l04880"></a><span class="lineno"> 4880</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src2 = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Src2Idx);</div>
<div class="line"><a id="l04881" name="l04881"></a><span class="lineno"> 4881</span>    <span class="keywordflow">if</span> (Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Src2.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div>
<div class="line"><a id="l04882" name="l04882"></a><span class="lineno"> 4882</span>      <span class="keywordflow">if</span> (!<a class="code hl_function" href="SIInstrInfo_8cpp.html#a19e16a0f3c37ba1524eb85c891bfa760">compareMachineOp</a>(Src0, Src1) &amp;&amp;</div>
<div class="line"><a id="l04883" name="l04883"></a><span class="lineno"> 4883</span>          !<a class="code hl_function" href="SIInstrInfo_8cpp.html#a19e16a0f3c37ba1524eb85c891bfa760">compareMachineOp</a>(Src0, Src2)) {</div>
<div class="line"><a id="l04884" name="l04884"></a><span class="lineno"> 4884</span>        ErrInfo = <span class="stringliteral">&quot;v_div_scale_{f32|f64} require src0 = src1 or src2&quot;</span>;</div>
<div class="line"><a id="l04885" name="l04885"></a><span class="lineno"> 4885</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04886" name="l04886"></a><span class="lineno"> 4886</span>      }</div>
<div class="line"><a id="l04887" name="l04887"></a><span class="lineno"> 4887</span>    }</div>
<div class="line"><a id="l04888" name="l04888"></a><span class="lineno"> 4888</span>    <span class="keywordflow">if</span> ((<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::src0_modifiers)-&gt;getImm() &amp;</div>
<div class="line"><a id="l04889" name="l04889"></a><span class="lineno"> 4889</span>         <a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#a7319a55fca29e1eedc010867c5f453ada1be8a1ab79f4d1830526cc8d48960168">SISrcMods::ABS</a>) ||</div>
<div class="line"><a id="l04890" name="l04890"></a><span class="lineno"> 4890</span>        (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::src1_modifiers)-&gt;getImm() &amp;</div>
<div class="line"><a id="l04891" name="l04891"></a><span class="lineno"> 4891</span>         <a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#a7319a55fca29e1eedc010867c5f453ada1be8a1ab79f4d1830526cc8d48960168">SISrcMods::ABS</a>) ||</div>
<div class="line"><a id="l04892" name="l04892"></a><span class="lineno"> 4892</span>        (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::src2_modifiers)-&gt;getImm() &amp;</div>
<div class="line"><a id="l04893" name="l04893"></a><span class="lineno"> 4893</span>         <a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#a7319a55fca29e1eedc010867c5f453ada1be8a1ab79f4d1830526cc8d48960168">SISrcMods::ABS</a>)) {</div>
<div class="line"><a id="l04894" name="l04894"></a><span class="lineno"> 4894</span>      ErrInfo = <span class="stringliteral">&quot;ABS not allowed in VOP3B instructions&quot;</span>;</div>
<div class="line"><a id="l04895" name="l04895"></a><span class="lineno"> 4895</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04896" name="l04896"></a><span class="lineno"> 4896</span>    }</div>
<div class="line"><a id="l04897" name="l04897"></a><span class="lineno"> 4897</span>  }</div>
<div class="line"><a id="l04898" name="l04898"></a><span class="lineno"> 4898</span> </div>
<div class="line"><a id="l04899" name="l04899"></a><span class="lineno"> 4899</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a5c4551760d712abe6c1234a4997e22de">isSOP2</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) || <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#adbbf88b03dcc6927f63b144f40bbc54c">isSOPC</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l04900" name="l04900"></a><span class="lineno"> 4900</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Src0Idx);</div>
<div class="line"><a id="l04901" name="l04901"></a><span class="lineno"> 4901</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Src1Idx);</div>
<div class="line"><a id="l04902" name="l04902"></a><span class="lineno"> 4902</span> </div>
<div class="line"><a id="l04903" name="l04903"></a><span class="lineno"> 4903</span>    <span class="keywordflow">if</span> (!Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; !Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div>
<div class="line"><a id="l04904" name="l04904"></a><span class="lineno"> 4904</span>        !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(Src0, <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.operands()[Src0Idx]) &amp;&amp;</div>
<div class="line"><a id="l04905" name="l04905"></a><span class="lineno"> 4905</span>        !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(Src1, <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.operands()[Src1Idx]) &amp;&amp;</div>
<div class="line"><a id="l04906" name="l04906"></a><span class="lineno"> 4906</span>        !Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ad7f2dc64214551418f486026ffc95fa4">isIdenticalTo</a>(Src1)) {</div>
<div class="line"><a id="l04907" name="l04907"></a><span class="lineno"> 4907</span>      ErrInfo = <span class="stringliteral">&quot;SOP2/SOPC instruction requires too many immediate constants&quot;</span>;</div>
<div class="line"><a id="l04908" name="l04908"></a><span class="lineno"> 4908</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04909" name="l04909"></a><span class="lineno"> 4909</span>    }</div>
<div class="line"><a id="l04910" name="l04910"></a><span class="lineno"> 4910</span>  }</div>
<div class="line"><a id="l04911" name="l04911"></a><span class="lineno"> 4911</span> </div>
<div class="line"><a id="l04912" name="l04912"></a><span class="lineno"> 4912</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a7d0fced78b683ae1e38051a1313615d2">isSOPK</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l04913" name="l04913"></a><span class="lineno"> 4913</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::simm16);</div>
<div class="line"><a id="l04914" name="l04914"></a><span class="lineno"> 4914</span>    <span class="keywordflow">if</span> (<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.isBranch()) {</div>
<div class="line"><a id="l04915" name="l04915"></a><span class="lineno"> 4915</span>      <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>-&gt;isMBB()) {</div>
<div class="line"><a id="l04916" name="l04916"></a><span class="lineno"> 4916</span>        ErrInfo = <span class="stringliteral">&quot;invalid branch target for SOPK instruction&quot;</span>;</div>
<div class="line"><a id="l04917" name="l04917"></a><span class="lineno"> 4917</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04918" name="l04918"></a><span class="lineno"> 4918</span>      }</div>
<div class="line"><a id="l04919" name="l04919"></a><span class="lineno"> 4919</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04920" name="l04920"></a><span class="lineno"> 4920</span>      <a class="code hl_class" href="classuint64__t.html">uint64_t</a> Imm = <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>-&gt;getImm();</div>
<div class="line"><a id="l04921" name="l04921"></a><span class="lineno"> 4921</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a9ca2446049aa20c79381f60ef473763b">sopkIsZext</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l04922" name="l04922"></a><span class="lineno"> 4922</span>        <span class="keywordflow">if</span> (!isUInt&lt;16&gt;(Imm)) {</div>
<div class="line"><a id="l04923" name="l04923"></a><span class="lineno"> 4923</span>          ErrInfo = <span class="stringliteral">&quot;invalid immediate for SOPK instruction&quot;</span>;</div>
<div class="line"><a id="l04924" name="l04924"></a><span class="lineno"> 4924</span>          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04925" name="l04925"></a><span class="lineno"> 4925</span>        }</div>
<div class="line"><a id="l04926" name="l04926"></a><span class="lineno"> 4926</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04927" name="l04927"></a><span class="lineno"> 4927</span>        <span class="keywordflow">if</span> (!isInt&lt;16&gt;(Imm)) {</div>
<div class="line"><a id="l04928" name="l04928"></a><span class="lineno"> 4928</span>          ErrInfo = <span class="stringliteral">&quot;invalid immediate for SOPK instruction&quot;</span>;</div>
<div class="line"><a id="l04929" name="l04929"></a><span class="lineno"> 4929</span>          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04930" name="l04930"></a><span class="lineno"> 4930</span>        }</div>
<div class="line"><a id="l04931" name="l04931"></a><span class="lineno"> 4931</span>      }</div>
<div class="line"><a id="l04932" name="l04932"></a><span class="lineno"> 4932</span>    }</div>
<div class="line"><a id="l04933" name="l04933"></a><span class="lineno"> 4933</span>  }</div>
<div class="line"><a id="l04934" name="l04934"></a><span class="lineno"> 4934</span> </div>
<div class="line"><a id="l04935" name="l04935"></a><span class="lineno"> 4935</span>  <span class="keywordflow">if</span> (<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.getOpcode() == AMDGPU::V_MOVRELS_B32_e32 ||</div>
<div class="line"><a id="l04936" name="l04936"></a><span class="lineno"> 4936</span>      <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.getOpcode() == AMDGPU::V_MOVRELS_B32_e64 ||</div>
<div class="line"><a id="l04937" name="l04937"></a><span class="lineno"> 4937</span>      <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.getOpcode() == AMDGPU::V_MOVRELD_B32_e32 ||</div>
<div class="line"><a id="l04938" name="l04938"></a><span class="lineno"> 4938</span>      <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.getOpcode() == AMDGPU::V_MOVRELD_B32_e64) {</div>
<div class="line"><a id="l04939" name="l04939"></a><span class="lineno"> 4939</span>    <span class="keyword">const</span> <span class="keywordtype">bool</span> IsDst = <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.getOpcode() == AMDGPU::V_MOVRELD_B32_e32 ||</div>
<div class="line"><a id="l04940" name="l04940"></a><span class="lineno"> 4940</span>                       <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.getOpcode() == AMDGPU::V_MOVRELD_B32_e64;</div>
<div class="line"><a id="l04941" name="l04941"></a><span class="lineno"> 4941</span> </div>
<div class="line"><a id="l04942" name="l04942"></a><span class="lineno"> 4942</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> StaticNumOps =</div>
<div class="line"><a id="l04943" name="l04943"></a><span class="lineno"> 4943</span>        <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.getNumOperands() + <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.implicit_uses().size();</div>
<div class="line"><a id="l04944" name="l04944"></a><span class="lineno"> 4944</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NumImplicitOps = IsDst ? 2 : 1;</div>
<div class="line"><a id="l04945" name="l04945"></a><span class="lineno"> 4945</span> </div>
<div class="line"><a id="l04946" name="l04946"></a><span class="lineno"> 4946</span>    <span class="comment">// Allow additional implicit operands. This allows a fixup done by the post</span></div>
<div class="line"><a id="l04947" name="l04947"></a><span class="lineno"> 4947</span>    <span class="comment">// RA scheduler where the main implicit operand is killed and implicit-defs</span></div>
<div class="line"><a id="l04948" name="l04948"></a><span class="lineno"> 4948</span>    <span class="comment">// are added for sub-registers that remain live after this instruction.</span></div>
<div class="line"><a id="l04949" name="l04949"></a><span class="lineno"> 4949</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; StaticNumOps + NumImplicitOps) {</div>
<div class="line"><a id="l04950" name="l04950"></a><span class="lineno"> 4950</span>      ErrInfo = <span class="stringliteral">&quot;missing implicit register operands&quot;</span>;</div>
<div class="line"><a id="l04951" name="l04951"></a><span class="lineno"> 4951</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04952" name="l04952"></a><span class="lineno"> 4952</span>    }</div>
<div class="line"><a id="l04953" name="l04953"></a><span class="lineno"> 4953</span> </div>
<div class="line"><a id="l04954" name="l04954"></a><span class="lineno"> 4954</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Dst = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::vdst);</div>
<div class="line"><a id="l04955" name="l04955"></a><span class="lineno"> 4955</span>    <span class="keywordflow">if</span> (IsDst) {</div>
<div class="line"><a id="l04956" name="l04956"></a><span class="lineno"> 4956</span>      <span class="keywordflow">if</span> (!Dst-&gt;isUse()) {</div>
<div class="line"><a id="l04957" name="l04957"></a><span class="lineno"> 4957</span>        ErrInfo = <span class="stringliteral">&quot;v_movreld_b32 vdst should be a use operand&quot;</span>;</div>
<div class="line"><a id="l04958" name="l04958"></a><span class="lineno"> 4958</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04959" name="l04959"></a><span class="lineno"> 4959</span>      }</div>
<div class="line"><a id="l04960" name="l04960"></a><span class="lineno"> 4960</span> </div>
<div class="line"><a id="l04961" name="l04961"></a><span class="lineno"> 4961</span>      <span class="keywordtype">unsigned</span> UseOpIdx;</div>
<div class="line"><a id="l04962" name="l04962"></a><span class="lineno"> 4962</span>      <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isRegTiedToUseOperand(StaticNumOps, &amp;UseOpIdx) ||</div>
<div class="line"><a id="l04963" name="l04963"></a><span class="lineno"> 4963</span>          UseOpIdx != StaticNumOps + 1) {</div>
<div class="line"><a id="l04964" name="l04964"></a><span class="lineno"> 4964</span>        ErrInfo = <span class="stringliteral">&quot;movrel implicit operands should be tied&quot;</span>;</div>
<div class="line"><a id="l04965" name="l04965"></a><span class="lineno"> 4965</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04966" name="l04966"></a><span class="lineno"> 4966</span>      }</div>
<div class="line"><a id="l04967" name="l04967"></a><span class="lineno"> 4967</span>    }</div>
<div class="line"><a id="l04968" name="l04968"></a><span class="lineno"> 4968</span> </div>
<div class="line"><a id="l04969" name="l04969"></a><span class="lineno"> 4969</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Src0Idx);</div>
<div class="line"><a id="l04970" name="l04970"></a><span class="lineno"> 4970</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;ImpUse</div>
<div class="line"><a id="l04971" name="l04971"></a><span class="lineno"> 4971</span>      = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(StaticNumOps + NumImplicitOps - 1);</div>
<div class="line"><a id="l04972" name="l04972"></a><span class="lineno"> 4972</span>    <span class="keywordflow">if</span> (!ImpUse.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !ImpUse.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>() ||</div>
<div class="line"><a id="l04973" name="l04973"></a><span class="lineno"> 4973</span>        !<a class="code hl_function" href="SIInstrInfo_8cpp.html#adbb4dcc227f28ef32563170ce820d498">isSubRegOf</a>(RI, ImpUse, IsDst ? *Dst : Src0)) {</div>
<div class="line"><a id="l04974" name="l04974"></a><span class="lineno"> 4974</span>      ErrInfo = <span class="stringliteral">&quot;src0 should be subreg of implicit vector use&quot;</span>;</div>
<div class="line"><a id="l04975" name="l04975"></a><span class="lineno"> 4975</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04976" name="l04976"></a><span class="lineno"> 4976</span>    }</div>
<div class="line"><a id="l04977" name="l04977"></a><span class="lineno"> 4977</span>  }</div>
<div class="line"><a id="l04978" name="l04978"></a><span class="lineno"> 4978</span> </div>
<div class="line"><a id="l04979" name="l04979"></a><span class="lineno"> 4979</span>  <span class="comment">// Make sure we aren&#39;t losing exec uses in the td files. This mostly requires</span></div>
<div class="line"><a id="l04980" name="l04980"></a><span class="lineno"> 4980</span>  <span class="comment">// being careful when using let Uses to try to add other use registers.</span></div>
<div class="line"><a id="l04981" name="l04981"></a><span class="lineno"> 4981</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="SIInstrInfo_8cpp.html#abcb710fb84bc86d961b6afbaa4f65d25">shouldReadExec</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l04982" name="l04982"></a><span class="lineno"> 4982</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.hasRegisterImplicitUseOperand(AMDGPU::EXEC)) {</div>
<div class="line"><a id="l04983" name="l04983"></a><span class="lineno"> 4983</span>      ErrInfo = <span class="stringliteral">&quot;VALU instruction does not implicitly read exec mask&quot;</span>;</div>
<div class="line"><a id="l04984" name="l04984"></a><span class="lineno"> 4984</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04985" name="l04985"></a><span class="lineno"> 4985</span>    }</div>
<div class="line"><a id="l04986" name="l04986"></a><span class="lineno"> 4986</span>  }</div>
<div class="line"><a id="l04987" name="l04987"></a><span class="lineno"> 4987</span> </div>
<div class="line"><a id="l04988" name="l04988"></a><span class="lineno"> 4988</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l04989" name="l04989"></a><span class="lineno"> 4989</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.mayStore() &amp;&amp;</div>
<div class="line"><a id="l04990" name="l04990"></a><span class="lineno"> 4990</span>        ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() == <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">AMDGPUSubtarget::VOLCANIC_ISLANDS</a>) {</div>
<div class="line"><a id="l04991" name="l04991"></a><span class="lineno"> 4991</span>      <span class="comment">// The register offset form of scalar stores may only use m0 as the</span></div>
<div class="line"><a id="l04992" name="l04992"></a><span class="lineno"> 4992</span>      <span class="comment">// soffset register.</span></div>
<div class="line"><a id="l04993" name="l04993"></a><span class="lineno"> 4993</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Soff = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::soffset);</div>
<div class="line"><a id="l04994" name="l04994"></a><span class="lineno"> 4994</span>      <span class="keywordflow">if</span> (Soff &amp;&amp; Soff-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != AMDGPU::M0) {</div>
<div class="line"><a id="l04995" name="l04995"></a><span class="lineno"> 4995</span>        ErrInfo = <span class="stringliteral">&quot;scalar stores must use m0 as offset register&quot;</span>;</div>
<div class="line"><a id="l04996" name="l04996"></a><span class="lineno"> 4996</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04997" name="l04997"></a><span class="lineno"> 4997</span>      }</div>
<div class="line"><a id="l04998" name="l04998"></a><span class="lineno"> 4998</span>    }</div>
<div class="line"><a id="l04999" name="l04999"></a><span class="lineno"> 4999</span>  }</div>
<div class="line"><a id="l05000" name="l05000"></a><span class="lineno"> 5000</span> </div>
<div class="line"><a id="l05001" name="l05001"></a><span class="lineno"> 5001</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">isFLAT</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &amp;&amp; !ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1b42b67d0df8ad1a351bbdc503c115a1">hasFlatInstOffsets</a>()) {</div>
<div class="line"><a id="l05002" name="l05002"></a><span class="lineno"> 5002</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::offset);</div>
<div class="line"><a id="l05003" name="l05003"></a><span class="lineno"> 5003</span>    <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>-&gt;getImm() != 0) {</div>
<div class="line"><a id="l05004" name="l05004"></a><span class="lineno"> 5004</span>      ErrInfo = <span class="stringliteral">&quot;subtarget does not support offsets in flat instructions&quot;</span>;</div>
<div class="line"><a id="l05005" name="l05005"></a><span class="lineno"> 5005</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05006" name="l05006"></a><span class="lineno"> 5006</span>    }</div>
<div class="line"><a id="l05007" name="l05007"></a><span class="lineno"> 5007</span>  }</div>
<div class="line"><a id="l05008" name="l05008"></a><span class="lineno"> 5008</span> </div>
<div class="line"><a id="l05009" name="l05009"></a><span class="lineno"> 5009</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a08b60e6be6801b1f90d723990ef68009">isDS</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &amp;&amp; !ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#aedfc0056986632c8d0462319b661d692">hasGDS</a>()) {</div>
<div class="line"><a id="l05010" name="l05010"></a><span class="lineno"> 5010</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *GDSOp = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::gds);</div>
<div class="line"><a id="l05011" name="l05011"></a><span class="lineno"> 5011</span>    <span class="keywordflow">if</span> (GDSOp &amp;&amp; GDSOp-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 0) {</div>
<div class="line"><a id="l05012" name="l05012"></a><span class="lineno"> 5012</span>      ErrInfo = <span class="stringliteral">&quot;GDS is not supported on this subtarget&quot;</span>;</div>
<div class="line"><a id="l05013" name="l05013"></a><span class="lineno"> 5013</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05014" name="l05014"></a><span class="lineno"> 5014</span>    }</div>
<div class="line"><a id="l05015" name="l05015"></a><span class="lineno"> 5015</span>  }</div>
<div class="line"><a id="l05016" name="l05016"></a><span class="lineno"> 5016</span> </div>
<div class="line"><a id="l05017" name="l05017"></a><span class="lineno"> 5017</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a7cffecf3a0aef3f0140d36560a2959d9">isImage</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l05018" name="l05018"></a><span class="lineno"> 5018</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *DimOp = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::dim);</div>
<div class="line"><a id="l05019" name="l05019"></a><span class="lineno"> 5019</span>    <span class="keywordflow">if</span> (DimOp) {</div>
<div class="line"><a id="l05020" name="l05020"></a><span class="lineno"> 5020</span>      <span class="keywordtype">int</span> VAddr0Idx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode,</div>
<div class="line"><a id="l05021" name="l05021"></a><span class="lineno"> 5021</span>                                                 AMDGPU::OpName::vaddr0);</div>
<div class="line"><a id="l05022" name="l05022"></a><span class="lineno"> 5022</span>      <span class="keywordtype">int</span> RSrcOpName =</div>
<div class="line"><a id="l05023" name="l05023"></a><span class="lineno"> 5023</span>          <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">isMIMG</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) ? AMDGPU::OpName::srsrc : AMDGPU::OpName::rsrc;</div>
<div class="line"><a id="l05024" name="l05024"></a><span class="lineno"> 5024</span>      <span class="keywordtype">int</span> RsrcIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode, RSrcOpName);</div>
<div class="line"><a id="l05025" name="l05025"></a><span class="lineno"> 5025</span>      <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">AMDGPU::MIMGInfo</a> *<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a0b5b29d1275f84b9e530fd2419cc03ac">AMDGPU::getMIMGInfo</a>(Opcode);</div>
<div class="line"><a id="l05026" name="l05026"></a><span class="lineno"> 5026</span>      <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">AMDGPU::MIMGBaseOpcodeInfo</a> *BaseOpcode =</div>
<div class="line"><a id="l05027" name="l05027"></a><span class="lineno"> 5027</span>          <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ae1884e3318cb1f8a4465b1b4bd4d9827">AMDGPU::getMIMGBaseOpcodeInfo</a>(<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;BaseOpcode);</div>
<div class="line"><a id="l05028" name="l05028"></a><span class="lineno"> 5028</span>      <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">AMDGPU::MIMGDimInfo</a> *Dim =</div>
<div class="line"><a id="l05029" name="l05029"></a><span class="lineno"> 5029</span>          <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a7967181b077a4a08f5baf9950e30660d">AMDGPU::getMIMGDimInfoByEncoding</a>(DimOp-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div>
<div class="line"><a id="l05030" name="l05030"></a><span class="lineno"> 5030</span> </div>
<div class="line"><a id="l05031" name="l05031"></a><span class="lineno"> 5031</span>      <span class="keywordflow">if</span> (!Dim) {</div>
<div class="line"><a id="l05032" name="l05032"></a><span class="lineno"> 5032</span>        ErrInfo = <span class="stringliteral">&quot;dim is out of range&quot;</span>;</div>
<div class="line"><a id="l05033" name="l05033"></a><span class="lineno"> 5033</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05034" name="l05034"></a><span class="lineno"> 5034</span>      }</div>
<div class="line"><a id="l05035" name="l05035"></a><span class="lineno"> 5035</span> </div>
<div class="line"><a id="l05036" name="l05036"></a><span class="lineno"> 5036</span>      <span class="keywordtype">bool</span> IsA16 = <span class="keyword">false</span>;</div>
<div class="line"><a id="l05037" name="l05037"></a><span class="lineno"> 5037</span>      <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a426587719be9d9751e8c667734f0cc7a">hasR128A16</a>()) {</div>
<div class="line"><a id="l05038" name="l05038"></a><span class="lineno"> 5038</span>        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *R128A16 = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::r128);</div>
<div class="line"><a id="l05039" name="l05039"></a><span class="lineno"> 5039</span>        IsA16 = R128A16-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 0;</div>
<div class="line"><a id="l05040" name="l05040"></a><span class="lineno"> 5040</span>      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a0985b28a440a19cc9e6b8229e75b5152">hasA16</a>()) {</div>
<div class="line"><a id="l05041" name="l05041"></a><span class="lineno"> 5041</span>        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *A16 = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::a16);</div>
<div class="line"><a id="l05042" name="l05042"></a><span class="lineno"> 5042</span>        IsA16 = A16-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 0;</div>
<div class="line"><a id="l05043" name="l05043"></a><span class="lineno"> 5043</span>      }</div>
<div class="line"><a id="l05044" name="l05044"></a><span class="lineno"> 5044</span> </div>
<div class="line"><a id="l05045" name="l05045"></a><span class="lineno"> 5045</span>      <span class="keywordtype">bool</span> IsNSA = RsrcIdx - VAddr0Idx &gt; 1;</div>
<div class="line"><a id="l05046" name="l05046"></a><span class="lineno"> 5046</span> </div>
<div class="line"><a id="l05047" name="l05047"></a><span class="lineno"> 5047</span>      <span class="keywordtype">unsigned</span> AddrWords =</div>
<div class="line"><a id="l05048" name="l05048"></a><span class="lineno"> 5048</span>          <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a9af58a5d20f2215a00b675f34db92771">AMDGPU::getAddrSizeMIMGOp</a>(BaseOpcode, Dim, IsA16, ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#aaac87839eb0077c44120678bcab56bc9">hasG16</a>());</div>
<div class="line"><a id="l05049" name="l05049"></a><span class="lineno"> 5049</span> </div>
<div class="line"><a id="l05050" name="l05050"></a><span class="lineno"> 5050</span>      <span class="keywordtype">unsigned</span> VAddrWords;</div>
<div class="line"><a id="l05051" name="l05051"></a><span class="lineno"> 5051</span>      <span class="keywordflow">if</span> (IsNSA) {</div>
<div class="line"><a id="l05052" name="l05052"></a><span class="lineno"> 5052</span>        VAddrWords = RsrcIdx - VAddr0Idx;</div>
<div class="line"><a id="l05053" name="l05053"></a><span class="lineno"> 5053</span>        <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#af44e06d801c094cd657e62994746d62a">hasPartialNSAEncoding</a>() &amp;&amp;</div>
<div class="line"><a id="l05054" name="l05054"></a><span class="lineno"> 5054</span>            AddrWords &gt; ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#aaf548cba17900940ca7f8466e3d5ae3b">getNSAMaxSize</a>(<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a6bda023e350bc4b64cf3eaf60ad17a93">isVSAMPLE</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))) {</div>
<div class="line"><a id="l05055" name="l05055"></a><span class="lineno"> 5055</span>          <span class="keywordtype">unsigned</span> LastVAddrIdx = RsrcIdx - 1;</div>
<div class="line"><a id="l05056" name="l05056"></a><span class="lineno"> 5056</span>          VAddrWords += <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0df02605d5e00cad00c3b7f4aef3aa14">getOpSize</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, LastVAddrIdx) / 4 - 1;</div>
<div class="line"><a id="l05057" name="l05057"></a><span class="lineno"> 5057</span>        }</div>
<div class="line"><a id="l05058" name="l05058"></a><span class="lineno"> 5058</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l05059" name="l05059"></a><span class="lineno"> 5059</span>        VAddrWords = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0df02605d5e00cad00c3b7f4aef3aa14">getOpSize</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, VAddr0Idx) / 4;</div>
<div class="line"><a id="l05060" name="l05060"></a><span class="lineno"> 5060</span>        <span class="keywordflow">if</span> (AddrWords &gt; 12)</div>
<div class="line"><a id="l05061" name="l05061"></a><span class="lineno"> 5061</span>          AddrWords = 16;</div>
<div class="line"><a id="l05062" name="l05062"></a><span class="lineno"> 5062</span>      }</div>
<div class="line"><a id="l05063" name="l05063"></a><span class="lineno"> 5063</span> </div>
<div class="line"><a id="l05064" name="l05064"></a><span class="lineno"> 5064</span>      <span class="keywordflow">if</span> (VAddrWords != AddrWords) {</div>
<div class="line"><a id="l05065" name="l05065"></a><span class="lineno"> 5065</span>        <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;bad vaddr size, expected &quot;</span> &lt;&lt; AddrWords</div>
<div class="line"><a id="l05066" name="l05066"></a><span class="lineno"> 5066</span>                          &lt;&lt; <span class="stringliteral">&quot; but got &quot;</span> &lt;&lt; VAddrWords &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a id="l05067" name="l05067"></a><span class="lineno"> 5067</span>        ErrInfo = <span class="stringliteral">&quot;bad vaddr size&quot;</span>;</div>
<div class="line"><a id="l05068" name="l05068"></a><span class="lineno"> 5068</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05069" name="l05069"></a><span class="lineno"> 5069</span>      }</div>
<div class="line"><a id="l05070" name="l05070"></a><span class="lineno"> 5070</span>    }</div>
<div class="line"><a id="l05071" name="l05071"></a><span class="lineno"> 5071</span>  }</div>
<div class="line"><a id="l05072" name="l05072"></a><span class="lineno"> 5072</span> </div>
<div class="line"><a id="l05073" name="l05073"></a><span class="lineno"> 5073</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *DppCt = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::dpp_ctrl);</div>
<div class="line"><a id="l05074" name="l05074"></a><span class="lineno"> 5074</span>  <span class="keywordflow">if</span> (DppCt) {</div>
<div class="line"><a id="l05075" name="l05075"></a><span class="lineno"> 5075</span>    <span class="keyword">using namespace </span>AMDGPU::DPP;</div>
<div class="line"><a id="l05076" name="l05076"></a><span class="lineno"> 5076</span> </div>
<div class="line"><a id="l05077" name="l05077"></a><span class="lineno"> 5077</span>    <span class="keywordtype">unsigned</span> DC = DppCt-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div>
<div class="line"><a id="l05078" name="l05078"></a><span class="lineno"> 5078</span>    <span class="keywordflow">if</span> (DC == DppCtrl::DPP_UNUSED1 || DC == DppCtrl::DPP_UNUSED2 ||</div>
<div class="line"><a id="l05079" name="l05079"></a><span class="lineno"> 5079</span>        DC == DppCtrl::DPP_UNUSED3 || DC &gt; DppCtrl::DPP_LAST ||</div>
<div class="line"><a id="l05080" name="l05080"></a><span class="lineno"> 5080</span>        (DC &gt;= DppCtrl::DPP_UNUSED4_FIRST &amp;&amp; DC &lt;= DppCtrl::DPP_UNUSED4_LAST) ||</div>
<div class="line"><a id="l05081" name="l05081"></a><span class="lineno"> 5081</span>        (DC &gt;= DppCtrl::DPP_UNUSED5_FIRST &amp;&amp; DC &lt;= DppCtrl::DPP_UNUSED5_LAST) ||</div>
<div class="line"><a id="l05082" name="l05082"></a><span class="lineno"> 5082</span>        (DC &gt;= DppCtrl::DPP_UNUSED6_FIRST &amp;&amp; DC &lt;= DppCtrl::DPP_UNUSED6_LAST) ||</div>
<div class="line"><a id="l05083" name="l05083"></a><span class="lineno"> 5083</span>        (DC &gt;= DppCtrl::DPP_UNUSED7_FIRST &amp;&amp; DC &lt;= DppCtrl::DPP_UNUSED7_LAST) ||</div>
<div class="line"><a id="l05084" name="l05084"></a><span class="lineno"> 5084</span>        (DC &gt;= DppCtrl::DPP_UNUSED8_FIRST &amp;&amp; DC &lt;= DppCtrl::DPP_UNUSED8_LAST)) {</div>
<div class="line"><a id="l05085" name="l05085"></a><span class="lineno"> 5085</span>      ErrInfo = <span class="stringliteral">&quot;Invalid dpp_ctrl value&quot;</span>;</div>
<div class="line"><a id="l05086" name="l05086"></a><span class="lineno"> 5086</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05087" name="l05087"></a><span class="lineno"> 5087</span>    }</div>
<div class="line"><a id="l05088" name="l05088"></a><span class="lineno"> 5088</span>    <span class="keywordflow">if</span> (DC &gt;= DppCtrl::WAVE_SHL1 &amp;&amp; DC &lt;= DppCtrl::WAVE_ROR1 &amp;&amp;</div>
<div class="line"><a id="l05089" name="l05089"></a><span class="lineno"> 5089</span>        ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &gt;= <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a>) {</div>
<div class="line"><a id="l05090" name="l05090"></a><span class="lineno"> 5090</span>      ErrInfo = <span class="stringliteral">&quot;Invalid dpp_ctrl value: &quot;</span></div>
<div class="line"><a id="l05091" name="l05091"></a><span class="lineno"> 5091</span>                <span class="stringliteral">&quot;wavefront shifts are not supported on GFX10+&quot;</span>;</div>
<div class="line"><a id="l05092" name="l05092"></a><span class="lineno"> 5092</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05093" name="l05093"></a><span class="lineno"> 5093</span>    }</div>
<div class="line"><a id="l05094" name="l05094"></a><span class="lineno"> 5094</span>    <span class="keywordflow">if</span> (DC &gt;= DppCtrl::BCAST15 &amp;&amp; DC &lt;= DppCtrl::BCAST31 &amp;&amp;</div>
<div class="line"><a id="l05095" name="l05095"></a><span class="lineno"> 5095</span>        ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &gt;= <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a>) {</div>
<div class="line"><a id="l05096" name="l05096"></a><span class="lineno"> 5096</span>      ErrInfo = <span class="stringliteral">&quot;Invalid dpp_ctrl value: &quot;</span></div>
<div class="line"><a id="l05097" name="l05097"></a><span class="lineno"> 5097</span>                <span class="stringliteral">&quot;broadcasts are not supported on GFX10+&quot;</span>;</div>
<div class="line"><a id="l05098" name="l05098"></a><span class="lineno"> 5098</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05099" name="l05099"></a><span class="lineno"> 5099</span>    }</div>
<div class="line"><a id="l05100" name="l05100"></a><span class="lineno"> 5100</span>    <span class="keywordflow">if</span> (DC &gt;= DppCtrl::ROW_SHARE_FIRST &amp;&amp; DC &lt;= DppCtrl::ROW_XMASK_LAST &amp;&amp;</div>
<div class="line"><a id="l05101" name="l05101"></a><span class="lineno"> 5101</span>        ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &lt; <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a>) {</div>
<div class="line"><a id="l05102" name="l05102"></a><span class="lineno"> 5102</span>      <span class="keywordflow">if</span> (DC &gt;= DppCtrl::ROW_NEWBCAST_FIRST &amp;&amp;</div>
<div class="line"><a id="l05103" name="l05103"></a><span class="lineno"> 5103</span>          DC &lt;= DppCtrl::ROW_NEWBCAST_LAST &amp;&amp;</div>
<div class="line"><a id="l05104" name="l05104"></a><span class="lineno"> 5104</span>          !ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>()) {</div>
<div class="line"><a id="l05105" name="l05105"></a><span class="lineno"> 5105</span>        ErrInfo = <span class="stringliteral">&quot;Invalid dpp_ctrl value: &quot;</span></div>
<div class="line"><a id="l05106" name="l05106"></a><span class="lineno"> 5106</span>                  <span class="stringliteral">&quot;row_newbroadcast/row_share is not supported before &quot;</span></div>
<div class="line"><a id="l05107" name="l05107"></a><span class="lineno"> 5107</span>                  <span class="stringliteral">&quot;GFX90A/GFX10&quot;</span>;</div>
<div class="line"><a id="l05108" name="l05108"></a><span class="lineno"> 5108</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05109" name="l05109"></a><span class="lineno"> 5109</span>      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DC &gt; DppCtrl::ROW_NEWBCAST_LAST || !ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>()) {</div>
<div class="line"><a id="l05110" name="l05110"></a><span class="lineno"> 5110</span>        ErrInfo = <span class="stringliteral">&quot;Invalid dpp_ctrl value: &quot;</span></div>
<div class="line"><a id="l05111" name="l05111"></a><span class="lineno"> 5111</span>                  <span class="stringliteral">&quot;row_share and row_xmask are not supported before GFX10&quot;</span>;</div>
<div class="line"><a id="l05112" name="l05112"></a><span class="lineno"> 5112</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05113" name="l05113"></a><span class="lineno"> 5113</span>      }</div>
<div class="line"><a id="l05114" name="l05114"></a><span class="lineno"> 5114</span>    }</div>
<div class="line"><a id="l05115" name="l05115"></a><span class="lineno"> 5115</span> </div>
<div class="line"><a id="l05116" name="l05116"></a><span class="lineno"> 5116</span>    <span class="keywordflow">if</span> (Opcode != AMDGPU::V_MOV_B64_DPP_PSEUDO &amp;&amp;</div>
<div class="line"><a id="l05117" name="l05117"></a><span class="lineno"> 5117</span>        !<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a18d2b72326bbdea2a9c1653b090f00ff">AMDGPU::isLegalDPALU_DPPControl</a>(DC) &amp;&amp; <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a51a3fe5250a82abf0ecbe57b156d1fd0">AMDGPU::isDPALU_DPP</a>(<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>)) {</div>
<div class="line"><a id="l05118" name="l05118"></a><span class="lineno"> 5118</span>      ErrInfo = <span class="stringliteral">&quot;Invalid dpp_ctrl value: &quot;</span></div>
<div class="line"><a id="l05119" name="l05119"></a><span class="lineno"> 5119</span>                <span class="stringliteral">&quot;DP ALU dpp only support row_newbcast&quot;</span>;</div>
<div class="line"><a id="l05120" name="l05120"></a><span class="lineno"> 5120</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05121" name="l05121"></a><span class="lineno"> 5121</span>    }</div>
<div class="line"><a id="l05122" name="l05122"></a><span class="lineno"> 5122</span>  }</div>
<div class="line"><a id="l05123" name="l05123"></a><span class="lineno"> 5123</span> </div>
<div class="line"><a id="l05124" name="l05124"></a><span class="lineno"> 5124</span>  <span class="keywordflow">if</span> ((<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.mayStore() || <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.mayLoad()) &amp;&amp; !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ab54d6d16078e78dfe594321574f39223">isVGPRSpill</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l05125" name="l05125"></a><span class="lineno"> 5125</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Dst = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::vdst);</div>
<div class="line"><a id="l05126" name="l05126"></a><span class="lineno"> 5126</span>    <a class="code hl_class" href="classuint16__t.html">uint16_t</a> DataNameIdx = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a08b60e6be6801b1f90d723990ef68009">isDS</a>(Opcode) ? AMDGPU::OpName::data0</div>
<div class="line"><a id="l05127" name="l05127"></a><span class="lineno"> 5127</span>                                        : AMDGPU::OpName::vdata;</div>
<div class="line"><a id="l05128" name="l05128"></a><span class="lineno"> 5128</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a> = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DataNameIdx);</div>
<div class="line"><a id="l05129" name="l05129"></a><span class="lineno"> 5129</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Data2 = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::data1);</div>
<div class="line"><a id="l05130" name="l05130"></a><span class="lineno"> 5130</span>    <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a> &amp;&amp; !<a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>-&gt;isReg())</div>
<div class="line"><a id="l05131" name="l05131"></a><span class="lineno"> 5131</span>      <a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l05132" name="l05132"></a><span class="lineno"> 5132</span> </div>
<div class="line"><a id="l05133" name="l05133"></a><span class="lineno"> 5133</span>    <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>()) {</div>
<div class="line"><a id="l05134" name="l05134"></a><span class="lineno"> 5134</span>      <span class="keywordflow">if</span> (Dst &amp;&amp; <a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a> &amp;&amp;</div>
<div class="line"><a id="l05135" name="l05135"></a><span class="lineno"> 5135</span>          (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c">isAGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Dst-&gt;getReg()) != RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c">isAGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>-&gt;getReg()))) {</div>
<div class="line"><a id="l05136" name="l05136"></a><span class="lineno"> 5136</span>        ErrInfo = <span class="stringliteral">&quot;Invalid register class: &quot;</span></div>
<div class="line"><a id="l05137" name="l05137"></a><span class="lineno"> 5137</span>                  <span class="stringliteral">&quot;vdata and vdst should be both VGPR or AGPR&quot;</span>;</div>
<div class="line"><a id="l05138" name="l05138"></a><span class="lineno"> 5138</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05139" name="l05139"></a><span class="lineno"> 5139</span>      }</div>
<div class="line"><a id="l05140" name="l05140"></a><span class="lineno"> 5140</span>      <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a> &amp;&amp; Data2 &amp;&amp;</div>
<div class="line"><a id="l05141" name="l05141"></a><span class="lineno"> 5141</span>          (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c">isAGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>-&gt;getReg()) != RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c">isAGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Data2-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))) {</div>
<div class="line"><a id="l05142" name="l05142"></a><span class="lineno"> 5142</span>        ErrInfo = <span class="stringliteral">&quot;Invalid register class: &quot;</span></div>
<div class="line"><a id="l05143" name="l05143"></a><span class="lineno"> 5143</span>                  <span class="stringliteral">&quot;both data operands should be VGPR or AGPR&quot;</span>;</div>
<div class="line"><a id="l05144" name="l05144"></a><span class="lineno"> 5144</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05145" name="l05145"></a><span class="lineno"> 5145</span>      }</div>
<div class="line"><a id="l05146" name="l05146"></a><span class="lineno"> 5146</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l05147" name="l05147"></a><span class="lineno"> 5147</span>      <span class="keywordflow">if</span> ((Dst &amp;&amp; RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c">isAGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Dst-&gt;getReg())) ||</div>
<div class="line"><a id="l05148" name="l05148"></a><span class="lineno"> 5148</span>          (<a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a> &amp;&amp; RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c">isAGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>-&gt;getReg())) ||</div>
<div class="line"><a id="l05149" name="l05149"></a><span class="lineno"> 5149</span>          (Data2 &amp;&amp; RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c">isAGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Data2-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))) {</div>
<div class="line"><a id="l05150" name="l05150"></a><span class="lineno"> 5150</span>        ErrInfo = <span class="stringliteral">&quot;Invalid register class: &quot;</span></div>
<div class="line"><a id="l05151" name="l05151"></a><span class="lineno"> 5151</span>                  <span class="stringliteral">&quot;agpr loads and stores not supported on this GPU&quot;</span>;</div>
<div class="line"><a id="l05152" name="l05152"></a><span class="lineno"> 5152</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05153" name="l05153"></a><span class="lineno"> 5153</span>      }</div>
<div class="line"><a id="l05154" name="l05154"></a><span class="lineno"> 5154</span>    }</div>
<div class="line"><a id="l05155" name="l05155"></a><span class="lineno"> 5155</span>  }</div>
<div class="line"><a id="l05156" name="l05156"></a><span class="lineno"> 5156</span> </div>
<div class="line"><a id="l05157" name="l05157"></a><span class="lineno"> 5157</span>  <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a3b3c319ca867b6775449a12b4623634a">needsAlignedVGPRs</a>()) {</div>
<div class="line"><a id="l05158" name="l05158"></a><span class="lineno"> 5158</span>    <span class="keyword">const</span> <span class="keyword">auto</span> isAlignedReg = [&amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keyword">this</span>](<span class="keywordtype">unsigned</span> <a class="code hl_namespace" href="namespaceOpName.html">OpName</a>) -&gt; <span class="keywordtype">bool</span> {</div>
<div class="line"><a id="l05159" name="l05159"></a><span class="lineno"> 5159</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_namespace" href="namespaceOpName.html">OpName</a>);</div>
<div class="line"><a id="l05160" name="l05160"></a><span class="lineno"> 5160</span>      <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>)</div>
<div class="line"><a id="l05161" name="l05161"></a><span class="lineno"> 5161</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05162" name="l05162"></a><span class="lineno"> 5162</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>-&gt;getReg();</div>
<div class="line"><a id="l05163" name="l05163"></a><span class="lineno"> 5163</span>      <span class="keywordflow">if</span> (Reg.isPhysical())</div>
<div class="line"><a id="l05164" name="l05164"></a><span class="lineno"> 5164</span>        <span class="keywordflow">return</span> !(RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a954d76fe761bb4014b2da81cac2360cf">getHWRegIndex</a>(Reg) &amp; 1);</div>
<div class="line"><a id="l05165" name="l05165"></a><span class="lineno"> 5165</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC = *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Reg);</div>
<div class="line"><a id="l05166" name="l05166"></a><span class="lineno"> 5166</span>      <span class="keywordflow">return</span> RI.getRegSizeInBits(RC) &gt; 32 &amp;&amp; RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2adf69ba524926c5454f5d259c1c4dac">isProperlyAlignedRC</a>(RC) &amp;&amp;</div>
<div class="line"><a id="l05167" name="l05167"></a><span class="lineno"> 5167</span>             !(RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ad7eff7d73e979a05739b21cc353f748c">getChannelFromSubReg</a>(<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>-&gt;getSubReg()) &amp; 1);</div>
<div class="line"><a id="l05168" name="l05168"></a><span class="lineno"> 5168</span>    };</div>
<div class="line"><a id="l05169" name="l05169"></a><span class="lineno"> 5169</span> </div>
<div class="line"><a id="l05170" name="l05170"></a><span class="lineno"> 5170</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::DS_GWS_INIT ||</div>
<div class="line"><a id="l05171" name="l05171"></a><span class="lineno"> 5171</span>        <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::DS_GWS_SEMA_BR ||</div>
<div class="line"><a id="l05172" name="l05172"></a><span class="lineno"> 5172</span>        <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::DS_GWS_BARRIER) {</div>
<div class="line"><a id="l05173" name="l05173"></a><span class="lineno"> 5173</span> </div>
<div class="line"><a id="l05174" name="l05174"></a><span class="lineno"> 5174</span>      <span class="keywordflow">if</span> (!isAlignedReg(AMDGPU::OpName::data0)) {</div>
<div class="line"><a id="l05175" name="l05175"></a><span class="lineno"> 5175</span>        ErrInfo = <span class="stringliteral">&quot;Subtarget requires even aligned vector registers &quot;</span></div>
<div class="line"><a id="l05176" name="l05176"></a><span class="lineno"> 5176</span>                  <span class="stringliteral">&quot;for DS_GWS instructions&quot;</span>;</div>
<div class="line"><a id="l05177" name="l05177"></a><span class="lineno"> 5177</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05178" name="l05178"></a><span class="lineno"> 5178</span>      }</div>
<div class="line"><a id="l05179" name="l05179"></a><span class="lineno"> 5179</span>    }</div>
<div class="line"><a id="l05180" name="l05180"></a><span class="lineno"> 5180</span> </div>
<div class="line"><a id="l05181" name="l05181"></a><span class="lineno"> 5181</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">isMIMG</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l05182" name="l05182"></a><span class="lineno"> 5182</span>      <span class="keywordflow">if</span> (!isAlignedReg(AMDGPU::OpName::vaddr)) {</div>
<div class="line"><a id="l05183" name="l05183"></a><span class="lineno"> 5183</span>        ErrInfo = <span class="stringliteral">&quot;Subtarget requires even aligned vector registers &quot;</span></div>
<div class="line"><a id="l05184" name="l05184"></a><span class="lineno"> 5184</span>                  <span class="stringliteral">&quot;for vaddr operand of image instructions&quot;</span>;</div>
<div class="line"><a id="l05185" name="l05185"></a><span class="lineno"> 5185</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05186" name="l05186"></a><span class="lineno"> 5186</span>      }</div>
<div class="line"><a id="l05187" name="l05187"></a><span class="lineno"> 5187</span>    }</div>
<div class="line"><a id="l05188" name="l05188"></a><span class="lineno"> 5188</span>  }</div>
<div class="line"><a id="l05189" name="l05189"></a><span class="lineno"> 5189</span> </div>
<div class="line"><a id="l05190" name="l05190"></a><span class="lineno"> 5190</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V_ACCVGPR_WRITE_B32_e64 &amp;&amp;</div>
<div class="line"><a id="l05191" name="l05191"></a><span class="lineno"> 5191</span>      !ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>()) {</div>
<div class="line"><a id="l05192" name="l05192"></a><span class="lineno"> 5192</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::src0);</div>
<div class="line"><a id="l05193" name="l05193"></a><span class="lineno"> 5193</span>    <span class="keywordflow">if</span> (Src-&gt;isReg() &amp;&amp; RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a980c731f7723b02b66010f4fce010c0f">isSGPRReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src-&gt;getReg())) {</div>
<div class="line"><a id="l05194" name="l05194"></a><span class="lineno"> 5194</span>      ErrInfo = <span class="stringliteral">&quot;Invalid register class: &quot;</span></div>
<div class="line"><a id="l05195" name="l05195"></a><span class="lineno"> 5195</span>                <span class="stringliteral">&quot;v_accvgpr_write with an SGPR is not supported on this GPU&quot;</span>;</div>
<div class="line"><a id="l05196" name="l05196"></a><span class="lineno"> 5196</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05197" name="l05197"></a><span class="lineno"> 5197</span>    }</div>
<div class="line"><a id="l05198" name="l05198"></a><span class="lineno"> 5198</span>  }</div>
<div class="line"><a id="l05199" name="l05199"></a><span class="lineno"> 5199</span> </div>
<div class="line"><a id="l05200" name="l05200"></a><span class="lineno"> 5200</span>  <span class="keywordflow">if</span> (<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.getOpcode() == AMDGPU::G_AMDGPU_WAVE_ADDRESS) {</div>
<div class="line"><a id="l05201" name="l05201"></a><span class="lineno"> 5201</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1);</div>
<div class="line"><a id="l05202" name="l05202"></a><span class="lineno"> 5202</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.isReg() || <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.<a class="code hl_function" href="classllvm_1_1SrcOp.html#ae229785d0c8a8ce25d34be18fe150a54">getReg</a>().<a class="code hl_function" href="classllvm_1_1Register.html#ab203bbcbc320180b1da9e9a92ee0c784">isVirtual</a>()) {</div>
<div class="line"><a id="l05203" name="l05203"></a><span class="lineno"> 5203</span>      ErrInfo = <span class="stringliteral">&quot;pseudo expects only physical SGPRs&quot;</span>;</div>
<div class="line"><a id="l05204" name="l05204"></a><span class="lineno"> 5204</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05205" name="l05205"></a><span class="lineno"> 5205</span>    }</div>
<div class="line"><a id="l05206" name="l05206"></a><span class="lineno"> 5206</span>  }</div>
<div class="line"><a id="l05207" name="l05207"></a><span class="lineno"> 5207</span> </div>
<div class="line"><a id="l05208" name="l05208"></a><span class="lineno"> 5208</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05209" name="l05209"></a><span class="lineno"> 5209</span>}</div>
<div class="line"><a id="l05210" name="l05210"></a><span class="lineno"> 5210</span> </div>
<div class="line"><a id="l05211" name="l05211"></a><span class="lineno"> 5211</span><span class="comment">// It is more readable to list mapped opcodes on the same line.</span></div>
<div class="line"><a id="l05212" name="l05212"></a><span class="lineno"> 5212</span><span class="comment">// clang-format off</span></div>
<div class="line"><a id="l05213" name="l05213"></a><span class="lineno"> 5213</span> </div>
<div class="line"><a id="l05214" name="l05214"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ac498c193dd1d1e364aa8e9b640f72826"> 5214</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ac498c193dd1d1e364aa8e9b640f72826">SIInstrInfo::getVALUOp</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05215" name="l05215"></a><span class="lineno"> 5215</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l05216" name="l05216"></a><span class="lineno"> 5216</span>  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> AMDGPU::INSTRUCTION_LIST_END;</div>
<div class="line"><a id="l05217" name="l05217"></a><span class="lineno"> 5217</span>  <span class="keywordflow">case</span> AMDGPU::REG_SEQUENCE: <span class="keywordflow">return</span> AMDGPU::REG_SEQUENCE;</div>
<div class="line"><a id="l05218" name="l05218"></a><span class="lineno"> 5218</span>  <span class="keywordflow">case</span> AMDGPU::COPY: <span class="keywordflow">return</span> AMDGPU::COPY;</div>
<div class="line"><a id="l05219" name="l05219"></a><span class="lineno"> 5219</span>  <span class="keywordflow">case</span> AMDGPU::PHI: <span class="keywordflow">return</span> AMDGPU::PHI;</div>
<div class="line"><a id="l05220" name="l05220"></a><span class="lineno"> 5220</span>  <span class="keywordflow">case</span> AMDGPU::INSERT_SUBREG: <span class="keywordflow">return</span> AMDGPU::INSERT_SUBREG;</div>
<div class="line"><a id="l05221" name="l05221"></a><span class="lineno"> 5221</span>  <span class="keywordflow">case</span> AMDGPU::WQM: <span class="keywordflow">return</span> AMDGPU::WQM;</div>
<div class="line"><a id="l05222" name="l05222"></a><span class="lineno"> 5222</span>  <span class="keywordflow">case</span> AMDGPU::SOFT_WQM: <span class="keywordflow">return</span> AMDGPU::SOFT_WQM;</div>
<div class="line"><a id="l05223" name="l05223"></a><span class="lineno"> 5223</span>  <span class="keywordflow">case</span> AMDGPU::STRICT_WWM: <span class="keywordflow">return</span> AMDGPU::STRICT_WWM;</div>
<div class="line"><a id="l05224" name="l05224"></a><span class="lineno"> 5224</span>  <span class="keywordflow">case</span> AMDGPU::STRICT_WQM: <span class="keywordflow">return</span> AMDGPU::STRICT_WQM;</div>
<div class="line"><a id="l05225" name="l05225"></a><span class="lineno"> 5225</span>  <span class="keywordflow">case</span> AMDGPU::S_MOV_B32: {</div>
<div class="line"><a id="l05226" name="l05226"></a><span class="lineno"> 5226</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent()-&gt;getRegInfo();</div>
<div class="line"><a id="l05227" name="l05227"></a><span class="lineno"> 5227</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).isReg() ||</div>
<div class="line"><a id="l05228" name="l05228"></a><span class="lineno"> 5228</span>           RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c">isAGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()) ?</div>
<div class="line"><a id="l05229" name="l05229"></a><span class="lineno"> 5229</span>           AMDGPU::COPY : AMDGPU::V_MOV_B32_e32;</div>
<div class="line"><a id="l05230" name="l05230"></a><span class="lineno"> 5230</span>  }</div>
<div class="line"><a id="l05231" name="l05231"></a><span class="lineno"> 5231</span>  <span class="keywordflow">case</span> AMDGPU::S_ADD_I32:</div>
<div class="line"><a id="l05232" name="l05232"></a><span class="lineno"> 5232</span>    <span class="keywordflow">return</span> ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ae431b2e8fc0aee94b01cece42984d2dd">hasAddNoCarry</a>() ? AMDGPU::V_ADD_U32_e64 : AMDGPU::V_ADD_CO_U32_e32;</div>
<div class="line"><a id="l05233" name="l05233"></a><span class="lineno"> 5233</span>  <span class="keywordflow">case</span> AMDGPU::S_ADDC_U32:</div>
<div class="line"><a id="l05234" name="l05234"></a><span class="lineno"> 5234</span>    <span class="keywordflow">return</span> AMDGPU::V_ADDC_U32_e32;</div>
<div class="line"><a id="l05235" name="l05235"></a><span class="lineno"> 5235</span>  <span class="keywordflow">case</span> AMDGPU::S_SUB_I32:</div>
<div class="line"><a id="l05236" name="l05236"></a><span class="lineno"> 5236</span>    <span class="keywordflow">return</span> ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ae431b2e8fc0aee94b01cece42984d2dd">hasAddNoCarry</a>() ? AMDGPU::V_SUB_U32_e64 : AMDGPU::V_SUB_CO_U32_e32;</div>
<div class="line"><a id="l05237" name="l05237"></a><span class="lineno"> 5237</span>    <span class="comment">// FIXME: These are not consistently handled, and selected when the carry is</span></div>
<div class="line"><a id="l05238" name="l05238"></a><span class="lineno"> 5238</span>    <span class="comment">// used.</span></div>
<div class="line"><a id="l05239" name="l05239"></a><span class="lineno"> 5239</span>  <span class="keywordflow">case</span> AMDGPU::S_ADD_U32:</div>
<div class="line"><a id="l05240" name="l05240"></a><span class="lineno"> 5240</span>    <span class="keywordflow">return</span> AMDGPU::V_ADD_CO_U32_e32;</div>
<div class="line"><a id="l05241" name="l05241"></a><span class="lineno"> 5241</span>  <span class="keywordflow">case</span> AMDGPU::S_SUB_U32:</div>
<div class="line"><a id="l05242" name="l05242"></a><span class="lineno"> 5242</span>    <span class="keywordflow">return</span> AMDGPU::V_SUB_CO_U32_e32;</div>
<div class="line"><a id="l05243" name="l05243"></a><span class="lineno"> 5243</span>  <span class="keywordflow">case</span> AMDGPU::S_SUBB_U32: <span class="keywordflow">return</span> AMDGPU::V_SUBB_U32_e32;</div>
<div class="line"><a id="l05244" name="l05244"></a><span class="lineno"> 5244</span>  <span class="keywordflow">case</span> AMDGPU::S_MUL_I32: <span class="keywordflow">return</span> AMDGPU::V_MUL_LO_U32_e64;</div>
<div class="line"><a id="l05245" name="l05245"></a><span class="lineno"> 5245</span>  <span class="keywordflow">case</span> AMDGPU::S_MUL_HI_U32: <span class="keywordflow">return</span> AMDGPU::V_MUL_HI_U32_e64;</div>
<div class="line"><a id="l05246" name="l05246"></a><span class="lineno"> 5246</span>  <span class="keywordflow">case</span> AMDGPU::S_MUL_HI_I32: <span class="keywordflow">return</span> AMDGPU::V_MUL_HI_I32_e64;</div>
<div class="line"><a id="l05247" name="l05247"></a><span class="lineno"> 5247</span>  <span class="keywordflow">case</span> AMDGPU::S_AND_B32: <span class="keywordflow">return</span> AMDGPU::V_AND_B32_e64;</div>
<div class="line"><a id="l05248" name="l05248"></a><span class="lineno"> 5248</span>  <span class="keywordflow">case</span> AMDGPU::S_OR_B32: <span class="keywordflow">return</span> AMDGPU::V_OR_B32_e64;</div>
<div class="line"><a id="l05249" name="l05249"></a><span class="lineno"> 5249</span>  <span class="keywordflow">case</span> AMDGPU::S_XOR_B32: <span class="keywordflow">return</span> AMDGPU::V_XOR_B32_e64;</div>
<div class="line"><a id="l05250" name="l05250"></a><span class="lineno"> 5250</span>  <span class="keywordflow">case</span> AMDGPU::S_XNOR_B32:</div>
<div class="line"><a id="l05251" name="l05251"></a><span class="lineno"> 5251</span>    <span class="keywordflow">return</span> ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a24618695d970449f186b50c63648f674">hasDLInsts</a>() ? AMDGPU::V_XNOR_B32_e64 : AMDGPU::INSTRUCTION_LIST_END;</div>
<div class="line"><a id="l05252" name="l05252"></a><span class="lineno"> 5252</span>  <span class="keywordflow">case</span> AMDGPU::S_MIN_I32: <span class="keywordflow">return</span> AMDGPU::V_MIN_I32_e64;</div>
<div class="line"><a id="l05253" name="l05253"></a><span class="lineno"> 5253</span>  <span class="keywordflow">case</span> AMDGPU::S_MIN_U32: <span class="keywordflow">return</span> AMDGPU::V_MIN_U32_e64;</div>
<div class="line"><a id="l05254" name="l05254"></a><span class="lineno"> 5254</span>  <span class="keywordflow">case</span> AMDGPU::S_MAX_I32: <span class="keywordflow">return</span> AMDGPU::V_MAX_I32_e64;</div>
<div class="line"><a id="l05255" name="l05255"></a><span class="lineno"> 5255</span>  <span class="keywordflow">case</span> AMDGPU::S_MAX_U32: <span class="keywordflow">return</span> AMDGPU::V_MAX_U32_e64;</div>
<div class="line"><a id="l05256" name="l05256"></a><span class="lineno"> 5256</span>  <span class="keywordflow">case</span> AMDGPU::S_ASHR_I32: <span class="keywordflow">return</span> AMDGPU::V_ASHR_I32_e32;</div>
<div class="line"><a id="l05257" name="l05257"></a><span class="lineno"> 5257</span>  <span class="keywordflow">case</span> AMDGPU::S_ASHR_I64: <span class="keywordflow">return</span> AMDGPU::V_ASHR_I64_e64;</div>
<div class="line"><a id="l05258" name="l05258"></a><span class="lineno"> 5258</span>  <span class="keywordflow">case</span> AMDGPU::S_LSHL_B32: <span class="keywordflow">return</span> AMDGPU::V_LSHL_B32_e32;</div>
<div class="line"><a id="l05259" name="l05259"></a><span class="lineno"> 5259</span>  <span class="keywordflow">case</span> AMDGPU::S_LSHL_B64: <span class="keywordflow">return</span> AMDGPU::V_LSHL_B64_e64;</div>
<div class="line"><a id="l05260" name="l05260"></a><span class="lineno"> 5260</span>  <span class="keywordflow">case</span> AMDGPU::S_LSHR_B32: <span class="keywordflow">return</span> AMDGPU::V_LSHR_B32_e32;</div>
<div class="line"><a id="l05261" name="l05261"></a><span class="lineno"> 5261</span>  <span class="keywordflow">case</span> AMDGPU::S_LSHR_B64: <span class="keywordflow">return</span> AMDGPU::V_LSHR_B64_e64;</div>
<div class="line"><a id="l05262" name="l05262"></a><span class="lineno"> 5262</span>  <span class="keywordflow">case</span> AMDGPU::S_SEXT_I32_I8: <span class="keywordflow">return</span> AMDGPU::V_BFE_I32_e64;</div>
<div class="line"><a id="l05263" name="l05263"></a><span class="lineno"> 5263</span>  <span class="keywordflow">case</span> AMDGPU::S_SEXT_I32_I16: <span class="keywordflow">return</span> AMDGPU::V_BFE_I32_e64;</div>
<div class="line"><a id="l05264" name="l05264"></a><span class="lineno"> 5264</span>  <span class="keywordflow">case</span> AMDGPU::S_BFE_U32: <span class="keywordflow">return</span> AMDGPU::V_BFE_U32_e64;</div>
<div class="line"><a id="l05265" name="l05265"></a><span class="lineno"> 5265</span>  <span class="keywordflow">case</span> AMDGPU::S_BFE_I32: <span class="keywordflow">return</span> AMDGPU::V_BFE_I32_e64;</div>
<div class="line"><a id="l05266" name="l05266"></a><span class="lineno"> 5266</span>  <span class="keywordflow">case</span> AMDGPU::S_BFM_B32: <span class="keywordflow">return</span> AMDGPU::V_BFM_B32_e64;</div>
<div class="line"><a id="l05267" name="l05267"></a><span class="lineno"> 5267</span>  <span class="keywordflow">case</span> AMDGPU::S_BREV_B32: <span class="keywordflow">return</span> AMDGPU::V_BFREV_B32_e32;</div>
<div class="line"><a id="l05268" name="l05268"></a><span class="lineno"> 5268</span>  <span class="keywordflow">case</span> AMDGPU::S_NOT_B32: <span class="keywordflow">return</span> AMDGPU::V_NOT_B32_e32;</div>
<div class="line"><a id="l05269" name="l05269"></a><span class="lineno"> 5269</span>  <span class="keywordflow">case</span> AMDGPU::S_NOT_B64: <span class="keywordflow">return</span> AMDGPU::V_NOT_B32_e32;</div>
<div class="line"><a id="l05270" name="l05270"></a><span class="lineno"> 5270</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_EQ_I32: <span class="keywordflow">return</span> AMDGPU::V_CMP_EQ_I32_e64;</div>
<div class="line"><a id="l05271" name="l05271"></a><span class="lineno"> 5271</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LG_I32: <span class="keywordflow">return</span> AMDGPU::V_CMP_NE_I32_e64;</div>
<div class="line"><a id="l05272" name="l05272"></a><span class="lineno"> 5272</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_GT_I32: <span class="keywordflow">return</span> AMDGPU::V_CMP_GT_I32_e64;</div>
<div class="line"><a id="l05273" name="l05273"></a><span class="lineno"> 5273</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_GE_I32: <span class="keywordflow">return</span> AMDGPU::V_CMP_GE_I32_e64;</div>
<div class="line"><a id="l05274" name="l05274"></a><span class="lineno"> 5274</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LT_I32: <span class="keywordflow">return</span> AMDGPU::V_CMP_LT_I32_e64;</div>
<div class="line"><a id="l05275" name="l05275"></a><span class="lineno"> 5275</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LE_I32: <span class="keywordflow">return</span> AMDGPU::V_CMP_LE_I32_e64;</div>
<div class="line"><a id="l05276" name="l05276"></a><span class="lineno"> 5276</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_EQ_U32: <span class="keywordflow">return</span> AMDGPU::V_CMP_EQ_U32_e64;</div>
<div class="line"><a id="l05277" name="l05277"></a><span class="lineno"> 5277</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LG_U32: <span class="keywordflow">return</span> AMDGPU::V_CMP_NE_U32_e64;</div>
<div class="line"><a id="l05278" name="l05278"></a><span class="lineno"> 5278</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_GT_U32: <span class="keywordflow">return</span> AMDGPU::V_CMP_GT_U32_e64;</div>
<div class="line"><a id="l05279" name="l05279"></a><span class="lineno"> 5279</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_GE_U32: <span class="keywordflow">return</span> AMDGPU::V_CMP_GE_U32_e64;</div>
<div class="line"><a id="l05280" name="l05280"></a><span class="lineno"> 5280</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LT_U32: <span class="keywordflow">return</span> AMDGPU::V_CMP_LT_U32_e64;</div>
<div class="line"><a id="l05281" name="l05281"></a><span class="lineno"> 5281</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LE_U32: <span class="keywordflow">return</span> AMDGPU::V_CMP_LE_U32_e64;</div>
<div class="line"><a id="l05282" name="l05282"></a><span class="lineno"> 5282</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_EQ_U64: <span class="keywordflow">return</span> AMDGPU::V_CMP_EQ_U64_e64;</div>
<div class="line"><a id="l05283" name="l05283"></a><span class="lineno"> 5283</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LG_U64: <span class="keywordflow">return</span> AMDGPU::V_CMP_NE_U64_e64;</div>
<div class="line"><a id="l05284" name="l05284"></a><span class="lineno"> 5284</span>  <span class="keywordflow">case</span> AMDGPU::S_BCNT1_I32_B32: <span class="keywordflow">return</span> AMDGPU::V_BCNT_U32_B32_e64;</div>
<div class="line"><a id="l05285" name="l05285"></a><span class="lineno"> 5285</span>  <span class="keywordflow">case</span> AMDGPU::S_FF1_I32_B32: <span class="keywordflow">return</span> AMDGPU::V_FFBL_B32_e32;</div>
<div class="line"><a id="l05286" name="l05286"></a><span class="lineno"> 5286</span>  <span class="keywordflow">case</span> AMDGPU::S_FLBIT_I32_B32: <span class="keywordflow">return</span> AMDGPU::V_FFBH_U32_e32;</div>
<div class="line"><a id="l05287" name="l05287"></a><span class="lineno"> 5287</span>  <span class="keywordflow">case</span> AMDGPU::S_FLBIT_I32: <span class="keywordflow">return</span> AMDGPU::V_FFBH_I32_e64;</div>
<div class="line"><a id="l05288" name="l05288"></a><span class="lineno"> 5288</span>  <span class="keywordflow">case</span> AMDGPU::S_CBRANCH_SCC0: <span class="keywordflow">return</span> AMDGPU::S_CBRANCH_VCCZ;</div>
<div class="line"><a id="l05289" name="l05289"></a><span class="lineno"> 5289</span>  <span class="keywordflow">case</span> AMDGPU::S_CBRANCH_SCC1: <span class="keywordflow">return</span> AMDGPU::S_CBRANCH_VCCNZ;</div>
<div class="line"><a id="l05290" name="l05290"></a><span class="lineno"> 5290</span>  <span class="keywordflow">case</span> AMDGPU::S_CVT_F32_I32: <span class="keywordflow">return</span> AMDGPU::V_CVT_F32_I32_e64;</div>
<div class="line"><a id="l05291" name="l05291"></a><span class="lineno"> 5291</span>  <span class="keywordflow">case</span> AMDGPU::S_CVT_F32_U32: <span class="keywordflow">return</span> AMDGPU::V_CVT_F32_U32_e64;</div>
<div class="line"><a id="l05292" name="l05292"></a><span class="lineno"> 5292</span>  <span class="keywordflow">case</span> AMDGPU::S_CVT_I32_F32: <span class="keywordflow">return</span> AMDGPU::V_CVT_I32_F32_e64;</div>
<div class="line"><a id="l05293" name="l05293"></a><span class="lineno"> 5293</span>  <span class="keywordflow">case</span> AMDGPU::S_CVT_U32_F32: <span class="keywordflow">return</span> AMDGPU::V_CVT_U32_F32_e64;</div>
<div class="line"><a id="l05294" name="l05294"></a><span class="lineno"> 5294</span>  <span class="keywordflow">case</span> AMDGPU::S_CVT_F32_F16: <span class="keywordflow">return</span> AMDGPU::V_CVT_F32_F16_t16_e64;</div>
<div class="line"><a id="l05295" name="l05295"></a><span class="lineno"> 5295</span>  <span class="keywordflow">case</span> AMDGPU::S_CVT_HI_F32_F16: <span class="keywordflow">return</span> AMDGPU::V_CVT_F32_F16_t16_e64;</div>
<div class="line"><a id="l05296" name="l05296"></a><span class="lineno"> 5296</span>  <span class="keywordflow">case</span> AMDGPU::S_CVT_F16_F32: <span class="keywordflow">return</span> AMDGPU::V_CVT_F16_F32_t16_e64;</div>
<div class="line"><a id="l05297" name="l05297"></a><span class="lineno"> 5297</span>  <span class="keywordflow">case</span> AMDGPU::S_CEIL_F32: <span class="keywordflow">return</span> AMDGPU::V_CEIL_F32_e64;</div>
<div class="line"><a id="l05298" name="l05298"></a><span class="lineno"> 5298</span>  <span class="keywordflow">case</span> AMDGPU::S_FLOOR_F32: <span class="keywordflow">return</span> AMDGPU::V_FLOOR_F32_e64;</div>
<div class="line"><a id="l05299" name="l05299"></a><span class="lineno"> 5299</span>  <span class="keywordflow">case</span> AMDGPU::S_TRUNC_F32: <span class="keywordflow">return</span> AMDGPU::V_TRUNC_F32_e64;</div>
<div class="line"><a id="l05300" name="l05300"></a><span class="lineno"> 5300</span>  <span class="keywordflow">case</span> AMDGPU::S_RNDNE_F32: <span class="keywordflow">return</span> AMDGPU::V_RNDNE_F32_e64;</div>
<div class="line"><a id="l05301" name="l05301"></a><span class="lineno"> 5301</span>  <span class="keywordflow">case</span> AMDGPU::S_CEIL_F16:</div>
<div class="line"><a id="l05302" name="l05302"></a><span class="lineno"> 5302</span>    <span class="keywordflow">return</span> ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#a4aa472b38ec51947dc3bb07d5d96d184">useRealTrue16Insts</a>() ? AMDGPU::V_CEIL_F16_t16_e64</div>
<div class="line"><a id="l05303" name="l05303"></a><span class="lineno"> 5303</span>                                   : AMDGPU::V_CEIL_F16_fake16_e64;</div>
<div class="line"><a id="l05304" name="l05304"></a><span class="lineno"> 5304</span>  <span class="keywordflow">case</span> AMDGPU::S_FLOOR_F16:</div>
<div class="line"><a id="l05305" name="l05305"></a><span class="lineno"> 5305</span>    <span class="keywordflow">return</span> ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#a4aa472b38ec51947dc3bb07d5d96d184">useRealTrue16Insts</a>() ? AMDGPU::V_FLOOR_F16_t16_e64</div>
<div class="line"><a id="l05306" name="l05306"></a><span class="lineno"> 5306</span>                                   : AMDGPU::V_FLOOR_F16_fake16_e64;</div>
<div class="line"><a id="l05307" name="l05307"></a><span class="lineno"> 5307</span>  <span class="keywordflow">case</span> AMDGPU::S_TRUNC_F16:</div>
<div class="line"><a id="l05308" name="l05308"></a><span class="lineno"> 5308</span>    <span class="keywordflow">return</span> AMDGPU::V_TRUNC_F16_fake16_e64;</div>
<div class="line"><a id="l05309" name="l05309"></a><span class="lineno"> 5309</span>  <span class="keywordflow">case</span> AMDGPU::S_RNDNE_F16:</div>
<div class="line"><a id="l05310" name="l05310"></a><span class="lineno"> 5310</span>    <span class="keywordflow">return</span> AMDGPU::V_RNDNE_F16_fake16_e64;</div>
<div class="line"><a id="l05311" name="l05311"></a><span class="lineno"> 5311</span>  <span class="keywordflow">case</span> AMDGPU::S_ADD_F32: <span class="keywordflow">return</span> AMDGPU::V_ADD_F32_e64;</div>
<div class="line"><a id="l05312" name="l05312"></a><span class="lineno"> 5312</span>  <span class="keywordflow">case</span> AMDGPU::S_SUB_F32: <span class="keywordflow">return</span> AMDGPU::V_SUB_F32_e64;</div>
<div class="line"><a id="l05313" name="l05313"></a><span class="lineno"> 5313</span>  <span class="keywordflow">case</span> AMDGPU::S_MIN_F32: <span class="keywordflow">return</span> AMDGPU::V_MIN_F32_e64;</div>
<div class="line"><a id="l05314" name="l05314"></a><span class="lineno"> 5314</span>  <span class="keywordflow">case</span> AMDGPU::S_MAX_F32: <span class="keywordflow">return</span> AMDGPU::V_MAX_F32_e64;</div>
<div class="line"><a id="l05315" name="l05315"></a><span class="lineno"> 5315</span>  <span class="keywordflow">case</span> AMDGPU::S_MINIMUM_F32: <span class="keywordflow">return</span> AMDGPU::V_MINIMUM_F32_e64;</div>
<div class="line"><a id="l05316" name="l05316"></a><span class="lineno"> 5316</span>  <span class="keywordflow">case</span> AMDGPU::S_MAXIMUM_F32: <span class="keywordflow">return</span> AMDGPU::V_MAXIMUM_F32_e64;</div>
<div class="line"><a id="l05317" name="l05317"></a><span class="lineno"> 5317</span>  <span class="keywordflow">case</span> AMDGPU::S_MUL_F32: <span class="keywordflow">return</span> AMDGPU::V_MUL_F32_e64;</div>
<div class="line"><a id="l05318" name="l05318"></a><span class="lineno"> 5318</span>  <span class="keywordflow">case</span> AMDGPU::S_ADD_F16: <span class="keywordflow">return</span> AMDGPU::V_ADD_F16_fake16_e64;</div>
<div class="line"><a id="l05319" name="l05319"></a><span class="lineno"> 5319</span>  <span class="keywordflow">case</span> AMDGPU::S_SUB_F16: <span class="keywordflow">return</span> AMDGPU::V_SUB_F16_fake16_e64;</div>
<div class="line"><a id="l05320" name="l05320"></a><span class="lineno"> 5320</span>  <span class="keywordflow">case</span> AMDGPU::S_MIN_F16: <span class="keywordflow">return</span> AMDGPU::V_MIN_F16_fake16_e64;</div>
<div class="line"><a id="l05321" name="l05321"></a><span class="lineno"> 5321</span>  <span class="keywordflow">case</span> AMDGPU::S_MAX_F16: <span class="keywordflow">return</span> AMDGPU::V_MAX_F16_fake16_e64;</div>
<div class="line"><a id="l05322" name="l05322"></a><span class="lineno"> 5322</span>  <span class="keywordflow">case</span> AMDGPU::S_MINIMUM_F16: <span class="keywordflow">return</span> AMDGPU::V_MINIMUM_F16_e64;</div>
<div class="line"><a id="l05323" name="l05323"></a><span class="lineno"> 5323</span>  <span class="keywordflow">case</span> AMDGPU::S_MAXIMUM_F16: <span class="keywordflow">return</span> AMDGPU::V_MAXIMUM_F16_e64;</div>
<div class="line"><a id="l05324" name="l05324"></a><span class="lineno"> 5324</span>  <span class="keywordflow">case</span> AMDGPU::S_MUL_F16: <span class="keywordflow">return</span> AMDGPU::V_MUL_F16_fake16_e64;</div>
<div class="line"><a id="l05325" name="l05325"></a><span class="lineno"> 5325</span>  <span class="keywordflow">case</span> AMDGPU::S_CVT_PK_RTZ_F16_F32: <span class="keywordflow">return</span> AMDGPU::V_CVT_PKRTZ_F16_F32_e64;</div>
<div class="line"><a id="l05326" name="l05326"></a><span class="lineno"> 5326</span>  <span class="keywordflow">case</span> AMDGPU::S_FMAC_F32: <span class="keywordflow">return</span> AMDGPU::V_FMAC_F32_e64;</div>
<div class="line"><a id="l05327" name="l05327"></a><span class="lineno"> 5327</span>  <span class="keywordflow">case</span> AMDGPU::S_FMAC_F16: <span class="keywordflow">return</span> AMDGPU::V_FMAC_F16_t16_e64;</div>
<div class="line"><a id="l05328" name="l05328"></a><span class="lineno"> 5328</span>  <span class="keywordflow">case</span> AMDGPU::S_FMAMK_F32: <span class="keywordflow">return</span> AMDGPU::V_FMAMK_F32;</div>
<div class="line"><a id="l05329" name="l05329"></a><span class="lineno"> 5329</span>  <span class="keywordflow">case</span> AMDGPU::S_FMAAK_F32: <span class="keywordflow">return</span> AMDGPU::V_FMAAK_F32;</div>
<div class="line"><a id="l05330" name="l05330"></a><span class="lineno"> 5330</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LT_F32: <span class="keywordflow">return</span> AMDGPU::V_CMP_LT_F32_e64;</div>
<div class="line"><a id="l05331" name="l05331"></a><span class="lineno"> 5331</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_EQ_F32: <span class="keywordflow">return</span> AMDGPU::V_CMP_EQ_F32_e64;</div>
<div class="line"><a id="l05332" name="l05332"></a><span class="lineno"> 5332</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LE_F32: <span class="keywordflow">return</span> AMDGPU::V_CMP_LE_F32_e64;</div>
<div class="line"><a id="l05333" name="l05333"></a><span class="lineno"> 5333</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_GT_F32: <span class="keywordflow">return</span> AMDGPU::V_CMP_GT_F32_e64;</div>
<div class="line"><a id="l05334" name="l05334"></a><span class="lineno"> 5334</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LG_F32: <span class="keywordflow">return</span> AMDGPU::V_CMP_LG_F32_e64;</div>
<div class="line"><a id="l05335" name="l05335"></a><span class="lineno"> 5335</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_GE_F32: <span class="keywordflow">return</span> AMDGPU::V_CMP_GE_F32_e64;</div>
<div class="line"><a id="l05336" name="l05336"></a><span class="lineno"> 5336</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_O_F32: <span class="keywordflow">return</span> AMDGPU::V_CMP_O_F32_e64;</div>
<div class="line"><a id="l05337" name="l05337"></a><span class="lineno"> 5337</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_U_F32: <span class="keywordflow">return</span> AMDGPU::V_CMP_U_F32_e64;</div>
<div class="line"><a id="l05338" name="l05338"></a><span class="lineno"> 5338</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_NGE_F32: <span class="keywordflow">return</span> AMDGPU::V_CMP_NGE_F32_e64;</div>
<div class="line"><a id="l05339" name="l05339"></a><span class="lineno"> 5339</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_NLG_F32: <span class="keywordflow">return</span> AMDGPU::V_CMP_NLG_F32_e64;</div>
<div class="line"><a id="l05340" name="l05340"></a><span class="lineno"> 5340</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_NGT_F32: <span class="keywordflow">return</span> AMDGPU::V_CMP_NGT_F32_e64;</div>
<div class="line"><a id="l05341" name="l05341"></a><span class="lineno"> 5341</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_NLE_F32: <span class="keywordflow">return</span> AMDGPU::V_CMP_NLE_F32_e64;</div>
<div class="line"><a id="l05342" name="l05342"></a><span class="lineno"> 5342</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_NEQ_F32: <span class="keywordflow">return</span> AMDGPU::V_CMP_NEQ_F32_e64;</div>
<div class="line"><a id="l05343" name="l05343"></a><span class="lineno"> 5343</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_NLT_F32: <span class="keywordflow">return</span> AMDGPU::V_CMP_NLT_F32_e64;</div>
<div class="line"><a id="l05344" name="l05344"></a><span class="lineno"> 5344</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LT_F16: <span class="keywordflow">return</span> AMDGPU::V_CMP_LT_F16_t16_e64;</div>
<div class="line"><a id="l05345" name="l05345"></a><span class="lineno"> 5345</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_EQ_F16: <span class="keywordflow">return</span> AMDGPU::V_CMP_EQ_F16_t16_e64;</div>
<div class="line"><a id="l05346" name="l05346"></a><span class="lineno"> 5346</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LE_F16: <span class="keywordflow">return</span> AMDGPU::V_CMP_LE_F16_t16_e64;</div>
<div class="line"><a id="l05347" name="l05347"></a><span class="lineno"> 5347</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_GT_F16: <span class="keywordflow">return</span> AMDGPU::V_CMP_GT_F16_t16_e64;</div>
<div class="line"><a id="l05348" name="l05348"></a><span class="lineno"> 5348</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LG_F16: <span class="keywordflow">return</span> AMDGPU::V_CMP_LG_F16_t16_e64;</div>
<div class="line"><a id="l05349" name="l05349"></a><span class="lineno"> 5349</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_GE_F16: <span class="keywordflow">return</span> AMDGPU::V_CMP_GE_F16_t16_e64;</div>
<div class="line"><a id="l05350" name="l05350"></a><span class="lineno"> 5350</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_O_F16: <span class="keywordflow">return</span> AMDGPU::V_CMP_O_F16_t16_e64;</div>
<div class="line"><a id="l05351" name="l05351"></a><span class="lineno"> 5351</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_U_F16: <span class="keywordflow">return</span> AMDGPU::V_CMP_U_F16_t16_e64;</div>
<div class="line"><a id="l05352" name="l05352"></a><span class="lineno"> 5352</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_NGE_F16: <span class="keywordflow">return</span> AMDGPU::V_CMP_NGE_F16_t16_e64;</div>
<div class="line"><a id="l05353" name="l05353"></a><span class="lineno"> 5353</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_NLG_F16: <span class="keywordflow">return</span> AMDGPU::V_CMP_NLG_F16_t16_e64;</div>
<div class="line"><a id="l05354" name="l05354"></a><span class="lineno"> 5354</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_NGT_F16: <span class="keywordflow">return</span> AMDGPU::V_CMP_NGT_F16_t16_e64;</div>
<div class="line"><a id="l05355" name="l05355"></a><span class="lineno"> 5355</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_NLE_F16: <span class="keywordflow">return</span> AMDGPU::V_CMP_NLE_F16_t16_e64;</div>
<div class="line"><a id="l05356" name="l05356"></a><span class="lineno"> 5356</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_NEQ_F16: <span class="keywordflow">return</span> AMDGPU::V_CMP_NEQ_F16_t16_e64;</div>
<div class="line"><a id="l05357" name="l05357"></a><span class="lineno"> 5357</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_NLT_F16: <span class="keywordflow">return</span> AMDGPU::V_CMP_NLT_F16_t16_e64;</div>
<div class="line"><a id="l05358" name="l05358"></a><span class="lineno"> 5358</span>  <span class="keywordflow">case</span> AMDGPU::V_S_EXP_F32_e64: <span class="keywordflow">return</span> AMDGPU::V_EXP_F32_e64;</div>
<div class="line"><a id="l05359" name="l05359"></a><span class="lineno"> 5359</span>  <span class="keywordflow">case</span> AMDGPU::V_S_EXP_F16_e64: <span class="keywordflow">return</span> AMDGPU::V_EXP_F16_fake16_e64;</div>
<div class="line"><a id="l05360" name="l05360"></a><span class="lineno"> 5360</span>  <span class="keywordflow">case</span> AMDGPU::V_S_LOG_F32_e64: <span class="keywordflow">return</span> AMDGPU::V_LOG_F32_e64;</div>
<div class="line"><a id="l05361" name="l05361"></a><span class="lineno"> 5361</span>  <span class="keywordflow">case</span> AMDGPU::V_S_LOG_F16_e64: <span class="keywordflow">return</span> AMDGPU::V_LOG_F16_fake16_e64;</div>
<div class="line"><a id="l05362" name="l05362"></a><span class="lineno"> 5362</span>  <span class="keywordflow">case</span> AMDGPU::V_S_RCP_F32_e64: <span class="keywordflow">return</span> AMDGPU::V_RCP_F32_e64;</div>
<div class="line"><a id="l05363" name="l05363"></a><span class="lineno"> 5363</span>  <span class="keywordflow">case</span> AMDGPU::V_S_RCP_F16_e64: <span class="keywordflow">return</span> AMDGPU::V_RCP_F16_fake16_e64;</div>
<div class="line"><a id="l05364" name="l05364"></a><span class="lineno"> 5364</span>  <span class="keywordflow">case</span> AMDGPU::V_S_RSQ_F32_e64: <span class="keywordflow">return</span> AMDGPU::V_RSQ_F32_e64;</div>
<div class="line"><a id="l05365" name="l05365"></a><span class="lineno"> 5365</span>  <span class="keywordflow">case</span> AMDGPU::V_S_RSQ_F16_e64: <span class="keywordflow">return</span> AMDGPU::V_RSQ_F16_fake16_e64;</div>
<div class="line"><a id="l05366" name="l05366"></a><span class="lineno"> 5366</span>  <span class="keywordflow">case</span> AMDGPU::V_S_SQRT_F32_e64: <span class="keywordflow">return</span> AMDGPU::V_SQRT_F32_e64;</div>
<div class="line"><a id="l05367" name="l05367"></a><span class="lineno"> 5367</span>  <span class="keywordflow">case</span> AMDGPU::V_S_SQRT_F16_e64: <span class="keywordflow">return</span> AMDGPU::V_SQRT_F16_fake16_e64;</div>
<div class="line"><a id="l05368" name="l05368"></a><span class="lineno"> 5368</span>  }</div>
<div class="line"><a id="l05369" name="l05369"></a><span class="lineno"> 5369</span>  <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(</div>
<div class="line"><a id="l05370" name="l05370"></a><span class="lineno"> 5370</span>      <span class="stringliteral">&quot;Unexpected scalar opcode without corresponding vector one!&quot;</span>);</div>
<div class="line"><a id="l05371" name="l05371"></a><span class="lineno"> 5371</span>}</div>
<div class="line"><a id="l05372" name="l05372"></a><span class="lineno"> 5372</span> </div>
<div class="line"><a id="l05373" name="l05373"></a><span class="lineno"> 5373</span><span class="comment">// clang-format on</span></div>
<div class="line"><a id="l05374" name="l05374"></a><span class="lineno"> 5374</span> </div>
<div class="line"><a id="l05375" name="l05375"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a6ef020b54917711fa4fbe9b8ad48258b"> 5375</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a6ef020b54917711fa4fbe9b8ad48258b">SIInstrInfo::insertScratchExecCopy</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l05376" name="l05376"></a><span class="lineno"> 5376</span>                                        <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l05377" name="l05377"></a><span class="lineno"> 5377</span>                                        <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>,</div>
<div class="line"><a id="l05378" name="l05378"></a><span class="lineno"> 5378</span>                                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg,</div>
<div class="line"><a id="l05379" name="l05379"></a><span class="lineno"> 5379</span>                                        <span class="keywordtype">bool</span> IsSCCLive,</div>
<div class="line"><a id="l05380" name="l05380"></a><span class="lineno"> 5380</span>                                        <a class="code hl_class" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a> *Indexes)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05381" name="l05381"></a><span class="lineno"> 5381</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a id="l05382" name="l05382"></a><span class="lineno"> 5382</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.getInstrInfo();</div>
<div class="line"><a id="l05383" name="l05383"></a><span class="lineno"> 5383</span>  <span class="keywordtype">bool</span> IsWave32 = ST.isWave32();</div>
<div class="line"><a id="l05384" name="l05384"></a><span class="lineno"> 5384</span>  <span class="keywordflow">if</span> (IsSCCLive) {</div>
<div class="line"><a id="l05385" name="l05385"></a><span class="lineno"> 5385</span>    <span class="comment">// Insert two move instructions, one to save the original value of EXEC and</span></div>
<div class="line"><a id="l05386" name="l05386"></a><span class="lineno"> 5386</span>    <span class="comment">// the other to turn on all bits in EXEC. This is required as we can&#39;t use</span></div>
<div class="line"><a id="l05387" name="l05387"></a><span class="lineno"> 5387</span>    <span class="comment">// the single instruction S_OR_SAVEEXEC that clobbers SCC.</span></div>
<div class="line"><a id="l05388" name="l05388"></a><span class="lineno"> 5388</span>    <span class="keywordtype">unsigned</span> MovOpc = IsWave32 ? AMDGPU::S_MOV_B32 : AMDGPU::S_MOV_B64;</div>
<div class="line"><a id="l05389" name="l05389"></a><span class="lineno"> 5389</span>    <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> Exec = IsWave32 ? AMDGPU::EXEC_LO : AMDGPU::EXEC;</div>
<div class="line"><a id="l05390" name="l05390"></a><span class="lineno"> 5390</span>    <span class="keyword">auto</span> StoreExecMI = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(MovOpc), Reg)</div>
<div class="line"><a id="l05391" name="l05391"></a><span class="lineno"> 5391</span>                           .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Exec, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a id="l05392" name="l05392"></a><span class="lineno"> 5392</span>    <span class="keyword">auto</span> FlipExecMI = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(MovOpc), Exec).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(-1);</div>
<div class="line"><a id="l05393" name="l05393"></a><span class="lineno"> 5393</span>    <span class="keywordflow">if</span> (Indexes) {</div>
<div class="line"><a id="l05394" name="l05394"></a><span class="lineno"> 5394</span>      Indexes-&gt;<a class="code hl_function" href="classllvm_1_1SlotIndexes.html#a10aea73adf903930a8ce4c133dfa5a1e">insertMachineInstrInMaps</a>(*StoreExecMI);</div>
<div class="line"><a id="l05395" name="l05395"></a><span class="lineno"> 5395</span>      Indexes-&gt;<a class="code hl_function" href="classllvm_1_1SlotIndexes.html#a10aea73adf903930a8ce4c133dfa5a1e">insertMachineInstrInMaps</a>(*FlipExecMI);</div>
<div class="line"><a id="l05396" name="l05396"></a><span class="lineno"> 5396</span>    }</div>
<div class="line"><a id="l05397" name="l05397"></a><span class="lineno"> 5397</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l05398" name="l05398"></a><span class="lineno"> 5398</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> OrSaveExec =</div>
<div class="line"><a id="l05399" name="l05399"></a><span class="lineno"> 5399</span>        IsWave32 ? AMDGPU::S_OR_SAVEEXEC_B32 : AMDGPU::S_OR_SAVEEXEC_B64;</div>
<div class="line"><a id="l05400" name="l05400"></a><span class="lineno"> 5400</span>    <span class="keyword">auto</span> SaveExec =</div>
<div class="line"><a id="l05401" name="l05401"></a><span class="lineno"> 5401</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(OrSaveExec), Reg).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(-1);</div>
<div class="line"><a id="l05402" name="l05402"></a><span class="lineno"> 5402</span>    SaveExec-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(3).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a61a42c85bd86c6ca4554e27d33c3f798">setIsDead</a>(); <span class="comment">// Mark SCC as dead.</span></div>
<div class="line"><a id="l05403" name="l05403"></a><span class="lineno"> 5403</span>    <span class="keywordflow">if</span> (Indexes)</div>
<div class="line"><a id="l05404" name="l05404"></a><span class="lineno"> 5404</span>      Indexes-&gt;<a class="code hl_function" href="classllvm_1_1SlotIndexes.html#a10aea73adf903930a8ce4c133dfa5a1e">insertMachineInstrInMaps</a>(*SaveExec);</div>
<div class="line"><a id="l05405" name="l05405"></a><span class="lineno"> 5405</span>  }</div>
<div class="line"><a id="l05406" name="l05406"></a><span class="lineno"> 5406</span>}</div>
<div class="line"><a id="l05407" name="l05407"></a><span class="lineno"> 5407</span> </div>
<div class="line"><a id="l05408" name="l05408"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a1e3fa2ce8f194193f39ed6428a86c05f"> 5408</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a1e3fa2ce8f194193f39ed6428a86c05f">SIInstrInfo::restoreExec</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l05409" name="l05409"></a><span class="lineno"> 5409</span>                              <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>,</div>
<div class="line"><a id="l05410" name="l05410"></a><span class="lineno"> 5410</span>                              <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg,</div>
<div class="line"><a id="l05411" name="l05411"></a><span class="lineno"> 5411</span>                              <a class="code hl_class" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a> *Indexes)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05412" name="l05412"></a><span class="lineno"> 5412</span>  <span class="keywordtype">unsigned</span> ExecMov = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a4b7d2799877b8bf1ebd139ef268ee7d6">isWave32</a>() ? AMDGPU::S_MOV_B32 : AMDGPU::S_MOV_B64;</div>
<div class="line"><a id="l05413" name="l05413"></a><span class="lineno"> 5413</span>  <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> Exec = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a4b7d2799877b8bf1ebd139ef268ee7d6">isWave32</a>() ? AMDGPU::EXEC_LO : AMDGPU::EXEC;</div>
<div class="line"><a id="l05414" name="l05414"></a><span class="lineno"> 5414</span>  <span class="keyword">auto</span> ExecRestoreMI =</div>
<div class="line"><a id="l05415" name="l05415"></a><span class="lineno"> 5415</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(ExecMov), Exec).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Reg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a id="l05416" name="l05416"></a><span class="lineno"> 5416</span>  <span class="keywordflow">if</span> (Indexes)</div>
<div class="line"><a id="l05417" name="l05417"></a><span class="lineno"> 5417</span>    Indexes-&gt;<a class="code hl_function" href="classllvm_1_1SlotIndexes.html#a10aea73adf903930a8ce4c133dfa5a1e">insertMachineInstrInMaps</a>(*ExecRestoreMI);</div>
<div class="line"><a id="l05418" name="l05418"></a><span class="lineno"> 5418</span>}</div>
<div class="line"><a id="l05419" name="l05419"></a><span class="lineno"> 5419</span> </div>
<div class="line"><a id="l05420" name="l05420"></a><span class="lineno"> 5420</span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a id="l05421" name="l05421"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a60ab44d62adfcff55385762363e231cf"> 5421</a></span><a class="code hl_function" href="SIInstrInfo_8cpp.html#a60ab44d62adfcff55385762363e231cf">adjustAllocatableRegClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;RI,</div>
<div class="line"><a id="l05422" name="l05422"></a><span class="lineno"> 5422</span>                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l05423" name="l05423"></a><span class="lineno"> 5423</span>                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;TID, <span class="keywordtype">unsigned</span> RCID,</div>
<div class="line"><a id="l05424" name="l05424"></a><span class="lineno"> 5424</span>                          <span class="keywordtype">bool</span> IsAllocatable) {</div>
<div class="line"><a id="l05425" name="l05425"></a><span class="lineno"> 5425</span>  <span class="keywordflow">if</span> ((IsAllocatable || !ST.hasGFX90AInsts() || !<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.reservedRegsFrozen()) &amp;&amp;</div>
<div class="line"><a id="l05426" name="l05426"></a><span class="lineno"> 5426</span>      (((TID.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a2eae6ddcf171bdfe8cde452311ff4160">mayLoad</a>() || TID.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a1652b3fb1337b788da41bd95a348990c">mayStore</a>()) &amp;&amp;</div>
<div class="line"><a id="l05427" name="l05427"></a><span class="lineno"> 5427</span>        !(TID.<a class="code hl_variable" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a19795cb02079a5e5d58e8a5df3b6ba4b">SIInstrFlags::VGPRSpill</a>)) ||</div>
<div class="line"><a id="l05428" name="l05428"></a><span class="lineno"> 5428</span>       (TID.<a class="code hl_variable" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; (<a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a953a5ba3766c4aea8d9b8eeeba722679">SIInstrFlags::DS</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a0666b703f5fe8ee884171492fb6a685a">SIInstrFlags::MIMG</a>)))) {</div>
<div class="line"><a id="l05429" name="l05429"></a><span class="lineno"> 5429</span>    <span class="keywordflow">switch</span> (RCID) {</div>
<div class="line"><a id="l05430" name="l05430"></a><span class="lineno"> 5430</span>    <span class="keywordflow">case</span> AMDGPU::AV_32RegClassID:</div>
<div class="line"><a id="l05431" name="l05431"></a><span class="lineno"> 5431</span>      RCID = AMDGPU::VGPR_32RegClassID;</div>
<div class="line"><a id="l05432" name="l05432"></a><span class="lineno"> 5432</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l05433" name="l05433"></a><span class="lineno"> 5433</span>    <span class="keywordflow">case</span> AMDGPU::AV_64RegClassID:</div>
<div class="line"><a id="l05434" name="l05434"></a><span class="lineno"> 5434</span>      RCID = AMDGPU::VReg_64RegClassID;</div>
<div class="line"><a id="l05435" name="l05435"></a><span class="lineno"> 5435</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l05436" name="l05436"></a><span class="lineno"> 5436</span>    <span class="keywordflow">case</span> AMDGPU::AV_96RegClassID:</div>
<div class="line"><a id="l05437" name="l05437"></a><span class="lineno"> 5437</span>      RCID = AMDGPU::VReg_96RegClassID;</div>
<div class="line"><a id="l05438" name="l05438"></a><span class="lineno"> 5438</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l05439" name="l05439"></a><span class="lineno"> 5439</span>    <span class="keywordflow">case</span> AMDGPU::AV_128RegClassID:</div>
<div class="line"><a id="l05440" name="l05440"></a><span class="lineno"> 5440</span>      RCID = AMDGPU::VReg_128RegClassID;</div>
<div class="line"><a id="l05441" name="l05441"></a><span class="lineno"> 5441</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l05442" name="l05442"></a><span class="lineno"> 5442</span>    <span class="keywordflow">case</span> AMDGPU::AV_160RegClassID:</div>
<div class="line"><a id="l05443" name="l05443"></a><span class="lineno"> 5443</span>      RCID = AMDGPU::VReg_160RegClassID;</div>
<div class="line"><a id="l05444" name="l05444"></a><span class="lineno"> 5444</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l05445" name="l05445"></a><span class="lineno"> 5445</span>    <span class="keywordflow">case</span> AMDGPU::AV_512RegClassID:</div>
<div class="line"><a id="l05446" name="l05446"></a><span class="lineno"> 5446</span>      RCID = AMDGPU::VReg_512RegClassID;</div>
<div class="line"><a id="l05447" name="l05447"></a><span class="lineno"> 5447</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l05448" name="l05448"></a><span class="lineno"> 5448</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l05449" name="l05449"></a><span class="lineno"> 5449</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l05450" name="l05450"></a><span class="lineno"> 5450</span>    }</div>
<div class="line"><a id="l05451" name="l05451"></a><span class="lineno"> 5451</span>  }</div>
<div class="line"><a id="l05452" name="l05452"></a><span class="lineno"> 5452</span> </div>
<div class="line"><a id="l05453" name="l05453"></a><span class="lineno"> 5453</span>  <span class="keywordflow">return</span> RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2a24e95ba5416c84845c50bbf4c2ee4d">getProperlyAlignedRC</a>(RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">getRegClass</a>(RCID));</div>
<div class="line"><a id="l05454" name="l05454"></a><span class="lineno"> 5454</span>}</div>
<div class="line"><a id="l05455" name="l05455"></a><span class="lineno"> 5455</span> </div>
<div class="line"><a id="l05456" name="l05456"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ac18c5827c119a73ea6f07b4ef4649654"> 5456</a></span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ac18c5827c119a73ea6f07b4ef4649654">SIInstrInfo::getRegClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;TID,</div>
<div class="line"><a id="l05457" name="l05457"></a><span class="lineno"> 5457</span>    <span class="keywordtype">unsigned</span> OpNum, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l05458" name="l05458"></a><span class="lineno"> 5458</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"></span></div>
<div class="line"><a id="l05459" name="l05459"></a><span class="lineno"> 5459</span><span class="keyword">  const </span>{</div>
<div class="line"><a id="l05460" name="l05460"></a><span class="lineno"> 5460</span>  <span class="keywordflow">if</span> (OpNum &gt;= TID.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>())</div>
<div class="line"><a id="l05461" name="l05461"></a><span class="lineno"> 5461</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l05462" name="l05462"></a><span class="lineno"> 5462</span>  <span class="keyword">auto</span> RegClass = TID.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a0f4e09a761d45bf0914f26d4c149ddeb">operands</a>()[OpNum].RegClass;</div>
<div class="line"><a id="l05463" name="l05463"></a><span class="lineno"> 5463</span>  <span class="keywordtype">bool</span> IsAllocatable = <span class="keyword">false</span>;</div>
<div class="line"><a id="l05464" name="l05464"></a><span class="lineno"> 5464</span>  <span class="keywordflow">if</span> (TID.<a class="code hl_variable" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; (<a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a953a5ba3766c4aea8d9b8eeeba722679">SIInstrFlags::DS</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3ab0e8527c8c81d2caa91d9b2bd1852574">SIInstrFlags::FLAT</a>)) {</div>
<div class="line"><a id="l05465" name="l05465"></a><span class="lineno"> 5465</span>    <span class="comment">// vdst and vdata should be both VGPR or AGPR, same for the DS instructions</span></div>
<div class="line"><a id="l05466" name="l05466"></a><span class="lineno"> 5466</span>    <span class="comment">// with two data operands. Request register class constrained to VGPR only</span></div>
<div class="line"><a id="l05467" name="l05467"></a><span class="lineno"> 5467</span>    <span class="comment">// of both operands present as Machine Copy Propagation can not check this</span></div>
<div class="line"><a id="l05468" name="l05468"></a><span class="lineno"> 5468</span>    <span class="comment">// constraint and possibly other passes too.</span></div>
<div class="line"><a id="l05469" name="l05469"></a><span class="lineno"> 5469</span>    <span class="comment">//</span></div>
<div class="line"><a id="l05470" name="l05470"></a><span class="lineno"> 5470</span>    <span class="comment">// The check is limited to FLAT and DS because atomics in non-flat encoding</span></div>
<div class="line"><a id="l05471" name="l05471"></a><span class="lineno"> 5471</span>    <span class="comment">// have their vdst and vdata tied to be the same register.</span></div>
<div class="line"><a id="l05472" name="l05472"></a><span class="lineno"> 5472</span>    <span class="keyword">const</span> <span class="keywordtype">int</span> VDstIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(TID.<a class="code hl_variable" href="classllvm_1_1MCInstrDesc.html#adcb5f001406dc2b45024dd582c444e6d">Opcode</a>,</div>
<div class="line"><a id="l05473" name="l05473"></a><span class="lineno"> 5473</span>                                                   AMDGPU::OpName::vdst);</div>
<div class="line"><a id="l05474" name="l05474"></a><span class="lineno"> 5474</span>    <span class="keyword">const</span> <span class="keywordtype">int</span> DataIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(TID.<a class="code hl_variable" href="classllvm_1_1MCInstrDesc.html#adcb5f001406dc2b45024dd582c444e6d">Opcode</a>,</div>
<div class="line"><a id="l05475" name="l05475"></a><span class="lineno"> 5475</span>        (TID.<a class="code hl_variable" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a953a5ba3766c4aea8d9b8eeeba722679">SIInstrFlags::DS</a>) ? AMDGPU::OpName::data0</div>
<div class="line"><a id="l05476" name="l05476"></a><span class="lineno"> 5476</span>                                         : AMDGPU::OpName::vdata);</div>
<div class="line"><a id="l05477" name="l05477"></a><span class="lineno"> 5477</span>    <span class="keywordflow">if</span> (DataIdx != -1) {</div>
<div class="line"><a id="l05478" name="l05478"></a><span class="lineno"> 5478</span>      IsAllocatable = VDstIdx != -1 || <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(</div>
<div class="line"><a id="l05479" name="l05479"></a><span class="lineno"> 5479</span>                                           TID.<a class="code hl_variable" href="classllvm_1_1MCInstrDesc.html#adcb5f001406dc2b45024dd582c444e6d">Opcode</a>, AMDGPU::OpName::data1);</div>
<div class="line"><a id="l05480" name="l05480"></a><span class="lineno"> 5480</span>    }</div>
<div class="line"><a id="l05481" name="l05481"></a><span class="lineno"> 5481</span>  }</div>
<div class="line"><a id="l05482" name="l05482"></a><span class="lineno"> 5482</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a60ab44d62adfcff55385762363e231cf">adjustAllocatableRegClass</a>(ST, RI, MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>(), TID, RegClass,</div>
<div class="line"><a id="l05483" name="l05483"></a><span class="lineno"> 5483</span>                                   IsAllocatable);</div>
<div class="line"><a id="l05484" name="l05484"></a><span class="lineno"> 5484</span>}</div>
<div class="line"><a id="l05485" name="l05485"></a><span class="lineno"> 5485</span> </div>
<div class="line"><a id="l05486" name="l05486"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b"> 5486</a></span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">SIInstrInfo::getOpRegClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l05487" name="l05487"></a><span class="lineno"> 5487</span>                                                      <span class="keywordtype">unsigned</span> OpNo)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05488" name="l05488"></a><span class="lineno"> 5488</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent()-&gt;getRegInfo();</div>
<div class="line"><a id="l05489" name="l05489"></a><span class="lineno"> 5489</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a> = <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a id="l05490" name="l05490"></a><span class="lineno"> 5490</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isVariadic() || OpNo &gt;= <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.getNumOperands() ||</div>
<div class="line"><a id="l05491" name="l05491"></a><span class="lineno"> 5491</span>      <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.operands()[OpNo].RegClass == -1) {</div>
<div class="line"><a id="l05492" name="l05492"></a><span class="lineno"> 5492</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpNo).getReg();</div>
<div class="line"><a id="l05493" name="l05493"></a><span class="lineno"> 5493</span> </div>
<div class="line"><a id="l05494" name="l05494"></a><span class="lineno"> 5494</span>    <span class="keywordflow">if</span> (Reg.isVirtual())</div>
<div class="line"><a id="l05495" name="l05495"></a><span class="lineno"> 5495</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Reg);</div>
<div class="line"><a id="l05496" name="l05496"></a><span class="lineno"> 5496</span>    <span class="keywordflow">return</span> RI.getPhysRegBaseClass(Reg);</div>
<div class="line"><a id="l05497" name="l05497"></a><span class="lineno"> 5497</span>  }</div>
<div class="line"><a id="l05498" name="l05498"></a><span class="lineno"> 5498</span> </div>
<div class="line"><a id="l05499" name="l05499"></a><span class="lineno"> 5499</span>  <span class="keywordtype">unsigned</span> RCID = <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.operands()[OpNo].RegClass;</div>
<div class="line"><a id="l05500" name="l05500"></a><span class="lineno"> 5500</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a60ab44d62adfcff55385762363e231cf">adjustAllocatableRegClass</a>(ST, RI, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>, RCID, <span class="keyword">true</span>);</div>
<div class="line"><a id="l05501" name="l05501"></a><span class="lineno"> 5501</span>}</div>
<div class="line"><a id="l05502" name="l05502"></a><span class="lineno"> 5502</span> </div>
<div class="line"><a id="l05503" name="l05503"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812"> 5503</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">SIInstrInfo::legalizeOpWithMove</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05504" name="l05504"></a><span class="lineno"> 5504</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div>
<div class="line"><a id="l05505" name="l05505"></a><span class="lineno"> 5505</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l05506" name="l05506"></a><span class="lineno"> 5506</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpIdx);</div>
<div class="line"><a id="l05507" name="l05507"></a><span class="lineno"> 5507</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l05508" name="l05508"></a><span class="lineno"> 5508</span>  <span class="keywordtype">unsigned</span> RCID = <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).operands()[OpIdx].RegClass;</div>
<div class="line"><a id="l05509" name="l05509"></a><span class="lineno"> 5509</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">getRegClass</a>(RCID);</div>
<div class="line"><a id="l05510" name="l05510"></a><span class="lineno"> 5510</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = RI.getRegSizeInBits(*RC);</div>
<div class="line"><a id="l05511" name="l05511"></a><span class="lineno"> 5511</span>  <span class="keywordtype">unsigned</span> Opcode = (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 64) ? AMDGPU::V_MOV_B64_PSEUDO : AMDGPU::V_MOV_B32_e32;</div>
<div class="line"><a id="l05512" name="l05512"></a><span class="lineno"> 5512</span>  <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div>
<div class="line"><a id="l05513" name="l05513"></a><span class="lineno"> 5513</span>    Opcode = AMDGPU::COPY;</div>
<div class="line"><a id="l05514" name="l05514"></a><span class="lineno"> 5514</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(RC))</div>
<div class="line"><a id="l05515" name="l05515"></a><span class="lineno"> 5515</span>    Opcode = (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 64) ? AMDGPU::S_MOV_B64 : AMDGPU::S_MOV_B32;</div>
<div class="line"><a id="l05516" name="l05516"></a><span class="lineno"> 5516</span> </div>
<div class="line"><a id="l05517" name="l05517"></a><span class="lineno"> 5517</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *VRC = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a>(RC);</div>
<div class="line"><a id="l05518" name="l05518"></a><span class="lineno"> 5518</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(VRC);</div>
<div class="line"><a id="l05519" name="l05519"></a><span class="lineno"> 5519</span>  <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ab622d694b5fcb0edb99159f1ebdcdb6b">findDebugLoc</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l05520" name="l05520"></a><span class="lineno"> 5520</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent(), <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode), Reg).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(MO);</div>
<div class="line"><a id="l05521" name="l05521"></a><span class="lineno"> 5521</span>  MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(Reg, <span class="keyword">false</span>);</div>
<div class="line"><a id="l05522" name="l05522"></a><span class="lineno"> 5522</span>}</div>
<div class="line"><a id="l05523" name="l05523"></a><span class="lineno"> 5523</span> </div>
<div class="line"><a id="l05524" name="l05524"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a76a671b685940387f88a924858a371d4"> 5524</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a76a671b685940387f88a924858a371d4">SIInstrInfo::buildExtractSubReg</a>(</div>
<div class="line"><a id="l05525" name="l05525"></a><span class="lineno"> 5525</span>    <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l05526" name="l05526"></a><span class="lineno"> 5526</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;SuperReg, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC,</div>
<div class="line"><a id="l05527" name="l05527"></a><span class="lineno"> 5527</span>    <span class="keywordtype">unsigned</span> SubIdx, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05528" name="l05528"></a><span class="lineno"> 5528</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent();</div>
<div class="line"><a id="l05529" name="l05529"></a><span class="lineno"> 5529</span>  <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDebugLoc();</div>
<div class="line"><a id="l05530" name="l05530"></a><span class="lineno"> 5530</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(SubRC);</div>
<div class="line"><a id="l05531" name="l05531"></a><span class="lineno"> 5531</span> </div>
<div class="line"><a id="l05532" name="l05532"></a><span class="lineno"> 5532</span>  <span class="keywordflow">if</span> (SuperReg.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == AMDGPU::NoSubRegister) {</div>
<div class="line"><a id="l05533" name="l05533"></a><span class="lineno"> 5533</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(TargetOpcode::COPY), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</div>
<div class="line"><a id="l05534" name="l05534"></a><span class="lineno"> 5534</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SuperReg.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 0, SubIdx);</div>
<div class="line"><a id="l05535" name="l05535"></a><span class="lineno"> 5535</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>;</div>
<div class="line"><a id="l05536" name="l05536"></a><span class="lineno"> 5536</span>  }</div>
<div class="line"><a id="l05537" name="l05537"></a><span class="lineno"> 5537</span> </div>
<div class="line"><a id="l05538" name="l05538"></a><span class="lineno"> 5538</span>  <span class="comment">// Just in case the super register is itself a sub-register, copy it to a new</span></div>
<div class="line"><a id="l05539" name="l05539"></a><span class="lineno"> 5539</span>  <span class="comment">// value so we don&#39;t need to worry about merging its subreg index with the</span></div>
<div class="line"><a id="l05540" name="l05540"></a><span class="lineno"> 5540</span>  <span class="comment">// SubIdx passed to this function. The register coalescer should be able to</span></div>
<div class="line"><a id="l05541" name="l05541"></a><span class="lineno"> 5541</span>  <span class="comment">// eliminate this extra copy.</span></div>
<div class="line"><a id="l05542" name="l05542"></a><span class="lineno"> 5542</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewSuperReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(SuperRC);</div>
<div class="line"><a id="l05543" name="l05543"></a><span class="lineno"> 5543</span> </div>
<div class="line"><a id="l05544" name="l05544"></a><span class="lineno"> 5544</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(TargetOpcode::COPY), NewSuperReg)</div>
<div class="line"><a id="l05545" name="l05545"></a><span class="lineno"> 5545</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SuperReg.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 0, SuperReg.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>());</div>
<div class="line"><a id="l05546" name="l05546"></a><span class="lineno"> 5546</span> </div>
<div class="line"><a id="l05547" name="l05547"></a><span class="lineno"> 5547</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(TargetOpcode::COPY), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</div>
<div class="line"><a id="l05548" name="l05548"></a><span class="lineno"> 5548</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(NewSuperReg, 0, SubIdx);</div>
<div class="line"><a id="l05549" name="l05549"></a><span class="lineno"> 5549</span> </div>
<div class="line"><a id="l05550" name="l05550"></a><span class="lineno"> 5550</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>;</div>
<div class="line"><a id="l05551" name="l05551"></a><span class="lineno"> 5551</span>}</div>
<div class="line"><a id="l05552" name="l05552"></a><span class="lineno"> 5552</span> </div>
<div class="line"><a id="l05553" name="l05553"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#abe2e17618e19433e64677bce53b46370"> 5553</a></span><a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abe2e17618e19433e64677bce53b46370">SIInstrInfo::buildExtractSubRegOrImm</a>(</div>
<div class="line"><a id="l05554" name="l05554"></a><span class="lineno"> 5554</span>    <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l05555" name="l05555"></a><span class="lineno"> 5555</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC,</div>
<div class="line"><a id="l05556" name="l05556"></a><span class="lineno"> 5556</span>    <span class="keywordtype">unsigned</span> SubIdx, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05557" name="l05557"></a><span class="lineno"> 5557</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.isImm()) {</div>
<div class="line"><a id="l05558" name="l05558"></a><span class="lineno"> 5558</span>    <span class="keywordflow">if</span> (SubIdx == AMDGPU::sub0)</div>
<div class="line"><a id="l05559" name="l05559"></a><span class="lineno"> 5559</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(<span class="keyword">static_cast&lt;</span>int32_t<span class="keyword">&gt;</span>(<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.getImm()));</div>
<div class="line"><a id="l05560" name="l05560"></a><span class="lineno"> 5560</span>    <span class="keywordflow">if</span> (SubIdx == AMDGPU::sub1)</div>
<div class="line"><a id="l05561" name="l05561"></a><span class="lineno"> 5561</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(<span class="keyword">static_cast&lt;</span>int32_t<span class="keyword">&gt;</span>(<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.getImm() &gt;&gt; 32));</div>
<div class="line"><a id="l05562" name="l05562"></a><span class="lineno"> 5562</span> </div>
<div class="line"><a id="l05563" name="l05563"></a><span class="lineno"> 5563</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled register index for immediate&quot;</span>);</div>
<div class="line"><a id="l05564" name="l05564"></a><span class="lineno"> 5564</span>  }</div>
<div class="line"><a id="l05565" name="l05565"></a><span class="lineno"> 5565</span> </div>
<div class="line"><a id="l05566" name="l05566"></a><span class="lineno"> 5566</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a76a671b685940387f88a924858a371d4">buildExtractSubReg</a>(MII, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, SuperRC,</div>
<div class="line"><a id="l05567" name="l05567"></a><span class="lineno"> 5567</span>                                       SubIdx, SubRC);</div>
<div class="line"><a id="l05568" name="l05568"></a><span class="lineno"> 5568</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <span class="keyword">false</span>);</div>
<div class="line"><a id="l05569" name="l05569"></a><span class="lineno"> 5569</span>}</div>
<div class="line"><a id="l05570" name="l05570"></a><span class="lineno"> 5570</span> </div>
<div class="line"><a id="l05571" name="l05571"></a><span class="lineno"> 5571</span><span class="comment">// Change the order of operands from (0, 1, 2) to (0, 2, 1)</span></div>
<div class="line"><a id="l05572" name="l05572"></a><span class="lineno"> 5572</span><span class="keywordtype">void</span> SIInstrInfo::swapOperands(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05573" name="l05573"></a><span class="lineno"> 5573</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">getNumExplicitOperands</a>() == 3);</div>
<div class="line"><a id="l05574" name="l05574"></a><span class="lineno"> 5574</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> Op1 = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1);</div>
<div class="line"><a id="l05575" name="l05575"></a><span class="lineno"> 5575</span>  Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac3b161ec90385105cb46a08b52139e60">removeOperand</a>(1);</div>
<div class="line"><a id="l05576" name="l05576"></a><span class="lineno"> 5576</span>  Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(Op1);</div>
<div class="line"><a id="l05577" name="l05577"></a><span class="lineno"> 5577</span>}</div>
<div class="line"><a id="l05578" name="l05578"></a><span class="lineno"> 5578</span> </div>
<div class="line"><a id="l05579" name="l05579"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#abecccbf97c3a9d0be384e6c639fcf2dc"> 5579</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abecccbf97c3a9d0be384e6c639fcf2dc">SIInstrInfo::isLegalRegOperand</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l05580" name="l05580"></a><span class="lineno"> 5580</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo,</div>
<div class="line"><a id="l05581" name="l05581"></a><span class="lineno"> 5581</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05582" name="l05582"></a><span class="lineno"> 5582</span>  <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div>
<div class="line"><a id="l05583" name="l05583"></a><span class="lineno"> 5583</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05584" name="l05584"></a><span class="lineno"> 5584</span> </div>
<div class="line"><a id="l05585" name="l05585"></a><span class="lineno"> 5585</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l05586" name="l05586"></a><span class="lineno"> 5586</span> </div>
<div class="line"><a id="l05587" name="l05587"></a><span class="lineno"> 5587</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DRC = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">getRegClass</a>(OpInfo.<a class="code hl_variable" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a>);</div>
<div class="line"><a id="l05588" name="l05588"></a><span class="lineno"> 5588</span>  <span class="keywordflow">if</span> (Reg.isPhysical())</div>
<div class="line"><a id="l05589" name="l05589"></a><span class="lineno"> 5589</span>    <span class="keywordflow">return</span> DRC-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a60b6974966381f08079722f2258a0039">contains</a>(Reg);</div>
<div class="line"><a id="l05590" name="l05590"></a><span class="lineno"> 5590</span> </div>
<div class="line"><a id="l05591" name="l05591"></a><span class="lineno"> 5591</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Reg);</div>
<div class="line"><a id="l05592" name="l05592"></a><span class="lineno"> 5592</span> </div>
<div class="line"><a id="l05593" name="l05593"></a><span class="lineno"> 5593</span>  <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>()) {</div>
<div class="line"><a id="l05594" name="l05594"></a><span class="lineno"> 5594</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l05595" name="l05595"></a><span class="lineno"> 5595</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a51be90716cd9b3020e0ca8a4bce547c0">getLargestLegalSuperClass</a>(RC, *MF);</div>
<div class="line"><a id="l05596" name="l05596"></a><span class="lineno"> 5596</span>    <span class="keywordflow">if</span> (!SuperRC)</div>
<div class="line"><a id="l05597" name="l05597"></a><span class="lineno"> 5597</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05598" name="l05598"></a><span class="lineno"> 5598</span> </div>
<div class="line"><a id="l05599" name="l05599"></a><span class="lineno"> 5599</span>    DRC = RI.getMatchingSuperRegClass(SuperRC, DRC, MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>());</div>
<div class="line"><a id="l05600" name="l05600"></a><span class="lineno"> 5600</span>    <span class="keywordflow">if</span> (!DRC)</div>
<div class="line"><a id="l05601" name="l05601"></a><span class="lineno"> 5601</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05602" name="l05602"></a><span class="lineno"> 5602</span>  }</div>
<div class="line"><a id="l05603" name="l05603"></a><span class="lineno"> 5603</span>  <span class="keywordflow">return</span> RC-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">hasSuperClassEq</a>(DRC);</div>
<div class="line"><a id="l05604" name="l05604"></a><span class="lineno"> 5604</span>}</div>
<div class="line"><a id="l05605" name="l05605"></a><span class="lineno"> 5605</span> </div>
<div class="line"><a id="l05606" name="l05606"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a3d9b286b0c8c32ae52faedcc2a6130a7"> 5606</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a3d9b286b0c8c32ae52faedcc2a6130a7">SIInstrInfo::isLegalVSrcOperand</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l05607" name="l05607"></a><span class="lineno"> 5607</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo,</div>
<div class="line"><a id="l05608" name="l05608"></a><span class="lineno"> 5608</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05609" name="l05609"></a><span class="lineno"> 5609</span>  <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div>
<div class="line"><a id="l05610" name="l05610"></a><span class="lineno"> 5610</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abecccbf97c3a9d0be384e6c639fcf2dc">isLegalRegOperand</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, OpInfo, MO);</div>
<div class="line"><a id="l05611" name="l05611"></a><span class="lineno"> 5611</span> </div>
<div class="line"><a id="l05612" name="l05612"></a><span class="lineno"> 5612</span>  <span class="comment">// Handle non-register types that are treated like immediates.</span></div>
<div class="line"><a id="l05613" name="l05613"></a><span class="lineno"> 5613</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() || MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0890848fb02b90b1f7956063bc61cb3">isTargetIndex</a>() || MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>() || MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab0d1155c8c38e84cbe387998fd2e517e">isGlobal</a>());</div>
<div class="line"><a id="l05614" name="l05614"></a><span class="lineno"> 5614</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05615" name="l05615"></a><span class="lineno"> 5615</span>}</div>
<div class="line"><a id="l05616" name="l05616"></a><span class="lineno"> 5616</span> </div>
<div class="line"><a id="l05617" name="l05617"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#af7ee4c22ed353efa8afd9ea35e4af06f"> 5617</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#af7ee4c22ed353efa8afd9ea35e4af06f">SIInstrInfo::isOperandLegal</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div>
<div class="line"><a id="l05618" name="l05618"></a><span class="lineno"> 5618</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05619" name="l05619"></a><span class="lineno"> 5619</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l05620" name="l05620"></a><span class="lineno"> 5620</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l05621" name="l05621"></a><span class="lineno"> 5621</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;InstDesc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc();</div>
<div class="line"><a id="l05622" name="l05622"></a><span class="lineno"> 5622</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo = InstDesc.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a0f4e09a761d45bf0914f26d4c149ddeb">operands</a>()[OpIdx];</div>
<div class="line"><a id="l05623" name="l05623"></a><span class="lineno"> 5623</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DefinedRC =</div>
<div class="line"><a id="l05624" name="l05624"></a><span class="lineno"> 5624</span>      OpInfo.<a class="code hl_variable" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a> != -1 ? RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">getRegClass</a>(OpInfo.<a class="code hl_variable" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a>) : <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l05625" name="l05625"></a><span class="lineno"> 5625</span>  <span class="keywordflow">if</span> (!MO)</div>
<div class="line"><a id="l05626" name="l05626"></a><span class="lineno"> 5626</span>    MO = &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpIdx);</div>
<div class="line"><a id="l05627" name="l05627"></a><span class="lineno"> 5627</span> </div>
<div class="line"><a id="l05628" name="l05628"></a><span class="lineno"> 5628</span>  <span class="keywordtype">int</span> ConstantBusLimit = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a33a600e1b2e066f85e6a2bb588a7f3f1">getConstantBusLimit</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a id="l05629" name="l05629"></a><span class="lineno"> 5629</span>  <span class="keywordtype">int</span> LiteralLimit = !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0aab14aaa9761a9af59b094090851ca3">isVOP3</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) || ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#acfa61def62c3f39edaec6b28782f1992">hasVOP3Literal</a>() ? 1 : 0;</div>
<div class="line"><a id="l05630" name="l05630"></a><span class="lineno"> 5630</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ade8d533000b775c514d9ac189b66c3a5">isVALU</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &amp;&amp; <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a1f6067626e3318b8569835d83acbd92e">usesConstantBus</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *MO, OpInfo)) {</div>
<div class="line"><a id="l05631" name="l05631"></a><span class="lineno"> 5631</span>    <span class="keywordflow">if</span> (!MO-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(*MO, OpInfo) &amp;&amp; !LiteralLimit--)</div>
<div class="line"><a id="l05632" name="l05632"></a><span class="lineno"> 5632</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05633" name="l05633"></a><span class="lineno"> 5633</span> </div>
<div class="line"><a id="l05634" name="l05634"></a><span class="lineno"> 5634</span>    <a class="code hl_class" href="classllvm_1_1SmallDenseSet.html">SmallDenseSet&lt;RegSubRegPair&gt;</a> SGPRsUsed;</div>
<div class="line"><a id="l05635" name="l05635"></a><span class="lineno"> 5635</span>    <span class="keywordflow">if</span> (MO-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div>
<div class="line"><a id="l05636" name="l05636"></a><span class="lineno"> 5636</span>      SGPRsUsed.<a class="code hl_function" href="classllvm_1_1detail_1_1DenseSetImpl.html#a1b0f3ebdced8fce4b22c6a63b25d9525">insert</a>(<a class="code hl_typedef" href="PeepholeOptimizer_8cpp.html#a16005492b382a6a76abae848b4af2b83">RegSubRegPair</a>(MO-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), MO-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>()));</div>
<div class="line"><a id="l05637" name="l05637"></a><span class="lineno"> 5637</span> </div>
<div class="line"><a id="l05638" name="l05638"></a><span class="lineno"> 5638</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); i != e; ++i) {</div>
<div class="line"><a id="l05639" name="l05639"></a><span class="lineno"> 5639</span>      <span class="keywordflow">if</span> (i == OpIdx)</div>
<div class="line"><a id="l05640" name="l05640"></a><span class="lineno"> 5640</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l05641" name="l05641"></a><span class="lineno"> 5641</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i);</div>
<div class="line"><a id="l05642" name="l05642"></a><span class="lineno"> 5642</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.isReg()) {</div>
<div class="line"><a id="l05643" name="l05643"></a><span class="lineno"> 5643</span>        <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a> SGPR(<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.getReg(), <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.getSubReg());</div>
<div class="line"><a id="l05644" name="l05644"></a><span class="lineno"> 5644</span>        <span class="keywordflow">if</span> (!SGPRsUsed.<a class="code hl_function" href="classllvm_1_1detail_1_1DenseSetImpl.html#afe504aa31a6a354cec13f5b32d0b1d9d">count</a>(SGPR) &amp;&amp;</div>
<div class="line"><a id="l05645" name="l05645"></a><span class="lineno"> 5645</span>            <span class="comment">// FIXME: This can access off the end of the operands() array.</span></div>
<div class="line"><a id="l05646" name="l05646"></a><span class="lineno"> 5646</span>            <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a1f6067626e3318b8569835d83acbd92e">usesConstantBus</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, InstDesc.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a0f4e09a761d45bf0914f26d4c149ddeb">operands</a>().begin()[i])) {</div>
<div class="line"><a id="l05647" name="l05647"></a><span class="lineno"> 5647</span>          <span class="keywordflow">if</span> (--ConstantBusLimit &lt;= 0)</div>
<div class="line"><a id="l05648" name="l05648"></a><span class="lineno"> 5648</span>            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05649" name="l05649"></a><span class="lineno"> 5649</span>          SGPRsUsed.<a class="code hl_function" href="classllvm_1_1detail_1_1DenseSetImpl.html#a1b0f3ebdced8fce4b22c6a63b25d9525">insert</a>(SGPR);</div>
<div class="line"><a id="l05650" name="l05650"></a><span class="lineno"> 5650</span>        }</div>
<div class="line"><a id="l05651" name="l05651"></a><span class="lineno"> 5651</span>      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">AMDGPU::isSISrcOperand</a>(InstDesc, i) &amp;&amp;</div>
<div class="line"><a id="l05652" name="l05652"></a><span class="lineno"> 5652</span>                 !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, InstDesc.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a0f4e09a761d45bf0914f26d4c149ddeb">operands</a>()[i])) {</div>
<div class="line"><a id="l05653" name="l05653"></a><span class="lineno"> 5653</span>        <span class="keywordflow">if</span> (!LiteralLimit--)</div>
<div class="line"><a id="l05654" name="l05654"></a><span class="lineno"> 5654</span>          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05655" name="l05655"></a><span class="lineno"> 5655</span>        <span class="keywordflow">if</span> (--ConstantBusLimit &lt;= 0)</div>
<div class="line"><a id="l05656" name="l05656"></a><span class="lineno"> 5656</span>          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05657" name="l05657"></a><span class="lineno"> 5657</span>      }</div>
<div class="line"><a id="l05658" name="l05658"></a><span class="lineno"> 5658</span>    }</div>
<div class="line"><a id="l05659" name="l05659"></a><span class="lineno"> 5659</span>  }</div>
<div class="line"><a id="l05660" name="l05660"></a><span class="lineno"> 5660</span> </div>
<div class="line"><a id="l05661" name="l05661"></a><span class="lineno"> 5661</span>  <span class="keywordflow">if</span> (MO-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div>
<div class="line"><a id="l05662" name="l05662"></a><span class="lineno"> 5662</span>    <span class="keywordflow">if</span> (!DefinedRC)</div>
<div class="line"><a id="l05663" name="l05663"></a><span class="lineno"> 5663</span>      <span class="keywordflow">return</span> OpInfo.<a class="code hl_variable" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a> == <a class="code hl_enumvalue" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da83076f86f6450732bc883b8723492eb2">MCOI::OPERAND_UNKNOWN</a>;</div>
<div class="line"><a id="l05664" name="l05664"></a><span class="lineno"> 5664</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abecccbf97c3a9d0be384e6c639fcf2dc">isLegalRegOperand</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, OpInfo, *MO))</div>
<div class="line"><a id="l05665" name="l05665"></a><span class="lineno"> 5665</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05666" name="l05666"></a><span class="lineno"> 5666</span>    <span class="keywordtype">bool</span> IsAGPR = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c">isAGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, MO-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l05667" name="l05667"></a><span class="lineno"> 5667</span>    <span class="keywordflow">if</span> (IsAGPR &amp;&amp; !ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a278004c824cd46c7504e68ec7c5f2d57">hasMAIInsts</a>())</div>
<div class="line"><a id="l05668" name="l05668"></a><span class="lineno"> 5668</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05669" name="l05669"></a><span class="lineno"> 5669</span>    <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l05670" name="l05670"></a><span class="lineno"> 5670</span>    <span class="keywordflow">if</span> (IsAGPR &amp;&amp;</div>
<div class="line"><a id="l05671" name="l05671"></a><span class="lineno"> 5671</span>        (!ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>() || !<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.reservedRegsFrozen()) &amp;&amp;</div>
<div class="line"><a id="l05672" name="l05672"></a><span class="lineno"> 5672</span>        (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.mayLoad() || <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.mayStore() || <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a08b60e6be6801b1f90d723990ef68009">isDS</a>(Opc) || <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">isMIMG</a>(Opc)))</div>
<div class="line"><a id="l05673" name="l05673"></a><span class="lineno"> 5673</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05674" name="l05674"></a><span class="lineno"> 5674</span>    <span class="comment">// Atomics should have both vdst and vdata either vgpr or agpr.</span></div>
<div class="line"><a id="l05675" name="l05675"></a><span class="lineno"> 5675</span>    <span class="keyword">const</span> <span class="keywordtype">int</span> VDstIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::vdst);</div>
<div class="line"><a id="l05676" name="l05676"></a><span class="lineno"> 5676</span>    <span class="keyword">const</span> <span class="keywordtype">int</span> DataIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc,</div>
<div class="line"><a id="l05677" name="l05677"></a><span class="lineno"> 5677</span>        <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a08b60e6be6801b1f90d723990ef68009">isDS</a>(Opc) ? AMDGPU::OpName::data0 : AMDGPU::OpName::vdata);</div>
<div class="line"><a id="l05678" name="l05678"></a><span class="lineno"> 5678</span>    <span class="keywordflow">if</span> ((<span class="keywordtype">int</span>)OpIdx == VDstIdx &amp;&amp; DataIdx != -1 &amp;&amp;</div>
<div class="line"><a id="l05679" name="l05679"></a><span class="lineno"> 5679</span>        <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(DataIdx).isReg() &amp;&amp;</div>
<div class="line"><a id="l05680" name="l05680"></a><span class="lineno"> 5680</span>        RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c">isAGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(DataIdx).getReg()) != IsAGPR)</div>
<div class="line"><a id="l05681" name="l05681"></a><span class="lineno"> 5681</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05682" name="l05682"></a><span class="lineno"> 5682</span>    <span class="keywordflow">if</span> ((<span class="keywordtype">int</span>)OpIdx == DataIdx) {</div>
<div class="line"><a id="l05683" name="l05683"></a><span class="lineno"> 5683</span>      <span class="keywordflow">if</span> (VDstIdx != -1 &amp;&amp;</div>
<div class="line"><a id="l05684" name="l05684"></a><span class="lineno"> 5684</span>          RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c">isAGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VDstIdx).getReg()) != IsAGPR)</div>
<div class="line"><a id="l05685" name="l05685"></a><span class="lineno"> 5685</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05686" name="l05686"></a><span class="lineno"> 5686</span>      <span class="comment">// DS instructions with 2 src operands also must have tied RC.</span></div>
<div class="line"><a id="l05687" name="l05687"></a><span class="lineno"> 5687</span>      <span class="keyword">const</span> <span class="keywordtype">int</span> Data1Idx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc,</div>
<div class="line"><a id="l05688" name="l05688"></a><span class="lineno"> 5688</span>                                                      AMDGPU::OpName::data1);</div>
<div class="line"><a id="l05689" name="l05689"></a><span class="lineno"> 5689</span>      <span class="keywordflow">if</span> (Data1Idx != -1 &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Data1Idx).isReg() &amp;&amp;</div>
<div class="line"><a id="l05690" name="l05690"></a><span class="lineno"> 5690</span>          RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c">isAGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Data1Idx).getReg()) != IsAGPR)</div>
<div class="line"><a id="l05691" name="l05691"></a><span class="lineno"> 5691</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05692" name="l05692"></a><span class="lineno"> 5692</span>    }</div>
<div class="line"><a id="l05693" name="l05693"></a><span class="lineno"> 5693</span>    <span class="keywordflow">if</span> (Opc == AMDGPU::V_ACCVGPR_WRITE_B32_e64 &amp;&amp; !ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>() &amp;&amp;</div>
<div class="line"><a id="l05694" name="l05694"></a><span class="lineno"> 5694</span>        (<span class="keywordtype">int</span>)OpIdx == <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src0) &amp;&amp;</div>
<div class="line"><a id="l05695" name="l05695"></a><span class="lineno"> 5695</span>        RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a980c731f7723b02b66010f4fce010c0f">isSGPRReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, MO-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div>
<div class="line"><a id="l05696" name="l05696"></a><span class="lineno"> 5696</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05697" name="l05697"></a><span class="lineno"> 5697</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05698" name="l05698"></a><span class="lineno"> 5698</span>  }</div>
<div class="line"><a id="l05699" name="l05699"></a><span class="lineno"> 5699</span> </div>
<div class="line"><a id="l05700" name="l05700"></a><span class="lineno"> 5700</span>  <span class="keywordflow">if</span> (MO-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) {</div>
<div class="line"><a id="l05701" name="l05701"></a><span class="lineno"> 5701</span>    <a class="code hl_class" href="classuint64__t.html">uint64_t</a> Imm = MO-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div>
<div class="line"><a id="l05702" name="l05702"></a><span class="lineno"> 5702</span>    <span class="keywordtype">bool</span> Is64BitFPOp = OpInfo.<a class="code hl_variable" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a> == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">AMDGPU::OPERAND_REG_IMM_FP64</a>;</div>
<div class="line"><a id="l05703" name="l05703"></a><span class="lineno"> 5703</span>    <span class="keywordtype">bool</span> Is64BitOp = Is64BitFPOp ||</div>
<div class="line"><a id="l05704" name="l05704"></a><span class="lineno"> 5704</span>                     OpInfo.<a class="code hl_variable" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a> == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">AMDGPU::OPERAND_REG_IMM_INT64</a> ||</div>
<div class="line"><a id="l05705" name="l05705"></a><span class="lineno"> 5705</span>                     OpInfo.<a class="code hl_variable" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a> == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa3d68df7f69a18a66156e5e08c2c7504">AMDGPU::OPERAND_REG_IMM_V2INT32</a> ||</div>
<div class="line"><a id="l05706" name="l05706"></a><span class="lineno"> 5706</span>                     OpInfo.<a class="code hl_variable" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a> == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae0f1ac0de50b2280311f02d7e1f5b25e">AMDGPU::OPERAND_REG_IMM_V2FP32</a>;</div>
<div class="line"><a id="l05707" name="l05707"></a><span class="lineno"> 5707</span>    <span class="keywordflow">if</span> (Is64BitOp &amp;&amp;</div>
<div class="line"><a id="l05708" name="l05708"></a><span class="lineno"> 5708</span>        !<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">AMDGPU::isInlinableLiteral64</a>(Imm, ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>())) {</div>
<div class="line"><a id="l05709" name="l05709"></a><span class="lineno"> 5709</span>      <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a4dbb64e9d316b0b56b74d3364cb601da">AMDGPU::isValid32BitLiteral</a>(Imm, Is64BitFPOp))</div>
<div class="line"><a id="l05710" name="l05710"></a><span class="lineno"> 5710</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05711" name="l05711"></a><span class="lineno"> 5711</span> </div>
<div class="line"><a id="l05712" name="l05712"></a><span class="lineno"> 5712</span>      <span class="comment">// FIXME: We can use sign extended 64-bit literals, but only for signed</span></div>
<div class="line"><a id="l05713" name="l05713"></a><span class="lineno"> 5713</span>      <span class="comment">//        operands. At the moment we do not know if an operand is signed.</span></div>
<div class="line"><a id="l05714" name="l05714"></a><span class="lineno"> 5714</span>      <span class="comment">//        Such operand will be encoded as its low 32 bits and then either</span></div>
<div class="line"><a id="l05715" name="l05715"></a><span class="lineno"> 5715</span>      <span class="comment">//        correctly sign extended or incorrectly zero extended by HW.</span></div>
<div class="line"><a id="l05716" name="l05716"></a><span class="lineno"> 5716</span>      <span class="keywordflow">if</span> (!Is64BitFPOp &amp;&amp; (int32_t)Imm &lt; 0)</div>
<div class="line"><a id="l05717" name="l05717"></a><span class="lineno"> 5717</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05718" name="l05718"></a><span class="lineno"> 5718</span>    }</div>
<div class="line"><a id="l05719" name="l05719"></a><span class="lineno"> 5719</span>  }</div>
<div class="line"><a id="l05720" name="l05720"></a><span class="lineno"> 5720</span> </div>
<div class="line"><a id="l05721" name="l05721"></a><span class="lineno"> 5721</span>  <span class="comment">// Handle non-register types that are treated like immediates.</span></div>
<div class="line"><a id="l05722" name="l05722"></a><span class="lineno"> 5722</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() || MO-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0890848fb02b90b1f7956063bc61cb3">isTargetIndex</a>() || MO-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>() || MO-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab0d1155c8c38e84cbe387998fd2e517e">isGlobal</a>());</div>
<div class="line"><a id="l05723" name="l05723"></a><span class="lineno"> 5723</span> </div>
<div class="line"><a id="l05724" name="l05724"></a><span class="lineno"> 5724</span>  <span class="keywordflow">if</span> (!DefinedRC) {</div>
<div class="line"><a id="l05725" name="l05725"></a><span class="lineno"> 5725</span>    <span class="comment">// This operand expects an immediate.</span></div>
<div class="line"><a id="l05726" name="l05726"></a><span class="lineno"> 5726</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05727" name="l05727"></a><span class="lineno"> 5727</span>  }</div>
<div class="line"><a id="l05728" name="l05728"></a><span class="lineno"> 5728</span> </div>
<div class="line"><a id="l05729" name="l05729"></a><span class="lineno"> 5729</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a835ce544e7ae111f1889501136ea6b3d">isImmOperandLegal</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, OpIdx, *MO);</div>
<div class="line"><a id="l05730" name="l05730"></a><span class="lineno"> 5730</span>}</div>
<div class="line"><a id="l05731" name="l05731"></a><span class="lineno"> 5731</span> </div>
<div class="line"><a id="l05732" name="l05732"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a76f877e67f5943b857f8976d4a289848"> 5732</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a76f877e67f5943b857f8976d4a289848">SIInstrInfo::legalizeOperandsVOP2</a>(<a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l05733" name="l05733"></a><span class="lineno"> 5733</span>                                       <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05734" name="l05734"></a><span class="lineno"> 5734</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l05735" name="l05735"></a><span class="lineno"> 5735</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;InstrDesc = <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opc);</div>
<div class="line"><a id="l05736" name="l05736"></a><span class="lineno"> 5736</span> </div>
<div class="line"><a id="l05737" name="l05737"></a><span class="lineno"> 5737</span>  <span class="keywordtype">int</span> Src0Idx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src0);</div>
<div class="line"><a id="l05738" name="l05738"></a><span class="lineno"> 5738</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Src0Idx);</div>
<div class="line"><a id="l05739" name="l05739"></a><span class="lineno"> 5739</span> </div>
<div class="line"><a id="l05740" name="l05740"></a><span class="lineno"> 5740</span>  <span class="keywordtype">int</span> Src1Idx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src1);</div>
<div class="line"><a id="l05741" name="l05741"></a><span class="lineno"> 5741</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Src1Idx);</div>
<div class="line"><a id="l05742" name="l05742"></a><span class="lineno"> 5742</span> </div>
<div class="line"><a id="l05743" name="l05743"></a><span class="lineno"> 5743</span>  <span class="comment">// If there is an implicit SGPR use such as VCC use for v_addc_u32/v_subb_u32</span></div>
<div class="line"><a id="l05744" name="l05744"></a><span class="lineno"> 5744</span>  <span class="comment">// we need to only have one constant bus use before GFX10.</span></div>
<div class="line"><a id="l05745" name="l05745"></a><span class="lineno"> 5745</span>  <span class="keywordtype">bool</span> HasImplicitSGPR = <a class="code hl_function" href="SIInstrInfo_8cpp.html#a81a328aa5781f7c744daa43c44df83c6">findImplicitSGPRRead</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l05746" name="l05746"></a><span class="lineno"> 5746</span>  <span class="keywordflow">if</span> (HasImplicitSGPR &amp;&amp; ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a33a600e1b2e066f85e6a2bb588a7f3f1">getConstantBusLimit</a>(Opc) &lt;= 1 &amp;&amp; Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div>
<div class="line"><a id="l05747" name="l05747"></a><span class="lineno"> 5747</span>      RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a980c731f7723b02b66010f4fce010c0f">isSGPRReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div>
<div class="line"><a id="l05748" name="l05748"></a><span class="lineno"> 5748</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">legalizeOpWithMove</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Src0Idx);</div>
<div class="line"><a id="l05749" name="l05749"></a><span class="lineno"> 5749</span> </div>
<div class="line"><a id="l05750" name="l05750"></a><span class="lineno"> 5750</span>  <span class="comment">// Special case: V_WRITELANE_B32 accepts only immediate or SGPR operands for</span></div>
<div class="line"><a id="l05751" name="l05751"></a><span class="lineno"> 5751</span>  <span class="comment">// both the value to write (src0) and lane select (src1).  Fix up non-SGPR</span></div>
<div class="line"><a id="l05752" name="l05752"></a><span class="lineno"> 5752</span>  <span class="comment">// src0/src1 with V_READFIRSTLANE.</span></div>
<div class="line"><a id="l05753" name="l05753"></a><span class="lineno"> 5753</span>  <span class="keywordflow">if</span> (Opc == AMDGPU::V_WRITELANE_B32) {</div>
<div class="line"><a id="l05754" name="l05754"></a><span class="lineno"> 5754</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l05755" name="l05755"></a><span class="lineno"> 5755</span>    <span class="keywordflow">if</span> (Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a549e07395027c7b32774e27e9f28bc91">isVGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div>
<div class="line"><a id="l05756" name="l05756"></a><span class="lineno"> 5756</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32_XM0RegClass);</div>
<div class="line"><a id="l05757" name="l05757"></a><span class="lineno"> 5757</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent(), <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_READFIRSTLANE_B32), Reg)</div>
<div class="line"><a id="l05758" name="l05758"></a><span class="lineno"> 5758</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src0);</div>
<div class="line"><a id="l05759" name="l05759"></a><span class="lineno"> 5759</span>      Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(Reg, <span class="keyword">false</span>);</div>
<div class="line"><a id="l05760" name="l05760"></a><span class="lineno"> 5760</span>    }</div>
<div class="line"><a id="l05761" name="l05761"></a><span class="lineno"> 5761</span>    <span class="keywordflow">if</span> (Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a549e07395027c7b32774e27e9f28bc91">isVGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div>
<div class="line"><a id="l05762" name="l05762"></a><span class="lineno"> 5762</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32_XM0RegClass);</div>
<div class="line"><a id="l05763" name="l05763"></a><span class="lineno"> 5763</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l05764" name="l05764"></a><span class="lineno"> 5764</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent(), <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_READFIRSTLANE_B32), Reg)</div>
<div class="line"><a id="l05765" name="l05765"></a><span class="lineno"> 5765</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src1);</div>
<div class="line"><a id="l05766" name="l05766"></a><span class="lineno"> 5766</span>      Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(Reg, <span class="keyword">false</span>);</div>
<div class="line"><a id="l05767" name="l05767"></a><span class="lineno"> 5767</span>    }</div>
<div class="line"><a id="l05768" name="l05768"></a><span class="lineno"> 5768</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l05769" name="l05769"></a><span class="lineno"> 5769</span>  }</div>
<div class="line"><a id="l05770" name="l05770"></a><span class="lineno"> 5770</span> </div>
<div class="line"><a id="l05771" name="l05771"></a><span class="lineno"> 5771</span>  <span class="comment">// No VOP2 instructions support AGPRs.</span></div>
<div class="line"><a id="l05772" name="l05772"></a><span class="lineno"> 5772</span>  <span class="keywordflow">if</span> (Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c">isAGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div>
<div class="line"><a id="l05773" name="l05773"></a><span class="lineno"> 5773</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">legalizeOpWithMove</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Src0Idx);</div>
<div class="line"><a id="l05774" name="l05774"></a><span class="lineno"> 5774</span> </div>
<div class="line"><a id="l05775" name="l05775"></a><span class="lineno"> 5775</span>  <span class="keywordflow">if</span> (Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c">isAGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div>
<div class="line"><a id="l05776" name="l05776"></a><span class="lineno"> 5776</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">legalizeOpWithMove</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Src1Idx);</div>
<div class="line"><a id="l05777" name="l05777"></a><span class="lineno"> 5777</span> </div>
<div class="line"><a id="l05778" name="l05778"></a><span class="lineno"> 5778</span>  <span class="comment">// Special case: V_FMAC_F32 and V_FMAC_F16 have src2.</span></div>
<div class="line"><a id="l05779" name="l05779"></a><span class="lineno"> 5779</span>  <span class="keywordflow">if</span> (Opc == AMDGPU::V_FMAC_F32_e32 || Opc == AMDGPU::V_FMAC_F16_e32) {</div>
<div class="line"><a id="l05780" name="l05780"></a><span class="lineno"> 5780</span>    <span class="keywordtype">int</span> Src2Idx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src2);</div>
<div class="line"><a id="l05781" name="l05781"></a><span class="lineno"> 5781</span>    <span class="keywordflow">if</span> (!RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a549e07395027c7b32774e27e9f28bc91">isVGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Src2Idx).getReg()))</div>
<div class="line"><a id="l05782" name="l05782"></a><span class="lineno"> 5782</span>      <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">legalizeOpWithMove</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Src2Idx);</div>
<div class="line"><a id="l05783" name="l05783"></a><span class="lineno"> 5783</span>  }</div>
<div class="line"><a id="l05784" name="l05784"></a><span class="lineno"> 5784</span> </div>
<div class="line"><a id="l05785" name="l05785"></a><span class="lineno"> 5785</span>  <span class="comment">// VOP2 src0 instructions support all operand types, so we don&#39;t need to check</span></div>
<div class="line"><a id="l05786" name="l05786"></a><span class="lineno"> 5786</span>  <span class="comment">// their legality. If src1 is already legal, we don&#39;t need to do anything.</span></div>
<div class="line"><a id="l05787" name="l05787"></a><span class="lineno"> 5787</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abecccbf97c3a9d0be384e6c639fcf2dc">isLegalRegOperand</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, InstrDesc.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a0f4e09a761d45bf0914f26d4c149ddeb">operands</a>()[Src1Idx], Src1))</div>
<div class="line"><a id="l05788" name="l05788"></a><span class="lineno"> 5788</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l05789" name="l05789"></a><span class="lineno"> 5789</span> </div>
<div class="line"><a id="l05790" name="l05790"></a><span class="lineno"> 5790</span>  <span class="comment">// Special case: V_READLANE_B32 accepts only immediate or SGPR operands for</span></div>
<div class="line"><a id="l05791" name="l05791"></a><span class="lineno"> 5791</span>  <span class="comment">// lane select. Fix up using V_READFIRSTLANE, since we assume that the lane</span></div>
<div class="line"><a id="l05792" name="l05792"></a><span class="lineno"> 5792</span>  <span class="comment">// select is uniform.</span></div>
<div class="line"><a id="l05793" name="l05793"></a><span class="lineno"> 5793</span>  <span class="keywordflow">if</span> (Opc == AMDGPU::V_READLANE_B32 &amp;&amp; Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div>
<div class="line"><a id="l05794" name="l05794"></a><span class="lineno"> 5794</span>      RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a549e07395027c7b32774e27e9f28bc91">isVGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div>
<div class="line"><a id="l05795" name="l05795"></a><span class="lineno"> 5795</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32_XM0RegClass);</div>
<div class="line"><a id="l05796" name="l05796"></a><span class="lineno"> 5796</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l05797" name="l05797"></a><span class="lineno"> 5797</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent(), <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_READFIRSTLANE_B32), Reg)</div>
<div class="line"><a id="l05798" name="l05798"></a><span class="lineno"> 5798</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src1);</div>
<div class="line"><a id="l05799" name="l05799"></a><span class="lineno"> 5799</span>    Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(Reg, <span class="keyword">false</span>);</div>
<div class="line"><a id="l05800" name="l05800"></a><span class="lineno"> 5800</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l05801" name="l05801"></a><span class="lineno"> 5801</span>  }</div>
<div class="line"><a id="l05802" name="l05802"></a><span class="lineno"> 5802</span> </div>
<div class="line"><a id="l05803" name="l05803"></a><span class="lineno"> 5803</span>  <span class="comment">// We do not use commuteInstruction here because it is too aggressive and will</span></div>
<div class="line"><a id="l05804" name="l05804"></a><span class="lineno"> 5804</span>  <span class="comment">// commute if it is possible. We only want to commute here if it improves</span></div>
<div class="line"><a id="l05805" name="l05805"></a><span class="lineno"> 5805</span>  <span class="comment">// legality. This can be called a fairly large number of times so don&#39;t waste</span></div>
<div class="line"><a id="l05806" name="l05806"></a><span class="lineno"> 5806</span>  <span class="comment">// compile time pointlessly swapping and checking legality again.</span></div>
<div class="line"><a id="l05807" name="l05807"></a><span class="lineno"> 5807</span>  <span class="keywordflow">if</span> (HasImplicitSGPR || !<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCommutable()) {</div>
<div class="line"><a id="l05808" name="l05808"></a><span class="lineno"> 5808</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">legalizeOpWithMove</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Src1Idx);</div>
<div class="line"><a id="l05809" name="l05809"></a><span class="lineno"> 5809</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l05810" name="l05810"></a><span class="lineno"> 5810</span>  }</div>
<div class="line"><a id="l05811" name="l05811"></a><span class="lineno"> 5811</span> </div>
<div class="line"><a id="l05812" name="l05812"></a><span class="lineno"> 5812</span>  <span class="comment">// If src0 can be used as src1, commuting will make the operands legal.</span></div>
<div class="line"><a id="l05813" name="l05813"></a><span class="lineno"> 5813</span>  <span class="comment">// Otherwise we have to give up and insert a move.</span></div>
<div class="line"><a id="l05814" name="l05814"></a><span class="lineno"> 5814</span>  <span class="comment">//</span></div>
<div class="line"><a id="l05815" name="l05815"></a><span class="lineno"> 5815</span>  <span class="comment">// TODO: Other immediate-like operand kinds could be commuted if there was a</span></div>
<div class="line"><a id="l05816" name="l05816"></a><span class="lineno"> 5816</span>  <span class="comment">// MachineOperand::ChangeTo* for them.</span></div>
<div class="line"><a id="l05817" name="l05817"></a><span class="lineno"> 5817</span>  <span class="keywordflow">if</span> ((!Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; !Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) ||</div>
<div class="line"><a id="l05818" name="l05818"></a><span class="lineno"> 5818</span>      !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abecccbf97c3a9d0be384e6c639fcf2dc">isLegalRegOperand</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, InstrDesc.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a0f4e09a761d45bf0914f26d4c149ddeb">operands</a>()[Src1Idx], Src0)) {</div>
<div class="line"><a id="l05819" name="l05819"></a><span class="lineno"> 5819</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">legalizeOpWithMove</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Src1Idx);</div>
<div class="line"><a id="l05820" name="l05820"></a><span class="lineno"> 5820</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l05821" name="l05821"></a><span class="lineno"> 5821</span>  }</div>
<div class="line"><a id="l05822" name="l05822"></a><span class="lineno"> 5822</span> </div>
<div class="line"><a id="l05823" name="l05823"></a><span class="lineno"> 5823</span>  <span class="keywordtype">int</span> CommutedOpc = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#aee81828a7ba7ae3e86ed968067d671b4">commuteOpcode</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l05824" name="l05824"></a><span class="lineno"> 5824</span>  <span class="keywordflow">if</span> (CommutedOpc == -1) {</div>
<div class="line"><a id="l05825" name="l05825"></a><span class="lineno"> 5825</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">legalizeOpWithMove</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Src1Idx);</div>
<div class="line"><a id="l05826" name="l05826"></a><span class="lineno"> 5826</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l05827" name="l05827"></a><span class="lineno"> 5827</span>  }</div>
<div class="line"><a id="l05828" name="l05828"></a><span class="lineno"> 5828</span> </div>
<div class="line"><a id="l05829" name="l05829"></a><span class="lineno"> 5829</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(CommutedOpc));</div>
<div class="line"><a id="l05830" name="l05830"></a><span class="lineno"> 5830</span> </div>
<div class="line"><a id="l05831" name="l05831"></a><span class="lineno"> 5831</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src0Reg = Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l05832" name="l05832"></a><span class="lineno"> 5832</span>  <span class="keywordtype">unsigned</span> Src0SubReg = Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div>
<div class="line"><a id="l05833" name="l05833"></a><span class="lineno"> 5833</span>  <span class="keywordtype">bool</span> Src0Kill = Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>();</div>
<div class="line"><a id="l05834" name="l05834"></a><span class="lineno"> 5834</span> </div>
<div class="line"><a id="l05835" name="l05835"></a><span class="lineno"> 5835</span>  <span class="keywordflow">if</span> (Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div>
<div class="line"><a id="l05836" name="l05836"></a><span class="lineno"> 5836</span>    Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a7b39ecfd6793534206dbb095b0d464c7">ChangeToImmediate</a>(Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div>
<div class="line"><a id="l05837" name="l05837"></a><span class="lineno"> 5837</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div>
<div class="line"><a id="l05838" name="l05838"></a><span class="lineno"> 5838</span>    Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <span class="keyword">false</span>, <span class="keyword">false</span>, Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>());</div>
<div class="line"><a id="l05839" name="l05839"></a><span class="lineno"> 5839</span>    Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">setSubReg</a>(Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>());</div>
<div class="line"><a id="l05840" name="l05840"></a><span class="lineno"> 5840</span>  } <span class="keywordflow">else</span></div>
<div class="line"><a id="l05841" name="l05841"></a><span class="lineno"> 5841</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Should only have register or immediate operands&quot;</span>);</div>
<div class="line"><a id="l05842" name="l05842"></a><span class="lineno"> 5842</span> </div>
<div class="line"><a id="l05843" name="l05843"></a><span class="lineno"> 5843</span>  Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(Src0Reg, <span class="keyword">false</span>, <span class="keyword">false</span>, Src0Kill);</div>
<div class="line"><a id="l05844" name="l05844"></a><span class="lineno"> 5844</span>  Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">setSubReg</a>(Src0SubReg);</div>
<div class="line"><a id="l05845" name="l05845"></a><span class="lineno"> 5845</span>  <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ac76905a82cf568afc14dd95691c867f0">fixImplicitOperands</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l05846" name="l05846"></a><span class="lineno"> 5846</span>}</div>
<div class="line"><a id="l05847" name="l05847"></a><span class="lineno"> 5847</span> </div>
<div class="line"><a id="l05848" name="l05848"></a><span class="lineno"> 5848</span><span class="comment">// Legalize VOP3 operands. All operand types are supported for any operand</span></div>
<div class="line"><a id="l05849" name="l05849"></a><span class="lineno"> 5849</span><span class="comment">// but only one literal constant and only starting from GFX10.</span></div>
<div class="line"><a id="l05850" name="l05850"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a0673c8aeb9b580e1be469133adba37e5"> 5850</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0673c8aeb9b580e1be469133adba37e5">SIInstrInfo::legalizeOperandsVOP3</a>(<a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l05851" name="l05851"></a><span class="lineno"> 5851</span>                                       <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05852" name="l05852"></a><span class="lineno"> 5852</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l05853" name="l05853"></a><span class="lineno"> 5853</span> </div>
<div class="line"><a id="l05854" name="l05854"></a><span class="lineno"> 5854</span>  <span class="keywordtype">int</span> VOP3Idx[3] = {</div>
<div class="line"><a id="l05855" name="l05855"></a><span class="lineno"> 5855</span>    <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src0),</div>
<div class="line"><a id="l05856" name="l05856"></a><span class="lineno"> 5856</span>    <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src1),</div>
<div class="line"><a id="l05857" name="l05857"></a><span class="lineno"> 5857</span>    <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src2)</div>
<div class="line"><a id="l05858" name="l05858"></a><span class="lineno"> 5858</span>  };</div>
<div class="line"><a id="l05859" name="l05859"></a><span class="lineno"> 5859</span> </div>
<div class="line"><a id="l05860" name="l05860"></a><span class="lineno"> 5860</span>  <span class="keywordflow">if</span> (Opc == AMDGPU::V_PERMLANE16_B32_e64 ||</div>
<div class="line"><a id="l05861" name="l05861"></a><span class="lineno"> 5861</span>      Opc == AMDGPU::V_PERMLANEX16_B32_e64) {</div>
<div class="line"><a id="l05862" name="l05862"></a><span class="lineno"> 5862</span>    <span class="comment">// src1 and src2 must be scalar</span></div>
<div class="line"><a id="l05863" name="l05863"></a><span class="lineno"> 5863</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VOP3Idx[1]);</div>
<div class="line"><a id="l05864" name="l05864"></a><span class="lineno"> 5864</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src2 = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VOP3Idx[2]);</div>
<div class="line"><a id="l05865" name="l05865"></a><span class="lineno"> 5865</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l05866" name="l05866"></a><span class="lineno"> 5866</span>    <span class="keywordflow">if</span> (Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; !RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))) {</div>
<div class="line"><a id="l05867" name="l05867"></a><span class="lineno"> 5867</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32_XM0RegClass);</div>
<div class="line"><a id="l05868" name="l05868"></a><span class="lineno"> 5868</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent(), <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_READFIRSTLANE_B32), Reg)</div>
<div class="line"><a id="l05869" name="l05869"></a><span class="lineno"> 5869</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src1);</div>
<div class="line"><a id="l05870" name="l05870"></a><span class="lineno"> 5870</span>      Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(Reg, <span class="keyword">false</span>);</div>
<div class="line"><a id="l05871" name="l05871"></a><span class="lineno"> 5871</span>    }</div>
<div class="line"><a id="l05872" name="l05872"></a><span class="lineno"> 5872</span>    <span class="keywordflow">if</span> (Src2.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; !RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Src2.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))) {</div>
<div class="line"><a id="l05873" name="l05873"></a><span class="lineno"> 5873</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32_XM0RegClass);</div>
<div class="line"><a id="l05874" name="l05874"></a><span class="lineno"> 5874</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent(), <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_READFIRSTLANE_B32), Reg)</div>
<div class="line"><a id="l05875" name="l05875"></a><span class="lineno"> 5875</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src2);</div>
<div class="line"><a id="l05876" name="l05876"></a><span class="lineno"> 5876</span>      Src2.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(Reg, <span class="keyword">false</span>);</div>
<div class="line"><a id="l05877" name="l05877"></a><span class="lineno"> 5877</span>    }</div>
<div class="line"><a id="l05878" name="l05878"></a><span class="lineno"> 5878</span>  }</div>
<div class="line"><a id="l05879" name="l05879"></a><span class="lineno"> 5879</span> </div>
<div class="line"><a id="l05880" name="l05880"></a><span class="lineno"> 5880</span>  <span class="comment">// Find the one SGPR operand we are allowed to use.</span></div>
<div class="line"><a id="l05881" name="l05881"></a><span class="lineno"> 5881</span>  <span class="keywordtype">int</span> ConstantBusLimit = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a33a600e1b2e066f85e6a2bb588a7f3f1">getConstantBusLimit</a>(Opc);</div>
<div class="line"><a id="l05882" name="l05882"></a><span class="lineno"> 5882</span>  <span class="keywordtype">int</span> LiteralLimit = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#acfa61def62c3f39edaec6b28782f1992">hasVOP3Literal</a>() ? 1 : 0;</div>
<div class="line"><a id="l05883" name="l05883"></a><span class="lineno"> 5883</span>  <a class="code hl_class" href="classllvm_1_1SmallDenseSet.html">SmallDenseSet&lt;unsigned&gt;</a> SGPRsUsed;</div>
<div class="line"><a id="l05884" name="l05884"></a><span class="lineno"> 5884</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SGPRReg = findUsedSGPR(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, VOP3Idx);</div>
<div class="line"><a id="l05885" name="l05885"></a><span class="lineno"> 5885</span>  <span class="keywordflow">if</span> (SGPRReg) {</div>
<div class="line"><a id="l05886" name="l05886"></a><span class="lineno"> 5886</span>    SGPRsUsed.<a class="code hl_function" href="classllvm_1_1detail_1_1DenseSetImpl.html#a1b0f3ebdced8fce4b22c6a63b25d9525">insert</a>(SGPRReg);</div>
<div class="line"><a id="l05887" name="l05887"></a><span class="lineno"> 5887</span>    --ConstantBusLimit;</div>
<div class="line"><a id="l05888" name="l05888"></a><span class="lineno"> 5888</span>  }</div>
<div class="line"><a id="l05889" name="l05889"></a><span class="lineno"> 5889</span> </div>
<div class="line"><a id="l05890" name="l05890"></a><span class="lineno"> 5890</span>  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> : VOP3Idx) {</div>
<div class="line"><a id="l05891" name="l05891"></a><span class="lineno"> 5891</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> == -1)</div>
<div class="line"><a id="l05892" name="l05892"></a><span class="lineno"> 5892</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l05893" name="l05893"></a><span class="lineno"> 5893</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>);</div>
<div class="line"><a id="l05894" name="l05894"></a><span class="lineno"> 5894</span> </div>
<div class="line"><a id="l05895" name="l05895"></a><span class="lineno"> 5895</span>    <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div>
<div class="line"><a id="l05896" name="l05896"></a><span class="lineno"> 5896</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(MO, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opc).operands()[<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>]))</div>
<div class="line"><a id="l05897" name="l05897"></a><span class="lineno"> 5897</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l05898" name="l05898"></a><span class="lineno"> 5898</span> </div>
<div class="line"><a id="l05899" name="l05899"></a><span class="lineno"> 5899</span>      <span class="keywordflow">if</span> (LiteralLimit &gt; 0 &amp;&amp; ConstantBusLimit &gt; 0) {</div>
<div class="line"><a id="l05900" name="l05900"></a><span class="lineno"> 5900</span>        --LiteralLimit;</div>
<div class="line"><a id="l05901" name="l05901"></a><span class="lineno"> 5901</span>        --ConstantBusLimit;</div>
<div class="line"><a id="l05902" name="l05902"></a><span class="lineno"> 5902</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l05903" name="l05903"></a><span class="lineno"> 5903</span>      }</div>
<div class="line"><a id="l05904" name="l05904"></a><span class="lineno"> 5904</span> </div>
<div class="line"><a id="l05905" name="l05905"></a><span class="lineno"> 5905</span>      --LiteralLimit;</div>
<div class="line"><a id="l05906" name="l05906"></a><span class="lineno"> 5906</span>      --ConstantBusLimit;</div>
<div class="line"><a id="l05907" name="l05907"></a><span class="lineno"> 5907</span>      <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">legalizeOpWithMove</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>);</div>
<div class="line"><a id="l05908" name="l05908"></a><span class="lineno"> 5908</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l05909" name="l05909"></a><span class="lineno"> 5909</span>    }</div>
<div class="line"><a id="l05910" name="l05910"></a><span class="lineno"> 5910</span> </div>
<div class="line"><a id="l05911" name="l05911"></a><span class="lineno"> 5911</span>    <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae1364aa9eb8390d678c037be69450deb">hasAGPRs</a>(RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a77b95c7a5620b2e92ef8ca3aa8be15bd">getRegClassForReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) &amp;&amp;</div>
<div class="line"><a id="l05912" name="l05912"></a><span class="lineno"> 5912</span>        !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#af7ee4c22ed353efa8afd9ea35e4af06f">isOperandLegal</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>, &amp;MO)) {</div>
<div class="line"><a id="l05913" name="l05913"></a><span class="lineno"> 5913</span>      <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">legalizeOpWithMove</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>);</div>
<div class="line"><a id="l05914" name="l05914"></a><span class="lineno"> 5914</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l05915" name="l05915"></a><span class="lineno"> 5915</span>    }</div>
<div class="line"><a id="l05916" name="l05916"></a><span class="lineno"> 5916</span> </div>
<div class="line"><a id="l05917" name="l05917"></a><span class="lineno"> 5917</span>    <span class="keywordflow">if</span> (!RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a77b95c7a5620b2e92ef8ca3aa8be15bd">getRegClassForReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())))</div>
<div class="line"><a id="l05918" name="l05918"></a><span class="lineno"> 5918</span>      <span class="keywordflow">continue</span>; <span class="comment">// VGPRs are legal</span></div>
<div class="line"><a id="l05919" name="l05919"></a><span class="lineno"> 5919</span> </div>
<div class="line"><a id="l05920" name="l05920"></a><span class="lineno"> 5920</span>    <span class="comment">// We can use one SGPR in each VOP3 instruction prior to GFX10</span></div>
<div class="line"><a id="l05921" name="l05921"></a><span class="lineno"> 5921</span>    <span class="comment">// and two starting from GFX10.</span></div>
<div class="line"><a id="l05922" name="l05922"></a><span class="lineno"> 5922</span>    <span class="keywordflow">if</span> (SGPRsUsed.<a class="code hl_function" href="classllvm_1_1detail_1_1DenseSetImpl.html#afe504aa31a6a354cec13f5b32d0b1d9d">count</a>(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div>
<div class="line"><a id="l05923" name="l05923"></a><span class="lineno"> 5923</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l05924" name="l05924"></a><span class="lineno"> 5924</span>    <span class="keywordflow">if</span> (ConstantBusLimit &gt; 0) {</div>
<div class="line"><a id="l05925" name="l05925"></a><span class="lineno"> 5925</span>      SGPRsUsed.<a class="code hl_function" href="classllvm_1_1detail_1_1DenseSetImpl.html#a1b0f3ebdced8fce4b22c6a63b25d9525">insert</a>(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l05926" name="l05926"></a><span class="lineno"> 5926</span>      --ConstantBusLimit;</div>
<div class="line"><a id="l05927" name="l05927"></a><span class="lineno"> 5927</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l05928" name="l05928"></a><span class="lineno"> 5928</span>    }</div>
<div class="line"><a id="l05929" name="l05929"></a><span class="lineno"> 5929</span> </div>
<div class="line"><a id="l05930" name="l05930"></a><span class="lineno"> 5930</span>    <span class="comment">// If we make it this far, then the operand is not legal and we must</span></div>
<div class="line"><a id="l05931" name="l05931"></a><span class="lineno"> 5931</span>    <span class="comment">// legalize it.</span></div>
<div class="line"><a id="l05932" name="l05932"></a><span class="lineno"> 5932</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">legalizeOpWithMove</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>);</div>
<div class="line"><a id="l05933" name="l05933"></a><span class="lineno"> 5933</span>  }</div>
<div class="line"><a id="l05934" name="l05934"></a><span class="lineno"> 5934</span> </div>
<div class="line"><a id="l05935" name="l05935"></a><span class="lineno"> 5935</span>  <span class="comment">// Special case: V_FMAC_F32 and V_FMAC_F16 have src2 tied to vdst.</span></div>
<div class="line"><a id="l05936" name="l05936"></a><span class="lineno"> 5936</span>  <span class="keywordflow">if</span> ((Opc == AMDGPU::V_FMAC_F32_e64 || Opc == AMDGPU::V_FMAC_F16_e64) &amp;&amp;</div>
<div class="line"><a id="l05937" name="l05937"></a><span class="lineno"> 5937</span>      !RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a549e07395027c7b32774e27e9f28bc91">isVGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VOP3Idx[2]).getReg()))</div>
<div class="line"><a id="l05938" name="l05938"></a><span class="lineno"> 5938</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">legalizeOpWithMove</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, VOP3Idx[2]);</div>
<div class="line"><a id="l05939" name="l05939"></a><span class="lineno"> 5939</span>}</div>
<div class="line"><a id="l05940" name="l05940"></a><span class="lineno"> 5940</span> </div>
<div class="line"><a id="l05941" name="l05941"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a46f8aeadd124344d2708f5941a62e1b1"> 5941</a></span><a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a46f8aeadd124344d2708f5941a62e1b1">SIInstrInfo::readlaneVGPRToSGPR</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>,</div>
<div class="line"><a id="l05942" name="l05942"></a><span class="lineno"> 5942</span>                                         <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05943" name="l05943"></a><span class="lineno"> 5943</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *VRC = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(SrcReg);</div>
<div class="line"><a id="l05944" name="l05944"></a><span class="lineno"> 5944</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a981883145186bf6da58e5bd7f6476f30">getEquivalentSGPRClass</a>(VRC);</div>
<div class="line"><a id="l05945" name="l05945"></a><span class="lineno"> 5945</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(SRC);</div>
<div class="line"><a id="l05946" name="l05946"></a><span class="lineno"> 5946</span>  <span class="keywordtype">unsigned</span> SubRegs = RI.getRegSizeInBits(*VRC) / 32;</div>
<div class="line"><a id="l05947" name="l05947"></a><span class="lineno"> 5947</span> </div>
<div class="line"><a id="l05948" name="l05948"></a><span class="lineno"> 5948</span>  <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae1364aa9eb8390d678c037be69450deb">hasAGPRs</a>(VRC)) {</div>
<div class="line"><a id="l05949" name="l05949"></a><span class="lineno"> 5949</span>    VRC = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a>(VRC);</div>
<div class="line"><a id="l05950" name="l05950"></a><span class="lineno"> 5950</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewSrcReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(VRC);</div>
<div class="line"><a id="l05951" name="l05951"></a><span class="lineno"> 5951</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.getParent(), <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.getDebugLoc(),</div>
<div class="line"><a id="l05952" name="l05952"></a><span class="lineno"> 5952</span>            <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(TargetOpcode::COPY), NewSrcReg)</div>
<div class="line"><a id="l05953" name="l05953"></a><span class="lineno"> 5953</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg);</div>
<div class="line"><a id="l05954" name="l05954"></a><span class="lineno"> 5954</span>    SrcReg = NewSrcReg;</div>
<div class="line"><a id="l05955" name="l05955"></a><span class="lineno"> 5955</span>  }</div>
<div class="line"><a id="l05956" name="l05956"></a><span class="lineno"> 5956</span> </div>
<div class="line"><a id="l05957" name="l05957"></a><span class="lineno"> 5957</span>  <span class="keywordflow">if</span> (SubRegs == 1) {</div>
<div class="line"><a id="l05958" name="l05958"></a><span class="lineno"> 5958</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.getParent(), <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.getDebugLoc(),</div>
<div class="line"><a id="l05959" name="l05959"></a><span class="lineno"> 5959</span>            <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_READFIRSTLANE_B32), DstReg)</div>
<div class="line"><a id="l05960" name="l05960"></a><span class="lineno"> 5960</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg);</div>
<div class="line"><a id="l05961" name="l05961"></a><span class="lineno"> 5961</span>    <span class="keywordflow">return</span> DstReg;</div>
<div class="line"><a id="l05962" name="l05962"></a><span class="lineno"> 5962</span>  }</div>
<div class="line"><a id="l05963" name="l05963"></a><span class="lineno"> 5963</span> </div>
<div class="line"><a id="l05964" name="l05964"></a><span class="lineno"> 5964</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 8&gt;</a> SRegs;</div>
<div class="line"><a id="l05965" name="l05965"></a><span class="lineno"> 5965</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; SubRegs; ++i) {</div>
<div class="line"><a id="l05966" name="l05966"></a><span class="lineno"> 5966</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SGPR = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SGPR_32RegClass);</div>
<div class="line"><a id="l05967" name="l05967"></a><span class="lineno"> 5967</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.getParent(), <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.getDebugLoc(),</div>
<div class="line"><a id="l05968" name="l05968"></a><span class="lineno"> 5968</span>            <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_READFIRSTLANE_B32), SGPR)</div>
<div class="line"><a id="l05969" name="l05969"></a><span class="lineno"> 5969</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, 0, RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a1be43761db2568933db89648201ab15c">getSubRegFromChannel</a>(i));</div>
<div class="line"><a id="l05970" name="l05970"></a><span class="lineno"> 5970</span>    SRegs.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(SGPR);</div>
<div class="line"><a id="l05971" name="l05971"></a><span class="lineno"> 5971</span>  }</div>
<div class="line"><a id="l05972" name="l05972"></a><span class="lineno"> 5972</span> </div>
<div class="line"><a id="l05973" name="l05973"></a><span class="lineno"> 5973</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div>
<div class="line"><a id="l05974" name="l05974"></a><span class="lineno"> 5974</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.getParent(), <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.getDebugLoc(),</div>
<div class="line"><a id="l05975" name="l05975"></a><span class="lineno"> 5975</span>              <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::REG_SEQUENCE), DstReg);</div>
<div class="line"><a id="l05976" name="l05976"></a><span class="lineno"> 5976</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; SubRegs; ++i) {</div>
<div class="line"><a id="l05977" name="l05977"></a><span class="lineno"> 5977</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SRegs[i]);</div>
<div class="line"><a id="l05978" name="l05978"></a><span class="lineno"> 5978</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a1be43761db2568933db89648201ab15c">getSubRegFromChannel</a>(i));</div>
<div class="line"><a id="l05979" name="l05979"></a><span class="lineno"> 5979</span>  }</div>
<div class="line"><a id="l05980" name="l05980"></a><span class="lineno"> 5980</span>  <span class="keywordflow">return</span> DstReg;</div>
<div class="line"><a id="l05981" name="l05981"></a><span class="lineno"> 5981</span>}</div>
<div class="line"><a id="l05982" name="l05982"></a><span class="lineno"> 5982</span> </div>
<div class="line"><a id="l05983" name="l05983"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ad5c2911f44ee301ccf57ae61b7915b5a"> 5983</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ad5c2911f44ee301ccf57ae61b7915b5a">SIInstrInfo::legalizeOperandsSMRD</a>(<a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l05984" name="l05984"></a><span class="lineno"> 5984</span>                                       <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05985" name="l05985"></a><span class="lineno"> 5985</span> </div>
<div class="line"><a id="l05986" name="l05986"></a><span class="lineno"> 5986</span>  <span class="comment">// If the pointer is store in VGPRs, then we need to move them to</span></div>
<div class="line"><a id="l05987" name="l05987"></a><span class="lineno"> 5987</span>  <span class="comment">// SGPRs using v_readfirstlane.  This is safe because we only select</span></div>
<div class="line"><a id="l05988" name="l05988"></a><span class="lineno"> 5988</span>  <span class="comment">// loads with uniform pointers to SMRD instruction so we know the</span></div>
<div class="line"><a id="l05989" name="l05989"></a><span class="lineno"> 5989</span>  <span class="comment">// pointer value is uniform.</span></div>
<div class="line"><a id="l05990" name="l05990"></a><span class="lineno"> 5990</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *SBase = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::sbase);</div>
<div class="line"><a id="l05991" name="l05991"></a><span class="lineno"> 5991</span>  <span class="keywordflow">if</span> (SBase &amp;&amp; !RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(SBase-&gt;getReg()))) {</div>
<div class="line"><a id="l05992" name="l05992"></a><span class="lineno"> 5992</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SGPR = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a46f8aeadd124344d2708f5941a62e1b1">readlaneVGPRToSGPR</a>(SBase-&gt;getReg(), <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l05993" name="l05993"></a><span class="lineno"> 5993</span>    SBase-&gt;setReg(SGPR);</div>
<div class="line"><a id="l05994" name="l05994"></a><span class="lineno"> 5994</span>  }</div>
<div class="line"><a id="l05995" name="l05995"></a><span class="lineno"> 5995</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *SOff = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::soffset);</div>
<div class="line"><a id="l05996" name="l05996"></a><span class="lineno"> 5996</span>  <span class="keywordflow">if</span> (SOff &amp;&amp; !RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(SOff-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))) {</div>
<div class="line"><a id="l05997" name="l05997"></a><span class="lineno"> 5997</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SGPR = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a46f8aeadd124344d2708f5941a62e1b1">readlaneVGPRToSGPR</a>(SOff-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l05998" name="l05998"></a><span class="lineno"> 5998</span>    SOff-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(SGPR);</div>
<div class="line"><a id="l05999" name="l05999"></a><span class="lineno"> 5999</span>  }</div>
<div class="line"><a id="l06000" name="l06000"></a><span class="lineno"> 6000</span>}</div>
<div class="line"><a id="l06001" name="l06001"></a><span class="lineno"> 6001</span> </div>
<div class="line"><a id="l06002" name="l06002"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ac786791624fc85886f2db5c5e0601f1b"> 6002</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ac786791624fc85886f2db5c5e0601f1b">SIInstrInfo::moveFlatAddrToVGPR</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06003" name="l06003"></a><span class="lineno"> 6003</span>  <span class="keywordtype">unsigned</span> Opc = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div>
<div class="line"><a id="l06004" name="l06004"></a><span class="lineno"> 6004</span>  <span class="keywordtype">int</span> OldSAddrIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::saddr);</div>
<div class="line"><a id="l06005" name="l06005"></a><span class="lineno"> 6005</span>  <span class="keywordflow">if</span> (OldSAddrIdx &lt; 0)</div>
<div class="line"><a id="l06006" name="l06006"></a><span class="lineno"> 6006</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l06007" name="l06007"></a><span class="lineno"> 6007</span> </div>
<div class="line"><a id="l06008" name="l06008"></a><span class="lineno"> 6008</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a8ed947ddafde5421d3f771f43f9c04d1">isSegmentSpecificFLAT</a>(Inst));</div>
<div class="line"><a id="l06009" name="l06009"></a><span class="lineno"> 6009</span> </div>
<div class="line"><a id="l06010" name="l06010"></a><span class="lineno"> 6010</span>  <span class="keywordtype">int</span> NewOpc = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a42e6f807e1852ff50f30ed48bce3abea">AMDGPU::getGlobalVaddrOp</a>(Opc);</div>
<div class="line"><a id="l06011" name="l06011"></a><span class="lineno"> 6011</span>  <span class="keywordflow">if</span> (NewOpc &lt; 0)</div>
<div class="line"><a id="l06012" name="l06012"></a><span class="lineno"> 6012</span>    NewOpc = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a2c49a690cf18ca46eda313ffdfe93ac5">AMDGPU::getFlatScratchInstSVfromSS</a>(Opc);</div>
<div class="line"><a id="l06013" name="l06013"></a><span class="lineno"> 6013</span>  <span class="keywordflow">if</span> (NewOpc &lt; 0)</div>
<div class="line"><a id="l06014" name="l06014"></a><span class="lineno"> 6014</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l06015" name="l06015"></a><span class="lineno"> 6015</span> </div>
<div class="line"><a id="l06016" name="l06016"></a><span class="lineno"> 6016</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l06017" name="l06017"></a><span class="lineno"> 6017</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;SAddr = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(OldSAddrIdx);</div>
<div class="line"><a id="l06018" name="l06018"></a><span class="lineno"> 6018</span>  <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a980c731f7723b02b66010f4fce010c0f">isSGPRReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, SAddr.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div>
<div class="line"><a id="l06019" name="l06019"></a><span class="lineno"> 6019</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l06020" name="l06020"></a><span class="lineno"> 6020</span> </div>
<div class="line"><a id="l06021" name="l06021"></a><span class="lineno"> 6021</span>  <span class="keywordtype">int</span> NewVAddrIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(NewOpc, AMDGPU::OpName::vaddr);</div>
<div class="line"><a id="l06022" name="l06022"></a><span class="lineno"> 6022</span>  <span class="keywordflow">if</span> (NewVAddrIdx &lt; 0)</div>
<div class="line"><a id="l06023" name="l06023"></a><span class="lineno"> 6023</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l06024" name="l06024"></a><span class="lineno"> 6024</span> </div>
<div class="line"><a id="l06025" name="l06025"></a><span class="lineno"> 6025</span>  <span class="keywordtype">int</span> OldVAddrIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::vaddr);</div>
<div class="line"><a id="l06026" name="l06026"></a><span class="lineno"> 6026</span> </div>
<div class="line"><a id="l06027" name="l06027"></a><span class="lineno"> 6027</span>  <span class="comment">// Check vaddr, it shall be zero or absent.</span></div>
<div class="line"><a id="l06028" name="l06028"></a><span class="lineno"> 6028</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *VAddrDef = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l06029" name="l06029"></a><span class="lineno"> 6029</span>  <span class="keywordflow">if</span> (OldVAddrIdx &gt;= 0) {</div>
<div class="line"><a id="l06030" name="l06030"></a><span class="lineno"> 6030</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;VAddr = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(OldVAddrIdx);</div>
<div class="line"><a id="l06031" name="l06031"></a><span class="lineno"> 6031</span>    VAddrDef = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getUniqueVRegDef(VAddr.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l06032" name="l06032"></a><span class="lineno"> 6032</span>    <span class="keywordflow">if</span> (!VAddrDef || VAddrDef-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != AMDGPU::V_MOV_B32_e32 ||</div>
<div class="line"><a id="l06033" name="l06033"></a><span class="lineno"> 6033</span>        !VAddrDef-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() ||</div>
<div class="line"><a id="l06034" name="l06034"></a><span class="lineno"> 6034</span>        VAddrDef-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 0)</div>
<div class="line"><a id="l06035" name="l06035"></a><span class="lineno"> 6035</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l06036" name="l06036"></a><span class="lineno"> 6036</span>  }</div>
<div class="line"><a id="l06037" name="l06037"></a><span class="lineno"> 6037</span> </div>
<div class="line"><a id="l06038" name="l06038"></a><span class="lineno"> 6038</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;NewDesc = <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(NewOpc);</div>
<div class="line"><a id="l06039" name="l06039"></a><span class="lineno"> 6039</span>  Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a9117508fb00fda14207e7f968389544c">setDesc</a>(NewDesc);</div>
<div class="line"><a id="l06040" name="l06040"></a><span class="lineno"> 6040</span> </div>
<div class="line"><a id="l06041" name="l06041"></a><span class="lineno"> 6041</span>  <span class="comment">// Callers expect iterator to be valid after this call, so modify the</span></div>
<div class="line"><a id="l06042" name="l06042"></a><span class="lineno"> 6042</span>  <span class="comment">// instruction in place.</span></div>
<div class="line"><a id="l06043" name="l06043"></a><span class="lineno"> 6043</span>  <span class="keywordflow">if</span> (OldVAddrIdx == NewVAddrIdx) {</div>
<div class="line"><a id="l06044" name="l06044"></a><span class="lineno"> 6044</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;NewVAddr = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(NewVAddrIdx);</div>
<div class="line"><a id="l06045" name="l06045"></a><span class="lineno"> 6045</span>    <span class="comment">// Clear use list from the old vaddr holding a zero register.</span></div>
<div class="line"><a id="l06046" name="l06046"></a><span class="lineno"> 6046</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.removeRegOperandFromUseList(&amp;NewVAddr);</div>
<div class="line"><a id="l06047" name="l06047"></a><span class="lineno"> 6047</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.moveOperands(&amp;NewVAddr, &amp;SAddr, 1);</div>
<div class="line"><a id="l06048" name="l06048"></a><span class="lineno"> 6048</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac3b161ec90385105cb46a08b52139e60">removeOperand</a>(OldSAddrIdx);</div>
<div class="line"><a id="l06049" name="l06049"></a><span class="lineno"> 6049</span>    <span class="comment">// Update the use list with the pointer we have just moved from vaddr to</span></div>
<div class="line"><a id="l06050" name="l06050"></a><span class="lineno"> 6050</span>    <span class="comment">// saddr position. Otherwise new vaddr will be missing from the use list.</span></div>
<div class="line"><a id="l06051" name="l06051"></a><span class="lineno"> 6051</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.removeRegOperandFromUseList(&amp;NewVAddr);</div>
<div class="line"><a id="l06052" name="l06052"></a><span class="lineno"> 6052</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.addRegOperandToUseList(&amp;NewVAddr);</div>
<div class="line"><a id="l06053" name="l06053"></a><span class="lineno"> 6053</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l06054" name="l06054"></a><span class="lineno"> 6054</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OldSAddrIdx == NewVAddrIdx);</div>
<div class="line"><a id="l06055" name="l06055"></a><span class="lineno"> 6055</span> </div>
<div class="line"><a id="l06056" name="l06056"></a><span class="lineno"> 6056</span>    <span class="keywordflow">if</span> (OldVAddrIdx &gt;= 0) {</div>
<div class="line"><a id="l06057" name="l06057"></a><span class="lineno"> 6057</span>      <span class="keywordtype">int</span> NewVDstIn = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(NewOpc,</div>
<div class="line"><a id="l06058" name="l06058"></a><span class="lineno"> 6058</span>                                                 AMDGPU::OpName::vdst_in);</div>
<div class="line"><a id="l06059" name="l06059"></a><span class="lineno"> 6059</span> </div>
<div class="line"><a id="l06060" name="l06060"></a><span class="lineno"> 6060</span>      <span class="comment">// removeOperand doesn&#39;t try to fixup tied operand indexes at it goes, so</span></div>
<div class="line"><a id="l06061" name="l06061"></a><span class="lineno"> 6061</span>      <span class="comment">// it asserts. Untie the operands for now and retie them afterwards.</span></div>
<div class="line"><a id="l06062" name="l06062"></a><span class="lineno"> 6062</span>      <span class="keywordflow">if</span> (NewVDstIn != -1) {</div>
<div class="line"><a id="l06063" name="l06063"></a><span class="lineno"> 6063</span>        <span class="keywordtype">int</span> OldVDstIn = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::vdst_in);</div>
<div class="line"><a id="l06064" name="l06064"></a><span class="lineno"> 6064</span>        Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a8e66e9ca7739874b25b9337940c26a0a">untieRegOperand</a>(OldVDstIn);</div>
<div class="line"><a id="l06065" name="l06065"></a><span class="lineno"> 6065</span>      }</div>
<div class="line"><a id="l06066" name="l06066"></a><span class="lineno"> 6066</span> </div>
<div class="line"><a id="l06067" name="l06067"></a><span class="lineno"> 6067</span>      Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac3b161ec90385105cb46a08b52139e60">removeOperand</a>(OldVAddrIdx);</div>
<div class="line"><a id="l06068" name="l06068"></a><span class="lineno"> 6068</span> </div>
<div class="line"><a id="l06069" name="l06069"></a><span class="lineno"> 6069</span>      <span class="keywordflow">if</span> (NewVDstIn != -1) {</div>
<div class="line"><a id="l06070" name="l06070"></a><span class="lineno"> 6070</span>        <span class="keywordtype">int</span> NewVDst = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(NewOpc, AMDGPU::OpName::vdst);</div>
<div class="line"><a id="l06071" name="l06071"></a><span class="lineno"> 6071</span>        Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#aa37e31e5df481d2f8a6f9f022886cf5e">tieOperands</a>(NewVDst, NewVDstIn);</div>
<div class="line"><a id="l06072" name="l06072"></a><span class="lineno"> 6072</span>      }</div>
<div class="line"><a id="l06073" name="l06073"></a><span class="lineno"> 6073</span>    }</div>
<div class="line"><a id="l06074" name="l06074"></a><span class="lineno"> 6074</span>  }</div>
<div class="line"><a id="l06075" name="l06075"></a><span class="lineno"> 6075</span> </div>
<div class="line"><a id="l06076" name="l06076"></a><span class="lineno"> 6076</span>  <span class="keywordflow">if</span> (VAddrDef &amp;&amp; <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.use_nodbg_empty(VAddrDef-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div>
<div class="line"><a id="l06077" name="l06077"></a><span class="lineno"> 6077</span>    VAddrDef-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l06078" name="l06078"></a><span class="lineno"> 6078</span> </div>
<div class="line"><a id="l06079" name="l06079"></a><span class="lineno"> 6079</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l06080" name="l06080"></a><span class="lineno"> 6080</span>}</div>
<div class="line"><a id="l06081" name="l06081"></a><span class="lineno"> 6081</span> </div>
<div class="line"><a id="l06082" name="l06082"></a><span class="lineno"> 6082</span><span class="comment">// FIXME: Remove this when SelectionDAG is obsoleted.</span></div>
<div class="line"><a id="l06083" name="l06083"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a23855b574f5790880e0cdfc2b6b39aad"> 6083</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a23855b574f5790880e0cdfc2b6b39aad">SIInstrInfo::legalizeOperandsFLAT</a>(<a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l06084" name="l06084"></a><span class="lineno"> 6084</span>                                       <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06085" name="l06085"></a><span class="lineno"> 6085</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a8ed947ddafde5421d3f771f43f9c04d1">isSegmentSpecificFLAT</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l06086" name="l06086"></a><span class="lineno"> 6086</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l06087" name="l06087"></a><span class="lineno"> 6087</span> </div>
<div class="line"><a id="l06088" name="l06088"></a><span class="lineno"> 6088</span>  <span class="comment">// Fixup SGPR operands in VGPRs. We only select these when the DAG divergence</span></div>
<div class="line"><a id="l06089" name="l06089"></a><span class="lineno"> 6089</span>  <span class="comment">// thinks they are uniform, so a readfirstlane should be valid.</span></div>
<div class="line"><a id="l06090" name="l06090"></a><span class="lineno"> 6090</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *SAddr = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::saddr);</div>
<div class="line"><a id="l06091" name="l06091"></a><span class="lineno"> 6091</span>  <span class="keywordflow">if</span> (!SAddr || RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(SAddr-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())))</div>
<div class="line"><a id="l06092" name="l06092"></a><span class="lineno"> 6092</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l06093" name="l06093"></a><span class="lineno"> 6093</span> </div>
<div class="line"><a id="l06094" name="l06094"></a><span class="lineno"> 6094</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ac786791624fc85886f2db5c5e0601f1b">moveFlatAddrToVGPR</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l06095" name="l06095"></a><span class="lineno"> 6095</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l06096" name="l06096"></a><span class="lineno"> 6096</span> </div>
<div class="line"><a id="l06097" name="l06097"></a><span class="lineno"> 6097</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ToSGPR = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a46f8aeadd124344d2708f5941a62e1b1">readlaneVGPRToSGPR</a>(SAddr-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l06098" name="l06098"></a><span class="lineno"> 6098</span>  SAddr-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(ToSGPR);</div>
<div class="line"><a id="l06099" name="l06099"></a><span class="lineno"> 6099</span>}</div>
<div class="line"><a id="l06100" name="l06100"></a><span class="lineno"> 6100</span> </div>
<div class="line"><a id="l06101" name="l06101"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a31612a0bf935add36f82065133267d4a"> 6101</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a31612a0bf935add36f82065133267d4a">SIInstrInfo::legalizeGenericOperand</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;InsertMBB,</div>
<div class="line"><a id="l06102" name="l06102"></a><span class="lineno"> 6102</span>                                         <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l06103" name="l06103"></a><span class="lineno"> 6103</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC,</div>
<div class="line"><a id="l06104" name="l06104"></a><span class="lineno"> 6104</span>                                         <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l06105" name="l06105"></a><span class="lineno"> 6105</span>                                         <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l06106" name="l06106"></a><span class="lineno"> 6106</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06107" name="l06107"></a><span class="lineno"> 6107</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> OpReg = <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.getReg();</div>
<div class="line"><a id="l06108" name="l06108"></a><span class="lineno"> 6108</span>  <span class="keywordtype">unsigned</span> OpSubReg = <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.getSubReg();</div>
<div class="line"><a id="l06109" name="l06109"></a><span class="lineno"> 6109</span> </div>
<div class="line"><a id="l06110" name="l06110"></a><span class="lineno"> 6110</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *OpRC = RI.getSubClassWithSubReg(</div>
<div class="line"><a id="l06111" name="l06111"></a><span class="lineno"> 6111</span>      RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a77b95c7a5620b2e92ef8ca3aa8be15bd">getRegClassForReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, OpReg), OpSubReg);</div>
<div class="line"><a id="l06112" name="l06112"></a><span class="lineno"> 6112</span> </div>
<div class="line"><a id="l06113" name="l06113"></a><span class="lineno"> 6113</span>  <span class="comment">// Check if operand is already the correct register class.</span></div>
<div class="line"><a id="l06114" name="l06114"></a><span class="lineno"> 6114</span>  <span class="keywordflow">if</span> (DstRC == OpRC)</div>
<div class="line"><a id="l06115" name="l06115"></a><span class="lineno"> 6115</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l06116" name="l06116"></a><span class="lineno"> 6116</span> </div>
<div class="line"><a id="l06117" name="l06117"></a><span class="lineno"> 6117</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(DstRC);</div>
<div class="line"><a id="l06118" name="l06118"></a><span class="lineno"> 6118</span>  <span class="keyword">auto</span> Copy = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(InsertMBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::COPY), DstReg).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>);</div>
<div class="line"><a id="l06119" name="l06119"></a><span class="lineno"> 6119</span> </div>
<div class="line"><a id="l06120" name="l06120"></a><span class="lineno"> 6120</span>  <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.setReg(DstReg);</div>
<div class="line"><a id="l06121" name="l06121"></a><span class="lineno"> 6121</span>  <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.setSubReg(0);</div>
<div class="line"><a id="l06122" name="l06122"></a><span class="lineno"> 6122</span> </div>
<div class="line"><a id="l06123" name="l06123"></a><span class="lineno"> 6123</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Def = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(OpReg);</div>
<div class="line"><a id="l06124" name="l06124"></a><span class="lineno"> 6124</span>  <span class="keywordflow">if</span> (!Def)</div>
<div class="line"><a id="l06125" name="l06125"></a><span class="lineno"> 6125</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l06126" name="l06126"></a><span class="lineno"> 6126</span> </div>
<div class="line"><a id="l06127" name="l06127"></a><span class="lineno"> 6127</span>  <span class="comment">// Try to eliminate the copy if it is copying an immediate value.</span></div>
<div class="line"><a id="l06128" name="l06128"></a><span class="lineno"> 6128</span>  <span class="keywordflow">if</span> (Def-&gt;isMoveImmediate() &amp;&amp; DstRC != &amp;AMDGPU::VReg_1RegClass)</div>
<div class="line"><a id="l06129" name="l06129"></a><span class="lineno"> 6129</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a23e6a2bae144c329c1291fce64db62af">FoldImmediate</a>(*Copy, *Def, OpReg, &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l06130" name="l06130"></a><span class="lineno"> 6130</span> </div>
<div class="line"><a id="l06131" name="l06131"></a><span class="lineno"> 6131</span>  <span class="keywordtype">bool</span> ImpDef = Def-&gt;isImplicitDef();</div>
<div class="line"><a id="l06132" name="l06132"></a><span class="lineno"> 6132</span>  <span class="keywordflow">while</span> (!ImpDef &amp;&amp; Def &amp;&amp; Def-&gt;isCopy()) {</div>
<div class="line"><a id="l06133" name="l06133"></a><span class="lineno"> 6133</span>    <span class="keywordflow">if</span> (Def-&gt;getOperand(1).getReg().isPhysical())</div>
<div class="line"><a id="l06134" name="l06134"></a><span class="lineno"> 6134</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l06135" name="l06135"></a><span class="lineno"> 6135</span>    Def = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getUniqueVRegDef(Def-&gt;getOperand(1).getReg());</div>
<div class="line"><a id="l06136" name="l06136"></a><span class="lineno"> 6136</span>    ImpDef = Def &amp;&amp; Def-&gt;isImplicitDef();</div>
<div class="line"><a id="l06137" name="l06137"></a><span class="lineno"> 6137</span>  }</div>
<div class="line"><a id="l06138" name="l06138"></a><span class="lineno"> 6138</span>  <span class="keywordflow">if</span> (!RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(DstRC) &amp;&amp; !Copy-&gt;readsRegister(AMDGPU::EXEC, &amp;RI) &amp;&amp;</div>
<div class="line"><a id="l06139" name="l06139"></a><span class="lineno"> 6139</span>      !ImpDef)</div>
<div class="line"><a id="l06140" name="l06140"></a><span class="lineno"> 6140</span>    Copy.addReg(AMDGPU::EXEC, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a id="l06141" name="l06141"></a><span class="lineno"> 6141</span>}</div>
<div class="line"><a id="l06142" name="l06142"></a><span class="lineno"> 6142</span> </div>
<div class="line"><a id="l06143" name="l06143"></a><span class="lineno"> 6143</span><span class="comment">// Emit the actual waterfall loop, executing the wrapped instruction for each</span></div>
<div class="line"><a id="l06144" name="l06144"></a><span class="lineno"> 6144</span><span class="comment">// unique value of \p ScalarOps across all lanes. In the best case we execute 1</span></div>
<div class="line"><a id="l06145" name="l06145"></a><span class="lineno"> 6145</span><span class="comment">// iteration, in the worst case we execute 64 (once per lane).</span></div>
<div class="line"><a id="l06146" name="l06146"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#ab096f15cd02ee35528d3bbcb9b19b985"> 6146</a></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#ab096f15cd02ee35528d3bbcb9b19b985">emitLoadScalarOpsFromVGPRLoop</a>(</div>
<div class="line"><a id="l06147" name="l06147"></a><span class="lineno"> 6147</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;OrigBB,</div>
<div class="line"><a id="l06148" name="l06148"></a><span class="lineno"> 6148</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;LoopBB, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;BodyBB, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l06149" name="l06149"></a><span class="lineno"> 6149</span>    <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand *&gt;</a> ScalarOps) {</div>
<div class="line"><a id="l06150" name="l06150"></a><span class="lineno"> 6150</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *OrigBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l06151" name="l06151"></a><span class="lineno"> 6151</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a id="l06152" name="l06152"></a><span class="lineno"> 6152</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = ST.getRegisterInfo();</div>
<div class="line"><a id="l06153" name="l06153"></a><span class="lineno"> 6153</span>  <span class="keywordtype">unsigned</span> Exec = ST.isWave32() ? AMDGPU::EXEC_LO : AMDGPU::EXEC;</div>
<div class="line"><a id="l06154" name="l06154"></a><span class="lineno"> 6154</span>  <span class="keywordtype">unsigned</span> SaveExecOpc =</div>
<div class="line"><a id="l06155" name="l06155"></a><span class="lineno"> 6155</span>      ST.isWave32() ? AMDGPU::S_AND_SAVEEXEC_B32 : AMDGPU::S_AND_SAVEEXEC_B64;</div>
<div class="line"><a id="l06156" name="l06156"></a><span class="lineno"> 6156</span>  <span class="keywordtype">unsigned</span> XorTermOpc =</div>
<div class="line"><a id="l06157" name="l06157"></a><span class="lineno"> 6157</span>      ST.isWave32() ? AMDGPU::S_XOR_B32_term : AMDGPU::S_XOR_B64_term;</div>
<div class="line"><a id="l06158" name="l06158"></a><span class="lineno"> 6158</span>  <span class="keywordtype">unsigned</span> AndOpc =</div>
<div class="line"><a id="l06159" name="l06159"></a><span class="lineno"> 6159</span>      ST.isWave32() ? AMDGPU::S_AND_B32 : AMDGPU::S_AND_B64;</div>
<div class="line"><a id="l06160" name="l06160"></a><span class="lineno"> 6160</span>  <span class="keyword">const</span> <span class="keyword">auto</span> *BoolXExecRC = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegClass(AMDGPU::SReg_1_XEXECRegClassID);</div>
<div class="line"><a id="l06161" name="l06161"></a><span class="lineno"> 6161</span> </div>
<div class="line"><a id="l06162" name="l06162"></a><span class="lineno"> 6162</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = LoopBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div>
<div class="line"><a id="l06163" name="l06163"></a><span class="lineno"> 6163</span> </div>
<div class="line"><a id="l06164" name="l06164"></a><span class="lineno"> 6164</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 8&gt;</a> ReadlanePieces;</div>
<div class="line"><a id="l06165" name="l06165"></a><span class="lineno"> 6165</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CondReg;</div>
<div class="line"><a id="l06166" name="l06166"></a><span class="lineno"> 6166</span> </div>
<div class="line"><a id="l06167" name="l06167"></a><span class="lineno"> 6167</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *ScalarOp : ScalarOps) {</div>
<div class="line"><a id="l06168" name="l06168"></a><span class="lineno"> 6168</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64MIPeepholeOpt_8cpp.html#a9c374320ed4e895f9afa199987182bd2">RegSize</a> = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegSizeInBits(ScalarOp-&gt;getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l06169" name="l06169"></a><span class="lineno"> 6169</span>    <span class="keywordtype">unsigned</span> NumSubRegs = <a class="code hl_variable" href="AArch64MIPeepholeOpt_8cpp.html#a9c374320ed4e895f9afa199987182bd2">RegSize</a> / 32;</div>
<div class="line"><a id="l06170" name="l06170"></a><span class="lineno"> 6170</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VScalarOp = ScalarOp-&gt;getReg();</div>
<div class="line"><a id="l06171" name="l06171"></a><span class="lineno"> 6171</span> </div>
<div class="line"><a id="l06172" name="l06172"></a><span class="lineno"> 6172</span>    <span class="keywordflow">if</span> (NumSubRegs == 1) {</div>
<div class="line"><a id="l06173" name="l06173"></a><span class="lineno"> 6173</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CurReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SGPR_32RegClass);</div>
<div class="line"><a id="l06174" name="l06174"></a><span class="lineno"> 6174</span> </div>
<div class="line"><a id="l06175" name="l06175"></a><span class="lineno"> 6175</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(LoopBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AMDGPU::V_READFIRSTLANE_B32), CurReg)</div>
<div class="line"><a id="l06176" name="l06176"></a><span class="lineno"> 6176</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(VScalarOp);</div>
<div class="line"><a id="l06177" name="l06177"></a><span class="lineno"> 6177</span> </div>
<div class="line"><a id="l06178" name="l06178"></a><span class="lineno"> 6178</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewCondReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(BoolXExecRC);</div>
<div class="line"><a id="l06179" name="l06179"></a><span class="lineno"> 6179</span> </div>
<div class="line"><a id="l06180" name="l06180"></a><span class="lineno"> 6180</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(LoopBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AMDGPU::V_CMP_EQ_U32_e64), NewCondReg)</div>
<div class="line"><a id="l06181" name="l06181"></a><span class="lineno"> 6181</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(CurReg)</div>
<div class="line"><a id="l06182" name="l06182"></a><span class="lineno"> 6182</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(VScalarOp);</div>
<div class="line"><a id="l06183" name="l06183"></a><span class="lineno"> 6183</span> </div>
<div class="line"><a id="l06184" name="l06184"></a><span class="lineno"> 6184</span>      <span class="comment">// Combine the comparison results with AND.</span></div>
<div class="line"><a id="l06185" name="l06185"></a><span class="lineno"> 6185</span>      <span class="keywordflow">if</span> (!CondReg) <span class="comment">// First.</span></div>
<div class="line"><a id="l06186" name="l06186"></a><span class="lineno"> 6186</span>        CondReg = NewCondReg;</div>
<div class="line"><a id="l06187" name="l06187"></a><span class="lineno"> 6187</span>      <span class="keywordflow">else</span> { <span class="comment">// If not the first, we create an AND.</span></div>
<div class="line"><a id="l06188" name="l06188"></a><span class="lineno"> 6188</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> AndReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(BoolXExecRC);</div>
<div class="line"><a id="l06189" name="l06189"></a><span class="lineno"> 6189</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(LoopBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AndOpc), AndReg)</div>
<div class="line"><a id="l06190" name="l06190"></a><span class="lineno"> 6190</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(CondReg)</div>
<div class="line"><a id="l06191" name="l06191"></a><span class="lineno"> 6191</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(NewCondReg);</div>
<div class="line"><a id="l06192" name="l06192"></a><span class="lineno"> 6192</span>        CondReg = AndReg;</div>
<div class="line"><a id="l06193" name="l06193"></a><span class="lineno"> 6193</span>      }</div>
<div class="line"><a id="l06194" name="l06194"></a><span class="lineno"> 6194</span> </div>
<div class="line"><a id="l06195" name="l06195"></a><span class="lineno"> 6195</span>      <span class="comment">// Update ScalarOp operand to use the SGPR ScalarOp.</span></div>
<div class="line"><a id="l06196" name="l06196"></a><span class="lineno"> 6196</span>      ScalarOp-&gt;setReg(CurReg);</div>
<div class="line"><a id="l06197" name="l06197"></a><span class="lineno"> 6197</span>      ScalarOp-&gt;setIsKill();</div>
<div class="line"><a id="l06198" name="l06198"></a><span class="lineno"> 6198</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l06199" name="l06199"></a><span class="lineno"> 6199</span>      <span class="keywordtype">unsigned</span> VScalarOpUndef = <a class="code hl_function" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(ScalarOp-&gt;isUndef());</div>
<div class="line"><a id="l06200" name="l06200"></a><span class="lineno"> 6200</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumSubRegs % 2 == 0 &amp;&amp; NumSubRegs &lt;= 32 &amp;&amp;</div>
<div class="line"><a id="l06201" name="l06201"></a><span class="lineno"> 6201</span>             <span class="stringliteral">&quot;Unhandled register size&quot;</span>);</div>
<div class="line"><a id="l06202" name="l06202"></a><span class="lineno"> 6202</span> </div>
<div class="line"><a id="l06203" name="l06203"></a><span class="lineno"> 6203</span>      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = 0; <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> &lt; NumSubRegs; <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> += 2) {</div>
<div class="line"><a id="l06204" name="l06204"></a><span class="lineno"> 6204</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CurRegLo = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SGPR_32RegClass);</div>
<div class="line"><a id="l06205" name="l06205"></a><span class="lineno"> 6205</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CurRegHi = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SGPR_32RegClass);</div>
<div class="line"><a id="l06206" name="l06206"></a><span class="lineno"> 6206</span> </div>
<div class="line"><a id="l06207" name="l06207"></a><span class="lineno"> 6207</span>        <span class="comment">// Read the next variant &lt;- also loop target.</span></div>
<div class="line"><a id="l06208" name="l06208"></a><span class="lineno"> 6208</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(LoopBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AMDGPU::V_READFIRSTLANE_B32), CurRegLo)</div>
<div class="line"><a id="l06209" name="l06209"></a><span class="lineno"> 6209</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(VScalarOp, VScalarOpUndef, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getSubRegFromChannel(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>));</div>
<div class="line"><a id="l06210" name="l06210"></a><span class="lineno"> 6210</span> </div>
<div class="line"><a id="l06211" name="l06211"></a><span class="lineno"> 6211</span>        <span class="comment">// Read the next variant &lt;- also loop target.</span></div>
<div class="line"><a id="l06212" name="l06212"></a><span class="lineno"> 6212</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(LoopBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AMDGPU::V_READFIRSTLANE_B32), CurRegHi)</div>
<div class="line"><a id="l06213" name="l06213"></a><span class="lineno"> 6213</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(VScalarOp, VScalarOpUndef,</div>
<div class="line"><a id="l06214" name="l06214"></a><span class="lineno"> 6214</span>                    <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getSubRegFromChannel(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> + 1));</div>
<div class="line"><a id="l06215" name="l06215"></a><span class="lineno"> 6215</span> </div>
<div class="line"><a id="l06216" name="l06216"></a><span class="lineno"> 6216</span>        ReadlanePieces.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(CurRegLo);</div>
<div class="line"><a id="l06217" name="l06217"></a><span class="lineno"> 6217</span>        ReadlanePieces.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(CurRegHi);</div>
<div class="line"><a id="l06218" name="l06218"></a><span class="lineno"> 6218</span> </div>
<div class="line"><a id="l06219" name="l06219"></a><span class="lineno"> 6219</span>        <span class="comment">// Comparison is to be done as 64-bit.</span></div>
<div class="line"><a id="l06220" name="l06220"></a><span class="lineno"> 6220</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CurReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SGPR_64RegClass);</div>
<div class="line"><a id="l06221" name="l06221"></a><span class="lineno"> 6221</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(LoopBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AMDGPU::REG_SEQUENCE), CurReg)</div>
<div class="line"><a id="l06222" name="l06222"></a><span class="lineno"> 6222</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(CurRegLo)</div>
<div class="line"><a id="l06223" name="l06223"></a><span class="lineno"> 6223</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a id="l06224" name="l06224"></a><span class="lineno"> 6224</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(CurRegHi)</div>
<div class="line"><a id="l06225" name="l06225"></a><span class="lineno"> 6225</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub1);</div>
<div class="line"><a id="l06226" name="l06226"></a><span class="lineno"> 6226</span> </div>
<div class="line"><a id="l06227" name="l06227"></a><span class="lineno"> 6227</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewCondReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(BoolXExecRC);</div>
<div class="line"><a id="l06228" name="l06228"></a><span class="lineno"> 6228</span>        <span class="keyword">auto</span> Cmp = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(LoopBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AMDGPU::V_CMP_EQ_U64_e64),</div>
<div class="line"><a id="l06229" name="l06229"></a><span class="lineno"> 6229</span>                           NewCondReg)</div>
<div class="line"><a id="l06230" name="l06230"></a><span class="lineno"> 6230</span>                       .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(CurReg);</div>
<div class="line"><a id="l06231" name="l06231"></a><span class="lineno"> 6231</span>        <span class="keywordflow">if</span> (NumSubRegs &lt;= 2)</div>
<div class="line"><a id="l06232" name="l06232"></a><span class="lineno"> 6232</span>          Cmp.addReg(VScalarOp);</div>
<div class="line"><a id="l06233" name="l06233"></a><span class="lineno"> 6233</span>        <span class="keywordflow">else</span></div>
<div class="line"><a id="l06234" name="l06234"></a><span class="lineno"> 6234</span>          Cmp.addReg(VScalarOp, VScalarOpUndef,</div>
<div class="line"><a id="l06235" name="l06235"></a><span class="lineno"> 6235</span>                     <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getSubRegFromChannel(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>, 2));</div>
<div class="line"><a id="l06236" name="l06236"></a><span class="lineno"> 6236</span> </div>
<div class="line"><a id="l06237" name="l06237"></a><span class="lineno"> 6237</span>        <span class="comment">// Combine the comparison results with AND.</span></div>
<div class="line"><a id="l06238" name="l06238"></a><span class="lineno"> 6238</span>        <span class="keywordflow">if</span> (!CondReg) <span class="comment">// First.</span></div>
<div class="line"><a id="l06239" name="l06239"></a><span class="lineno"> 6239</span>          CondReg = NewCondReg;</div>
<div class="line"><a id="l06240" name="l06240"></a><span class="lineno"> 6240</span>        <span class="keywordflow">else</span> { <span class="comment">// If not the first, we create an AND.</span></div>
<div class="line"><a id="l06241" name="l06241"></a><span class="lineno"> 6241</span>          <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> AndReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(BoolXExecRC);</div>
<div class="line"><a id="l06242" name="l06242"></a><span class="lineno"> 6242</span>          <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(LoopBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AndOpc), AndReg)</div>
<div class="line"><a id="l06243" name="l06243"></a><span class="lineno"> 6243</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(CondReg)</div>
<div class="line"><a id="l06244" name="l06244"></a><span class="lineno"> 6244</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(NewCondReg);</div>
<div class="line"><a id="l06245" name="l06245"></a><span class="lineno"> 6245</span>          CondReg = AndReg;</div>
<div class="line"><a id="l06246" name="l06246"></a><span class="lineno"> 6246</span>        }</div>
<div class="line"><a id="l06247" name="l06247"></a><span class="lineno"> 6247</span>      } <span class="comment">// End for loop.</span></div>
<div class="line"><a id="l06248" name="l06248"></a><span class="lineno"> 6248</span> </div>
<div class="line"><a id="l06249" name="l06249"></a><span class="lineno"> 6249</span>      <span class="keyword">auto</span> SScalarOpRC =</div>
<div class="line"><a id="l06250" name="l06250"></a><span class="lineno"> 6250</span>          <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getEquivalentSGPRClass(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(VScalarOp));</div>
<div class="line"><a id="l06251" name="l06251"></a><span class="lineno"> 6251</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SScalarOp = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(SScalarOpRC);</div>
<div class="line"><a id="l06252" name="l06252"></a><span class="lineno"> 6252</span> </div>
<div class="line"><a id="l06253" name="l06253"></a><span class="lineno"> 6253</span>      <span class="comment">// Build scalar ScalarOp.</span></div>
<div class="line"><a id="l06254" name="l06254"></a><span class="lineno"> 6254</span>      <span class="keyword">auto</span> <a class="code hl_variable" href="R600ClauseMergePass_8cpp.html#aba99928790de45fa7aa12b47fbd828ff">Merge</a> =</div>
<div class="line"><a id="l06255" name="l06255"></a><span class="lineno"> 6255</span>          <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(LoopBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AMDGPU::REG_SEQUENCE), SScalarOp);</div>
<div class="line"><a id="l06256" name="l06256"></a><span class="lineno"> 6256</span>      <span class="keywordtype">unsigned</span> Channel = 0;</div>
<div class="line"><a id="l06257" name="l06257"></a><span class="lineno"> 6257</span>      <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Piece : ReadlanePieces) {</div>
<div class="line"><a id="l06258" name="l06258"></a><span class="lineno"> 6258</span>        <a class="code hl_variable" href="R600ClauseMergePass_8cpp.html#aba99928790de45fa7aa12b47fbd828ff">Merge</a>.addReg(Piece).addImm(<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getSubRegFromChannel(Channel++));</div>
<div class="line"><a id="l06259" name="l06259"></a><span class="lineno"> 6259</span>      }</div>
<div class="line"><a id="l06260" name="l06260"></a><span class="lineno"> 6260</span> </div>
<div class="line"><a id="l06261" name="l06261"></a><span class="lineno"> 6261</span>      <span class="comment">// Update ScalarOp operand to use the SGPR ScalarOp.</span></div>
<div class="line"><a id="l06262" name="l06262"></a><span class="lineno"> 6262</span>      ScalarOp-&gt;setReg(SScalarOp);</div>
<div class="line"><a id="l06263" name="l06263"></a><span class="lineno"> 6263</span>      ScalarOp-&gt;setIsKill();</div>
<div class="line"><a id="l06264" name="l06264"></a><span class="lineno"> 6264</span>    }</div>
<div class="line"><a id="l06265" name="l06265"></a><span class="lineno"> 6265</span>  }</div>
<div class="line"><a id="l06266" name="l06266"></a><span class="lineno"> 6266</span> </div>
<div class="line"><a id="l06267" name="l06267"></a><span class="lineno"> 6267</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SaveExec = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(BoolXExecRC);</div>
<div class="line"><a id="l06268" name="l06268"></a><span class="lineno"> 6268</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setSimpleHint(SaveExec, CondReg);</div>
<div class="line"><a id="l06269" name="l06269"></a><span class="lineno"> 6269</span> </div>
<div class="line"><a id="l06270" name="l06270"></a><span class="lineno"> 6270</span>  <span class="comment">// Update EXEC to matching lanes, saving original to SaveExec.</span></div>
<div class="line"><a id="l06271" name="l06271"></a><span class="lineno"> 6271</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(LoopBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(SaveExecOpc), SaveExec)</div>
<div class="line"><a id="l06272" name="l06272"></a><span class="lineno"> 6272</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(CondReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a id="l06273" name="l06273"></a><span class="lineno"> 6273</span> </div>
<div class="line"><a id="l06274" name="l06274"></a><span class="lineno"> 6274</span>  <span class="comment">// The original instruction is here; we insert the terminators after it.</span></div>
<div class="line"><a id="l06275" name="l06275"></a><span class="lineno"> 6275</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = BodyBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div>
<div class="line"><a id="l06276" name="l06276"></a><span class="lineno"> 6276</span> </div>
<div class="line"><a id="l06277" name="l06277"></a><span class="lineno"> 6277</span>  <span class="comment">// Update EXEC, switch all done bits to 0 and all todo bits to 1.</span></div>
<div class="line"><a id="l06278" name="l06278"></a><span class="lineno"> 6278</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(BodyBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(XorTermOpc), Exec)</div>
<div class="line"><a id="l06279" name="l06279"></a><span class="lineno"> 6279</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Exec)</div>
<div class="line"><a id="l06280" name="l06280"></a><span class="lineno"> 6280</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SaveExec);</div>
<div class="line"><a id="l06281" name="l06281"></a><span class="lineno"> 6281</span> </div>
<div class="line"><a id="l06282" name="l06282"></a><span class="lineno"> 6282</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(BodyBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AMDGPU::SI_WATERFALL_LOOP)).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#abf1febf2a98f588146548a3a485d3838">addMBB</a>(&amp;LoopBB);</div>
<div class="line"><a id="l06283" name="l06283"></a><span class="lineno"> 6283</span>}</div>
<div class="line"><a id="l06284" name="l06284"></a><span class="lineno"> 6284</span> </div>
<div class="line"><a id="l06285" name="l06285"></a><span class="lineno"> 6285</span><span class="comment">// Build a waterfall loop around \p MI, replacing the VGPR \p ScalarOp register</span></div>
<div class="line"><a id="l06286" name="l06286"></a><span class="lineno"> 6286</span><span class="comment">// with SGPRs by iterating over all unique values across all lanes.</span></div>
<div class="line"><a id="l06287" name="l06287"></a><span class="lineno"> 6287</span><span class="comment">// Returns the loop basic block that now contains \p MI.</span></div>
<div class="line"><a id="l06288" name="l06288"></a><span class="lineno"> 6288</span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div>
<div class="line"><a id="l06289" name="l06289"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#af14ddf696e10f25864072cc0dc2e0161"> 6289</a></span><a class="code hl_function" href="SIInstrInfo_8cpp.html#af14ddf696e10f25864072cc0dc2e0161">loadMBUFScalarOperandsFromVGPR</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l06290" name="l06290"></a><span class="lineno"> 6290</span>                               <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand *&gt;</a> ScalarOps,</div>
<div class="line"><a id="l06291" name="l06291"></a><span class="lineno"> 6291</span>                               <a class="code hl_class" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT,</div>
<div class="line"><a id="l06292" name="l06292"></a><span class="lineno"> 6292</span>                               <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Begin = <span class="keyword">nullptr</span>,</div>
<div class="line"><a id="l06293" name="l06293"></a><span class="lineno"> 6293</span>                               <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="ELF__riscv_8cpp.html#a05aadf017203fee13f4ac1ce8024be0c">End</a> = <span class="keyword">nullptr</span>) {</div>
<div class="line"><a id="l06294" name="l06294"></a><span class="lineno"> 6294</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l06295" name="l06295"></a><span class="lineno"> 6295</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l06296" name="l06296"></a><span class="lineno"> 6296</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a id="l06297" name="l06297"></a><span class="lineno"> 6297</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = ST.getRegisterInfo();</div>
<div class="line"><a id="l06298" name="l06298"></a><span class="lineno"> 6298</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l06299" name="l06299"></a><span class="lineno"> 6299</span>  <span class="keywordflow">if</span> (!Begin.isValid())</div>
<div class="line"><a id="l06300" name="l06300"></a><span class="lineno"> 6300</span>    Begin = &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div>
<div class="line"><a id="l06301" name="l06301"></a><span class="lineno"> 6301</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="ELF__riscv_8cpp.html#a05aadf017203fee13f4ac1ce8024be0c">End</a>.isValid()) {</div>
<div class="line"><a id="l06302" name="l06302"></a><span class="lineno"> 6302</span>    <a class="code hl_variable" href="ELF__riscv_8cpp.html#a05aadf017203fee13f4ac1ce8024be0c">End</a> = &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div>
<div class="line"><a id="l06303" name="l06303"></a><span class="lineno"> 6303</span>    ++<a class="code hl_variable" href="ELF__riscv_8cpp.html#a05aadf017203fee13f4ac1ce8024be0c">End</a>;</div>
<div class="line"><a id="l06304" name="l06304"></a><span class="lineno"> 6304</span>  }</div>
<div class="line"><a id="l06305" name="l06305"></a><span class="lineno"> 6305</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l06306" name="l06306"></a><span class="lineno"> 6306</span>  <span class="keywordtype">unsigned</span> Exec = ST.isWave32() ? AMDGPU::EXEC_LO : AMDGPU::EXEC;</div>
<div class="line"><a id="l06307" name="l06307"></a><span class="lineno"> 6307</span>  <span class="keywordtype">unsigned</span> MovExecOpc = ST.isWave32() ? AMDGPU::S_MOV_B32 : AMDGPU::S_MOV_B64;</div>
<div class="line"><a id="l06308" name="l06308"></a><span class="lineno"> 6308</span>  <span class="keyword">const</span> <span class="keyword">auto</span> *BoolXExecRC = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegClass(AMDGPU::SReg_1_XEXECRegClassID);</div>
<div class="line"><a id="l06309" name="l06309"></a><span class="lineno"> 6309</span> </div>
<div class="line"><a id="l06310" name="l06310"></a><span class="lineno"> 6310</span>  <span class="comment">// Save SCC. Waterfall Loop may overwrite SCC.</span></div>
<div class="line"><a id="l06311" name="l06311"></a><span class="lineno"> 6311</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SaveSCCReg;</div>
<div class="line"><a id="l06312" name="l06312"></a><span class="lineno"> 6312</span>  <span class="keywordtype">bool</span> SCCNotDead = (<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a7ebfe0cc2f78ae5f27e1944412606973">computeRegisterLiveness</a>(<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, AMDGPU::SCC, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 30) !=</div>
<div class="line"><a id="l06313" name="l06313"></a><span class="lineno"> 6313</span>                     <a class="code hl_enumvalue" href="classllvm_1_1MachineBasicBlock.html#af0288e181965a5ff9f0c7a75201fd142a092531ae27becd74d96d4a6fae76f863">MachineBasicBlock::LQR_Dead</a>);</div>
<div class="line"><a id="l06314" name="l06314"></a><span class="lineno"> 6314</span>  <span class="keywordflow">if</span> (SCCNotDead) {</div>
<div class="line"><a id="l06315" name="l06315"></a><span class="lineno"> 6315</span>    SaveSCCReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</div>
<div class="line"><a id="l06316" name="l06316"></a><span class="lineno"> 6316</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Begin, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AMDGPU::S_CSELECT_B32), SaveSCCReg)</div>
<div class="line"><a id="l06317" name="l06317"></a><span class="lineno"> 6317</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(1)</div>
<div class="line"><a id="l06318" name="l06318"></a><span class="lineno"> 6318</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l06319" name="l06319"></a><span class="lineno"> 6319</span>  }</div>
<div class="line"><a id="l06320" name="l06320"></a><span class="lineno"> 6320</span> </div>
<div class="line"><a id="l06321" name="l06321"></a><span class="lineno"> 6321</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SaveExec = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(BoolXExecRC);</div>
<div class="line"><a id="l06322" name="l06322"></a><span class="lineno"> 6322</span> </div>
<div class="line"><a id="l06323" name="l06323"></a><span class="lineno"> 6323</span>  <span class="comment">// Save the EXEC mask</span></div>
<div class="line"><a id="l06324" name="l06324"></a><span class="lineno"> 6324</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Begin, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(MovExecOpc), SaveExec).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Exec);</div>
<div class="line"><a id="l06325" name="l06325"></a><span class="lineno"> 6325</span> </div>
<div class="line"><a id="l06326" name="l06326"></a><span class="lineno"> 6326</span>  <span class="comment">// Killed uses in the instruction we are waterfalling around will be</span></div>
<div class="line"><a id="l06327" name="l06327"></a><span class="lineno"> 6327</span>  <span class="comment">// incorrect due to the added control-flow.</span></div>
<div class="line"><a id="l06328" name="l06328"></a><span class="lineno"> 6328</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> AfterMI = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div>
<div class="line"><a id="l06329" name="l06329"></a><span class="lineno"> 6329</span>  ++AfterMI;</div>
<div class="line"><a id="l06330" name="l06330"></a><span class="lineno"> 6330</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Begin; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != AfterMI; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>++) {</div>
<div class="line"><a id="l06331" name="l06331"></a><span class="lineno"> 6331</span>    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;MO : <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;all_uses())</div>
<div class="line"><a id="l06332" name="l06332"></a><span class="lineno"> 6332</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.clearKillFlags(MO.getReg());</div>
<div class="line"><a id="l06333" name="l06333"></a><span class="lineno"> 6333</span>  }</div>
<div class="line"><a id="l06334" name="l06334"></a><span class="lineno"> 6334</span> </div>
<div class="line"><a id="l06335" name="l06335"></a><span class="lineno"> 6335</span>  <span class="comment">// To insert the loop we need to split the block. Move everything after this</span></div>
<div class="line"><a id="l06336" name="l06336"></a><span class="lineno"> 6336</span>  <span class="comment">// point to a new block, and insert a new empty block between the two.</span></div>
<div class="line"><a id="l06337" name="l06337"></a><span class="lineno"> 6337</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopBB = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#adfc62ee16549afaac5bde30156ddc989">CreateMachineBasicBlock</a>();</div>
<div class="line"><a id="l06338" name="l06338"></a><span class="lineno"> 6338</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BodyBB = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#adfc62ee16549afaac5bde30156ddc989">CreateMachineBasicBlock</a>();</div>
<div class="line"><a id="l06339" name="l06339"></a><span class="lineno"> 6339</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *RemainderBB = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#adfc62ee16549afaac5bde30156ddc989">CreateMachineBasicBlock</a>();</div>
<div class="line"><a id="l06340" name="l06340"></a><span class="lineno"> 6340</span>  <a class="code hl_class" href="classT.html">MachineFunction::iterator</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>);</div>
<div class="line"><a id="l06341" name="l06341"></a><span class="lineno"> 6341</span>  ++<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>;</div>
<div class="line"><a id="l06342" name="l06342"></a><span class="lineno"> 6342</span> </div>
<div class="line"><a id="l06343" name="l06343"></a><span class="lineno"> 6343</span>  MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, LoopBB);</div>
<div class="line"><a id="l06344" name="l06344"></a><span class="lineno"> 6344</span>  MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, BodyBB);</div>
<div class="line"><a id="l06345" name="l06345"></a><span class="lineno"> 6345</span>  MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, RemainderBB);</div>
<div class="line"><a id="l06346" name="l06346"></a><span class="lineno"> 6346</span> </div>
<div class="line"><a id="l06347" name="l06347"></a><span class="lineno"> 6347</span>  LoopBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(BodyBB);</div>
<div class="line"><a id="l06348" name="l06348"></a><span class="lineno"> 6348</span>  BodyBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(LoopBB);</div>
<div class="line"><a id="l06349" name="l06349"></a><span class="lineno"> 6349</span>  BodyBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(RemainderBB);</div>
<div class="line"><a id="l06350" name="l06350"></a><span class="lineno"> 6350</span> </div>
<div class="line"><a id="l06351" name="l06351"></a><span class="lineno"> 6351</span>  <span class="comment">// Move Begin to MI to the BodyBB, and the remainder of the block to</span></div>
<div class="line"><a id="l06352" name="l06352"></a><span class="lineno"> 6352</span>  <span class="comment">// RemainderBB.</span></div>
<div class="line"><a id="l06353" name="l06353"></a><span class="lineno"> 6353</span>  RemainderBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a046a35e36c4c1206711ea82ee9cb6d72">transferSuccessorsAndUpdatePHIs</a>(&amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>);</div>
<div class="line"><a id="l06354" name="l06354"></a><span class="lineno"> 6354</span>  RemainderBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">splice</a>(RemainderBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="ELF__riscv_8cpp.html#a05aadf017203fee13f4ac1ce8024be0c">End</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div>
<div class="line"><a id="l06355" name="l06355"></a><span class="lineno"> 6355</span>  BodyBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">splice</a>(BodyBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Begin, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div>
<div class="line"><a id="l06356" name="l06356"></a><span class="lineno"> 6356</span> </div>
<div class="line"><a id="l06357" name="l06357"></a><span class="lineno"> 6357</span>  <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(LoopBB);</div>
<div class="line"><a id="l06358" name="l06358"></a><span class="lineno"> 6358</span> </div>
<div class="line"><a id="l06359" name="l06359"></a><span class="lineno"> 6359</span>  <span class="comment">// Update dominators. We know that MBB immediately dominates LoopBB, that</span></div>
<div class="line"><a id="l06360" name="l06360"></a><span class="lineno"> 6360</span>  <span class="comment">// LoopBB immediately dominates BodyBB, and BodyBB immediately dominates</span></div>
<div class="line"><a id="l06361" name="l06361"></a><span class="lineno"> 6361</span>  <span class="comment">// RemainderBB. RemainderBB immediately dominates all of the successors</span></div>
<div class="line"><a id="l06362" name="l06362"></a><span class="lineno"> 6362</span>  <span class="comment">// transferred to it from MBB that MBB used to properly dominate.</span></div>
<div class="line"><a id="l06363" name="l06363"></a><span class="lineno"> 6363</span>  <span class="keywordflow">if</span> (MDT) {</div>
<div class="line"><a id="l06364" name="l06364"></a><span class="lineno"> 6364</span>    MDT-&gt;<a class="code hl_function" href="classllvm_1_1MachineDominatorTree.html#a38154ee00957e3d9889dc230c8f75173">addNewBlock</a>(LoopBB, &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>);</div>
<div class="line"><a id="l06365" name="l06365"></a><span class="lineno"> 6365</span>    MDT-&gt;<a class="code hl_function" href="classllvm_1_1MachineDominatorTree.html#a38154ee00957e3d9889dc230c8f75173">addNewBlock</a>(BodyBB, LoopBB);</div>
<div class="line"><a id="l06366" name="l06366"></a><span class="lineno"> 6366</span>    MDT-&gt;<a class="code hl_function" href="classllvm_1_1MachineDominatorTree.html#a38154ee00957e3d9889dc230c8f75173">addNewBlock</a>(RemainderBB, BodyBB);</div>
<div class="line"><a id="l06367" name="l06367"></a><span class="lineno"> 6367</span>    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;Succ : RemainderBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ad88ff1529541fb4e243cc8ed90b11131">successors</a>()) {</div>
<div class="line"><a id="l06368" name="l06368"></a><span class="lineno"> 6368</span>      <span class="keywordflow">if</span> (MDT-&gt;<a class="code hl_function" href="classllvm_1_1MachineDominatorTree.html#ab13bd8c59060a1a21651041796177f8a">properlyDominates</a>(&amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Succ)) {</div>
<div class="line"><a id="l06369" name="l06369"></a><span class="lineno"> 6369</span>        MDT-&gt;<a class="code hl_function" href="classllvm_1_1MachineDominatorTree.html#ab9bfe560a7f52ac6baaffc536a848a3c">changeImmediateDominator</a>(Succ, RemainderBB);</div>
<div class="line"><a id="l06370" name="l06370"></a><span class="lineno"> 6370</span>      }</div>
<div class="line"><a id="l06371" name="l06371"></a><span class="lineno"> 6371</span>    }</div>
<div class="line"><a id="l06372" name="l06372"></a><span class="lineno"> 6372</span>  }</div>
<div class="line"><a id="l06373" name="l06373"></a><span class="lineno"> 6373</span> </div>
<div class="line"><a id="l06374" name="l06374"></a><span class="lineno"> 6374</span>  <a class="code hl_function" href="SIInstrInfo_8cpp.html#ab096f15cd02ee35528d3bbcb9b19b985">emitLoadScalarOpsFromVGPRLoop</a>(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, *LoopBB, *BodyBB, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, ScalarOps);</div>
<div class="line"><a id="l06375" name="l06375"></a><span class="lineno"> 6375</span> </div>
<div class="line"><a id="l06376" name="l06376"></a><span class="lineno"> 6376</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_enumvalue" href="namespacellvm.html#a9eb4f5b98b70ee4fab9614ed58282c1fa7fb55ed0b7a30342ba6da306428cae04">First</a> = RemainderBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div>
<div class="line"><a id="l06377" name="l06377"></a><span class="lineno"> 6377</span>  <span class="comment">// Restore SCC</span></div>
<div class="line"><a id="l06378" name="l06378"></a><span class="lineno"> 6378</span>  <span class="keywordflow">if</span> (SCCNotDead) {</div>
<div class="line"><a id="l06379" name="l06379"></a><span class="lineno"> 6379</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*RemainderBB, <a class="code hl_enumvalue" href="namespacellvm.html#a9eb4f5b98b70ee4fab9614ed58282c1fa7fb55ed0b7a30342ba6da306428cae04">First</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AMDGPU::S_CMP_LG_U32))</div>
<div class="line"><a id="l06380" name="l06380"></a><span class="lineno"> 6380</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SaveSCCReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a id="l06381" name="l06381"></a><span class="lineno"> 6381</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l06382" name="l06382"></a><span class="lineno"> 6382</span>  }</div>
<div class="line"><a id="l06383" name="l06383"></a><span class="lineno"> 6383</span> </div>
<div class="line"><a id="l06384" name="l06384"></a><span class="lineno"> 6384</span>  <span class="comment">// Restore the EXEC mask</span></div>
<div class="line"><a id="l06385" name="l06385"></a><span class="lineno"> 6385</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*RemainderBB, <a class="code hl_enumvalue" href="namespacellvm.html#a9eb4f5b98b70ee4fab9614ed58282c1fa7fb55ed0b7a30342ba6da306428cae04">First</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(MovExecOpc), Exec).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SaveExec);</div>
<div class="line"><a id="l06386" name="l06386"></a><span class="lineno"> 6386</span>  <span class="keywordflow">return</span> BodyBB;</div>
<div class="line"><a id="l06387" name="l06387"></a><span class="lineno"> 6387</span>}</div>
<div class="line"><a id="l06388" name="l06388"></a><span class="lineno"> 6388</span> </div>
<div class="line"><a id="l06389" name="l06389"></a><span class="lineno"> 6389</span><span class="comment">// Extract pointer from Rsrc and return a zero-value Rsrc replacement.</span></div>
<div class="line"><a id="l06390" name="l06390"></a><span class="lineno"> 6390</span><span class="keyword">static</span> std::tuple&lt;unsigned, unsigned&gt;</div>
<div class="line"><a id="l06391" name="l06391"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a2586ad27c00166b367fe4d171be2bfaf"> 6391</a></span><a class="code hl_function" href="SIInstrInfo_8cpp.html#a2586ad27c00166b367fe4d171be2bfaf">extractRsrcPtr</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Rsrc) {</div>
<div class="line"><a id="l06392" name="l06392"></a><span class="lineno"> 6392</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l06393" name="l06393"></a><span class="lineno"> 6393</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l06394" name="l06394"></a><span class="lineno"> 6394</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l06395" name="l06395"></a><span class="lineno"> 6395</span> </div>
<div class="line"><a id="l06396" name="l06396"></a><span class="lineno"> 6396</span>  <span class="comment">// Extract the ptr from the resource descriptor.</span></div>
<div class="line"><a id="l06397" name="l06397"></a><span class="lineno"> 6397</span>  <span class="keywordtype">unsigned</span> RsrcPtr =</div>
<div class="line"><a id="l06398" name="l06398"></a><span class="lineno"> 6398</span>      <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.buildExtractSubReg(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Rsrc, &amp;AMDGPU::VReg_128RegClass,</div>
<div class="line"><a id="l06399" name="l06399"></a><span class="lineno"> 6399</span>                             AMDGPU::sub0_sub1, &amp;AMDGPU::VReg_64RegClass);</div>
<div class="line"><a id="l06400" name="l06400"></a><span class="lineno"> 6400</span> </div>
<div class="line"><a id="l06401" name="l06401"></a><span class="lineno"> 6401</span>  <span class="comment">// Create an empty resource descriptor</span></div>
<div class="line"><a id="l06402" name="l06402"></a><span class="lineno"> 6402</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Zero64 = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_64RegClass);</div>
<div class="line"><a id="l06403" name="l06403"></a><span class="lineno"> 6403</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SRsrcFormatLo = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SGPR_32RegClass);</div>
<div class="line"><a id="l06404" name="l06404"></a><span class="lineno"> 6404</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SRsrcFormatHi = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SGPR_32RegClass);</div>
<div class="line"><a id="l06405" name="l06405"></a><span class="lineno"> 6405</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewSRsrc = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SGPR_128RegClass);</div>
<div class="line"><a id="l06406" name="l06406"></a><span class="lineno"> 6406</span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> RsrcDataFormat = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.getDefaultRsrcDataFormat();</div>
<div class="line"><a id="l06407" name="l06407"></a><span class="lineno"> 6407</span> </div>
<div class="line"><a id="l06408" name="l06408"></a><span class="lineno"> 6408</span>  <span class="comment">// Zero64 = 0</span></div>
<div class="line"><a id="l06409" name="l06409"></a><span class="lineno"> 6409</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc(), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AMDGPU::S_MOV_B64), Zero64)</div>
<div class="line"><a id="l06410" name="l06410"></a><span class="lineno"> 6410</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l06411" name="l06411"></a><span class="lineno"> 6411</span> </div>
<div class="line"><a id="l06412" name="l06412"></a><span class="lineno"> 6412</span>  <span class="comment">// SRsrcFormatLo = RSRC_DATA_FORMAT{31-0}</span></div>
<div class="line"><a id="l06413" name="l06413"></a><span class="lineno"> 6413</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc(), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AMDGPU::S_MOV_B32), SRsrcFormatLo)</div>
<div class="line"><a id="l06414" name="l06414"></a><span class="lineno"> 6414</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(RsrcDataFormat &amp; 0xFFFFFFFF);</div>
<div class="line"><a id="l06415" name="l06415"></a><span class="lineno"> 6415</span> </div>
<div class="line"><a id="l06416" name="l06416"></a><span class="lineno"> 6416</span>  <span class="comment">// SRsrcFormatHi = RSRC_DATA_FORMAT{63-32}</span></div>
<div class="line"><a id="l06417" name="l06417"></a><span class="lineno"> 6417</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc(), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AMDGPU::S_MOV_B32), SRsrcFormatHi)</div>
<div class="line"><a id="l06418" name="l06418"></a><span class="lineno"> 6418</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(RsrcDataFormat &gt;&gt; 32);</div>
<div class="line"><a id="l06419" name="l06419"></a><span class="lineno"> 6419</span> </div>
<div class="line"><a id="l06420" name="l06420"></a><span class="lineno"> 6420</span>  <span class="comment">// NewSRsrc = {Zero64, SRsrcFormat}</span></div>
<div class="line"><a id="l06421" name="l06421"></a><span class="lineno"> 6421</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc(), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AMDGPU::REG_SEQUENCE), NewSRsrc)</div>
<div class="line"><a id="l06422" name="l06422"></a><span class="lineno"> 6422</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Zero64)</div>
<div class="line"><a id="l06423" name="l06423"></a><span class="lineno"> 6423</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub0_sub1)</div>
<div class="line"><a id="l06424" name="l06424"></a><span class="lineno"> 6424</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SRsrcFormatLo)</div>
<div class="line"><a id="l06425" name="l06425"></a><span class="lineno"> 6425</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub2)</div>
<div class="line"><a id="l06426" name="l06426"></a><span class="lineno"> 6426</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SRsrcFormatHi)</div>
<div class="line"><a id="l06427" name="l06427"></a><span class="lineno"> 6427</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub3);</div>
<div class="line"><a id="l06428" name="l06428"></a><span class="lineno"> 6428</span> </div>
<div class="line"><a id="l06429" name="l06429"></a><span class="lineno"> 6429</span>  <span class="keywordflow">return</span> std::tuple(RsrcPtr, NewSRsrc);</div>
<div class="line"><a id="l06430" name="l06430"></a><span class="lineno"> 6430</span>}</div>
<div class="line"><a id="l06431" name="l06431"></a><span class="lineno"> 6431</span> </div>
<div class="line"><a id="l06432" name="l06432"></a><span class="lineno"> 6432</span><a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div>
<div class="line"><a id="l06433" name="l06433"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a09787033a63326e79a0d1445d3e0de13"> 6433</a></span><a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a09787033a63326e79a0d1445d3e0de13">SIInstrInfo::legalizeOperands</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l06434" name="l06434"></a><span class="lineno"> 6434</span>                              <a class="code hl_class" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06435" name="l06435"></a><span class="lineno"> 6435</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l06436" name="l06436"></a><span class="lineno"> 6436</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l06437" name="l06437"></a><span class="lineno"> 6437</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *CreatedBB = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l06438" name="l06438"></a><span class="lineno"> 6438</span> </div>
<div class="line"><a id="l06439" name="l06439"></a><span class="lineno"> 6439</span>  <span class="comment">// Legalize VOP2</span></div>
<div class="line"><a id="l06440" name="l06440"></a><span class="lineno"> 6440</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a323a96a23d09892cc1b252bf1cba2732">isVOP2</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) || <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a4e8b8e35244538ba4a04d756420454ba">isVOPC</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l06441" name="l06441"></a><span class="lineno"> 6441</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a76f877e67f5943b857f8976d4a289848">legalizeOperandsVOP2</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l06442" name="l06442"></a><span class="lineno"> 6442</span>    <span class="keywordflow">return</span> CreatedBB;</div>
<div class="line"><a id="l06443" name="l06443"></a><span class="lineno"> 6443</span>  }</div>
<div class="line"><a id="l06444" name="l06444"></a><span class="lineno"> 6444</span> </div>
<div class="line"><a id="l06445" name="l06445"></a><span class="lineno"> 6445</span>  <span class="comment">// Legalize VOP3</span></div>
<div class="line"><a id="l06446" name="l06446"></a><span class="lineno"> 6446</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0aab14aaa9761a9af59b094090851ca3">isVOP3</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l06447" name="l06447"></a><span class="lineno"> 6447</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0673c8aeb9b580e1be469133adba37e5">legalizeOperandsVOP3</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l06448" name="l06448"></a><span class="lineno"> 6448</span>    <span class="keywordflow">return</span> CreatedBB;</div>
<div class="line"><a id="l06449" name="l06449"></a><span class="lineno"> 6449</span>  }</div>
<div class="line"><a id="l06450" name="l06450"></a><span class="lineno"> 6450</span> </div>
<div class="line"><a id="l06451" name="l06451"></a><span class="lineno"> 6451</span>  <span class="comment">// Legalize SMRD</span></div>
<div class="line"><a id="l06452" name="l06452"></a><span class="lineno"> 6452</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l06453" name="l06453"></a><span class="lineno"> 6453</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ad5c2911f44ee301ccf57ae61b7915b5a">legalizeOperandsSMRD</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l06454" name="l06454"></a><span class="lineno"> 6454</span>    <span class="keywordflow">return</span> CreatedBB;</div>
<div class="line"><a id="l06455" name="l06455"></a><span class="lineno"> 6455</span>  }</div>
<div class="line"><a id="l06456" name="l06456"></a><span class="lineno"> 6456</span> </div>
<div class="line"><a id="l06457" name="l06457"></a><span class="lineno"> 6457</span>  <span class="comment">// Legalize FLAT</span></div>
<div class="line"><a id="l06458" name="l06458"></a><span class="lineno"> 6458</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">isFLAT</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l06459" name="l06459"></a><span class="lineno"> 6459</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a23855b574f5790880e0cdfc2b6b39aad">legalizeOperandsFLAT</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l06460" name="l06460"></a><span class="lineno"> 6460</span>    <span class="keywordflow">return</span> CreatedBB;</div>
<div class="line"><a id="l06461" name="l06461"></a><span class="lineno"> 6461</span>  }</div>
<div class="line"><a id="l06462" name="l06462"></a><span class="lineno"> 6462</span> </div>
<div class="line"><a id="l06463" name="l06463"></a><span class="lineno"> 6463</span>  <span class="comment">// Legalize REG_SEQUENCE and PHI</span></div>
<div class="line"><a id="l06464" name="l06464"></a><span class="lineno"> 6464</span>  <span class="comment">// The register class of the operands much be the same type as the register</span></div>
<div class="line"><a id="l06465" name="l06465"></a><span class="lineno"> 6465</span>  <span class="comment">// class of the output.</span></div>
<div class="line"><a id="l06466" name="l06466"></a><span class="lineno"> 6466</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::PHI) {</div>
<div class="line"><a id="l06467" name="l06467"></a><span class="lineno"> 6467</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <span class="keyword">nullptr</span>, *SRC = <span class="keyword">nullptr</span>, *VRC = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l06468" name="l06468"></a><span class="lineno"> 6468</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1, e = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); i != e; i += 2) {</div>
<div class="line"><a id="l06469" name="l06469"></a><span class="lineno"> 6469</span>      <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i).isReg() || !<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i).getReg().isVirtual())</div>
<div class="line"><a id="l06470" name="l06470"></a><span class="lineno"> 6470</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l06471" name="l06471"></a><span class="lineno"> 6471</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *OpRC =</div>
<div class="line"><a id="l06472" name="l06472"></a><span class="lineno"> 6472</span>          <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i).getReg());</div>
<div class="line"><a id="l06473" name="l06473"></a><span class="lineno"> 6473</span>      <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2c4185689ad93fedfa57db7bfeb8ddd3">hasVectorRegisters</a>(OpRC)) {</div>
<div class="line"><a id="l06474" name="l06474"></a><span class="lineno"> 6474</span>        VRC = OpRC;</div>
<div class="line"><a id="l06475" name="l06475"></a><span class="lineno"> 6475</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l06476" name="l06476"></a><span class="lineno"> 6476</span>        SRC = OpRC;</div>
<div class="line"><a id="l06477" name="l06477"></a><span class="lineno"> 6477</span>      }</div>
<div class="line"><a id="l06478" name="l06478"></a><span class="lineno"> 6478</span>    }</div>
<div class="line"><a id="l06479" name="l06479"></a><span class="lineno"> 6479</span> </div>
<div class="line"><a id="l06480" name="l06480"></a><span class="lineno"> 6480</span>    <span class="comment">// If any of the operands are VGPR registers, then they all most be</span></div>
<div class="line"><a id="l06481" name="l06481"></a><span class="lineno"> 6481</span>    <span class="comment">// otherwise we will create illegal VGPR-&gt;SGPR copies when legalizing</span></div>
<div class="line"><a id="l06482" name="l06482"></a><span class="lineno"> 6482</span>    <span class="comment">// them.</span></div>
<div class="line"><a id="l06483" name="l06483"></a><span class="lineno"> 6483</span>    <span class="keywordflow">if</span> (VRC || !RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">getOpRegClass</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0))) {</div>
<div class="line"><a id="l06484" name="l06484"></a><span class="lineno"> 6484</span>      <span class="keywordflow">if</span> (!VRC) {</div>
<div class="line"><a id="l06485" name="l06485"></a><span class="lineno"> 6485</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SRC);</div>
<div class="line"><a id="l06486" name="l06486"></a><span class="lineno"> 6486</span>        <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">getOpRegClass</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0) == &amp;AMDGPU::VReg_1RegClass) {</div>
<div class="line"><a id="l06487" name="l06487"></a><span class="lineno"> 6487</span>          VRC = &amp;AMDGPU::VReg_1RegClass;</div>
<div class="line"><a id="l06488" name="l06488"></a><span class="lineno"> 6488</span>        } <span class="keywordflow">else</span></div>
<div class="line"><a id="l06489" name="l06489"></a><span class="lineno"> 6489</span>          VRC = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">isAGPRClass</a>(<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">getOpRegClass</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0))</div>
<div class="line"><a id="l06490" name="l06490"></a><span class="lineno"> 6490</span>                    ? RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a7c0bb4b4e2204e019541b6cd98bd9792">getEquivalentAGPRClass</a>(SRC)</div>
<div class="line"><a id="l06491" name="l06491"></a><span class="lineno"> 6491</span>                    : RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a>(SRC);</div>
<div class="line"><a id="l06492" name="l06492"></a><span class="lineno"> 6492</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l06493" name="l06493"></a><span class="lineno"> 6493</span>        VRC = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">isAGPRClass</a>(<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">getOpRegClass</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0))</div>
<div class="line"><a id="l06494" name="l06494"></a><span class="lineno"> 6494</span>                  ? RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a7c0bb4b4e2204e019541b6cd98bd9792">getEquivalentAGPRClass</a>(VRC)</div>
<div class="line"><a id="l06495" name="l06495"></a><span class="lineno"> 6495</span>                  : RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a>(VRC);</div>
<div class="line"><a id="l06496" name="l06496"></a><span class="lineno"> 6496</span>      }</div>
<div class="line"><a id="l06497" name="l06497"></a><span class="lineno"> 6497</span>      RC = VRC;</div>
<div class="line"><a id="l06498" name="l06498"></a><span class="lineno"> 6498</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l06499" name="l06499"></a><span class="lineno"> 6499</span>      RC = SRC;</div>
<div class="line"><a id="l06500" name="l06500"></a><span class="lineno"> 6500</span>    }</div>
<div class="line"><a id="l06501" name="l06501"></a><span class="lineno"> 6501</span> </div>
<div class="line"><a id="l06502" name="l06502"></a><span class="lineno"> 6502</span>    <span class="comment">// Update all the operands so they have the same type.</span></div>
<div class="line"><a id="l06503" name="l06503"></a><span class="lineno"> 6503</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> += 2) {</div>
<div class="line"><a id="l06504" name="l06504"></a><span class="lineno"> 6504</span>      <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l06505" name="l06505"></a><span class="lineno"> 6505</span>      <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.isReg() || !<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.getReg().isVirtual())</div>
<div class="line"><a id="l06506" name="l06506"></a><span class="lineno"> 6506</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l06507" name="l06507"></a><span class="lineno"> 6507</span> </div>
<div class="line"><a id="l06508" name="l06508"></a><span class="lineno"> 6508</span>      <span class="comment">// MI is a PHI instruction.</span></div>
<div class="line"><a id="l06509" name="l06509"></a><span class="lineno"> 6509</span>      <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *InsertBB = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> + 1).getMBB();</div>
<div class="line"><a id="l06510" name="l06510"></a><span class="lineno"> 6510</span>      <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Insert = InsertBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">getFirstTerminator</a>();</div>
<div class="line"><a id="l06511" name="l06511"></a><span class="lineno"> 6511</span> </div>
<div class="line"><a id="l06512" name="l06512"></a><span class="lineno"> 6512</span>      <span class="comment">// Avoid creating no-op copies with the same src and dst reg class.  These</span></div>
<div class="line"><a id="l06513" name="l06513"></a><span class="lineno"> 6513</span>      <span class="comment">// confuse some of the machine passes.</span></div>
<div class="line"><a id="l06514" name="l06514"></a><span class="lineno"> 6514</span>      <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a31612a0bf935add36f82065133267d4a">legalizeGenericOperand</a>(*InsertBB, Insert, RC, <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc());</div>
<div class="line"><a id="l06515" name="l06515"></a><span class="lineno"> 6515</span>    }</div>
<div class="line"><a id="l06516" name="l06516"></a><span class="lineno"> 6516</span>  }</div>
<div class="line"><a id="l06517" name="l06517"></a><span class="lineno"> 6517</span> </div>
<div class="line"><a id="l06518" name="l06518"></a><span class="lineno"> 6518</span>  <span class="comment">// REG_SEQUENCE doesn&#39;t really require operand legalization, but if one has a</span></div>
<div class="line"><a id="l06519" name="l06519"></a><span class="lineno"> 6519</span>  <span class="comment">// VGPR dest type and SGPR sources, insert copies so all operands are</span></div>
<div class="line"><a id="l06520" name="l06520"></a><span class="lineno"> 6520</span>  <span class="comment">// VGPRs. This seems to help operand folding / the register coalescer.</span></div>
<div class="line"><a id="l06521" name="l06521"></a><span class="lineno"> 6521</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::REG_SEQUENCE) {</div>
<div class="line"><a id="l06522" name="l06522"></a><span class="lineno"> 6522</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l06523" name="l06523"></a><span class="lineno"> 6523</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">getOpRegClass</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0);</div>
<div class="line"><a id="l06524" name="l06524"></a><span class="lineno"> 6524</span>    <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8cb8776ee5f539fe6391a6d521af25f1">hasVGPRs</a>(DstRC)) {</div>
<div class="line"><a id="l06525" name="l06525"></a><span class="lineno"> 6525</span>      <span class="comment">// Update all the operands so they are VGPR register classes. These may</span></div>
<div class="line"><a id="l06526" name="l06526"></a><span class="lineno"> 6526</span>      <span class="comment">// not be the same register class because REG_SEQUENCE supports mixing</span></div>
<div class="line"><a id="l06527" name="l06527"></a><span class="lineno"> 6527</span>      <span class="comment">// subregister index types e.g. sub0_sub1 + sub2 + sub3</span></div>
<div class="line"><a id="l06528" name="l06528"></a><span class="lineno"> 6528</span>      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> += 2) {</div>
<div class="line"><a id="l06529" name="l06529"></a><span class="lineno"> 6529</span>        <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l06530" name="l06530"></a><span class="lineno"> 6530</span>        <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.isReg() || !<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.getReg().isVirtual())</div>
<div class="line"><a id="l06531" name="l06531"></a><span class="lineno"> 6531</span>          <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l06532" name="l06532"></a><span class="lineno"> 6532</span> </div>
<div class="line"><a id="l06533" name="l06533"></a><span class="lineno"> 6533</span>        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *OpRC = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.getReg());</div>
<div class="line"><a id="l06534" name="l06534"></a><span class="lineno"> 6534</span>        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *VRC = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a>(OpRC);</div>
<div class="line"><a id="l06535" name="l06535"></a><span class="lineno"> 6535</span>        <span class="keywordflow">if</span> (VRC == OpRC)</div>
<div class="line"><a id="l06536" name="l06536"></a><span class="lineno"> 6536</span>          <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l06537" name="l06537"></a><span class="lineno"> 6537</span> </div>
<div class="line"><a id="l06538" name="l06538"></a><span class="lineno"> 6538</span>        <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a31612a0bf935add36f82065133267d4a">legalizeGenericOperand</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, VRC, <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc());</div>
<div class="line"><a id="l06539" name="l06539"></a><span class="lineno"> 6539</span>        <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.setIsKill();</div>
<div class="line"><a id="l06540" name="l06540"></a><span class="lineno"> 6540</span>      }</div>
<div class="line"><a id="l06541" name="l06541"></a><span class="lineno"> 6541</span>    }</div>
<div class="line"><a id="l06542" name="l06542"></a><span class="lineno"> 6542</span> </div>
<div class="line"><a id="l06543" name="l06543"></a><span class="lineno"> 6543</span>    <span class="keywordflow">return</span> CreatedBB;</div>
<div class="line"><a id="l06544" name="l06544"></a><span class="lineno"> 6544</span>  }</div>
<div class="line"><a id="l06545" name="l06545"></a><span class="lineno"> 6545</span> </div>
<div class="line"><a id="l06546" name="l06546"></a><span class="lineno"> 6546</span>  <span class="comment">// Legalize INSERT_SUBREG</span></div>
<div class="line"><a id="l06547" name="l06547"></a><span class="lineno"> 6547</span>  <span class="comment">// src0 must have the same register class as dst</span></div>
<div class="line"><a id="l06548" name="l06548"></a><span class="lineno"> 6548</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::INSERT_SUBREG) {</div>
<div class="line"><a id="l06549" name="l06549"></a><span class="lineno"> 6549</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l06550" name="l06550"></a><span class="lineno"> 6550</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src0 = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l06551" name="l06551"></a><span class="lineno"> 6551</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Dst);</div>
<div class="line"><a id="l06552" name="l06552"></a><span class="lineno"> 6552</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src0RC = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Src0);</div>
<div class="line"><a id="l06553" name="l06553"></a><span class="lineno"> 6553</span>    <span class="keywordflow">if</span> (DstRC != Src0RC) {</div>
<div class="line"><a id="l06554" name="l06554"></a><span class="lineno"> 6554</span>      <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l06555" name="l06555"></a><span class="lineno"> 6555</span>      <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1);</div>
<div class="line"><a id="l06556" name="l06556"></a><span class="lineno"> 6556</span>      <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a31612a0bf935add36f82065133267d4a">legalizeGenericOperand</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DstRC, <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc());</div>
<div class="line"><a id="l06557" name="l06557"></a><span class="lineno"> 6557</span>    }</div>
<div class="line"><a id="l06558" name="l06558"></a><span class="lineno"> 6558</span>    <span class="keywordflow">return</span> CreatedBB;</div>
<div class="line"><a id="l06559" name="l06559"></a><span class="lineno"> 6559</span>  }</div>
<div class="line"><a id="l06560" name="l06560"></a><span class="lineno"> 6560</span> </div>
<div class="line"><a id="l06561" name="l06561"></a><span class="lineno"> 6561</span>  <span class="comment">// Legalize SI_INIT_M0</span></div>
<div class="line"><a id="l06562" name="l06562"></a><span class="lineno"> 6562</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::SI_INIT_M0) {</div>
<div class="line"><a id="l06563" name="l06563"></a><span class="lineno"> 6563</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0);</div>
<div class="line"><a id="l06564" name="l06564"></a><span class="lineno"> 6564</span>    <span class="keywordflow">if</span> (Src.isReg() &amp;&amp; RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2c4185689ad93fedfa57db7bfeb8ddd3">hasVectorRegisters</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Src.getReg())))</div>
<div class="line"><a id="l06565" name="l06565"></a><span class="lineno"> 6565</span>      Src.setReg(<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a46f8aeadd124344d2708f5941a62e1b1">readlaneVGPRToSGPR</a>(Src.getReg(), <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>));</div>
<div class="line"><a id="l06566" name="l06566"></a><span class="lineno"> 6566</span>    <span class="keywordflow">return</span> CreatedBB;</div>
<div class="line"><a id="l06567" name="l06567"></a><span class="lineno"> 6567</span>  }</div>
<div class="line"><a id="l06568" name="l06568"></a><span class="lineno"> 6568</span> </div>
<div class="line"><a id="l06569" name="l06569"></a><span class="lineno"> 6569</span>  <span class="comment">// Legalize S_BITREPLICATE, S_QUADMASK and S_WQM</span></div>
<div class="line"><a id="l06570" name="l06570"></a><span class="lineno"> 6570</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::S_BITREPLICATE_B64_B32 ||</div>
<div class="line"><a id="l06571" name="l06571"></a><span class="lineno"> 6571</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::S_QUADMASK_B32 ||</div>
<div class="line"><a id="l06572" name="l06572"></a><span class="lineno"> 6572</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::S_QUADMASK_B64 ||</div>
<div class="line"><a id="l06573" name="l06573"></a><span class="lineno"> 6573</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::S_WQM_B32 ||</div>
<div class="line"><a id="l06574" name="l06574"></a><span class="lineno"> 6574</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::S_WQM_B64) {</div>
<div class="line"><a id="l06575" name="l06575"></a><span class="lineno"> 6575</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1);</div>
<div class="line"><a id="l06576" name="l06576"></a><span class="lineno"> 6576</span>    <span class="keywordflow">if</span> (Src.isReg() &amp;&amp; RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2c4185689ad93fedfa57db7bfeb8ddd3">hasVectorRegisters</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Src.getReg())))</div>
<div class="line"><a id="l06577" name="l06577"></a><span class="lineno"> 6577</span>      Src.setReg(<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a46f8aeadd124344d2708f5941a62e1b1">readlaneVGPRToSGPR</a>(Src.getReg(), <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>));</div>
<div class="line"><a id="l06578" name="l06578"></a><span class="lineno"> 6578</span>    <span class="keywordflow">return</span> CreatedBB;</div>
<div class="line"><a id="l06579" name="l06579"></a><span class="lineno"> 6579</span>  }</div>
<div class="line"><a id="l06580" name="l06580"></a><span class="lineno"> 6580</span> </div>
<div class="line"><a id="l06581" name="l06581"></a><span class="lineno"> 6581</span>  <span class="comment">// Legalize MIMG/VIMAGE/VSAMPLE and MUBUF/MTBUF for shaders.</span></div>
<div class="line"><a id="l06582" name="l06582"></a><span class="lineno"> 6582</span>  <span class="comment">//</span></div>
<div class="line"><a id="l06583" name="l06583"></a><span class="lineno"> 6583</span>  <span class="comment">// Shaders only generate MUBUF/MTBUF instructions via intrinsics or via</span></div>
<div class="line"><a id="l06584" name="l06584"></a><span class="lineno"> 6584</span>  <span class="comment">// scratch memory access. In both cases, the legalization never involves</span></div>
<div class="line"><a id="l06585" name="l06585"></a><span class="lineno"> 6585</span>  <span class="comment">// conversion to the addr64 form.</span></div>
<div class="line"><a id="l06586" name="l06586"></a><span class="lineno"> 6586</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a7cffecf3a0aef3f0140d36560a2959d9">isImage</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) || (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af9f05d3701d61f10054f263eec92da45">AMDGPU::isGraphics</a>(MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>().<a class="code hl_function" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>()) &amp;&amp;</div>
<div class="line"><a id="l06587" name="l06587"></a><span class="lineno"> 6587</span>                      (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) || <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">isMTBUF</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)))) {</div>
<div class="line"><a id="l06588" name="l06588"></a><span class="lineno"> 6588</span>    <span class="keywordtype">int</span> RSrcOpName = (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a5aa81dfde6b9b4ae42959839cd84cd63">isVIMAGE</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) || <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a6bda023e350bc4b64cf3eaf60ad17a93">isVSAMPLE</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) ? AMDGPU::OpName::rsrc</div>
<div class="line"><a id="l06589" name="l06589"></a><span class="lineno"> 6589</span>                                                     : AMDGPU::OpName::srsrc;</div>
<div class="line"><a id="l06590" name="l06590"></a><span class="lineno"> 6590</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *SRsrc = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, RSrcOpName);</div>
<div class="line"><a id="l06591" name="l06591"></a><span class="lineno"> 6591</span>    <span class="keywordflow">if</span> (SRsrc &amp;&amp; !RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(SRsrc-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())))</div>
<div class="line"><a id="l06592" name="l06592"></a><span class="lineno"> 6592</span>      CreatedBB = <a class="code hl_function" href="SIInstrInfo_8cpp.html#af14ddf696e10f25864072cc0dc2e0161">loadMBUFScalarOperandsFromVGPR</a>(*<span class="keyword">this</span>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, {SRsrc}, MDT);</div>
<div class="line"><a id="l06593" name="l06593"></a><span class="lineno"> 6593</span> </div>
<div class="line"><a id="l06594" name="l06594"></a><span class="lineno"> 6594</span>    <span class="keywordtype">int</span> SampOpName = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">isMIMG</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) ? AMDGPU::OpName::ssamp : AMDGPU::OpName::samp;</div>
<div class="line"><a id="l06595" name="l06595"></a><span class="lineno"> 6595</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *SSamp = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, SampOpName);</div>
<div class="line"><a id="l06596" name="l06596"></a><span class="lineno"> 6596</span>    <span class="keywordflow">if</span> (SSamp &amp;&amp; !RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(SSamp-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())))</div>
<div class="line"><a id="l06597" name="l06597"></a><span class="lineno"> 6597</span>      CreatedBB = <a class="code hl_function" href="SIInstrInfo_8cpp.html#af14ddf696e10f25864072cc0dc2e0161">loadMBUFScalarOperandsFromVGPR</a>(*<span class="keyword">this</span>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, {SSamp}, MDT);</div>
<div class="line"><a id="l06598" name="l06598"></a><span class="lineno"> 6598</span> </div>
<div class="line"><a id="l06599" name="l06599"></a><span class="lineno"> 6599</span>    <span class="keywordflow">return</span> CreatedBB;</div>
<div class="line"><a id="l06600" name="l06600"></a><span class="lineno"> 6600</span>  }</div>
<div class="line"><a id="l06601" name="l06601"></a><span class="lineno"> 6601</span> </div>
<div class="line"><a id="l06602" name="l06602"></a><span class="lineno"> 6602</span>  <span class="comment">// Legalize SI_CALL</span></div>
<div class="line"><a id="l06603" name="l06603"></a><span class="lineno"> 6603</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::SI_CALL_ISEL) {</div>
<div class="line"><a id="l06604" name="l06604"></a><span class="lineno"> 6604</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Dest = &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0);</div>
<div class="line"><a id="l06605" name="l06605"></a><span class="lineno"> 6605</span>    <span class="keywordflow">if</span> (!RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Dest-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))) {</div>
<div class="line"><a id="l06606" name="l06606"></a><span class="lineno"> 6606</span>      <span class="comment">// Move everything between ADJCALLSTACKUP and ADJCALLSTACKDOWN and</span></div>
<div class="line"><a id="l06607" name="l06607"></a><span class="lineno"> 6607</span>      <span class="comment">// following copies, we also need to move copies from and to physical</span></div>
<div class="line"><a id="l06608" name="l06608"></a><span class="lineno"> 6608</span>      <span class="comment">// registers into the loop block.</span></div>
<div class="line"><a id="l06609" name="l06609"></a><span class="lineno"> 6609</span>      <span class="keywordtype">unsigned</span> FrameSetupOpcode = getCallFrameSetupOpcode();</div>
<div class="line"><a id="l06610" name="l06610"></a><span class="lineno"> 6610</span>      <span class="keywordtype">unsigned</span> FrameDestroyOpcode = getCallFrameDestroyOpcode();</div>
<div class="line"><a id="l06611" name="l06611"></a><span class="lineno"> 6611</span> </div>
<div class="line"><a id="l06612" name="l06612"></a><span class="lineno"> 6612</span>      <span class="comment">// Also move the copies to physical registers into the loop block</span></div>
<div class="line"><a id="l06613" name="l06613"></a><span class="lineno"> 6613</span>      <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l06614" name="l06614"></a><span class="lineno"> 6614</span>      <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Start(&amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l06615" name="l06615"></a><span class="lineno"> 6615</span>      <span class="keywordflow">while</span> (Start-&gt;getOpcode() != FrameSetupOpcode)</div>
<div class="line"><a id="l06616" name="l06616"></a><span class="lineno"> 6616</span>        --Start;</div>
<div class="line"><a id="l06617" name="l06617"></a><span class="lineno"> 6617</span>      <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="ELF__riscv_8cpp.html#a05aadf017203fee13f4ac1ce8024be0c">End</a>(&amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l06618" name="l06618"></a><span class="lineno"> 6618</span>      <span class="keywordflow">while</span> (<a class="code hl_variable" href="ELF__riscv_8cpp.html#a05aadf017203fee13f4ac1ce8024be0c">End</a>-&gt;getOpcode() != FrameDestroyOpcode)</div>
<div class="line"><a id="l06619" name="l06619"></a><span class="lineno"> 6619</span>        ++<a class="code hl_variable" href="ELF__riscv_8cpp.html#a05aadf017203fee13f4ac1ce8024be0c">End</a>;</div>
<div class="line"><a id="l06620" name="l06620"></a><span class="lineno"> 6620</span>      <span class="comment">// Also include following copies of the return value</span></div>
<div class="line"><a id="l06621" name="l06621"></a><span class="lineno"> 6621</span>      ++<a class="code hl_variable" href="ELF__riscv_8cpp.html#a05aadf017203fee13f4ac1ce8024be0c">End</a>;</div>
<div class="line"><a id="l06622" name="l06622"></a><span class="lineno"> 6622</span>      <span class="keywordflow">while</span> (<a class="code hl_variable" href="ELF__riscv_8cpp.html#a05aadf017203fee13f4ac1ce8024be0c">End</a> != <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>() &amp;&amp; <a class="code hl_variable" href="ELF__riscv_8cpp.html#a05aadf017203fee13f4ac1ce8024be0c">End</a>-&gt;isCopy() &amp;&amp; <a class="code hl_variable" href="ELF__riscv_8cpp.html#a05aadf017203fee13f4ac1ce8024be0c">End</a>-&gt;getOperand(1).isReg() &amp;&amp;</div>
<div class="line"><a id="l06623" name="l06623"></a><span class="lineno"> 6623</span>             <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.definesRegister(<a class="code hl_variable" href="ELF__riscv_8cpp.html#a05aadf017203fee13f4ac1ce8024be0c">End</a>-&gt;getOperand(1).getReg()))</div>
<div class="line"><a id="l06624" name="l06624"></a><span class="lineno"> 6624</span>        ++<a class="code hl_variable" href="ELF__riscv_8cpp.html#a05aadf017203fee13f4ac1ce8024be0c">End</a>;</div>
<div class="line"><a id="l06625" name="l06625"></a><span class="lineno"> 6625</span>      CreatedBB =</div>
<div class="line"><a id="l06626" name="l06626"></a><span class="lineno"> 6626</span>          <a class="code hl_function" href="SIInstrInfo_8cpp.html#af14ddf696e10f25864072cc0dc2e0161">loadMBUFScalarOperandsFromVGPR</a>(*<span class="keyword">this</span>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, {Dest}, MDT, Start, <a class="code hl_variable" href="ELF__riscv_8cpp.html#a05aadf017203fee13f4ac1ce8024be0c">End</a>);</div>
<div class="line"><a id="l06627" name="l06627"></a><span class="lineno"> 6627</span>    }</div>
<div class="line"><a id="l06628" name="l06628"></a><span class="lineno"> 6628</span>  }</div>
<div class="line"><a id="l06629" name="l06629"></a><span class="lineno"> 6629</span> </div>
<div class="line"><a id="l06630" name="l06630"></a><span class="lineno"> 6630</span>  <span class="comment">// Legalize s_sleep_var.</span></div>
<div class="line"><a id="l06631" name="l06631"></a><span class="lineno"> 6631</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::S_SLEEP_VAR) {</div>
<div class="line"><a id="l06632" name="l06632"></a><span class="lineno"> 6632</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l06633" name="l06633"></a><span class="lineno"> 6633</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32_XM0RegClass);</div>
<div class="line"><a id="l06634" name="l06634"></a><span class="lineno"> 6634</span>    <span class="keywordtype">int</span> Src0Idx =</div>
<div class="line"><a id="l06635" name="l06635"></a><span class="lineno"> 6635</span>        <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::src0);</div>
<div class="line"><a id="l06636" name="l06636"></a><span class="lineno"> 6636</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Src0Idx);</div>
<div class="line"><a id="l06637" name="l06637"></a><span class="lineno"> 6637</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent(), <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_READFIRSTLANE_B32), Reg)</div>
<div class="line"><a id="l06638" name="l06638"></a><span class="lineno"> 6638</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src0);</div>
<div class="line"><a id="l06639" name="l06639"></a><span class="lineno"> 6639</span>    Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(Reg, <span class="keyword">false</span>);</div>
<div class="line"><a id="l06640" name="l06640"></a><span class="lineno"> 6640</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l06641" name="l06641"></a><span class="lineno"> 6641</span>  }</div>
<div class="line"><a id="l06642" name="l06642"></a><span class="lineno"> 6642</span> </div>
<div class="line"><a id="l06643" name="l06643"></a><span class="lineno"> 6643</span>  <span class="comment">// Legalize MUBUF instructions.</span></div>
<div class="line"><a id="l06644" name="l06644"></a><span class="lineno"> 6644</span>  <span class="keywordtype">bool</span> isSoffsetLegal = <span class="keyword">true</span>;</div>
<div class="line"><a id="l06645" name="l06645"></a><span class="lineno"> 6645</span>  <span class="keywordtype">int</span> SoffsetIdx =</div>
<div class="line"><a id="l06646" name="l06646"></a><span class="lineno"> 6646</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::soffset);</div>
<div class="line"><a id="l06647" name="l06647"></a><span class="lineno"> 6647</span>  <span class="keywordflow">if</span> (SoffsetIdx != -1) {</div>
<div class="line"><a id="l06648" name="l06648"></a><span class="lineno"> 6648</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Soffset = &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(SoffsetIdx);</div>
<div class="line"><a id="l06649" name="l06649"></a><span class="lineno"> 6649</span>    <span class="keywordflow">if</span> (Soffset-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Soffset-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>().<a class="code hl_function" href="classllvm_1_1Register.html#ab203bbcbc320180b1da9e9a92ee0c784">isVirtual</a>() &amp;&amp;</div>
<div class="line"><a id="l06650" name="l06650"></a><span class="lineno"> 6650</span>        !RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Soffset-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))) {</div>
<div class="line"><a id="l06651" name="l06651"></a><span class="lineno"> 6651</span>      isSoffsetLegal = <span class="keyword">false</span>;</div>
<div class="line"><a id="l06652" name="l06652"></a><span class="lineno"> 6652</span>    }</div>
<div class="line"><a id="l06653" name="l06653"></a><span class="lineno"> 6653</span>  }</div>
<div class="line"><a id="l06654" name="l06654"></a><span class="lineno"> 6654</span> </div>
<div class="line"><a id="l06655" name="l06655"></a><span class="lineno"> 6655</span>  <span class="keywordtype">bool</span> isRsrcLegal = <span class="keyword">true</span>;</div>
<div class="line"><a id="l06656" name="l06656"></a><span class="lineno"> 6656</span>  <span class="keywordtype">int</span> RsrcIdx =</div>
<div class="line"><a id="l06657" name="l06657"></a><span class="lineno"> 6657</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::srsrc);</div>
<div class="line"><a id="l06658" name="l06658"></a><span class="lineno"> 6658</span>  <span class="keywordflow">if</span> (RsrcIdx != -1) {</div>
<div class="line"><a id="l06659" name="l06659"></a><span class="lineno"> 6659</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Rsrc = &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(RsrcIdx);</div>
<div class="line"><a id="l06660" name="l06660"></a><span class="lineno"> 6660</span>    <span class="keywordflow">if</span> (Rsrc-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; !RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Rsrc-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))) {</div>
<div class="line"><a id="l06661" name="l06661"></a><span class="lineno"> 6661</span>      isRsrcLegal = <span class="keyword">false</span>;</div>
<div class="line"><a id="l06662" name="l06662"></a><span class="lineno"> 6662</span>    }</div>
<div class="line"><a id="l06663" name="l06663"></a><span class="lineno"> 6663</span>  }</div>
<div class="line"><a id="l06664" name="l06664"></a><span class="lineno"> 6664</span> </div>
<div class="line"><a id="l06665" name="l06665"></a><span class="lineno"> 6665</span>  <span class="comment">// The operands are legal.</span></div>
<div class="line"><a id="l06666" name="l06666"></a><span class="lineno"> 6666</span>  <span class="keywordflow">if</span> (isRsrcLegal &amp;&amp; isSoffsetLegal)</div>
<div class="line"><a id="l06667" name="l06667"></a><span class="lineno"> 6667</span>    <span class="keywordflow">return</span> CreatedBB;</div>
<div class="line"><a id="l06668" name="l06668"></a><span class="lineno"> 6668</span> </div>
<div class="line"><a id="l06669" name="l06669"></a><span class="lineno"> 6669</span>  <span class="keywordflow">if</span> (!isRsrcLegal) {</div>
<div class="line"><a id="l06670" name="l06670"></a><span class="lineno"> 6670</span>    <span class="comment">// Legalize a VGPR Rsrc</span></div>
<div class="line"><a id="l06671" name="l06671"></a><span class="lineno"> 6671</span>    <span class="comment">//</span></div>
<div class="line"><a id="l06672" name="l06672"></a><span class="lineno"> 6672</span>    <span class="comment">// If the instruction is _ADDR64, we can avoid a waterfall by extracting</span></div>
<div class="line"><a id="l06673" name="l06673"></a><span class="lineno"> 6673</span>    <span class="comment">// the base pointer from the VGPR Rsrc, adding it to the VAddr, then using</span></div>
<div class="line"><a id="l06674" name="l06674"></a><span class="lineno"> 6674</span>    <span class="comment">// a zero-value SRsrc.</span></div>
<div class="line"><a id="l06675" name="l06675"></a><span class="lineno"> 6675</span>    <span class="comment">//</span></div>
<div class="line"><a id="l06676" name="l06676"></a><span class="lineno"> 6676</span>    <span class="comment">// If the instruction is _OFFSET (both idxen and offen disabled), and we</span></div>
<div class="line"><a id="l06677" name="l06677"></a><span class="lineno"> 6677</span>    <span class="comment">// support ADDR64 instructions, we can convert to ADDR64 and do the same as</span></div>
<div class="line"><a id="l06678" name="l06678"></a><span class="lineno"> 6678</span>    <span class="comment">// above.</span></div>
<div class="line"><a id="l06679" name="l06679"></a><span class="lineno"> 6679</span>    <span class="comment">//</span></div>
<div class="line"><a id="l06680" name="l06680"></a><span class="lineno"> 6680</span>    <span class="comment">// Otherwise we are on non-ADDR64 hardware, and/or we have</span></div>
<div class="line"><a id="l06681" name="l06681"></a><span class="lineno"> 6681</span>    <span class="comment">// idxen/offen/bothen and we fall back to a waterfall loop.</span></div>
<div class="line"><a id="l06682" name="l06682"></a><span class="lineno"> 6682</span> </div>
<div class="line"><a id="l06683" name="l06683"></a><span class="lineno"> 6683</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Rsrc = &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(RsrcIdx);</div>
<div class="line"><a id="l06684" name="l06684"></a><span class="lineno"> 6684</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l06685" name="l06685"></a><span class="lineno"> 6685</span> </div>
<div class="line"><a id="l06686" name="l06686"></a><span class="lineno"> 6686</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *VAddr = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::vaddr);</div>
<div class="line"><a id="l06687" name="l06687"></a><span class="lineno"> 6687</span>    <span class="keywordflow">if</span> (VAddr &amp;&amp; <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af7672ecd68ad0182beb360a4453b51ba">AMDGPU::getIfAddr64Inst</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) != -1) {</div>
<div class="line"><a id="l06688" name="l06688"></a><span class="lineno"> 6688</span>      <span class="comment">// This is already an ADDR64 instruction so we need to add the pointer</span></div>
<div class="line"><a id="l06689" name="l06689"></a><span class="lineno"> 6689</span>      <span class="comment">// extracted from the resource descriptor to the current value of VAddr.</span></div>
<div class="line"><a id="l06690" name="l06690"></a><span class="lineno"> 6690</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewVAddrLo = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l06691" name="l06691"></a><span class="lineno"> 6691</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewVAddrHi = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l06692" name="l06692"></a><span class="lineno"> 6692</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewVAddr = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VReg_64RegClass);</div>
<div class="line"><a id="l06693" name="l06693"></a><span class="lineno"> 6693</span> </div>
<div class="line"><a id="l06694" name="l06694"></a><span class="lineno"> 6694</span>      <span class="keyword">const</span> <span class="keyword">auto</span> *BoolXExecRC = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">getRegClass</a>(AMDGPU::SReg_1_XEXECRegClassID);</div>
<div class="line"><a id="l06695" name="l06695"></a><span class="lineno"> 6695</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CondReg0 = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(BoolXExecRC);</div>
<div class="line"><a id="l06696" name="l06696"></a><span class="lineno"> 6696</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CondReg1 = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(BoolXExecRC);</div>
<div class="line"><a id="l06697" name="l06697"></a><span class="lineno"> 6697</span> </div>
<div class="line"><a id="l06698" name="l06698"></a><span class="lineno"> 6698</span>      <span class="keywordtype">unsigned</span> RsrcPtr, NewSRsrc;</div>
<div class="line"><a id="l06699" name="l06699"></a><span class="lineno"> 6699</span>      std::tie(RsrcPtr, NewSRsrc) = <a class="code hl_function" href="SIInstrInfo_8cpp.html#a2586ad27c00166b367fe4d171be2bfaf">extractRsrcPtr</a>(*<span class="keyword">this</span>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *Rsrc);</div>
<div class="line"><a id="l06700" name="l06700"></a><span class="lineno"> 6700</span> </div>
<div class="line"><a id="l06701" name="l06701"></a><span class="lineno"> 6701</span>      <span class="comment">// NewVaddrLo = RsrcPtr:sub0 + VAddr:sub0</span></div>
<div class="line"><a id="l06702" name="l06702"></a><span class="lineno"> 6702</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l06703" name="l06703"></a><span class="lineno"> 6703</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_ADD_CO_U32_e64), NewVAddrLo)</div>
<div class="line"><a id="l06704" name="l06704"></a><span class="lineno"> 6704</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#af584d2eb0342e655d6ec597c0f7958db">addDef</a>(CondReg0)</div>
<div class="line"><a id="l06705" name="l06705"></a><span class="lineno"> 6705</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(RsrcPtr, 0, AMDGPU::sub0)</div>
<div class="line"><a id="l06706" name="l06706"></a><span class="lineno"> 6706</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(VAddr-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 0, AMDGPU::sub0)</div>
<div class="line"><a id="l06707" name="l06707"></a><span class="lineno"> 6707</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l06708" name="l06708"></a><span class="lineno"> 6708</span> </div>
<div class="line"><a id="l06709" name="l06709"></a><span class="lineno"> 6709</span>      <span class="comment">// NewVaddrHi = RsrcPtr:sub1 + VAddr:sub1</span></div>
<div class="line"><a id="l06710" name="l06710"></a><span class="lineno"> 6710</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_ADDC_U32_e64), NewVAddrHi)</div>
<div class="line"><a id="l06711" name="l06711"></a><span class="lineno"> 6711</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#af584d2eb0342e655d6ec597c0f7958db">addDef</a>(CondReg1, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a2fee1a7db4e84247a193a9af1f907013">RegState::Dead</a>)</div>
<div class="line"><a id="l06712" name="l06712"></a><span class="lineno"> 6712</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(RsrcPtr, 0, AMDGPU::sub1)</div>
<div class="line"><a id="l06713" name="l06713"></a><span class="lineno"> 6713</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(VAddr-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 0, AMDGPU::sub1)</div>
<div class="line"><a id="l06714" name="l06714"></a><span class="lineno"> 6714</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(CondReg0, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a id="l06715" name="l06715"></a><span class="lineno"> 6715</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l06716" name="l06716"></a><span class="lineno"> 6716</span> </div>
<div class="line"><a id="l06717" name="l06717"></a><span class="lineno"> 6717</span>      <span class="comment">// NewVaddr = {NewVaddrHi, NewVaddrLo}</span></div>
<div class="line"><a id="l06718" name="l06718"></a><span class="lineno"> 6718</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc(), <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::REG_SEQUENCE), NewVAddr)</div>
<div class="line"><a id="l06719" name="l06719"></a><span class="lineno"> 6719</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(NewVAddrLo)</div>
<div class="line"><a id="l06720" name="l06720"></a><span class="lineno"> 6720</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a id="l06721" name="l06721"></a><span class="lineno"> 6721</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(NewVAddrHi)</div>
<div class="line"><a id="l06722" name="l06722"></a><span class="lineno"> 6722</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub1);</div>
<div class="line"><a id="l06723" name="l06723"></a><span class="lineno"> 6723</span> </div>
<div class="line"><a id="l06724" name="l06724"></a><span class="lineno"> 6724</span>      VAddr-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(NewVAddr);</div>
<div class="line"><a id="l06725" name="l06725"></a><span class="lineno"> 6725</span>      Rsrc-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(NewSRsrc);</div>
<div class="line"><a id="l06726" name="l06726"></a><span class="lineno"> 6726</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!VAddr &amp;&amp; ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ad773dab02c945afb0bc889ebd67649c0">hasAddr64</a>()) {</div>
<div class="line"><a id="l06727" name="l06727"></a><span class="lineno"> 6727</span>      <span class="comment">// This instructions is the _OFFSET variant, so we need to convert it to</span></div>
<div class="line"><a id="l06728" name="l06728"></a><span class="lineno"> 6728</span>      <span class="comment">// ADDR64.</span></div>
<div class="line"><a id="l06729" name="l06729"></a><span class="lineno"> 6729</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &lt; <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">AMDGPUSubtarget::VOLCANIC_ISLANDS</a> &amp;&amp;</div>
<div class="line"><a id="l06730" name="l06730"></a><span class="lineno"> 6730</span>             <span class="stringliteral">&quot;FIXME: Need to emit flat atomics here&quot;</span>);</div>
<div class="line"><a id="l06731" name="l06731"></a><span class="lineno"> 6731</span> </div>
<div class="line"><a id="l06732" name="l06732"></a><span class="lineno"> 6732</span>      <span class="keywordtype">unsigned</span> RsrcPtr, NewSRsrc;</div>
<div class="line"><a id="l06733" name="l06733"></a><span class="lineno"> 6733</span>      std::tie(RsrcPtr, NewSRsrc) = <a class="code hl_function" href="SIInstrInfo_8cpp.html#a2586ad27c00166b367fe4d171be2bfaf">extractRsrcPtr</a>(*<span class="keyword">this</span>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *Rsrc);</div>
<div class="line"><a id="l06734" name="l06734"></a><span class="lineno"> 6734</span> </div>
<div class="line"><a id="l06735" name="l06735"></a><span class="lineno"> 6735</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewVAddr = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VReg_64RegClass);</div>
<div class="line"><a id="l06736" name="l06736"></a><span class="lineno"> 6736</span>      <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *VData = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::vdata);</div>
<div class="line"><a id="l06737" name="l06737"></a><span class="lineno"> 6737</span>      <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::offset);</div>
<div class="line"><a id="l06738" name="l06738"></a><span class="lineno"> 6738</span>      <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *SOffset = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::soffset);</div>
<div class="line"><a id="l06739" name="l06739"></a><span class="lineno"> 6739</span>      <span class="keywordtype">unsigned</span> Addr64Opcode = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a5eb95c1fe12d25bcfe6d3b63f6148605">AMDGPU::getAddr64Inst</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a id="l06740" name="l06740"></a><span class="lineno"> 6740</span> </div>
<div class="line"><a id="l06741" name="l06741"></a><span class="lineno"> 6741</span>      <span class="comment">// Atomics with return have an additional tied operand and are</span></div>
<div class="line"><a id="l06742" name="l06742"></a><span class="lineno"> 6742</span>      <span class="comment">// missing some of the special bits.</span></div>
<div class="line"><a id="l06743" name="l06743"></a><span class="lineno"> 6743</span>      <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *VDataIn = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::vdata_in);</div>
<div class="line"><a id="l06744" name="l06744"></a><span class="lineno"> 6744</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Addr64;</div>
<div class="line"><a id="l06745" name="l06745"></a><span class="lineno"> 6745</span> </div>
<div class="line"><a id="l06746" name="l06746"></a><span class="lineno"> 6746</span>      <span class="keywordflow">if</span> (!VDataIn) {</div>
<div class="line"><a id="l06747" name="l06747"></a><span class="lineno"> 6747</span>        <span class="comment">// Regular buffer load / store.</span></div>
<div class="line"><a id="l06748" name="l06748"></a><span class="lineno"> 6748</span>        <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div>
<div class="line"><a id="l06749" name="l06749"></a><span class="lineno"> 6749</span>            <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc(), <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Addr64Opcode))</div>
<div class="line"><a id="l06750" name="l06750"></a><span class="lineno"> 6750</span>                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*VData)</div>
<div class="line"><a id="l06751" name="l06751"></a><span class="lineno"> 6751</span>                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(NewVAddr)</div>
<div class="line"><a id="l06752" name="l06752"></a><span class="lineno"> 6752</span>                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(NewSRsrc)</div>
<div class="line"><a id="l06753" name="l06753"></a><span class="lineno"> 6753</span>                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*SOffset)</div>
<div class="line"><a id="l06754" name="l06754"></a><span class="lineno"> 6754</span>                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a id="l06755" name="l06755"></a><span class="lineno"> 6755</span> </div>
<div class="line"><a id="l06756" name="l06756"></a><span class="lineno"> 6756</span>        <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *CPol =</div>
<div class="line"><a id="l06757" name="l06757"></a><span class="lineno"> 6757</span>                <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::cpol)) {</div>
<div class="line"><a id="l06758" name="l06758"></a><span class="lineno"> 6758</span>          MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(CPol-&gt;getImm());</div>
<div class="line"><a id="l06759" name="l06759"></a><span class="lineno"> 6759</span>        }</div>
<div class="line"><a id="l06760" name="l06760"></a><span class="lineno"> 6760</span> </div>
<div class="line"><a id="l06761" name="l06761"></a><span class="lineno"> 6761</span>        <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *TFE =</div>
<div class="line"><a id="l06762" name="l06762"></a><span class="lineno"> 6762</span>                <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::tfe)) {</div>
<div class="line"><a id="l06763" name="l06763"></a><span class="lineno"> 6763</span>          MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(TFE-&gt;getImm());</div>
<div class="line"><a id="l06764" name="l06764"></a><span class="lineno"> 6764</span>        }</div>
<div class="line"><a id="l06765" name="l06765"></a><span class="lineno"> 6765</span> </div>
<div class="line"><a id="l06766" name="l06766"></a><span class="lineno"> 6766</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a2594ff53aaaa639014fafa681a4046ba">getNamedImmOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::swz));</div>
<div class="line"><a id="l06767" name="l06767"></a><span class="lineno"> 6767</span> </div>
<div class="line"><a id="l06768" name="l06768"></a><span class="lineno"> 6768</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad84ebe08bb098cd283e922fd186f77e9">cloneMemRefs</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l06769" name="l06769"></a><span class="lineno"> 6769</span>        Addr64 = MIB;</div>
<div class="line"><a id="l06770" name="l06770"></a><span class="lineno"> 6770</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l06771" name="l06771"></a><span class="lineno"> 6771</span>        <span class="comment">// Atomics with return.</span></div>
<div class="line"><a id="l06772" name="l06772"></a><span class="lineno"> 6772</span>        Addr64 = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc(), <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Addr64Opcode))</div>
<div class="line"><a id="l06773" name="l06773"></a><span class="lineno"> 6773</span>                     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*VData)</div>
<div class="line"><a id="l06774" name="l06774"></a><span class="lineno"> 6774</span>                     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*VDataIn)</div>
<div class="line"><a id="l06775" name="l06775"></a><span class="lineno"> 6775</span>                     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(NewVAddr)</div>
<div class="line"><a id="l06776" name="l06776"></a><span class="lineno"> 6776</span>                     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(NewSRsrc)</div>
<div class="line"><a id="l06777" name="l06777"></a><span class="lineno"> 6777</span>                     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*SOffset)</div>
<div class="line"><a id="l06778" name="l06778"></a><span class="lineno"> 6778</span>                     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>)</div>
<div class="line"><a id="l06779" name="l06779"></a><span class="lineno"> 6779</span>                     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a2594ff53aaaa639014fafa681a4046ba">getNamedImmOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::cpol))</div>
<div class="line"><a id="l06780" name="l06780"></a><span class="lineno"> 6780</span>                     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad84ebe08bb098cd283e922fd186f77e9">cloneMemRefs</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l06781" name="l06781"></a><span class="lineno"> 6781</span>      }</div>
<div class="line"><a id="l06782" name="l06782"></a><span class="lineno"> 6782</span> </div>
<div class="line"><a id="l06783" name="l06783"></a><span class="lineno"> 6783</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.removeFromParent();</div>
<div class="line"><a id="l06784" name="l06784"></a><span class="lineno"> 6784</span> </div>
<div class="line"><a id="l06785" name="l06785"></a><span class="lineno"> 6785</span>      <span class="comment">// NewVaddr = {NewVaddrHi, NewVaddrLo}</span></div>
<div class="line"><a id="l06786" name="l06786"></a><span class="lineno"> 6786</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Addr64, Addr64-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>(), <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::REG_SEQUENCE),</div>
<div class="line"><a id="l06787" name="l06787"></a><span class="lineno"> 6787</span>              NewVAddr)</div>
<div class="line"><a id="l06788" name="l06788"></a><span class="lineno"> 6788</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(RsrcPtr, 0, AMDGPU::sub0)</div>
<div class="line"><a id="l06789" name="l06789"></a><span class="lineno"> 6789</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a id="l06790" name="l06790"></a><span class="lineno"> 6790</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(RsrcPtr, 0, AMDGPU::sub1)</div>
<div class="line"><a id="l06791" name="l06791"></a><span class="lineno"> 6791</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub1);</div>
<div class="line"><a id="l06792" name="l06792"></a><span class="lineno"> 6792</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l06793" name="l06793"></a><span class="lineno"> 6793</span>      <span class="comment">// Legalize a VGPR Rsrc and soffset together.</span></div>
<div class="line"><a id="l06794" name="l06794"></a><span class="lineno"> 6794</span>      <span class="keywordflow">if</span> (!isSoffsetLegal) {</div>
<div class="line"><a id="l06795" name="l06795"></a><span class="lineno"> 6795</span>        <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Soffset = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::soffset);</div>
<div class="line"><a id="l06796" name="l06796"></a><span class="lineno"> 6796</span>        CreatedBB =</div>
<div class="line"><a id="l06797" name="l06797"></a><span class="lineno"> 6797</span>            <a class="code hl_function" href="SIInstrInfo_8cpp.html#af14ddf696e10f25864072cc0dc2e0161">loadMBUFScalarOperandsFromVGPR</a>(*<span class="keyword">this</span>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, {Rsrc, Soffset}, MDT);</div>
<div class="line"><a id="l06798" name="l06798"></a><span class="lineno"> 6798</span>        <span class="keywordflow">return</span> CreatedBB;</div>
<div class="line"><a id="l06799" name="l06799"></a><span class="lineno"> 6799</span>      }</div>
<div class="line"><a id="l06800" name="l06800"></a><span class="lineno"> 6800</span>      CreatedBB = <a class="code hl_function" href="SIInstrInfo_8cpp.html#af14ddf696e10f25864072cc0dc2e0161">loadMBUFScalarOperandsFromVGPR</a>(*<span class="keyword">this</span>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, {Rsrc}, MDT);</div>
<div class="line"><a id="l06801" name="l06801"></a><span class="lineno"> 6801</span>      <span class="keywordflow">return</span> CreatedBB;</div>
<div class="line"><a id="l06802" name="l06802"></a><span class="lineno"> 6802</span>    }</div>
<div class="line"><a id="l06803" name="l06803"></a><span class="lineno"> 6803</span>  }</div>
<div class="line"><a id="l06804" name="l06804"></a><span class="lineno"> 6804</span> </div>
<div class="line"><a id="l06805" name="l06805"></a><span class="lineno"> 6805</span>  <span class="comment">// Legalize a VGPR soffset.</span></div>
<div class="line"><a id="l06806" name="l06806"></a><span class="lineno"> 6806</span>  <span class="keywordflow">if</span> (!isSoffsetLegal) {</div>
<div class="line"><a id="l06807" name="l06807"></a><span class="lineno"> 6807</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Soffset = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::soffset);</div>
<div class="line"><a id="l06808" name="l06808"></a><span class="lineno"> 6808</span>    CreatedBB = <a class="code hl_function" href="SIInstrInfo_8cpp.html#af14ddf696e10f25864072cc0dc2e0161">loadMBUFScalarOperandsFromVGPR</a>(*<span class="keyword">this</span>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, {Soffset}, MDT);</div>
<div class="line"><a id="l06809" name="l06809"></a><span class="lineno"> 6809</span>    <span class="keywordflow">return</span> CreatedBB;</div>
<div class="line"><a id="l06810" name="l06810"></a><span class="lineno"> 6810</span>  }</div>
<div class="line"><a id="l06811" name="l06811"></a><span class="lineno"> 6811</span>  <span class="keywordflow">return</span> CreatedBB;</div>
<div class="line"><a id="l06812" name="l06812"></a><span class="lineno"> 6812</span>}</div>
<div class="line"><a id="l06813" name="l06813"></a><span class="lineno"> 6813</span> </div>
<div class="line"><a id="l06814" name="l06814"></a><span class="lineno"><a class="line" href="structllvm_1_1SIInstrWorklist.html#aed7def507592d4f53c51d552144531c5"> 6814</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1SIInstrWorklist.html#aed7def507592d4f53c51d552144531c5">SIInstrWorklist::insert</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l06815" name="l06815"></a><span class="lineno"> 6815</span>  InstrList.insert(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l06816" name="l06816"></a><span class="lineno"> 6816</span>  <span class="comment">// Add MBUF instructiosn to deferred list.</span></div>
<div class="line"><a id="l06817" name="l06817"></a><span class="lineno"> 6817</span>  <span class="keywordtype">int</span> RsrcIdx =</div>
<div class="line"><a id="l06818" name="l06818"></a><span class="lineno"> 6818</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode(), AMDGPU::OpName::srsrc);</div>
<div class="line"><a id="l06819" name="l06819"></a><span class="lineno"> 6819</span>  <span class="keywordflow">if</span> (RsrcIdx != -1) {</div>
<div class="line"><a id="l06820" name="l06820"></a><span class="lineno"> 6820</span>    DeferredList.insert(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l06821" name="l06821"></a><span class="lineno"> 6821</span>  }</div>
<div class="line"><a id="l06822" name="l06822"></a><span class="lineno"> 6822</span>}</div>
<div class="line"><a id="l06823" name="l06823"></a><span class="lineno"> 6823</span> </div>
<div class="line"><a id="l06824" name="l06824"></a><span class="lineno"><a class="line" href="structllvm_1_1SIInstrWorklist.html#a6b8ec06b7f4c404f9c7629468073ef61"> 6824</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1SIInstrWorklist.html#a6b8ec06b7f4c404f9c7629468073ef61">SIInstrWorklist::isDeferred</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l06825" name="l06825"></a><span class="lineno"> 6825</span>  <span class="keywordflow">return</span> DeferredList.contains(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l06826" name="l06826"></a><span class="lineno"> 6826</span>}</div>
<div class="line"><a id="l06827" name="l06827"></a><span class="lineno"> 6827</span> </div>
<div class="line"><a id="l06828" name="l06828"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a1be82aaa744c6cf1f72570ea7d421cc3"> 6828</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a1be82aaa744c6cf1f72570ea7d421cc3">SIInstrInfo::moveToVALU</a>(<a class="code hl_struct" href="structllvm_1_1SIInstrWorklist.html">SIInstrWorklist</a> &amp;Worklist,</div>
<div class="line"><a id="l06829" name="l06829"></a><span class="lineno"> 6829</span>                             <a class="code hl_class" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06830" name="l06830"></a><span class="lineno"> 6830</span> </div>
<div class="line"><a id="l06831" name="l06831"></a><span class="lineno"> 6831</span>  <span class="keywordflow">while</span> (!Worklist.<a class="code hl_function" href="structllvm_1_1SIInstrWorklist.html#a0d90003509aad438a4fac7978bb3b306">empty</a>()) {</div>
<div class="line"><a id="l06832" name="l06832"></a><span class="lineno"> 6832</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst = *Worklist.<a class="code hl_function" href="structllvm_1_1SIInstrWorklist.html#a0449f0738b3cb21f6e3d445f37543c38">top</a>();</div>
<div class="line"><a id="l06833" name="l06833"></a><span class="lineno"> 6833</span>    Worklist.<a class="code hl_function" href="structllvm_1_1SIInstrWorklist.html#a67e2aba6990c1e340e7f789ea6688654">erase_top</a>();</div>
<div class="line"><a id="l06834" name="l06834"></a><span class="lineno"> 6834</span>    <span class="comment">// Skip MachineInstr in the deferred list.</span></div>
<div class="line"><a id="l06835" name="l06835"></a><span class="lineno"> 6835</span>    <span class="keywordflow">if</span> (Worklist.<a class="code hl_function" href="structllvm_1_1SIInstrWorklist.html#a6b8ec06b7f4c404f9c7629468073ef61">isDeferred</a>(&amp;Inst))</div>
<div class="line"><a id="l06836" name="l06836"></a><span class="lineno"> 6836</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l06837" name="l06837"></a><span class="lineno"> 6837</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#aae3719bc967fb84bbbd69ac597866ea1">moveToVALUImpl</a>(Worklist, MDT, Inst);</div>
<div class="line"><a id="l06838" name="l06838"></a><span class="lineno"> 6838</span>  }</div>
<div class="line"><a id="l06839" name="l06839"></a><span class="lineno"> 6839</span> </div>
<div class="line"><a id="l06840" name="l06840"></a><span class="lineno"> 6840</span>  <span class="comment">// Deferred list of instructions will be processed once</span></div>
<div class="line"><a id="l06841" name="l06841"></a><span class="lineno"> 6841</span>  <span class="comment">// all the MachineInstr in the worklist are done.</span></div>
<div class="line"><a id="l06842" name="l06842"></a><span class="lineno"> 6842</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Inst : Worklist.<a class="code hl_function" href="structllvm_1_1SIInstrWorklist.html#a88a473b1453e1bbe1c0dcdab2a55f0eb">getDeferredList</a>()) {</div>
<div class="line"><a id="l06843" name="l06843"></a><span class="lineno"> 6843</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#aae3719bc967fb84bbbd69ac597866ea1">moveToVALUImpl</a>(Worklist, MDT, *Inst);</div>
<div class="line"><a id="l06844" name="l06844"></a><span class="lineno"> 6844</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Worklist.<a class="code hl_function" href="structllvm_1_1SIInstrWorklist.html#a0d90003509aad438a4fac7978bb3b306">empty</a>() &amp;&amp;</div>
<div class="line"><a id="l06845" name="l06845"></a><span class="lineno"> 6845</span>           <span class="stringliteral">&quot;Deferred MachineInstr are not supposed to re-populate worklist&quot;</span>);</div>
<div class="line"><a id="l06846" name="l06846"></a><span class="lineno"> 6846</span>  }</div>
<div class="line"><a id="l06847" name="l06847"></a><span class="lineno"> 6847</span>}</div>
<div class="line"><a id="l06848" name="l06848"></a><span class="lineno"> 6848</span> </div>
<div class="line"><a id="l06849" name="l06849"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aae3719bc967fb84bbbd69ac597866ea1"> 6849</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#aae3719bc967fb84bbbd69ac597866ea1">SIInstrInfo::moveToVALUImpl</a>(<a class="code hl_struct" href="structllvm_1_1SIInstrWorklist.html">SIInstrWorklist</a> &amp;Worklist,</div>
<div class="line"><a id="l06850" name="l06850"></a><span class="lineno"> 6850</span>                                 <a class="code hl_class" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT,</div>
<div class="line"><a id="l06851" name="l06851"></a><span class="lineno"> 6851</span>                                 <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06852" name="l06852"></a><span class="lineno"> 6852</span> </div>
<div class="line"><a id="l06853" name="l06853"></a><span class="lineno"> 6853</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>();</div>
<div class="line"><a id="l06854" name="l06854"></a><span class="lineno"> 6854</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>)</div>
<div class="line"><a id="l06855" name="l06855"></a><span class="lineno"> 6855</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l06856" name="l06856"></a><span class="lineno"> 6856</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l06857" name="l06857"></a><span class="lineno"> 6857</span>  <span class="keywordtype">unsigned</span> Opcode = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div>
<div class="line"><a id="l06858" name="l06858"></a><span class="lineno"> 6858</span>  <span class="keywordtype">unsigned</span> NewOpcode = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ac498c193dd1d1e364aa8e9b640f72826">getVALUOp</a>(Inst);</div>
<div class="line"><a id="l06859" name="l06859"></a><span class="lineno"> 6859</span>  <span class="comment">// Handle some special cases</span></div>
<div class="line"><a id="l06860" name="l06860"></a><span class="lineno"> 6860</span>  <span class="keywordflow">switch</span> (Opcode) {</div>
<div class="line"><a id="l06861" name="l06861"></a><span class="lineno"> 6861</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l06862" name="l06862"></a><span class="lineno"> 6862</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l06863" name="l06863"></a><span class="lineno"> 6863</span>  <span class="keywordflow">case</span> AMDGPU::S_ADD_U64_PSEUDO:</div>
<div class="line"><a id="l06864" name="l06864"></a><span class="lineno"> 6864</span>    NewOpcode = AMDGPU::V_ADD_U64_PSEUDO;</div>
<div class="line"><a id="l06865" name="l06865"></a><span class="lineno"> 6865</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l06866" name="l06866"></a><span class="lineno"> 6866</span>  <span class="keywordflow">case</span> AMDGPU::S_SUB_U64_PSEUDO:</div>
<div class="line"><a id="l06867" name="l06867"></a><span class="lineno"> 6867</span>    NewOpcode = AMDGPU::V_SUB_U64_PSEUDO;</div>
<div class="line"><a id="l06868" name="l06868"></a><span class="lineno"> 6868</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l06869" name="l06869"></a><span class="lineno"> 6869</span>  <span class="keywordflow">case</span> AMDGPU::S_ADD_I32:</div>
<div class="line"><a id="l06870" name="l06870"></a><span class="lineno"> 6870</span>  <span class="keywordflow">case</span> AMDGPU::S_SUB_I32: {</div>
<div class="line"><a id="l06871" name="l06871"></a><span class="lineno"> 6871</span>    <span class="comment">// FIXME: The u32 versions currently selected use the carry.</span></div>
<div class="line"><a id="l06872" name="l06872"></a><span class="lineno"> 6872</span>    <span class="keywordtype">bool</span> Changed;</div>
<div class="line"><a id="l06873" name="l06873"></a><span class="lineno"> 6873</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *CreatedBBTmp = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l06874" name="l06874"></a><span class="lineno"> 6874</span>    std::tie(Changed, CreatedBBTmp) = moveScalarAddSub(Worklist, Inst, MDT);</div>
<div class="line"><a id="l06875" name="l06875"></a><span class="lineno"> 6875</span>    <span class="keywordflow">if</span> (Changed)</div>
<div class="line"><a id="l06876" name="l06876"></a><span class="lineno"> 6876</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l06877" name="l06877"></a><span class="lineno"> 6877</span> </div>
<div class="line"><a id="l06878" name="l06878"></a><span class="lineno"> 6878</span>    <span class="comment">// Default handling</span></div>
<div class="line"><a id="l06879" name="l06879"></a><span class="lineno"> 6879</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l06880" name="l06880"></a><span class="lineno"> 6880</span>  }</div>
<div class="line"><a id="l06881" name="l06881"></a><span class="lineno"> 6881</span> </div>
<div class="line"><a id="l06882" name="l06882"></a><span class="lineno"> 6882</span>  <span class="keywordflow">case</span> AMDGPU::S_MUL_U64:</div>
<div class="line"><a id="l06883" name="l06883"></a><span class="lineno"> 6883</span>    <span class="comment">// Split s_mul_u64 in 32-bit vector multiplications.</span></div>
<div class="line"><a id="l06884" name="l06884"></a><span class="lineno"> 6884</span>    splitScalarSMulU64(Worklist, Inst, MDT);</div>
<div class="line"><a id="l06885" name="l06885"></a><span class="lineno"> 6885</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l06886" name="l06886"></a><span class="lineno"> 6886</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l06887" name="l06887"></a><span class="lineno"> 6887</span> </div>
<div class="line"><a id="l06888" name="l06888"></a><span class="lineno"> 6888</span>  <span class="keywordflow">case</span> AMDGPU::S_MUL_U64_U32_PSEUDO:</div>
<div class="line"><a id="l06889" name="l06889"></a><span class="lineno"> 6889</span>  <span class="keywordflow">case</span> AMDGPU::S_MUL_I64_I32_PSEUDO:</div>
<div class="line"><a id="l06890" name="l06890"></a><span class="lineno"> 6890</span>    <span class="comment">// This is a special case of s_mul_u64 where all the operands are either</span></div>
<div class="line"><a id="l06891" name="l06891"></a><span class="lineno"> 6891</span>    <span class="comment">// zero extended or sign extended.</span></div>
<div class="line"><a id="l06892" name="l06892"></a><span class="lineno"> 6892</span>    splitScalarSMulPseudo(Worklist, Inst, MDT);</div>
<div class="line"><a id="l06893" name="l06893"></a><span class="lineno"> 6893</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l06894" name="l06894"></a><span class="lineno"> 6894</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l06895" name="l06895"></a><span class="lineno"> 6895</span> </div>
<div class="line"><a id="l06896" name="l06896"></a><span class="lineno"> 6896</span>  <span class="keywordflow">case</span> AMDGPU::S_AND_B64:</div>
<div class="line"><a id="l06897" name="l06897"></a><span class="lineno"> 6897</span>    splitScalar64BitBinaryOp(Worklist, Inst, AMDGPU::S_AND_B32, MDT);</div>
<div class="line"><a id="l06898" name="l06898"></a><span class="lineno"> 6898</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l06899" name="l06899"></a><span class="lineno"> 6899</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l06900" name="l06900"></a><span class="lineno"> 6900</span> </div>
<div class="line"><a id="l06901" name="l06901"></a><span class="lineno"> 6901</span>  <span class="keywordflow">case</span> AMDGPU::S_OR_B64:</div>
<div class="line"><a id="l06902" name="l06902"></a><span class="lineno"> 6902</span>    splitScalar64BitBinaryOp(Worklist, Inst, AMDGPU::S_OR_B32, MDT);</div>
<div class="line"><a id="l06903" name="l06903"></a><span class="lineno"> 6903</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l06904" name="l06904"></a><span class="lineno"> 6904</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l06905" name="l06905"></a><span class="lineno"> 6905</span> </div>
<div class="line"><a id="l06906" name="l06906"></a><span class="lineno"> 6906</span>  <span class="keywordflow">case</span> AMDGPU::S_XOR_B64:</div>
<div class="line"><a id="l06907" name="l06907"></a><span class="lineno"> 6907</span>    splitScalar64BitBinaryOp(Worklist, Inst, AMDGPU::S_XOR_B32, MDT);</div>
<div class="line"><a id="l06908" name="l06908"></a><span class="lineno"> 6908</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l06909" name="l06909"></a><span class="lineno"> 6909</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l06910" name="l06910"></a><span class="lineno"> 6910</span> </div>
<div class="line"><a id="l06911" name="l06911"></a><span class="lineno"> 6911</span>  <span class="keywordflow">case</span> AMDGPU::S_NAND_B64:</div>
<div class="line"><a id="l06912" name="l06912"></a><span class="lineno"> 6912</span>    splitScalar64BitBinaryOp(Worklist, Inst, AMDGPU::S_NAND_B32, MDT);</div>
<div class="line"><a id="l06913" name="l06913"></a><span class="lineno"> 6913</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l06914" name="l06914"></a><span class="lineno"> 6914</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l06915" name="l06915"></a><span class="lineno"> 6915</span> </div>
<div class="line"><a id="l06916" name="l06916"></a><span class="lineno"> 6916</span>  <span class="keywordflow">case</span> AMDGPU::S_NOR_B64:</div>
<div class="line"><a id="l06917" name="l06917"></a><span class="lineno"> 6917</span>    splitScalar64BitBinaryOp(Worklist, Inst, AMDGPU::S_NOR_B32, MDT);</div>
<div class="line"><a id="l06918" name="l06918"></a><span class="lineno"> 6918</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l06919" name="l06919"></a><span class="lineno"> 6919</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l06920" name="l06920"></a><span class="lineno"> 6920</span> </div>
<div class="line"><a id="l06921" name="l06921"></a><span class="lineno"> 6921</span>  <span class="keywordflow">case</span> AMDGPU::S_XNOR_B64:</div>
<div class="line"><a id="l06922" name="l06922"></a><span class="lineno"> 6922</span>    <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a24618695d970449f186b50c63648f674">hasDLInsts</a>())</div>
<div class="line"><a id="l06923" name="l06923"></a><span class="lineno"> 6923</span>      splitScalar64BitBinaryOp(Worklist, Inst, AMDGPU::S_XNOR_B32, MDT);</div>
<div class="line"><a id="l06924" name="l06924"></a><span class="lineno"> 6924</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l06925" name="l06925"></a><span class="lineno"> 6925</span>      splitScalar64BitXnor(Worklist, Inst, MDT);</div>
<div class="line"><a id="l06926" name="l06926"></a><span class="lineno"> 6926</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l06927" name="l06927"></a><span class="lineno"> 6927</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l06928" name="l06928"></a><span class="lineno"> 6928</span> </div>
<div class="line"><a id="l06929" name="l06929"></a><span class="lineno"> 6929</span>  <span class="keywordflow">case</span> AMDGPU::S_ANDN2_B64:</div>
<div class="line"><a id="l06930" name="l06930"></a><span class="lineno"> 6930</span>    splitScalar64BitBinaryOp(Worklist, Inst, AMDGPU::S_ANDN2_B32, MDT);</div>
<div class="line"><a id="l06931" name="l06931"></a><span class="lineno"> 6931</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l06932" name="l06932"></a><span class="lineno"> 6932</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l06933" name="l06933"></a><span class="lineno"> 6933</span> </div>
<div class="line"><a id="l06934" name="l06934"></a><span class="lineno"> 6934</span>  <span class="keywordflow">case</span> AMDGPU::S_ORN2_B64:</div>
<div class="line"><a id="l06935" name="l06935"></a><span class="lineno"> 6935</span>    splitScalar64BitBinaryOp(Worklist, Inst, AMDGPU::S_ORN2_B32, MDT);</div>
<div class="line"><a id="l06936" name="l06936"></a><span class="lineno"> 6936</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l06937" name="l06937"></a><span class="lineno"> 6937</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l06938" name="l06938"></a><span class="lineno"> 6938</span> </div>
<div class="line"><a id="l06939" name="l06939"></a><span class="lineno"> 6939</span>  <span class="keywordflow">case</span> AMDGPU::S_BREV_B64:</div>
<div class="line"><a id="l06940" name="l06940"></a><span class="lineno"> 6940</span>    splitScalar64BitUnaryOp(Worklist, Inst, AMDGPU::S_BREV_B32, <span class="keyword">true</span>);</div>
<div class="line"><a id="l06941" name="l06941"></a><span class="lineno"> 6941</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l06942" name="l06942"></a><span class="lineno"> 6942</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l06943" name="l06943"></a><span class="lineno"> 6943</span> </div>
<div class="line"><a id="l06944" name="l06944"></a><span class="lineno"> 6944</span>  <span class="keywordflow">case</span> AMDGPU::S_NOT_B64:</div>
<div class="line"><a id="l06945" name="l06945"></a><span class="lineno"> 6945</span>    splitScalar64BitUnaryOp(Worklist, Inst, AMDGPU::S_NOT_B32);</div>
<div class="line"><a id="l06946" name="l06946"></a><span class="lineno"> 6946</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l06947" name="l06947"></a><span class="lineno"> 6947</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l06948" name="l06948"></a><span class="lineno"> 6948</span> </div>
<div class="line"><a id="l06949" name="l06949"></a><span class="lineno"> 6949</span>  <span class="keywordflow">case</span> AMDGPU::S_BCNT1_I32_B64:</div>
<div class="line"><a id="l06950" name="l06950"></a><span class="lineno"> 6950</span>    splitScalar64BitBCNT(Worklist, Inst);</div>
<div class="line"><a id="l06951" name="l06951"></a><span class="lineno"> 6951</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l06952" name="l06952"></a><span class="lineno"> 6952</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l06953" name="l06953"></a><span class="lineno"> 6953</span> </div>
<div class="line"><a id="l06954" name="l06954"></a><span class="lineno"> 6954</span>  <span class="keywordflow">case</span> AMDGPU::S_BFE_I64:</div>
<div class="line"><a id="l06955" name="l06955"></a><span class="lineno"> 6955</span>    splitScalar64BitBFE(Worklist, Inst);</div>
<div class="line"><a id="l06956" name="l06956"></a><span class="lineno"> 6956</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l06957" name="l06957"></a><span class="lineno"> 6957</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l06958" name="l06958"></a><span class="lineno"> 6958</span> </div>
<div class="line"><a id="l06959" name="l06959"></a><span class="lineno"> 6959</span>  <span class="keywordflow">case</span> AMDGPU::S_FLBIT_I32_B64:</div>
<div class="line"><a id="l06960" name="l06960"></a><span class="lineno"> 6960</span>    splitScalar64BitCountOp(Worklist, Inst, AMDGPU::V_FFBH_U32_e32);</div>
<div class="line"><a id="l06961" name="l06961"></a><span class="lineno"> 6961</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l06962" name="l06962"></a><span class="lineno"> 6962</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l06963" name="l06963"></a><span class="lineno"> 6963</span>  <span class="keywordflow">case</span> AMDGPU::S_FF1_I32_B64:</div>
<div class="line"><a id="l06964" name="l06964"></a><span class="lineno"> 6964</span>    splitScalar64BitCountOp(Worklist, Inst, AMDGPU::V_FFBL_B32_e32);</div>
<div class="line"><a id="l06965" name="l06965"></a><span class="lineno"> 6965</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l06966" name="l06966"></a><span class="lineno"> 6966</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l06967" name="l06967"></a><span class="lineno"> 6967</span> </div>
<div class="line"><a id="l06968" name="l06968"></a><span class="lineno"> 6968</span>  <span class="keywordflow">case</span> AMDGPU::S_LSHL_B32:</div>
<div class="line"><a id="l06969" name="l06969"></a><span class="lineno"> 6969</span>    <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a0e686c7c8f5b335f3edce1e6711ec168">hasOnlyRevVALUShifts</a>()) {</div>
<div class="line"><a id="l06970" name="l06970"></a><span class="lineno"> 6970</span>      NewOpcode = AMDGPU::V_LSHLREV_B32_e64;</div>
<div class="line"><a id="l06971" name="l06971"></a><span class="lineno"> 6971</span>      swapOperands(Inst);</div>
<div class="line"><a id="l06972" name="l06972"></a><span class="lineno"> 6972</span>    }</div>
<div class="line"><a id="l06973" name="l06973"></a><span class="lineno"> 6973</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l06974" name="l06974"></a><span class="lineno"> 6974</span>  <span class="keywordflow">case</span> AMDGPU::S_ASHR_I32:</div>
<div class="line"><a id="l06975" name="l06975"></a><span class="lineno"> 6975</span>    <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a0e686c7c8f5b335f3edce1e6711ec168">hasOnlyRevVALUShifts</a>()) {</div>
<div class="line"><a id="l06976" name="l06976"></a><span class="lineno"> 6976</span>      NewOpcode = AMDGPU::V_ASHRREV_I32_e64;</div>
<div class="line"><a id="l06977" name="l06977"></a><span class="lineno"> 6977</span>      swapOperands(Inst);</div>
<div class="line"><a id="l06978" name="l06978"></a><span class="lineno"> 6978</span>    }</div>
<div class="line"><a id="l06979" name="l06979"></a><span class="lineno"> 6979</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l06980" name="l06980"></a><span class="lineno"> 6980</span>  <span class="keywordflow">case</span> AMDGPU::S_LSHR_B32:</div>
<div class="line"><a id="l06981" name="l06981"></a><span class="lineno"> 6981</span>    <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a0e686c7c8f5b335f3edce1e6711ec168">hasOnlyRevVALUShifts</a>()) {</div>
<div class="line"><a id="l06982" name="l06982"></a><span class="lineno"> 6982</span>      NewOpcode = AMDGPU::V_LSHRREV_B32_e64;</div>
<div class="line"><a id="l06983" name="l06983"></a><span class="lineno"> 6983</span>      swapOperands(Inst);</div>
<div class="line"><a id="l06984" name="l06984"></a><span class="lineno"> 6984</span>    }</div>
<div class="line"><a id="l06985" name="l06985"></a><span class="lineno"> 6985</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l06986" name="l06986"></a><span class="lineno"> 6986</span>  <span class="keywordflow">case</span> AMDGPU::S_LSHL_B64:</div>
<div class="line"><a id="l06987" name="l06987"></a><span class="lineno"> 6987</span>    <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a0e686c7c8f5b335f3edce1e6711ec168">hasOnlyRevVALUShifts</a>()) {</div>
<div class="line"><a id="l06988" name="l06988"></a><span class="lineno"> 6988</span>      NewOpcode = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &gt;= <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a41fdc37fae4d310162da1fea46a8aca8">AMDGPUSubtarget::GFX12</a></div>
<div class="line"><a id="l06989" name="l06989"></a><span class="lineno"> 6989</span>                      ? AMDGPU::V_LSHLREV_B64_pseudo_e64</div>
<div class="line"><a id="l06990" name="l06990"></a><span class="lineno"> 6990</span>                      : AMDGPU::V_LSHLREV_B64_e64;</div>
<div class="line"><a id="l06991" name="l06991"></a><span class="lineno"> 6991</span>      swapOperands(Inst);</div>
<div class="line"><a id="l06992" name="l06992"></a><span class="lineno"> 6992</span>    }</div>
<div class="line"><a id="l06993" name="l06993"></a><span class="lineno"> 6993</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l06994" name="l06994"></a><span class="lineno"> 6994</span>  <span class="keywordflow">case</span> AMDGPU::S_ASHR_I64:</div>
<div class="line"><a id="l06995" name="l06995"></a><span class="lineno"> 6995</span>    <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a0e686c7c8f5b335f3edce1e6711ec168">hasOnlyRevVALUShifts</a>()) {</div>
<div class="line"><a id="l06996" name="l06996"></a><span class="lineno"> 6996</span>      NewOpcode = AMDGPU::V_ASHRREV_I64_e64;</div>
<div class="line"><a id="l06997" name="l06997"></a><span class="lineno"> 6997</span>      swapOperands(Inst);</div>
<div class="line"><a id="l06998" name="l06998"></a><span class="lineno"> 6998</span>    }</div>
<div class="line"><a id="l06999" name="l06999"></a><span class="lineno"> 6999</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l07000" name="l07000"></a><span class="lineno"> 7000</span>  <span class="keywordflow">case</span> AMDGPU::S_LSHR_B64:</div>
<div class="line"><a id="l07001" name="l07001"></a><span class="lineno"> 7001</span>    <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a0e686c7c8f5b335f3edce1e6711ec168">hasOnlyRevVALUShifts</a>()) {</div>
<div class="line"><a id="l07002" name="l07002"></a><span class="lineno"> 7002</span>      NewOpcode = AMDGPU::V_LSHRREV_B64_e64;</div>
<div class="line"><a id="l07003" name="l07003"></a><span class="lineno"> 7003</span>      swapOperands(Inst);</div>
<div class="line"><a id="l07004" name="l07004"></a><span class="lineno"> 7004</span>    }</div>
<div class="line"><a id="l07005" name="l07005"></a><span class="lineno"> 7005</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l07006" name="l07006"></a><span class="lineno"> 7006</span> </div>
<div class="line"><a id="l07007" name="l07007"></a><span class="lineno"> 7007</span>  <span class="keywordflow">case</span> AMDGPU::S_ABS_I32:</div>
<div class="line"><a id="l07008" name="l07008"></a><span class="lineno"> 7008</span>    lowerScalarAbs(Worklist, Inst);</div>
<div class="line"><a id="l07009" name="l07009"></a><span class="lineno"> 7009</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l07010" name="l07010"></a><span class="lineno"> 7010</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l07011" name="l07011"></a><span class="lineno"> 7011</span> </div>
<div class="line"><a id="l07012" name="l07012"></a><span class="lineno"> 7012</span>  <span class="keywordflow">case</span> AMDGPU::S_CBRANCH_SCC0:</div>
<div class="line"><a id="l07013" name="l07013"></a><span class="lineno"> 7013</span>  <span class="keywordflow">case</span> AMDGPU::S_CBRANCH_SCC1: {</div>
<div class="line"><a id="l07014" name="l07014"></a><span class="lineno"> 7014</span>    <span class="comment">// Clear unused bits of vcc</span></div>
<div class="line"><a id="l07015" name="l07015"></a><span class="lineno"> 7015</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CondReg = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l07016" name="l07016"></a><span class="lineno"> 7016</span>    <span class="keywordtype">bool</span> IsSCC = CondReg == AMDGPU::SCC;</div>
<div class="line"><a id="l07017" name="l07017"></a><span class="lineno"> 7017</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VCC = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#adbdf0119b398fd6464742936fe420056">getVCC</a>();</div>
<div class="line"><a id="l07018" name="l07018"></a><span class="lineno"> 7018</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> EXEC = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::EXEC_LO : AMDGPU::EXEC;</div>
<div class="line"><a id="l07019" name="l07019"></a><span class="lineno"> 7019</span>    <span class="keywordtype">unsigned</span> Opc = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_AND_B32 : AMDGPU::S_AND_B64;</div>
<div class="line"><a id="l07020" name="l07020"></a><span class="lineno"> 7020</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Inst, Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>(), <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opc), VCC)</div>
<div class="line"><a id="l07021" name="l07021"></a><span class="lineno"> 7021</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(EXEC)</div>
<div class="line"><a id="l07022" name="l07022"></a><span class="lineno"> 7022</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(IsSCC ? VCC : CondReg);</div>
<div class="line"><a id="l07023" name="l07023"></a><span class="lineno"> 7023</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac3b161ec90385105cb46a08b52139e60">removeOperand</a>(1);</div>
<div class="line"><a id="l07024" name="l07024"></a><span class="lineno"> 7024</span>  } <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l07025" name="l07025"></a><span class="lineno"> 7025</span> </div>
<div class="line"><a id="l07026" name="l07026"></a><span class="lineno"> 7026</span>  <span class="keywordflow">case</span> AMDGPU::S_BFE_U64:</div>
<div class="line"><a id="l07027" name="l07027"></a><span class="lineno"> 7027</span>  <span class="keywordflow">case</span> AMDGPU::S_BFM_B64:</div>
<div class="line"><a id="l07028" name="l07028"></a><span class="lineno"> 7028</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Moving this op to VALU not implemented&quot;</span>);</div>
<div class="line"><a id="l07029" name="l07029"></a><span class="lineno"> 7029</span> </div>
<div class="line"><a id="l07030" name="l07030"></a><span class="lineno"> 7030</span>  <span class="keywordflow">case</span> AMDGPU::S_PACK_LL_B32_B16:</div>
<div class="line"><a id="l07031" name="l07031"></a><span class="lineno"> 7031</span>  <span class="keywordflow">case</span> AMDGPU::S_PACK_LH_B32_B16:</div>
<div class="line"><a id="l07032" name="l07032"></a><span class="lineno"> 7032</span>  <span class="keywordflow">case</span> AMDGPU::S_PACK_HL_B32_B16:</div>
<div class="line"><a id="l07033" name="l07033"></a><span class="lineno"> 7033</span>  <span class="keywordflow">case</span> AMDGPU::S_PACK_HH_B32_B16:</div>
<div class="line"><a id="l07034" name="l07034"></a><span class="lineno"> 7034</span>    movePackToVALU(Worklist, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Inst);</div>
<div class="line"><a id="l07035" name="l07035"></a><span class="lineno"> 7035</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l07036" name="l07036"></a><span class="lineno"> 7036</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l07037" name="l07037"></a><span class="lineno"> 7037</span> </div>
<div class="line"><a id="l07038" name="l07038"></a><span class="lineno"> 7038</span>  <span class="keywordflow">case</span> AMDGPU::S_XNOR_B32:</div>
<div class="line"><a id="l07039" name="l07039"></a><span class="lineno"> 7039</span>    lowerScalarXnor(Worklist, Inst);</div>
<div class="line"><a id="l07040" name="l07040"></a><span class="lineno"> 7040</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l07041" name="l07041"></a><span class="lineno"> 7041</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l07042" name="l07042"></a><span class="lineno"> 7042</span> </div>
<div class="line"><a id="l07043" name="l07043"></a><span class="lineno"> 7043</span>  <span class="keywordflow">case</span> AMDGPU::S_NAND_B32:</div>
<div class="line"><a id="l07044" name="l07044"></a><span class="lineno"> 7044</span>    splitScalarNotBinop(Worklist, Inst, AMDGPU::S_AND_B32);</div>
<div class="line"><a id="l07045" name="l07045"></a><span class="lineno"> 7045</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l07046" name="l07046"></a><span class="lineno"> 7046</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l07047" name="l07047"></a><span class="lineno"> 7047</span> </div>
<div class="line"><a id="l07048" name="l07048"></a><span class="lineno"> 7048</span>  <span class="keywordflow">case</span> AMDGPU::S_NOR_B32:</div>
<div class="line"><a id="l07049" name="l07049"></a><span class="lineno"> 7049</span>    splitScalarNotBinop(Worklist, Inst, AMDGPU::S_OR_B32);</div>
<div class="line"><a id="l07050" name="l07050"></a><span class="lineno"> 7050</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l07051" name="l07051"></a><span class="lineno"> 7051</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l07052" name="l07052"></a><span class="lineno"> 7052</span> </div>
<div class="line"><a id="l07053" name="l07053"></a><span class="lineno"> 7053</span>  <span class="keywordflow">case</span> AMDGPU::S_ANDN2_B32:</div>
<div class="line"><a id="l07054" name="l07054"></a><span class="lineno"> 7054</span>    splitScalarBinOpN2(Worklist, Inst, AMDGPU::S_AND_B32);</div>
<div class="line"><a id="l07055" name="l07055"></a><span class="lineno"> 7055</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l07056" name="l07056"></a><span class="lineno"> 7056</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l07057" name="l07057"></a><span class="lineno"> 7057</span> </div>
<div class="line"><a id="l07058" name="l07058"></a><span class="lineno"> 7058</span>  <span class="keywordflow">case</span> AMDGPU::S_ORN2_B32:</div>
<div class="line"><a id="l07059" name="l07059"></a><span class="lineno"> 7059</span>    splitScalarBinOpN2(Worklist, Inst, AMDGPU::S_OR_B32);</div>
<div class="line"><a id="l07060" name="l07060"></a><span class="lineno"> 7060</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l07061" name="l07061"></a><span class="lineno"> 7061</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l07062" name="l07062"></a><span class="lineno"> 7062</span> </div>
<div class="line"><a id="l07063" name="l07063"></a><span class="lineno"> 7063</span>  <span class="comment">// TODO: remove as soon as everything is ready</span></div>
<div class="line"><a id="l07064" name="l07064"></a><span class="lineno"> 7064</span>  <span class="comment">// to replace VGPR to SGPR copy with V_READFIRSTLANEs.</span></div>
<div class="line"><a id="l07065" name="l07065"></a><span class="lineno"> 7065</span>  <span class="comment">// S_ADD/SUB_CO_PSEUDO as well as S_UADDO/USUBO_PSEUDO</span></div>
<div class="line"><a id="l07066" name="l07066"></a><span class="lineno"> 7066</span>  <span class="comment">// can only be selected from the uniform SDNode.</span></div>
<div class="line"><a id="l07067" name="l07067"></a><span class="lineno"> 7067</span>  <span class="keywordflow">case</span> AMDGPU::S_ADD_CO_PSEUDO:</div>
<div class="line"><a id="l07068" name="l07068"></a><span class="lineno"> 7068</span>  <span class="keywordflow">case</span> AMDGPU::S_SUB_CO_PSEUDO: {</div>
<div class="line"><a id="l07069" name="l07069"></a><span class="lineno"> 7069</span>    <span class="keywordtype">unsigned</span> Opc = (Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::S_ADD_CO_PSEUDO)</div>
<div class="line"><a id="l07070" name="l07070"></a><span class="lineno"> 7070</span>                       ? AMDGPU::V_ADDC_U32_e64</div>
<div class="line"><a id="l07071" name="l07071"></a><span class="lineno"> 7071</span>                       : AMDGPU::V_SUBB_U32_e64;</div>
<div class="line"><a id="l07072" name="l07072"></a><span class="lineno"> 7072</span>    <span class="keyword">const</span> <span class="keyword">auto</span> *CarryRC = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">getRegClass</a>(AMDGPU::SReg_1_XEXECRegClassID);</div>
<div class="line"><a id="l07073" name="l07073"></a><span class="lineno"> 7073</span> </div>
<div class="line"><a id="l07074" name="l07074"></a><span class="lineno"> 7074</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CarryInReg = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(4).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l07075" name="l07075"></a><span class="lineno"> 7075</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.constrainRegClass(CarryInReg, CarryRC)) {</div>
<div class="line"><a id="l07076" name="l07076"></a><span class="lineno"> 7076</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewCarryReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(CarryRC);</div>
<div class="line"><a id="l07077" name="l07077"></a><span class="lineno"> 7077</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Inst, Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>(), <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::COPY), NewCarryReg)</div>
<div class="line"><a id="l07078" name="l07078"></a><span class="lineno"> 7078</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(CarryInReg);</div>
<div class="line"><a id="l07079" name="l07079"></a><span class="lineno"> 7079</span>    }</div>
<div class="line"><a id="l07080" name="l07080"></a><span class="lineno"> 7080</span> </div>
<div class="line"><a id="l07081" name="l07081"></a><span class="lineno"> 7081</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CarryOutReg = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l07082" name="l07082"></a><span class="lineno"> 7082</span> </div>
<div class="line"><a id="l07083" name="l07083"></a><span class="lineno"> 7083</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a>(</div>
<div class="line"><a id="l07084" name="l07084"></a><span class="lineno"> 7084</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())));</div>
<div class="line"><a id="l07085" name="l07085"></a><span class="lineno"> 7085</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CarryOp =</div>
<div class="line"><a id="l07086" name="l07086"></a><span class="lineno"> 7086</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, &amp;Inst, Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>(), <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opc), DestReg)</div>
<div class="line"><a id="l07087" name="l07087"></a><span class="lineno"> 7087</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(CarryOutReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div>
<div class="line"><a id="l07088" name="l07088"></a><span class="lineno"> 7088</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2))</div>
<div class="line"><a id="l07089" name="l07089"></a><span class="lineno"> 7089</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(3))</div>
<div class="line"><a id="l07090" name="l07090"></a><span class="lineno"> 7090</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(CarryInReg)</div>
<div class="line"><a id="l07091" name="l07091"></a><span class="lineno"> 7091</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l07092" name="l07092"></a><span class="lineno"> 7092</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a09787033a63326e79a0d1445d3e0de13">legalizeOperands</a>(*CarryOp);</div>
<div class="line"><a id="l07093" name="l07093"></a><span class="lineno"> 7093</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), DestReg);</div>
<div class="line"><a id="l07094" name="l07094"></a><span class="lineno"> 7094</span>    addUsersToMoveToVALUWorklist(DestReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Worklist);</div>
<div class="line"><a id="l07095" name="l07095"></a><span class="lineno"> 7095</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l07096" name="l07096"></a><span class="lineno"> 7096</span>  }</div>
<div class="line"><a id="l07097" name="l07097"></a><span class="lineno"> 7097</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l07098" name="l07098"></a><span class="lineno"> 7098</span>  <span class="keywordflow">case</span> AMDGPU::S_UADDO_PSEUDO:</div>
<div class="line"><a id="l07099" name="l07099"></a><span class="lineno"> 7099</span>  <span class="keywordflow">case</span> AMDGPU::S_USUBO_PSEUDO: {</div>
<div class="line"><a id="l07100" name="l07100"></a><span class="lineno"> 7100</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>();</div>
<div class="line"><a id="l07101" name="l07101"></a><span class="lineno"> 7101</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest0 = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0);</div>
<div class="line"><a id="l07102" name="l07102"></a><span class="lineno"> 7102</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest1 = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1);</div>
<div class="line"><a id="l07103" name="l07103"></a><span class="lineno"> 7103</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2);</div>
<div class="line"><a id="l07104" name="l07104"></a><span class="lineno"> 7104</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(3);</div>
<div class="line"><a id="l07105" name="l07105"></a><span class="lineno"> 7105</span> </div>
<div class="line"><a id="l07106" name="l07106"></a><span class="lineno"> 7106</span>    <span class="keywordtype">unsigned</span> Opc = (Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::S_UADDO_PSEUDO)</div>
<div class="line"><a id="l07107" name="l07107"></a><span class="lineno"> 7107</span>                       ? AMDGPU::V_ADD_CO_U32_e64</div>
<div class="line"><a id="l07108" name="l07108"></a><span class="lineno"> 7108</span>                       : AMDGPU::V_SUB_CO_U32_e64;</div>
<div class="line"><a id="l07109" name="l07109"></a><span class="lineno"> 7109</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC =</div>
<div class="line"><a id="l07110" name="l07110"></a><span class="lineno"> 7110</span>        RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Dest0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()));</div>
<div class="line"><a id="l07111" name="l07111"></a><span class="lineno"> 7111</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(NewRC);</div>
<div class="line"><a id="l07112" name="l07112"></a><span class="lineno"> 7112</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewInstr = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, &amp;Inst, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opc), DestReg)</div>
<div class="line"><a id="l07113" name="l07113"></a><span class="lineno"> 7113</span>                                 .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Dest1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div>
<div class="line"><a id="l07114" name="l07114"></a><span class="lineno"> 7114</span>                                 .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src0)</div>
<div class="line"><a id="l07115" name="l07115"></a><span class="lineno"> 7115</span>                                 .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src1)</div>
<div class="line"><a id="l07116" name="l07116"></a><span class="lineno"> 7116</span>                                 .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0); <span class="comment">// clamp bit</span></div>
<div class="line"><a id="l07117" name="l07117"></a><span class="lineno"> 7117</span> </div>
<div class="line"><a id="l07118" name="l07118"></a><span class="lineno"> 7118</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a09787033a63326e79a0d1445d3e0de13">legalizeOperands</a>(*NewInstr, MDT);</div>
<div class="line"><a id="l07119" name="l07119"></a><span class="lineno"> 7119</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(Dest0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), DestReg);</div>
<div class="line"><a id="l07120" name="l07120"></a><span class="lineno"> 7120</span>    addUsersToMoveToVALUWorklist(NewInstr-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l07121" name="l07121"></a><span class="lineno"> 7121</span>                                 Worklist);</div>
<div class="line"><a id="l07122" name="l07122"></a><span class="lineno"> 7122</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l07123" name="l07123"></a><span class="lineno"> 7123</span>  }</div>
<div class="line"><a id="l07124" name="l07124"></a><span class="lineno"> 7124</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l07125" name="l07125"></a><span class="lineno"> 7125</span> </div>
<div class="line"><a id="l07126" name="l07126"></a><span class="lineno"> 7126</span>  <span class="keywordflow">case</span> AMDGPU::S_CSELECT_B32:</div>
<div class="line"><a id="l07127" name="l07127"></a><span class="lineno"> 7127</span>  <span class="keywordflow">case</span> AMDGPU::S_CSELECT_B64:</div>
<div class="line"><a id="l07128" name="l07128"></a><span class="lineno"> 7128</span>    lowerSelect(Worklist, Inst, MDT);</div>
<div class="line"><a id="l07129" name="l07129"></a><span class="lineno"> 7129</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l07130" name="l07130"></a><span class="lineno"> 7130</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l07131" name="l07131"></a><span class="lineno"> 7131</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_EQ_I32:</div>
<div class="line"><a id="l07132" name="l07132"></a><span class="lineno"> 7132</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LG_I32:</div>
<div class="line"><a id="l07133" name="l07133"></a><span class="lineno"> 7133</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_GT_I32:</div>
<div class="line"><a id="l07134" name="l07134"></a><span class="lineno"> 7134</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_GE_I32:</div>
<div class="line"><a id="l07135" name="l07135"></a><span class="lineno"> 7135</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LT_I32:</div>
<div class="line"><a id="l07136" name="l07136"></a><span class="lineno"> 7136</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LE_I32:</div>
<div class="line"><a id="l07137" name="l07137"></a><span class="lineno"> 7137</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_EQ_U32:</div>
<div class="line"><a id="l07138" name="l07138"></a><span class="lineno"> 7138</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LG_U32:</div>
<div class="line"><a id="l07139" name="l07139"></a><span class="lineno"> 7139</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_GT_U32:</div>
<div class="line"><a id="l07140" name="l07140"></a><span class="lineno"> 7140</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_GE_U32:</div>
<div class="line"><a id="l07141" name="l07141"></a><span class="lineno"> 7141</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LT_U32:</div>
<div class="line"><a id="l07142" name="l07142"></a><span class="lineno"> 7142</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LE_U32:</div>
<div class="line"><a id="l07143" name="l07143"></a><span class="lineno"> 7143</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_EQ_U64:</div>
<div class="line"><a id="l07144" name="l07144"></a><span class="lineno"> 7144</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LG_U64:</div>
<div class="line"><a id="l07145" name="l07145"></a><span class="lineno"> 7145</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LT_F32:</div>
<div class="line"><a id="l07146" name="l07146"></a><span class="lineno"> 7146</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_EQ_F32:</div>
<div class="line"><a id="l07147" name="l07147"></a><span class="lineno"> 7147</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LE_F32:</div>
<div class="line"><a id="l07148" name="l07148"></a><span class="lineno"> 7148</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_GT_F32:</div>
<div class="line"><a id="l07149" name="l07149"></a><span class="lineno"> 7149</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LG_F32:</div>
<div class="line"><a id="l07150" name="l07150"></a><span class="lineno"> 7150</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_GE_F32:</div>
<div class="line"><a id="l07151" name="l07151"></a><span class="lineno"> 7151</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_O_F32:</div>
<div class="line"><a id="l07152" name="l07152"></a><span class="lineno"> 7152</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_U_F32:</div>
<div class="line"><a id="l07153" name="l07153"></a><span class="lineno"> 7153</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_NGE_F32:</div>
<div class="line"><a id="l07154" name="l07154"></a><span class="lineno"> 7154</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_NLG_F32:</div>
<div class="line"><a id="l07155" name="l07155"></a><span class="lineno"> 7155</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_NGT_F32:</div>
<div class="line"><a id="l07156" name="l07156"></a><span class="lineno"> 7156</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_NLE_F32:</div>
<div class="line"><a id="l07157" name="l07157"></a><span class="lineno"> 7157</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_NEQ_F32:</div>
<div class="line"><a id="l07158" name="l07158"></a><span class="lineno"> 7158</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_NLT_F32:</div>
<div class="line"><a id="l07159" name="l07159"></a><span class="lineno"> 7159</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LT_F16:</div>
<div class="line"><a id="l07160" name="l07160"></a><span class="lineno"> 7160</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_EQ_F16:</div>
<div class="line"><a id="l07161" name="l07161"></a><span class="lineno"> 7161</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LE_F16:</div>
<div class="line"><a id="l07162" name="l07162"></a><span class="lineno"> 7162</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_GT_F16:</div>
<div class="line"><a id="l07163" name="l07163"></a><span class="lineno"> 7163</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LG_F16:</div>
<div class="line"><a id="l07164" name="l07164"></a><span class="lineno"> 7164</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_GE_F16:</div>
<div class="line"><a id="l07165" name="l07165"></a><span class="lineno"> 7165</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_O_F16:</div>
<div class="line"><a id="l07166" name="l07166"></a><span class="lineno"> 7166</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_U_F16:</div>
<div class="line"><a id="l07167" name="l07167"></a><span class="lineno"> 7167</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_NGE_F16:</div>
<div class="line"><a id="l07168" name="l07168"></a><span class="lineno"> 7168</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_NLG_F16:</div>
<div class="line"><a id="l07169" name="l07169"></a><span class="lineno"> 7169</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_NGT_F16:</div>
<div class="line"><a id="l07170" name="l07170"></a><span class="lineno"> 7170</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_NLE_F16:</div>
<div class="line"><a id="l07171" name="l07171"></a><span class="lineno"> 7171</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_NEQ_F16:</div>
<div class="line"><a id="l07172" name="l07172"></a><span class="lineno"> 7172</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_NLT_F16: {</div>
<div class="line"><a id="l07173" name="l07173"></a><span class="lineno"> 7173</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CondReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae13a2d4e77a20d7844faee6e8cbcec42">getWaveMaskRegClass</a>());</div>
<div class="line"><a id="l07174" name="l07174"></a><span class="lineno"> 7174</span>    <span class="keyword">auto</span> NewInstr =</div>
<div class="line"><a id="l07175" name="l07175"></a><span class="lineno"> 7175</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Inst, Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>(), <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(NewOpcode), CondReg)</div>
<div class="line"><a id="l07176" name="l07176"></a><span class="lineno"> 7176</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#adf25b569ca308aacc819a2331626ed5d">setMIFlags</a>(Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad73e18478cd951f76d35a88c4d43ef5a">getFlags</a>());</div>
<div class="line"><a id="l07177" name="l07177"></a><span class="lineno"> 7177</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(NewOpcode,</div>
<div class="line"><a id="l07178" name="l07178"></a><span class="lineno"> 7178</span>                                   AMDGPU::OpName::src0_modifiers) &gt;= 0) {</div>
<div class="line"><a id="l07179" name="l07179"></a><span class="lineno"> 7179</span>      NewInstr</div>
<div class="line"><a id="l07180" name="l07180"></a><span class="lineno"> 7180</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)               <span class="comment">// src0_modifiers</span></div>
<div class="line"><a id="l07181" name="l07181"></a><span class="lineno"> 7181</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0)) <span class="comment">// src0</span></div>
<div class="line"><a id="l07182" name="l07182"></a><span class="lineno"> 7182</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)               <span class="comment">// src1_modifiers</span></div>
<div class="line"><a id="l07183" name="l07183"></a><span class="lineno"> 7183</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1)) <span class="comment">// src1</span></div>
<div class="line"><a id="l07184" name="l07184"></a><span class="lineno"> 7184</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);              <span class="comment">// clamp</span></div>
<div class="line"><a id="l07185" name="l07185"></a><span class="lineno"> 7185</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l07186" name="l07186"></a><span class="lineno"> 7186</span>      NewInstr</div>
<div class="line"><a id="l07187" name="l07187"></a><span class="lineno"> 7187</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0))</div>
<div class="line"><a id="l07188" name="l07188"></a><span class="lineno"> 7188</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1));</div>
<div class="line"><a id="l07189" name="l07189"></a><span class="lineno"> 7189</span>    }</div>
<div class="line"><a id="l07190" name="l07190"></a><span class="lineno"> 7190</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a09787033a63326e79a0d1445d3e0de13">legalizeOperands</a>(*NewInstr, MDT);</div>
<div class="line"><a id="l07191" name="l07191"></a><span class="lineno"> 7191</span>    <span class="keywordtype">int</span> SCCIdx = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a23fcb3c9cc9602657a3de8aa9ed0457d">findRegisterDefOperandIdx</a>(AMDGPU::SCC);</div>
<div class="line"><a id="l07192" name="l07192"></a><span class="lineno"> 7192</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> SCCOp = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(SCCIdx);</div>
<div class="line"><a id="l07193" name="l07193"></a><span class="lineno"> 7193</span>    addSCCDefUsersToVALUWorklist(SCCOp, Inst, Worklist, CondReg);</div>
<div class="line"><a id="l07194" name="l07194"></a><span class="lineno"> 7194</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l07195" name="l07195"></a><span class="lineno"> 7195</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l07196" name="l07196"></a><span class="lineno"> 7196</span>  }</div>
<div class="line"><a id="l07197" name="l07197"></a><span class="lineno"> 7197</span>  <span class="keywordflow">case</span> AMDGPU::S_CVT_HI_F32_F16: {</div>
<div class="line"><a id="l07198" name="l07198"></a><span class="lineno"> 7198</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>();</div>
<div class="line"><a id="l07199" name="l07199"></a><span class="lineno"> 7199</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TmpReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l07200" name="l07200"></a><span class="lineno"> 7200</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewDst = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l07201" name="l07201"></a><span class="lineno"> 7201</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Inst, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_LSHRREV_B32_e64), TmpReg)</div>
<div class="line"><a id="l07202" name="l07202"></a><span class="lineno"> 7202</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(16)</div>
<div class="line"><a id="l07203" name="l07203"></a><span class="lineno"> 7203</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1));</div>
<div class="line"><a id="l07204" name="l07204"></a><span class="lineno"> 7204</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Inst, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(NewOpcode), NewDst)</div>
<div class="line"><a id="l07205" name="l07205"></a><span class="lineno"> 7205</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// src0_modifiers</span></div>
<div class="line"><a id="l07206" name="l07206"></a><span class="lineno"> 7206</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(TmpReg)</div>
<div class="line"><a id="l07207" name="l07207"></a><span class="lineno"> 7207</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)  <span class="comment">// clamp</span></div>
<div class="line"><a id="l07208" name="l07208"></a><span class="lineno"> 7208</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0); <span class="comment">// omod</span></div>
<div class="line"><a id="l07209" name="l07209"></a><span class="lineno"> 7209</span> </div>
<div class="line"><a id="l07210" name="l07210"></a><span class="lineno"> 7210</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), NewDst);</div>
<div class="line"><a id="l07211" name="l07211"></a><span class="lineno"> 7211</span>    addUsersToMoveToVALUWorklist(NewDst, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Worklist);</div>
<div class="line"><a id="l07212" name="l07212"></a><span class="lineno"> 7212</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l07213" name="l07213"></a><span class="lineno"> 7213</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l07214" name="l07214"></a><span class="lineno"> 7214</span>  }</div>
<div class="line"><a id="l07215" name="l07215"></a><span class="lineno"> 7215</span>  <span class="keywordflow">case</span> AMDGPU::S_MINIMUM_F32:</div>
<div class="line"><a id="l07216" name="l07216"></a><span class="lineno"> 7216</span>  <span class="keywordflow">case</span> AMDGPU::S_MAXIMUM_F32:</div>
<div class="line"><a id="l07217" name="l07217"></a><span class="lineno"> 7217</span>  <span class="keywordflow">case</span> AMDGPU::S_MINIMUM_F16:</div>
<div class="line"><a id="l07218" name="l07218"></a><span class="lineno"> 7218</span>  <span class="keywordflow">case</span> AMDGPU::S_MAXIMUM_F16: {</div>
<div class="line"><a id="l07219" name="l07219"></a><span class="lineno"> 7219</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>();</div>
<div class="line"><a id="l07220" name="l07220"></a><span class="lineno"> 7220</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewDst = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l07221" name="l07221"></a><span class="lineno"> 7221</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewInstr = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Inst, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(NewOpcode), NewDst)</div>
<div class="line"><a id="l07222" name="l07222"></a><span class="lineno"> 7222</span>                                 .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// src0_modifiers</span></div>
<div class="line"><a id="l07223" name="l07223"></a><span class="lineno"> 7223</span>                                 .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1))</div>
<div class="line"><a id="l07224" name="l07224"></a><span class="lineno"> 7224</span>                                 .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// src1_modifiers</span></div>
<div class="line"><a id="l07225" name="l07225"></a><span class="lineno"> 7225</span>                                 .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2))</div>
<div class="line"><a id="l07226" name="l07226"></a><span class="lineno"> 7226</span>                                 .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)  <span class="comment">// clamp</span></div>
<div class="line"><a id="l07227" name="l07227"></a><span class="lineno"> 7227</span>                                 .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0); <span class="comment">// omod</span></div>
<div class="line"><a id="l07228" name="l07228"></a><span class="lineno"> 7228</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), NewDst);</div>
<div class="line"><a id="l07229" name="l07229"></a><span class="lineno"> 7229</span> </div>
<div class="line"><a id="l07230" name="l07230"></a><span class="lineno"> 7230</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a09787033a63326e79a0d1445d3e0de13">legalizeOperands</a>(*NewInstr, MDT);</div>
<div class="line"><a id="l07231" name="l07231"></a><span class="lineno"> 7231</span>    addUsersToMoveToVALUWorklist(NewDst, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Worklist);</div>
<div class="line"><a id="l07232" name="l07232"></a><span class="lineno"> 7232</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l07233" name="l07233"></a><span class="lineno"> 7233</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l07234" name="l07234"></a><span class="lineno"> 7234</span>  }</div>
<div class="line"><a id="l07235" name="l07235"></a><span class="lineno"> 7235</span>  }</div>
<div class="line"><a id="l07236" name="l07236"></a><span class="lineno"> 7236</span> </div>
<div class="line"><a id="l07237" name="l07237"></a><span class="lineno"> 7237</span>  <span class="keywordflow">if</span> (NewOpcode == AMDGPU::INSTRUCTION_LIST_END) {</div>
<div class="line"><a id="l07238" name="l07238"></a><span class="lineno"> 7238</span>    <span class="comment">// We cannot move this instruction to the VALU, so we should try to</span></div>
<div class="line"><a id="l07239" name="l07239"></a><span class="lineno"> 7239</span>    <span class="comment">// legalize its operands instead.</span></div>
<div class="line"><a id="l07240" name="l07240"></a><span class="lineno"> 7240</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a09787033a63326e79a0d1445d3e0de13">legalizeOperands</a>(Inst, MDT);</div>
<div class="line"><a id="l07241" name="l07241"></a><span class="lineno"> 7241</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l07242" name="l07242"></a><span class="lineno"> 7242</span>  }</div>
<div class="line"><a id="l07243" name="l07243"></a><span class="lineno"> 7243</span>  <span class="comment">// Handle converting generic instructions like COPY-to-SGPR into</span></div>
<div class="line"><a id="l07244" name="l07244"></a><span class="lineno"> 7244</span>  <span class="comment">// COPY-to-VGPR.</span></div>
<div class="line"><a id="l07245" name="l07245"></a><span class="lineno"> 7245</span>  <span class="keywordflow">if</span> (NewOpcode == Opcode) {</div>
<div class="line"><a id="l07246" name="l07246"></a><span class="lineno"> 7246</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l07247" name="l07247"></a><span class="lineno"> 7247</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewDstRC = getDestEquivalentVGPRClass(Inst);</div>
<div class="line"><a id="l07248" name="l07248"></a><span class="lineno"> 7248</span> </div>
<div class="line"><a id="l07249" name="l07249"></a><span class="lineno"> 7249</span>    <span class="comment">// If it&#39;s a copy of a VGPR to a physical SGPR, insert a V_READFIRSTLANE and</span></div>
<div class="line"><a id="l07250" name="l07250"></a><span class="lineno"> 7250</span>    <span class="comment">// hope for the best.</span></div>
<div class="line"><a id="l07251" name="l07251"></a><span class="lineno"> 7251</span>    <span class="keywordflow">if</span> (Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">isCopy</a>() &amp;&amp; DstReg.<a class="code hl_function" href="classllvm_1_1Register.html#affdbf5b92ed7e01352e2f39466efbe21">isPhysical</a>() &amp;&amp;</div>
<div class="line"><a id="l07252" name="l07252"></a><span class="lineno"> 7252</span>        RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a549e07395027c7b32774e27e9f28bc91">isVGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div>
<div class="line"><a id="l07253" name="l07253"></a><span class="lineno"> 7253</span>      <span class="comment">// TODO: Only works for 32 bit registers.</span></div>
<div class="line"><a id="l07254" name="l07254"></a><span class="lineno"> 7254</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>(), &amp;Inst, Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>(),</div>
<div class="line"><a id="l07255" name="l07255"></a><span class="lineno"> 7255</span>              <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_READFIRSTLANE_B32), Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div>
<div class="line"><a id="l07256" name="l07256"></a><span class="lineno"> 7256</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1));</div>
<div class="line"><a id="l07257" name="l07257"></a><span class="lineno"> 7257</span>      Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l07258" name="l07258"></a><span class="lineno"> 7258</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l07259" name="l07259"></a><span class="lineno"> 7259</span>    }</div>
<div class="line"><a id="l07260" name="l07260"></a><span class="lineno"> 7260</span> </div>
<div class="line"><a id="l07261" name="l07261"></a><span class="lineno"> 7261</span>    <span class="keywordflow">if</span> (Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">isCopy</a>() &amp;&amp; Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>().<a class="code hl_function" href="classllvm_1_1Register.html#ab203bbcbc320180b1da9e9a92ee0c784">isVirtual</a>() &amp;&amp;</div>
<div class="line"><a id="l07262" name="l07262"></a><span class="lineno"> 7262</span>        NewDstRC == RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a77b95c7a5620b2e92ef8ca3aa8be15bd">getRegClassForReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div>
<div class="line"><a id="l07263" name="l07263"></a><span class="lineno"> 7263</span>      <span class="comment">// Instead of creating a copy where src and dst are the same register</span></div>
<div class="line"><a id="l07264" name="l07264"></a><span class="lineno"> 7264</span>      <span class="comment">// class, we just replace all uses of dst with src.  These kinds of</span></div>
<div class="line"><a id="l07265" name="l07265"></a><span class="lineno"> 7265</span>      <span class="comment">// copies interfere with the heuristics MachineSink uses to decide</span></div>
<div class="line"><a id="l07266" name="l07266"></a><span class="lineno"> 7266</span>      <span class="comment">// whether or not to split a critical edge.  Since the pass assumes</span></div>
<div class="line"><a id="l07267" name="l07267"></a><span class="lineno"> 7267</span>      <span class="comment">// that copies will end up as machine instructions and not be</span></div>
<div class="line"><a id="l07268" name="l07268"></a><span class="lineno"> 7268</span>      <span class="comment">// eliminated.</span></div>
<div class="line"><a id="l07269" name="l07269"></a><span class="lineno"> 7269</span>      addUsersToMoveToVALUWorklist(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Worklist);</div>
<div class="line"><a id="l07270" name="l07270"></a><span class="lineno"> 7270</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(DstReg, Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l07271" name="l07271"></a><span class="lineno"> 7271</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.clearKillFlags(Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l07272" name="l07272"></a><span class="lineno"> 7272</span>      Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(DstReg);</div>
<div class="line"><a id="l07273" name="l07273"></a><span class="lineno"> 7273</span>      <span class="comment">// Make sure we don&#39;t leave around a dead VGPR-&gt;SGPR copy. Normally</span></div>
<div class="line"><a id="l07274" name="l07274"></a><span class="lineno"> 7274</span>      <span class="comment">// these are deleted later, but at -O0 it would leave a suspicious</span></div>
<div class="line"><a id="l07275" name="l07275"></a><span class="lineno"> 7275</span>      <span class="comment">// looking illegal copy of an undef register.</span></div>
<div class="line"><a id="l07276" name="l07276"></a><span class="lineno"> 7276</span>      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() - 1; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != 0; --<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a id="l07277" name="l07277"></a><span class="lineno"> 7277</span>        Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac3b161ec90385105cb46a08b52139e60">removeOperand</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l07278" name="l07278"></a><span class="lineno"> 7278</span>      Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a9117508fb00fda14207e7f968389544c">setDesc</a>(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::IMPLICIT_DEF));</div>
<div class="line"><a id="l07279" name="l07279"></a><span class="lineno"> 7279</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l07280" name="l07280"></a><span class="lineno"> 7280</span>    }</div>
<div class="line"><a id="l07281" name="l07281"></a><span class="lineno"> 7281</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewDstReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(NewDstRC);</div>
<div class="line"><a id="l07282" name="l07282"></a><span class="lineno"> 7282</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(DstReg, NewDstReg);</div>
<div class="line"><a id="l07283" name="l07283"></a><span class="lineno"> 7283</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a09787033a63326e79a0d1445d3e0de13">legalizeOperands</a>(Inst, MDT);</div>
<div class="line"><a id="l07284" name="l07284"></a><span class="lineno"> 7284</span>    addUsersToMoveToVALUWorklist(NewDstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Worklist);</div>
<div class="line"><a id="l07285" name="l07285"></a><span class="lineno"> 7285</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l07286" name="l07286"></a><span class="lineno"> 7286</span>  }</div>
<div class="line"><a id="l07287" name="l07287"></a><span class="lineno"> 7287</span> </div>
<div class="line"><a id="l07288" name="l07288"></a><span class="lineno"> 7288</span>  <span class="comment">// Use the new VALU Opcode.</span></div>
<div class="line"><a id="l07289" name="l07289"></a><span class="lineno"> 7289</span>  <span class="keyword">auto</span> NewInstr = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Inst, Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>(), <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(NewOpcode))</div>
<div class="line"><a id="l07290" name="l07290"></a><span class="lineno"> 7290</span>                      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#adf25b569ca308aacc819a2331626ed5d">setMIFlags</a>(Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad73e18478cd951f76d35a88c4d43ef5a">getFlags</a>());</div>
<div class="line"><a id="l07291" name="l07291"></a><span class="lineno"> 7291</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0aab14aaa9761a9af59b094090851ca3">isVOP3</a>(NewOpcode) &amp;&amp; !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0aab14aaa9761a9af59b094090851ca3">isVOP3</a>(Opcode)) {</div>
<div class="line"><a id="l07292" name="l07292"></a><span class="lineno"> 7292</span>    <span class="comment">// Intersperse VOP3 modifiers among the SALU operands.</span></div>
<div class="line"><a id="l07293" name="l07293"></a><span class="lineno"> 7293</span>    NewInstr-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0));</div>
<div class="line"><a id="l07294" name="l07294"></a><span class="lineno"> 7294</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(NewOpcode,</div>
<div class="line"><a id="l07295" name="l07295"></a><span class="lineno"> 7295</span>                                   AMDGPU::OpName::src0_modifiers) &gt;= 0)</div>
<div class="line"><a id="l07296" name="l07296"></a><span class="lineno"> 7296</span>      NewInstr.addImm(0);</div>
<div class="line"><a id="l07297" name="l07297"></a><span class="lineno"> 7297</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(NewOpcode, AMDGPU::OpName::src0)) {</div>
<div class="line"><a id="l07298" name="l07298"></a><span class="lineno"> 7298</span>      <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> Src = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1);</div>
<div class="line"><a id="l07299" name="l07299"></a><span class="lineno"> 7299</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a75b79141e48ddded5600396eeb38eb1c">AMDGPU::isTrue16Inst</a>(NewOpcode) &amp;&amp; ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#a4aa472b38ec51947dc3bb07d5d96d184">useRealTrue16Insts</a>() &amp;&amp;</div>
<div class="line"><a id="l07300" name="l07300"></a><span class="lineno"> 7300</span>          Src.isReg() &amp;&amp; RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a549e07395027c7b32774e27e9f28bc91">isVGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src.getReg()))</div>
<div class="line"><a id="l07301" name="l07301"></a><span class="lineno"> 7301</span>        NewInstr.addReg(Src.getReg(), 0, AMDGPU::lo16);</div>
<div class="line"><a id="l07302" name="l07302"></a><span class="lineno"> 7302</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l07303" name="l07303"></a><span class="lineno"> 7303</span>        NewInstr-&gt;addOperand(Src);</div>
<div class="line"><a id="l07304" name="l07304"></a><span class="lineno"> 7304</span>    }</div>
<div class="line"><a id="l07305" name="l07305"></a><span class="lineno"> 7305</span> </div>
<div class="line"><a id="l07306" name="l07306"></a><span class="lineno"> 7306</span>    <span class="keywordflow">if</span> (Opcode == AMDGPU::S_SEXT_I32_I8 || Opcode == AMDGPU::S_SEXT_I32_I16) {</div>
<div class="line"><a id="l07307" name="l07307"></a><span class="lineno"> 7307</span>      <span class="comment">// We are converting these to a BFE, so we need to add the missing</span></div>
<div class="line"><a id="l07308" name="l07308"></a><span class="lineno"> 7308</span>      <span class="comment">// operands for the size and offset.</span></div>
<div class="line"><a id="l07309" name="l07309"></a><span class="lineno"> 7309</span>      <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = (Opcode == AMDGPU::S_SEXT_I32_I8) ? 8 : 16;</div>
<div class="line"><a id="l07310" name="l07310"></a><span class="lineno"> 7310</span>      NewInstr.addImm(0);</div>
<div class="line"><a id="l07311" name="l07311"></a><span class="lineno"> 7311</span>      NewInstr.addImm(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l07312" name="l07312"></a><span class="lineno"> 7312</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Opcode == AMDGPU::S_BCNT1_I32_B32) {</div>
<div class="line"><a id="l07313" name="l07313"></a><span class="lineno"> 7313</span>      <span class="comment">// The VALU version adds the second operand to the result, so insert an</span></div>
<div class="line"><a id="l07314" name="l07314"></a><span class="lineno"> 7314</span>      <span class="comment">// extra 0 operand.</span></div>
<div class="line"><a id="l07315" name="l07315"></a><span class="lineno"> 7315</span>      NewInstr.addImm(0);</div>
<div class="line"><a id="l07316" name="l07316"></a><span class="lineno"> 7316</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Opcode == AMDGPU::S_BFE_I32 || Opcode == AMDGPU::S_BFE_U32) {</div>
<div class="line"><a id="l07317" name="l07317"></a><span class="lineno"> 7317</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OffsetWidthOp = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2);</div>
<div class="line"><a id="l07318" name="l07318"></a><span class="lineno"> 7318</span>      <span class="comment">// If we need to move this to VGPRs, we need to unpack the second</span></div>
<div class="line"><a id="l07319" name="l07319"></a><span class="lineno"> 7319</span>      <span class="comment">// operand back into the 2 separate ones for bit offset and width.</span></div>
<div class="line"><a id="l07320" name="l07320"></a><span class="lineno"> 7320</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OffsetWidthOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp;</div>
<div class="line"><a id="l07321" name="l07321"></a><span class="lineno"> 7321</span>             <span class="stringliteral">&quot;Scalar BFE is only implemented for constant width and offset&quot;</span>);</div>
<div class="line"><a id="l07322" name="l07322"></a><span class="lineno"> 7322</span>      <a class="code hl_class" href="classuint32__t.html">uint32_t</a> Imm = OffsetWidthOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div>
<div class="line"><a id="l07323" name="l07323"></a><span class="lineno"> 7323</span> </div>
<div class="line"><a id="l07324" name="l07324"></a><span class="lineno"> 7324</span>      <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = Imm &amp; 0x3f;               <span class="comment">// Extract bits [5:0].</span></div>
<div class="line"><a id="l07325" name="l07325"></a><span class="lineno"> 7325</span>      <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> = (Imm &amp; 0x7f0000) &gt;&gt; 16; <span class="comment">// Extract bits [22:16].</span></div>
<div class="line"><a id="l07326" name="l07326"></a><span class="lineno"> 7326</span>      NewInstr.addImm(<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a id="l07327" name="l07327"></a><span class="lineno"> 7327</span>      NewInstr.addImm(<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>);</div>
<div class="line"><a id="l07328" name="l07328"></a><span class="lineno"> 7328</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l07329" name="l07329"></a><span class="lineno"> 7329</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(NewOpcode,</div>
<div class="line"><a id="l07330" name="l07330"></a><span class="lineno"> 7330</span>                                     AMDGPU::OpName::src1_modifiers) &gt;= 0)</div>
<div class="line"><a id="l07331" name="l07331"></a><span class="lineno"> 7331</span>        NewInstr.addImm(0);</div>
<div class="line"><a id="l07332" name="l07332"></a><span class="lineno"> 7332</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(NewOpcode, AMDGPU::OpName::src1) &gt;= 0)</div>
<div class="line"><a id="l07333" name="l07333"></a><span class="lineno"> 7333</span>        NewInstr-&gt;addOperand(Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2));</div>
<div class="line"><a id="l07334" name="l07334"></a><span class="lineno"> 7334</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(NewOpcode,</div>
<div class="line"><a id="l07335" name="l07335"></a><span class="lineno"> 7335</span>                                     AMDGPU::OpName::src2_modifiers) &gt;= 0)</div>
<div class="line"><a id="l07336" name="l07336"></a><span class="lineno"> 7336</span>        NewInstr.addImm(0);</div>
<div class="line"><a id="l07337" name="l07337"></a><span class="lineno"> 7337</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(NewOpcode, AMDGPU::OpName::src2) &gt;= 0)</div>
<div class="line"><a id="l07338" name="l07338"></a><span class="lineno"> 7338</span>        NewInstr-&gt;addOperand(Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(3));</div>
<div class="line"><a id="l07339" name="l07339"></a><span class="lineno"> 7339</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(NewOpcode, AMDGPU::OpName::clamp) &gt;= 0)</div>
<div class="line"><a id="l07340" name="l07340"></a><span class="lineno"> 7340</span>        NewInstr.addImm(0);</div>
<div class="line"><a id="l07341" name="l07341"></a><span class="lineno"> 7341</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(NewOpcode, AMDGPU::OpName::omod) &gt;= 0)</div>
<div class="line"><a id="l07342" name="l07342"></a><span class="lineno"> 7342</span>        NewInstr.addImm(0);</div>
<div class="line"><a id="l07343" name="l07343"></a><span class="lineno"> 7343</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(NewOpcode, AMDGPU::OpName::op_sel) &gt;= 0)</div>
<div class="line"><a id="l07344" name="l07344"></a><span class="lineno"> 7344</span>        NewInstr.addImm(0);</div>
<div class="line"><a id="l07345" name="l07345"></a><span class="lineno"> 7345</span>    }</div>
<div class="line"><a id="l07346" name="l07346"></a><span class="lineno"> 7346</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l07347" name="l07347"></a><span class="lineno"> 7347</span>    <span class="comment">// Just copy the SALU operands.</span></div>
<div class="line"><a id="l07348" name="l07348"></a><span class="lineno"> 7348</span>    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> : Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a51f1fa9d5384d3b9c157a8216fef671d">explicit_operands</a>())</div>
<div class="line"><a id="l07349" name="l07349"></a><span class="lineno"> 7349</span>      NewInstr-&gt;addOperand(<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>);</div>
<div class="line"><a id="l07350" name="l07350"></a><span class="lineno"> 7350</span>  }</div>
<div class="line"><a id="l07351" name="l07351"></a><span class="lineno"> 7351</span> </div>
<div class="line"><a id="l07352" name="l07352"></a><span class="lineno"> 7352</span>  <span class="comment">// Remove any references to SCC. Vector instructions can&#39;t read from it, and</span></div>
<div class="line"><a id="l07353" name="l07353"></a><span class="lineno"> 7353</span>  <span class="comment">// We&#39;re just about to add the implicit use / defs of VCC, and we don&#39;t want</span></div>
<div class="line"><a id="l07354" name="l07354"></a><span class="lineno"> 7354</span>  <span class="comment">// both.</span></div>
<div class="line"><a id="l07355" name="l07355"></a><span class="lineno"> 7355</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> : Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad0666b4ee4d5d2ade97f5f1e63865bab">implicit_operands</a>()) {</div>
<div class="line"><a id="l07356" name="l07356"></a><span class="lineno"> 7356</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.getReg() == AMDGPU::SCC) {</div>
<div class="line"><a id="l07357" name="l07357"></a><span class="lineno"> 7357</span>      <span class="comment">// Only propagate through live-def of SCC.</span></div>
<div class="line"><a id="l07358" name="l07358"></a><span class="lineno"> 7358</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.isDef() &amp;&amp; !<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.isDead())</div>
<div class="line"><a id="l07359" name="l07359"></a><span class="lineno"> 7359</span>        addSCCDefUsersToVALUWorklist(<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, Inst, Worklist);</div>
<div class="line"><a id="l07360" name="l07360"></a><span class="lineno"> 7360</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.isUse())</div>
<div class="line"><a id="l07361" name="l07361"></a><span class="lineno"> 7361</span>        addSCCDefsToVALUWorklist(NewInstr, Worklist);</div>
<div class="line"><a id="l07362" name="l07362"></a><span class="lineno"> 7362</span>    }</div>
<div class="line"><a id="l07363" name="l07363"></a><span class="lineno"> 7363</span>  }</div>
<div class="line"><a id="l07364" name="l07364"></a><span class="lineno"> 7364</span>  Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l07365" name="l07365"></a><span class="lineno"> 7365</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewDstReg;</div>
<div class="line"><a id="l07366" name="l07366"></a><span class="lineno"> 7366</span>  <span class="keywordflow">if</span> (NewInstr-&gt;getOperand(0).isReg() &amp;&amp; NewInstr-&gt;getOperand(0).isDef()) {</div>
<div class="line"><a id="l07367" name="l07367"></a><span class="lineno"> 7367</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = NewInstr-&gt;getOperand(0).getReg();</div>
<div class="line"><a id="l07368" name="l07368"></a><span class="lineno"> 7368</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DstReg.<a class="code hl_function" href="classllvm_1_1Register.html#ab203bbcbc320180b1da9e9a92ee0c784">isVirtual</a>());</div>
<div class="line"><a id="l07369" name="l07369"></a><span class="lineno"> 7369</span>    <span class="comment">// Update the destination register class.</span></div>
<div class="line"><a id="l07370" name="l07370"></a><span class="lineno"> 7370</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewDstRC = getDestEquivalentVGPRClass(*NewInstr);</div>
<div class="line"><a id="l07371" name="l07371"></a><span class="lineno"> 7371</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NewDstRC);</div>
<div class="line"><a id="l07372" name="l07372"></a><span class="lineno"> 7372</span>    NewDstReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(NewDstRC);</div>
<div class="line"><a id="l07373" name="l07373"></a><span class="lineno"> 7373</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(DstReg, NewDstReg);</div>
<div class="line"><a id="l07374" name="l07374"></a><span class="lineno"> 7374</span>  }</div>
<div class="line"><a id="l07375" name="l07375"></a><span class="lineno"> 7375</span>  <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ac76905a82cf568afc14dd95691c867f0">fixImplicitOperands</a>(*NewInstr);</div>
<div class="line"><a id="l07376" name="l07376"></a><span class="lineno"> 7376</span>  <span class="comment">// Legalize the operands</span></div>
<div class="line"><a id="l07377" name="l07377"></a><span class="lineno"> 7377</span>  <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a09787033a63326e79a0d1445d3e0de13">legalizeOperands</a>(*NewInstr, MDT);</div>
<div class="line"><a id="l07378" name="l07378"></a><span class="lineno"> 7378</span>  <span class="keywordflow">if</span> (NewDstReg)</div>
<div class="line"><a id="l07379" name="l07379"></a><span class="lineno"> 7379</span>    addUsersToMoveToVALUWorklist(NewDstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Worklist);</div>
<div class="line"><a id="l07380" name="l07380"></a><span class="lineno"> 7380</span>}</div>
<div class="line"><a id="l07381" name="l07381"></a><span class="lineno"> 7381</span> </div>
<div class="line"><a id="l07382" name="l07382"></a><span class="lineno"> 7382</span><span class="comment">// Add/sub require special handling to deal with carry outs.</span></div>
<div class="line"><a id="l07383" name="l07383"></a><span class="lineno"> 7383</span>std::pair&lt;bool, MachineBasicBlock *&gt;</div>
<div class="line"><a id="l07384" name="l07384"></a><span class="lineno"> 7384</span>SIInstrInfo::moveScalarAddSub(<a class="code hl_struct" href="structllvm_1_1SIInstrWorklist.html">SIInstrWorklist</a> &amp;Worklist, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div>
<div class="line"><a id="l07385" name="l07385"></a><span class="lineno"> 7385</span>                              <a class="code hl_class" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l07386" name="l07386"></a><span class="lineno"> 7386</span>  <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ae431b2e8fc0aee94b01cece42984d2dd">hasAddNoCarry</a>()) {</div>
<div class="line"><a id="l07387" name="l07387"></a><span class="lineno"> 7387</span>    <span class="comment">// Assume there is no user of scc since we don&#39;t select this in that case.</span></div>
<div class="line"><a id="l07388" name="l07388"></a><span class="lineno"> 7388</span>    <span class="comment">// Since scc isn&#39;t used, it doesn&#39;t really matter if the i32 or u32 variant</span></div>
<div class="line"><a id="l07389" name="l07389"></a><span class="lineno"> 7389</span>    <span class="comment">// is used.</span></div>
<div class="line"><a id="l07390" name="l07390"></a><span class="lineno"> 7390</span> </div>
<div class="line"><a id="l07391" name="l07391"></a><span class="lineno"> 7391</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>();</div>
<div class="line"><a id="l07392" name="l07392"></a><span class="lineno"> 7392</span>    <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l07393" name="l07393"></a><span class="lineno"> 7393</span> </div>
<div class="line"><a id="l07394" name="l07394"></a><span class="lineno"> 7394</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> OldDstReg = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l07395" name="l07395"></a><span class="lineno"> 7395</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ResultReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l07396" name="l07396"></a><span class="lineno"> 7396</span> </div>
<div class="line"><a id="l07397" name="l07397"></a><span class="lineno"> 7397</span>    <span class="keywordtype">unsigned</span> Opc = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div>
<div class="line"><a id="l07398" name="l07398"></a><span class="lineno"> 7398</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opc == AMDGPU::S_ADD_I32 || Opc == AMDGPU::S_SUB_I32);</div>
<div class="line"><a id="l07399" name="l07399"></a><span class="lineno"> 7399</span> </div>
<div class="line"><a id="l07400" name="l07400"></a><span class="lineno"> 7400</span>    <span class="keywordtype">unsigned</span> NewOpc = Opc == AMDGPU::S_ADD_I32 ?</div>
<div class="line"><a id="l07401" name="l07401"></a><span class="lineno"> 7401</span>      AMDGPU::V_ADD_U32_e64 : AMDGPU::V_SUB_U32_e64;</div>
<div class="line"><a id="l07402" name="l07402"></a><span class="lineno"> 7402</span> </div>
<div class="line"><a id="l07403" name="l07403"></a><span class="lineno"> 7403</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(3).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == AMDGPU::SCC);</div>
<div class="line"><a id="l07404" name="l07404"></a><span class="lineno"> 7404</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac3b161ec90385105cb46a08b52139e60">removeOperand</a>(3);</div>
<div class="line"><a id="l07405" name="l07405"></a><span class="lineno"> 7405</span> </div>
<div class="line"><a id="l07406" name="l07406"></a><span class="lineno"> 7406</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a9117508fb00fda14207e7f968389544c">setDesc</a>(<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(NewOpc));</div>
<div class="line"><a id="l07407" name="l07407"></a><span class="lineno"> 7407</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0)); <span class="comment">// clamp bit</span></div>
<div class="line"><a id="l07408" name="l07408"></a><span class="lineno"> 7408</span>    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a2be4041e5133aa22135fa2890cc7aeae">addImplicitDefUseOperands</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>());</div>
<div class="line"><a id="l07409" name="l07409"></a><span class="lineno"> 7409</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(OldDstReg, ResultReg);</div>
<div class="line"><a id="l07410" name="l07410"></a><span class="lineno"> 7410</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *NewBB = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a09787033a63326e79a0d1445d3e0de13">legalizeOperands</a>(Inst, MDT);</div>
<div class="line"><a id="l07411" name="l07411"></a><span class="lineno"> 7411</span> </div>
<div class="line"><a id="l07412" name="l07412"></a><span class="lineno"> 7412</span>    addUsersToMoveToVALUWorklist(ResultReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Worklist);</div>
<div class="line"><a id="l07413" name="l07413"></a><span class="lineno"> 7413</span>    <span class="keywordflow">return</span> std::pair(<span class="keyword">true</span>, NewBB);</div>
<div class="line"><a id="l07414" name="l07414"></a><span class="lineno"> 7414</span>  }</div>
<div class="line"><a id="l07415" name="l07415"></a><span class="lineno"> 7415</span> </div>
<div class="line"><a id="l07416" name="l07416"></a><span class="lineno"> 7416</span>  <span class="keywordflow">return</span> std::pair(<span class="keyword">false</span>, <span class="keyword">nullptr</span>);</div>
<div class="line"><a id="l07417" name="l07417"></a><span class="lineno"> 7417</span>}</div>
<div class="line"><a id="l07418" name="l07418"></a><span class="lineno"> 7418</span> </div>
<div class="line"><a id="l07419" name="l07419"></a><span class="lineno"> 7419</span><span class="keywordtype">void</span> SIInstrInfo::lowerSelect(<a class="code hl_struct" href="structllvm_1_1SIInstrWorklist.html">SIInstrWorklist</a> &amp;Worklist, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div>
<div class="line"><a id="l07420" name="l07420"></a><span class="lineno"> 7420</span>                              <a class="code hl_class" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l07421" name="l07421"></a><span class="lineno"> 7421</span> </div>
<div class="line"><a id="l07422" name="l07422"></a><span class="lineno"> 7422</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>();</div>
<div class="line"><a id="l07423" name="l07423"></a><span class="lineno"> 7423</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l07424" name="l07424"></a><span class="lineno"> 7424</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = Inst;</div>
<div class="line"><a id="l07425" name="l07425"></a><span class="lineno"> 7425</span>  <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>();</div>
<div class="line"><a id="l07426" name="l07426"></a><span class="lineno"> 7426</span> </div>
<div class="line"><a id="l07427" name="l07427"></a><span class="lineno"> 7427</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0);</div>
<div class="line"><a id="l07428" name="l07428"></a><span class="lineno"> 7428</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1);</div>
<div class="line"><a id="l07429" name="l07429"></a><span class="lineno"> 7429</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2);</div>
<div class="line"><a id="l07430" name="l07430"></a><span class="lineno"> 7430</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a> = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(3);</div>
<div class="line"><a id="l07431" name="l07431"></a><span class="lineno"> 7431</span> </div>
<div class="line"><a id="l07432" name="l07432"></a><span class="lineno"> 7432</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CondReg = <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>.getReg();</div>
<div class="line"><a id="l07433" name="l07433"></a><span class="lineno"> 7433</span>  <span class="keywordtype">bool</span> IsSCC = (CondReg == AMDGPU::SCC);</div>
<div class="line"><a id="l07434" name="l07434"></a><span class="lineno"> 7434</span> </div>
<div class="line"><a id="l07435" name="l07435"></a><span class="lineno"> 7435</span>  <span class="comment">// If this is a trivial select where the condition is effectively not SCC</span></div>
<div class="line"><a id="l07436" name="l07436"></a><span class="lineno"> 7436</span>  <span class="comment">// (CondReg is a source of copy to SCC), then the select is semantically</span></div>
<div class="line"><a id="l07437" name="l07437"></a><span class="lineno"> 7437</span>  <span class="comment">// equivalent to copying CondReg. Hence, there is no need to create</span></div>
<div class="line"><a id="l07438" name="l07438"></a><span class="lineno"> 7438</span>  <span class="comment">// V_CNDMASK, we can just use that and bail out.</span></div>
<div class="line"><a id="l07439" name="l07439"></a><span class="lineno"> 7439</span>  <span class="keywordflow">if</span> (!IsSCC &amp;&amp; Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; (Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == -1) &amp;&amp; Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp;</div>
<div class="line"><a id="l07440" name="l07440"></a><span class="lineno"> 7440</span>      (Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 0)) {</div>
<div class="line"><a id="l07441" name="l07441"></a><span class="lineno"> 7441</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(Dest.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), CondReg);</div>
<div class="line"><a id="l07442" name="l07442"></a><span class="lineno"> 7442</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l07443" name="l07443"></a><span class="lineno"> 7443</span>  }</div>
<div class="line"><a id="l07444" name="l07444"></a><span class="lineno"> 7444</span> </div>
<div class="line"><a id="l07445" name="l07445"></a><span class="lineno"> 7445</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewCondReg = CondReg;</div>
<div class="line"><a id="l07446" name="l07446"></a><span class="lineno"> 7446</span>  <span class="keywordflow">if</span> (IsSCC) {</div>
<div class="line"><a id="l07447" name="l07447"></a><span class="lineno"> 7447</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *TC =</div>
<div class="line"><a id="l07448" name="l07448"></a><span class="lineno"> 7448</span>        RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">getRegClass</a>(AMDGPU::SReg_1_XEXECRegClassID);</div>
<div class="line"><a id="l07449" name="l07449"></a><span class="lineno"> 7449</span>    NewCondReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(TC);</div>
<div class="line"><a id="l07450" name="l07450"></a><span class="lineno"> 7450</span> </div>
<div class="line"><a id="l07451" name="l07451"></a><span class="lineno"> 7451</span>    <span class="comment">// Now look for the closest SCC def if it is a copy</span></div>
<div class="line"><a id="l07452" name="l07452"></a><span class="lineno"> 7452</span>    <span class="comment">// replacing the CondReg with the COPY source register</span></div>
<div class="line"><a id="l07453" name="l07453"></a><span class="lineno"> 7453</span>    <span class="keywordtype">bool</span> CopyFound = <span class="keyword">false</span>;</div>
<div class="line"><a id="l07454" name="l07454"></a><span class="lineno"> 7454</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CandI :</div>
<div class="line"><a id="l07455" name="l07455"></a><span class="lineno"> 7455</span>         <a class="code hl_function" href="namespacellvm.html#a341215803e83773a3e97860dc291f121">make_range</a>(std::next(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::reverse_iterator</a>(Inst)),</div>
<div class="line"><a id="l07456" name="l07456"></a><span class="lineno"> 7456</span>                    Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a2a25c462b91ac5da41f4ab7edc32b650">rend</a>())) {</div>
<div class="line"><a id="l07457" name="l07457"></a><span class="lineno"> 7457</span>      <span class="keywordflow">if</span> (CandI.findRegisterDefOperandIdx(AMDGPU::SCC, <span class="keyword">false</span>, <span class="keyword">false</span>, &amp;RI) !=</div>
<div class="line"><a id="l07458" name="l07458"></a><span class="lineno"> 7458</span>          -1) {</div>
<div class="line"><a id="l07459" name="l07459"></a><span class="lineno"> 7459</span>        <span class="keywordflow">if</span> (CandI.isCopy() &amp;&amp; CandI.getOperand(0).getReg() == AMDGPU::SCC) {</div>
<div class="line"><a id="l07460" name="l07460"></a><span class="lineno"> 7460</span>          <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::COPY), NewCondReg)</div>
<div class="line"><a id="l07461" name="l07461"></a><span class="lineno"> 7461</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(CandI.getOperand(1).getReg());</div>
<div class="line"><a id="l07462" name="l07462"></a><span class="lineno"> 7462</span>          CopyFound = <span class="keyword">true</span>;</div>
<div class="line"><a id="l07463" name="l07463"></a><span class="lineno"> 7463</span>        }</div>
<div class="line"><a id="l07464" name="l07464"></a><span class="lineno"> 7464</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l07465" name="l07465"></a><span class="lineno"> 7465</span>      }</div>
<div class="line"><a id="l07466" name="l07466"></a><span class="lineno"> 7466</span>    }</div>
<div class="line"><a id="l07467" name="l07467"></a><span class="lineno"> 7467</span>    <span class="keywordflow">if</span> (!CopyFound) {</div>
<div class="line"><a id="l07468" name="l07468"></a><span class="lineno"> 7468</span>      <span class="comment">// SCC def is not a copy</span></div>
<div class="line"><a id="l07469" name="l07469"></a><span class="lineno"> 7469</span>      <span class="comment">// Insert a trivial select instead of creating a copy, because a copy from</span></div>
<div class="line"><a id="l07470" name="l07470"></a><span class="lineno"> 7470</span>      <span class="comment">// SCC would semantically mean just copying a single bit, but we may need</span></div>
<div class="line"><a id="l07471" name="l07471"></a><span class="lineno"> 7471</span>      <span class="comment">// the result to be a vector condition mask that needs preserving.</span></div>
<div class="line"><a id="l07472" name="l07472"></a><span class="lineno"> 7472</span>      <span class="keywordtype">unsigned</span> Opcode = (ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">getWavefrontSize</a>() == 64) ? AMDGPU::S_CSELECT_B64</div>
<div class="line"><a id="l07473" name="l07473"></a><span class="lineno"> 7473</span>                                                      : AMDGPU::S_CSELECT_B32;</div>
<div class="line"><a id="l07474" name="l07474"></a><span class="lineno"> 7474</span>      <span class="keyword">auto</span> NewSelect =</div>
<div class="line"><a id="l07475" name="l07475"></a><span class="lineno"> 7475</span>          <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode), NewCondReg).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(-1).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l07476" name="l07476"></a><span class="lineno"> 7476</span>      NewSelect-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(3).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">setIsUndef</a>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>.isUndef());</div>
<div class="line"><a id="l07477" name="l07477"></a><span class="lineno"> 7477</span>    }</div>
<div class="line"><a id="l07478" name="l07478"></a><span class="lineno"> 7478</span>  }</div>
<div class="line"><a id="l07479" name="l07479"></a><span class="lineno"> 7479</span> </div>
<div class="line"><a id="l07480" name="l07480"></a><span class="lineno"> 7480</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewDestReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(</div>
<div class="line"><a id="l07481" name="l07481"></a><span class="lineno"> 7481</span>      RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Dest.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())));</div>
<div class="line"><a id="l07482" name="l07482"></a><span class="lineno"> 7482</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewInst;</div>
<div class="line"><a id="l07483" name="l07483"></a><span class="lineno"> 7483</span>  <span class="keywordflow">if</span> (Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::S_CSELECT_B32) {</div>
<div class="line"><a id="l07484" name="l07484"></a><span class="lineno"> 7484</span>    NewInst = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_CNDMASK_B32_e64), NewDestReg)</div>
<div class="line"><a id="l07485" name="l07485"></a><span class="lineno"> 7485</span>                  .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l07486" name="l07486"></a><span class="lineno"> 7486</span>                  .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src1) <span class="comment">// False</span></div>
<div class="line"><a id="l07487" name="l07487"></a><span class="lineno"> 7487</span>                  .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l07488" name="l07488"></a><span class="lineno"> 7488</span>                  .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src0) <span class="comment">// True</span></div>
<div class="line"><a id="l07489" name="l07489"></a><span class="lineno"> 7489</span>                  .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(NewCondReg);</div>
<div class="line"><a id="l07490" name="l07490"></a><span class="lineno"> 7490</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l07491" name="l07491"></a><span class="lineno"> 7491</span>    NewInst =</div>
<div class="line"><a id="l07492" name="l07492"></a><span class="lineno"> 7492</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_CNDMASK_B64_PSEUDO), NewDestReg)</div>
<div class="line"><a id="l07493" name="l07493"></a><span class="lineno"> 7493</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src1) <span class="comment">// False</span></div>
<div class="line"><a id="l07494" name="l07494"></a><span class="lineno"> 7494</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src0) <span class="comment">// True</span></div>
<div class="line"><a id="l07495" name="l07495"></a><span class="lineno"> 7495</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(NewCondReg);</div>
<div class="line"><a id="l07496" name="l07496"></a><span class="lineno"> 7496</span>  }</div>
<div class="line"><a id="l07497" name="l07497"></a><span class="lineno"> 7497</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(Dest.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), NewDestReg);</div>
<div class="line"><a id="l07498" name="l07498"></a><span class="lineno"> 7498</span>  <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a09787033a63326e79a0d1445d3e0de13">legalizeOperands</a>(*NewInst, MDT);</div>
<div class="line"><a id="l07499" name="l07499"></a><span class="lineno"> 7499</span>  addUsersToMoveToVALUWorklist(NewDestReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Worklist);</div>
<div class="line"><a id="l07500" name="l07500"></a><span class="lineno"> 7500</span>}</div>
<div class="line"><a id="l07501" name="l07501"></a><span class="lineno"> 7501</span> </div>
<div class="line"><a id="l07502" name="l07502"></a><span class="lineno"> 7502</span><span class="keywordtype">void</span> SIInstrInfo::lowerScalarAbs(<a class="code hl_struct" href="structllvm_1_1SIInstrWorklist.html">SIInstrWorklist</a> &amp;Worklist,</div>
<div class="line"><a id="l07503" name="l07503"></a><span class="lineno"> 7503</span>                                 <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l07504" name="l07504"></a><span class="lineno"> 7504</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>();</div>
<div class="line"><a id="l07505" name="l07505"></a><span class="lineno"> 7505</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l07506" name="l07506"></a><span class="lineno"> 7506</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = Inst;</div>
<div class="line"><a id="l07507" name="l07507"></a><span class="lineno"> 7507</span>  <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>();</div>
<div class="line"><a id="l07508" name="l07508"></a><span class="lineno"> 7508</span> </div>
<div class="line"><a id="l07509" name="l07509"></a><span class="lineno"> 7509</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0);</div>
<div class="line"><a id="l07510" name="l07510"></a><span class="lineno"> 7510</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1);</div>
<div class="line"><a id="l07511" name="l07511"></a><span class="lineno"> 7511</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TmpReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l07512" name="l07512"></a><span class="lineno"> 7512</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ResultReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l07513" name="l07513"></a><span class="lineno"> 7513</span> </div>
<div class="line"><a id="l07514" name="l07514"></a><span class="lineno"> 7514</span>  <span class="keywordtype">unsigned</span> SubOp = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ae431b2e8fc0aee94b01cece42984d2dd">hasAddNoCarry</a>() ?</div>
<div class="line"><a id="l07515" name="l07515"></a><span class="lineno"> 7515</span>    AMDGPU::V_SUB_U32_e32 : AMDGPU::V_SUB_CO_U32_e32;</div>
<div class="line"><a id="l07516" name="l07516"></a><span class="lineno"> 7516</span> </div>
<div class="line"><a id="l07517" name="l07517"></a><span class="lineno"> 7517</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(SubOp), TmpReg)</div>
<div class="line"><a id="l07518" name="l07518"></a><span class="lineno"> 7518</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l07519" name="l07519"></a><span class="lineno"> 7519</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Src.getReg());</div>
<div class="line"><a id="l07520" name="l07520"></a><span class="lineno"> 7520</span> </div>
<div class="line"><a id="l07521" name="l07521"></a><span class="lineno"> 7521</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MAX_I32_e64), ResultReg)</div>
<div class="line"><a id="l07522" name="l07522"></a><span class="lineno"> 7522</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Src.getReg())</div>
<div class="line"><a id="l07523" name="l07523"></a><span class="lineno"> 7523</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(TmpReg);</div>
<div class="line"><a id="l07524" name="l07524"></a><span class="lineno"> 7524</span> </div>
<div class="line"><a id="l07525" name="l07525"></a><span class="lineno"> 7525</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(Dest.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), ResultReg);</div>
<div class="line"><a id="l07526" name="l07526"></a><span class="lineno"> 7526</span>  addUsersToMoveToVALUWorklist(ResultReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Worklist);</div>
<div class="line"><a id="l07527" name="l07527"></a><span class="lineno"> 7527</span>}</div>
<div class="line"><a id="l07528" name="l07528"></a><span class="lineno"> 7528</span> </div>
<div class="line"><a id="l07529" name="l07529"></a><span class="lineno"> 7529</span><span class="keywordtype">void</span> SIInstrInfo::lowerScalarXnor(<a class="code hl_struct" href="structllvm_1_1SIInstrWorklist.html">SIInstrWorklist</a> &amp;Worklist,</div>
<div class="line"><a id="l07530" name="l07530"></a><span class="lineno"> 7530</span>                                  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l07531" name="l07531"></a><span class="lineno"> 7531</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>();</div>
<div class="line"><a id="l07532" name="l07532"></a><span class="lineno"> 7532</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l07533" name="l07533"></a><span class="lineno"> 7533</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = Inst;</div>
<div class="line"><a id="l07534" name="l07534"></a><span class="lineno"> 7534</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>();</div>
<div class="line"><a id="l07535" name="l07535"></a><span class="lineno"> 7535</span> </div>
<div class="line"><a id="l07536" name="l07536"></a><span class="lineno"> 7536</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0);</div>
<div class="line"><a id="l07537" name="l07537"></a><span class="lineno"> 7537</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1);</div>
<div class="line"><a id="l07538" name="l07538"></a><span class="lineno"> 7538</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2);</div>
<div class="line"><a id="l07539" name="l07539"></a><span class="lineno"> 7539</span> </div>
<div class="line"><a id="l07540" name="l07540"></a><span class="lineno"> 7540</span>  <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a24618695d970449f186b50c63648f674">hasDLInsts</a>()) {</div>
<div class="line"><a id="l07541" name="l07541"></a><span class="lineno"> 7541</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewDest = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l07542" name="l07542"></a><span class="lineno"> 7542</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a31612a0bf935add36f82065133267d4a">legalizeGenericOperand</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, &amp;AMDGPU::VGPR_32RegClass, Src0, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>);</div>
<div class="line"><a id="l07543" name="l07543"></a><span class="lineno"> 7543</span>    <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a31612a0bf935add36f82065133267d4a">legalizeGenericOperand</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, &amp;AMDGPU::VGPR_32RegClass, Src1, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>);</div>
<div class="line"><a id="l07544" name="l07544"></a><span class="lineno"> 7544</span> </div>
<div class="line"><a id="l07545" name="l07545"></a><span class="lineno"> 7545</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_XNOR_B32_e64), NewDest)</div>
<div class="line"><a id="l07546" name="l07546"></a><span class="lineno"> 7546</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src0)</div>
<div class="line"><a id="l07547" name="l07547"></a><span class="lineno"> 7547</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src1);</div>
<div class="line"><a id="l07548" name="l07548"></a><span class="lineno"> 7548</span> </div>
<div class="line"><a id="l07549" name="l07549"></a><span class="lineno"> 7549</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(Dest.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), NewDest);</div>
<div class="line"><a id="l07550" name="l07550"></a><span class="lineno"> 7550</span>    addUsersToMoveToVALUWorklist(NewDest, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Worklist);</div>
<div class="line"><a id="l07551" name="l07551"></a><span class="lineno"> 7551</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l07552" name="l07552"></a><span class="lineno"> 7552</span>    <span class="comment">// Using the identity !(x ^ y) == (!x ^ y) == (x ^ !y), we can</span></div>
<div class="line"><a id="l07553" name="l07553"></a><span class="lineno"> 7553</span>    <span class="comment">// invert either source and then perform the XOR. If either source is a</span></div>
<div class="line"><a id="l07554" name="l07554"></a><span class="lineno"> 7554</span>    <span class="comment">// scalar register, then we can leave the inversion on the scalar unit to</span></div>
<div class="line"><a id="l07555" name="l07555"></a><span class="lineno"> 7555</span>    <span class="comment">// achieve a better distribution of scalar and vector instructions.</span></div>
<div class="line"><a id="l07556" name="l07556"></a><span class="lineno"> 7556</span>    <span class="keywordtype">bool</span> Src0IsSGPR = Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div>
<div class="line"><a id="l07557" name="l07557"></a><span class="lineno"> 7557</span>                      RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()));</div>
<div class="line"><a id="l07558" name="l07558"></a><span class="lineno"> 7558</span>    <span class="keywordtype">bool</span> Src1IsSGPR = Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div>
<div class="line"><a id="l07559" name="l07559"></a><span class="lineno"> 7559</span>                      RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()));</div>
<div class="line"><a id="l07560" name="l07560"></a><span class="lineno"> 7560</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_enumvalue" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea76feb79109026728a20736a8c6504548">Xor</a>;</div>
<div class="line"><a id="l07561" name="l07561"></a><span class="lineno"> 7561</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Temp = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</div>
<div class="line"><a id="l07562" name="l07562"></a><span class="lineno"> 7562</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewDest = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</div>
<div class="line"><a id="l07563" name="l07563"></a><span class="lineno"> 7563</span> </div>
<div class="line"><a id="l07564" name="l07564"></a><span class="lineno"> 7564</span>    <span class="comment">// Build a pair of scalar instructions and add them to the work list.</span></div>
<div class="line"><a id="l07565" name="l07565"></a><span class="lineno"> 7565</span>    <span class="comment">// The next iteration over the work list will lower these to the vector</span></div>
<div class="line"><a id="l07566" name="l07566"></a><span class="lineno"> 7566</span>    <span class="comment">// unit as necessary.</span></div>
<div class="line"><a id="l07567" name="l07567"></a><span class="lineno"> 7567</span>    <span class="keywordflow">if</span> (Src0IsSGPR) {</div>
<div class="line"><a id="l07568" name="l07568"></a><span class="lineno"> 7568</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_NOT_B32), Temp).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src0);</div>
<div class="line"><a id="l07569" name="l07569"></a><span class="lineno"> 7569</span>      <a class="code hl_enumvalue" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea76feb79109026728a20736a8c6504548">Xor</a> = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_XOR_B32), NewDest)</div>
<div class="line"><a id="l07570" name="l07570"></a><span class="lineno"> 7570</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Temp)</div>
<div class="line"><a id="l07571" name="l07571"></a><span class="lineno"> 7571</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src1);</div>
<div class="line"><a id="l07572" name="l07572"></a><span class="lineno"> 7572</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Src1IsSGPR) {</div>
<div class="line"><a id="l07573" name="l07573"></a><span class="lineno"> 7573</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_NOT_B32), Temp).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src1);</div>
<div class="line"><a id="l07574" name="l07574"></a><span class="lineno"> 7574</span>      <a class="code hl_enumvalue" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea76feb79109026728a20736a8c6504548">Xor</a> = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_XOR_B32), NewDest)</div>
<div class="line"><a id="l07575" name="l07575"></a><span class="lineno"> 7575</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src0)</div>
<div class="line"><a id="l07576" name="l07576"></a><span class="lineno"> 7576</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Temp);</div>
<div class="line"><a id="l07577" name="l07577"></a><span class="lineno"> 7577</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l07578" name="l07578"></a><span class="lineno"> 7578</span>      <a class="code hl_enumvalue" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea76feb79109026728a20736a8c6504548">Xor</a> = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_XOR_B32), Temp)</div>
<div class="line"><a id="l07579" name="l07579"></a><span class="lineno"> 7579</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src0)</div>
<div class="line"><a id="l07580" name="l07580"></a><span class="lineno"> 7580</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src1);</div>
<div class="line"><a id="l07581" name="l07581"></a><span class="lineno"> 7581</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Not =</div>
<div class="line"><a id="l07582" name="l07582"></a><span class="lineno"> 7582</span>          <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_NOT_B32), NewDest).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Temp);</div>
<div class="line"><a id="l07583" name="l07583"></a><span class="lineno"> 7583</span>      Worklist.<a class="code hl_function" href="structllvm_1_1SIInstrWorklist.html#aed7def507592d4f53c51d552144531c5">insert</a>(Not);</div>
<div class="line"><a id="l07584" name="l07584"></a><span class="lineno"> 7584</span>    }</div>
<div class="line"><a id="l07585" name="l07585"></a><span class="lineno"> 7585</span> </div>
<div class="line"><a id="l07586" name="l07586"></a><span class="lineno"> 7586</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(Dest.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), NewDest);</div>
<div class="line"><a id="l07587" name="l07587"></a><span class="lineno"> 7587</span> </div>
<div class="line"><a id="l07588" name="l07588"></a><span class="lineno"> 7588</span>    Worklist.<a class="code hl_function" href="structllvm_1_1SIInstrWorklist.html#aed7def507592d4f53c51d552144531c5">insert</a>(<a class="code hl_enumvalue" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea76feb79109026728a20736a8c6504548">Xor</a>);</div>
<div class="line"><a id="l07589" name="l07589"></a><span class="lineno"> 7589</span> </div>
<div class="line"><a id="l07590" name="l07590"></a><span class="lineno"> 7590</span>    addUsersToMoveToVALUWorklist(NewDest, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Worklist);</div>
<div class="line"><a id="l07591" name="l07591"></a><span class="lineno"> 7591</span>  }</div>
<div class="line"><a id="l07592" name="l07592"></a><span class="lineno"> 7592</span>}</div>
<div class="line"><a id="l07593" name="l07593"></a><span class="lineno"> 7593</span> </div>
<div class="line"><a id="l07594" name="l07594"></a><span class="lineno"> 7594</span><span class="keywordtype">void</span> SIInstrInfo::splitScalarNotBinop(<a class="code hl_struct" href="structllvm_1_1SIInstrWorklist.html">SIInstrWorklist</a> &amp;Worklist,</div>
<div class="line"><a id="l07595" name="l07595"></a><span class="lineno"> 7595</span>                                      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div>
<div class="line"><a id="l07596" name="l07596"></a><span class="lineno"> 7596</span>                                      <span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l07597" name="l07597"></a><span class="lineno"> 7597</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>();</div>
<div class="line"><a id="l07598" name="l07598"></a><span class="lineno"> 7598</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l07599" name="l07599"></a><span class="lineno"> 7599</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = Inst;</div>
<div class="line"><a id="l07600" name="l07600"></a><span class="lineno"> 7600</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>();</div>
<div class="line"><a id="l07601" name="l07601"></a><span class="lineno"> 7601</span> </div>
<div class="line"><a id="l07602" name="l07602"></a><span class="lineno"> 7602</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0);</div>
<div class="line"><a id="l07603" name="l07603"></a><span class="lineno"> 7603</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1);</div>
<div class="line"><a id="l07604" name="l07604"></a><span class="lineno"> 7604</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2);</div>
<div class="line"><a id="l07605" name="l07605"></a><span class="lineno"> 7605</span> </div>
<div class="line"><a id="l07606" name="l07606"></a><span class="lineno"> 7606</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewDest = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</div>
<div class="line"><a id="l07607" name="l07607"></a><span class="lineno"> 7607</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Interm = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</div>
<div class="line"><a id="l07608" name="l07608"></a><span class="lineno"> 7608</span> </div>
<div class="line"><a id="l07609" name="l07609"></a><span class="lineno"> 7609</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> = *<a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode), Interm)</div>
<div class="line"><a id="l07610" name="l07610"></a><span class="lineno"> 7610</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src0)</div>
<div class="line"><a id="l07611" name="l07611"></a><span class="lineno"> 7611</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src1);</div>
<div class="line"><a id="l07612" name="l07612"></a><span class="lineno"> 7612</span> </div>
<div class="line"><a id="l07613" name="l07613"></a><span class="lineno"> 7613</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Not = *<a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_NOT_B32), NewDest)</div>
<div class="line"><a id="l07614" name="l07614"></a><span class="lineno"> 7614</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Interm);</div>
<div class="line"><a id="l07615" name="l07615"></a><span class="lineno"> 7615</span> </div>
<div class="line"><a id="l07616" name="l07616"></a><span class="lineno"> 7616</span>  Worklist.<a class="code hl_function" href="structllvm_1_1SIInstrWorklist.html#aed7def507592d4f53c51d552144531c5">insert</a>(&amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>);</div>
<div class="line"><a id="l07617" name="l07617"></a><span class="lineno"> 7617</span>  Worklist.<a class="code hl_function" href="structllvm_1_1SIInstrWorklist.html#aed7def507592d4f53c51d552144531c5">insert</a>(&amp;Not);</div>
<div class="line"><a id="l07618" name="l07618"></a><span class="lineno"> 7618</span> </div>
<div class="line"><a id="l07619" name="l07619"></a><span class="lineno"> 7619</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(Dest.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), NewDest);</div>
<div class="line"><a id="l07620" name="l07620"></a><span class="lineno"> 7620</span>  addUsersToMoveToVALUWorklist(NewDest, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Worklist);</div>
<div class="line"><a id="l07621" name="l07621"></a><span class="lineno"> 7621</span>}</div>
<div class="line"><a id="l07622" name="l07622"></a><span class="lineno"> 7622</span> </div>
<div class="line"><a id="l07623" name="l07623"></a><span class="lineno"> 7623</span><span class="keywordtype">void</span> SIInstrInfo::splitScalarBinOpN2(<a class="code hl_struct" href="structllvm_1_1SIInstrWorklist.html">SIInstrWorklist</a> &amp;Worklist,</div>
<div class="line"><a id="l07624" name="l07624"></a><span class="lineno"> 7624</span>                                     <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div>
<div class="line"><a id="l07625" name="l07625"></a><span class="lineno"> 7625</span>                                     <span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l07626" name="l07626"></a><span class="lineno"> 7626</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>();</div>
<div class="line"><a id="l07627" name="l07627"></a><span class="lineno"> 7627</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l07628" name="l07628"></a><span class="lineno"> 7628</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = Inst;</div>
<div class="line"><a id="l07629" name="l07629"></a><span class="lineno"> 7629</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>();</div>
<div class="line"><a id="l07630" name="l07630"></a><span class="lineno"> 7630</span> </div>
<div class="line"><a id="l07631" name="l07631"></a><span class="lineno"> 7631</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0);</div>
<div class="line"><a id="l07632" name="l07632"></a><span class="lineno"> 7632</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1);</div>
<div class="line"><a id="l07633" name="l07633"></a><span class="lineno"> 7633</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2);</div>
<div class="line"><a id="l07634" name="l07634"></a><span class="lineno"> 7634</span> </div>
<div class="line"><a id="l07635" name="l07635"></a><span class="lineno"> 7635</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewDest = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32_XM0RegClass);</div>
<div class="line"><a id="l07636" name="l07636"></a><span class="lineno"> 7636</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Interm = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32_XM0RegClass);</div>
<div class="line"><a id="l07637" name="l07637"></a><span class="lineno"> 7637</span> </div>
<div class="line"><a id="l07638" name="l07638"></a><span class="lineno"> 7638</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Not = *<a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_NOT_B32), Interm)</div>
<div class="line"><a id="l07639" name="l07639"></a><span class="lineno"> 7639</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src1);</div>
<div class="line"><a id="l07640" name="l07640"></a><span class="lineno"> 7640</span> </div>
<div class="line"><a id="l07641" name="l07641"></a><span class="lineno"> 7641</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> = *<a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode), NewDest)</div>
<div class="line"><a id="l07642" name="l07642"></a><span class="lineno"> 7642</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src0)</div>
<div class="line"><a id="l07643" name="l07643"></a><span class="lineno"> 7643</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Interm);</div>
<div class="line"><a id="l07644" name="l07644"></a><span class="lineno"> 7644</span> </div>
<div class="line"><a id="l07645" name="l07645"></a><span class="lineno"> 7645</span>  Worklist.<a class="code hl_function" href="structllvm_1_1SIInstrWorklist.html#aed7def507592d4f53c51d552144531c5">insert</a>(&amp;Not);</div>
<div class="line"><a id="l07646" name="l07646"></a><span class="lineno"> 7646</span>  Worklist.<a class="code hl_function" href="structllvm_1_1SIInstrWorklist.html#aed7def507592d4f53c51d552144531c5">insert</a>(&amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>);</div>
<div class="line"><a id="l07647" name="l07647"></a><span class="lineno"> 7647</span> </div>
<div class="line"><a id="l07648" name="l07648"></a><span class="lineno"> 7648</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(Dest.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), NewDest);</div>
<div class="line"><a id="l07649" name="l07649"></a><span class="lineno"> 7649</span>  addUsersToMoveToVALUWorklist(NewDest, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Worklist);</div>
<div class="line"><a id="l07650" name="l07650"></a><span class="lineno"> 7650</span>}</div>
<div class="line"><a id="l07651" name="l07651"></a><span class="lineno"> 7651</span> </div>
<div class="line"><a id="l07652" name="l07652"></a><span class="lineno"> 7652</span><span class="keywordtype">void</span> SIInstrInfo::splitScalar64BitUnaryOp(<a class="code hl_struct" href="structllvm_1_1SIInstrWorklist.html">SIInstrWorklist</a> &amp;Worklist,</div>
<div class="line"><a id="l07653" name="l07653"></a><span class="lineno"> 7653</span>                                          <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst, <span class="keywordtype">unsigned</span> Opcode,</div>
<div class="line"><a id="l07654" name="l07654"></a><span class="lineno"> 7654</span>                                          <span class="keywordtype">bool</span> Swap)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l07655" name="l07655"></a><span class="lineno"> 7655</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>();</div>
<div class="line"><a id="l07656" name="l07656"></a><span class="lineno"> 7656</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l07657" name="l07657"></a><span class="lineno"> 7657</span> </div>
<div class="line"><a id="l07658" name="l07658"></a><span class="lineno"> 7658</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0);</div>
<div class="line"><a id="l07659" name="l07659"></a><span class="lineno"> 7659</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1);</div>
<div class="line"><a id="l07660" name="l07660"></a><span class="lineno"> 7660</span>  <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>();</div>
<div class="line"><a id="l07661" name="l07661"></a><span class="lineno"> 7661</span> </div>
<div class="line"><a id="l07662" name="l07662"></a><span class="lineno"> 7662</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = Inst;</div>
<div class="line"><a id="l07663" name="l07663"></a><span class="lineno"> 7663</span> </div>
<div class="line"><a id="l07664" name="l07664"></a><span class="lineno"> 7664</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;InstDesc = <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode);</div>
<div class="line"><a id="l07665" name="l07665"></a><span class="lineno"> 7665</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src0RC = Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() ?</div>
<div class="line"><a id="l07666" name="l07666"></a><span class="lineno"> 7666</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) :</div>
<div class="line"><a id="l07667" name="l07667"></a><span class="lineno"> 7667</span>    &amp;AMDGPU::SGPR_32RegClass;</div>
<div class="line"><a id="l07668" name="l07668"></a><span class="lineno"> 7668</span> </div>
<div class="line"><a id="l07669" name="l07669"></a><span class="lineno"> 7669</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src0SubRC =</div>
<div class="line"><a id="l07670" name="l07670"></a><span class="lineno"> 7670</span>      RI.getSubRegisterClass(Src0RC, AMDGPU::sub0);</div>
<div class="line"><a id="l07671" name="l07671"></a><span class="lineno"> 7671</span> </div>
<div class="line"><a id="l07672" name="l07672"></a><span class="lineno"> 7672</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> SrcReg0Sub0 = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abe2e17618e19433e64677bce53b46370">buildExtractSubRegOrImm</a>(MII, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src0, Src0RC,</div>
<div class="line"><a id="l07673" name="l07673"></a><span class="lineno"> 7673</span>                                                       AMDGPU::sub0, Src0SubRC);</div>
<div class="line"><a id="l07674" name="l07674"></a><span class="lineno"> 7674</span> </div>
<div class="line"><a id="l07675" name="l07675"></a><span class="lineno"> 7675</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DestRC = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Dest.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l07676" name="l07676"></a><span class="lineno"> 7676</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewDestRC = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a>(DestRC);</div>
<div class="line"><a id="l07677" name="l07677"></a><span class="lineno"> 7677</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewDestSubRC =</div>
<div class="line"><a id="l07678" name="l07678"></a><span class="lineno"> 7678</span>      RI.getSubRegisterClass(NewDestRC, AMDGPU::sub0);</div>
<div class="line"><a id="l07679" name="l07679"></a><span class="lineno"> 7679</span> </div>
<div class="line"><a id="l07680" name="l07680"></a><span class="lineno"> 7680</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestSub0 = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(NewDestSubRC);</div>
<div class="line"><a id="l07681" name="l07681"></a><span class="lineno"> 7681</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LoHalf = *<a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, InstDesc, DestSub0).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(SrcReg0Sub0);</div>
<div class="line"><a id="l07682" name="l07682"></a><span class="lineno"> 7682</span> </div>
<div class="line"><a id="l07683" name="l07683"></a><span class="lineno"> 7683</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> SrcReg0Sub1 = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abe2e17618e19433e64677bce53b46370">buildExtractSubRegOrImm</a>(MII, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src0, Src0RC,</div>
<div class="line"><a id="l07684" name="l07684"></a><span class="lineno"> 7684</span>                                                       AMDGPU::sub1, Src0SubRC);</div>
<div class="line"><a id="l07685" name="l07685"></a><span class="lineno"> 7685</span> </div>
<div class="line"><a id="l07686" name="l07686"></a><span class="lineno"> 7686</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestSub1 = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(NewDestSubRC);</div>
<div class="line"><a id="l07687" name="l07687"></a><span class="lineno"> 7687</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;HiHalf = *<a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, InstDesc, DestSub1).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(SrcReg0Sub1);</div>
<div class="line"><a id="l07688" name="l07688"></a><span class="lineno"> 7688</span> </div>
<div class="line"><a id="l07689" name="l07689"></a><span class="lineno"> 7689</span>  <span class="keywordflow">if</span> (Swap)</div>
<div class="line"><a id="l07690" name="l07690"></a><span class="lineno"> 7690</span>    <a class="code hl_function" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(DestSub0, DestSub1);</div>
<div class="line"><a id="l07691" name="l07691"></a><span class="lineno"> 7691</span> </div>
<div class="line"><a id="l07692" name="l07692"></a><span class="lineno"> 7692</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> FullDestReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(NewDestRC);</div>
<div class="line"><a id="l07693" name="l07693"></a><span class="lineno"> 7693</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(TargetOpcode::REG_SEQUENCE), FullDestReg)</div>
<div class="line"><a id="l07694" name="l07694"></a><span class="lineno"> 7694</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(DestSub0)</div>
<div class="line"><a id="l07695" name="l07695"></a><span class="lineno"> 7695</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a id="l07696" name="l07696"></a><span class="lineno"> 7696</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(DestSub1)</div>
<div class="line"><a id="l07697" name="l07697"></a><span class="lineno"> 7697</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub1);</div>
<div class="line"><a id="l07698" name="l07698"></a><span class="lineno"> 7698</span> </div>
<div class="line"><a id="l07699" name="l07699"></a><span class="lineno"> 7699</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(Dest.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), FullDestReg);</div>
<div class="line"><a id="l07700" name="l07700"></a><span class="lineno"> 7700</span> </div>
<div class="line"><a id="l07701" name="l07701"></a><span class="lineno"> 7701</span>  Worklist.<a class="code hl_function" href="structllvm_1_1SIInstrWorklist.html#aed7def507592d4f53c51d552144531c5">insert</a>(&amp;LoHalf);</div>
<div class="line"><a id="l07702" name="l07702"></a><span class="lineno"> 7702</span>  Worklist.<a class="code hl_function" href="structllvm_1_1SIInstrWorklist.html#aed7def507592d4f53c51d552144531c5">insert</a>(&amp;HiHalf);</div>
<div class="line"><a id="l07703" name="l07703"></a><span class="lineno"> 7703</span> </div>
<div class="line"><a id="l07704" name="l07704"></a><span class="lineno"> 7704</span>  <span class="comment">// We don&#39;t need to legalizeOperands here because for a single operand, src0</span></div>
<div class="line"><a id="l07705" name="l07705"></a><span class="lineno"> 7705</span>  <span class="comment">// will support any kind of input.</span></div>
<div class="line"><a id="l07706" name="l07706"></a><span class="lineno"> 7706</span> </div>
<div class="line"><a id="l07707" name="l07707"></a><span class="lineno"> 7707</span>  <span class="comment">// Move all users of this moved value.</span></div>
<div class="line"><a id="l07708" name="l07708"></a><span class="lineno"> 7708</span>  addUsersToMoveToVALUWorklist(FullDestReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Worklist);</div>
<div class="line"><a id="l07709" name="l07709"></a><span class="lineno"> 7709</span>}</div>
<div class="line"><a id="l07710" name="l07710"></a><span class="lineno"> 7710</span> </div>
<div class="line"><a id="l07711" name="l07711"></a><span class="lineno"> 7711</span><span class="comment">// There is not a vector equivalent of s_mul_u64. For this reason, we need to</span></div>
<div class="line"><a id="l07712" name="l07712"></a><span class="lineno"> 7712</span><span class="comment">// split the s_mul_u64 in 32-bit vector multiplications.</span></div>
<div class="line"><a id="l07713" name="l07713"></a><span class="lineno"> 7713</span><span class="keywordtype">void</span> SIInstrInfo::splitScalarSMulU64(<a class="code hl_struct" href="structllvm_1_1SIInstrWorklist.html">SIInstrWorklist</a> &amp;Worklist,</div>
<div class="line"><a id="l07714" name="l07714"></a><span class="lineno"> 7714</span>                                     <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div>
<div class="line"><a id="l07715" name="l07715"></a><span class="lineno"> 7715</span>                                     <a class="code hl_class" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l07716" name="l07716"></a><span class="lineno"> 7716</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>();</div>
<div class="line"><a id="l07717" name="l07717"></a><span class="lineno"> 7717</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l07718" name="l07718"></a><span class="lineno"> 7718</span> </div>
<div class="line"><a id="l07719" name="l07719"></a><span class="lineno"> 7719</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> FullDestReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VReg_64RegClass);</div>
<div class="line"><a id="l07720" name="l07720"></a><span class="lineno"> 7720</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestSub0 = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l07721" name="l07721"></a><span class="lineno"> 7721</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestSub1 = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l07722" name="l07722"></a><span class="lineno"> 7722</span> </div>
<div class="line"><a id="l07723" name="l07723"></a><span class="lineno"> 7723</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0);</div>
<div class="line"><a id="l07724" name="l07724"></a><span class="lineno"> 7724</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1);</div>
<div class="line"><a id="l07725" name="l07725"></a><span class="lineno"> 7725</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2);</div>
<div class="line"><a id="l07726" name="l07726"></a><span class="lineno"> 7726</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>();</div>
<div class="line"><a id="l07727" name="l07727"></a><span class="lineno"> 7727</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = Inst;</div>
<div class="line"><a id="l07728" name="l07728"></a><span class="lineno"> 7728</span> </div>
<div class="line"><a id="l07729" name="l07729"></a><span class="lineno"> 7729</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src0RC = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l07730" name="l07730"></a><span class="lineno"> 7730</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src1RC = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l07731" name="l07731"></a><span class="lineno"> 7731</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src0SubRC =</div>
<div class="line"><a id="l07732" name="l07732"></a><span class="lineno"> 7732</span>      RI.getSubRegisterClass(Src0RC, AMDGPU::sub0);</div>
<div class="line"><a id="l07733" name="l07733"></a><span class="lineno"> 7733</span>  <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(Src0SubRC))</div>
<div class="line"><a id="l07734" name="l07734"></a><span class="lineno"> 7734</span>    Src0SubRC = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a>(Src0SubRC);</div>
<div class="line"><a id="l07735" name="l07735"></a><span class="lineno"> 7735</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src1SubRC =</div>
<div class="line"><a id="l07736" name="l07736"></a><span class="lineno"> 7736</span>      RI.getSubRegisterClass(Src1RC, AMDGPU::sub0);</div>
<div class="line"><a id="l07737" name="l07737"></a><span class="lineno"> 7737</span>  <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(Src1SubRC))</div>
<div class="line"><a id="l07738" name="l07738"></a><span class="lineno"> 7738</span>    Src1SubRC = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a>(Src1SubRC);</div>
<div class="line"><a id="l07739" name="l07739"></a><span class="lineno"> 7739</span> </div>
<div class="line"><a id="l07740" name="l07740"></a><span class="lineno"> 7740</span>  <span class="comment">// First, we extract the low 32-bit and high 32-bit values from each of the</span></div>
<div class="line"><a id="l07741" name="l07741"></a><span class="lineno"> 7741</span>  <span class="comment">// operands.</span></div>
<div class="line"><a id="l07742" name="l07742"></a><span class="lineno"> 7742</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> Op0L =</div>
<div class="line"><a id="l07743" name="l07743"></a><span class="lineno"> 7743</span>      <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abe2e17618e19433e64677bce53b46370">buildExtractSubRegOrImm</a>(MII, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src0, Src0RC, AMDGPU::sub0, Src0SubRC);</div>
<div class="line"><a id="l07744" name="l07744"></a><span class="lineno"> 7744</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> Op1L =</div>
<div class="line"><a id="l07745" name="l07745"></a><span class="lineno"> 7745</span>      <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abe2e17618e19433e64677bce53b46370">buildExtractSubRegOrImm</a>(MII, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src1, Src1RC, AMDGPU::sub0, Src1SubRC);</div>
<div class="line"><a id="l07746" name="l07746"></a><span class="lineno"> 7746</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> Op0H =</div>
<div class="line"><a id="l07747" name="l07747"></a><span class="lineno"> 7747</span>      <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abe2e17618e19433e64677bce53b46370">buildExtractSubRegOrImm</a>(MII, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src0, Src0RC, AMDGPU::sub1, Src0SubRC);</div>
<div class="line"><a id="l07748" name="l07748"></a><span class="lineno"> 7748</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> Op1H =</div>
<div class="line"><a id="l07749" name="l07749"></a><span class="lineno"> 7749</span>      <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abe2e17618e19433e64677bce53b46370">buildExtractSubRegOrImm</a>(MII, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src1, Src1RC, AMDGPU::sub1, Src1SubRC);</div>
<div class="line"><a id="l07750" name="l07750"></a><span class="lineno"> 7750</span> </div>
<div class="line"><a id="l07751" name="l07751"></a><span class="lineno"> 7751</span>  <span class="comment">// The multilication is done as follows:</span></div>
<div class="line"><a id="l07752" name="l07752"></a><span class="lineno"> 7752</span>  <span class="comment">//</span></div>
<div class="line"><a id="l07753" name="l07753"></a><span class="lineno"> 7753</span>  <span class="comment">//                            Op1H  Op1L</span></div>
<div class="line"><a id="l07754" name="l07754"></a><span class="lineno"> 7754</span>  <span class="comment">//                          * Op0H  Op0L</span></div>
<div class="line"><a id="l07755" name="l07755"></a><span class="lineno"> 7755</span>  <span class="comment">//                       --------------------</span></div>
<div class="line"><a id="l07756" name="l07756"></a><span class="lineno"> 7756</span>  <span class="comment">//                       Op1H*Op0L  Op1L*Op0L</span></div>
<div class="line"><a id="l07757" name="l07757"></a><span class="lineno"> 7757</span>  <span class="comment">//          + Op1H*Op0H  Op1L*Op0H</span></div>
<div class="line"><a id="l07758" name="l07758"></a><span class="lineno"> 7758</span>  <span class="comment">// -----------------------------------------</span></div>
<div class="line"><a id="l07759" name="l07759"></a><span class="lineno"> 7759</span>  <span class="comment">// (Op1H*Op0L + Op1L*Op0H + carry)  Op1L*Op0L</span></div>
<div class="line"><a id="l07760" name="l07760"></a><span class="lineno"> 7760</span>  <span class="comment">//</span></div>
<div class="line"><a id="l07761" name="l07761"></a><span class="lineno"> 7761</span>  <span class="comment">//  We drop Op1H*Op0H because the result of the multiplication is a 64-bit</span></div>
<div class="line"><a id="l07762" name="l07762"></a><span class="lineno"> 7762</span>  <span class="comment">//  value and that would overflow.</span></div>
<div class="line"><a id="l07763" name="l07763"></a><span class="lineno"> 7763</span>  <span class="comment">//  The low 32-bit value is Op1L*Op0L.</span></div>
<div class="line"><a id="l07764" name="l07764"></a><span class="lineno"> 7764</span>  <span class="comment">//  The high 32-bit value is Op1H*Op0L + Op1L*Op0H + carry (from Op1L*Op0L).</span></div>
<div class="line"><a id="l07765" name="l07765"></a><span class="lineno"> 7765</span> </div>
<div class="line"><a id="l07766" name="l07766"></a><span class="lineno"> 7766</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Op1L_Op0H_Reg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l07767" name="l07767"></a><span class="lineno"> 7767</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Op1L_Op0H =</div>
<div class="line"><a id="l07768" name="l07768"></a><span class="lineno"> 7768</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MUL_LO_U32_e64), Op1L_Op0H_Reg)</div>
<div class="line"><a id="l07769" name="l07769"></a><span class="lineno"> 7769</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Op1L)</div>
<div class="line"><a id="l07770" name="l07770"></a><span class="lineno"> 7770</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Op0H);</div>
<div class="line"><a id="l07771" name="l07771"></a><span class="lineno"> 7771</span> </div>
<div class="line"><a id="l07772" name="l07772"></a><span class="lineno"> 7772</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Op1H_Op0L_Reg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l07773" name="l07773"></a><span class="lineno"> 7773</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Op1H_Op0L =</div>
<div class="line"><a id="l07774" name="l07774"></a><span class="lineno"> 7774</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MUL_LO_U32_e64), Op1H_Op0L_Reg)</div>
<div class="line"><a id="l07775" name="l07775"></a><span class="lineno"> 7775</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Op1H)</div>
<div class="line"><a id="l07776" name="l07776"></a><span class="lineno"> 7776</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Op0L);</div>
<div class="line"><a id="l07777" name="l07777"></a><span class="lineno"> 7777</span> </div>
<div class="line"><a id="l07778" name="l07778"></a><span class="lineno"> 7778</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CarryReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l07779" name="l07779"></a><span class="lineno"> 7779</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Carry =</div>
<div class="line"><a id="l07780" name="l07780"></a><span class="lineno"> 7780</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MUL_HI_U32_e64), CarryReg)</div>
<div class="line"><a id="l07781" name="l07781"></a><span class="lineno"> 7781</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Op1L)</div>
<div class="line"><a id="l07782" name="l07782"></a><span class="lineno"> 7782</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Op0L);</div>
<div class="line"><a id="l07783" name="l07783"></a><span class="lineno"> 7783</span> </div>
<div class="line"><a id="l07784" name="l07784"></a><span class="lineno"> 7784</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LoHalf =</div>
<div class="line"><a id="l07785" name="l07785"></a><span class="lineno"> 7785</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MUL_LO_U32_e64), DestSub0)</div>
<div class="line"><a id="l07786" name="l07786"></a><span class="lineno"> 7786</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Op1L)</div>
<div class="line"><a id="l07787" name="l07787"></a><span class="lineno"> 7787</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Op0L);</div>
<div class="line"><a id="l07788" name="l07788"></a><span class="lineno"> 7788</span> </div>
<div class="line"><a id="l07789" name="l07789"></a><span class="lineno"> 7789</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> AddReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l07790" name="l07790"></a><span class="lineno"> 7790</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_enumvalue" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">Add</a> = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_ADD_U32_e32), AddReg)</div>
<div class="line"><a id="l07791" name="l07791"></a><span class="lineno"> 7791</span>                          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Op1L_Op0H_Reg)</div>
<div class="line"><a id="l07792" name="l07792"></a><span class="lineno"> 7792</span>                          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Op1H_Op0L_Reg);</div>
<div class="line"><a id="l07793" name="l07793"></a><span class="lineno"> 7793</span> </div>
<div class="line"><a id="l07794" name="l07794"></a><span class="lineno"> 7794</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *HiHalf =</div>
<div class="line"><a id="l07795" name="l07795"></a><span class="lineno"> 7795</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_ADD_U32_e32), DestSub1)</div>
<div class="line"><a id="l07796" name="l07796"></a><span class="lineno"> 7796</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(AddReg)</div>
<div class="line"><a id="l07797" name="l07797"></a><span class="lineno"> 7797</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(CarryReg);</div>
<div class="line"><a id="l07798" name="l07798"></a><span class="lineno"> 7798</span> </div>
<div class="line"><a id="l07799" name="l07799"></a><span class="lineno"> 7799</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(TargetOpcode::REG_SEQUENCE), FullDestReg)</div>
<div class="line"><a id="l07800" name="l07800"></a><span class="lineno"> 7800</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(DestSub0)</div>
<div class="line"><a id="l07801" name="l07801"></a><span class="lineno"> 7801</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a id="l07802" name="l07802"></a><span class="lineno"> 7802</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(DestSub1)</div>
<div class="line"><a id="l07803" name="l07803"></a><span class="lineno"> 7803</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub1);</div>
<div class="line"><a id="l07804" name="l07804"></a><span class="lineno"> 7804</span> </div>
<div class="line"><a id="l07805" name="l07805"></a><span class="lineno"> 7805</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(Dest.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), FullDestReg);</div>
<div class="line"><a id="l07806" name="l07806"></a><span class="lineno"> 7806</span> </div>
<div class="line"><a id="l07807" name="l07807"></a><span class="lineno"> 7807</span>  <span class="comment">// Try to legalize the operands in case we need to swap the order to keep it</span></div>
<div class="line"><a id="l07808" name="l07808"></a><span class="lineno"> 7808</span>  <span class="comment">// valid.</span></div>
<div class="line"><a id="l07809" name="l07809"></a><span class="lineno"> 7809</span>  <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a09787033a63326e79a0d1445d3e0de13">legalizeOperands</a>(*Op1L_Op0H, MDT);</div>
<div class="line"><a id="l07810" name="l07810"></a><span class="lineno"> 7810</span>  <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a09787033a63326e79a0d1445d3e0de13">legalizeOperands</a>(*Op1H_Op0L, MDT);</div>
<div class="line"><a id="l07811" name="l07811"></a><span class="lineno"> 7811</span>  <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a09787033a63326e79a0d1445d3e0de13">legalizeOperands</a>(*Carry, MDT);</div>
<div class="line"><a id="l07812" name="l07812"></a><span class="lineno"> 7812</span>  <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a09787033a63326e79a0d1445d3e0de13">legalizeOperands</a>(*LoHalf, MDT);</div>
<div class="line"><a id="l07813" name="l07813"></a><span class="lineno"> 7813</span>  <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a09787033a63326e79a0d1445d3e0de13">legalizeOperands</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">Add</a>, MDT);</div>
<div class="line"><a id="l07814" name="l07814"></a><span class="lineno"> 7814</span>  <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a09787033a63326e79a0d1445d3e0de13">legalizeOperands</a>(*HiHalf, MDT);</div>
<div class="line"><a id="l07815" name="l07815"></a><span class="lineno"> 7815</span> </div>
<div class="line"><a id="l07816" name="l07816"></a><span class="lineno"> 7816</span>  <span class="comment">// Move all users of this moved value.</span></div>
<div class="line"><a id="l07817" name="l07817"></a><span class="lineno"> 7817</span>  addUsersToMoveToVALUWorklist(FullDestReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Worklist);</div>
<div class="line"><a id="l07818" name="l07818"></a><span class="lineno"> 7818</span>}</div>
<div class="line"><a id="l07819" name="l07819"></a><span class="lineno"> 7819</span> </div>
<div class="line"><a id="l07820" name="l07820"></a><span class="lineno"> 7820</span><span class="comment">// Lower S_MUL_U64_U32_PSEUDO/S_MUL_I64_I32_PSEUDO in two 32-bit vector</span></div>
<div class="line"><a id="l07821" name="l07821"></a><span class="lineno"> 7821</span><span class="comment">// multiplications.</span></div>
<div class="line"><a id="l07822" name="l07822"></a><span class="lineno"> 7822</span><span class="keywordtype">void</span> SIInstrInfo::splitScalarSMulPseudo(<a class="code hl_struct" href="structllvm_1_1SIInstrWorklist.html">SIInstrWorklist</a> &amp;Worklist,</div>
<div class="line"><a id="l07823" name="l07823"></a><span class="lineno"> 7823</span>                                        <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div>
<div class="line"><a id="l07824" name="l07824"></a><span class="lineno"> 7824</span>                                        <a class="code hl_class" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l07825" name="l07825"></a><span class="lineno"> 7825</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>();</div>
<div class="line"><a id="l07826" name="l07826"></a><span class="lineno"> 7826</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l07827" name="l07827"></a><span class="lineno"> 7827</span> </div>
<div class="line"><a id="l07828" name="l07828"></a><span class="lineno"> 7828</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> FullDestReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VReg_64RegClass);</div>
<div class="line"><a id="l07829" name="l07829"></a><span class="lineno"> 7829</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestSub0 = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l07830" name="l07830"></a><span class="lineno"> 7830</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestSub1 = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l07831" name="l07831"></a><span class="lineno"> 7831</span> </div>
<div class="line"><a id="l07832" name="l07832"></a><span class="lineno"> 7832</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0);</div>
<div class="line"><a id="l07833" name="l07833"></a><span class="lineno"> 7833</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1);</div>
<div class="line"><a id="l07834" name="l07834"></a><span class="lineno"> 7834</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2);</div>
<div class="line"><a id="l07835" name="l07835"></a><span class="lineno"> 7835</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>();</div>
<div class="line"><a id="l07836" name="l07836"></a><span class="lineno"> 7836</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = Inst;</div>
<div class="line"><a id="l07837" name="l07837"></a><span class="lineno"> 7837</span> </div>
<div class="line"><a id="l07838" name="l07838"></a><span class="lineno"> 7838</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src0RC = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l07839" name="l07839"></a><span class="lineno"> 7839</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src1RC = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l07840" name="l07840"></a><span class="lineno"> 7840</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src0SubRC =</div>
<div class="line"><a id="l07841" name="l07841"></a><span class="lineno"> 7841</span>      RI.getSubRegisterClass(Src0RC, AMDGPU::sub0);</div>
<div class="line"><a id="l07842" name="l07842"></a><span class="lineno"> 7842</span>  <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(Src0SubRC))</div>
<div class="line"><a id="l07843" name="l07843"></a><span class="lineno"> 7843</span>    Src0SubRC = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a>(Src0SubRC);</div>
<div class="line"><a id="l07844" name="l07844"></a><span class="lineno"> 7844</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src1SubRC =</div>
<div class="line"><a id="l07845" name="l07845"></a><span class="lineno"> 7845</span>      RI.getSubRegisterClass(Src1RC, AMDGPU::sub0);</div>
<div class="line"><a id="l07846" name="l07846"></a><span class="lineno"> 7846</span>  <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(Src1SubRC))</div>
<div class="line"><a id="l07847" name="l07847"></a><span class="lineno"> 7847</span>    Src1SubRC = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a>(Src1SubRC);</div>
<div class="line"><a id="l07848" name="l07848"></a><span class="lineno"> 7848</span> </div>
<div class="line"><a id="l07849" name="l07849"></a><span class="lineno"> 7849</span>  <span class="comment">// First, we extract the low 32-bit and high 32-bit values from each of the</span></div>
<div class="line"><a id="l07850" name="l07850"></a><span class="lineno"> 7850</span>  <span class="comment">// operands.</span></div>
<div class="line"><a id="l07851" name="l07851"></a><span class="lineno"> 7851</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> Op0L =</div>
<div class="line"><a id="l07852" name="l07852"></a><span class="lineno"> 7852</span>      <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abe2e17618e19433e64677bce53b46370">buildExtractSubRegOrImm</a>(MII, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src0, Src0RC, AMDGPU::sub0, Src0SubRC);</div>
<div class="line"><a id="l07853" name="l07853"></a><span class="lineno"> 7853</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> Op1L =</div>
<div class="line"><a id="l07854" name="l07854"></a><span class="lineno"> 7854</span>      <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abe2e17618e19433e64677bce53b46370">buildExtractSubRegOrImm</a>(MII, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src1, Src1RC, AMDGPU::sub0, Src1SubRC);</div>
<div class="line"><a id="l07855" name="l07855"></a><span class="lineno"> 7855</span> </div>
<div class="line"><a id="l07856" name="l07856"></a><span class="lineno"> 7856</span>  <span class="keywordtype">unsigned</span> Opc = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div>
<div class="line"><a id="l07857" name="l07857"></a><span class="lineno"> 7857</span>  <span class="keywordtype">unsigned</span> NewOpc = Opc == AMDGPU::S_MUL_U64_U32_PSEUDO</div>
<div class="line"><a id="l07858" name="l07858"></a><span class="lineno"> 7858</span>                        ? AMDGPU::V_MUL_HI_U32_e64</div>
<div class="line"><a id="l07859" name="l07859"></a><span class="lineno"> 7859</span>                        : AMDGPU::V_MUL_HI_I32_e64;</div>
<div class="line"><a id="l07860" name="l07860"></a><span class="lineno"> 7860</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *HiHalf =</div>
<div class="line"><a id="l07861" name="l07861"></a><span class="lineno"> 7861</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(NewOpc), DestSub1).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Op1L).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Op0L);</div>
<div class="line"><a id="l07862" name="l07862"></a><span class="lineno"> 7862</span> </div>
<div class="line"><a id="l07863" name="l07863"></a><span class="lineno"> 7863</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LoHalf =</div>
<div class="line"><a id="l07864" name="l07864"></a><span class="lineno"> 7864</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MUL_LO_U32_e64), DestSub0)</div>
<div class="line"><a id="l07865" name="l07865"></a><span class="lineno"> 7865</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Op1L)</div>
<div class="line"><a id="l07866" name="l07866"></a><span class="lineno"> 7866</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Op0L);</div>
<div class="line"><a id="l07867" name="l07867"></a><span class="lineno"> 7867</span> </div>
<div class="line"><a id="l07868" name="l07868"></a><span class="lineno"> 7868</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(TargetOpcode::REG_SEQUENCE), FullDestReg)</div>
<div class="line"><a id="l07869" name="l07869"></a><span class="lineno"> 7869</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(DestSub0)</div>
<div class="line"><a id="l07870" name="l07870"></a><span class="lineno"> 7870</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a id="l07871" name="l07871"></a><span class="lineno"> 7871</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(DestSub1)</div>
<div class="line"><a id="l07872" name="l07872"></a><span class="lineno"> 7872</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub1);</div>
<div class="line"><a id="l07873" name="l07873"></a><span class="lineno"> 7873</span> </div>
<div class="line"><a id="l07874" name="l07874"></a><span class="lineno"> 7874</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(Dest.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), FullDestReg);</div>
<div class="line"><a id="l07875" name="l07875"></a><span class="lineno"> 7875</span> </div>
<div class="line"><a id="l07876" name="l07876"></a><span class="lineno"> 7876</span>  <span class="comment">// Try to legalize the operands in case we need to swap the order to keep it</span></div>
<div class="line"><a id="l07877" name="l07877"></a><span class="lineno"> 7877</span>  <span class="comment">// valid.</span></div>
<div class="line"><a id="l07878" name="l07878"></a><span class="lineno"> 7878</span>  <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a09787033a63326e79a0d1445d3e0de13">legalizeOperands</a>(*HiHalf, MDT);</div>
<div class="line"><a id="l07879" name="l07879"></a><span class="lineno"> 7879</span>  <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a09787033a63326e79a0d1445d3e0de13">legalizeOperands</a>(*LoHalf, MDT);</div>
<div class="line"><a id="l07880" name="l07880"></a><span class="lineno"> 7880</span> </div>
<div class="line"><a id="l07881" name="l07881"></a><span class="lineno"> 7881</span>  <span class="comment">// Move all users of this moved value.</span></div>
<div class="line"><a id="l07882" name="l07882"></a><span class="lineno"> 7882</span>  addUsersToMoveToVALUWorklist(FullDestReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Worklist);</div>
<div class="line"><a id="l07883" name="l07883"></a><span class="lineno"> 7883</span>}</div>
<div class="line"><a id="l07884" name="l07884"></a><span class="lineno"> 7884</span> </div>
<div class="line"><a id="l07885" name="l07885"></a><span class="lineno"> 7885</span><span class="keywordtype">void</span> SIInstrInfo::splitScalar64BitBinaryOp(<a class="code hl_struct" href="structllvm_1_1SIInstrWorklist.html">SIInstrWorklist</a> &amp;Worklist,</div>
<div class="line"><a id="l07886" name="l07886"></a><span class="lineno"> 7886</span>                                           <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst, <span class="keywordtype">unsigned</span> Opcode,</div>
<div class="line"><a id="l07887" name="l07887"></a><span class="lineno"> 7887</span>                                           <a class="code hl_class" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l07888" name="l07888"></a><span class="lineno"> 7888</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>();</div>
<div class="line"><a id="l07889" name="l07889"></a><span class="lineno"> 7889</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l07890" name="l07890"></a><span class="lineno"> 7890</span> </div>
<div class="line"><a id="l07891" name="l07891"></a><span class="lineno"> 7891</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0);</div>
<div class="line"><a id="l07892" name="l07892"></a><span class="lineno"> 7892</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1);</div>
<div class="line"><a id="l07893" name="l07893"></a><span class="lineno"> 7893</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2);</div>
<div class="line"><a id="l07894" name="l07894"></a><span class="lineno"> 7894</span>  <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>();</div>
<div class="line"><a id="l07895" name="l07895"></a><span class="lineno"> 7895</span> </div>
<div class="line"><a id="l07896" name="l07896"></a><span class="lineno"> 7896</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = Inst;</div>
<div class="line"><a id="l07897" name="l07897"></a><span class="lineno"> 7897</span> </div>
<div class="line"><a id="l07898" name="l07898"></a><span class="lineno"> 7898</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;InstDesc = <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode);</div>
<div class="line"><a id="l07899" name="l07899"></a><span class="lineno"> 7899</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src0RC = Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() ?</div>
<div class="line"><a id="l07900" name="l07900"></a><span class="lineno"> 7900</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) :</div>
<div class="line"><a id="l07901" name="l07901"></a><span class="lineno"> 7901</span>    &amp;AMDGPU::SGPR_32RegClass;</div>
<div class="line"><a id="l07902" name="l07902"></a><span class="lineno"> 7902</span> </div>
<div class="line"><a id="l07903" name="l07903"></a><span class="lineno"> 7903</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src0SubRC =</div>
<div class="line"><a id="l07904" name="l07904"></a><span class="lineno"> 7904</span>      RI.getSubRegisterClass(Src0RC, AMDGPU::sub0);</div>
<div class="line"><a id="l07905" name="l07905"></a><span class="lineno"> 7905</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src1RC = Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() ?</div>
<div class="line"><a id="l07906" name="l07906"></a><span class="lineno"> 7906</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) :</div>
<div class="line"><a id="l07907" name="l07907"></a><span class="lineno"> 7907</span>    &amp;AMDGPU::SGPR_32RegClass;</div>
<div class="line"><a id="l07908" name="l07908"></a><span class="lineno"> 7908</span> </div>
<div class="line"><a id="l07909" name="l07909"></a><span class="lineno"> 7909</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src1SubRC =</div>
<div class="line"><a id="l07910" name="l07910"></a><span class="lineno"> 7910</span>      RI.getSubRegisterClass(Src1RC, AMDGPU::sub0);</div>
<div class="line"><a id="l07911" name="l07911"></a><span class="lineno"> 7911</span> </div>
<div class="line"><a id="l07912" name="l07912"></a><span class="lineno"> 7912</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> SrcReg0Sub0 = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abe2e17618e19433e64677bce53b46370">buildExtractSubRegOrImm</a>(MII, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src0, Src0RC,</div>
<div class="line"><a id="l07913" name="l07913"></a><span class="lineno"> 7913</span>                                                       AMDGPU::sub0, Src0SubRC);</div>
<div class="line"><a id="l07914" name="l07914"></a><span class="lineno"> 7914</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> SrcReg1Sub0 = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abe2e17618e19433e64677bce53b46370">buildExtractSubRegOrImm</a>(MII, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src1, Src1RC,</div>
<div class="line"><a id="l07915" name="l07915"></a><span class="lineno"> 7915</span>                                                       AMDGPU::sub0, Src1SubRC);</div>
<div class="line"><a id="l07916" name="l07916"></a><span class="lineno"> 7916</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> SrcReg0Sub1 = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abe2e17618e19433e64677bce53b46370">buildExtractSubRegOrImm</a>(MII, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src0, Src0RC,</div>
<div class="line"><a id="l07917" name="l07917"></a><span class="lineno"> 7917</span>                                                       AMDGPU::sub1, Src0SubRC);</div>
<div class="line"><a id="l07918" name="l07918"></a><span class="lineno"> 7918</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> SrcReg1Sub1 = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abe2e17618e19433e64677bce53b46370">buildExtractSubRegOrImm</a>(MII, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src1, Src1RC,</div>
<div class="line"><a id="l07919" name="l07919"></a><span class="lineno"> 7919</span>                                                       AMDGPU::sub1, Src1SubRC);</div>
<div class="line"><a id="l07920" name="l07920"></a><span class="lineno"> 7920</span> </div>
<div class="line"><a id="l07921" name="l07921"></a><span class="lineno"> 7921</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DestRC = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Dest.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l07922" name="l07922"></a><span class="lineno"> 7922</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewDestRC = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a>(DestRC);</div>
<div class="line"><a id="l07923" name="l07923"></a><span class="lineno"> 7923</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewDestSubRC =</div>
<div class="line"><a id="l07924" name="l07924"></a><span class="lineno"> 7924</span>      RI.getSubRegisterClass(NewDestRC, AMDGPU::sub0);</div>
<div class="line"><a id="l07925" name="l07925"></a><span class="lineno"> 7925</span> </div>
<div class="line"><a id="l07926" name="l07926"></a><span class="lineno"> 7926</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestSub0 = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(NewDestSubRC);</div>
<div class="line"><a id="l07927" name="l07927"></a><span class="lineno"> 7927</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LoHalf = *<a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, InstDesc, DestSub0)</div>
<div class="line"><a id="l07928" name="l07928"></a><span class="lineno"> 7928</span>                              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(SrcReg0Sub0)</div>
<div class="line"><a id="l07929" name="l07929"></a><span class="lineno"> 7929</span>                              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(SrcReg1Sub0);</div>
<div class="line"><a id="l07930" name="l07930"></a><span class="lineno"> 7930</span> </div>
<div class="line"><a id="l07931" name="l07931"></a><span class="lineno"> 7931</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestSub1 = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(NewDestSubRC);</div>
<div class="line"><a id="l07932" name="l07932"></a><span class="lineno"> 7932</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;HiHalf = *<a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, InstDesc, DestSub1)</div>
<div class="line"><a id="l07933" name="l07933"></a><span class="lineno"> 7933</span>                              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(SrcReg0Sub1)</div>
<div class="line"><a id="l07934" name="l07934"></a><span class="lineno"> 7934</span>                              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(SrcReg1Sub1);</div>
<div class="line"><a id="l07935" name="l07935"></a><span class="lineno"> 7935</span> </div>
<div class="line"><a id="l07936" name="l07936"></a><span class="lineno"> 7936</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> FullDestReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(NewDestRC);</div>
<div class="line"><a id="l07937" name="l07937"></a><span class="lineno"> 7937</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(TargetOpcode::REG_SEQUENCE), FullDestReg)</div>
<div class="line"><a id="l07938" name="l07938"></a><span class="lineno"> 7938</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(DestSub0)</div>
<div class="line"><a id="l07939" name="l07939"></a><span class="lineno"> 7939</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a id="l07940" name="l07940"></a><span class="lineno"> 7940</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(DestSub1)</div>
<div class="line"><a id="l07941" name="l07941"></a><span class="lineno"> 7941</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub1);</div>
<div class="line"><a id="l07942" name="l07942"></a><span class="lineno"> 7942</span> </div>
<div class="line"><a id="l07943" name="l07943"></a><span class="lineno"> 7943</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(Dest.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), FullDestReg);</div>
<div class="line"><a id="l07944" name="l07944"></a><span class="lineno"> 7944</span> </div>
<div class="line"><a id="l07945" name="l07945"></a><span class="lineno"> 7945</span>  Worklist.<a class="code hl_function" href="structllvm_1_1SIInstrWorklist.html#aed7def507592d4f53c51d552144531c5">insert</a>(&amp;LoHalf);</div>
<div class="line"><a id="l07946" name="l07946"></a><span class="lineno"> 7946</span>  Worklist.<a class="code hl_function" href="structllvm_1_1SIInstrWorklist.html#aed7def507592d4f53c51d552144531c5">insert</a>(&amp;HiHalf);</div>
<div class="line"><a id="l07947" name="l07947"></a><span class="lineno"> 7947</span> </div>
<div class="line"><a id="l07948" name="l07948"></a><span class="lineno"> 7948</span>  <span class="comment">// Move all users of this moved value.</span></div>
<div class="line"><a id="l07949" name="l07949"></a><span class="lineno"> 7949</span>  addUsersToMoveToVALUWorklist(FullDestReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Worklist);</div>
<div class="line"><a id="l07950" name="l07950"></a><span class="lineno"> 7950</span>}</div>
<div class="line"><a id="l07951" name="l07951"></a><span class="lineno"> 7951</span> </div>
<div class="line"><a id="l07952" name="l07952"></a><span class="lineno"> 7952</span><span class="keywordtype">void</span> SIInstrInfo::splitScalar64BitXnor(<a class="code hl_struct" href="structllvm_1_1SIInstrWorklist.html">SIInstrWorklist</a> &amp;Worklist,</div>
<div class="line"><a id="l07953" name="l07953"></a><span class="lineno"> 7953</span>                                       <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div>
<div class="line"><a id="l07954" name="l07954"></a><span class="lineno"> 7954</span>                                       <a class="code hl_class" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l07955" name="l07955"></a><span class="lineno"> 7955</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>();</div>
<div class="line"><a id="l07956" name="l07956"></a><span class="lineno"> 7956</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l07957" name="l07957"></a><span class="lineno"> 7957</span> </div>
<div class="line"><a id="l07958" name="l07958"></a><span class="lineno"> 7958</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0);</div>
<div class="line"><a id="l07959" name="l07959"></a><span class="lineno"> 7959</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1);</div>
<div class="line"><a id="l07960" name="l07960"></a><span class="lineno"> 7960</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2);</div>
<div class="line"><a id="l07961" name="l07961"></a><span class="lineno"> 7961</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>();</div>
<div class="line"><a id="l07962" name="l07962"></a><span class="lineno"> 7962</span> </div>
<div class="line"><a id="l07963" name="l07963"></a><span class="lineno"> 7963</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = Inst;</div>
<div class="line"><a id="l07964" name="l07964"></a><span class="lineno"> 7964</span> </div>
<div class="line"><a id="l07965" name="l07965"></a><span class="lineno"> 7965</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DestRC = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Dest.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l07966" name="l07966"></a><span class="lineno"> 7966</span> </div>
<div class="line"><a id="l07967" name="l07967"></a><span class="lineno"> 7967</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Interm = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_64RegClass);</div>
<div class="line"><a id="l07968" name="l07968"></a><span class="lineno"> 7968</span> </div>
<div class="line"><a id="l07969" name="l07969"></a><span class="lineno"> 7969</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a>* Op0;</div>
<div class="line"><a id="l07970" name="l07970"></a><span class="lineno"> 7970</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a>* Op1;</div>
<div class="line"><a id="l07971" name="l07971"></a><span class="lineno"> 7971</span> </div>
<div class="line"><a id="l07972" name="l07972"></a><span class="lineno"> 7972</span>  <span class="keywordflow">if</span> (Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a980c731f7723b02b66010f4fce010c0f">isSGPRReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div>
<div class="line"><a id="l07973" name="l07973"></a><span class="lineno"> 7973</span>    Op0 = &amp;Src0;</div>
<div class="line"><a id="l07974" name="l07974"></a><span class="lineno"> 7974</span>    Op1 = &amp;Src1;</div>
<div class="line"><a id="l07975" name="l07975"></a><span class="lineno"> 7975</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l07976" name="l07976"></a><span class="lineno"> 7976</span>    Op0 = &amp;Src1;</div>
<div class="line"><a id="l07977" name="l07977"></a><span class="lineno"> 7977</span>    Op1 = &amp;Src0;</div>
<div class="line"><a id="l07978" name="l07978"></a><span class="lineno"> 7978</span>  }</div>
<div class="line"><a id="l07979" name="l07979"></a><span class="lineno"> 7979</span> </div>
<div class="line"><a id="l07980" name="l07980"></a><span class="lineno"> 7980</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_NOT_B64), Interm)</div>
<div class="line"><a id="l07981" name="l07981"></a><span class="lineno"> 7981</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*Op0);</div>
<div class="line"><a id="l07982" name="l07982"></a><span class="lineno"> 7982</span> </div>
<div class="line"><a id="l07983" name="l07983"></a><span class="lineno"> 7983</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewDest = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(DestRC);</div>
<div class="line"><a id="l07984" name="l07984"></a><span class="lineno"> 7984</span> </div>
<div class="line"><a id="l07985" name="l07985"></a><span class="lineno"> 7985</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_enumvalue" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea76feb79109026728a20736a8c6504548">Xor</a> = *<a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::S_XOR_B64), NewDest)</div>
<div class="line"><a id="l07986" name="l07986"></a><span class="lineno"> 7986</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Interm)</div>
<div class="line"><a id="l07987" name="l07987"></a><span class="lineno"> 7987</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*Op1);</div>
<div class="line"><a id="l07988" name="l07988"></a><span class="lineno"> 7988</span> </div>
<div class="line"><a id="l07989" name="l07989"></a><span class="lineno"> 7989</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(Dest.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), NewDest);</div>
<div class="line"><a id="l07990" name="l07990"></a><span class="lineno"> 7990</span> </div>
<div class="line"><a id="l07991" name="l07991"></a><span class="lineno"> 7991</span>  Worklist.<a class="code hl_function" href="structllvm_1_1SIInstrWorklist.html#aed7def507592d4f53c51d552144531c5">insert</a>(&amp;<a class="code hl_enumvalue" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea76feb79109026728a20736a8c6504548">Xor</a>);</div>
<div class="line"><a id="l07992" name="l07992"></a><span class="lineno"> 7992</span>}</div>
<div class="line"><a id="l07993" name="l07993"></a><span class="lineno"> 7993</span> </div>
<div class="line"><a id="l07994" name="l07994"></a><span class="lineno"> 7994</span><span class="keywordtype">void</span> SIInstrInfo::splitScalar64BitBCNT(<a class="code hl_struct" href="structllvm_1_1SIInstrWorklist.html">SIInstrWorklist</a> &amp;Worklist,</div>
<div class="line"><a id="l07995" name="l07995"></a><span class="lineno"> 7995</span>                                       <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l07996" name="l07996"></a><span class="lineno"> 7996</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>();</div>
<div class="line"><a id="l07997" name="l07997"></a><span class="lineno"> 7997</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l07998" name="l07998"></a><span class="lineno"> 7998</span> </div>
<div class="line"><a id="l07999" name="l07999"></a><span class="lineno"> 7999</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = Inst;</div>
<div class="line"><a id="l08000" name="l08000"></a><span class="lineno"> 8000</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>();</div>
<div class="line"><a id="l08001" name="l08001"></a><span class="lineno"> 8001</span> </div>
<div class="line"><a id="l08002" name="l08002"></a><span class="lineno"> 8002</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0);</div>
<div class="line"><a id="l08003" name="l08003"></a><span class="lineno"> 8003</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1);</div>
<div class="line"><a id="l08004" name="l08004"></a><span class="lineno"> 8004</span> </div>
<div class="line"><a id="l08005" name="l08005"></a><span class="lineno"> 8005</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;InstDesc = <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_BCNT_U32_B32_e64);</div>
<div class="line"><a id="l08006" name="l08006"></a><span class="lineno"> 8006</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC = Src.isReg() ?</div>
<div class="line"><a id="l08007" name="l08007"></a><span class="lineno"> 8007</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Src.getReg()) :</div>
<div class="line"><a id="l08008" name="l08008"></a><span class="lineno"> 8008</span>    &amp;AMDGPU::SGPR_32RegClass;</div>
<div class="line"><a id="l08009" name="l08009"></a><span class="lineno"> 8009</span> </div>
<div class="line"><a id="l08010" name="l08010"></a><span class="lineno"> 8010</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> MidReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l08011" name="l08011"></a><span class="lineno"> 8011</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ResultReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l08012" name="l08012"></a><span class="lineno"> 8012</span> </div>
<div class="line"><a id="l08013" name="l08013"></a><span class="lineno"> 8013</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcSubRC =</div>
<div class="line"><a id="l08014" name="l08014"></a><span class="lineno"> 8014</span>      RI.getSubRegisterClass(SrcRC, AMDGPU::sub0);</div>
<div class="line"><a id="l08015" name="l08015"></a><span class="lineno"> 8015</span> </div>
<div class="line"><a id="l08016" name="l08016"></a><span class="lineno"> 8016</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> SrcRegSub0 = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abe2e17618e19433e64677bce53b46370">buildExtractSubRegOrImm</a>(MII, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src, SrcRC,</div>
<div class="line"><a id="l08017" name="l08017"></a><span class="lineno"> 8017</span>                                                      AMDGPU::sub0, SrcSubRC);</div>
<div class="line"><a id="l08018" name="l08018"></a><span class="lineno"> 8018</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> SrcRegSub1 = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abe2e17618e19433e64677bce53b46370">buildExtractSubRegOrImm</a>(MII, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src, SrcRC,</div>
<div class="line"><a id="l08019" name="l08019"></a><span class="lineno"> 8019</span>                                                      AMDGPU::sub1, SrcSubRC);</div>
<div class="line"><a id="l08020" name="l08020"></a><span class="lineno"> 8020</span> </div>
<div class="line"><a id="l08021" name="l08021"></a><span class="lineno"> 8021</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, InstDesc, MidReg).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(SrcRegSub0).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l08022" name="l08022"></a><span class="lineno"> 8022</span> </div>
<div class="line"><a id="l08023" name="l08023"></a><span class="lineno"> 8023</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, InstDesc, ResultReg).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(SrcRegSub1).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(MidReg);</div>
<div class="line"><a id="l08024" name="l08024"></a><span class="lineno"> 8024</span> </div>
<div class="line"><a id="l08025" name="l08025"></a><span class="lineno"> 8025</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(Dest.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), ResultReg);</div>
<div class="line"><a id="l08026" name="l08026"></a><span class="lineno"> 8026</span> </div>
<div class="line"><a id="l08027" name="l08027"></a><span class="lineno"> 8027</span>  <span class="comment">// We don&#39;t need to legalize operands here. src0 for either instruction can be</span></div>
<div class="line"><a id="l08028" name="l08028"></a><span class="lineno"> 8028</span>  <span class="comment">// an SGPR, and the second input is unused or determined here.</span></div>
<div class="line"><a id="l08029" name="l08029"></a><span class="lineno"> 8029</span>  addUsersToMoveToVALUWorklist(ResultReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Worklist);</div>
<div class="line"><a id="l08030" name="l08030"></a><span class="lineno"> 8030</span>}</div>
<div class="line"><a id="l08031" name="l08031"></a><span class="lineno"> 8031</span> </div>
<div class="line"><a id="l08032" name="l08032"></a><span class="lineno"> 8032</span><span class="keywordtype">void</span> SIInstrInfo::splitScalar64BitBFE(<a class="code hl_struct" href="structllvm_1_1SIInstrWorklist.html">SIInstrWorklist</a> &amp;Worklist,</div>
<div class="line"><a id="l08033" name="l08033"></a><span class="lineno"> 8033</span>                                      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08034" name="l08034"></a><span class="lineno"> 8034</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>();</div>
<div class="line"><a id="l08035" name="l08035"></a><span class="lineno"> 8035</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l08036" name="l08036"></a><span class="lineno"> 8036</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = Inst;</div>
<div class="line"><a id="l08037" name="l08037"></a><span class="lineno"> 8037</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>();</div>
<div class="line"><a id="l08038" name="l08038"></a><span class="lineno"> 8038</span> </div>
<div class="line"><a id="l08039" name="l08039"></a><span class="lineno"> 8039</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0);</div>
<div class="line"><a id="l08040" name="l08040"></a><span class="lineno"> 8040</span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div>
<div class="line"><a id="l08041" name="l08041"></a><span class="lineno"> 8041</span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> &amp; 0x3f; <span class="comment">// Extract bits [5:0].</span></div>
<div class="line"><a id="l08042" name="l08042"></a><span class="lineno"> 8042</span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> = (<a class="code hl_enumvalue" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> &amp; 0x7f0000) &gt;&gt; 16; <span class="comment">// Extract bits [22:16].</span></div>
<div class="line"><a id="l08043" name="l08043"></a><span class="lineno"> 8043</span> </div>
<div class="line"><a id="l08044" name="l08044"></a><span class="lineno"> 8044</span>  (void) <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>;</div>
<div class="line"><a id="l08045" name="l08045"></a><span class="lineno"> 8045</span> </div>
<div class="line"><a id="l08046" name="l08046"></a><span class="lineno"> 8046</span>  <span class="comment">// Only sext_inreg cases handled.</span></div>
<div class="line"><a id="l08047" name="l08047"></a><span class="lineno"> 8047</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::S_BFE_I64 &amp;&amp; <a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 32 &amp;&amp;</div>
<div class="line"><a id="l08048" name="l08048"></a><span class="lineno"> 8048</span>         <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> == 0 &amp;&amp; <span class="stringliteral">&quot;Not implemented&quot;</span>);</div>
<div class="line"><a id="l08049" name="l08049"></a><span class="lineno"> 8049</span> </div>
<div class="line"><a id="l08050" name="l08050"></a><span class="lineno"> 8050</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt; 32) {</div>
<div class="line"><a id="l08051" name="l08051"></a><span class="lineno"> 8051</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> MidRegLo = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l08052" name="l08052"></a><span class="lineno"> 8052</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> MidRegHi = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l08053" name="l08053"></a><span class="lineno"> 8053</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ResultReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VReg_64RegClass);</div>
<div class="line"><a id="l08054" name="l08054"></a><span class="lineno"> 8054</span> </div>
<div class="line"><a id="l08055" name="l08055"></a><span class="lineno"> 8055</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_BFE_I32_e64), MidRegLo)</div>
<div class="line"><a id="l08056" name="l08056"></a><span class="lineno"> 8056</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 0, AMDGPU::sub0)</div>
<div class="line"><a id="l08057" name="l08057"></a><span class="lineno"> 8057</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l08058" name="l08058"></a><span class="lineno"> 8058</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>);</div>
<div class="line"><a id="l08059" name="l08059"></a><span class="lineno"> 8059</span> </div>
<div class="line"><a id="l08060" name="l08060"></a><span class="lineno"> 8060</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_ASHRREV_I32_e32), MidRegHi)</div>
<div class="line"><a id="l08061" name="l08061"></a><span class="lineno"> 8061</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(31)</div>
<div class="line"><a id="l08062" name="l08062"></a><span class="lineno"> 8062</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(MidRegLo);</div>
<div class="line"><a id="l08063" name="l08063"></a><span class="lineno"> 8063</span> </div>
<div class="line"><a id="l08064" name="l08064"></a><span class="lineno"> 8064</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(TargetOpcode::REG_SEQUENCE), ResultReg)</div>
<div class="line"><a id="l08065" name="l08065"></a><span class="lineno"> 8065</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(MidRegLo)</div>
<div class="line"><a id="l08066" name="l08066"></a><span class="lineno"> 8066</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a id="l08067" name="l08067"></a><span class="lineno"> 8067</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(MidRegHi)</div>
<div class="line"><a id="l08068" name="l08068"></a><span class="lineno"> 8068</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub1);</div>
<div class="line"><a id="l08069" name="l08069"></a><span class="lineno"> 8069</span> </div>
<div class="line"><a id="l08070" name="l08070"></a><span class="lineno"> 8070</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(Dest.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), ResultReg);</div>
<div class="line"><a id="l08071" name="l08071"></a><span class="lineno"> 8071</span>    addUsersToMoveToVALUWorklist(ResultReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Worklist);</div>
<div class="line"><a id="l08072" name="l08072"></a><span class="lineno"> 8072</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l08073" name="l08073"></a><span class="lineno"> 8073</span>  }</div>
<div class="line"><a id="l08074" name="l08074"></a><span class="lineno"> 8074</span> </div>
<div class="line"><a id="l08075" name="l08075"></a><span class="lineno"> 8075</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1);</div>
<div class="line"><a id="l08076" name="l08076"></a><span class="lineno"> 8076</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TmpReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l08077" name="l08077"></a><span class="lineno"> 8077</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ResultReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VReg_64RegClass);</div>
<div class="line"><a id="l08078" name="l08078"></a><span class="lineno"> 8078</span> </div>
<div class="line"><a id="l08079" name="l08079"></a><span class="lineno"> 8079</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_ASHRREV_I32_e64), TmpReg)</div>
<div class="line"><a id="l08080" name="l08080"></a><span class="lineno"> 8080</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(31)</div>
<div class="line"><a id="l08081" name="l08081"></a><span class="lineno"> 8081</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Src.getReg(), 0, AMDGPU::sub0);</div>
<div class="line"><a id="l08082" name="l08082"></a><span class="lineno"> 8082</span> </div>
<div class="line"><a id="l08083" name="l08083"></a><span class="lineno"> 8083</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(TargetOpcode::REG_SEQUENCE), ResultReg)</div>
<div class="line"><a id="l08084" name="l08084"></a><span class="lineno"> 8084</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Src.getReg(), 0, AMDGPU::sub0)</div>
<div class="line"><a id="l08085" name="l08085"></a><span class="lineno"> 8085</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a id="l08086" name="l08086"></a><span class="lineno"> 8086</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(TmpReg)</div>
<div class="line"><a id="l08087" name="l08087"></a><span class="lineno"> 8087</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub1);</div>
<div class="line"><a id="l08088" name="l08088"></a><span class="lineno"> 8088</span> </div>
<div class="line"><a id="l08089" name="l08089"></a><span class="lineno"> 8089</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(Dest.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), ResultReg);</div>
<div class="line"><a id="l08090" name="l08090"></a><span class="lineno"> 8090</span>  addUsersToMoveToVALUWorklist(ResultReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Worklist);</div>
<div class="line"><a id="l08091" name="l08091"></a><span class="lineno"> 8091</span>}</div>
<div class="line"><a id="l08092" name="l08092"></a><span class="lineno"> 8092</span> </div>
<div class="line"><a id="l08093" name="l08093"></a><span class="lineno"> 8093</span><span class="keywordtype">void</span> SIInstrInfo::splitScalar64BitCountOp(<a class="code hl_struct" href="structllvm_1_1SIInstrWorklist.html">SIInstrWorklist</a> &amp;Worklist,</div>
<div class="line"><a id="l08094" name="l08094"></a><span class="lineno"> 8094</span>                                          <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst, <span class="keywordtype">unsigned</span> Opcode,</div>
<div class="line"><a id="l08095" name="l08095"></a><span class="lineno"> 8095</span>                                          <a class="code hl_class" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08096" name="l08096"></a><span class="lineno"> 8096</span>  <span class="comment">//  (S_FLBIT_I32_B64 hi:lo) -&gt;</span></div>
<div class="line"><a id="l08097" name="l08097"></a><span class="lineno"> 8097</span>  <span class="comment">// -&gt; (umin (V_FFBH_U32_e32 hi), (uaddsat (V_FFBH_U32_e32 lo), 32))</span></div>
<div class="line"><a id="l08098" name="l08098"></a><span class="lineno"> 8098</span>  <span class="comment">//  (S_FF1_I32_B64 hi:lo) -&gt;</span></div>
<div class="line"><a id="l08099" name="l08099"></a><span class="lineno"> 8099</span>  <span class="comment">// -&gt;(umin (uaddsat (V_FFBL_B32_e32 hi), 32) (V_FFBL_B32_e32 lo))</span></div>
<div class="line"><a id="l08100" name="l08100"></a><span class="lineno"> 8100</span> </div>
<div class="line"><a id="l08101" name="l08101"></a><span class="lineno"> 8101</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>();</div>
<div class="line"><a id="l08102" name="l08102"></a><span class="lineno"> 8102</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l08103" name="l08103"></a><span class="lineno"> 8103</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = Inst;</div>
<div class="line"><a id="l08104" name="l08104"></a><span class="lineno"> 8104</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>();</div>
<div class="line"><a id="l08105" name="l08105"></a><span class="lineno"> 8105</span> </div>
<div class="line"><a id="l08106" name="l08106"></a><span class="lineno"> 8106</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0);</div>
<div class="line"><a id="l08107" name="l08107"></a><span class="lineno"> 8107</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1);</div>
<div class="line"><a id="l08108" name="l08108"></a><span class="lineno"> 8108</span> </div>
<div class="line"><a id="l08109" name="l08109"></a><span class="lineno"> 8109</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;InstDesc = <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode);</div>
<div class="line"><a id="l08110" name="l08110"></a><span class="lineno"> 8110</span> </div>
<div class="line"><a id="l08111" name="l08111"></a><span class="lineno"> 8111</span>  <span class="keywordtype">bool</span> IsCtlz = Opcode == AMDGPU::V_FFBH_U32_e32;</div>
<div class="line"><a id="l08112" name="l08112"></a><span class="lineno"> 8112</span>  <span class="keywordtype">unsigned</span> OpcodeAdd =</div>
<div class="line"><a id="l08113" name="l08113"></a><span class="lineno"> 8113</span>      ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ae431b2e8fc0aee94b01cece42984d2dd">hasAddNoCarry</a>() ? AMDGPU::V_ADD_U32_e64 : AMDGPU::V_ADD_CO_U32_e32;</div>
<div class="line"><a id="l08114" name="l08114"></a><span class="lineno"> 8114</span> </div>
<div class="line"><a id="l08115" name="l08115"></a><span class="lineno"> 8115</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC =</div>
<div class="line"><a id="l08116" name="l08116"></a><span class="lineno"> 8116</span>      Src.isReg() ? <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Src.getReg()) : &amp;AMDGPU::SGPR_32RegClass;</div>
<div class="line"><a id="l08117" name="l08117"></a><span class="lineno"> 8117</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcSubRC =</div>
<div class="line"><a id="l08118" name="l08118"></a><span class="lineno"> 8118</span>      RI.getSubRegisterClass(SrcRC, AMDGPU::sub0);</div>
<div class="line"><a id="l08119" name="l08119"></a><span class="lineno"> 8119</span> </div>
<div class="line"><a id="l08120" name="l08120"></a><span class="lineno"> 8120</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> SrcRegSub0 =</div>
<div class="line"><a id="l08121" name="l08121"></a><span class="lineno"> 8121</span>      <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abe2e17618e19433e64677bce53b46370">buildExtractSubRegOrImm</a>(MII, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src, SrcRC, AMDGPU::sub0, SrcSubRC);</div>
<div class="line"><a id="l08122" name="l08122"></a><span class="lineno"> 8122</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> SrcRegSub1 =</div>
<div class="line"><a id="l08123" name="l08123"></a><span class="lineno"> 8123</span>      <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abe2e17618e19433e64677bce53b46370">buildExtractSubRegOrImm</a>(MII, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Src, SrcRC, AMDGPU::sub1, SrcSubRC);</div>
<div class="line"><a id="l08124" name="l08124"></a><span class="lineno"> 8124</span> </div>
<div class="line"><a id="l08125" name="l08125"></a><span class="lineno"> 8125</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> MidReg1 = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l08126" name="l08126"></a><span class="lineno"> 8126</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> MidReg2 = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l08127" name="l08127"></a><span class="lineno"> 8127</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> MidReg3 = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l08128" name="l08128"></a><span class="lineno"> 8128</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> MidReg4 = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l08129" name="l08129"></a><span class="lineno"> 8129</span> </div>
<div class="line"><a id="l08130" name="l08130"></a><span class="lineno"> 8130</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, InstDesc, MidReg1).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(SrcRegSub0);</div>
<div class="line"><a id="l08131" name="l08131"></a><span class="lineno"> 8131</span> </div>
<div class="line"><a id="l08132" name="l08132"></a><span class="lineno"> 8132</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, InstDesc, MidReg2).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(SrcRegSub1);</div>
<div class="line"><a id="l08133" name="l08133"></a><span class="lineno"> 8133</span> </div>
<div class="line"><a id="l08134" name="l08134"></a><span class="lineno"> 8134</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(OpcodeAdd), MidReg3)</div>
<div class="line"><a id="l08135" name="l08135"></a><span class="lineno"> 8135</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(IsCtlz ? MidReg1 : MidReg2)</div>
<div class="line"><a id="l08136" name="l08136"></a><span class="lineno"> 8136</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(32)</div>
<div class="line"><a id="l08137" name="l08137"></a><span class="lineno"> 8137</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(1); <span class="comment">// enable clamp</span></div>
<div class="line"><a id="l08138" name="l08138"></a><span class="lineno"> 8138</span> </div>
<div class="line"><a id="l08139" name="l08139"></a><span class="lineno"> 8139</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MII, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MIN_U32_e64), MidReg4)</div>
<div class="line"><a id="l08140" name="l08140"></a><span class="lineno"> 8140</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(MidReg3)</div>
<div class="line"><a id="l08141" name="l08141"></a><span class="lineno"> 8141</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(IsCtlz ? MidReg2 : MidReg1);</div>
<div class="line"><a id="l08142" name="l08142"></a><span class="lineno"> 8142</span> </div>
<div class="line"><a id="l08143" name="l08143"></a><span class="lineno"> 8143</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(Dest.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), MidReg4);</div>
<div class="line"><a id="l08144" name="l08144"></a><span class="lineno"> 8144</span> </div>
<div class="line"><a id="l08145" name="l08145"></a><span class="lineno"> 8145</span>  addUsersToMoveToVALUWorklist(MidReg4, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Worklist);</div>
<div class="line"><a id="l08146" name="l08146"></a><span class="lineno"> 8146</span>}</div>
<div class="line"><a id="l08147" name="l08147"></a><span class="lineno"> 8147</span> </div>
<div class="line"><a id="l08148" name="l08148"></a><span class="lineno"> 8148</span><span class="keywordtype">void</span> SIInstrInfo::addUsersToMoveToVALUWorklist(</div>
<div class="line"><a id="l08149" name="l08149"></a><span class="lineno"> 8149</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l08150" name="l08150"></a><span class="lineno"> 8150</span>    <a class="code hl_struct" href="structllvm_1_1SIInstrWorklist.html">SIInstrWorklist</a> &amp;Worklist)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08151" name="l08151"></a><span class="lineno"> 8151</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">MachineRegisterInfo::use_iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.use_begin(DstReg),</div>
<div class="line"><a id="l08152" name="l08152"></a><span class="lineno"> 8152</span>         <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.use_end(); <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>;) {</div>
<div class="line"><a id="l08153" name="l08153"></a><span class="lineno"> 8153</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a> = *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getParent();</div>
<div class="line"><a id="l08154" name="l08154"></a><span class="lineno"> 8154</span> </div>
<div class="line"><a id="l08155" name="l08155"></a><span class="lineno"> 8155</span>    <span class="keywordtype">unsigned</span> OpNo = 0;</div>
<div class="line"><a id="l08156" name="l08156"></a><span class="lineno"> 8156</span> </div>
<div class="line"><a id="l08157" name="l08157"></a><span class="lineno"> 8157</span>    <span class="keywordflow">switch</span> (<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.getOpcode()) {</div>
<div class="line"><a id="l08158" name="l08158"></a><span class="lineno"> 8158</span>    <span class="keywordflow">case</span> AMDGPU::COPY:</div>
<div class="line"><a id="l08159" name="l08159"></a><span class="lineno"> 8159</span>    <span class="keywordflow">case</span> AMDGPU::WQM:</div>
<div class="line"><a id="l08160" name="l08160"></a><span class="lineno"> 8160</span>    <span class="keywordflow">case</span> AMDGPU::SOFT_WQM:</div>
<div class="line"><a id="l08161" name="l08161"></a><span class="lineno"> 8161</span>    <span class="keywordflow">case</span> AMDGPU::STRICT_WWM:</div>
<div class="line"><a id="l08162" name="l08162"></a><span class="lineno"> 8162</span>    <span class="keywordflow">case</span> AMDGPU::STRICT_WQM:</div>
<div class="line"><a id="l08163" name="l08163"></a><span class="lineno"> 8163</span>    <span class="keywordflow">case</span> AMDGPU::REG_SEQUENCE:</div>
<div class="line"><a id="l08164" name="l08164"></a><span class="lineno"> 8164</span>    <span class="keywordflow">case</span> AMDGPU::PHI:</div>
<div class="line"><a id="l08165" name="l08165"></a><span class="lineno"> 8165</span>    <span class="keywordflow">case</span> AMDGPU::INSERT_SUBREG:</div>
<div class="line"><a id="l08166" name="l08166"></a><span class="lineno"> 8166</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l08167" name="l08167"></a><span class="lineno"> 8167</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l08168" name="l08168"></a><span class="lineno"> 8168</span>      OpNo = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperandNo();</div>
<div class="line"><a id="l08169" name="l08169"></a><span class="lineno"> 8169</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l08170" name="l08170"></a><span class="lineno"> 8170</span>    }</div>
<div class="line"><a id="l08171" name="l08171"></a><span class="lineno"> 8171</span> </div>
<div class="line"><a id="l08172" name="l08172"></a><span class="lineno"> 8172</span>    <span class="keywordflow">if</span> (!RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2c4185689ad93fedfa57db7bfeb8ddd3">hasVectorRegisters</a>(<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">getOpRegClass</a>(<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, OpNo))) {</div>
<div class="line"><a id="l08173" name="l08173"></a><span class="lineno"> 8173</span>      Worklist.<a class="code hl_function" href="structllvm_1_1SIInstrWorklist.html#aed7def507592d4f53c51d552144531c5">insert</a>(&amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>);</div>
<div class="line"><a id="l08174" name="l08174"></a><span class="lineno"> 8174</span> </div>
<div class="line"><a id="l08175" name="l08175"></a><span class="lineno"> 8175</span>      <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l08176" name="l08176"></a><span class="lineno"> 8176</span>        ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a id="l08177" name="l08177"></a><span class="lineno"> 8177</span>      } <span class="keywordflow">while</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> &amp;&amp; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getParent() == &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>);</div>
<div class="line"><a id="l08178" name="l08178"></a><span class="lineno"> 8178</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l08179" name="l08179"></a><span class="lineno"> 8179</span>      ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a id="l08180" name="l08180"></a><span class="lineno"> 8180</span>    }</div>
<div class="line"><a id="l08181" name="l08181"></a><span class="lineno"> 8181</span>  }</div>
<div class="line"><a id="l08182" name="l08182"></a><span class="lineno"> 8182</span>}</div>
<div class="line"><a id="l08183" name="l08183"></a><span class="lineno"> 8183</span> </div>
<div class="line"><a id="l08184" name="l08184"></a><span class="lineno"> 8184</span><span class="keywordtype">void</span> SIInstrInfo::movePackToVALU(<a class="code hl_struct" href="structllvm_1_1SIInstrWorklist.html">SIInstrWorklist</a> &amp;Worklist,</div>
<div class="line"><a id="l08185" name="l08185"></a><span class="lineno"> 8185</span>                                 <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l08186" name="l08186"></a><span class="lineno"> 8186</span>                                 <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08187" name="l08187"></a><span class="lineno"> 8187</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ResultReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l08188" name="l08188"></a><span class="lineno"> 8188</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>();</div>
<div class="line"><a id="l08189" name="l08189"></a><span class="lineno"> 8189</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1);</div>
<div class="line"><a id="l08190" name="l08190"></a><span class="lineno"> 8190</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2);</div>
<div class="line"><a id="l08191" name="l08191"></a><span class="lineno"> 8191</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>();</div>
<div class="line"><a id="l08192" name="l08192"></a><span class="lineno"> 8192</span> </div>
<div class="line"><a id="l08193" name="l08193"></a><span class="lineno"> 8193</span>  <span class="keywordflow">switch</span> (Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div>
<div class="line"><a id="l08194" name="l08194"></a><span class="lineno"> 8194</span>  <span class="keywordflow">case</span> AMDGPU::S_PACK_LL_B32_B16: {</div>
<div class="line"><a id="l08195" name="l08195"></a><span class="lineno"> 8195</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ImmReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l08196" name="l08196"></a><span class="lineno"> 8196</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TmpReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l08197" name="l08197"></a><span class="lineno"> 8197</span> </div>
<div class="line"><a id="l08198" name="l08198"></a><span class="lineno"> 8198</span>    <span class="comment">// FIXME: Can do a lot better if we know the high bits of src0 or src1 are</span></div>
<div class="line"><a id="l08199" name="l08199"></a><span class="lineno"> 8199</span>    <span class="comment">// 0.</span></div>
<div class="line"><a id="l08200" name="l08200"></a><span class="lineno"> 8200</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Inst, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MOV_B32_e32), ImmReg)</div>
<div class="line"><a id="l08201" name="l08201"></a><span class="lineno"> 8201</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0xffff);</div>
<div class="line"><a id="l08202" name="l08202"></a><span class="lineno"> 8202</span> </div>
<div class="line"><a id="l08203" name="l08203"></a><span class="lineno"> 8203</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Inst, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_AND_B32_e64), TmpReg)</div>
<div class="line"><a id="l08204" name="l08204"></a><span class="lineno"> 8204</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(ImmReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a id="l08205" name="l08205"></a><span class="lineno"> 8205</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src0);</div>
<div class="line"><a id="l08206" name="l08206"></a><span class="lineno"> 8206</span> </div>
<div class="line"><a id="l08207" name="l08207"></a><span class="lineno"> 8207</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Inst, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_LSHL_OR_B32_e64), ResultReg)</div>
<div class="line"><a id="l08208" name="l08208"></a><span class="lineno"> 8208</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src1)</div>
<div class="line"><a id="l08209" name="l08209"></a><span class="lineno"> 8209</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(16)</div>
<div class="line"><a id="l08210" name="l08210"></a><span class="lineno"> 8210</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(TmpReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a id="l08211" name="l08211"></a><span class="lineno"> 8211</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l08212" name="l08212"></a><span class="lineno"> 8212</span>  }</div>
<div class="line"><a id="l08213" name="l08213"></a><span class="lineno"> 8213</span>  <span class="keywordflow">case</span> AMDGPU::S_PACK_LH_B32_B16: {</div>
<div class="line"><a id="l08214" name="l08214"></a><span class="lineno"> 8214</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ImmReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l08215" name="l08215"></a><span class="lineno"> 8215</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Inst, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MOV_B32_e32), ImmReg)</div>
<div class="line"><a id="l08216" name="l08216"></a><span class="lineno"> 8216</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0xffff);</div>
<div class="line"><a id="l08217" name="l08217"></a><span class="lineno"> 8217</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Inst, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_BFI_B32_e64), ResultReg)</div>
<div class="line"><a id="l08218" name="l08218"></a><span class="lineno"> 8218</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(ImmReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a id="l08219" name="l08219"></a><span class="lineno"> 8219</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src0)</div>
<div class="line"><a id="l08220" name="l08220"></a><span class="lineno"> 8220</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src1);</div>
<div class="line"><a id="l08221" name="l08221"></a><span class="lineno"> 8221</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l08222" name="l08222"></a><span class="lineno"> 8222</span>  }</div>
<div class="line"><a id="l08223" name="l08223"></a><span class="lineno"> 8223</span>  <span class="keywordflow">case</span> AMDGPU::S_PACK_HL_B32_B16: {</div>
<div class="line"><a id="l08224" name="l08224"></a><span class="lineno"> 8224</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TmpReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l08225" name="l08225"></a><span class="lineno"> 8225</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Inst, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_LSHRREV_B32_e64), TmpReg)</div>
<div class="line"><a id="l08226" name="l08226"></a><span class="lineno"> 8226</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(16)</div>
<div class="line"><a id="l08227" name="l08227"></a><span class="lineno"> 8227</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src0);</div>
<div class="line"><a id="l08228" name="l08228"></a><span class="lineno"> 8228</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Inst, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_LSHL_OR_B32_e64), ResultReg)</div>
<div class="line"><a id="l08229" name="l08229"></a><span class="lineno"> 8229</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src1)</div>
<div class="line"><a id="l08230" name="l08230"></a><span class="lineno"> 8230</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(16)</div>
<div class="line"><a id="l08231" name="l08231"></a><span class="lineno"> 8231</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(TmpReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a id="l08232" name="l08232"></a><span class="lineno"> 8232</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l08233" name="l08233"></a><span class="lineno"> 8233</span>  }</div>
<div class="line"><a id="l08234" name="l08234"></a><span class="lineno"> 8234</span>  <span class="keywordflow">case</span> AMDGPU::S_PACK_HH_B32_B16: {</div>
<div class="line"><a id="l08235" name="l08235"></a><span class="lineno"> 8235</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ImmReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l08236" name="l08236"></a><span class="lineno"> 8236</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TmpReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l08237" name="l08237"></a><span class="lineno"> 8237</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Inst, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_LSHRREV_B32_e64), TmpReg)</div>
<div class="line"><a id="l08238" name="l08238"></a><span class="lineno"> 8238</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(16)</div>
<div class="line"><a id="l08239" name="l08239"></a><span class="lineno"> 8239</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src0);</div>
<div class="line"><a id="l08240" name="l08240"></a><span class="lineno"> 8240</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Inst, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_MOV_B32_e32), ImmReg)</div>
<div class="line"><a id="l08241" name="l08241"></a><span class="lineno"> 8241</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0xffff0000);</div>
<div class="line"><a id="l08242" name="l08242"></a><span class="lineno"> 8242</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Inst, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_AND_OR_B32_e64), ResultReg)</div>
<div class="line"><a id="l08243" name="l08243"></a><span class="lineno"> 8243</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Src1)</div>
<div class="line"><a id="l08244" name="l08244"></a><span class="lineno"> 8244</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(ImmReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a id="l08245" name="l08245"></a><span class="lineno"> 8245</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(TmpReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a id="l08246" name="l08246"></a><span class="lineno"> 8246</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l08247" name="l08247"></a><span class="lineno"> 8247</span>  }</div>
<div class="line"><a id="l08248" name="l08248"></a><span class="lineno"> 8248</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l08249" name="l08249"></a><span class="lineno"> 8249</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled s_pack_* instruction&quot;</span>);</div>
<div class="line"><a id="l08250" name="l08250"></a><span class="lineno"> 8250</span>  }</div>
<div class="line"><a id="l08251" name="l08251"></a><span class="lineno"> 8251</span> </div>
<div class="line"><a id="l08252" name="l08252"></a><span class="lineno"> 8252</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0);</div>
<div class="line"><a id="l08253" name="l08253"></a><span class="lineno"> 8253</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(Dest.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), ResultReg);</div>
<div class="line"><a id="l08254" name="l08254"></a><span class="lineno"> 8254</span>  addUsersToMoveToVALUWorklist(ResultReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Worklist);</div>
<div class="line"><a id="l08255" name="l08255"></a><span class="lineno"> 8255</span>}</div>
<div class="line"><a id="l08256" name="l08256"></a><span class="lineno"> 8256</span> </div>
<div class="line"><a id="l08257" name="l08257"></a><span class="lineno"> 8257</span><span class="keywordtype">void</span> SIInstrInfo::addSCCDefUsersToVALUWorklist(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l08258" name="l08258"></a><span class="lineno"> 8258</span>                                               <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;SCCDefInst,</div>
<div class="line"><a id="l08259" name="l08259"></a><span class="lineno"> 8259</span>                                               <a class="code hl_struct" href="structllvm_1_1SIInstrWorklist.html">SIInstrWorklist</a> &amp;Worklist,</div>
<div class="line"><a id="l08260" name="l08260"></a><span class="lineno"> 8260</span>                                               <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewCond)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08261" name="l08261"></a><span class="lineno"> 8261</span> </div>
<div class="line"><a id="l08262" name="l08262"></a><span class="lineno"> 8262</span>  <span class="comment">// Ensure that def inst defines SCC, which is still live.</span></div>
<div class="line"><a id="l08263" name="l08263"></a><span class="lineno"> 8263</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.isReg() &amp;&amp; <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.getReg() == AMDGPU::SCC &amp;&amp; <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.isDef() &amp;&amp;</div>
<div class="line"><a id="l08264" name="l08264"></a><span class="lineno"> 8264</span>         !<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.isDead() &amp;&amp; <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.getParent() == &amp;SCCDefInst);</div>
<div class="line"><a id="l08265" name="l08265"></a><span class="lineno"> 8265</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineInstr *, 4&gt;</a> CopyToDelete;</div>
<div class="line"><a id="l08266" name="l08266"></a><span class="lineno"> 8266</span>  <span class="comment">// This assumes that all the users of SCC are in the same block</span></div>
<div class="line"><a id="l08267" name="l08267"></a><span class="lineno"> 8267</span>  <span class="comment">// as the SCC def.</span></div>
<div class="line"><a id="l08268" name="l08268"></a><span class="lineno"> 8268</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : <span class="comment">// Skip the def inst itself.</span></div>
<div class="line"><a id="l08269" name="l08269"></a><span class="lineno"> 8269</span>       <a class="code hl_function" href="namespacellvm.html#a341215803e83773a3e97860dc291f121">make_range</a>(std::next(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a>(SCCDefInst)),</div>
<div class="line"><a id="l08270" name="l08270"></a><span class="lineno"> 8270</span>                  SCCDefInst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())) {</div>
<div class="line"><a id="l08271" name="l08271"></a><span class="lineno"> 8271</span>    <span class="comment">// Check if SCC is used first.</span></div>
<div class="line"><a id="l08272" name="l08272"></a><span class="lineno"> 8272</span>    <span class="keywordtype">int</span> SCCIdx = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.findRegisterUseOperandIdx(AMDGPU::SCC, <span class="keyword">false</span>, &amp;RI);</div>
<div class="line"><a id="l08273" name="l08273"></a><span class="lineno"> 8273</span>    <span class="keywordflow">if</span> (SCCIdx != -1) {</div>
<div class="line"><a id="l08274" name="l08274"></a><span class="lineno"> 8274</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCopy()) {</div>
<div class="line"><a id="l08275" name="l08275"></a><span class="lineno"> 8275</span>        <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent()-&gt;getRegInfo();</div>
<div class="line"><a id="l08276" name="l08276"></a><span class="lineno"> 8276</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l08277" name="l08277"></a><span class="lineno"> 8277</span> </div>
<div class="line"><a id="l08278" name="l08278"></a><span class="lineno"> 8278</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.replaceRegWith(DestReg, NewCond);</div>
<div class="line"><a id="l08279" name="l08279"></a><span class="lineno"> 8279</span>        CopyToDelete.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l08280" name="l08280"></a><span class="lineno"> 8280</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l08281" name="l08281"></a><span class="lineno"> 8281</span> </div>
<div class="line"><a id="l08282" name="l08282"></a><span class="lineno"> 8282</span>        <span class="keywordflow">if</span> (NewCond.<a class="code hl_function" href="classllvm_1_1Register.html#a7407603b3efcdc8d4c2b76697be34528">isValid</a>())</div>
<div class="line"><a id="l08283" name="l08283"></a><span class="lineno"> 8283</span>          <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(SCCIdx).setReg(NewCond);</div>
<div class="line"><a id="l08284" name="l08284"></a><span class="lineno"> 8284</span> </div>
<div class="line"><a id="l08285" name="l08285"></a><span class="lineno"> 8285</span>        Worklist.<a class="code hl_function" href="structllvm_1_1SIInstrWorklist.html#aed7def507592d4f53c51d552144531c5">insert</a>(&amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l08286" name="l08286"></a><span class="lineno"> 8286</span>      }</div>
<div class="line"><a id="l08287" name="l08287"></a><span class="lineno"> 8287</span>    }</div>
<div class="line"><a id="l08288" name="l08288"></a><span class="lineno"> 8288</span>    <span class="comment">// Exit if we find another SCC def.</span></div>
<div class="line"><a id="l08289" name="l08289"></a><span class="lineno"> 8289</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.findRegisterDefOperandIdx(AMDGPU::SCC, <span class="keyword">false</span>, <span class="keyword">false</span>, &amp;RI) != -1)</div>
<div class="line"><a id="l08290" name="l08290"></a><span class="lineno"> 8290</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l08291" name="l08291"></a><span class="lineno"> 8291</span>  }</div>
<div class="line"><a id="l08292" name="l08292"></a><span class="lineno"> 8292</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;Copy : CopyToDelete)</div>
<div class="line"><a id="l08293" name="l08293"></a><span class="lineno"> 8293</span>    <a class="code hl_enumvalue" href="namespacellvm_1_1codeview.html#ad37302702bbcf0028581d2655698c27aa5fb63579fc981698f97d55bfecb213ea">Copy</a>-&gt;eraseFromParent();</div>
<div class="line"><a id="l08294" name="l08294"></a><span class="lineno"> 8294</span>}</div>
<div class="line"><a id="l08295" name="l08295"></a><span class="lineno"> 8295</span> </div>
<div class="line"><a id="l08296" name="l08296"></a><span class="lineno"> 8296</span><span class="comment">// Instructions that use SCC may be converted to VALU instructions. When that</span></div>
<div class="line"><a id="l08297" name="l08297"></a><span class="lineno"> 8297</span><span class="comment">// happens, the SCC register is changed to VCC_LO. The instruction that defines</span></div>
<div class="line"><a id="l08298" name="l08298"></a><span class="lineno"> 8298</span><span class="comment">// SCC must be changed to an instruction that defines VCC. This function makes</span></div>
<div class="line"><a id="l08299" name="l08299"></a><span class="lineno"> 8299</span><span class="comment">// sure that the instruction that defines SCC is added to the moveToVALU</span></div>
<div class="line"><a id="l08300" name="l08300"></a><span class="lineno"> 8300</span><span class="comment">// worklist.</span></div>
<div class="line"><a id="l08301" name="l08301"></a><span class="lineno"> 8301</span><span class="keywordtype">void</span> SIInstrInfo::addSCCDefsToVALUWorklist(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SCCUseInst,</div>
<div class="line"><a id="l08302" name="l08302"></a><span class="lineno"> 8302</span>                                           <a class="code hl_struct" href="structllvm_1_1SIInstrWorklist.html">SIInstrWorklist</a> &amp;Worklist)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08303" name="l08303"></a><span class="lineno"> 8303</span>  <span class="comment">// Look for a preceding instruction that either defines VCC or SCC. If VCC</span></div>
<div class="line"><a id="l08304" name="l08304"></a><span class="lineno"> 8304</span>  <span class="comment">// then there is nothing to do because the defining instruction has been</span></div>
<div class="line"><a id="l08305" name="l08305"></a><span class="lineno"> 8305</span>  <span class="comment">// converted to a VALU already. If SCC then that instruction needs to be</span></div>
<div class="line"><a id="l08306" name="l08306"></a><span class="lineno"> 8306</span>  <span class="comment">// converted to a VALU.</span></div>
<div class="line"><a id="l08307" name="l08307"></a><span class="lineno"> 8307</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> :</div>
<div class="line"><a id="l08308" name="l08308"></a><span class="lineno"> 8308</span>       <a class="code hl_function" href="namespacellvm.html#a341215803e83773a3e97860dc291f121">make_range</a>(std::next(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::reverse_iterator</a>(SCCUseInst)),</div>
<div class="line"><a id="l08309" name="l08309"></a><span class="lineno"> 8309</span>                  SCCUseInst-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a2a25c462b91ac5da41f4ab7edc32b650">rend</a>())) {</div>
<div class="line"><a id="l08310" name="l08310"></a><span class="lineno"> 8310</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.modifiesRegister(AMDGPU::VCC, &amp;RI))</div>
<div class="line"><a id="l08311" name="l08311"></a><span class="lineno"> 8311</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l08312" name="l08312"></a><span class="lineno"> 8312</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.definesRegister(AMDGPU::SCC, &amp;RI)) {</div>
<div class="line"><a id="l08313" name="l08313"></a><span class="lineno"> 8313</span>      Worklist.<a class="code hl_function" href="structllvm_1_1SIInstrWorklist.html#aed7def507592d4f53c51d552144531c5">insert</a>(&amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l08314" name="l08314"></a><span class="lineno"> 8314</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l08315" name="l08315"></a><span class="lineno"> 8315</span>    }</div>
<div class="line"><a id="l08316" name="l08316"></a><span class="lineno"> 8316</span>  }</div>
<div class="line"><a id="l08317" name="l08317"></a><span class="lineno"> 8317</span>}</div>
<div class="line"><a id="l08318" name="l08318"></a><span class="lineno"> 8318</span> </div>
<div class="line"><a id="l08319" name="l08319"></a><span class="lineno"> 8319</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SIInstrInfo::getDestEquivalentVGPRClass(</div>
<div class="line"><a id="l08320" name="l08320"></a><span class="lineno"> 8320</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08321" name="l08321"></a><span class="lineno"> 8321</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewDstRC = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">getOpRegClass</a>(Inst, 0);</div>
<div class="line"><a id="l08322" name="l08322"></a><span class="lineno"> 8322</span> </div>
<div class="line"><a id="l08323" name="l08323"></a><span class="lineno"> 8323</span>  <span class="keywordflow">switch</span> (Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div>
<div class="line"><a id="l08324" name="l08324"></a><span class="lineno"> 8324</span>  <span class="comment">// For target instructions, getOpRegClass just returns the virtual register</span></div>
<div class="line"><a id="l08325" name="l08325"></a><span class="lineno"> 8325</span>  <span class="comment">// class associated with the operand, so we need to find an equivalent VGPR</span></div>
<div class="line"><a id="l08326" name="l08326"></a><span class="lineno"> 8326</span>  <span class="comment">// register class in order to move the instruction to the VALU.</span></div>
<div class="line"><a id="l08327" name="l08327"></a><span class="lineno"> 8327</span>  <span class="keywordflow">case</span> AMDGPU::COPY:</div>
<div class="line"><a id="l08328" name="l08328"></a><span class="lineno"> 8328</span>  <span class="keywordflow">case</span> AMDGPU::PHI:</div>
<div class="line"><a id="l08329" name="l08329"></a><span class="lineno"> 8329</span>  <span class="keywordflow">case</span> AMDGPU::REG_SEQUENCE:</div>
<div class="line"><a id="l08330" name="l08330"></a><span class="lineno"> 8330</span>  <span class="keywordflow">case</span> AMDGPU::INSERT_SUBREG:</div>
<div class="line"><a id="l08331" name="l08331"></a><span class="lineno"> 8331</span>  <span class="keywordflow">case</span> AMDGPU::WQM:</div>
<div class="line"><a id="l08332" name="l08332"></a><span class="lineno"> 8332</span>  <span class="keywordflow">case</span> AMDGPU::SOFT_WQM:</div>
<div class="line"><a id="l08333" name="l08333"></a><span class="lineno"> 8333</span>  <span class="keywordflow">case</span> AMDGPU::STRICT_WWM:</div>
<div class="line"><a id="l08334" name="l08334"></a><span class="lineno"> 8334</span>  <span class="keywordflow">case</span> AMDGPU::STRICT_WQM: {</div>
<div class="line"><a id="l08335" name="l08335"></a><span class="lineno"> 8335</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">getOpRegClass</a>(Inst, 1);</div>
<div class="line"><a id="l08336" name="l08336"></a><span class="lineno"> 8336</span>    <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">isAGPRClass</a>(SrcRC)) {</div>
<div class="line"><a id="l08337" name="l08337"></a><span class="lineno"> 8337</span>      <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">isAGPRClass</a>(NewDstRC))</div>
<div class="line"><a id="l08338" name="l08338"></a><span class="lineno"> 8338</span>        <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l08339" name="l08339"></a><span class="lineno"> 8339</span> </div>
<div class="line"><a id="l08340" name="l08340"></a><span class="lineno"> 8340</span>      <span class="keywordflow">switch</span> (Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div>
<div class="line"><a id="l08341" name="l08341"></a><span class="lineno"> 8341</span>      <span class="keywordflow">case</span> AMDGPU::PHI:</div>
<div class="line"><a id="l08342" name="l08342"></a><span class="lineno"> 8342</span>      <span class="keywordflow">case</span> AMDGPU::REG_SEQUENCE:</div>
<div class="line"><a id="l08343" name="l08343"></a><span class="lineno"> 8343</span>      <span class="keywordflow">case</span> AMDGPU::INSERT_SUBREG:</div>
<div class="line"><a id="l08344" name="l08344"></a><span class="lineno"> 8344</span>        NewDstRC = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a7c0bb4b4e2204e019541b6cd98bd9792">getEquivalentAGPRClass</a>(NewDstRC);</div>
<div class="line"><a id="l08345" name="l08345"></a><span class="lineno"> 8345</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l08346" name="l08346"></a><span class="lineno"> 8346</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l08347" name="l08347"></a><span class="lineno"> 8347</span>        NewDstRC = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a>(NewDstRC);</div>
<div class="line"><a id="l08348" name="l08348"></a><span class="lineno"> 8348</span>      }</div>
<div class="line"><a id="l08349" name="l08349"></a><span class="lineno"> 8349</span> </div>
<div class="line"><a id="l08350" name="l08350"></a><span class="lineno"> 8350</span>      <span class="keywordflow">if</span> (!NewDstRC)</div>
<div class="line"><a id="l08351" name="l08351"></a><span class="lineno"> 8351</span>        <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l08352" name="l08352"></a><span class="lineno"> 8352</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l08353" name="l08353"></a><span class="lineno"> 8353</span>      <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a929252209ec1fab87cd43439ed3365c7">isVGPRClass</a>(NewDstRC) || NewDstRC == &amp;AMDGPU::VReg_1RegClass)</div>
<div class="line"><a id="l08354" name="l08354"></a><span class="lineno"> 8354</span>        <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l08355" name="l08355"></a><span class="lineno"> 8355</span> </div>
<div class="line"><a id="l08356" name="l08356"></a><span class="lineno"> 8356</span>      NewDstRC = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a>(NewDstRC);</div>
<div class="line"><a id="l08357" name="l08357"></a><span class="lineno"> 8357</span>      <span class="keywordflow">if</span> (!NewDstRC)</div>
<div class="line"><a id="l08358" name="l08358"></a><span class="lineno"> 8358</span>        <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l08359" name="l08359"></a><span class="lineno"> 8359</span>    }</div>
<div class="line"><a id="l08360" name="l08360"></a><span class="lineno"> 8360</span> </div>
<div class="line"><a id="l08361" name="l08361"></a><span class="lineno"> 8361</span>    <span class="keywordflow">return</span> NewDstRC;</div>
<div class="line"><a id="l08362" name="l08362"></a><span class="lineno"> 8362</span>  }</div>
<div class="line"><a id="l08363" name="l08363"></a><span class="lineno"> 8363</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l08364" name="l08364"></a><span class="lineno"> 8364</span>    <span class="keywordflow">return</span> NewDstRC;</div>
<div class="line"><a id="l08365" name="l08365"></a><span class="lineno"> 8365</span>  }</div>
<div class="line"><a id="l08366" name="l08366"></a><span class="lineno"> 8366</span>}</div>
<div class="line"><a id="l08367" name="l08367"></a><span class="lineno"> 8367</span> </div>
<div class="line"><a id="l08368" name="l08368"></a><span class="lineno"> 8368</span><span class="comment">// Find the one SGPR operand we are allowed to use.</span></div>
<div class="line"><a id="l08369" name="l08369"></a><span class="lineno"> 8369</span><a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SIInstrInfo::findUsedSGPR(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l08370" name="l08370"></a><span class="lineno"> 8370</span>                                   <span class="keywordtype">int</span> OpIndices[3])<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08371" name="l08371"></a><span class="lineno"> 8371</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc();</div>
<div class="line"><a id="l08372" name="l08372"></a><span class="lineno"> 8372</span> </div>
<div class="line"><a id="l08373" name="l08373"></a><span class="lineno"> 8373</span>  <span class="comment">// Find the one SGPR operand we are allowed to use.</span></div>
<div class="line"><a id="l08374" name="l08374"></a><span class="lineno"> 8374</span>  <span class="comment">//</span></div>
<div class="line"><a id="l08375" name="l08375"></a><span class="lineno"> 8375</span>  <span class="comment">// First we need to consider the instruction&#39;s operand requirements before</span></div>
<div class="line"><a id="l08376" name="l08376"></a><span class="lineno"> 8376</span>  <span class="comment">// legalizing. Some operands are required to be SGPRs, such as implicit uses</span></div>
<div class="line"><a id="l08377" name="l08377"></a><span class="lineno"> 8377</span>  <span class="comment">// of VCC, but we are still bound by the constant bus requirement to only use</span></div>
<div class="line"><a id="l08378" name="l08378"></a><span class="lineno"> 8378</span>  <span class="comment">// one.</span></div>
<div class="line"><a id="l08379" name="l08379"></a><span class="lineno"> 8379</span>  <span class="comment">//</span></div>
<div class="line"><a id="l08380" name="l08380"></a><span class="lineno"> 8380</span>  <span class="comment">// If the operand&#39;s class is an SGPR, we can never move it.</span></div>
<div class="line"><a id="l08381" name="l08381"></a><span class="lineno"> 8381</span> </div>
<div class="line"><a id="l08382" name="l08382"></a><span class="lineno"> 8382</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SGPRReg = <a class="code hl_function" href="SIInstrInfo_8cpp.html#a81a328aa5781f7c744daa43c44df83c6">findImplicitSGPRRead</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l08383" name="l08383"></a><span class="lineno"> 8383</span>  <span class="keywordflow">if</span> (SGPRReg)</div>
<div class="line"><a id="l08384" name="l08384"></a><span class="lineno"> 8384</span>    <span class="keywordflow">return</span> SGPRReg;</div>
<div class="line"><a id="l08385" name="l08385"></a><span class="lineno"> 8385</span> </div>
<div class="line"><a id="l08386" name="l08386"></a><span class="lineno"> 8386</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> UsedSGPRs[3] = {<a class="code hl_class" href="classllvm_1_1Register.html">Register</a>()};</div>
<div class="line"><a id="l08387" name="l08387"></a><span class="lineno"> 8387</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent()-&gt;getRegInfo();</div>
<div class="line"><a id="l08388" name="l08388"></a><span class="lineno"> 8388</span> </div>
<div class="line"><a id="l08389" name="l08389"></a><span class="lineno"> 8389</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; 3; ++i) {</div>
<div class="line"><a id="l08390" name="l08390"></a><span class="lineno"> 8390</span>    <span class="keywordtype">int</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = OpIndices[i];</div>
<div class="line"><a id="l08391" name="l08391"></a><span class="lineno"> 8391</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> == -1)</div>
<div class="line"><a id="l08392" name="l08392"></a><span class="lineno"> 8392</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l08393" name="l08393"></a><span class="lineno"> 8393</span> </div>
<div class="line"><a id="l08394" name="l08394"></a><span class="lineno"> 8394</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>);</div>
<div class="line"><a id="l08395" name="l08395"></a><span class="lineno"> 8395</span>    <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div>
<div class="line"><a id="l08396" name="l08396"></a><span class="lineno"> 8396</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l08397" name="l08397"></a><span class="lineno"> 8397</span> </div>
<div class="line"><a id="l08398" name="l08398"></a><span class="lineno"> 8398</span>    <span class="comment">// Is this operand statically required to be an SGPR based on the operand</span></div>
<div class="line"><a id="l08399" name="l08399"></a><span class="lineno"> 8399</span>    <span class="comment">// constraints?</span></div>
<div class="line"><a id="l08400" name="l08400"></a><span class="lineno"> 8400</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *OpRC =</div>
<div class="line"><a id="l08401" name="l08401"></a><span class="lineno"> 8401</span>        RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">getRegClass</a>(<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.operands()[<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>].RegClass);</div>
<div class="line"><a id="l08402" name="l08402"></a><span class="lineno"> 8402</span>    <span class="keywordtype">bool</span> IsRequiredSGPR = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(OpRC);</div>
<div class="line"><a id="l08403" name="l08403"></a><span class="lineno"> 8403</span>    <span class="keywordflow">if</span> (IsRequiredSGPR)</div>
<div class="line"><a id="l08404" name="l08404"></a><span class="lineno"> 8404</span>      <span class="keywordflow">return</span> MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l08405" name="l08405"></a><span class="lineno"> 8405</span> </div>
<div class="line"><a id="l08406" name="l08406"></a><span class="lineno"> 8406</span>    <span class="comment">// If this could be a VGPR or an SGPR, Check the dynamic register class.</span></div>
<div class="line"><a id="l08407" name="l08407"></a><span class="lineno"> 8407</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l08408" name="l08408"></a><span class="lineno"> 8408</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RegRC = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Reg);</div>
<div class="line"><a id="l08409" name="l08409"></a><span class="lineno"> 8409</span>    <span class="keywordflow">if</span> (RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(RegRC))</div>
<div class="line"><a id="l08410" name="l08410"></a><span class="lineno"> 8410</span>      UsedSGPRs[i] = <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>;</div>
<div class="line"><a id="l08411" name="l08411"></a><span class="lineno"> 8411</span>  }</div>
<div class="line"><a id="l08412" name="l08412"></a><span class="lineno"> 8412</span> </div>
<div class="line"><a id="l08413" name="l08413"></a><span class="lineno"> 8413</span>  <span class="comment">// We don&#39;t have a required SGPR operand, so we have a bit more freedom in</span></div>
<div class="line"><a id="l08414" name="l08414"></a><span class="lineno"> 8414</span>  <span class="comment">// selecting operands to move.</span></div>
<div class="line"><a id="l08415" name="l08415"></a><span class="lineno"> 8415</span> </div>
<div class="line"><a id="l08416" name="l08416"></a><span class="lineno"> 8416</span>  <span class="comment">// Try to select the most used SGPR. If an SGPR is equal to one of the</span></div>
<div class="line"><a id="l08417" name="l08417"></a><span class="lineno"> 8417</span>  <span class="comment">// others, we choose that.</span></div>
<div class="line"><a id="l08418" name="l08418"></a><span class="lineno"> 8418</span>  <span class="comment">//</span></div>
<div class="line"><a id="l08419" name="l08419"></a><span class="lineno"> 8419</span>  <span class="comment">// e.g.</span></div>
<div class="line"><a id="l08420" name="l08420"></a><span class="lineno"> 8420</span>  <span class="comment">// V_FMA_F32 v0, s0, s0, s0 -&gt; No moves</span></div>
<div class="line"><a id="l08421" name="l08421"></a><span class="lineno"> 8421</span>  <span class="comment">// V_FMA_F32 v0, s0, s1, s0 -&gt; Move s1</span></div>
<div class="line"><a id="l08422" name="l08422"></a><span class="lineno"> 8422</span> </div>
<div class="line"><a id="l08423" name="l08423"></a><span class="lineno"> 8423</span>  <span class="comment">// TODO: If some of the operands are 64-bit SGPRs and some 32, we should</span></div>
<div class="line"><a id="l08424" name="l08424"></a><span class="lineno"> 8424</span>  <span class="comment">// prefer those.</span></div>
<div class="line"><a id="l08425" name="l08425"></a><span class="lineno"> 8425</span> </div>
<div class="line"><a id="l08426" name="l08426"></a><span class="lineno"> 8426</span>  <span class="keywordflow">if</span> (UsedSGPRs[0]) {</div>
<div class="line"><a id="l08427" name="l08427"></a><span class="lineno"> 8427</span>    <span class="keywordflow">if</span> (UsedSGPRs[0] == UsedSGPRs[1] || UsedSGPRs[0] == UsedSGPRs[2])</div>
<div class="line"><a id="l08428" name="l08428"></a><span class="lineno"> 8428</span>      SGPRReg = UsedSGPRs[0];</div>
<div class="line"><a id="l08429" name="l08429"></a><span class="lineno"> 8429</span>  }</div>
<div class="line"><a id="l08430" name="l08430"></a><span class="lineno"> 8430</span> </div>
<div class="line"><a id="l08431" name="l08431"></a><span class="lineno"> 8431</span>  <span class="keywordflow">if</span> (!SGPRReg &amp;&amp; UsedSGPRs[1]) {</div>
<div class="line"><a id="l08432" name="l08432"></a><span class="lineno"> 8432</span>    <span class="keywordflow">if</span> (UsedSGPRs[1] == UsedSGPRs[2])</div>
<div class="line"><a id="l08433" name="l08433"></a><span class="lineno"> 8433</span>      SGPRReg = UsedSGPRs[1];</div>
<div class="line"><a id="l08434" name="l08434"></a><span class="lineno"> 8434</span>  }</div>
<div class="line"><a id="l08435" name="l08435"></a><span class="lineno"> 8435</span> </div>
<div class="line"><a id="l08436" name="l08436"></a><span class="lineno"> 8436</span>  <span class="keywordflow">return</span> SGPRReg;</div>
<div class="line"><a id="l08437" name="l08437"></a><span class="lineno"> 8437</span>}</div>
<div class="line"><a id="l08438" name="l08438"></a><span class="lineno"> 8438</span> </div>
<div class="line"><a id="l08439" name="l08439"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797"> 8439</a></span><a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">SIInstrInfo::getNamedOperand</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l08440" name="l08440"></a><span class="lineno"> 8440</span>                                             <span class="keywordtype">unsigned</span> OperandName)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08441" name="l08441"></a><span class="lineno"> 8441</span>  <span class="keywordtype">int</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), OperandName);</div>
<div class="line"><a id="l08442" name="l08442"></a><span class="lineno"> 8442</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> == -1)</div>
<div class="line"><a id="l08443" name="l08443"></a><span class="lineno"> 8443</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l08444" name="l08444"></a><span class="lineno"> 8444</span> </div>
<div class="line"><a id="l08445" name="l08445"></a><span class="lineno"> 8445</span>  <span class="keywordflow">return</span> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>);</div>
<div class="line"><a id="l08446" name="l08446"></a><span class="lineno"> 8446</span>}</div>
<div class="line"><a id="l08447" name="l08447"></a><span class="lineno"> 8447</span> </div>
<div class="line"><a id="l08448" name="l08448"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a10a8333f33c54fcb73d4f41ee264ce8e"> 8448</a></span><a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a10a8333f33c54fcb73d4f41ee264ce8e">SIInstrInfo::getDefaultRsrcDataFormat</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08449" name="l08449"></a><span class="lineno"> 8449</span>  <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &gt;= <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a>) {</div>
<div class="line"><a id="l08450" name="l08450"></a><span class="lineno"> 8450</span>    int64_t <a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3a520d0db389f362bf79ef56ca0af3dcab">Format</a> = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &gt;= <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2afee0105d2e947dda0884cc47a33c93b7">AMDGPUSubtarget::GFX11</a></div>
<div class="line"><a id="l08451" name="l08451"></a><span class="lineno"> 8451</span>                         ? (int64_t)<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ad2933e2b4eeecbfbd0bbb780922604d8">AMDGPU::UfmtGFX11::UFMT_32_FLOAT</a></div>
<div class="line"><a id="l08452" name="l08452"></a><span class="lineno"> 8452</span>                         : (int64_t)<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a5c6b3dafe669e154050061d41549394e">AMDGPU::UfmtGFX10::UFMT_32_FLOAT</a>;</div>
<div class="line"><a id="l08453" name="l08453"></a><span class="lineno"> 8453</span>    <span class="keywordflow">return</span> (<a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3a520d0db389f362bf79ef56ca0af3dcab">Format</a> &lt;&lt; 44) |</div>
<div class="line"><a id="l08454" name="l08454"></a><span class="lineno"> 8454</span>           (1ULL &lt;&lt; 56) | <span class="comment">// RESOURCE_LEVEL = 1</span></div>
<div class="line"><a id="l08455" name="l08455"></a><span class="lineno"> 8455</span>           (3ULL &lt;&lt; 60); <span class="comment">// OOB_SELECT = 3</span></div>
<div class="line"><a id="l08456" name="l08456"></a><span class="lineno"> 8456</span>  }</div>
<div class="line"><a id="l08457" name="l08457"></a><span class="lineno"> 8457</span> </div>
<div class="line"><a id="l08458" name="l08458"></a><span class="lineno"> 8458</span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> RsrcDataFormat = <a class="code hl_variable" href="namespacellvm_1_1AMDGPU.html#a062b134de5c9143eab05c83faab131e9">AMDGPU::RSRC_DATA_FORMAT</a>;</div>
<div class="line"><a id="l08459" name="l08459"></a><span class="lineno"> 8459</span>  <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#acf005b2695c64eb57157215562463116">isAmdHsaOS</a>()) {</div>
<div class="line"><a id="l08460" name="l08460"></a><span class="lineno"> 8460</span>    <span class="comment">// Set ATC = 1. GFX9 doesn&#39;t have this bit.</span></div>
<div class="line"><a id="l08461" name="l08461"></a><span class="lineno"> 8461</span>    <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &lt;= <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">AMDGPUSubtarget::VOLCANIC_ISLANDS</a>)</div>
<div class="line"><a id="l08462" name="l08462"></a><span class="lineno"> 8462</span>      RsrcDataFormat |= (1ULL &lt;&lt; 56);</div>
<div class="line"><a id="l08463" name="l08463"></a><span class="lineno"> 8463</span> </div>
<div class="line"><a id="l08464" name="l08464"></a><span class="lineno"> 8464</span>    <span class="comment">// Set MTYPE = 2 (MTYPE_UC = uncached). GFX9 doesn&#39;t have this.</span></div>
<div class="line"><a id="l08465" name="l08465"></a><span class="lineno"> 8465</span>    <span class="comment">// BTW, it disables TC L2 and therefore decreases performance.</span></div>
<div class="line"><a id="l08466" name="l08466"></a><span class="lineno"> 8466</span>    <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() == <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">AMDGPUSubtarget::VOLCANIC_ISLANDS</a>)</div>
<div class="line"><a id="l08467" name="l08467"></a><span class="lineno"> 8467</span>      RsrcDataFormat |= (2ULL &lt;&lt; 59);</div>
<div class="line"><a id="l08468" name="l08468"></a><span class="lineno"> 8468</span>  }</div>
<div class="line"><a id="l08469" name="l08469"></a><span class="lineno"> 8469</span> </div>
<div class="line"><a id="l08470" name="l08470"></a><span class="lineno"> 8470</span>  <span class="keywordflow">return</span> RsrcDataFormat;</div>
<div class="line"><a id="l08471" name="l08471"></a><span class="lineno"> 8471</span>}</div>
<div class="line"><a id="l08472" name="l08472"></a><span class="lineno"> 8472</span> </div>
<div class="line"><a id="l08473" name="l08473"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#af0c31a9fd43cc1a320582913a2f27ece"> 8473</a></span><a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#af0c31a9fd43cc1a320582913a2f27ece">SIInstrInfo::getScratchRsrcWords23</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08474" name="l08474"></a><span class="lineno"> 8474</span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> Rsrc23 = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a10a8333f33c54fcb73d4f41ee264ce8e">getDefaultRsrcDataFormat</a>() |</div>
<div class="line"><a id="l08475" name="l08475"></a><span class="lineno"> 8475</span>                    <a class="code hl_variable" href="namespacellvm_1_1AMDGPU.html#a823f64d5695b8da6f9b418bd4dc55176">AMDGPU::RSRC_TID_ENABLE</a> |</div>
<div class="line"><a id="l08476" name="l08476"></a><span class="lineno"> 8476</span>                    0xffffffff; <span class="comment">// Size;</span></div>
<div class="line"><a id="l08477" name="l08477"></a><span class="lineno"> 8477</span> </div>
<div class="line"><a id="l08478" name="l08478"></a><span class="lineno"> 8478</span>  <span class="comment">// GFX9 doesn&#39;t have ELEMENT_SIZE.</span></div>
<div class="line"><a id="l08479" name="l08479"></a><span class="lineno"> 8479</span>  <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &lt;= <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">AMDGPUSubtarget::VOLCANIC_ISLANDS</a>) {</div>
<div class="line"><a id="l08480" name="l08480"></a><span class="lineno"> 8480</span>    <a class="code hl_class" href="classuint64__t.html">uint64_t</a> EltSizeValue = <a class="code hl_function" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#aa1c8834f883c6607231b902a1f37ddbc">getMaxPrivateElementSize</a>(<span class="keyword">true</span>)) - 1;</div>
<div class="line"><a id="l08481" name="l08481"></a><span class="lineno"> 8481</span>    Rsrc23 |= EltSizeValue &lt;&lt; <a class="code hl_variable" href="namespacellvm_1_1AMDGPU.html#a5a55a26fbacd40b385e54565fdebc4dd">AMDGPU::RSRC_ELEMENT_SIZE_SHIFT</a>;</div>
<div class="line"><a id="l08482" name="l08482"></a><span class="lineno"> 8482</span>  }</div>
<div class="line"><a id="l08483" name="l08483"></a><span class="lineno"> 8483</span> </div>
<div class="line"><a id="l08484" name="l08484"></a><span class="lineno"> 8484</span>  <span class="comment">// IndexStride = 64 / 32.</span></div>
<div class="line"><a id="l08485" name="l08485"></a><span class="lineno"> 8485</span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> IndexStride = ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">getWavefrontSize</a>() == 64 ? 3 : 2;</div>
<div class="line"><a id="l08486" name="l08486"></a><span class="lineno"> 8486</span>  Rsrc23 |= IndexStride &lt;&lt; <a class="code hl_variable" href="namespacellvm_1_1AMDGPU.html#ae0376d4668bb0a8b7d4afa76f6ce3fee">AMDGPU::RSRC_INDEX_STRIDE_SHIFT</a>;</div>
<div class="line"><a id="l08487" name="l08487"></a><span class="lineno"> 8487</span> </div>
<div class="line"><a id="l08488" name="l08488"></a><span class="lineno"> 8488</span>  <span class="comment">// If TID_ENABLE is set, DATA_FORMAT specifies stride bits [14:17].</span></div>
<div class="line"><a id="l08489" name="l08489"></a><span class="lineno"> 8489</span>  <span class="comment">// Clear them unless we want a huge stride.</span></div>
<div class="line"><a id="l08490" name="l08490"></a><span class="lineno"> 8490</span>  <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &gt;= <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">AMDGPUSubtarget::VOLCANIC_ISLANDS</a> &amp;&amp;</div>
<div class="line"><a id="l08491" name="l08491"></a><span class="lineno"> 8491</span>      ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &lt;= <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a27bbb8548ee933d0231565d6ed407307">AMDGPUSubtarget::GFX9</a>)</div>
<div class="line"><a id="l08492" name="l08492"></a><span class="lineno"> 8492</span>    Rsrc23 &amp;= ~AMDGPU::RSRC_DATA_FORMAT;</div>
<div class="line"><a id="l08493" name="l08493"></a><span class="lineno"> 8493</span> </div>
<div class="line"><a id="l08494" name="l08494"></a><span class="lineno"> 8494</span>  <span class="keywordflow">return</span> Rsrc23;</div>
<div class="line"><a id="l08495" name="l08495"></a><span class="lineno"> 8495</span>}</div>
<div class="line"><a id="l08496" name="l08496"></a><span class="lineno"> 8496</span> </div>
<div class="line"><a id="l08497" name="l08497"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a975ccb82baef08d83e403c8818c52db8"> 8497</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a975ccb82baef08d83e403c8818c52db8">SIInstrInfo::isLowLatencyInstruction</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08498" name="l08498"></a><span class="lineno"> 8498</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l08499" name="l08499"></a><span class="lineno"> 8499</span> </div>
<div class="line"><a id="l08500" name="l08500"></a><span class="lineno"> 8500</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a>(Opc);</div>
<div class="line"><a id="l08501" name="l08501"></a><span class="lineno"> 8501</span>}</div>
<div class="line"><a id="l08502" name="l08502"></a><span class="lineno"> 8502</span> </div>
<div class="line"><a id="l08503" name="l08503"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a4c2569a20f3cd4919625f6409b53d657"> 8503</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a4c2569a20f3cd4919625f6409b53d657">SIInstrInfo::isHighLatencyDef</a>(<span class="keywordtype">int</span> Opc)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08504" name="l08504"></a><span class="lineno"> 8504</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opc).mayLoad() &amp;&amp;</div>
<div class="line"><a id="l08505" name="l08505"></a><span class="lineno"> 8505</span>         (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(Opc) || <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">isMTBUF</a>(Opc) || <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">isMIMG</a>(Opc) || <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">isFLAT</a>(Opc));</div>
<div class="line"><a id="l08506" name="l08506"></a><span class="lineno"> 8506</span>}</div>
<div class="line"><a id="l08507" name="l08507"></a><span class="lineno"> 8507</span> </div>
<div class="line"><a id="l08508" name="l08508"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#afb5a8099c7351303ef337ec57d5e8e24"> 8508</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#afb5a8099c7351303ef337ec57d5e8e24">SIInstrInfo::isStackAccess</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l08509" name="l08509"></a><span class="lineno"> 8509</span>                                    <span class="keywordtype">int</span> &amp;FrameIndex)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08510" name="l08510"></a><span class="lineno"> 8510</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a> = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::vaddr);</div>
<div class="line"><a id="l08511" name="l08511"></a><span class="lineno"> 8511</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a> || !<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>-&gt;isFI())</div>
<div class="line"><a id="l08512" name="l08512"></a><span class="lineno"> 8512</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>();</div>
<div class="line"><a id="l08513" name="l08513"></a><span class="lineno"> 8513</span> </div>
<div class="line"><a id="l08514" name="l08514"></a><span class="lineno"> 8514</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands_empty() &amp;&amp;</div>
<div class="line"><a id="l08515" name="l08515"></a><span class="lineno"> 8515</span>         (*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands_begin())-&gt;getAddrSpace() == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUAS.html#aa2e492b16ee7bc8ddb97d769bab2ab79aec164f45437d8827346f2d8ec645479a">AMDGPUAS::PRIVATE_ADDRESS</a>);</div>
<div class="line"><a id="l08516" name="l08516"></a><span class="lineno"> 8516</span> </div>
<div class="line"><a id="l08517" name="l08517"></a><span class="lineno"> 8517</span>  FrameIndex = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>-&gt;getIndex();</div>
<div class="line"><a id="l08518" name="l08518"></a><span class="lineno"> 8518</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::vdata)-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l08519" name="l08519"></a><span class="lineno"> 8519</span>}</div>
<div class="line"><a id="l08520" name="l08520"></a><span class="lineno"> 8520</span> </div>
<div class="line"><a id="l08521" name="l08521"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a75d714113557721ffd5bd3d06dc79642"> 8521</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a75d714113557721ffd5bd3d06dc79642">SIInstrInfo::isSGPRStackAccess</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l08522" name="l08522"></a><span class="lineno"> 8522</span>                                        <span class="keywordtype">int</span> &amp;FrameIndex)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08523" name="l08523"></a><span class="lineno"> 8523</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a> = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::addr);</div>
<div class="line"><a id="l08524" name="l08524"></a><span class="lineno"> 8524</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a> &amp;&amp; <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>-&gt;isFI());</div>
<div class="line"><a id="l08525" name="l08525"></a><span class="lineno"> 8525</span>  FrameIndex = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>-&gt;getIndex();</div>
<div class="line"><a id="l08526" name="l08526"></a><span class="lineno"> 8526</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::data)-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l08527" name="l08527"></a><span class="lineno"> 8527</span>}</div>
<div class="line"><a id="l08528" name="l08528"></a><span class="lineno"> 8528</span> </div>
<div class="line"><a id="l08529" name="l08529"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ab92f90456dfda18d91d3531204e5cc33"> 8529</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ab92f90456dfda18d91d3531204e5cc33">SIInstrInfo::isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l08530" name="l08530"></a><span class="lineno"> 8530</span>                                          <span class="keywordtype">int</span> &amp;FrameIndex)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08531" name="l08531"></a><span class="lineno"> 8531</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.mayLoad())</div>
<div class="line"><a id="l08532" name="l08532"></a><span class="lineno"> 8532</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>();</div>
<div class="line"><a id="l08533" name="l08533"></a><span class="lineno"> 8533</span> </div>
<div class="line"><a id="l08534" name="l08534"></a><span class="lineno"> 8534</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) || <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ab54d6d16078e78dfe594321574f39223">isVGPRSpill</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l08535" name="l08535"></a><span class="lineno"> 8535</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#afb5a8099c7351303ef337ec57d5e8e24">isStackAccess</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, FrameIndex);</div>
<div class="line"><a id="l08536" name="l08536"></a><span class="lineno"> 8536</span> </div>
<div class="line"><a id="l08537" name="l08537"></a><span class="lineno"> 8537</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ad1f10f87fb228c645dab08a31a02d0a6">isSGPRSpill</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l08538" name="l08538"></a><span class="lineno"> 8538</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a75d714113557721ffd5bd3d06dc79642">isSGPRStackAccess</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, FrameIndex);</div>
<div class="line"><a id="l08539" name="l08539"></a><span class="lineno"> 8539</span> </div>
<div class="line"><a id="l08540" name="l08540"></a><span class="lineno"> 8540</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>();</div>
<div class="line"><a id="l08541" name="l08541"></a><span class="lineno"> 8541</span>}</div>
<div class="line"><a id="l08542" name="l08542"></a><span class="lineno"> 8542</span> </div>
<div class="line"><a id="l08543" name="l08543"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a1a819579880816f46644139609f4de8c"> 8543</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a1a819579880816f46644139609f4de8c">SIInstrInfo::isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l08544" name="l08544"></a><span class="lineno"> 8544</span>                                         <span class="keywordtype">int</span> &amp;FrameIndex)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08545" name="l08545"></a><span class="lineno"> 8545</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.mayStore())</div>
<div class="line"><a id="l08546" name="l08546"></a><span class="lineno"> 8546</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>();</div>
<div class="line"><a id="l08547" name="l08547"></a><span class="lineno"> 8547</span> </div>
<div class="line"><a id="l08548" name="l08548"></a><span class="lineno"> 8548</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) || <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ab54d6d16078e78dfe594321574f39223">isVGPRSpill</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l08549" name="l08549"></a><span class="lineno"> 8549</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#afb5a8099c7351303ef337ec57d5e8e24">isStackAccess</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, FrameIndex);</div>
<div class="line"><a id="l08550" name="l08550"></a><span class="lineno"> 8550</span> </div>
<div class="line"><a id="l08551" name="l08551"></a><span class="lineno"> 8551</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ad1f10f87fb228c645dab08a31a02d0a6">isSGPRSpill</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l08552" name="l08552"></a><span class="lineno"> 8552</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a75d714113557721ffd5bd3d06dc79642">isSGPRStackAccess</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, FrameIndex);</div>
<div class="line"><a id="l08553" name="l08553"></a><span class="lineno"> 8553</span> </div>
<div class="line"><a id="l08554" name="l08554"></a><span class="lineno"> 8554</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>();</div>
<div class="line"><a id="l08555" name="l08555"></a><span class="lineno"> 8555</span>}</div>
<div class="line"><a id="l08556" name="l08556"></a><span class="lineno"> 8556</span> </div>
<div class="line"><a id="l08557" name="l08557"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a31d7b26c45988dda37e32395313029eb"> 8557</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a31d7b26c45988dda37e32395313029eb">SIInstrInfo::getInstBundleSize</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08558" name="l08558"></a><span class="lineno"> 8558</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = 0;</div>
<div class="line"><a id="l08559" name="l08559"></a><span class="lineno"> 8559</span>  <a class="code hl_typedef" href="classllvm_1_1MachineBasicBlock.html#acc786576edf1d6a2697426143314bcef">MachineBasicBlock::const_instr_iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIterator();</div>
<div class="line"><a id="l08560" name="l08560"></a><span class="lineno"> 8560</span>  <a class="code hl_typedef" href="classllvm_1_1MachineBasicBlock.html#acc786576edf1d6a2697426143314bcef">MachineBasicBlock::const_instr_iterator</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;instr_end();</div>
<div class="line"><a id="l08561" name="l08561"></a><span class="lineno"> 8561</span>  <span class="keywordflow">while</span> (++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> &amp;&amp; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isInsideBundle()) {</div>
<div class="line"><a id="l08562" name="l08562"></a><span class="lineno"> 8562</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isBundle() &amp;&amp; <span class="stringliteral">&quot;No nested bundle!&quot;</span>);</div>
<div class="line"><a id="l08563" name="l08563"></a><span class="lineno"> 8563</span>    <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> += <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0ced2d6b15f87f297ec231c753e624e6">getInstSizeInBytes</a>(*<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l08564" name="l08564"></a><span class="lineno"> 8564</span>  }</div>
<div class="line"><a id="l08565" name="l08565"></a><span class="lineno"> 8565</span> </div>
<div class="line"><a id="l08566" name="l08566"></a><span class="lineno"> 8566</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>;</div>
<div class="line"><a id="l08567" name="l08567"></a><span class="lineno"> 8567</span>}</div>
<div class="line"><a id="l08568" name="l08568"></a><span class="lineno"> 8568</span> </div>
<div class="line"><a id="l08569" name="l08569"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a0ced2d6b15f87f297ec231c753e624e6"> 8569</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0ced2d6b15f87f297ec231c753e624e6">SIInstrInfo::getInstSizeInBytes</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08570" name="l08570"></a><span class="lineno"> 8570</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l08571" name="l08571"></a><span class="lineno"> 8571</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a> = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ae3a62886ad892b99c103c15122b7eaa9">getMCOpcodeFromPseudo</a>(Opc);</div>
<div class="line"><a id="l08572" name="l08572"></a><span class="lineno"> 8572</span>  <span class="keywordtype">unsigned</span> DescSize = <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.getSize();</div>
<div class="line"><a id="l08573" name="l08573"></a><span class="lineno"> 8573</span> </div>
<div class="line"><a id="l08574" name="l08574"></a><span class="lineno"> 8574</span>  <span class="comment">// If we have a definitive size, we can use it. Otherwise we need to inspect</span></div>
<div class="line"><a id="l08575" name="l08575"></a><span class="lineno"> 8575</span>  <span class="comment">// the operands to know the size.</span></div>
<div class="line"><a id="l08576" name="l08576"></a><span class="lineno"> 8576</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#aedb55bd2a3f524ae536b9c0ef17e41c0">isFixedSize</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l08577" name="l08577"></a><span class="lineno"> 8577</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = DescSize;</div>
<div class="line"><a id="l08578" name="l08578"></a><span class="lineno"> 8578</span> </div>
<div class="line"><a id="l08579" name="l08579"></a><span class="lineno"> 8579</span>    <span class="comment">// If we hit the buggy offset, an extra nop will be inserted in MC so</span></div>
<div class="line"><a id="l08580" name="l08580"></a><span class="lineno"> 8580</span>    <span class="comment">// estimate the worst case.</span></div>
<div class="line"><a id="l08581" name="l08581"></a><span class="lineno"> 8581</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isBranch() &amp;&amp; ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a42ffba7488c6f98d42703852d9d83361">hasOffset3fBug</a>())</div>
<div class="line"><a id="l08582" name="l08582"></a><span class="lineno"> 8582</span>      <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> += 4;</div>
<div class="line"><a id="l08583" name="l08583"></a><span class="lineno"> 8583</span> </div>
<div class="line"><a id="l08584" name="l08584"></a><span class="lineno"> 8584</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>;</div>
<div class="line"><a id="l08585" name="l08585"></a><span class="lineno"> 8585</span>  }</div>
<div class="line"><a id="l08586" name="l08586"></a><span class="lineno"> 8586</span> </div>
<div class="line"><a id="l08587" name="l08587"></a><span class="lineno"> 8587</span>  <span class="comment">// Instructions may have a 32-bit literal encoded after them. Check</span></div>
<div class="line"><a id="l08588" name="l08588"></a><span class="lineno"> 8588</span>  <span class="comment">// operands that could ever be literals.</span></div>
<div class="line"><a id="l08589" name="l08589"></a><span class="lineno"> 8589</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ade8d533000b775c514d9ac189b66c3a5">isVALU</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) || <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a2d7ac7b1dd9a9e4ae81fb54010f324f9">isSALU</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l08590" name="l08590"></a><span class="lineno"> 8590</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a960996ed89167b7ad321c647644d8dfb">isDPP</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l08591" name="l08591"></a><span class="lineno"> 8591</span>      <span class="keywordflow">return</span> DescSize;</div>
<div class="line"><a id="l08592" name="l08592"></a><span class="lineno"> 8592</span>    <span class="keywordtype">bool</span> HasLiteral = <span class="keyword">false</span>;</div>
<div class="line"><a id="l08593" name="l08593"></a><span class="lineno"> 8593</span>    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumExplicitOperands(); <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l08594" name="l08594"></a><span class="lineno"> 8594</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l08595" name="l08595"></a><span class="lineno"> 8595</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo = <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.operands()[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>];</div>
<div class="line"><a id="l08596" name="l08596"></a><span class="lineno"> 8596</span>      <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.isReg() &amp;&amp; !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, OpInfo)) {</div>
<div class="line"><a id="l08597" name="l08597"></a><span class="lineno"> 8597</span>        HasLiteral = <span class="keyword">true</span>;</div>
<div class="line"><a id="l08598" name="l08598"></a><span class="lineno"> 8598</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l08599" name="l08599"></a><span class="lineno"> 8599</span>      }</div>
<div class="line"><a id="l08600" name="l08600"></a><span class="lineno"> 8600</span>    }</div>
<div class="line"><a id="l08601" name="l08601"></a><span class="lineno"> 8601</span>    <span class="keywordflow">return</span> HasLiteral ? DescSize + 4 : DescSize;</div>
<div class="line"><a id="l08602" name="l08602"></a><span class="lineno"> 8602</span>  }</div>
<div class="line"><a id="l08603" name="l08603"></a><span class="lineno"> 8603</span> </div>
<div class="line"><a id="l08604" name="l08604"></a><span class="lineno"> 8604</span>  <span class="comment">// Check whether we have extra NSA words.</span></div>
<div class="line"><a id="l08605" name="l08605"></a><span class="lineno"> 8605</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">isMIMG</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l08606" name="l08606"></a><span class="lineno"> 8606</span>    <span class="keywordtype">int</span> VAddr0Idx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::vaddr0);</div>
<div class="line"><a id="l08607" name="l08607"></a><span class="lineno"> 8607</span>    <span class="keywordflow">if</span> (VAddr0Idx &lt; 0)</div>
<div class="line"><a id="l08608" name="l08608"></a><span class="lineno"> 8608</span>      <span class="keywordflow">return</span> 8;</div>
<div class="line"><a id="l08609" name="l08609"></a><span class="lineno"> 8609</span> </div>
<div class="line"><a id="l08610" name="l08610"></a><span class="lineno"> 8610</span>    <span class="keywordtype">int</span> RSrcIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::srsrc);</div>
<div class="line"><a id="l08611" name="l08611"></a><span class="lineno"> 8611</span>    <span class="keywordflow">return</span> 8 + 4 * ((RSrcIdx - VAddr0Idx + 2) / 4);</div>
<div class="line"><a id="l08612" name="l08612"></a><span class="lineno"> 8612</span>  }</div>
<div class="line"><a id="l08613" name="l08613"></a><span class="lineno"> 8613</span> </div>
<div class="line"><a id="l08614" name="l08614"></a><span class="lineno"> 8614</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l08615" name="l08615"></a><span class="lineno"> 8615</span>  <span class="keywordflow">case</span> TargetOpcode::BUNDLE:</div>
<div class="line"><a id="l08616" name="l08616"></a><span class="lineno"> 8616</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a31d7b26c45988dda37e32395313029eb">getInstBundleSize</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l08617" name="l08617"></a><span class="lineno"> 8617</span>  <span class="keywordflow">case</span> TargetOpcode::INLINEASM:</div>
<div class="line"><a id="l08618" name="l08618"></a><span class="lineno"> 8618</span>  <span class="keywordflow">case</span> TargetOpcode::INLINEASM_BR: {</div>
<div class="line"><a id="l08619" name="l08619"></a><span class="lineno"> 8619</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l08620" name="l08620"></a><span class="lineno"> 8620</span>    <span class="keyword">const</span> <span class="keywordtype">char</span> *AsmStr = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getSymbolName();</div>
<div class="line"><a id="l08621" name="l08621"></a><span class="lineno"> 8621</span>    <span class="keywordflow">return</span> getInlineAsmLength(AsmStr, *MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a9e51edf88ef3878857794a6bf7e44287">getTarget</a>().<a class="code hl_function" href="classllvm_1_1TargetMachine.html#afb72c5626afbc815284e2b26bb0663f8">getMCAsmInfo</a>(), &amp;ST);</div>
<div class="line"><a id="l08622" name="l08622"></a><span class="lineno"> 8622</span>  }</div>
<div class="line"><a id="l08623" name="l08623"></a><span class="lineno"> 8623</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l08624" name="l08624"></a><span class="lineno"> 8624</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isMetaInstruction())</div>
<div class="line"><a id="l08625" name="l08625"></a><span class="lineno"> 8625</span>      <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l08626" name="l08626"></a><span class="lineno"> 8626</span>    <span class="keywordflow">return</span> DescSize;</div>
<div class="line"><a id="l08627" name="l08627"></a><span class="lineno"> 8627</span>  }</div>
<div class="line"><a id="l08628" name="l08628"></a><span class="lineno"> 8628</span>}</div>
<div class="line"><a id="l08629" name="l08629"></a><span class="lineno"> 8629</span> </div>
<div class="line"><a id="l08630" name="l08630"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a16c0128051315d3d5cc1f32047c7449c"> 8630</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a16c0128051315d3d5cc1f32047c7449c">SIInstrInfo::mayAccessFlatAddressSpace</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08631" name="l08631"></a><span class="lineno"> 8631</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">isFLAT</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l08632" name="l08632"></a><span class="lineno"> 8632</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l08633" name="l08633"></a><span class="lineno"> 8633</span> </div>
<div class="line"><a id="l08634" name="l08634"></a><span class="lineno"> 8634</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands_empty())</div>
<div class="line"><a id="l08635" name="l08635"></a><span class="lineno"> 8635</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l08636" name="l08636"></a><span class="lineno"> 8636</span> </div>
<div class="line"><a id="l08637" name="l08637"></a><span class="lineno"> 8637</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO : <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands()) {</div>
<div class="line"><a id="l08638" name="l08638"></a><span class="lineno"> 8638</span>    <span class="keywordflow">if</span> (MMO-&gt;getAddrSpace() == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUAS.html#aa2e492b16ee7bc8ddb97d769bab2ab79aaa1e27e4fc68e5706a4b7bbaed447c14">AMDGPUAS::FLAT_ADDRESS</a>)</div>
<div class="line"><a id="l08639" name="l08639"></a><span class="lineno"> 8639</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l08640" name="l08640"></a><span class="lineno"> 8640</span>  }</div>
<div class="line"><a id="l08641" name="l08641"></a><span class="lineno"> 8641</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l08642" name="l08642"></a><span class="lineno"> 8642</span>}</div>
<div class="line"><a id="l08643" name="l08643"></a><span class="lineno"> 8643</span> </div>
<div class="line"><a id="l08644" name="l08644"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a0a7deb17cce3406bd32958ed7b234d89"> 8644</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0a7deb17cce3406bd32958ed7b234d89">SIInstrInfo::isNonUniformBranchInstr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Branch)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08645" name="l08645"></a><span class="lineno"> 8645</span>  <span class="keywordflow">return</span> Branch.getOpcode() == AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO;</div>
<div class="line"><a id="l08646" name="l08646"></a><span class="lineno"> 8646</span>}</div>
<div class="line"><a id="l08647" name="l08647"></a><span class="lineno"> 8647</span> </div>
<div class="line"><a id="l08648" name="l08648"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ac52fb1cbf5beca84fddfdfe48e7e3133"> 8648</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ac52fb1cbf5beca84fddfdfe48e7e3133">SIInstrInfo::convertNonUniformIfRegion</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *IfEntry,</div>
<div class="line"><a id="l08649" name="l08649"></a><span class="lineno"> 8649</span>                                            <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *IfEnd)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08650" name="l08650"></a><span class="lineno"> 8650</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> TI = IfEntry-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">getFirstTerminator</a>();</div>
<div class="line"><a id="l08651" name="l08651"></a><span class="lineno"> 8651</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TI != IfEntry-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div>
<div class="line"><a id="l08652" name="l08652"></a><span class="lineno"> 8652</span> </div>
<div class="line"><a id="l08653" name="l08653"></a><span class="lineno"> 8653</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Branch = &amp;(*TI);</div>
<div class="line"><a id="l08654" name="l08654"></a><span class="lineno"> 8654</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = IfEntry-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l08655" name="l08655"></a><span class="lineno"> 8655</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = IfEntry-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l08656" name="l08656"></a><span class="lineno"> 8656</span> </div>
<div class="line"><a id="l08657" name="l08657"></a><span class="lineno"> 8657</span>  <span class="keywordflow">if</span> (Branch-&gt;getOpcode() == AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO) {</div>
<div class="line"><a id="l08658" name="l08658"></a><span class="lineno"> 8658</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">getBoolRC</a>());</div>
<div class="line"><a id="l08659" name="l08659"></a><span class="lineno"> 8659</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SIIF =</div>
<div class="line"><a id="l08660" name="l08660"></a><span class="lineno"> 8660</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*MF, Branch-&gt;getDebugLoc(), <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::SI_IF), DstReg)</div>
<div class="line"><a id="l08661" name="l08661"></a><span class="lineno"> 8661</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Branch-&gt;getOperand(0))</div>
<div class="line"><a id="l08662" name="l08662"></a><span class="lineno"> 8662</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Branch-&gt;getOperand(1));</div>
<div class="line"><a id="l08663" name="l08663"></a><span class="lineno"> 8663</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SIEND =</div>
<div class="line"><a id="l08664" name="l08664"></a><span class="lineno"> 8664</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*MF, Branch-&gt;getDebugLoc(), <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::SI_END_CF))</div>
<div class="line"><a id="l08665" name="l08665"></a><span class="lineno"> 8665</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(DstReg);</div>
<div class="line"><a id="l08666" name="l08666"></a><span class="lineno"> 8666</span> </div>
<div class="line"><a id="l08667" name="l08667"></a><span class="lineno"> 8667</span>    IfEntry-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ad26bff839257f220557ce812b2159c72">erase</a>(TI);</div>
<div class="line"><a id="l08668" name="l08668"></a><span class="lineno"> 8668</span>    IfEntry-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(IfEntry-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(), SIIF);</div>
<div class="line"><a id="l08669" name="l08669"></a><span class="lineno"> 8669</span>    IfEnd-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(IfEnd-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#aa7dc7faaab4856b8f0014b8283e26c7b">getFirstNonPHI</a>(), SIEND);</div>
<div class="line"><a id="l08670" name="l08670"></a><span class="lineno"> 8670</span>  }</div>
<div class="line"><a id="l08671" name="l08671"></a><span class="lineno"> 8671</span>}</div>
<div class="line"><a id="l08672" name="l08672"></a><span class="lineno"> 8672</span> </div>
<div class="line"><a id="l08673" name="l08673"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a8762c11a12f1ce6910169c87c7ffbc06"> 8673</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a8762c11a12f1ce6910169c87c7ffbc06">SIInstrInfo::convertNonUniformLoopRegion</a>(</div>
<div class="line"><a id="l08674" name="l08674"></a><span class="lineno"> 8674</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopEntry, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopEnd)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08675" name="l08675"></a><span class="lineno"> 8675</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> TI = LoopEnd-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">getFirstTerminator</a>();</div>
<div class="line"><a id="l08676" name="l08676"></a><span class="lineno"> 8676</span>  <span class="comment">// We expect 2 terminators, one conditional and one unconditional.</span></div>
<div class="line"><a id="l08677" name="l08677"></a><span class="lineno"> 8677</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TI != LoopEnd-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div>
<div class="line"><a id="l08678" name="l08678"></a><span class="lineno"> 8678</span> </div>
<div class="line"><a id="l08679" name="l08679"></a><span class="lineno"> 8679</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Branch = &amp;(*TI);</div>
<div class="line"><a id="l08680" name="l08680"></a><span class="lineno"> 8680</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = LoopEnd-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l08681" name="l08681"></a><span class="lineno"> 8681</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = LoopEnd-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l08682" name="l08682"></a><span class="lineno"> 8682</span> </div>
<div class="line"><a id="l08683" name="l08683"></a><span class="lineno"> 8683</span>  <span class="keywordflow">if</span> (Branch-&gt;getOpcode() == AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO) {</div>
<div class="line"><a id="l08684" name="l08684"></a><span class="lineno"> 8684</span> </div>
<div class="line"><a id="l08685" name="l08685"></a><span class="lineno"> 8685</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">getBoolRC</a>());</div>
<div class="line"><a id="l08686" name="l08686"></a><span class="lineno"> 8686</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> BackEdgeReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">getBoolRC</a>());</div>
<div class="line"><a id="l08687" name="l08687"></a><span class="lineno"> 8687</span>    <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> HeaderPHIBuilder =</div>
<div class="line"><a id="l08688" name="l08688"></a><span class="lineno"> 8688</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*(MF), Branch-&gt;getDebugLoc(), <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(TargetOpcode::PHI), DstReg);</div>
<div class="line"><a id="l08689" name="l08689"></a><span class="lineno"> 8689</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *PMBB : LoopEntry-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#addd80df79ba902914c7d8a52e3896b79">predecessors</a>()) {</div>
<div class="line"><a id="l08690" name="l08690"></a><span class="lineno"> 8690</span>      <span class="keywordflow">if</span> (PMBB == LoopEnd) {</div>
<div class="line"><a id="l08691" name="l08691"></a><span class="lineno"> 8691</span>        HeaderPHIBuilder.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(BackEdgeReg);</div>
<div class="line"><a id="l08692" name="l08692"></a><span class="lineno"> 8692</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l08693" name="l08693"></a><span class="lineno"> 8693</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ZeroReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">getBoolRC</a>());</div>
<div class="line"><a id="l08694" name="l08694"></a><span class="lineno"> 8694</span>        <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a9fac55ed154a25a20608a5f71dc833c0">materializeImmediate</a>(*PMBB, PMBB-&gt;getFirstTerminator(), <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(),</div>
<div class="line"><a id="l08695" name="l08695"></a><span class="lineno"> 8695</span>                             ZeroReg, 0);</div>
<div class="line"><a id="l08696" name="l08696"></a><span class="lineno"> 8696</span>        HeaderPHIBuilder.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(ZeroReg);</div>
<div class="line"><a id="l08697" name="l08697"></a><span class="lineno"> 8697</span>      }</div>
<div class="line"><a id="l08698" name="l08698"></a><span class="lineno"> 8698</span>      HeaderPHIBuilder.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#abf1febf2a98f588146548a3a485d3838">addMBB</a>(PMBB);</div>
<div class="line"><a id="l08699" name="l08699"></a><span class="lineno"> 8699</span>    }</div>
<div class="line"><a id="l08700" name="l08700"></a><span class="lineno"> 8700</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *HeaderPhi = HeaderPHIBuilder;</div>
<div class="line"><a id="l08701" name="l08701"></a><span class="lineno"> 8701</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SIIFBREAK = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*(MF), Branch-&gt;getDebugLoc(),</div>
<div class="line"><a id="l08702" name="l08702"></a><span class="lineno"> 8702</span>                                      <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::SI_IF_BREAK), BackEdgeReg)</div>
<div class="line"><a id="l08703" name="l08703"></a><span class="lineno"> 8703</span>                                  .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(DstReg)</div>
<div class="line"><a id="l08704" name="l08704"></a><span class="lineno"> 8704</span>                                  .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Branch-&gt;getOperand(0));</div>
<div class="line"><a id="l08705" name="l08705"></a><span class="lineno"> 8705</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SILOOP =</div>
<div class="line"><a id="l08706" name="l08706"></a><span class="lineno"> 8706</span>        <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*(MF), Branch-&gt;getDebugLoc(), <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::SI_LOOP))</div>
<div class="line"><a id="l08707" name="l08707"></a><span class="lineno"> 8707</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(BackEdgeReg)</div>
<div class="line"><a id="l08708" name="l08708"></a><span class="lineno"> 8708</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#abf1febf2a98f588146548a3a485d3838">addMBB</a>(LoopEntry);</div>
<div class="line"><a id="l08709" name="l08709"></a><span class="lineno"> 8709</span> </div>
<div class="line"><a id="l08710" name="l08710"></a><span class="lineno"> 8710</span>    LoopEntry-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(LoopEntry-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), HeaderPhi);</div>
<div class="line"><a id="l08711" name="l08711"></a><span class="lineno"> 8711</span>    LoopEnd-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ad26bff839257f220557ce812b2159c72">erase</a>(TI);</div>
<div class="line"><a id="l08712" name="l08712"></a><span class="lineno"> 8712</span>    LoopEnd-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(LoopEnd-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(), SIIFBREAK);</div>
<div class="line"><a id="l08713" name="l08713"></a><span class="lineno"> 8713</span>    LoopEnd-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(LoopEnd-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(), SILOOP);</div>
<div class="line"><a id="l08714" name="l08714"></a><span class="lineno"> 8714</span>  }</div>
<div class="line"><a id="l08715" name="l08715"></a><span class="lineno"> 8715</span>}</div>
<div class="line"><a id="l08716" name="l08716"></a><span class="lineno"> 8716</span> </div>
<div class="line"><a id="l08717" name="l08717"></a><span class="lineno"> 8717</span><a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;int, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l08718" name="l08718"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#abb7d43f6cef90b6a7954a38c64fd31d6"> 8718</a></span><a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abb7d43f6cef90b6a7954a38c64fd31d6">SIInstrInfo::getSerializableTargetIndices</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08719" name="l08719"></a><span class="lineno"> 8719</span>  <span class="keyword">static</span> <span class="keyword">const</span> std::pair&lt;int, const char *&gt; TargetIndices[] = {</div>
<div class="line"><a id="l08720" name="l08720"></a><span class="lineno"> 8720</span>      {<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeecaf272dd7e3cb82c0cfe63d334df30b2bd">AMDGPU::TI_CONSTDATA_START</a>, <span class="stringliteral">&quot;amdgpu-constdata-start&quot;</span>},</div>
<div class="line"><a id="l08721" name="l08721"></a><span class="lineno"> 8721</span>      {<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeecac29025755991987ce428f17a06249777">AMDGPU::TI_SCRATCH_RSRC_DWORD0</a>, <span class="stringliteral">&quot;amdgpu-scratch-rsrc-dword0&quot;</span>},</div>
<div class="line"><a id="l08722" name="l08722"></a><span class="lineno"> 8722</span>      {<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeeca82f70483c4222cdb713853c39905d3ed">AMDGPU::TI_SCRATCH_RSRC_DWORD1</a>, <span class="stringliteral">&quot;amdgpu-scratch-rsrc-dword1&quot;</span>},</div>
<div class="line"><a id="l08723" name="l08723"></a><span class="lineno"> 8723</span>      {<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeecae8cfedcf88479cd7484e7342f2f2cc72">AMDGPU::TI_SCRATCH_RSRC_DWORD2</a>, <span class="stringliteral">&quot;amdgpu-scratch-rsrc-dword2&quot;</span>},</div>
<div class="line"><a id="l08724" name="l08724"></a><span class="lineno"> 8724</span>      {<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeeca89d5abd5e008a11096b19f24eb566914">AMDGPU::TI_SCRATCH_RSRC_DWORD3</a>, <span class="stringliteral">&quot;amdgpu-scratch-rsrc-dword3&quot;</span>}};</div>
<div class="line"><a id="l08725" name="l08725"></a><span class="lineno"> 8725</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef</a>(TargetIndices);</div>
<div class="line"><a id="l08726" name="l08726"></a><span class="lineno"> 8726</span>}</div>
<div class="line"><a id="l08727" name="l08727"></a><span class="lineno"> 8727</span><span class="comment"></span> </div>
<div class="line"><a id="l08728" name="l08728"></a><span class="lineno"> 8728</span><span class="comment">/// This is used by the post-RA scheduler (SchedulePostRAList.cpp).  The</span></div>
<div class="line"><a id="l08729" name="l08729"></a><span class="lineno"> 8729</span><span class="comment">/// post-RA version of misched uses CreateTargetMIHazardRecognizer.</span></div>
<div class="line"><a id="l08730" name="l08730"></a><span class="lineno"> 8730</span><span class="comment"></span><a class="code hl_class" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div>
<div class="line"><a id="l08731" name="l08731"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ab56dfc46c9da130d7a7e06d7d6588164"> 8731</a></span><a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ab56dfc46c9da130d7a7e06d7d6588164">SIInstrInfo::CreateTargetPostRAHazardRecognizer</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II,</div>
<div class="line"><a id="l08732" name="l08732"></a><span class="lineno"> 8732</span>                                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08733" name="l08733"></a><span class="lineno"> 8733</span>  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code hl_class" href="classllvm_1_1GCNHazardRecognizer.html">GCNHazardRecognizer</a>(DAG-&gt;<a class="code hl_variable" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>);</div>
<div class="line"><a id="l08734" name="l08734"></a><span class="lineno"> 8734</span>}</div>
<div class="line"><a id="l08735" name="l08735"></a><span class="lineno"> 8735</span><span class="comment"></span> </div>
<div class="line"><a id="l08736" name="l08736"></a><span class="lineno"> 8736</span><span class="comment">/// This is the hazard recognizer used at -O0 by the PostRAHazardRecognizer</span></div>
<div class="line"><a id="l08737" name="l08737"></a><span class="lineno"> 8737</span><span class="comment">/// pass.</span></div>
<div class="line"><a id="l08738" name="l08738"></a><span class="lineno"> 8738</span><span class="comment"></span><a class="code hl_class" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div>
<div class="line"><a id="l08739" name="l08739"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aec04a6eb6586a960ecd2e9210cac2952"> 8739</a></span><a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ab56dfc46c9da130d7a7e06d7d6588164">SIInstrInfo::CreateTargetPostRAHazardRecognizer</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08740" name="l08740"></a><span class="lineno"> 8740</span>  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code hl_class" href="classllvm_1_1GCNHazardRecognizer.html">GCNHazardRecognizer</a>(MF);</div>
<div class="line"><a id="l08741" name="l08741"></a><span class="lineno"> 8741</span>}</div>
<div class="line"><a id="l08742" name="l08742"></a><span class="lineno"> 8742</span> </div>
<div class="line"><a id="l08743" name="l08743"></a><span class="lineno"> 8743</span><span class="comment">// Called during:</span></div>
<div class="line"><a id="l08744" name="l08744"></a><span class="lineno"> 8744</span><span class="comment">// - pre-RA scheduling and post-RA scheduling</span></div>
<div class="line"><a id="l08745" name="l08745"></a><span class="lineno"> 8745</span><a class="code hl_class" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div>
<div class="line"><a id="l08746" name="l08746"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a4ab6232188433548694ea1a9a98d542f"> 8746</a></span><a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a4ab6232188433548694ea1a9a98d542f">SIInstrInfo::CreateTargetMIHazardRecognizer</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II,</div>
<div class="line"><a id="l08747" name="l08747"></a><span class="lineno"> 8747</span>                                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08748" name="l08748"></a><span class="lineno"> 8748</span>  <span class="comment">// Borrowed from Arm Target</span></div>
<div class="line"><a id="l08749" name="l08749"></a><span class="lineno"> 8749</span>  <span class="comment">// We would like to restrict this hazard recognizer to only</span></div>
<div class="line"><a id="l08750" name="l08750"></a><span class="lineno"> 8750</span>  <span class="comment">// post-RA scheduling; we can tell that we&#39;re post-RA because we don&#39;t</span></div>
<div class="line"><a id="l08751" name="l08751"></a><span class="lineno"> 8751</span>  <span class="comment">// track VRegLiveness.</span></div>
<div class="line"><a id="l08752" name="l08752"></a><span class="lineno"> 8752</span>  <span class="keywordflow">if</span> (!DAG-&gt;<a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#a78c0f3feb8a81ca338f843494cff564e">hasVRegLiveness</a>())</div>
<div class="line"><a id="l08753" name="l08753"></a><span class="lineno"> 8753</span>    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code hl_class" href="classllvm_1_1GCNHazardRecognizer.html">GCNHazardRecognizer</a>(DAG-&gt;<a class="code hl_variable" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>);</div>
<div class="line"><a id="l08754" name="l08754"></a><span class="lineno"> 8754</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a5da941cb7cfe3ae9b3dae1f5caac8b78">TargetInstrInfo::CreateTargetMIHazardRecognizer</a>(II, DAG);</div>
<div class="line"><a id="l08755" name="l08755"></a><span class="lineno"> 8755</span>}</div>
<div class="line"><a id="l08756" name="l08756"></a><span class="lineno"> 8756</span> </div>
<div class="line"><a id="l08757" name="l08757"></a><span class="lineno"> 8757</span>std::pair&lt;unsigned, unsigned&gt;</div>
<div class="line"><a id="l08758" name="l08758"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#af346776aba97ebc30be21629ac0eadb9"> 8758</a></span><a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#af346776aba97ebc30be21629ac0eadb9">SIInstrInfo::decomposeMachineOperandsTargetFlags</a>(<span class="keywordtype">unsigned</span> TF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08759" name="l08759"></a><span class="lineno"> 8759</span>  <span class="keywordflow">return</span> std::pair(TF &amp; <a class="code hl_enumvalue" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba31e6af0765d85a29b3539b4b14a42998">MO_MASK</a>, TF &amp; ~<a class="code hl_enumvalue" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba31e6af0765d85a29b3539b4b14a42998">MO_MASK</a>);</div>
<div class="line"><a id="l08760" name="l08760"></a><span class="lineno"> 8760</span>}</div>
<div class="line"><a id="l08761" name="l08761"></a><span class="lineno"> 8761</span> </div>
<div class="line"><a id="l08762" name="l08762"></a><span class="lineno"> 8762</span><a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l08763" name="l08763"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a1bb14a9b3b3a3886cead6fd320980b3a"> 8763</a></span><a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a1bb14a9b3b3a3886cead6fd320980b3a">SIInstrInfo::getSerializableDirectMachineOperandTargetFlags</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08764" name="l08764"></a><span class="lineno"> 8764</span>  <span class="keyword">static</span> <span class="keyword">const</span> std::pair&lt;unsigned, const char *&gt; TargetFlags[] = {</div>
<div class="line"><a id="l08765" name="l08765"></a><span class="lineno"> 8765</span>    { <a class="code hl_enumvalue" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbae1cf0b40cb6ab32eca2bb094dbf01c87">MO_GOTPCREL</a>, <span class="stringliteral">&quot;amdgpu-gotprel&quot;</span> },</div>
<div class="line"><a id="l08766" name="l08766"></a><span class="lineno"> 8766</span>    { <a class="code hl_enumvalue" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba2a19cea491a8770e242de4561299ee96">MO_GOTPCREL32_LO</a>, <span class="stringliteral">&quot;amdgpu-gotprel32-lo&quot;</span> },</div>
<div class="line"><a id="l08767" name="l08767"></a><span class="lineno"> 8767</span>    { <a class="code hl_enumvalue" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbad2a7a2d26258b290db9b195d021623a2">MO_GOTPCREL32_HI</a>, <span class="stringliteral">&quot;amdgpu-gotprel32-hi&quot;</span> },</div>
<div class="line"><a id="l08768" name="l08768"></a><span class="lineno"> 8768</span>    { <a class="code hl_enumvalue" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba878d31fbae9344bcf4e0b9a8928f4107">MO_REL32_LO</a>, <span class="stringliteral">&quot;amdgpu-rel32-lo&quot;</span> },</div>
<div class="line"><a id="l08769" name="l08769"></a><span class="lineno"> 8769</span>    { <a class="code hl_enumvalue" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba5330b2c3f2242c9c700f91ae1372500e">MO_REL32_HI</a>, <span class="stringliteral">&quot;amdgpu-rel32-hi&quot;</span> },</div>
<div class="line"><a id="l08770" name="l08770"></a><span class="lineno"> 8770</span>    { <a class="code hl_enumvalue" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbafe82a0bc03151bffd10d66929b1ed545">MO_ABS32_LO</a>, <span class="stringliteral">&quot;amdgpu-abs32-lo&quot;</span> },</div>
<div class="line"><a id="l08771" name="l08771"></a><span class="lineno"> 8771</span>    { <a class="code hl_enumvalue" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba3e9ced1912f545db50d64c7932e9ae72">MO_ABS32_HI</a>, <span class="stringliteral">&quot;amdgpu-abs32-hi&quot;</span> },</div>
<div class="line"><a id="l08772" name="l08772"></a><span class="lineno"> 8772</span>  };</div>
<div class="line"><a id="l08773" name="l08773"></a><span class="lineno"> 8773</span> </div>
<div class="line"><a id="l08774" name="l08774"></a><span class="lineno"> 8774</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef</a>(TargetFlags);</div>
<div class="line"><a id="l08775" name="l08775"></a><span class="lineno"> 8775</span>}</div>
<div class="line"><a id="l08776" name="l08776"></a><span class="lineno"> 8776</span> </div>
<div class="line"><a id="l08777" name="l08777"></a><span class="lineno"> 8777</span><a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;MachineMemOperand::Flags, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l08778" name="l08778"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ad2a37b361832888b7decb77cfdf3d465"> 8778</a></span><a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ad2a37b361832888b7decb77cfdf3d465">SIInstrInfo::getSerializableMachineMemOperandTargetFlags</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08779" name="l08779"></a><span class="lineno"> 8779</span>  <span class="keyword">static</span> <span class="keyword">const</span> std::pair&lt;MachineMemOperand::Flags, const char *&gt; TargetFlags[] =</div>
<div class="line"><a id="l08780" name="l08780"></a><span class="lineno"> 8780</span>      {</div>
<div class="line"><a id="l08781" name="l08781"></a><span class="lineno"> 8781</span>          {<a class="code hl_variable" href="namespacellvm.html#a615f4542f26ca7383f06e780996f8ef3">MONoClobber</a>, <span class="stringliteral">&quot;amdgpu-noclobber&quot;</span>},</div>
<div class="line"><a id="l08782" name="l08782"></a><span class="lineno"> 8782</span>          {<a class="code hl_variable" href="namespacellvm.html#aca52f68ce5f52560b3ddb63ce8b2bd75">MOLastUse</a>, <span class="stringliteral">&quot;amdgpu-last-use&quot;</span>},</div>
<div class="line"><a id="l08783" name="l08783"></a><span class="lineno"> 8783</span>      };</div>
<div class="line"><a id="l08784" name="l08784"></a><span class="lineno"> 8784</span> </div>
<div class="line"><a id="l08785" name="l08785"></a><span class="lineno"> 8785</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef</a>(TargetFlags);</div>
<div class="line"><a id="l08786" name="l08786"></a><span class="lineno"> 8786</span>}</div>
<div class="line"><a id="l08787" name="l08787"></a><span class="lineno"> 8787</span> </div>
<div class="line"><a id="l08788" name="l08788"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a0c35b9011bab80878520faf9afcd601a"> 8788</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0c35b9011bab80878520faf9afcd601a">SIInstrInfo::getLiveRangeSplitOpcode</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg,</div>
<div class="line"><a id="l08789" name="l08789"></a><span class="lineno"> 8789</span>                                              <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08790" name="l08790"></a><span class="lineno"> 8790</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l08791" name="l08791"></a><span class="lineno"> 8791</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcReg.<a class="code hl_function" href="classllvm_1_1Register.html#ab203bbcbc320180b1da9e9a92ee0c784">isVirtual</a>());</div>
<div class="line"><a id="l08792" name="l08792"></a><span class="lineno"> 8792</span>  <span class="keywordflow">if</span> (MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#aa49d47a31cd6d7ac85e7aaa3753ccc48">checkFlag</a>(SrcReg, <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VirtRegFlag.html#ae40fa7ccf9ef4e1fa2db150e4b74f7a9a31784c8e60845a8b46a9de185dec5645">AMDGPU::VirtRegFlag::WWM_REG</a>))</div>
<div class="line"><a id="l08793" name="l08793"></a><span class="lineno"> 8793</span>    <span class="keywordflow">return</span> AMDGPU::WWM_COPY;</div>
<div class="line"><a id="l08794" name="l08794"></a><span class="lineno"> 8794</span> </div>
<div class="line"><a id="l08795" name="l08795"></a><span class="lineno"> 8795</span>  <span class="keywordflow">return</span> AMDGPU::COPY;</div>
<div class="line"><a id="l08796" name="l08796"></a><span class="lineno"> 8796</span>}</div>
<div class="line"><a id="l08797" name="l08797"></a><span class="lineno"> 8797</span> </div>
<div class="line"><a id="l08798" name="l08798"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a0ff5f8777cbfcc5921552cf2f4a93a36"> 8798</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0ff5f8777cbfcc5921552cf2f4a93a36">SIInstrInfo::isBasicBlockPrologue</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l08799" name="l08799"></a><span class="lineno"> 8799</span>                                       <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08800" name="l08800"></a><span class="lineno"> 8800</span>  <span class="comment">// We need to handle instructions which may be inserted during register</span></div>
<div class="line"><a id="l08801" name="l08801"></a><span class="lineno"> 8801</span>  <span class="comment">// allocation to handle the prolog. The initial prolog instruction may have</span></div>
<div class="line"><a id="l08802" name="l08802"></a><span class="lineno"> 8802</span>  <span class="comment">// been separated from the start of the block by spills and copies inserted</span></div>
<div class="line"><a id="l08803" name="l08803"></a><span class="lineno"> 8803</span>  <span class="comment">// needed by the prolog. However, the insertions for scalar registers can</span></div>
<div class="line"><a id="l08804" name="l08804"></a><span class="lineno"> 8804</span>  <span class="comment">// always be placed at the BB top as they are independent of the exec mask</span></div>
<div class="line"><a id="l08805" name="l08805"></a><span class="lineno"> 8805</span>  <span class="comment">// value.</span></div>
<div class="line"><a id="l08806" name="l08806"></a><span class="lineno"> 8806</span>  <span class="keywordtype">bool</span> IsNullOrVectorRegister = <span class="keyword">true</span>;</div>
<div class="line"><a id="l08807" name="l08807"></a><span class="lineno"> 8807</span>  <span class="keywordflow">if</span> (Reg) {</div>
<div class="line"><a id="l08808" name="l08808"></a><span class="lineno"> 8808</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent()-&gt;getRegInfo();</div>
<div class="line"><a id="l08809" name="l08809"></a><span class="lineno"> 8809</span>    IsNullOrVectorRegister = !RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a77b95c7a5620b2e92ef8ca3aa8be15bd">getRegClassForReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Reg));</div>
<div class="line"><a id="l08810" name="l08810"></a><span class="lineno"> 8810</span>  }</div>
<div class="line"><a id="l08811" name="l08811"></a><span class="lineno"> 8811</span> </div>
<div class="line"><a id="l08812" name="l08812"></a><span class="lineno"> 8812</span>  <a class="code hl_class" href="classuint16__t.html">uint16_t</a> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l08813" name="l08813"></a><span class="lineno"> 8813</span>  <span class="comment">// FIXME: Copies inserted in the block prolog for live-range split should also</span></div>
<div class="line"><a id="l08814" name="l08814"></a><span class="lineno"> 8814</span>  <span class="comment">// be included.</span></div>
<div class="line"><a id="l08815" name="l08815"></a><span class="lineno"> 8815</span>  <span class="keywordflow">return</span> IsNullOrVectorRegister &amp;&amp;</div>
<div class="line"><a id="l08816" name="l08816"></a><span class="lineno"> 8816</span>         (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ab7e81e8a9c8b76657635ba3035cce9bd">isSpillOpcode</a>(Opc) || (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isTerminator() &amp;&amp; Opc != AMDGPU::COPY &amp;&amp;</div>
<div class="line"><a id="l08817" name="l08817"></a><span class="lineno"> 8817</span>                                 <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.modifiesRegister(AMDGPU::EXEC, &amp;RI)));</div>
<div class="line"><a id="l08818" name="l08818"></a><span class="lineno"> 8818</span>}</div>
<div class="line"><a id="l08819" name="l08819"></a><span class="lineno"> 8819</span> </div>
<div class="line"><a id="l08820" name="l08820"></a><span class="lineno"> 8820</span><a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a></div>
<div class="line"><a id="l08821" name="l08821"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a15fe0ce54453ae7355ee50ef1beb52a0"> 8821</a></span><a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a15fe0ce54453ae7355ee50ef1beb52a0">SIInstrInfo::getAddNoCarry</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l08822" name="l08822"></a><span class="lineno"> 8822</span>                           <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l08823" name="l08823"></a><span class="lineno"> 8823</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l08824" name="l08824"></a><span class="lineno"> 8824</span>                           <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestReg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08825" name="l08825"></a><span class="lineno"> 8825</span>  <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ae431b2e8fc0aee94b01cece42984d2dd">hasAddNoCarry</a>())</div>
<div class="line"><a id="l08826" name="l08826"></a><span class="lineno"> 8826</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_ADD_U32_e64), DestReg);</div>
<div class="line"><a id="l08827" name="l08827"></a><span class="lineno"> 8827</span> </div>
<div class="line"><a id="l08828" name="l08828"></a><span class="lineno"> 8828</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l08829" name="l08829"></a><span class="lineno"> 8829</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> UnusedCarry = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">getBoolRC</a>());</div>
<div class="line"><a id="l08830" name="l08830"></a><span class="lineno"> 8830</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegAllocationHint(UnusedCarry, 0, RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#adbdf0119b398fd6464742936fe420056">getVCC</a>());</div>
<div class="line"><a id="l08831" name="l08831"></a><span class="lineno"> 8831</span> </div>
<div class="line"><a id="l08832" name="l08832"></a><span class="lineno"> 8832</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_ADD_CO_U32_e64), DestReg)</div>
<div class="line"><a id="l08833" name="l08833"></a><span class="lineno"> 8833</span>           .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(UnusedCarry, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a2fee1a7db4e84247a193a9af1f907013">RegState::Dead</a>);</div>
<div class="line"><a id="l08834" name="l08834"></a><span class="lineno"> 8834</span>}</div>
<div class="line"><a id="l08835" name="l08835"></a><span class="lineno"> 8835</span> </div>
<div class="line"><a id="l08836" name="l08836"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aed0535a6ce0e4e5969a60a1635d0b18a"> 8836</a></span><a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a15fe0ce54453ae7355ee50ef1beb52a0">SIInstrInfo::getAddNoCarry</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l08837" name="l08837"></a><span class="lineno"> 8837</span>                                               <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l08838" name="l08838"></a><span class="lineno"> 8838</span>                                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l08839" name="l08839"></a><span class="lineno"> 8839</span>                                               <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestReg,</div>
<div class="line"><a id="l08840" name="l08840"></a><span class="lineno"> 8840</span>                                               <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> &amp;RS)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08841" name="l08841"></a><span class="lineno"> 8841</span>  <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ae431b2e8fc0aee94b01cece42984d2dd">hasAddNoCarry</a>())</div>
<div class="line"><a id="l08842" name="l08842"></a><span class="lineno"> 8842</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_ADD_U32_e32), DestReg);</div>
<div class="line"><a id="l08843" name="l08843"></a><span class="lineno"> 8843</span> </div>
<div class="line"><a id="l08844" name="l08844"></a><span class="lineno"> 8844</span>  <span class="comment">// If available, prefer to use vcc.</span></div>
<div class="line"><a id="l08845" name="l08845"></a><span class="lineno"> 8845</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> UnusedCarry = !RS.<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a27037167fddcdde3b6207d025267bbfc">isRegUsed</a>(AMDGPU::VCC)</div>
<div class="line"><a id="l08846" name="l08846"></a><span class="lineno"> 8846</span>                             ? <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>(RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#adbdf0119b398fd6464742936fe420056">getVCC</a>())</div>
<div class="line"><a id="l08847" name="l08847"></a><span class="lineno"> 8847</span>                             : RS.<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a62d08c8303092539ecb1fde389108e7a">scavengeRegisterBackwards</a>(</div>
<div class="line"><a id="l08848" name="l08848"></a><span class="lineno"> 8848</span>                                   *RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">getBoolRC</a>(), <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="comment">/* RestoreAfter */</span> <span class="keyword">false</span>,</div>
<div class="line"><a id="l08849" name="l08849"></a><span class="lineno"> 8849</span>                                   0, <span class="comment">/* AllowSpill */</span> <span class="keyword">false</span>);</div>
<div class="line"><a id="l08850" name="l08850"></a><span class="lineno"> 8850</span> </div>
<div class="line"><a id="l08851" name="l08851"></a><span class="lineno"> 8851</span>  <span class="comment">// TODO: Users need to deal with this.</span></div>
<div class="line"><a id="l08852" name="l08852"></a><span class="lineno"> 8852</span>  <span class="keywordflow">if</span> (!UnusedCarry.<a class="code hl_function" href="classllvm_1_1Register.html#a7407603b3efcdc8d4c2b76697be34528">isValid</a>())</div>
<div class="line"><a id="l08853" name="l08853"></a><span class="lineno"> 8853</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>();</div>
<div class="line"><a id="l08854" name="l08854"></a><span class="lineno"> 8854</span> </div>
<div class="line"><a id="l08855" name="l08855"></a><span class="lineno"> 8855</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::V_ADD_CO_U32_e64), DestReg)</div>
<div class="line"><a id="l08856" name="l08856"></a><span class="lineno"> 8856</span>           .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(UnusedCarry, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a2fee1a7db4e84247a193a9af1f907013">RegState::Dead</a>);</div>
<div class="line"><a id="l08857" name="l08857"></a><span class="lineno"> 8857</span>}</div>
<div class="line"><a id="l08858" name="l08858"></a><span class="lineno"> 8858</span> </div>
<div class="line"><a id="l08859" name="l08859"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a6ca25d96b652c00368600bd3845f5591"> 8859</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a6ca25d96b652c00368600bd3845f5591">SIInstrInfo::isKillTerminator</a>(<span class="keywordtype">unsigned</span> Opcode) {</div>
<div class="line"><a id="l08860" name="l08860"></a><span class="lineno"> 8860</span>  <span class="keywordflow">switch</span> (Opcode) {</div>
<div class="line"><a id="l08861" name="l08861"></a><span class="lineno"> 8861</span>  <span class="keywordflow">case</span> AMDGPU::SI_KILL_F32_COND_IMM_TERMINATOR:</div>
<div class="line"><a id="l08862" name="l08862"></a><span class="lineno"> 8862</span>  <span class="keywordflow">case</span> AMDGPU::SI_KILL_I1_TERMINATOR:</div>
<div class="line"><a id="l08863" name="l08863"></a><span class="lineno"> 8863</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l08864" name="l08864"></a><span class="lineno"> 8864</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l08865" name="l08865"></a><span class="lineno"> 8865</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l08866" name="l08866"></a><span class="lineno"> 8866</span>  }</div>
<div class="line"><a id="l08867" name="l08867"></a><span class="lineno"> 8867</span>}</div>
<div class="line"><a id="l08868" name="l08868"></a><span class="lineno"> 8868</span> </div>
<div class="line"><a id="l08869" name="l08869"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a339cb5c023edce57dbe8c60c466b0f68"> 8869</a></span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a339cb5c023edce57dbe8c60c466b0f68">SIInstrInfo::getKillTerminatorFromPseudo</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08870" name="l08870"></a><span class="lineno"> 8870</span>  <span class="keywordflow">switch</span> (Opcode) {</div>
<div class="line"><a id="l08871" name="l08871"></a><span class="lineno"> 8871</span>  <span class="keywordflow">case</span> AMDGPU::SI_KILL_F32_COND_IMM_PSEUDO:</div>
<div class="line"><a id="l08872" name="l08872"></a><span class="lineno"> 8872</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::SI_KILL_F32_COND_IMM_TERMINATOR);</div>
<div class="line"><a id="l08873" name="l08873"></a><span class="lineno"> 8873</span>  <span class="keywordflow">case</span> AMDGPU::SI_KILL_I1_PSEUDO:</div>
<div class="line"><a id="l08874" name="l08874"></a><span class="lineno"> 8874</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::SI_KILL_I1_TERMINATOR);</div>
<div class="line"><a id="l08875" name="l08875"></a><span class="lineno"> 8875</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l08876" name="l08876"></a><span class="lineno"> 8876</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid opcode, expected SI_KILL_*_PSEUDO&quot;</span>);</div>
<div class="line"><a id="l08877" name="l08877"></a><span class="lineno"> 8877</span>  }</div>
<div class="line"><a id="l08878" name="l08878"></a><span class="lineno"> 8878</span>}</div>
<div class="line"><a id="l08879" name="l08879"></a><span class="lineno"> 8879</span> </div>
<div class="line"><a id="l08880" name="l08880"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a018ed0bfa6715cb59a09af809ceb586e"> 8880</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a018ed0bfa6715cb59a09af809ceb586e">SIInstrInfo::isLegalMUBUFImmOffset</a>(<span class="keywordtype">unsigned</span> Imm)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08881" name="l08881"></a><span class="lineno"> 8881</span>  <span class="keywordflow">return</span> Imm &lt;= <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a1fa48fff435124100b9bc18b162bcfd3">getMaxMUBUFImmOffset</a>(ST);</div>
<div class="line"><a id="l08882" name="l08882"></a><span class="lineno"> 8882</span>}</div>
<div class="line"><a id="l08883" name="l08883"></a><span class="lineno"> 8883</span> </div>
<div class="line"><a id="l08884" name="l08884"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a1fa48fff435124100b9bc18b162bcfd3"> 8884</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a1fa48fff435124100b9bc18b162bcfd3">SIInstrInfo::getMaxMUBUFImmOffset</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST) {</div>
<div class="line"><a id="l08885" name="l08885"></a><span class="lineno"> 8885</span>  <span class="comment">// GFX12 field is non-negative 24-bit signed byte offset.</span></div>
<div class="line"><a id="l08886" name="l08886"></a><span class="lineno"> 8886</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> OffsetBits =</div>
<div class="line"><a id="l08887" name="l08887"></a><span class="lineno"> 8887</span>      ST.getGeneration() &gt;= <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a41fdc37fae4d310162da1fea46a8aca8">AMDGPUSubtarget::GFX12</a> ? 23 : 12;</div>
<div class="line"><a id="l08888" name="l08888"></a><span class="lineno"> 8888</span>  <span class="keywordflow">return</span> (1 &lt;&lt; OffsetBits) - 1;</div>
<div class="line"><a id="l08889" name="l08889"></a><span class="lineno"> 8889</span>}</div>
<div class="line"><a id="l08890" name="l08890"></a><span class="lineno"> 8890</span> </div>
<div class="line"><a id="l08891" name="l08891"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ac76905a82cf568afc14dd95691c867f0"> 8891</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ac76905a82cf568afc14dd95691c867f0">SIInstrInfo::fixImplicitOperands</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08892" name="l08892"></a><span class="lineno"> 8892</span>  <span class="keywordflow">if</span> (!ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>())</div>
<div class="line"><a id="l08893" name="l08893"></a><span class="lineno"> 8893</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l08894" name="l08894"></a><span class="lineno"> 8894</span> </div>
<div class="line"><a id="l08895" name="l08895"></a><span class="lineno"> 8895</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isInlineAsm())</div>
<div class="line"><a id="l08896" name="l08896"></a><span class="lineno"> 8896</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l08897" name="l08897"></a><span class="lineno"> 8897</span> </div>
<div class="line"><a id="l08898" name="l08898"></a><span class="lineno"> 8898</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> : <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.implicit_operands()) {</div>
<div class="line"><a id="l08899" name="l08899"></a><span class="lineno"> 8899</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.isReg() &amp;&amp; <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.getReg() == AMDGPU::VCC)</div>
<div class="line"><a id="l08900" name="l08900"></a><span class="lineno"> 8900</span>      <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.setReg(AMDGPU::VCC_LO);</div>
<div class="line"><a id="l08901" name="l08901"></a><span class="lineno"> 8901</span>  }</div>
<div class="line"><a id="l08902" name="l08902"></a><span class="lineno"> 8902</span>}</div>
<div class="line"><a id="l08903" name="l08903"></a><span class="lineno"> 8903</span> </div>
<div class="line"><a id="l08904" name="l08904"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a6c6831e85182fd706818bd9196f8604a"> 8904</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a6c6831e85182fd706818bd9196f8604a">SIInstrInfo::isBufferSMRD</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08905" name="l08905"></a><span class="lineno"> 8905</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l08906" name="l08906"></a><span class="lineno"> 8906</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l08907" name="l08907"></a><span class="lineno"> 8907</span> </div>
<div class="line"><a id="l08908" name="l08908"></a><span class="lineno"> 8908</span>  <span class="comment">// Check that it is using a buffer resource.</span></div>
<div class="line"><a id="l08909" name="l08909"></a><span class="lineno"> 8909</span>  <span class="keywordtype">int</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::sbase);</div>
<div class="line"><a id="l08910" name="l08910"></a><span class="lineno"> 8910</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> == -1) <span class="comment">// e.g. s_memtime</span></div>
<div class="line"><a id="l08911" name="l08911"></a><span class="lineno"> 8911</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l08912" name="l08912"></a><span class="lineno"> 8912</span> </div>
<div class="line"><a id="l08913" name="l08913"></a><span class="lineno"> 8913</span>  <span class="keyword">const</span> <span class="keyword">auto</span> RCID = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().operands()[<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>].RegClass;</div>
<div class="line"><a id="l08914" name="l08914"></a><span class="lineno"> 8914</span>  <span class="keywordflow">return</span> RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">getRegClass</a>(RCID)-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a8ea8ce186fc4a70ad542e74d015d84ed">hasSubClassEq</a>(&amp;AMDGPU::SGPR_128RegClass);</div>
<div class="line"><a id="l08915" name="l08915"></a><span class="lineno"> 8915</span>}</div>
<div class="line"><a id="l08916" name="l08916"></a><span class="lineno"> 8916</span> </div>
<div class="line"><a id="l08917" name="l08917"></a><span class="lineno"> 8917</span><span class="comment">// Given Imm, split it into the values to put into the SOffset and ImmOffset</span></div>
<div class="line"><a id="l08918" name="l08918"></a><span class="lineno"> 8918</span><span class="comment">// fields in an MUBUF instruction. Return false if it is not possible (due to a</span></div>
<div class="line"><a id="l08919" name="l08919"></a><span class="lineno"> 8919</span><span class="comment">// hardware bug needing a workaround).</span></div>
<div class="line"><a id="l08920" name="l08920"></a><span class="lineno"> 8920</span><span class="comment">//</span></div>
<div class="line"><a id="l08921" name="l08921"></a><span class="lineno"> 8921</span><span class="comment">// The required alignment ensures that individual address components remain</span></div>
<div class="line"><a id="l08922" name="l08922"></a><span class="lineno"> 8922</span><span class="comment">// aligned if they are aligned to begin with. It also ensures that additional</span></div>
<div class="line"><a id="l08923" name="l08923"></a><span class="lineno"> 8923</span><span class="comment">// offsets within the given alignment can be added to the resulting ImmOffset.</span></div>
<div class="line"><a id="l08924" name="l08924"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a1952f8650a3b903ff78f5d5eb09c29a4"> 8924</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a1952f8650a3b903ff78f5d5eb09c29a4">SIInstrInfo::splitMUBUFOffset</a>(<a class="code hl_class" href="classuint32__t.html">uint32_t</a> Imm, <a class="code hl_class" href="classuint32__t.html">uint32_t</a> &amp;SOffset,</div>
<div class="line"><a id="l08925" name="l08925"></a><span class="lineno"> 8925</span>                                   <a class="code hl_class" href="classuint32__t.html">uint32_t</a> &amp;ImmOffset, <a class="code hl_struct" href="structllvm_1_1Align.html">Align</a> Alignment)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l08926" name="l08926"></a><span class="lineno"> 8926</span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> MaxOffset = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a1fa48fff435124100b9bc18b162bcfd3">SIInstrInfo::getMaxMUBUFImmOffset</a>(ST);</div>
<div class="line"><a id="l08927" name="l08927"></a><span class="lineno"> 8927</span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> MaxImm = <a class="code hl_function" href="namespacellvm.html#ad9be86c95736bfa4bb0dc52322a0002a">alignDown</a>(MaxOffset, Alignment.<a class="code hl_function" href="structllvm_1_1Align.html#a80735739b49cf97a491922c8f9af2cc1">value</a>());</div>
<div class="line"><a id="l08928" name="l08928"></a><span class="lineno"> 8928</span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> Overflow = 0;</div>
<div class="line"><a id="l08929" name="l08929"></a><span class="lineno"> 8929</span> </div>
<div class="line"><a id="l08930" name="l08930"></a><span class="lineno"> 8930</span>  <span class="keywordflow">if</span> (Imm &gt; MaxImm) {</div>
<div class="line"><a id="l08931" name="l08931"></a><span class="lineno"> 8931</span>    <span class="keywordflow">if</span> (Imm &lt;= MaxImm + 64) {</div>
<div class="line"><a id="l08932" name="l08932"></a><span class="lineno"> 8932</span>      <span class="comment">// Use an SOffset inline constant for 4..64</span></div>
<div class="line"><a id="l08933" name="l08933"></a><span class="lineno"> 8933</span>      Overflow = Imm - MaxImm;</div>
<div class="line"><a id="l08934" name="l08934"></a><span class="lineno"> 8934</span>      Imm = MaxImm;</div>
<div class="line"><a id="l08935" name="l08935"></a><span class="lineno"> 8935</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l08936" name="l08936"></a><span class="lineno"> 8936</span>      <span class="comment">// Try to keep the same value in SOffset for adjacent loads, so that</span></div>
<div class="line"><a id="l08937" name="l08937"></a><span class="lineno"> 8937</span>      <span class="comment">// the corresponding register contents can be re-used.</span></div>
<div class="line"><a id="l08938" name="l08938"></a><span class="lineno"> 8938</span>      <span class="comment">//</span></div>
<div class="line"><a id="l08939" name="l08939"></a><span class="lineno"> 8939</span>      <span class="comment">// Load values with all low-bits (except for alignment bits) set into</span></div>
<div class="line"><a id="l08940" name="l08940"></a><span class="lineno"> 8940</span>      <span class="comment">// SOffset, so that a larger range of values can be covered using</span></div>
<div class="line"><a id="l08941" name="l08941"></a><span class="lineno"> 8941</span>      <span class="comment">// s_movk_i32.</span></div>
<div class="line"><a id="l08942" name="l08942"></a><span class="lineno"> 8942</span>      <span class="comment">//</span></div>
<div class="line"><a id="l08943" name="l08943"></a><span class="lineno"> 8943</span>      <span class="comment">// Atomic operations fail to work correctly when individual address</span></div>
<div class="line"><a id="l08944" name="l08944"></a><span class="lineno"> 8944</span>      <span class="comment">// components are unaligned, even if their sum is aligned.</span></div>
<div class="line"><a id="l08945" name="l08945"></a><span class="lineno"> 8945</span>      <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_variable" href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a> = (Imm + Alignment.<a class="code hl_function" href="structllvm_1_1Align.html#a80735739b49cf97a491922c8f9af2cc1">value</a>()) &amp; ~MaxOffset;</div>
<div class="line"><a id="l08946" name="l08946"></a><span class="lineno"> 8946</span>      <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_enumvalue" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">Low</a> = (Imm + Alignment.<a class="code hl_function" href="structllvm_1_1Align.html#a80735739b49cf97a491922c8f9af2cc1">value</a>()) &amp; MaxOffset;</div>
<div class="line"><a id="l08947" name="l08947"></a><span class="lineno"> 8947</span>      Imm = <a class="code hl_enumvalue" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">Low</a>;</div>
<div class="line"><a id="l08948" name="l08948"></a><span class="lineno"> 8948</span>      Overflow = <a class="code hl_variable" href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a> - Alignment.<a class="code hl_function" href="structllvm_1_1Align.html#a80735739b49cf97a491922c8f9af2cc1">value</a>();</div>
<div class="line"><a id="l08949" name="l08949"></a><span class="lineno"> 8949</span>    }</div>
<div class="line"><a id="l08950" name="l08950"></a><span class="lineno"> 8950</span>  }</div>
<div class="line"><a id="l08951" name="l08951"></a><span class="lineno"> 8951</span> </div>
<div class="line"><a id="l08952" name="l08952"></a><span class="lineno"> 8952</span>  <span class="keywordflow">if</span> (Overflow &gt; 0) {</div>
<div class="line"><a id="l08953" name="l08953"></a><span class="lineno"> 8953</span>    <span class="comment">// There is a hardware bug in SI and CI which prevents address clamping in</span></div>
<div class="line"><a id="l08954" name="l08954"></a><span class="lineno"> 8954</span>    <span class="comment">// MUBUF instructions from working correctly with SOffsets. The immediate</span></div>
<div class="line"><a id="l08955" name="l08955"></a><span class="lineno"> 8955</span>    <span class="comment">// offset is unaffected.</span></div>
<div class="line"><a id="l08956" name="l08956"></a><span class="lineno"> 8956</span>    <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &lt;= <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970">AMDGPUSubtarget::SEA_ISLANDS</a>)</div>
<div class="line"><a id="l08957" name="l08957"></a><span class="lineno"> 8957</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l08958" name="l08958"></a><span class="lineno"> 8958</span> </div>
<div class="line"><a id="l08959" name="l08959"></a><span class="lineno"> 8959</span>    <span class="comment">// It is not possible to set immediate in SOffset field on some targets.</span></div>
<div class="line"><a id="l08960" name="l08960"></a><span class="lineno"> 8960</span>    <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a7a64fa91bbb4ff5f0417e16ad408e0c9">hasRestrictedSOffset</a>())</div>
<div class="line"><a id="l08961" name="l08961"></a><span class="lineno"> 8961</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l08962" name="l08962"></a><span class="lineno"> 8962</span>  }</div>
<div class="line"><a id="l08963" name="l08963"></a><span class="lineno"> 8963</span> </div>
<div class="line"><a id="l08964" name="l08964"></a><span class="lineno"> 8964</span>  ImmOffset = Imm;</div>
<div class="line"><a id="l08965" name="l08965"></a><span class="lineno"> 8965</span>  SOffset = Overflow;</div>
<div class="line"><a id="l08966" name="l08966"></a><span class="lineno"> 8966</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l08967" name="l08967"></a><span class="lineno"> 8967</span>}</div>
<div class="line"><a id="l08968" name="l08968"></a><span class="lineno"> 8968</span> </div>
<div class="line"><a id="l08969" name="l08969"></a><span class="lineno"> 8969</span><span class="comment">// Depending on the used address space and instructions, some immediate offsets</span></div>
<div class="line"><a id="l08970" name="l08970"></a><span class="lineno"> 8970</span><span class="comment">// are allowed and some are not.</span></div>
<div class="line"><a id="l08971" name="l08971"></a><span class="lineno"> 8971</span><span class="comment">// Pre-GFX12, flat instruction offsets can only be non-negative, global and</span></div>
<div class="line"><a id="l08972" name="l08972"></a><span class="lineno"> 8972</span><span class="comment">// scratch instruction offsets can also be negative. On GFX12, offsets can be</span></div>
<div class="line"><a id="l08973" name="l08973"></a><span class="lineno"> 8973</span><span class="comment">// negative for all variants.</span></div>
<div class="line"><a id="l08974" name="l08974"></a><span class="lineno"> 8974</span><span class="comment">//</span></div>
<div class="line"><a id="l08975" name="l08975"></a><span class="lineno"> 8975</span><span class="comment">// There are several bugs related to these offsets:</span></div>
<div class="line"><a id="l08976" name="l08976"></a><span class="lineno"> 8976</span><span class="comment">// On gfx10.1, flat instructions that go into the global address space cannot</span></div>
<div class="line"><a id="l08977" name="l08977"></a><span class="lineno"> 8977</span><span class="comment">// use an offset.</span></div>
<div class="line"><a id="l08978" name="l08978"></a><span class="lineno"> 8978</span><span class="comment">//</span></div>
<div class="line"><a id="l08979" name="l08979"></a><span class="lineno"> 8979</span><span class="comment">// For scratch instructions, the address can be either an SGPR or a VGPR.</span></div>
<div class="line"><a id="l08980" name="l08980"></a><span class="lineno"> 8980</span><span class="comment">// The following offsets can be used, depending on the architecture (x means</span></div>
<div class="line"><a id="l08981" name="l08981"></a><span class="lineno"> 8981</span><span class="comment">// cannot be used):</span></div>
<div class="line"><a id="l08982" name="l08982"></a><span class="lineno"> 8982</span><span class="comment">// +----------------------------+------+------+</span></div>
<div class="line"><a id="l08983" name="l08983"></a><span class="lineno"> 8983</span><span class="comment">// | Address-Mode               | SGPR | VGPR |</span></div>
<div class="line"><a id="l08984" name="l08984"></a><span class="lineno"> 8984</span><span class="comment">// +----------------------------+------+------+</span></div>
<div class="line"><a id="l08985" name="l08985"></a><span class="lineno"> 8985</span><span class="comment">// | gfx9                       |      |      |</span></div>
<div class="line"><a id="l08986" name="l08986"></a><span class="lineno"> 8986</span><span class="comment">// | negative, 4-aligned offset | x    | ok   |</span></div>
<div class="line"><a id="l08987" name="l08987"></a><span class="lineno"> 8987</span><span class="comment">// | negative, unaligned offset | x    | ok   |</span></div>
<div class="line"><a id="l08988" name="l08988"></a><span class="lineno"> 8988</span><span class="comment">// +----------------------------+------+------+</span></div>
<div class="line"><a id="l08989" name="l08989"></a><span class="lineno"> 8989</span><span class="comment">// | gfx10                      |      |      |</span></div>
<div class="line"><a id="l08990" name="l08990"></a><span class="lineno"> 8990</span><span class="comment">// | negative, 4-aligned offset | ok   | ok   |</span></div>
<div class="line"><a id="l08991" name="l08991"></a><span class="lineno"> 8991</span><span class="comment">// | negative, unaligned offset | ok   | x    |</span></div>
<div class="line"><a id="l08992" name="l08992"></a><span class="lineno"> 8992</span><span class="comment">// +----------------------------+------+------+</span></div>
<div class="line"><a id="l08993" name="l08993"></a><span class="lineno"> 8993</span><span class="comment">// | gfx10.3                    |      |      |</span></div>
<div class="line"><a id="l08994" name="l08994"></a><span class="lineno"> 8994</span><span class="comment">// | negative, 4-aligned offset | ok   | ok   |</span></div>
<div class="line"><a id="l08995" name="l08995"></a><span class="lineno"> 8995</span><span class="comment">// | negative, unaligned offset | ok   | ok   |</span></div>
<div class="line"><a id="l08996" name="l08996"></a><span class="lineno"> 8996</span><span class="comment">// +----------------------------+------+------+</span></div>
<div class="line"><a id="l08997" name="l08997"></a><span class="lineno"> 8997</span><span class="comment">//</span></div>
<div class="line"><a id="l08998" name="l08998"></a><span class="lineno"> 8998</span><span class="comment">// This function ignores the addressing mode, so if an offset cannot be used in</span></div>
<div class="line"><a id="l08999" name="l08999"></a><span class="lineno"> 8999</span><span class="comment">// one addressing mode, it is considered illegal.</span></div>
<div class="line"><a id="l09000" name="l09000"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ab97de5c81e48922426466768a69b38bf"> 9000</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ab97de5c81e48922426466768a69b38bf">SIInstrInfo::isLegalFLATOffset</a>(int64_t <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <span class="keywordtype">unsigned</span> AddrSpace,</div>
<div class="line"><a id="l09001" name="l09001"></a><span class="lineno"> 9001</span>                                    <a class="code hl_class" href="classuint64__t.html">uint64_t</a> FlatVariant)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l09002" name="l09002"></a><span class="lineno"> 9002</span>  <span class="comment">// TODO: Should 0 be special cased?</span></div>
<div class="line"><a id="l09003" name="l09003"></a><span class="lineno"> 9003</span>  <span class="keywordflow">if</span> (!ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1b42b67d0df8ad1a351bbdc503c115a1">hasFlatInstOffsets</a>())</div>
<div class="line"><a id="l09004" name="l09004"></a><span class="lineno"> 9004</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l09005" name="l09005"></a><span class="lineno"> 9005</span> </div>
<div class="line"><a id="l09006" name="l09006"></a><span class="lineno"> 9006</span>  <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a7c210fe3c1ded331101415c059606e2e">hasFlatSegmentOffsetBug</a>() &amp;&amp; FlatVariant == <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3ab0e8527c8c81d2caa91d9b2bd1852574">SIInstrFlags::FLAT</a> &amp;&amp;</div>
<div class="line"><a id="l09007" name="l09007"></a><span class="lineno"> 9007</span>      (AddrSpace == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUAS.html#aa2e492b16ee7bc8ddb97d769bab2ab79aaa1e27e4fc68e5706a4b7bbaed447c14">AMDGPUAS::FLAT_ADDRESS</a> ||</div>
<div class="line"><a id="l09008" name="l09008"></a><span class="lineno"> 9008</span>       AddrSpace == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUAS.html#aa2e492b16ee7bc8ddb97d769bab2ab79abf4559ef958a13c33f6ec7ed13fd44e5">AMDGPUAS::GLOBAL_ADDRESS</a>))</div>
<div class="line"><a id="l09009" name="l09009"></a><span class="lineno"> 9009</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l09010" name="l09010"></a><span class="lineno"> 9010</span> </div>
<div class="line"><a id="l09011" name="l09011"></a><span class="lineno"> 9011</span>  <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#aa727d0bfbc501329be7c48c86d8bdb8c">hasNegativeUnalignedScratchOffsetBug</a>() &amp;&amp;</div>
<div class="line"><a id="l09012" name="l09012"></a><span class="lineno"> 9012</span>      FlatVariant == <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a9a72e6ffd62dc38f5f4b7fd3e1f778da">SIInstrFlags::FlatScratch</a> &amp;&amp; <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> &lt; 0 &amp;&amp;</div>
<div class="line"><a id="l09013" name="l09013"></a><span class="lineno"> 9013</span>      (<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> % 4) != 0) {</div>
<div class="line"><a id="l09014" name="l09014"></a><span class="lineno"> 9014</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l09015" name="l09015"></a><span class="lineno"> 9015</span>  }</div>
<div class="line"><a id="l09016" name="l09016"></a><span class="lineno"> 9016</span> </div>
<div class="line"><a id="l09017" name="l09017"></a><span class="lineno"> 9017</span>  <span class="keywordtype">bool</span> AllowNegative = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abf1cb325e16f2016182edac3352ea467">allowNegativeFlatOffset</a>(FlatVariant);</div>
<div class="line"><a id="l09018" name="l09018"></a><span class="lineno"> 9018</span>  <span class="keywordtype">unsigned</span> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a2e4f719c21c52424a5a4e87c0d77c9d8">AMDGPU::getNumFlatOffsetBits</a>(ST);</div>
<div class="line"><a id="l09019" name="l09019"></a><span class="lineno"> 9019</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#aad80b46c754cc7216244a866ec9b1cb0">isIntN</a>(<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) &amp;&amp; (AllowNegative || <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> &gt;= 0);</div>
<div class="line"><a id="l09020" name="l09020"></a><span class="lineno"> 9020</span>}</div>
<div class="line"><a id="l09021" name="l09021"></a><span class="lineno"> 9021</span> </div>
<div class="line"><a id="l09022" name="l09022"></a><span class="lineno"> 9022</span><span class="comment">// See comment on SIInstrInfo::isLegalFLATOffset for what is legal and what not.</span></div>
<div class="line"><a id="l09023" name="l09023"></a><span class="lineno"> 9023</span>std::pair&lt;int64_t, int64_t&gt;</div>
<div class="line"><a id="l09024" name="l09024"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a51b89f22fd1adb2250ed1a38ed01ff5a"> 9024</a></span><a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a51b89f22fd1adb2250ed1a38ed01ff5a">SIInstrInfo::splitFlatOffset</a>(int64_t COffsetVal, <span class="keywordtype">unsigned</span> AddrSpace,</div>
<div class="line"><a id="l09025" name="l09025"></a><span class="lineno"> 9025</span>                             <a class="code hl_class" href="classuint64__t.html">uint64_t</a> FlatVariant)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l09026" name="l09026"></a><span class="lineno"> 9026</span>  int64_t RemainderOffset = COffsetVal;</div>
<div class="line"><a id="l09027" name="l09027"></a><span class="lineno"> 9027</span>  int64_t ImmField = 0;</div>
<div class="line"><a id="l09028" name="l09028"></a><span class="lineno"> 9028</span> </div>
<div class="line"><a id="l09029" name="l09029"></a><span class="lineno"> 9029</span>  <span class="keywordtype">bool</span> AllowNegative = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abf1cb325e16f2016182edac3352ea467">allowNegativeFlatOffset</a>(FlatVariant);</div>
<div class="line"><a id="l09030" name="l09030"></a><span class="lineno"> 9030</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NumBits = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a2e4f719c21c52424a5a4e87c0d77c9d8">AMDGPU::getNumFlatOffsetBits</a>(ST) - 1;</div>
<div class="line"><a id="l09031" name="l09031"></a><span class="lineno"> 9031</span> </div>
<div class="line"><a id="l09032" name="l09032"></a><span class="lineno"> 9032</span>  <span class="keywordflow">if</span> (AllowNegative) {</div>
<div class="line"><a id="l09033" name="l09033"></a><span class="lineno"> 9033</span>    <span class="comment">// Use signed division by a power of two to truncate towards 0.</span></div>
<div class="line"><a id="l09034" name="l09034"></a><span class="lineno"> 9034</span>    int64_t <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a> = 1LL &lt;&lt; NumBits;</div>
<div class="line"><a id="l09035" name="l09035"></a><span class="lineno"> 9035</span>    RemainderOffset = (COffsetVal / <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>) * <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>;</div>
<div class="line"><a id="l09036" name="l09036"></a><span class="lineno"> 9036</span>    ImmField = COffsetVal - RemainderOffset;</div>
<div class="line"><a id="l09037" name="l09037"></a><span class="lineno"> 9037</span> </div>
<div class="line"><a id="l09038" name="l09038"></a><span class="lineno"> 9038</span>    <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#aa727d0bfbc501329be7c48c86d8bdb8c">hasNegativeUnalignedScratchOffsetBug</a>() &amp;&amp;</div>
<div class="line"><a id="l09039" name="l09039"></a><span class="lineno"> 9039</span>        FlatVariant == <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a9a72e6ffd62dc38f5f4b7fd3e1f778da">SIInstrFlags::FlatScratch</a> &amp;&amp; ImmField &lt; 0 &amp;&amp;</div>
<div class="line"><a id="l09040" name="l09040"></a><span class="lineno"> 9040</span>        (ImmField % 4) != 0) {</div>
<div class="line"><a id="l09041" name="l09041"></a><span class="lineno"> 9041</span>      <span class="comment">// Make ImmField a multiple of 4</span></div>
<div class="line"><a id="l09042" name="l09042"></a><span class="lineno"> 9042</span>      RemainderOffset += ImmField % 4;</div>
<div class="line"><a id="l09043" name="l09043"></a><span class="lineno"> 9043</span>      ImmField -= ImmField % 4;</div>
<div class="line"><a id="l09044" name="l09044"></a><span class="lineno"> 9044</span>    }</div>
<div class="line"><a id="l09045" name="l09045"></a><span class="lineno"> 9045</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (COffsetVal &gt;= 0) {</div>
<div class="line"><a id="l09046" name="l09046"></a><span class="lineno"> 9046</span>    ImmField = COffsetVal &amp; maskTrailingOnes&lt;uint64_t&gt;(NumBits);</div>
<div class="line"><a id="l09047" name="l09047"></a><span class="lineno"> 9047</span>    RemainderOffset = COffsetVal - ImmField;</div>
<div class="line"><a id="l09048" name="l09048"></a><span class="lineno"> 9048</span>  }</div>
<div class="line"><a id="l09049" name="l09049"></a><span class="lineno"> 9049</span> </div>
<div class="line"><a id="l09050" name="l09050"></a><span class="lineno"> 9050</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ab97de5c81e48922426466768a69b38bf">isLegalFLATOffset</a>(ImmField, AddrSpace, FlatVariant));</div>
<div class="line"><a id="l09051" name="l09051"></a><span class="lineno"> 9051</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RemainderOffset + ImmField == COffsetVal);</div>
<div class="line"><a id="l09052" name="l09052"></a><span class="lineno"> 9052</span>  <span class="keywordflow">return</span> {ImmField, RemainderOffset};</div>
<div class="line"><a id="l09053" name="l09053"></a><span class="lineno"> 9053</span>}</div>
<div class="line"><a id="l09054" name="l09054"></a><span class="lineno"> 9054</span> </div>
<div class="line"><a id="l09055" name="l09055"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#abf1cb325e16f2016182edac3352ea467"> 9055</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#abf1cb325e16f2016182edac3352ea467">SIInstrInfo::allowNegativeFlatOffset</a>(<a class="code hl_class" href="classuint64__t.html">uint64_t</a> FlatVariant)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l09056" name="l09056"></a><span class="lineno"> 9056</span>  <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a31e93bb82e5ea95995efb52febbe0d8f">hasNegativeScratchOffsetBug</a>() &amp;&amp;</div>
<div class="line"><a id="l09057" name="l09057"></a><span class="lineno"> 9057</span>      FlatVariant == <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a9a72e6ffd62dc38f5f4b7fd3e1f778da">SIInstrFlags::FlatScratch</a>)</div>
<div class="line"><a id="l09058" name="l09058"></a><span class="lineno"> 9058</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l09059" name="l09059"></a><span class="lineno"> 9059</span> </div>
<div class="line"><a id="l09060" name="l09060"></a><span class="lineno"> 9060</span>  <span class="keywordflow">return</span> FlatVariant != <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3ab0e8527c8c81d2caa91d9b2bd1852574">SIInstrFlags::FLAT</a> || <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a318d59d6a50364a460b64bb7ad1f17d0">AMDGPU::isGFX12Plus</a>(ST);</div>
<div class="line"><a id="l09061" name="l09061"></a><span class="lineno"> 9061</span>}</div>
<div class="line"><a id="l09062" name="l09062"></a><span class="lineno"> 9062</span> </div>
<div class="line"><a id="l09063" name="l09063"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a7e6b8f037057140c61a8d8fa6899eb76"> 9063</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a7e6b8f037057140c61a8d8fa6899eb76">subtargetEncodingFamily</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST) {</div>
<div class="line"><a id="l09064" name="l09064"></a><span class="lineno"> 9064</span>  <span class="keywordflow">switch</span> (ST.getGeneration()) {</div>
<div class="line"><a id="l09065" name="l09065"></a><span class="lineno"> 9065</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l09066" name="l09066"></a><span class="lineno"> 9066</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l09067" name="l09067"></a><span class="lineno"> 9067</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aafd52d574f92cc47671a38d95bca9988">AMDGPUSubtarget::SOUTHERN_ISLANDS</a>:</div>
<div class="line"><a id="l09068" name="l09068"></a><span class="lineno"> 9068</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970">AMDGPUSubtarget::SEA_ISLANDS</a>:</div>
<div class="line"><a id="l09069" name="l09069"></a><span class="lineno"> 9069</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1SIEncodingFamily.html#a74212d5fb20434d0769231f0b4e0bdfca53036b329d60f608f01b3fa1b8f0a473">SIEncodingFamily::SI</a>;</div>
<div class="line"><a id="l09070" name="l09070"></a><span class="lineno"> 9070</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">AMDGPUSubtarget::VOLCANIC_ISLANDS</a>:</div>
<div class="line"><a id="l09071" name="l09071"></a><span class="lineno"> 9071</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a27bbb8548ee933d0231565d6ed407307">AMDGPUSubtarget::GFX9</a>:</div>
<div class="line"><a id="l09072" name="l09072"></a><span class="lineno"> 9072</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1SIEncodingFamily.html#a74212d5fb20434d0769231f0b4e0bdfca4a23b2b2d70dd9f7a94a1215e62cb0a0">SIEncodingFamily::VI</a>;</div>
<div class="line"><a id="l09073" name="l09073"></a><span class="lineno"> 9073</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a>:</div>
<div class="line"><a id="l09074" name="l09074"></a><span class="lineno"> 9074</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1SIEncodingFamily.html#a74212d5fb20434d0769231f0b4e0bdfca2507df1f3e7d24ce074424035eba2fb8">SIEncodingFamily::GFX10</a>;</div>
<div class="line"><a id="l09075" name="l09075"></a><span class="lineno"> 9075</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2afee0105d2e947dda0884cc47a33c93b7">AMDGPUSubtarget::GFX11</a>:</div>
<div class="line"><a id="l09076" name="l09076"></a><span class="lineno"> 9076</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1SIEncodingFamily.html#a74212d5fb20434d0769231f0b4e0bdfca5c2cd03ec074c2a7d4fb42e8834d4b9a">SIEncodingFamily::GFX11</a>;</div>
<div class="line"><a id="l09077" name="l09077"></a><span class="lineno"> 9077</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a41fdc37fae4d310162da1fea46a8aca8">AMDGPUSubtarget::GFX12</a>:</div>
<div class="line"><a id="l09078" name="l09078"></a><span class="lineno"> 9078</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1SIEncodingFamily.html#a74212d5fb20434d0769231f0b4e0bdfca8eea8cf766c0c47e20a1c9c9a91931a1">SIEncodingFamily::GFX12</a>;</div>
<div class="line"><a id="l09079" name="l09079"></a><span class="lineno"> 9079</span>  }</div>
<div class="line"><a id="l09080" name="l09080"></a><span class="lineno"> 9080</span>  <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown subtarget generation!&quot;</span>);</div>
<div class="line"><a id="l09081" name="l09081"></a><span class="lineno"> 9081</span>}</div>
<div class="line"><a id="l09082" name="l09082"></a><span class="lineno"> 9082</span> </div>
<div class="line"><a id="l09083" name="l09083"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ab02ccaad1b78c3ebc1d06867f9c3e3b6"> 9083</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ab02ccaad1b78c3ebc1d06867f9c3e3b6">SIInstrInfo::isAsmOnlyOpcode</a>(<span class="keywordtype">int</span> MCOp)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l09084" name="l09084"></a><span class="lineno"> 9084</span>  <span class="keywordflow">switch</span>(MCOp) {</div>
<div class="line"><a id="l09085" name="l09085"></a><span class="lineno"> 9085</span>  <span class="comment">// These opcodes use indirect register addressing so</span></div>
<div class="line"><a id="l09086" name="l09086"></a><span class="lineno"> 9086</span>  <span class="comment">// they need special handling by codegen (currently missing).</span></div>
<div class="line"><a id="l09087" name="l09087"></a><span class="lineno"> 9087</span>  <span class="comment">// Therefore it is too risky to allow these opcodes</span></div>
<div class="line"><a id="l09088" name="l09088"></a><span class="lineno"> 9088</span>  <span class="comment">// to be selected by dpp combiner or sdwa peepholer.</span></div>
<div class="line"><a id="l09089" name="l09089"></a><span class="lineno"> 9089</span>  <span class="keywordflow">case</span> AMDGPU::V_MOVRELS_B32_dpp_gfx10:</div>
<div class="line"><a id="l09090" name="l09090"></a><span class="lineno"> 9090</span>  <span class="keywordflow">case</span> AMDGPU::V_MOVRELS_B32_sdwa_gfx10:</div>
<div class="line"><a id="l09091" name="l09091"></a><span class="lineno"> 9091</span>  <span class="keywordflow">case</span> AMDGPU::V_MOVRELD_B32_dpp_gfx10:</div>
<div class="line"><a id="l09092" name="l09092"></a><span class="lineno"> 9092</span>  <span class="keywordflow">case</span> AMDGPU::V_MOVRELD_B32_sdwa_gfx10:</div>
<div class="line"><a id="l09093" name="l09093"></a><span class="lineno"> 9093</span>  <span class="keywordflow">case</span> AMDGPU::V_MOVRELSD_B32_dpp_gfx10:</div>
<div class="line"><a id="l09094" name="l09094"></a><span class="lineno"> 9094</span>  <span class="keywordflow">case</span> AMDGPU::V_MOVRELSD_B32_sdwa_gfx10:</div>
<div class="line"><a id="l09095" name="l09095"></a><span class="lineno"> 9095</span>  <span class="keywordflow">case</span> AMDGPU::V_MOVRELSD_2_B32_dpp_gfx10:</div>
<div class="line"><a id="l09096" name="l09096"></a><span class="lineno"> 9096</span>  <span class="keywordflow">case</span> AMDGPU::V_MOVRELSD_2_B32_sdwa_gfx10:</div>
<div class="line"><a id="l09097" name="l09097"></a><span class="lineno"> 9097</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l09098" name="l09098"></a><span class="lineno"> 9098</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l09099" name="l09099"></a><span class="lineno"> 9099</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l09100" name="l09100"></a><span class="lineno"> 9100</span>  }</div>
<div class="line"><a id="l09101" name="l09101"></a><span class="lineno"> 9101</span>}</div>
<div class="line"><a id="l09102" name="l09102"></a><span class="lineno"> 9102</span> </div>
<div class="line"><a id="l09103" name="l09103"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435"> 9103</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">SIInstrInfo::pseudoToMCOpcode</a>(<span class="keywordtype">int</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l09104" name="l09104"></a><span class="lineno"> 9104</span>  Opcode = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a81793225c0abc2a358b3710ed81189ec">SIInstrInfo::getNonSoftWaitcntOpcode</a>(Opcode);</div>
<div class="line"><a id="l09105" name="l09105"></a><span class="lineno"> 9105</span> </div>
<div class="line"><a id="l09106" name="l09106"></a><span class="lineno"> 9106</span>  <span class="keywordtype">unsigned</span> Gen = <a class="code hl_function" href="SIInstrInfo_8cpp.html#a7e6b8f037057140c61a8d8fa6899eb76">subtargetEncodingFamily</a>(ST);</div>
<div class="line"><a id="l09107" name="l09107"></a><span class="lineno"> 9107</span> </div>
<div class="line"><a id="l09108" name="l09108"></a><span class="lineno"> 9108</span>  <span class="keywordflow">if</span> ((<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3acff05c63e6ff81eab46dc98fbb55791c">SIInstrFlags::renamedInGFX9</a>) != 0 &amp;&amp;</div>
<div class="line"><a id="l09109" name="l09109"></a><span class="lineno"> 9109</span>    ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() == <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a27bbb8548ee933d0231565d6ed407307">AMDGPUSubtarget::GFX9</a>)</div>
<div class="line"><a id="l09110" name="l09110"></a><span class="lineno"> 9110</span>    Gen = <a class="code hl_enumvalue" href="namespacellvm_1_1SIEncodingFamily.html#a74212d5fb20434d0769231f0b4e0bdfca5abe17ac8902bedceac72d80a3847e84">SIEncodingFamily::GFX9</a>;</div>
<div class="line"><a id="l09111" name="l09111"></a><span class="lineno"> 9111</span> </div>
<div class="line"><a id="l09112" name="l09112"></a><span class="lineno"> 9112</span>  <span class="comment">// Adjust the encoding family to GFX80 for D16 buffer instructions when the</span></div>
<div class="line"><a id="l09113" name="l09113"></a><span class="lineno"> 9113</span>  <span class="comment">// subtarget has UnpackedD16VMem feature.</span></div>
<div class="line"><a id="l09114" name="l09114"></a><span class="lineno"> 9114</span>  <span class="comment">// TODO: remove this when we discard GFX80 encoding.</span></div>
<div class="line"><a id="l09115" name="l09115"></a><span class="lineno"> 9115</span>  <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ad30b3c952ed576256171d49971ec9241">hasUnpackedD16VMem</a>() &amp;&amp; (<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3adf3e0b276b086c14975adb3e2f00aa2c">SIInstrFlags::D16Buf</a>))</div>
<div class="line"><a id="l09116" name="l09116"></a><span class="lineno"> 9116</span>    Gen = <a class="code hl_enumvalue" href="namespacellvm_1_1SIEncodingFamily.html#a74212d5fb20434d0769231f0b4e0bdfca7955d7c744435b171f0765c8e71d9f01">SIEncodingFamily::GFX80</a>;</div>
<div class="line"><a id="l09117" name="l09117"></a><span class="lineno"> 9117</span> </div>
<div class="line"><a id="l09118" name="l09118"></a><span class="lineno"> 9118</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a3cb08b10c27a453c57a2708e83859b47">SIInstrFlags::SDWA</a>) {</div>
<div class="line"><a id="l09119" name="l09119"></a><span class="lineno"> 9119</span>    <span class="keywordflow">switch</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>()) {</div>
<div class="line"><a id="l09120" name="l09120"></a><span class="lineno"> 9120</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l09121" name="l09121"></a><span class="lineno"> 9121</span>      Gen = <a class="code hl_enumvalue" href="namespacellvm_1_1SIEncodingFamily.html#a74212d5fb20434d0769231f0b4e0bdfca00d4ca5b02be436eeaf3d76e421fb1d3">SIEncodingFamily::SDWA</a>;</div>
<div class="line"><a id="l09122" name="l09122"></a><span class="lineno"> 9122</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l09123" name="l09123"></a><span class="lineno"> 9123</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a27bbb8548ee933d0231565d6ed407307">AMDGPUSubtarget::GFX9</a>:</div>
<div class="line"><a id="l09124" name="l09124"></a><span class="lineno"> 9124</span>      Gen = <a class="code hl_enumvalue" href="namespacellvm_1_1SIEncodingFamily.html#a74212d5fb20434d0769231f0b4e0bdfca6fecfb3d512c10bb6bcb5fd41acf9346">SIEncodingFamily::SDWA9</a>;</div>
<div class="line"><a id="l09125" name="l09125"></a><span class="lineno"> 9125</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l09126" name="l09126"></a><span class="lineno"> 9126</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a>:</div>
<div class="line"><a id="l09127" name="l09127"></a><span class="lineno"> 9127</span>      Gen = <a class="code hl_enumvalue" href="namespacellvm_1_1SIEncodingFamily.html#a74212d5fb20434d0769231f0b4e0bdfcae10bfa40a3e82d9dcac79bf5ee11963c">SIEncodingFamily::SDWA10</a>;</div>
<div class="line"><a id="l09128" name="l09128"></a><span class="lineno"> 9128</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l09129" name="l09129"></a><span class="lineno"> 9129</span>    }</div>
<div class="line"><a id="l09130" name="l09130"></a><span class="lineno"> 9130</span>  }</div>
<div class="line"><a id="l09131" name="l09131"></a><span class="lineno"> 9131</span> </div>
<div class="line"><a id="l09132" name="l09132"></a><span class="lineno"> 9132</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0605f773275c0461756eae0fb2321fa0">isMAI</a>(Opcode)) {</div>
<div class="line"><a id="l09133" name="l09133"></a><span class="lineno"> 9133</span>    <span class="keywordtype">int</span> MFMAOp = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a5ff7467be99b93194854ce84b534f711">AMDGPU::getMFMAEarlyClobberOp</a>(Opcode);</div>
<div class="line"><a id="l09134" name="l09134"></a><span class="lineno"> 9134</span>    <span class="keywordflow">if</span> (MFMAOp != -1)</div>
<div class="line"><a id="l09135" name="l09135"></a><span class="lineno"> 9135</span>      Opcode = MFMAOp;</div>
<div class="line"><a id="l09136" name="l09136"></a><span class="lineno"> 9136</span>  }</div>
<div class="line"><a id="l09137" name="l09137"></a><span class="lineno"> 9137</span> </div>
<div class="line"><a id="l09138" name="l09138"></a><span class="lineno"> 9138</span>  <span class="keywordtype">int</span> MCOp = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ad079e8a6a0505ccce0ad2463d95aff73">AMDGPU::getMCOpcode</a>(Opcode, Gen);</div>
<div class="line"><a id="l09139" name="l09139"></a><span class="lineno"> 9139</span> </div>
<div class="line"><a id="l09140" name="l09140"></a><span class="lineno"> 9140</span>  <span class="comment">// -1 means that Opcode is already a native instruction.</span></div>
<div class="line"><a id="l09141" name="l09141"></a><span class="lineno"> 9141</span>  <span class="keywordflow">if</span> (MCOp == -1)</div>
<div class="line"><a id="l09142" name="l09142"></a><span class="lineno"> 9142</span>    <span class="keywordflow">return</span> Opcode;</div>
<div class="line"><a id="l09143" name="l09143"></a><span class="lineno"> 9143</span> </div>
<div class="line"><a id="l09144" name="l09144"></a><span class="lineno"> 9144</span>  <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>()) {</div>
<div class="line"><a id="l09145" name="l09145"></a><span class="lineno"> 9145</span>    <a class="code hl_class" href="classuint16__t.html">uint16_t</a> NMCOp = (<a class="code hl_class" href="classuint16__t.html">uint16_t</a>)-1;</div>
<div class="line"><a id="l09146" name="l09146"></a><span class="lineno"> 9146</span>    <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a80ef035f066bb00307e5cccb694e20e2">hasGFX940Insts</a>())</div>
<div class="line"><a id="l09147" name="l09147"></a><span class="lineno"> 9147</span>      NMCOp = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ad079e8a6a0505ccce0ad2463d95aff73">AMDGPU::getMCOpcode</a>(Opcode, <a class="code hl_enumvalue" href="namespacellvm_1_1SIEncodingFamily.html#a74212d5fb20434d0769231f0b4e0bdfcaa9c81f5c373123ac7eca13034907e288">SIEncodingFamily::GFX940</a>);</div>
<div class="line"><a id="l09148" name="l09148"></a><span class="lineno"> 9148</span>    <span class="keywordflow">if</span> (NMCOp == (<a class="code hl_class" href="classuint16__t.html">uint16_t</a>)-1)</div>
<div class="line"><a id="l09149" name="l09149"></a><span class="lineno"> 9149</span>      NMCOp = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ad079e8a6a0505ccce0ad2463d95aff73">AMDGPU::getMCOpcode</a>(Opcode, <a class="code hl_enumvalue" href="namespacellvm_1_1SIEncodingFamily.html#a74212d5fb20434d0769231f0b4e0bdfca592bfac8aebf96c76ac5a1c7d1b50ea5">SIEncodingFamily::GFX90A</a>);</div>
<div class="line"><a id="l09150" name="l09150"></a><span class="lineno"> 9150</span>    <span class="keywordflow">if</span> (NMCOp == (<a class="code hl_class" href="classuint16__t.html">uint16_t</a>)-1)</div>
<div class="line"><a id="l09151" name="l09151"></a><span class="lineno"> 9151</span>      NMCOp = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ad079e8a6a0505ccce0ad2463d95aff73">AMDGPU::getMCOpcode</a>(Opcode, <a class="code hl_enumvalue" href="namespacellvm_1_1SIEncodingFamily.html#a74212d5fb20434d0769231f0b4e0bdfca5abe17ac8902bedceac72d80a3847e84">SIEncodingFamily::GFX9</a>);</div>
<div class="line"><a id="l09152" name="l09152"></a><span class="lineno"> 9152</span>    <span class="keywordflow">if</span> (NMCOp != (<a class="code hl_class" href="classuint16__t.html">uint16_t</a>)-1)</div>
<div class="line"><a id="l09153" name="l09153"></a><span class="lineno"> 9153</span>      MCOp = NMCOp;</div>
<div class="line"><a id="l09154" name="l09154"></a><span class="lineno"> 9154</span>  }</div>
<div class="line"><a id="l09155" name="l09155"></a><span class="lineno"> 9155</span> </div>
<div class="line"><a id="l09156" name="l09156"></a><span class="lineno"> 9156</span>  <span class="comment">// (uint16_t)-1 means that Opcode is a pseudo instruction that has</span></div>
<div class="line"><a id="l09157" name="l09157"></a><span class="lineno"> 9157</span>  <span class="comment">// no encoding in the given subtarget generation.</span></div>
<div class="line"><a id="l09158" name="l09158"></a><span class="lineno"> 9158</span>  <span class="keywordflow">if</span> (MCOp == (<a class="code hl_class" href="classuint16__t.html">uint16_t</a>)-1)</div>
<div class="line"><a id="l09159" name="l09159"></a><span class="lineno"> 9159</span>    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a id="l09160" name="l09160"></a><span class="lineno"> 9160</span> </div>
<div class="line"><a id="l09161" name="l09161"></a><span class="lineno"> 9161</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ab02ccaad1b78c3ebc1d06867f9c3e3b6">isAsmOnlyOpcode</a>(MCOp))</div>
<div class="line"><a id="l09162" name="l09162"></a><span class="lineno"> 9162</span>    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a id="l09163" name="l09163"></a><span class="lineno"> 9163</span> </div>
<div class="line"><a id="l09164" name="l09164"></a><span class="lineno"> 9164</span>  <span class="keywordflow">return</span> MCOp;</div>
<div class="line"><a id="l09165" name="l09165"></a><span class="lineno"> 9165</span>}</div>
<div class="line"><a id="l09166" name="l09166"></a><span class="lineno"> 9166</span> </div>
<div class="line"><a id="l09167" name="l09167"></a><span class="lineno"> 9167</span><span class="keyword">static</span></div>
<div class="line"><a id="l09168" name="l09168"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#acbfeec0c25233691b4e70d7a527eebda"> 9168</a></span><a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> <a class="code hl_function" href="SIInstrInfo_8cpp.html#acbfeec0c25233691b4e70d7a527eebda">getRegOrUndef</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RegOpnd) {</div>
<div class="line"><a id="l09169" name="l09169"></a><span class="lineno"> 9169</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RegOpnd.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>());</div>
<div class="line"><a id="l09170" name="l09170"></a><span class="lineno"> 9170</span>  <span class="keywordflow">return</span> RegOpnd.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>() ? <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a>() :</div>
<div class="line"><a id="l09171" name="l09171"></a><span class="lineno"> 9171</span>                             <a class="code hl_function" href="namespacellvm.html#a08d85ca884294cf7a067290c1593fd50">getRegSubRegPair</a>(RegOpnd);</div>
<div class="line"><a id="l09172" name="l09172"></a><span class="lineno"> 9172</span>}</div>
<div class="line"><a id="l09173" name="l09173"></a><span class="lineno"> 9173</span> </div>
<div class="line"><a id="l09174" name="l09174"></a><span class="lineno"> 9174</span><a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a></div>
<div class="line"><a id="l09175" name="l09175"></a><span class="lineno"><a class="line" href="namespacellvm.html#a57f971ad6c752a26d68bf9a990e52e9a"> 9175</a></span><a class="code hl_function" href="namespacellvm.html#a57f971ad6c752a26d68bf9a990e52e9a">llvm::getRegSequenceSubReg</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>) {</div>
<div class="line"><a id="l09176" name="l09176"></a><span class="lineno"> 9176</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isRegSequence());</div>
<div class="line"><a id="l09177" name="l09177"></a><span class="lineno"> 9177</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() - 1)/ 2; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a id="l09178" name="l09178"></a><span class="lineno"> 9178</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1 + 2 * <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> + 1).getImm() == <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>) {</div>
<div class="line"><a id="l09179" name="l09179"></a><span class="lineno"> 9179</span>      <span class="keyword">auto</span> &amp;RegOp = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1 + 2 * <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l09180" name="l09180"></a><span class="lineno"> 9180</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#acbfeec0c25233691b4e70d7a527eebda">getRegOrUndef</a>(RegOp);</div>
<div class="line"><a id="l09181" name="l09181"></a><span class="lineno"> 9181</span>    }</div>
<div class="line"><a id="l09182" name="l09182"></a><span class="lineno"> 9182</span>  <span class="keywordflow">return</span> <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a>();</div>
<div class="line"><a id="l09183" name="l09183"></a><span class="lineno"> 9183</span>}</div>
<div class="line"><a id="l09184" name="l09184"></a><span class="lineno"> 9184</span> </div>
<div class="line"><a id="l09185" name="l09185"></a><span class="lineno"> 9185</span><span class="comment">// Try to find the definition of reg:subreg in subreg-manipulation pseudos</span></div>
<div class="line"><a id="l09186" name="l09186"></a><span class="lineno"> 9186</span><span class="comment">// Following a subreg of reg:subreg isn&#39;t supported</span></div>
<div class="line"><a id="l09187" name="l09187"></a><span class="lineno"><a class="line" href="SIInstrInfo_8cpp.html#a2e6a9e9fbac652264287bcc4542f8b54"> 9187</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="SIInstrInfo_8cpp.html#a2e6a9e9fbac652264287bcc4542f8b54">followSubRegDef</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l09188" name="l09188"></a><span class="lineno"> 9188</span>                            <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> &amp;RSR) {</div>
<div class="line"><a id="l09189" name="l09189"></a><span class="lineno"> 9189</span>  <span class="keywordflow">if</span> (!RSR.<a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a>)</div>
<div class="line"><a id="l09190" name="l09190"></a><span class="lineno"> 9190</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l09191" name="l09191"></a><span class="lineno"> 9191</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l09192" name="l09192"></a><span class="lineno"> 9192</span>  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l09193" name="l09193"></a><span class="lineno"> 9193</span>  <span class="keywordflow">case</span> AMDGPU::REG_SEQUENCE:</div>
<div class="line"><a id="l09194" name="l09194"></a><span class="lineno"> 9194</span>    RSR = <a class="code hl_function" href="namespacellvm.html#a57f971ad6c752a26d68bf9a990e52e9a">getRegSequenceSubReg</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, RSR.<a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a>);</div>
<div class="line"><a id="l09195" name="l09195"></a><span class="lineno"> 9195</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l09196" name="l09196"></a><span class="lineno"> 9196</span>  <span class="comment">// EXTRACT_SUBREG ins&#39;t supported as this would follow a subreg of subreg</span></div>
<div class="line"><a id="l09197" name="l09197"></a><span class="lineno"> 9197</span>  <span class="keywordflow">case</span> AMDGPU::INSERT_SUBREG:</div>
<div class="line"><a id="l09198" name="l09198"></a><span class="lineno"> 9198</span>    <span class="keywordflow">if</span> (RSR.<a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a> == (<span class="keywordtype">unsigned</span>)<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getImm())</div>
<div class="line"><a id="l09199" name="l09199"></a><span class="lineno"> 9199</span>      <span class="comment">// inserted the subreg we&#39;re looking for</span></div>
<div class="line"><a id="l09200" name="l09200"></a><span class="lineno"> 9200</span>      RSR = <a class="code hl_function" href="SIInstrInfo_8cpp.html#acbfeec0c25233691b4e70d7a527eebda">getRegOrUndef</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2));</div>
<div class="line"><a id="l09201" name="l09201"></a><span class="lineno"> 9201</span>    <span class="keywordflow">else</span> { <span class="comment">// the subreg in the rest of the reg</span></div>
<div class="line"><a id="l09202" name="l09202"></a><span class="lineno"> 9202</span>      <span class="keyword">auto</span> R1 = <a class="code hl_function" href="SIInstrInfo_8cpp.html#acbfeec0c25233691b4e70d7a527eebda">getRegOrUndef</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1));</div>
<div class="line"><a id="l09203" name="l09203"></a><span class="lineno"> 9203</span>      <span class="keywordflow">if</span> (R1.SubReg) <span class="comment">// subreg of subreg isn&#39;t supported</span></div>
<div class="line"><a id="l09204" name="l09204"></a><span class="lineno"> 9204</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l09205" name="l09205"></a><span class="lineno"> 9205</span>      RSR.<a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#aad7e848e562b1368d6ee4794d84957c6">Reg</a> = R1.Reg;</div>
<div class="line"><a id="l09206" name="l09206"></a><span class="lineno"> 9206</span>    }</div>
<div class="line"><a id="l09207" name="l09207"></a><span class="lineno"> 9207</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l09208" name="l09208"></a><span class="lineno"> 9208</span>  }</div>
<div class="line"><a id="l09209" name="l09209"></a><span class="lineno"> 9209</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l09210" name="l09210"></a><span class="lineno"> 9210</span>}</div>
<div class="line"><a id="l09211" name="l09211"></a><span class="lineno"> 9211</span> </div>
<div class="line"><a id="l09212" name="l09212"></a><span class="lineno"><a class="line" href="namespacellvm.html#a7ca6bbc21c19a9a6b005aff44ca8562f"> 9212</a></span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="namespacellvm.html#a7ca6bbc21c19a9a6b005aff44ca8562f">llvm::getVRegSubRegDef</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> &amp;<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>,</div>
<div class="line"><a id="l09213" name="l09213"></a><span class="lineno"> 9213</span>                                     <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l09214" name="l09214"></a><span class="lineno"> 9214</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.isSSA());</div>
<div class="line"><a id="l09215" name="l09215"></a><span class="lineno"> 9215</span>  <span class="keywordflow">if</span> (!<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.Reg.isVirtual())</div>
<div class="line"><a id="l09216" name="l09216"></a><span class="lineno"> 9216</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l09217" name="l09217"></a><span class="lineno"> 9217</span> </div>
<div class="line"><a id="l09218" name="l09218"></a><span class="lineno"> 9218</span>  <span class="keyword">auto</span> RSR = <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>;</div>
<div class="line"><a id="l09219" name="l09219"></a><span class="lineno"> 9219</span>  <span class="keyword">auto</span> *DefInst = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(RSR.Reg);</div>
<div class="line"><a id="l09220" name="l09220"></a><span class="lineno"> 9220</span>  <span class="keywordflow">while</span> (<span class="keyword">auto</span> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = DefInst) {</div>
<div class="line"><a id="l09221" name="l09221"></a><span class="lineno"> 9221</span>    DefInst = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l09222" name="l09222"></a><span class="lineno"> 9222</span>    <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode()) {</div>
<div class="line"><a id="l09223" name="l09223"></a><span class="lineno"> 9223</span>    <span class="keywordflow">case</span> AMDGPU::COPY:</div>
<div class="line"><a id="l09224" name="l09224"></a><span class="lineno"> 9224</span>    <span class="keywordflow">case</span> AMDGPU::V_MOV_B32_e32: {</div>
<div class="line"><a id="l09225" name="l09225"></a><span class="lineno"> 9225</span>      <span class="keyword">auto</span> &amp;Op1 = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(1);</div>
<div class="line"><a id="l09226" name="l09226"></a><span class="lineno"> 9226</span>      <span class="keywordflow">if</span> (Op1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Op1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>().<a class="code hl_function" href="classllvm_1_1Register.html#ab203bbcbc320180b1da9e9a92ee0c784">isVirtual</a>()) {</div>
<div class="line"><a id="l09227" name="l09227"></a><span class="lineno"> 9227</span>        <span class="keywordflow">if</span> (Op1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>())</div>
<div class="line"><a id="l09228" name="l09228"></a><span class="lineno"> 9228</span>          <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l09229" name="l09229"></a><span class="lineno"> 9229</span>        RSR = <a class="code hl_function" href="namespacellvm.html#a08d85ca884294cf7a067290c1593fd50">getRegSubRegPair</a>(Op1);</div>
<div class="line"><a id="l09230" name="l09230"></a><span class="lineno"> 9230</span>        DefInst = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(RSR.Reg);</div>
<div class="line"><a id="l09231" name="l09231"></a><span class="lineno"> 9231</span>      }</div>
<div class="line"><a id="l09232" name="l09232"></a><span class="lineno"> 9232</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l09233" name="l09233"></a><span class="lineno"> 9233</span>    }</div>
<div class="line"><a id="l09234" name="l09234"></a><span class="lineno"> 9234</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l09235" name="l09235"></a><span class="lineno"> 9235</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="SIInstrInfo_8cpp.html#a2e6a9e9fbac652264287bcc4542f8b54">followSubRegDef</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, RSR)) {</div>
<div class="line"><a id="l09236" name="l09236"></a><span class="lineno"> 9236</span>        <span class="keywordflow">if</span> (!RSR.Reg)</div>
<div class="line"><a id="l09237" name="l09237"></a><span class="lineno"> 9237</span>          <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l09238" name="l09238"></a><span class="lineno"> 9238</span>        DefInst = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(RSR.Reg);</div>
<div class="line"><a id="l09239" name="l09239"></a><span class="lineno"> 9239</span>      }</div>
<div class="line"><a id="l09240" name="l09240"></a><span class="lineno"> 9240</span>    }</div>
<div class="line"><a id="l09241" name="l09241"></a><span class="lineno"> 9241</span>    <span class="keywordflow">if</span> (!DefInst)</div>
<div class="line"><a id="l09242" name="l09242"></a><span class="lineno"> 9242</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div>
<div class="line"><a id="l09243" name="l09243"></a><span class="lineno"> 9243</span>  }</div>
<div class="line"><a id="l09244" name="l09244"></a><span class="lineno"> 9244</span>  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l09245" name="l09245"></a><span class="lineno"> 9245</span>}</div>
<div class="line"><a id="l09246" name="l09246"></a><span class="lineno"> 9246</span> </div>
<div class="line"><a id="l09247" name="l09247"></a><span class="lineno"><a class="line" href="namespacellvm.html#a1a20c762703f9faa4263464684aae1ad"> 9247</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a1a20c762703f9faa4263464684aae1ad">llvm::execMayBeModifiedBeforeUse</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l09248" name="l09248"></a><span class="lineno"> 9248</span>                                      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VReg,</div>
<div class="line"><a id="l09249" name="l09249"></a><span class="lineno"> 9249</span>                                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a id="l09250" name="l09250"></a><span class="lineno"> 9250</span>                                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>) {</div>
<div class="line"><a id="l09251" name="l09251"></a><span class="lineno"> 9251</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.isSSA() &amp;&amp; <span class="stringliteral">&quot;Must be run on SSA&quot;</span>);</div>
<div class="line"><a id="l09252" name="l09252"></a><span class="lineno"> 9252</span> </div>
<div class="line"><a id="l09253" name="l09253"></a><span class="lineno"> 9253</span>  <span class="keyword">auto</span> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getTargetRegisterInfo();</div>
<div class="line"><a id="l09254" name="l09254"></a><span class="lineno"> 9254</span>  <span class="keyword">auto</span> *DefBB = <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>.getParent();</div>
<div class="line"><a id="l09255" name="l09255"></a><span class="lineno"> 9255</span> </div>
<div class="line"><a id="l09256" name="l09256"></a><span class="lineno"> 9256</span>  <span class="comment">// Don&#39;t bother searching between blocks, although it is possible this block</span></div>
<div class="line"><a id="l09257" name="l09257"></a><span class="lineno"> 9257</span>  <span class="comment">// doesn&#39;t modify exec.</span></div>
<div class="line"><a id="l09258" name="l09258"></a><span class="lineno"> 9258</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.getParent() != DefBB)</div>
<div class="line"><a id="l09259" name="l09259"></a><span class="lineno"> 9259</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l09260" name="l09260"></a><span class="lineno"> 9260</span> </div>
<div class="line"><a id="l09261" name="l09261"></a><span class="lineno"> 9261</span>  <span class="keyword">const</span> <span class="keywordtype">int</span> MaxInstScan = 20;</div>
<div class="line"><a id="l09262" name="l09262"></a><span class="lineno"> 9262</span>  <span class="keywordtype">int</span> NumInst = 0;</div>
<div class="line"><a id="l09263" name="l09263"></a><span class="lineno"> 9263</span> </div>
<div class="line"><a id="l09264" name="l09264"></a><span class="lineno"> 9264</span>  <span class="comment">// Stop scan at the use.</span></div>
<div class="line"><a id="l09265" name="l09265"></a><span class="lineno"> 9265</span>  <span class="keyword">auto</span> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.getIterator();</div>
<div class="line"><a id="l09266" name="l09266"></a><span class="lineno"> 9266</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = std::next(<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>.getIterator()); <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l09267" name="l09267"></a><span class="lineno"> 9267</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isDebugInstr())</div>
<div class="line"><a id="l09268" name="l09268"></a><span class="lineno"> 9268</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l09269" name="l09269"></a><span class="lineno"> 9269</span> </div>
<div class="line"><a id="l09270" name="l09270"></a><span class="lineno"> 9270</span>    <span class="keywordflow">if</span> (++NumInst &gt; MaxInstScan)</div>
<div class="line"><a id="l09271" name="l09271"></a><span class="lineno"> 9271</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l09272" name="l09272"></a><span class="lineno"> 9272</span> </div>
<div class="line"><a id="l09273" name="l09273"></a><span class="lineno"> 9273</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;modifiesRegister(AMDGPU::EXEC, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>))</div>
<div class="line"><a id="l09274" name="l09274"></a><span class="lineno"> 9274</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l09275" name="l09275"></a><span class="lineno"> 9275</span>  }</div>
<div class="line"><a id="l09276" name="l09276"></a><span class="lineno"> 9276</span> </div>
<div class="line"><a id="l09277" name="l09277"></a><span class="lineno"> 9277</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l09278" name="l09278"></a><span class="lineno"> 9278</span>}</div>
<div class="line"><a id="l09279" name="l09279"></a><span class="lineno"> 9279</span> </div>
<div class="line"><a id="l09280" name="l09280"></a><span class="lineno"><a class="line" href="namespacellvm.html#afd734184546746d0ab64985a91368a14"> 9280</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#afd734184546746d0ab64985a91368a14">llvm::execMayBeModifiedBeforeAnyUse</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l09281" name="l09281"></a><span class="lineno"> 9281</span>                                         <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VReg,</div>
<div class="line"><a id="l09282" name="l09282"></a><span class="lineno"> 9282</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>) {</div>
<div class="line"><a id="l09283" name="l09283"></a><span class="lineno"> 9283</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.isSSA() &amp;&amp; <span class="stringliteral">&quot;Must be run on SSA&quot;</span>);</div>
<div class="line"><a id="l09284" name="l09284"></a><span class="lineno"> 9284</span> </div>
<div class="line"><a id="l09285" name="l09285"></a><span class="lineno"> 9285</span>  <span class="keyword">auto</span> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getTargetRegisterInfo();</div>
<div class="line"><a id="l09286" name="l09286"></a><span class="lineno"> 9286</span>  <span class="keyword">auto</span> *DefBB = <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>.getParent();</div>
<div class="line"><a id="l09287" name="l09287"></a><span class="lineno"> 9287</span> </div>
<div class="line"><a id="l09288" name="l09288"></a><span class="lineno"> 9288</span>  <span class="keyword">const</span> <span class="keywordtype">int</span> MaxUseScan = 10;</div>
<div class="line"><a id="l09289" name="l09289"></a><span class="lineno"> 9289</span>  <span class="keywordtype">int</span> NumUse = 0;</div>
<div class="line"><a id="l09290" name="l09290"></a><span class="lineno"> 9290</span> </div>
<div class="line"><a id="l09291" name="l09291"></a><span class="lineno"> 9291</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code hl_class" href="classllvm_1_1Use.html">Use</a> : <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.use_nodbg_operands(VReg)) {</div>
<div class="line"><a id="l09292" name="l09292"></a><span class="lineno"> 9292</span>    <span class="keyword">auto</span> &amp;UseInst = *<a class="code hl_class" href="classllvm_1_1Use.html">Use</a>.getParent();</div>
<div class="line"><a id="l09293" name="l09293"></a><span class="lineno"> 9293</span>    <span class="comment">// Don&#39;t bother searching between blocks, although it is possible this block</span></div>
<div class="line"><a id="l09294" name="l09294"></a><span class="lineno"> 9294</span>    <span class="comment">// doesn&#39;t modify exec.</span></div>
<div class="line"><a id="l09295" name="l09295"></a><span class="lineno"> 9295</span>    <span class="keywordflow">if</span> (UseInst.getParent() != DefBB || UseInst.isPHI())</div>
<div class="line"><a id="l09296" name="l09296"></a><span class="lineno"> 9296</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l09297" name="l09297"></a><span class="lineno"> 9297</span> </div>
<div class="line"><a id="l09298" name="l09298"></a><span class="lineno"> 9298</span>    <span class="keywordflow">if</span> (++NumUse &gt; MaxUseScan)</div>
<div class="line"><a id="l09299" name="l09299"></a><span class="lineno"> 9299</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l09300" name="l09300"></a><span class="lineno"> 9300</span>  }</div>
<div class="line"><a id="l09301" name="l09301"></a><span class="lineno"> 9301</span> </div>
<div class="line"><a id="l09302" name="l09302"></a><span class="lineno"> 9302</span>  <span class="keywordflow">if</span> (NumUse == 0)</div>
<div class="line"><a id="l09303" name="l09303"></a><span class="lineno"> 9303</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l09304" name="l09304"></a><span class="lineno"> 9304</span> </div>
<div class="line"><a id="l09305" name="l09305"></a><span class="lineno"> 9305</span>  <span class="keyword">const</span> <span class="keywordtype">int</span> MaxInstScan = 20;</div>
<div class="line"><a id="l09306" name="l09306"></a><span class="lineno"> 9306</span>  <span class="keywordtype">int</span> NumInst = 0;</div>
<div class="line"><a id="l09307" name="l09307"></a><span class="lineno"> 9307</span> </div>
<div class="line"><a id="l09308" name="l09308"></a><span class="lineno"> 9308</span>  <span class="comment">// Stop scan when we have seen all the uses.</span></div>
<div class="line"><a id="l09309" name="l09309"></a><span class="lineno"> 9309</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = std::next(<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>.getIterator()); ; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l09310" name="l09310"></a><span class="lineno"> 9310</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != DefBB-&gt;end());</div>
<div class="line"><a id="l09311" name="l09311"></a><span class="lineno"> 9311</span> </div>
<div class="line"><a id="l09312" name="l09312"></a><span class="lineno"> 9312</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isDebugInstr())</div>
<div class="line"><a id="l09313" name="l09313"></a><span class="lineno"> 9313</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l09314" name="l09314"></a><span class="lineno"> 9314</span> </div>
<div class="line"><a id="l09315" name="l09315"></a><span class="lineno"> 9315</span>    <span class="keywordflow">if</span> (++NumInst &gt; MaxInstScan)</div>
<div class="line"><a id="l09316" name="l09316"></a><span class="lineno"> 9316</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l09317" name="l09317"></a><span class="lineno"> 9317</span> </div>
<div class="line"><a id="l09318" name="l09318"></a><span class="lineno"> 9318</span>    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> : <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;operands()) {</div>
<div class="line"><a id="l09319" name="l09319"></a><span class="lineno"> 9319</span>      <span class="comment">// We don&#39;t check reg masks here as they&#39;re used only on calls:</span></div>
<div class="line"><a id="l09320" name="l09320"></a><span class="lineno"> 9320</span>      <span class="comment">// 1. EXEC is only considered const within one BB</span></div>
<div class="line"><a id="l09321" name="l09321"></a><span class="lineno"> 9321</span>      <span class="comment">// 2. Call should be a terminator instruction if present in a BB</span></div>
<div class="line"><a id="l09322" name="l09322"></a><span class="lineno"> 9322</span> </div>
<div class="line"><a id="l09323" name="l09323"></a><span class="lineno"> 9323</span>      <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.isReg())</div>
<div class="line"><a id="l09324" name="l09324"></a><span class="lineno"> 9324</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l09325" name="l09325"></a><span class="lineno"> 9325</span> </div>
<div class="line"><a id="l09326" name="l09326"></a><span class="lineno"> 9326</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.getReg();</div>
<div class="line"><a id="l09327" name="l09327"></a><span class="lineno"> 9327</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.isUse()) {</div>
<div class="line"><a id="l09328" name="l09328"></a><span class="lineno"> 9328</span>        <span class="keywordflow">if</span> (Reg == VReg &amp;&amp; --NumUse == 0)</div>
<div class="line"><a id="l09329" name="l09329"></a><span class="lineno"> 9329</span>          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l09330" name="l09330"></a><span class="lineno"> 9330</span>      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;regsOverlap(Reg, AMDGPU::EXEC))</div>
<div class="line"><a id="l09331" name="l09331"></a><span class="lineno"> 9331</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l09332" name="l09332"></a><span class="lineno"> 9332</span>    }</div>
<div class="line"><a id="l09333" name="l09333"></a><span class="lineno"> 9333</span>  }</div>
<div class="line"><a id="l09334" name="l09334"></a><span class="lineno"> 9334</span>}</div>
<div class="line"><a id="l09335" name="l09335"></a><span class="lineno"> 9335</span> </div>
<div class="line"><a id="l09336" name="l09336"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aea3489e1fa192776df90b3f6b8e66511"> 9336</a></span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#aea3489e1fa192776df90b3f6b8e66511">SIInstrInfo::createPHIDestinationCopy</a>(</div>
<div class="line"><a id="l09337" name="l09337"></a><span class="lineno"> 9337</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> LastPHIIt,</div>
<div class="line"><a id="l09338" name="l09338"></a><span class="lineno"> 9338</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l09339" name="l09339"></a><span class="lineno"> 9339</span>  <span class="keyword">auto</span> Cur = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div>
<div class="line"><a id="l09340" name="l09340"></a><span class="lineno"> 9340</span>  <span class="keywordflow">if</span> (Cur != <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div>
<div class="line"><a id="l09341" name="l09341"></a><span class="lineno"> 9341</span>    <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l09342" name="l09342"></a><span class="lineno"> 9342</span>      <span class="keywordflow">if</span> (!Cur-&gt;isPHI() &amp;&amp; Cur-&gt;readsRegister(Dst))</div>
<div class="line"><a id="l09343" name="l09343"></a><span class="lineno"> 9343</span>        <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Cur, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(TargetOpcode::COPY), Dst).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Src);</div>
<div class="line"><a id="l09344" name="l09344"></a><span class="lineno"> 9344</span>      ++Cur;</div>
<div class="line"><a id="l09345" name="l09345"></a><span class="lineno"> 9345</span>    } <span class="keywordflow">while</span> (Cur != <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>() &amp;&amp; Cur != LastPHIIt);</div>
<div class="line"><a id="l09346" name="l09346"></a><span class="lineno"> 9346</span> </div>
<div class="line"><a id="l09347" name="l09347"></a><span class="lineno"> 9347</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a804530332064e8450f5c01c1291e3ec8">TargetInstrInfo::createPHIDestinationCopy</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, LastPHIIt, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, Src,</div>
<div class="line"><a id="l09348" name="l09348"></a><span class="lineno"> 9348</span>                                                   Dst);</div>
<div class="line"><a id="l09349" name="l09349"></a><span class="lineno"> 9349</span>}</div>
<div class="line"><a id="l09350" name="l09350"></a><span class="lineno"> 9350</span> </div>
<div class="line"><a id="l09351" name="l09351"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a454f04c1cce23ff2b87305df8909ab33"> 9351</a></span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a454f04c1cce23ff2b87305df8909ab33">SIInstrInfo::createPHISourceCopy</a>(</div>
<div class="line"><a id="l09352" name="l09352"></a><span class="lineno"> 9352</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsPt,</div>
<div class="line"><a id="l09353" name="l09353"></a><span class="lineno"> 9353</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src, <span class="keywordtype">unsigned</span> SrcSubReg, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l09354" name="l09354"></a><span class="lineno"> 9354</span>  <span class="keywordflow">if</span> (InsPt != <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>() &amp;&amp;</div>
<div class="line"><a id="l09355" name="l09355"></a><span class="lineno"> 9355</span>      (InsPt-&gt;getOpcode() == AMDGPU::SI_IF ||</div>
<div class="line"><a id="l09356" name="l09356"></a><span class="lineno"> 9356</span>       InsPt-&gt;getOpcode() == AMDGPU::SI_ELSE ||</div>
<div class="line"><a id="l09357" name="l09357"></a><span class="lineno"> 9357</span>       InsPt-&gt;getOpcode() == AMDGPU::SI_IF_BREAK) &amp;&amp;</div>
<div class="line"><a id="l09358" name="l09358"></a><span class="lineno"> 9358</span>      InsPt-&gt;definesRegister(Src)) {</div>
<div class="line"><a id="l09359" name="l09359"></a><span class="lineno"> 9359</span>    InsPt++;</div>
<div class="line"><a id="l09360" name="l09360"></a><span class="lineno"> 9360</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, InsPt, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l09361" name="l09361"></a><span class="lineno"> 9361</span>                   <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_MOV_B32_term</div>
<div class="line"><a id="l09362" name="l09362"></a><span class="lineno"> 9362</span>                                     : AMDGPU::S_MOV_B64_term),</div>
<div class="line"><a id="l09363" name="l09363"></a><span class="lineno"> 9363</span>                   Dst)</div>
<div class="line"><a id="l09364" name="l09364"></a><span class="lineno"> 9364</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Src, 0, SrcSubReg)</div>
<div class="line"><a id="l09365" name="l09365"></a><span class="lineno"> 9365</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(AMDGPU::EXEC, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a id="l09366" name="l09366"></a><span class="lineno"> 9366</span>  }</div>
<div class="line"><a id="l09367" name="l09367"></a><span class="lineno"> 9367</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aaf9cd5e2258e984d377933b695ccf39b">TargetInstrInfo::createPHISourceCopy</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, InsPt, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, Src, SrcSubReg,</div>
<div class="line"><a id="l09368" name="l09368"></a><span class="lineno"> 9368</span>                                              Dst);</div>
<div class="line"><a id="l09369" name="l09369"></a><span class="lineno"> 9369</span>}</div>
<div class="line"><a id="l09370" name="l09370"></a><span class="lineno"> 9370</span> </div>
<div class="line"><a id="l09371" name="l09371"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a4b7d2799877b8bf1ebd139ef268ee7d6"> 9371</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a4b7d2799877b8bf1ebd139ef268ee7d6">llvm::SIInstrInfo::isWave32</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>(); }</div>
<div class="line"><a id="l09372" name="l09372"></a><span class="lineno"> 9372</span> </div>
<div class="line"><a id="l09373" name="l09373"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aba962e46a3ab42206182058420cb876f"> 9373</a></span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#aba962e46a3ab42206182058420cb876f">SIInstrInfo::foldMemoryOperandImpl</a>(</div>
<div class="line"><a id="l09374" name="l09374"></a><span class="lineno"> 9374</span>    <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div>
<div class="line"><a id="l09375" name="l09375"></a><span class="lineno"> 9375</span>    <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt, <span class="keywordtype">int</span> FrameIndex, <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS,</div>
<div class="line"><a id="l09376" name="l09376"></a><span class="lineno"> 9376</span>    <a class="code hl_class" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l09377" name="l09377"></a><span class="lineno"> 9377</span>  <span class="comment">// This is a bit of a hack (copied from AArch64). Consider this instruction:</span></div>
<div class="line"><a id="l09378" name="l09378"></a><span class="lineno"> 9378</span>  <span class="comment">//</span></div>
<div class="line"><a id="l09379" name="l09379"></a><span class="lineno"> 9379</span>  <span class="comment">//   %0:sreg_32 = COPY $m0</span></div>
<div class="line"><a id="l09380" name="l09380"></a><span class="lineno"> 9380</span>  <span class="comment">//</span></div>
<div class="line"><a id="l09381" name="l09381"></a><span class="lineno"> 9381</span>  <span class="comment">// We explicitly chose SReg_32 for the virtual register so such a copy might</span></div>
<div class="line"><a id="l09382" name="l09382"></a><span class="lineno"> 9382</span>  <span class="comment">// be eliminated by RegisterCoalescer. However, that may not be possible, and</span></div>
<div class="line"><a id="l09383" name="l09383"></a><span class="lineno"> 9383</span>  <span class="comment">// %0 may even spill. We can&#39;t spill $m0 normally (it would require copying to</span></div>
<div class="line"><a id="l09384" name="l09384"></a><span class="lineno"> 9384</span>  <span class="comment">// a numbered SGPR anyway), and since it is in the SReg_32 register class,</span></div>
<div class="line"><a id="l09385" name="l09385"></a><span class="lineno"> 9385</span>  <span class="comment">// TargetInstrInfo::foldMemoryOperand() is going to try.</span></div>
<div class="line"><a id="l09386" name="l09386"></a><span class="lineno"> 9386</span>  <span class="comment">// A similar issue also exists with spilling and reloading $exec registers.</span></div>
<div class="line"><a id="l09387" name="l09387"></a><span class="lineno"> 9387</span>  <span class="comment">//</span></div>
<div class="line"><a id="l09388" name="l09388"></a><span class="lineno"> 9388</span>  <span class="comment">// To prevent that, constrain the %0 register class here.</span></div>
<div class="line"><a id="l09389" name="l09389"></a><span class="lineno"> 9389</span>  <span class="keywordflow">if</span> (isFullCopyInstr(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l09390" name="l09390"></a><span class="lineno"> 9390</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l09391" name="l09391"></a><span class="lineno"> 9391</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l09392" name="l09392"></a><span class="lineno"> 9392</span>    <span class="keywordflow">if</span> ((DstReg.<a class="code hl_function" href="classllvm_1_1Register.html#ab203bbcbc320180b1da9e9a92ee0c784">isVirtual</a>() || SrcReg.<a class="code hl_function" href="classllvm_1_1Register.html#ab203bbcbc320180b1da9e9a92ee0c784">isVirtual</a>()) &amp;&amp;</div>
<div class="line"><a id="l09393" name="l09393"></a><span class="lineno"> 9393</span>        (DstReg.<a class="code hl_function" href="classllvm_1_1Register.html#ab203bbcbc320180b1da9e9a92ee0c784">isVirtual</a>() != SrcReg.<a class="code hl_function" href="classllvm_1_1Register.html#ab203bbcbc320180b1da9e9a92ee0c784">isVirtual</a>())) {</div>
<div class="line"><a id="l09394" name="l09394"></a><span class="lineno"> 9394</span>      <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l09395" name="l09395"></a><span class="lineno"> 9395</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VirtReg = DstReg.<a class="code hl_function" href="classllvm_1_1Register.html#ab203bbcbc320180b1da9e9a92ee0c784">isVirtual</a>() ? DstReg : SrcReg;</div>
<div class="line"><a id="l09396" name="l09396"></a><span class="lineno"> 9396</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(VirtReg);</div>
<div class="line"><a id="l09397" name="l09397"></a><span class="lineno"> 9397</span>      <span class="keywordflow">if</span> (RC-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">hasSuperClassEq</a>(&amp;AMDGPU::SReg_32RegClass)) {</div>
<div class="line"><a id="l09398" name="l09398"></a><span class="lineno"> 9398</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.constrainRegClass(VirtReg, &amp;AMDGPU::SReg_32_XM0_XEXECRegClass);</div>
<div class="line"><a id="l09399" name="l09399"></a><span class="lineno"> 9399</span>        <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l09400" name="l09400"></a><span class="lineno"> 9400</span>      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RC-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">hasSuperClassEq</a>(&amp;AMDGPU::SReg_64RegClass)) {</div>
<div class="line"><a id="l09401" name="l09401"></a><span class="lineno"> 9401</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.constrainRegClass(VirtReg, &amp;AMDGPU::SReg_64_XEXECRegClass);</div>
<div class="line"><a id="l09402" name="l09402"></a><span class="lineno"> 9402</span>        <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l09403" name="l09403"></a><span class="lineno"> 9403</span>      }</div>
<div class="line"><a id="l09404" name="l09404"></a><span class="lineno"> 9404</span>    }</div>
<div class="line"><a id="l09405" name="l09405"></a><span class="lineno"> 9405</span>  }</div>
<div class="line"><a id="l09406" name="l09406"></a><span class="lineno"> 9406</span> </div>
<div class="line"><a id="l09407" name="l09407"></a><span class="lineno"> 9407</span>  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l09408" name="l09408"></a><span class="lineno"> 9408</span>}</div>
<div class="line"><a id="l09409" name="l09409"></a><span class="lineno"> 9409</span> </div>
<div class="line"><a id="l09410" name="l09410"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ab9c89059d817934a6c4432b698ba8171"> 9410</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ab9c89059d817934a6c4432b698ba8171">SIInstrInfo::getInstrLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l09411" name="l09411"></a><span class="lineno"> 9411</span>                                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l09412" name="l09412"></a><span class="lineno"> 9412</span>                                      <span class="keywordtype">unsigned</span> *PredCost)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l09413" name="l09413"></a><span class="lineno"> 9413</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isBundle()) {</div>
<div class="line"><a id="l09414" name="l09414"></a><span class="lineno"> 9414</span>    <a class="code hl_typedef" href="classllvm_1_1MachineBasicBlock.html#acc786576edf1d6a2697426143314bcef">MachineBasicBlock::const_instr_iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIterator());</div>
<div class="line"><a id="l09415" name="l09415"></a><span class="lineno"> 9415</span>    <a class="code hl_typedef" href="classllvm_1_1MachineBasicBlock.html#acc786576edf1d6a2697426143314bcef">MachineBasicBlock::const_instr_iterator</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;instr_end());</div>
<div class="line"><a id="l09416" name="l09416"></a><span class="lineno"> 9416</span>    <span class="keywordtype">unsigned</span> Lat = 0, Count = 0;</div>
<div class="line"><a id="l09417" name="l09417"></a><span class="lineno"> 9417</span>    <span class="keywordflow">for</span> (++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> &amp;&amp; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isBundledWithPred(); ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l09418" name="l09418"></a><span class="lineno"> 9418</span>      ++Count;</div>
<div class="line"><a id="l09419" name="l09419"></a><span class="lineno"> 9419</span>      Lat = std::max(Lat, SchedModel.computeInstrLatency(&amp;*<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>));</div>
<div class="line"><a id="l09420" name="l09420"></a><span class="lineno"> 9420</span>    }</div>
<div class="line"><a id="l09421" name="l09421"></a><span class="lineno"> 9421</span>    <span class="keywordflow">return</span> Lat + Count - 1;</div>
<div class="line"><a id="l09422" name="l09422"></a><span class="lineno"> 9422</span>  }</div>
<div class="line"><a id="l09423" name="l09423"></a><span class="lineno"> 9423</span> </div>
<div class="line"><a id="l09424" name="l09424"></a><span class="lineno"> 9424</span>  <span class="keywordflow">return</span> SchedModel.computeInstrLatency(&amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l09425" name="l09425"></a><span class="lineno"> 9425</span>}</div>
<div class="line"><a id="l09426" name="l09426"></a><span class="lineno"> 9426</span> </div>
<div class="line"><a id="l09427" name="l09427"></a><span class="lineno"> 9427</span><a class="code hl_enumeration" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25f">InstructionUniformity</a></div>
<div class="line"><a id="l09428" name="l09428"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a125b690ac5caa9383822f14c597e792b"> 9428</a></span><a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a125b690ac5caa9383822f14c597e792b">SIInstrInfo::getGenericInstructionUniformity</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l09429" name="l09429"></a><span class="lineno"> 9429</span>  <span class="keywordtype">unsigned</span> opcode = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l09430" name="l09430"></a><span class="lineno"> 9430</span>  <span class="keywordflow">if</span> (<span class="keyword">auto</span> *GI = dyn_cast&lt;GIntrinsic&gt;(&amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l09431" name="l09431"></a><span class="lineno"> 9431</span>    <span class="keyword">auto</span> IID = GI-&gt;getIntrinsicID();</div>
<div class="line"><a id="l09432" name="l09432"></a><span class="lineno"> 9432</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8ab2011ec30da8a5edbd54bf0e498363">AMDGPU::isIntrinsicSourceOfDivergence</a>(IID))</div>
<div class="line"><a id="l09433" name="l09433"></a><span class="lineno"> 9433</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa45ca4337861caa0e5a6723c79b31e191">InstructionUniformity::NeverUniform</a>;</div>
<div class="line"><a id="l09434" name="l09434"></a><span class="lineno"> 9434</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a5ee59b5ad9e64f6b900b6cdd5567b15b">AMDGPU::isIntrinsicAlwaysUniform</a>(IID))</div>
<div class="line"><a id="l09435" name="l09435"></a><span class="lineno"> 9435</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa32c426b55435c648a805b1103c96dcdf">InstructionUniformity::AlwaysUniform</a>;</div>
<div class="line"><a id="l09436" name="l09436"></a><span class="lineno"> 9436</span> </div>
<div class="line"><a id="l09437" name="l09437"></a><span class="lineno"> 9437</span>    <span class="keywordflow">switch</span> (IID) {</div>
<div class="line"><a id="l09438" name="l09438"></a><span class="lineno"> 9438</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_if:</div>
<div class="line"><a id="l09439" name="l09439"></a><span class="lineno"> 9439</span>    <span class="keywordflow">case</span> Intrinsic::amdgcn_else:</div>
<div class="line"><a id="l09440" name="l09440"></a><span class="lineno"> 9440</span>      <span class="comment">// FIXME: Uniform if second result</span></div>
<div class="line"><a id="l09441" name="l09441"></a><span class="lineno"> 9441</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l09442" name="l09442"></a><span class="lineno"> 9442</span>    }</div>
<div class="line"><a id="l09443" name="l09443"></a><span class="lineno"> 9443</span> </div>
<div class="line"><a id="l09444" name="l09444"></a><span class="lineno"> 9444</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa7a1920d61156abc05a60135aefe8bc67">InstructionUniformity::Default</a>;</div>
<div class="line"><a id="l09445" name="l09445"></a><span class="lineno"> 9445</span>  }</div>
<div class="line"><a id="l09446" name="l09446"></a><span class="lineno"> 9446</span> </div>
<div class="line"><a id="l09447" name="l09447"></a><span class="lineno"> 9447</span>  <span class="comment">// Loads from the private and flat address spaces are divergent, because</span></div>
<div class="line"><a id="l09448" name="l09448"></a><span class="lineno"> 9448</span>  <span class="comment">// threads can execute the load instruction with the same inputs and get</span></div>
<div class="line"><a id="l09449" name="l09449"></a><span class="lineno"> 9449</span>  <span class="comment">// different results.</span></div>
<div class="line"><a id="l09450" name="l09450"></a><span class="lineno"> 9450</span>  <span class="comment">//</span></div>
<div class="line"><a id="l09451" name="l09451"></a><span class="lineno"> 9451</span>  <span class="comment">// All other loads are not divergent, because if threads issue loads with the</span></div>
<div class="line"><a id="l09452" name="l09452"></a><span class="lineno"> 9452</span>  <span class="comment">// same arguments, they will always get the same result.</span></div>
<div class="line"><a id="l09453" name="l09453"></a><span class="lineno"> 9453</span>  <span class="keywordflow">if</span> (opcode == AMDGPU::G_LOAD) {</div>
<div class="line"><a id="l09454" name="l09454"></a><span class="lineno"> 9454</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands_empty())</div>
<div class="line"><a id="l09455" name="l09455"></a><span class="lineno"> 9455</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa45ca4337861caa0e5a6723c79b31e191">InstructionUniformity::NeverUniform</a>; <span class="comment">// conservative assumption</span></div>
<div class="line"><a id="l09456" name="l09456"></a><span class="lineno"> 9456</span> </div>
<div class="line"><a id="l09457" name="l09457"></a><span class="lineno"> 9457</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">llvm::any_of</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands(), [](<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *mmo) {</div>
<div class="line"><a id="l09458" name="l09458"></a><span class="lineno"> 9458</span>          return mmo-&gt;getAddrSpace() == AMDGPUAS::PRIVATE_ADDRESS ||</div>
<div class="line"><a id="l09459" name="l09459"></a><span class="lineno"> 9459</span>                 mmo-&gt;getAddrSpace() == AMDGPUAS::FLAT_ADDRESS;</div>
<div class="line"><a id="l09460" name="l09460"></a><span class="lineno"> 9460</span>        })) {</div>
<div class="line"><a id="l09461" name="l09461"></a><span class="lineno"> 9461</span>      <span class="comment">// At least one MMO in a non-global address space.</span></div>
<div class="line"><a id="l09462" name="l09462"></a><span class="lineno"> 9462</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa45ca4337861caa0e5a6723c79b31e191">InstructionUniformity::NeverUniform</a>;</div>
<div class="line"><a id="l09463" name="l09463"></a><span class="lineno"> 9463</span>    }</div>
<div class="line"><a id="l09464" name="l09464"></a><span class="lineno"> 9464</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa7a1920d61156abc05a60135aefe8bc67">InstructionUniformity::Default</a>;</div>
<div class="line"><a id="l09465" name="l09465"></a><span class="lineno"> 9465</span>  }</div>
<div class="line"><a id="l09466" name="l09466"></a><span class="lineno"> 9466</span> </div>
<div class="line"><a id="l09467" name="l09467"></a><span class="lineno"> 9467</span>  <span class="keywordflow">if</span> (SIInstrInfo::isGenericAtomicRMWOpcode(opcode) ||</div>
<div class="line"><a id="l09468" name="l09468"></a><span class="lineno"> 9468</span>      opcode == AMDGPU::G_ATOMIC_CMPXCHG ||</div>
<div class="line"><a id="l09469" name="l09469"></a><span class="lineno"> 9469</span>      opcode == AMDGPU::G_ATOMIC_CMPXCHG_WITH_SUCCESS ||</div>
<div class="line"><a id="l09470" name="l09470"></a><span class="lineno"> 9470</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8d745b7be75e1d4d4139b093d7d6eb8f">AMDGPU::isGenericAtomic</a>(opcode)) {</div>
<div class="line"><a id="l09471" name="l09471"></a><span class="lineno"> 9471</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa45ca4337861caa0e5a6723c79b31e191">InstructionUniformity::NeverUniform</a>;</div>
<div class="line"><a id="l09472" name="l09472"></a><span class="lineno"> 9472</span>  }</div>
<div class="line"><a id="l09473" name="l09473"></a><span class="lineno"> 9473</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa7a1920d61156abc05a60135aefe8bc67">InstructionUniformity::Default</a>;</div>
<div class="line"><a id="l09474" name="l09474"></a><span class="lineno"> 9474</span>}</div>
<div class="line"><a id="l09475" name="l09475"></a><span class="lineno"> 9475</span> </div>
<div class="line"><a id="l09476" name="l09476"></a><span class="lineno"> 9476</span><a class="code hl_enumeration" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25f">InstructionUniformity</a></div>
<div class="line"><a id="l09477" name="l09477"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a8e8f884db0a3faadefc981023902a1ec"> 9477</a></span><a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a8e8f884db0a3faadefc981023902a1ec">SIInstrInfo::getInstructionUniformity</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l09478" name="l09478"></a><span class="lineno"> 9478</span> </div>
<div class="line"><a id="l09479" name="l09479"></a><span class="lineno"> 9479</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0d8a3508b676977a0396a0bb055c0a03">isNeverUniform</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l09480" name="l09480"></a><span class="lineno"> 9480</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa45ca4337861caa0e5a6723c79b31e191">InstructionUniformity::NeverUniform</a>;</div>
<div class="line"><a id="l09481" name="l09481"></a><span class="lineno"> 9481</span> </div>
<div class="line"><a id="l09482" name="l09482"></a><span class="lineno"> 9482</span>  <span class="keywordtype">unsigned</span> opcode = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l09483" name="l09483"></a><span class="lineno"> 9483</span>  <span class="keywordflow">if</span> (opcode == AMDGPU::V_READLANE_B32 ||</div>
<div class="line"><a id="l09484" name="l09484"></a><span class="lineno"> 9484</span>      opcode == AMDGPU::V_READFIRSTLANE_B32 ||</div>
<div class="line"><a id="l09485" name="l09485"></a><span class="lineno"> 9485</span>      opcode == AMDGPU::SI_RESTORE_S32_FROM_VGPR)</div>
<div class="line"><a id="l09486" name="l09486"></a><span class="lineno"> 9486</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa32c426b55435c648a805b1103c96dcdf">InstructionUniformity::AlwaysUniform</a>;</div>
<div class="line"><a id="l09487" name="l09487"></a><span class="lineno"> 9487</span> </div>
<div class="line"><a id="l09488" name="l09488"></a><span class="lineno"> 9488</span>  <span class="keywordflow">if</span> (isCopyInstr(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l09489" name="l09489"></a><span class="lineno"> 9489</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;srcOp = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1);</div>
<div class="line"><a id="l09490" name="l09490"></a><span class="lineno"> 9490</span>    <span class="keywordflow">if</span> (srcOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; srcOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>().<a class="code hl_function" href="classllvm_1_1Register.html#affdbf5b92ed7e01352e2f39466efbe21">isPhysical</a>()) {</div>
<div class="line"><a id="l09491" name="l09491"></a><span class="lineno"> 9491</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *regClass =</div>
<div class="line"><a id="l09492" name="l09492"></a><span class="lineno"> 9492</span>          RI.getPhysRegBaseClass(srcOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l09493" name="l09493"></a><span class="lineno"> 9493</span>      <span class="keywordflow">return</span> RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(regClass) ? <a class="code hl_enumvalue" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa32c426b55435c648a805b1103c96dcdf">InstructionUniformity::AlwaysUniform</a></div>
<div class="line"><a id="l09494" name="l09494"></a><span class="lineno"> 9494</span>                                      : <a class="code hl_enumvalue" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa45ca4337861caa0e5a6723c79b31e191">InstructionUniformity::NeverUniform</a>;</div>
<div class="line"><a id="l09495" name="l09495"></a><span class="lineno"> 9495</span>    }</div>
<div class="line"><a id="l09496" name="l09496"></a><span class="lineno"> 9496</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa7a1920d61156abc05a60135aefe8bc67">InstructionUniformity::Default</a>;</div>
<div class="line"><a id="l09497" name="l09497"></a><span class="lineno"> 9497</span>  }</div>
<div class="line"><a id="l09498" name="l09498"></a><span class="lineno"> 9498</span> </div>
<div class="line"><a id="l09499" name="l09499"></a><span class="lineno"> 9499</span>  <span class="comment">// GMIR handling</span></div>
<div class="line"><a id="l09500" name="l09500"></a><span class="lineno"> 9500</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isPreISelOpcode())</div>
<div class="line"><a id="l09501" name="l09501"></a><span class="lineno"> 9501</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a125b690ac5caa9383822f14c597e792b">SIInstrInfo::getGenericInstructionUniformity</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l09502" name="l09502"></a><span class="lineno"> 9502</span> </div>
<div class="line"><a id="l09503" name="l09503"></a><span class="lineno"> 9503</span>  <span class="comment">// Atomics are divergent because they are executed sequentially: when an</span></div>
<div class="line"><a id="l09504" name="l09504"></a><span class="lineno"> 9504</span>  <span class="comment">// atomic operation refers to the same address in each thread, then each</span></div>
<div class="line"><a id="l09505" name="l09505"></a><span class="lineno"> 9505</span>  <span class="comment">// thread after the first sees the value written by the previous thread as</span></div>
<div class="line"><a id="l09506" name="l09506"></a><span class="lineno"> 9506</span>  <span class="comment">// original value.</span></div>
<div class="line"><a id="l09507" name="l09507"></a><span class="lineno"> 9507</span> </div>
<div class="line"><a id="l09508" name="l09508"></a><span class="lineno"> 9508</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#acf2a604407f622a88ca631dfa50dd3b0">isAtomic</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l09509" name="l09509"></a><span class="lineno"> 9509</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa45ca4337861caa0e5a6723c79b31e191">InstructionUniformity::NeverUniform</a>;</div>
<div class="line"><a id="l09510" name="l09510"></a><span class="lineno"> 9510</span> </div>
<div class="line"><a id="l09511" name="l09511"></a><span class="lineno"> 9511</span>  <span class="comment">// Loads from the private and flat address spaces are divergent, because</span></div>
<div class="line"><a id="l09512" name="l09512"></a><span class="lineno"> 9512</span>  <span class="comment">// threads can execute the load instruction with the same inputs and get</span></div>
<div class="line"><a id="l09513" name="l09513"></a><span class="lineno"> 9513</span>  <span class="comment">// different results.</span></div>
<div class="line"><a id="l09514" name="l09514"></a><span class="lineno"> 9514</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">isFLAT</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.mayLoad()) {</div>
<div class="line"><a id="l09515" name="l09515"></a><span class="lineno"> 9515</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands_empty())</div>
<div class="line"><a id="l09516" name="l09516"></a><span class="lineno"> 9516</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa45ca4337861caa0e5a6723c79b31e191">InstructionUniformity::NeverUniform</a>; <span class="comment">// conservative assumption</span></div>
<div class="line"><a id="l09517" name="l09517"></a><span class="lineno"> 9517</span> </div>
<div class="line"><a id="l09518" name="l09518"></a><span class="lineno"> 9518</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">llvm::any_of</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands(), [](<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *mmo) {</div>
<div class="line"><a id="l09519" name="l09519"></a><span class="lineno"> 9519</span>          return mmo-&gt;getAddrSpace() == AMDGPUAS::PRIVATE_ADDRESS ||</div>
<div class="line"><a id="l09520" name="l09520"></a><span class="lineno"> 9520</span>                 mmo-&gt;getAddrSpace() == AMDGPUAS::FLAT_ADDRESS;</div>
<div class="line"><a id="l09521" name="l09521"></a><span class="lineno"> 9521</span>        })) {</div>
<div class="line"><a id="l09522" name="l09522"></a><span class="lineno"> 9522</span>      <span class="comment">// At least one MMO in a non-global address space.</span></div>
<div class="line"><a id="l09523" name="l09523"></a><span class="lineno"> 9523</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa45ca4337861caa0e5a6723c79b31e191">InstructionUniformity::NeverUniform</a>;</div>
<div class="line"><a id="l09524" name="l09524"></a><span class="lineno"> 9524</span>    }</div>
<div class="line"><a id="l09525" name="l09525"></a><span class="lineno"> 9525</span> </div>
<div class="line"><a id="l09526" name="l09526"></a><span class="lineno"> 9526</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa7a1920d61156abc05a60135aefe8bc67">InstructionUniformity::Default</a>;</div>
<div class="line"><a id="l09527" name="l09527"></a><span class="lineno"> 9527</span>  }</div>
<div class="line"><a id="l09528" name="l09528"></a><span class="lineno"> 9528</span> </div>
<div class="line"><a id="l09529" name="l09529"></a><span class="lineno"> 9529</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent()-&gt;getRegInfo();</div>
<div class="line"><a id="l09530" name="l09530"></a><span class="lineno"> 9530</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AMDGPURegisterBankInfo.html">AMDGPURegisterBankInfo</a> *RBI = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a5f6ce22a25ef1ddd72285891220b9205">getRegBankInfo</a>();</div>
<div class="line"><a id="l09531" name="l09531"></a><span class="lineno"> 9531</span> </div>
<div class="line"><a id="l09532" name="l09532"></a><span class="lineno"> 9532</span>  <span class="comment">// FIXME: It&#39;s conceptually broken to report this for an instruction, and not</span></div>
<div class="line"><a id="l09533" name="l09533"></a><span class="lineno"> 9533</span>  <span class="comment">// a specific def operand. For inline asm in particular, there could be mixed</span></div>
<div class="line"><a id="l09534" name="l09534"></a><span class="lineno"> 9534</span>  <span class="comment">// uniform and divergent results.</span></div>
<div class="line"><a id="l09535" name="l09535"></a><span class="lineno"> 9535</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l09536" name="l09536"></a><span class="lineno"> 9536</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l09537" name="l09537"></a><span class="lineno"> 9537</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.isReg())</div>
<div class="line"><a id="l09538" name="l09538"></a><span class="lineno"> 9538</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l09539" name="l09539"></a><span class="lineno"> 9539</span> </div>
<div class="line"><a id="l09540" name="l09540"></a><span class="lineno"> 9540</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.<a class="code hl_function" href="classllvm_1_1SrcOp.html#ae229785d0c8a8ce25d34be18fe150a54">getReg</a>();</div>
<div class="line"><a id="l09541" name="l09541"></a><span class="lineno"> 9541</span>    <span class="keywordflow">if</span> (!Reg || !<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.readsReg())</div>
<div class="line"><a id="l09542" name="l09542"></a><span class="lineno"> 9542</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l09543" name="l09543"></a><span class="lineno"> 9543</span> </div>
<div class="line"><a id="l09544" name="l09544"></a><span class="lineno"> 9544</span>    <span class="comment">// If RegBank is null, this is unassigned or an unallocatable special</span></div>
<div class="line"><a id="l09545" name="l09545"></a><span class="lineno"> 9545</span>    <span class="comment">// register, which are all scalars.</span></div>
<div class="line"><a id="l09546" name="l09546"></a><span class="lineno"> 9546</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *RegBank = RBI-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a7b7ace4016fc342a5535307a10198daa">getRegBank</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, RI);</div>
<div class="line"><a id="l09547" name="l09547"></a><span class="lineno"> 9547</span>    <span class="keywordflow">if</span> (RegBank &amp;&amp; RegBank-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() != AMDGPU::SGPRRegBankID)</div>
<div class="line"><a id="l09548" name="l09548"></a><span class="lineno"> 9548</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa45ca4337861caa0e5a6723c79b31e191">InstructionUniformity::NeverUniform</a>;</div>
<div class="line"><a id="l09549" name="l09549"></a><span class="lineno"> 9549</span>  }</div>
<div class="line"><a id="l09550" name="l09550"></a><span class="lineno"> 9550</span> </div>
<div class="line"><a id="l09551" name="l09551"></a><span class="lineno"> 9551</span>  <span class="comment">// TODO: Uniformity check condtions above can be rearranged for more</span></div>
<div class="line"><a id="l09552" name="l09552"></a><span class="lineno"> 9552</span>  <span class="comment">// redability</span></div>
<div class="line"><a id="l09553" name="l09553"></a><span class="lineno"> 9553</span> </div>
<div class="line"><a id="l09554" name="l09554"></a><span class="lineno"> 9554</span>  <span class="comment">// TODO: amdgcn.{ballot, [if]cmp} should be AlwaysUniform, but they are</span></div>
<div class="line"><a id="l09555" name="l09555"></a><span class="lineno"> 9555</span>  <span class="comment">//       currently turned into no-op COPYs by SelectionDAG ISel and are</span></div>
<div class="line"><a id="l09556" name="l09556"></a><span class="lineno"> 9556</span>  <span class="comment">//       therefore no longer recognizable.</span></div>
<div class="line"><a id="l09557" name="l09557"></a><span class="lineno"> 9557</span> </div>
<div class="line"><a id="l09558" name="l09558"></a><span class="lineno"> 9558</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa7a1920d61156abc05a60135aefe8bc67">InstructionUniformity::Default</a>;</div>
<div class="line"><a id="l09559" name="l09559"></a><span class="lineno"> 9559</span>}</div>
<div class="line"><a id="l09560" name="l09560"></a><span class="lineno"> 9560</span> </div>
<div class="line"><a id="l09561" name="l09561"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a8221c74806acd5e0e133095c1bd6a3ce"> 9561</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a8221c74806acd5e0e133095c1bd6a3ce">SIInstrInfo::getDSShaderTypeValue</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div>
<div class="line"><a id="l09562" name="l09562"></a><span class="lineno"> 9562</span>  <span class="keywordflow">switch</span> (MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>().<a class="code hl_function" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>()) {</div>
<div class="line"><a id="l09563" name="l09563"></a><span class="lineno"> 9563</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8a91283117ce67ebdae50cc7730694d8f8">CallingConv::AMDGPU_PS</a>:</div>
<div class="line"><a id="l09564" name="l09564"></a><span class="lineno"> 9564</span>    <span class="keywordflow">return</span> 1;</div>
<div class="line"><a id="l09565" name="l09565"></a><span class="lineno"> 9565</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8a1a9f243b16678fc294567b72bbe87223">CallingConv::AMDGPU_VS</a>:</div>
<div class="line"><a id="l09566" name="l09566"></a><span class="lineno"> 9566</span>    <span class="keywordflow">return</span> 2;</div>
<div class="line"><a id="l09567" name="l09567"></a><span class="lineno"> 9567</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8a6f08d1631b96043fe0201973d84e5539">CallingConv::AMDGPU_GS</a>:</div>
<div class="line"><a id="l09568" name="l09568"></a><span class="lineno"> 9568</span>    <span class="keywordflow">return</span> 3;</div>
<div class="line"><a id="l09569" name="l09569"></a><span class="lineno"> 9569</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8a5c0f66e45afd7c51f4ee51552d8fb606">CallingConv::AMDGPU_HS</a>:</div>
<div class="line"><a id="l09570" name="l09570"></a><span class="lineno"> 9570</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8af2c5be679d7769a9f3e5e308f73a9ff8">CallingConv::AMDGPU_LS</a>:</div>
<div class="line"><a id="l09571" name="l09571"></a><span class="lineno"> 9571</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8ad61318e853e529ac703f52a853efa1d1">CallingConv::AMDGPU_ES</a>:</div>
<div class="line"><a id="l09572" name="l09572"></a><span class="lineno"> 9572</span>    <a class="code hl_function" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;ds_ordered_count unsupported for this calling conv&quot;</span>);</div>
<div class="line"><a id="l09573" name="l09573"></a><span class="lineno"> 9573</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8a16c3e679fa61136bfeb3c5c9b7542d9f">CallingConv::AMDGPU_CS</a>:</div>
<div class="line"><a id="l09574" name="l09574"></a><span class="lineno"> 9574</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8a27a385675142c462571165c839e41aa0">CallingConv::AMDGPU_KERNEL</a>:</div>
<div class="line"><a id="l09575" name="l09575"></a><span class="lineno"> 9575</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8afd841a49aec1539bc88abc8ff9e170fb">CallingConv::C</a>:</div>
<div class="line"><a id="l09576" name="l09576"></a><span class="lineno"> 9576</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8abc8e2ee40a84687a9e12fd08784b87ba">CallingConv::Fast</a>:</div>
<div class="line"><a id="l09577" name="l09577"></a><span class="lineno"> 9577</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l09578" name="l09578"></a><span class="lineno"> 9578</span>    <span class="comment">// Assume other calling conventions are various compute callable functions</span></div>
<div class="line"><a id="l09579" name="l09579"></a><span class="lineno"> 9579</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l09580" name="l09580"></a><span class="lineno"> 9580</span>  }</div>
<div class="line"><a id="l09581" name="l09581"></a><span class="lineno"> 9581</span>}</div>
<div class="line"><a id="l09582" name="l09582"></a><span class="lineno"> 9582</span> </div>
<div class="line"><a id="l09583" name="l09583"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a86c872d6942793868e63eea201d0d8af"> 9583</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a86c872d6942793868e63eea201d0d8af">SIInstrInfo::analyzeCompare</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg,</div>
<div class="line"><a id="l09584" name="l09584"></a><span class="lineno"> 9584</span>                                 <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg2, int64_t &amp;CmpMask,</div>
<div class="line"><a id="l09585" name="l09585"></a><span class="lineno"> 9585</span>                                 int64_t &amp;CmpValue)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l09586" name="l09586"></a><span class="lineno"> 9586</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).isReg() || <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getSubReg())</div>
<div class="line"><a id="l09587" name="l09587"></a><span class="lineno"> 9587</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l09588" name="l09588"></a><span class="lineno"> 9588</span> </div>
<div class="line"><a id="l09589" name="l09589"></a><span class="lineno"> 9589</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l09590" name="l09590"></a><span class="lineno"> 9590</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l09591" name="l09591"></a><span class="lineno"> 9591</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l09592" name="l09592"></a><span class="lineno"> 9592</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_EQ_U32:</div>
<div class="line"><a id="l09593" name="l09593"></a><span class="lineno"> 9593</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_EQ_I32:</div>
<div class="line"><a id="l09594" name="l09594"></a><span class="lineno"> 9594</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LG_U32:</div>
<div class="line"><a id="l09595" name="l09595"></a><span class="lineno"> 9595</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LG_I32:</div>
<div class="line"><a id="l09596" name="l09596"></a><span class="lineno"> 9596</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LT_U32:</div>
<div class="line"><a id="l09597" name="l09597"></a><span class="lineno"> 9597</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LT_I32:</div>
<div class="line"><a id="l09598" name="l09598"></a><span class="lineno"> 9598</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_GT_U32:</div>
<div class="line"><a id="l09599" name="l09599"></a><span class="lineno"> 9599</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_GT_I32:</div>
<div class="line"><a id="l09600" name="l09600"></a><span class="lineno"> 9600</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LE_U32:</div>
<div class="line"><a id="l09601" name="l09601"></a><span class="lineno"> 9601</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LE_I32:</div>
<div class="line"><a id="l09602" name="l09602"></a><span class="lineno"> 9602</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_GE_U32:</div>
<div class="line"><a id="l09603" name="l09603"></a><span class="lineno"> 9603</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_GE_I32:</div>
<div class="line"><a id="l09604" name="l09604"></a><span class="lineno"> 9604</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_EQ_U64:</div>
<div class="line"><a id="l09605" name="l09605"></a><span class="lineno"> 9605</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LG_U64:</div>
<div class="line"><a id="l09606" name="l09606"></a><span class="lineno"> 9606</span>    SrcReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l09607" name="l09607"></a><span class="lineno"> 9607</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).isReg()) {</div>
<div class="line"><a id="l09608" name="l09608"></a><span class="lineno"> 9608</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getSubReg())</div>
<div class="line"><a id="l09609" name="l09609"></a><span class="lineno"> 9609</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l09610" name="l09610"></a><span class="lineno"> 9610</span>      SrcReg2 = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l09611" name="l09611"></a><span class="lineno"> 9611</span>      CmpValue = 0;</div>
<div class="line"><a id="l09612" name="l09612"></a><span class="lineno"> 9612</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).isImm()) {</div>
<div class="line"><a id="l09613" name="l09613"></a><span class="lineno"> 9613</span>      SrcReg2 = <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>();</div>
<div class="line"><a id="l09614" name="l09614"></a><span class="lineno"> 9614</span>      CmpValue = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getImm();</div>
<div class="line"><a id="l09615" name="l09615"></a><span class="lineno"> 9615</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l09616" name="l09616"></a><span class="lineno"> 9616</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l09617" name="l09617"></a><span class="lineno"> 9617</span>    }</div>
<div class="line"><a id="l09618" name="l09618"></a><span class="lineno"> 9618</span>    CmpMask = ~0;</div>
<div class="line"><a id="l09619" name="l09619"></a><span class="lineno"> 9619</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l09620" name="l09620"></a><span class="lineno"> 9620</span>  <span class="keywordflow">case</span> AMDGPU::S_CMPK_EQ_U32:</div>
<div class="line"><a id="l09621" name="l09621"></a><span class="lineno"> 9621</span>  <span class="keywordflow">case</span> AMDGPU::S_CMPK_EQ_I32:</div>
<div class="line"><a id="l09622" name="l09622"></a><span class="lineno"> 9622</span>  <span class="keywordflow">case</span> AMDGPU::S_CMPK_LG_U32:</div>
<div class="line"><a id="l09623" name="l09623"></a><span class="lineno"> 9623</span>  <span class="keywordflow">case</span> AMDGPU::S_CMPK_LG_I32:</div>
<div class="line"><a id="l09624" name="l09624"></a><span class="lineno"> 9624</span>  <span class="keywordflow">case</span> AMDGPU::S_CMPK_LT_U32:</div>
<div class="line"><a id="l09625" name="l09625"></a><span class="lineno"> 9625</span>  <span class="keywordflow">case</span> AMDGPU::S_CMPK_LT_I32:</div>
<div class="line"><a id="l09626" name="l09626"></a><span class="lineno"> 9626</span>  <span class="keywordflow">case</span> AMDGPU::S_CMPK_GT_U32:</div>
<div class="line"><a id="l09627" name="l09627"></a><span class="lineno"> 9627</span>  <span class="keywordflow">case</span> AMDGPU::S_CMPK_GT_I32:</div>
<div class="line"><a id="l09628" name="l09628"></a><span class="lineno"> 9628</span>  <span class="keywordflow">case</span> AMDGPU::S_CMPK_LE_U32:</div>
<div class="line"><a id="l09629" name="l09629"></a><span class="lineno"> 9629</span>  <span class="keywordflow">case</span> AMDGPU::S_CMPK_LE_I32:</div>
<div class="line"><a id="l09630" name="l09630"></a><span class="lineno"> 9630</span>  <span class="keywordflow">case</span> AMDGPU::S_CMPK_GE_U32:</div>
<div class="line"><a id="l09631" name="l09631"></a><span class="lineno"> 9631</span>  <span class="keywordflow">case</span> AMDGPU::S_CMPK_GE_I32:</div>
<div class="line"><a id="l09632" name="l09632"></a><span class="lineno"> 9632</span>    SrcReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l09633" name="l09633"></a><span class="lineno"> 9633</span>    SrcReg2 = <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>();</div>
<div class="line"><a id="l09634" name="l09634"></a><span class="lineno"> 9634</span>    CmpValue = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getImm();</div>
<div class="line"><a id="l09635" name="l09635"></a><span class="lineno"> 9635</span>    CmpMask = ~0;</div>
<div class="line"><a id="l09636" name="l09636"></a><span class="lineno"> 9636</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l09637" name="l09637"></a><span class="lineno"> 9637</span>  }</div>
<div class="line"><a id="l09638" name="l09638"></a><span class="lineno"> 9638</span> </div>
<div class="line"><a id="l09639" name="l09639"></a><span class="lineno"> 9639</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l09640" name="l09640"></a><span class="lineno"> 9640</span>}</div>
<div class="line"><a id="l09641" name="l09641"></a><span class="lineno"> 9641</span> </div>
<div class="line"><a id="l09642" name="l09642"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a241b0b6bb1961190125114fb88db4a27"> 9642</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a241b0b6bb1961190125114fb88db4a27">SIInstrInfo::optimizeCompareInstr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg,</div>
<div class="line"><a id="l09643" name="l09643"></a><span class="lineno"> 9643</span>                                       <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg2, int64_t CmpMask,</div>
<div class="line"><a id="l09644" name="l09644"></a><span class="lineno"> 9644</span>                                       int64_t CmpValue,</div>
<div class="line"><a id="l09645" name="l09645"></a><span class="lineno"> 9645</span>                                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l09646" name="l09646"></a><span class="lineno"> 9646</span>  <span class="keywordflow">if</span> (!SrcReg || SrcReg.<a class="code hl_function" href="classllvm_1_1Register.html#affdbf5b92ed7e01352e2f39466efbe21">isPhysical</a>())</div>
<div class="line"><a id="l09647" name="l09647"></a><span class="lineno"> 9647</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l09648" name="l09648"></a><span class="lineno"> 9648</span> </div>
<div class="line"><a id="l09649" name="l09649"></a><span class="lineno"> 9649</span>  <span class="keywordflow">if</span> (SrcReg2 &amp;&amp; !<a class="code hl_function" href="SIInstrInfo_8cpp.html#a7326d1a0ae53d6dece409404840c5e6f">getFoldableImm</a>(SrcReg2, *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, CmpValue))</div>
<div class="line"><a id="l09650" name="l09650"></a><span class="lineno"> 9650</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l09651" name="l09651"></a><span class="lineno"> 9651</span> </div>
<div class="line"><a id="l09652" name="l09652"></a><span class="lineno"> 9652</span>  <span class="keyword">const</span> <span class="keyword">auto</span> optimizeCmpAnd = [&amp;CmpInstr, SrcReg, CmpValue, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l09653" name="l09653"></a><span class="lineno"> 9653</span>                               <span class="keyword">this</span>](int64_t ExpectedValue, <span class="keywordtype">unsigned</span> SrcSize,</div>
<div class="line"><a id="l09654" name="l09654"></a><span class="lineno"> 9654</span>                                     <span class="keywordtype">bool</span> IsReversible, <span class="keywordtype">bool</span> IsSigned) -&gt; <span class="keywordtype">bool</span> {</div>
<div class="line"><a id="l09655" name="l09655"></a><span class="lineno"> 9655</span>    <span class="comment">// s_cmp_eq_u32 (s_and_b32 $src, 1 &lt;&lt; n), 1 &lt;&lt; n =&gt; s_and_b32 $src, 1 &lt;&lt; n</span></div>
<div class="line"><a id="l09656" name="l09656"></a><span class="lineno"> 9656</span>    <span class="comment">// s_cmp_eq_i32 (s_and_b32 $src, 1 &lt;&lt; n), 1 &lt;&lt; n =&gt; s_and_b32 $src, 1 &lt;&lt; n</span></div>
<div class="line"><a id="l09657" name="l09657"></a><span class="lineno"> 9657</span>    <span class="comment">// s_cmp_ge_u32 (s_and_b32 $src, 1 &lt;&lt; n), 1 &lt;&lt; n =&gt; s_and_b32 $src, 1 &lt;&lt; n</span></div>
<div class="line"><a id="l09658" name="l09658"></a><span class="lineno"> 9658</span>    <span class="comment">// s_cmp_ge_i32 (s_and_b32 $src, 1 &lt;&lt; n), 1 &lt;&lt; n =&gt; s_and_b32 $src, 1 &lt;&lt; n</span></div>
<div class="line"><a id="l09659" name="l09659"></a><span class="lineno"> 9659</span>    <span class="comment">// s_cmp_eq_u64 (s_and_b64 $src, 1 &lt;&lt; n), 1 &lt;&lt; n =&gt; s_and_b64 $src, 1 &lt;&lt; n</span></div>
<div class="line"><a id="l09660" name="l09660"></a><span class="lineno"> 9660</span>    <span class="comment">// s_cmp_lg_u32 (s_and_b32 $src, 1 &lt;&lt; n), 0 =&gt; s_and_b32 $src, 1 &lt;&lt; n</span></div>
<div class="line"><a id="l09661" name="l09661"></a><span class="lineno"> 9661</span>    <span class="comment">// s_cmp_lg_i32 (s_and_b32 $src, 1 &lt;&lt; n), 0 =&gt; s_and_b32 $src, 1 &lt;&lt; n</span></div>
<div class="line"><a id="l09662" name="l09662"></a><span class="lineno"> 9662</span>    <span class="comment">// s_cmp_gt_u32 (s_and_b32 $src, 1 &lt;&lt; n), 0 =&gt; s_and_b32 $src, 1 &lt;&lt; n</span></div>
<div class="line"><a id="l09663" name="l09663"></a><span class="lineno"> 9663</span>    <span class="comment">// s_cmp_gt_i32 (s_and_b32 $src, 1 &lt;&lt; n), 0 =&gt; s_and_b32 $src, 1 &lt;&lt; n</span></div>
<div class="line"><a id="l09664" name="l09664"></a><span class="lineno"> 9664</span>    <span class="comment">// s_cmp_lg_u64 (s_and_b64 $src, 1 &lt;&lt; n), 0 =&gt; s_and_b64 $src, 1 &lt;&lt; n</span></div>
<div class="line"><a id="l09665" name="l09665"></a><span class="lineno"> 9665</span>    <span class="comment">//</span></div>
<div class="line"><a id="l09666" name="l09666"></a><span class="lineno"> 9666</span>    <span class="comment">// Signed ge/gt are not used for the sign bit.</span></div>
<div class="line"><a id="l09667" name="l09667"></a><span class="lineno"> 9667</span>    <span class="comment">//</span></div>
<div class="line"><a id="l09668" name="l09668"></a><span class="lineno"> 9668</span>    <span class="comment">// If result of the AND is unused except in the compare:</span></div>
<div class="line"><a id="l09669" name="l09669"></a><span class="lineno"> 9669</span>    <span class="comment">// s_and_b(32|64) $src, 1 &lt;&lt; n =&gt; s_bitcmp1_b(32|64) $src, n</span></div>
<div class="line"><a id="l09670" name="l09670"></a><span class="lineno"> 9670</span>    <span class="comment">//</span></div>
<div class="line"><a id="l09671" name="l09671"></a><span class="lineno"> 9671</span>    <span class="comment">// s_cmp_eq_u32 (s_and_b32 $src, 1 &lt;&lt; n), 0 =&gt; s_bitcmp0_b32 $src, n</span></div>
<div class="line"><a id="l09672" name="l09672"></a><span class="lineno"> 9672</span>    <span class="comment">// s_cmp_eq_i32 (s_and_b32 $src, 1 &lt;&lt; n), 0 =&gt; s_bitcmp0_b32 $src, n</span></div>
<div class="line"><a id="l09673" name="l09673"></a><span class="lineno"> 9673</span>    <span class="comment">// s_cmp_eq_u64 (s_and_b64 $src, 1 &lt;&lt; n), 0 =&gt; s_bitcmp0_b64 $src, n</span></div>
<div class="line"><a id="l09674" name="l09674"></a><span class="lineno"> 9674</span>    <span class="comment">// s_cmp_lg_u32 (s_and_b32 $src, 1 &lt;&lt; n), 1 &lt;&lt; n =&gt; s_bitcmp0_b32 $src, n</span></div>
<div class="line"><a id="l09675" name="l09675"></a><span class="lineno"> 9675</span>    <span class="comment">// s_cmp_lg_i32 (s_and_b32 $src, 1 &lt;&lt; n), 1 &lt;&lt; n =&gt; s_bitcmp0_b32 $src, n</span></div>
<div class="line"><a id="l09676" name="l09676"></a><span class="lineno"> 9676</span>    <span class="comment">// s_cmp_lg_u64 (s_and_b64 $src, 1 &lt;&lt; n), 1 &lt;&lt; n =&gt; s_bitcmp0_b64 $src, n</span></div>
<div class="line"><a id="l09677" name="l09677"></a><span class="lineno"> 9677</span> </div>
<div class="line"><a id="l09678" name="l09678"></a><span class="lineno"> 9678</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Def = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getUniqueVRegDef(SrcReg);</div>
<div class="line"><a id="l09679" name="l09679"></a><span class="lineno"> 9679</span>    <span class="keywordflow">if</span> (!Def || Def-&gt;getParent() != CmpInstr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>())</div>
<div class="line"><a id="l09680" name="l09680"></a><span class="lineno"> 9680</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l09681" name="l09681"></a><span class="lineno"> 9681</span> </div>
<div class="line"><a id="l09682" name="l09682"></a><span class="lineno"> 9682</span>    <span class="keywordflow">if</span> (Def-&gt;getOpcode() != AMDGPU::S_AND_B32 &amp;&amp;</div>
<div class="line"><a id="l09683" name="l09683"></a><span class="lineno"> 9683</span>        Def-&gt;getOpcode() != AMDGPU::S_AND_B64)</div>
<div class="line"><a id="l09684" name="l09684"></a><span class="lineno"> 9684</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l09685" name="l09685"></a><span class="lineno"> 9685</span> </div>
<div class="line"><a id="l09686" name="l09686"></a><span class="lineno"> 9686</span>    int64_t Mask;</div>
<div class="line"><a id="l09687" name="l09687"></a><span class="lineno"> 9687</span>    <span class="keyword">const</span> <span class="keyword">auto</span> isMask = [&amp;Mask, SrcSize](<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO) -&gt; <span class="keywordtype">bool</span> {</div>
<div class="line"><a id="l09688" name="l09688"></a><span class="lineno"> 9688</span>      <span class="keywordflow">if</span> (MO-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div>
<div class="line"><a id="l09689" name="l09689"></a><span class="lineno"> 9689</span>        Mask = MO-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div>
<div class="line"><a id="l09690" name="l09690"></a><span class="lineno"> 9690</span>      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code hl_function" href="SIInstrInfo_8cpp.html#a7326d1a0ae53d6dece409404840c5e6f">getFoldableImm</a>(MO, Mask))</div>
<div class="line"><a id="l09691" name="l09691"></a><span class="lineno"> 9691</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l09692" name="l09692"></a><span class="lineno"> 9692</span>      Mask &amp;= <a class="code hl_function" href="namespacellvm.html#af80bd4ec8a9b2f8e7d9d75ab708a55c2">maxUIntN</a>(SrcSize);</div>
<div class="line"><a id="l09693" name="l09693"></a><span class="lineno"> 9693</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a434f6a0d80fb13e4326e848a6391f057">isPowerOf2_64</a>(Mask);</div>
<div class="line"><a id="l09694" name="l09694"></a><span class="lineno"> 9694</span>    };</div>
<div class="line"><a id="l09695" name="l09695"></a><span class="lineno"> 9695</span> </div>
<div class="line"><a id="l09696" name="l09696"></a><span class="lineno"> 9696</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> = &amp;Def-&gt;getOperand(1);</div>
<div class="line"><a id="l09697" name="l09697"></a><span class="lineno"> 9697</span>    <span class="keywordflow">if</span> (isMask(<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>))</div>
<div class="line"><a id="l09698" name="l09698"></a><span class="lineno"> 9698</span>      <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> = &amp;Def-&gt;getOperand(2);</div>
<div class="line"><a id="l09699" name="l09699"></a><span class="lineno"> 9699</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (isMask(&amp;Def-&gt;getOperand(2)))</div>
<div class="line"><a id="l09700" name="l09700"></a><span class="lineno"> 9700</span>      <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> = &amp;Def-&gt;getOperand(1);</div>
<div class="line"><a id="l09701" name="l09701"></a><span class="lineno"> 9701</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l09702" name="l09702"></a><span class="lineno"> 9702</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l09703" name="l09703"></a><span class="lineno"> 9703</span> </div>
<div class="line"><a id="l09704" name="l09704"></a><span class="lineno"> 9704</span>    <span class="keywordtype">unsigned</span> BitNo = <a class="code hl_function" href="namespacellvm.html#a57d2f9ee99e9e68cff564d0d579c8163">llvm::countr_zero</a>((<a class="code hl_class" href="classuint64__t.html">uint64_t</a>)Mask);</div>
<div class="line"><a id="l09705" name="l09705"></a><span class="lineno"> 9705</span>    <span class="keywordflow">if</span> (IsSigned &amp;&amp; BitNo == SrcSize - 1)</div>
<div class="line"><a id="l09706" name="l09706"></a><span class="lineno"> 9706</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l09707" name="l09707"></a><span class="lineno"> 9707</span> </div>
<div class="line"><a id="l09708" name="l09708"></a><span class="lineno"> 9708</span>    ExpectedValue &lt;&lt;= BitNo;</div>
<div class="line"><a id="l09709" name="l09709"></a><span class="lineno"> 9709</span> </div>
<div class="line"><a id="l09710" name="l09710"></a><span class="lineno"> 9710</span>    <span class="keywordtype">bool</span> IsReversedCC = <span class="keyword">false</span>;</div>
<div class="line"><a id="l09711" name="l09711"></a><span class="lineno"> 9711</span>    <span class="keywordflow">if</span> (CmpValue != ExpectedValue) {</div>
<div class="line"><a id="l09712" name="l09712"></a><span class="lineno"> 9712</span>      <span class="keywordflow">if</span> (!IsReversible)</div>
<div class="line"><a id="l09713" name="l09713"></a><span class="lineno"> 9713</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l09714" name="l09714"></a><span class="lineno"> 9714</span>      IsReversedCC = CmpValue == (ExpectedValue ^ Mask);</div>
<div class="line"><a id="l09715" name="l09715"></a><span class="lineno"> 9715</span>      <span class="keywordflow">if</span> (!IsReversedCC)</div>
<div class="line"><a id="l09716" name="l09716"></a><span class="lineno"> 9716</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l09717" name="l09717"></a><span class="lineno"> 9717</span>    }</div>
<div class="line"><a id="l09718" name="l09718"></a><span class="lineno"> 9718</span> </div>
<div class="line"><a id="l09719" name="l09719"></a><span class="lineno"> 9719</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DefReg = Def-&gt;getOperand(0).getReg();</div>
<div class="line"><a id="l09720" name="l09720"></a><span class="lineno"> 9720</span>    <span class="keywordflow">if</span> (IsReversedCC &amp;&amp; !<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;hasOneNonDBGUse(DefReg))</div>
<div class="line"><a id="l09721" name="l09721"></a><span class="lineno"> 9721</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l09722" name="l09722"></a><span class="lineno"> 9722</span> </div>
<div class="line"><a id="l09723" name="l09723"></a><span class="lineno"> 9723</span>    <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = std::next(Def-&gt;getIterator()), <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = CmpInstr.<a class="code hl_function" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>();</div>
<div class="line"><a id="l09724" name="l09724"></a><span class="lineno"> 9724</span>         <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l09725" name="l09725"></a><span class="lineno"> 9725</span>      <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;modifiesRegister(AMDGPU::SCC, &amp;RI) ||</div>
<div class="line"><a id="l09726" name="l09726"></a><span class="lineno"> 9726</span>          <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;killsRegister(AMDGPU::SCC, &amp;RI))</div>
<div class="line"><a id="l09727" name="l09727"></a><span class="lineno"> 9727</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l09728" name="l09728"></a><span class="lineno"> 9728</span>    }</div>
<div class="line"><a id="l09729" name="l09729"></a><span class="lineno"> 9729</span> </div>
<div class="line"><a id="l09730" name="l09730"></a><span class="lineno"> 9730</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *SccDef = Def-&gt;findRegisterDefOperand(AMDGPU::SCC);</div>
<div class="line"><a id="l09731" name="l09731"></a><span class="lineno"> 9731</span>    SccDef-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a61a42c85bd86c6ca4554e27d33c3f798">setIsDead</a>(<span class="keyword">false</span>);</div>
<div class="line"><a id="l09732" name="l09732"></a><span class="lineno"> 9732</span>    CmpInstr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a id="l09733" name="l09733"></a><span class="lineno"> 9733</span> </div>
<div class="line"><a id="l09734" name="l09734"></a><span class="lineno"> 9734</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;use_nodbg_empty(DefReg)) {</div>
<div class="line"><a id="l09735" name="l09735"></a><span class="lineno"> 9735</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!IsReversedCC);</div>
<div class="line"><a id="l09736" name="l09736"></a><span class="lineno"> 9736</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l09737" name="l09737"></a><span class="lineno"> 9737</span>    }</div>
<div class="line"><a id="l09738" name="l09738"></a><span class="lineno"> 9738</span> </div>
<div class="line"><a id="l09739" name="l09739"></a><span class="lineno"> 9739</span>    <span class="comment">// Replace AND with unused result with a S_BITCMP.</span></div>
<div class="line"><a id="l09740" name="l09740"></a><span class="lineno"> 9740</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = Def-&gt;getParent();</div>
<div class="line"><a id="l09741" name="l09741"></a><span class="lineno"> 9741</span> </div>
<div class="line"><a id="l09742" name="l09742"></a><span class="lineno"> 9742</span>    <span class="keywordtype">unsigned</span> NewOpc = (SrcSize == 32) ? IsReversedCC ? AMDGPU::S_BITCMP0_B32</div>
<div class="line"><a id="l09743" name="l09743"></a><span class="lineno"> 9743</span>                                                     : AMDGPU::S_BITCMP1_B32</div>
<div class="line"><a id="l09744" name="l09744"></a><span class="lineno"> 9744</span>                                      : IsReversedCC ? AMDGPU::S_BITCMP0_B64</div>
<div class="line"><a id="l09745" name="l09745"></a><span class="lineno"> 9745</span>                                                     : AMDGPU::S_BITCMP1_B64;</div>
<div class="line"><a id="l09746" name="l09746"></a><span class="lineno"> 9746</span> </div>
<div class="line"><a id="l09747" name="l09747"></a><span class="lineno"> 9747</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Def, Def-&gt;getDebugLoc(), <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(NewOpc))</div>
<div class="line"><a id="l09748" name="l09748"></a><span class="lineno"> 9748</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>)</div>
<div class="line"><a id="l09749" name="l09749"></a><span class="lineno"> 9749</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(BitNo);</div>
<div class="line"><a id="l09750" name="l09750"></a><span class="lineno"> 9750</span>    Def-&gt;eraseFromParent();</div>
<div class="line"><a id="l09751" name="l09751"></a><span class="lineno"> 9751</span> </div>
<div class="line"><a id="l09752" name="l09752"></a><span class="lineno"> 9752</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l09753" name="l09753"></a><span class="lineno"> 9753</span>  };</div>
<div class="line"><a id="l09754" name="l09754"></a><span class="lineno"> 9754</span> </div>
<div class="line"><a id="l09755" name="l09755"></a><span class="lineno"> 9755</span>  <span class="keywordflow">switch</span> (CmpInstr.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div>
<div class="line"><a id="l09756" name="l09756"></a><span class="lineno"> 9756</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l09757" name="l09757"></a><span class="lineno"> 9757</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l09758" name="l09758"></a><span class="lineno"> 9758</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_EQ_U32:</div>
<div class="line"><a id="l09759" name="l09759"></a><span class="lineno"> 9759</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_EQ_I32:</div>
<div class="line"><a id="l09760" name="l09760"></a><span class="lineno"> 9760</span>  <span class="keywordflow">case</span> AMDGPU::S_CMPK_EQ_U32:</div>
<div class="line"><a id="l09761" name="l09761"></a><span class="lineno"> 9761</span>  <span class="keywordflow">case</span> AMDGPU::S_CMPK_EQ_I32:</div>
<div class="line"><a id="l09762" name="l09762"></a><span class="lineno"> 9762</span>    <span class="keywordflow">return</span> optimizeCmpAnd(1, 32, <span class="keyword">true</span>, <span class="keyword">false</span>);</div>
<div class="line"><a id="l09763" name="l09763"></a><span class="lineno"> 9763</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_GE_U32:</div>
<div class="line"><a id="l09764" name="l09764"></a><span class="lineno"> 9764</span>  <span class="keywordflow">case</span> AMDGPU::S_CMPK_GE_U32:</div>
<div class="line"><a id="l09765" name="l09765"></a><span class="lineno"> 9765</span>    <span class="keywordflow">return</span> optimizeCmpAnd(1, 32, <span class="keyword">false</span>, <span class="keyword">false</span>);</div>
<div class="line"><a id="l09766" name="l09766"></a><span class="lineno"> 9766</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_GE_I32:</div>
<div class="line"><a id="l09767" name="l09767"></a><span class="lineno"> 9767</span>  <span class="keywordflow">case</span> AMDGPU::S_CMPK_GE_I32:</div>
<div class="line"><a id="l09768" name="l09768"></a><span class="lineno"> 9768</span>    <span class="keywordflow">return</span> optimizeCmpAnd(1, 32, <span class="keyword">false</span>, <span class="keyword">true</span>);</div>
<div class="line"><a id="l09769" name="l09769"></a><span class="lineno"> 9769</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_EQ_U64:</div>
<div class="line"><a id="l09770" name="l09770"></a><span class="lineno"> 9770</span>    <span class="keywordflow">return</span> optimizeCmpAnd(1, 64, <span class="keyword">true</span>, <span class="keyword">false</span>);</div>
<div class="line"><a id="l09771" name="l09771"></a><span class="lineno"> 9771</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LG_U32:</div>
<div class="line"><a id="l09772" name="l09772"></a><span class="lineno"> 9772</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LG_I32:</div>
<div class="line"><a id="l09773" name="l09773"></a><span class="lineno"> 9773</span>  <span class="keywordflow">case</span> AMDGPU::S_CMPK_LG_U32:</div>
<div class="line"><a id="l09774" name="l09774"></a><span class="lineno"> 9774</span>  <span class="keywordflow">case</span> AMDGPU::S_CMPK_LG_I32:</div>
<div class="line"><a id="l09775" name="l09775"></a><span class="lineno"> 9775</span>    <span class="keywordflow">return</span> optimizeCmpAnd(0, 32, <span class="keyword">true</span>, <span class="keyword">false</span>);</div>
<div class="line"><a id="l09776" name="l09776"></a><span class="lineno"> 9776</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_GT_U32:</div>
<div class="line"><a id="l09777" name="l09777"></a><span class="lineno"> 9777</span>  <span class="keywordflow">case</span> AMDGPU::S_CMPK_GT_U32:</div>
<div class="line"><a id="l09778" name="l09778"></a><span class="lineno"> 9778</span>    <span class="keywordflow">return</span> optimizeCmpAnd(0, 32, <span class="keyword">false</span>, <span class="keyword">false</span>);</div>
<div class="line"><a id="l09779" name="l09779"></a><span class="lineno"> 9779</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_GT_I32:</div>
<div class="line"><a id="l09780" name="l09780"></a><span class="lineno"> 9780</span>  <span class="keywordflow">case</span> AMDGPU::S_CMPK_GT_I32:</div>
<div class="line"><a id="l09781" name="l09781"></a><span class="lineno"> 9781</span>    <span class="keywordflow">return</span> optimizeCmpAnd(0, 32, <span class="keyword">false</span>, <span class="keyword">true</span>);</div>
<div class="line"><a id="l09782" name="l09782"></a><span class="lineno"> 9782</span>  <span class="keywordflow">case</span> AMDGPU::S_CMP_LG_U64:</div>
<div class="line"><a id="l09783" name="l09783"></a><span class="lineno"> 9783</span>    <span class="keywordflow">return</span> optimizeCmpAnd(0, 64, <span class="keyword">true</span>, <span class="keyword">false</span>);</div>
<div class="line"><a id="l09784" name="l09784"></a><span class="lineno"> 9784</span>  }</div>
<div class="line"><a id="l09785" name="l09785"></a><span class="lineno"> 9785</span> </div>
<div class="line"><a id="l09786" name="l09786"></a><span class="lineno"> 9786</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l09787" name="l09787"></a><span class="lineno"> 9787</span>}</div>
<div class="line"><a id="l09788" name="l09788"></a><span class="lineno"> 9788</span> </div>
<div class="line"><a id="l09789" name="l09789"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ae0196eca3002f5fd8c339ea859ddd12f"> 9789</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ae0196eca3002f5fd8c339ea859ddd12f">SIInstrInfo::enforceOperandRCAlignment</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l09790" name="l09790"></a><span class="lineno"> 9790</span>                                            <span class="keywordtype">unsigned</span> <a class="code hl_namespace" href="namespaceOpName.html">OpName</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l09791" name="l09791"></a><span class="lineno"> 9791</span>  <span class="keywordflow">if</span> (!ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a3b3c319ca867b6775449a12b4623634a">needsAlignedVGPRs</a>())</div>
<div class="line"><a id="l09792" name="l09792"></a><span class="lineno"> 9792</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l09793" name="l09793"></a><span class="lineno"> 9793</span> </div>
<div class="line"><a id="l09794" name="l09794"></a><span class="lineno"> 9794</span>  <span class="keywordtype">int</span> OpNo = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), <a class="code hl_namespace" href="namespaceOpName.html">OpName</a>);</div>
<div class="line"><a id="l09795" name="l09795"></a><span class="lineno"> 9795</span>  <span class="keywordflow">if</span> (OpNo &lt; 0)</div>
<div class="line"><a id="l09796" name="l09796"></a><span class="lineno"> 9796</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l09797" name="l09797"></a><span class="lineno"> 9797</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpNo);</div>
<div class="line"><a id="l09798" name="l09798"></a><span class="lineno"> 9798</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0df02605d5e00cad00c3b7f4aef3aa14">getOpSize</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, OpNo) &gt; 4)</div>
<div class="line"><a id="l09799" name="l09799"></a><span class="lineno"> 9799</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l09800" name="l09800"></a><span class="lineno"> 9800</span> </div>
<div class="line"><a id="l09801" name="l09801"></a><span class="lineno"> 9801</span>  <span class="comment">// Add implicit aligned super-reg to force alignment on the data operand.</span></div>
<div class="line"><a id="l09802" name="l09802"></a><span class="lineno"> 9802</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l09803" name="l09803"></a><span class="lineno"> 9803</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l09804" name="l09804"></a><span class="lineno"> 9804</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l09805" name="l09805"></a><span class="lineno"> 9805</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DataReg = <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.getReg();</div>
<div class="line"><a id="l09806" name="l09806"></a><span class="lineno"> 9806</span>  <span class="keywordtype">bool</span> IsAGPR = RI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c">isAGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, DataReg);</div>
<div class="line"><a id="l09807" name="l09807"></a><span class="lineno"> 9807</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Undef = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(</div>
<div class="line"><a id="l09808" name="l09808"></a><span class="lineno"> 9808</span>      IsAGPR ? &amp;AMDGPU::AGPR_32RegClass : &amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l09809" name="l09809"></a><span class="lineno"> 9809</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*BB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::IMPLICIT_DEF), Undef);</div>
<div class="line"><a id="l09810" name="l09810"></a><span class="lineno"> 9810</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewVR =</div>
<div class="line"><a id="l09811" name="l09811"></a><span class="lineno"> 9811</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(IsAGPR ? &amp;AMDGPU::AReg_64_Align2RegClass</div>
<div class="line"><a id="l09812" name="l09812"></a><span class="lineno"> 9812</span>                                       : &amp;AMDGPU::VReg_64_Align2RegClass);</div>
<div class="line"><a id="l09813" name="l09813"></a><span class="lineno"> 9813</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*BB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(AMDGPU::REG_SEQUENCE), NewVR)</div>
<div class="line"><a id="l09814" name="l09814"></a><span class="lineno"> 9814</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(DataReg, 0, <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.getSubReg())</div>
<div class="line"><a id="l09815" name="l09815"></a><span class="lineno"> 9815</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a id="l09816" name="l09816"></a><span class="lineno"> 9816</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Undef)</div>
<div class="line"><a id="l09817" name="l09817"></a><span class="lineno"> 9817</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub1);</div>
<div class="line"><a id="l09818" name="l09818"></a><span class="lineno"> 9818</span>  <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.setReg(NewVR);</div>
<div class="line"><a id="l09819" name="l09819"></a><span class="lineno"> 9819</span>  <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.setSubReg(AMDGPU::sub0);</div>
<div class="line"><a id="l09820" name="l09820"></a><span class="lineno"> 9820</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.addOperand(<a class="code hl_function" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(NewVR, <span class="keyword">false</span>, <span class="keyword">true</span>));</div>
<div class="line"><a id="l09821" name="l09821"></a><span class="lineno"> 9821</span>}</div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00110">AArch64ExpandPseudoInsts.cpp:110</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00111">AArch64ExpandPseudoInsts.cpp:111</a></div></div>
<div class="ttc" id="aAArch64MIPeepholeOpt_8cpp_html_a9c374320ed4e895f9afa199987182bd2"><div class="ttname"><a href="AArch64MIPeepholeOpt_8cpp.html#a9c374320ed4e895f9afa199987182bd2">RegSize</a></div><div class="ttdeci">unsigned RegSize</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MIPeepholeOpt_8cpp_source.html#l00151">AArch64MIPeepholeOpt.cpp:151</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00072">AArch64SLSHardening.cpp:72</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad5f691fdc1a09aaf6df5fef958b35a3d"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator MBBI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00073">AArch64SLSHardening.cpp:73</a></div></div>
<div class="ttc" id="aAMDGPUBaseInfo_8h_html"><div class="ttname"><a href="AMDGPUBaseInfo_8h.html">AMDGPUBaseInfo.h</a></div></div>
<div class="ttc" id="aAMDGPUInstrInfo_8h_html"><div class="ttname"><a href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a></div><div class="ttdoc">Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs.</div></div>
<div class="ttc" id="aAMDGPURegBankSelect_8cpp_html_a14e0c000ed52e5fc187d4a885914cc1a"><div class="ttname"><a href="AMDGPURegBankSelect_8cpp.html#a14e0c000ed52e5fc187d4a885914cc1a">Select</a></div><div class="ttdeci">amdgpu AMDGPU Register Bank Select</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegBankSelect_8cpp_source.html#l00046">AMDGPURegBankSelect.cpp:46</a></div></div>
<div class="ttc" id="aAMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a9cb3a7d37a9414f3dc2cdca773d6dee6"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a></div><div class="ttdeci">static GCRegistry::Add&lt; StatepointGC &gt; D(&quot;statepoint-example&quot;, &quot;an example strategy for statepoint&quot;)</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_ab5899ca200d34e3cc6bb09ebce5e5b3c"><div class="ttname"><a href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="aCSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00027">CSEInfo.cpp:27</a></div></div>
<div class="ttc" id="aCommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="aDeadArgumentElimination_8cpp_html_a39a491a969849f634027f20be70a5c57"><div class="ttname"><a href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a></div><div class="ttdeci">Returns the sub type a function will return at a given Idx Should correspond to the result type of an ExtractValue instruction executed with just that one unsigned Idx</div><div class="ttdef"><b>Definition:</b> <a href="DeadArgumentElimination_8cpp_source.html#l00354">DeadArgumentElimination.cpp:354</a></div></div>
<div class="ttc" id="aDebug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00101">Debug.h:101</a></div></div>
<div class="ttc" id="aDiagnosticInfo_8h_html"><div class="ttname"><a href="DiagnosticInfo_8h.html">DiagnosticInfo.h</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a9df82a8be2f17e80535a8937bf23e022"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00079">ELFObjHandler.cpp:79</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_adc852f586959ce13117d737cf3f14899"><div class="ttname"><a href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a></div><div class="ttdeci">std::string Name</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00077">ELFObjHandler.cpp:77</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_af1557b042f2005cd730068528cfad1d2"><div class="ttname"><a href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a></div><div class="ttdeci">uint64_t Size</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00081">ELFObjHandler.cpp:81</a></div></div>
<div class="ttc" id="aELF__riscv_8cpp_html_a05aadf017203fee13f4ac1ce8024be0c"><div class="ttname"><a href="ELF__riscv_8cpp.html#a05aadf017203fee13f4ac1ce8024be0c">End</a></div><div class="ttdeci">bool End</div><div class="ttdef"><b>Definition:</b> <a href="ELF__riscv_8cpp_source.html#l00478">ELF_riscv.cpp:478</a></div></div>
<div class="ttc" id="aGCNHazardRecognizer_8h_html"><div class="ttname"><a href="GCNHazardRecognizer_8h.html">GCNHazardRecognizer.h</a></div></div>
<div class="ttc" id="aGCNSubtarget_8h_html"><div class="ttname"><a href="GCNSubtarget_8h.html">GCNSubtarget.h</a></div><div class="ttdoc">AMD GCN specific subclass of TargetSubtarget.</div></div>
<div class="ttc" id="aGenericMachineInstrs_8h_html"><div class="ttname"><a href="GenericMachineInstrs_8h.html">GenericMachineInstrs.h</a></div><div class="ttdoc">Declares convenience wrapper classes for interpreting MachineInstr instances as specific generic oper...</div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00125">HexagonCopyToCombine.cpp:125</a></div></div>
<div class="ttc" id="aHexagonISelDAGToDAGHVX_8cpp_html_a3389e6c42731436e57f87a2cd630bf49"><div class="ttname"><a href="HexagonISelDAGToDAGHVX_8cpp.html#a3389e6c42731436e57f87a2cd630bf49">isUndef</a></div><div class="ttdeci">static bool isUndef(ArrayRef&lt; int &gt; Mask)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelDAGToDAGHVX_8cpp_source.html#l01032">HexagonISelDAGToDAGHVX.cpp:1032</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00112">IRTranslator.cpp:112</a></div></div>
<div class="ttc" id="aLiveIntervals_8h_html"><div class="ttname"><a href="LiveIntervals_8h.html">LiveIntervals.h</a></div></div>
<div class="ttc" id="aLiveVariables_8h_html"><div class="ttname"><a href="LiveVariables_8h.html">LiveVariables.h</a></div></div>
<div class="ttc" id="aMCContext_8h_html"><div class="ttname"><a href="MCContext_8h.html">MCContext.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMachineDominators_8h_html"><div class="ttname"><a href="MachineDominators_8h.html">MachineDominators.h</a></div></div>
<div class="ttc" id="aMachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="aMachineScheduler_8h_html"><div class="ttname"><a href="MachineScheduler_8h.html">MachineScheduler.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01875">MachineSink.cpp:1875</a></div></div>
<div class="ttc" id="aMipsDisassembler_8cpp_html_a15b5b86944f6df97d2c3659d77f51f91"><div class="ttname"><a href="MipsDisassembler_8cpp.html#a15b5b86944f6df97d2c3659d77f51f91">getReg</a></div><div class="ttdeci">static unsigned getReg(const MCDisassembler *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="MipsDisassembler_8cpp_source.html#l00521">MipsDisassembler.cpp:521</a></div></div>
<div class="ttc" id="aNVVMIntrRange_8cpp_html_a7df34dbf636f2fbbb00f2b86eccdb1eb"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a></div><div class="ttdeci">uint64_t High</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00061">NVVMIntrRange.cpp:61</a></div></div>
<div class="ttc" id="aOption_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="aPeepholeOptimizer_8cpp_html_a16005492b382a6a76abae848b4af2b83"><div class="ttname"><a href="PeepholeOptimizer_8cpp.html#a16005492b382a6a76abae848b4af2b83">RegSubRegPair</a></div><div class="ttdeci">TargetInstrInfo::RegSubRegPair RegSubRegPair</div><div class="ttdef"><b>Definition:</b> <a href="PeepholeOptimizer_8cpp_source.html#l00099">PeepholeOptimizer.cpp:99</a></div></div>
<div class="ttc" id="aR600ClauseMergePass_8cpp_html_aba99928790de45fa7aa12b47fbd828ff"><div class="ttname"><a href="R600ClauseMergePass_8cpp.html#aba99928790de45fa7aa12b47fbd828ff">Merge</a></div><div class="ttdeci">R600 Clause Merge</div><div class="ttdef"><b>Definition:</b> <a href="R600ClauseMergePass_8cpp_source.html#l00070">R600ClauseMergePass.cpp:70</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a1441f79530bc7f3a89118bb8067eac69"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a></div><div class="ttdeci">const SmallVectorImpl&lt; MachineOperand &gt; MachineBasicBlock * TBB</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">RISCVRedundantCopyElimination.cpp:76</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a193847098793cdbab306803186676899"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a></div><div class="ttdeci">const SmallVectorImpl&lt; MachineOperand &gt; &amp; Cond</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">RISCVRedundantCopyElimination.cpp:75</a></div></div>
<div class="ttc" id="aRegisterScavenging_8h_html"><div class="ttname"><a href="RegisterScavenging_8h.html">RegisterScavenging.h</a></div><div class="ttdoc">This file declares the machine register scavenger class.</div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a0659d4ea243fea474f4fa0a359197710"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0659d4ea243fea474f4fa0a359197710">Fix16BitCopies</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; Fix16BitCopies(&quot;amdgpu-fix-16-bit-physreg-copies&quot;, cl::desc(&quot;Fix copies between 32 and 16 bit registers by extending to 32 bit&quot;), cl::init(true), cl::ReallyHidden)</div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a0cf3c7ba2564fa10526e70ecd607db74"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0cf3c7ba2564fa10526e70ecd607db74">expandSGPRCopy</a></div><div class="ttdeci">static void expandSGPRCopy(const SIInstrInfo &amp;TII, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc, const TargetRegisterClass *RC, bool Forward)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00743">SIInstrInfo.cpp:743</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a15bbc2e996b691d46e24ff65c21b046a"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a15bbc2e996b691d46e24ff65c21b046a">indirectCopyToAGPR</a></div><div class="ttdeci">static void indirectCopyToAGPR(const SIInstrInfo &amp;TII, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc, RegScavenger &amp;RS, bool RegsOverlap, Register ImpDefSuperReg=Register(), Register ImpUseSuperReg=Register())</div><div class="ttdoc">Handle copying from SGPR to AGPR, or from AGPR to AGPR on GFX908.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00624">SIInstrInfo.cpp:624</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a18409f473f705c06f6eba730ece4e63e"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a18409f473f705c06f6eba730ece4e63e">getIndirectSGPRWriteMovRelPseudo32</a></div><div class="ttdeci">static unsigned getIndirectSGPRWriteMovRelPseudo32(unsigned VecSize)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01486">SIInstrInfo.cpp:1486</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a19e16a0f3c37ba1524eb85c891bfa760"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a19e16a0f3c37ba1524eb85c891bfa760">compareMachineOp</a></div><div class="ttdeci">static bool compareMachineOp(const MachineOperand &amp;Op0, const MachineOperand &amp;Op1)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04227">SIInstrInfo.cpp:4227</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a1b20766e517418d6dbe92cd0d6aa42ae"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a1b20766e517418d6dbe92cd0d6aa42ae">isStride64</a></div><div class="ttdeci">static bool isStride64(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00349">SIInstrInfo.cpp:349</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a2586ad27c00166b367fe4d171be2bfaf"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a2586ad27c00166b367fe4d171be2bfaf">extractRsrcPtr</a></div><div class="ttdeci">static std::tuple&lt; unsigned, unsigned &gt; extractRsrcPtr(const SIInstrInfo &amp;TII, MachineInstr &amp;MI, MachineOperand &amp;Rsrc)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06391">SIInstrInfo.cpp:6391</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a2e6a9e9fbac652264287bcc4542f8b54"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a2e6a9e9fbac652264287bcc4542f8b54">followSubRegDef</a></div><div class="ttdeci">static bool followSubRegDef(MachineInstr &amp;MI, TargetInstrInfo::RegSubRegPair &amp;RSR)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l09187">SIInstrInfo.cpp:9187</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a2f03a1ac84f3a1c4e5612c9293ea6244"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a2f03a1ac84f3a1c4e5612c9293ea6244">getIndirectSGPRWriteMovRelPseudo64</a></div><div class="ttdeci">static unsigned getIndirectSGPRWriteMovRelPseudo64(unsigned VecSize)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01515">SIInstrInfo.cpp:1515</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a371a0e609706909389a3fe7359e16485"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a371a0e609706909389a3fe7359e16485">offsetsDoNotOverlap</a></div><div class="ttdeci">static bool offsetsDoNotOverlap(int WidthA, int OffsetA, int WidthB, int OffsetB)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03638">SIInstrInfo.cpp:3638</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a38ebe847e991176c228c75849c200990"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a38ebe847e991176c228c75849c200990">getVectorRegSpillRestoreOpcode</a></div><div class="ttdeci">static unsigned getVectorRegSpillRestoreOpcode(Register Reg, const TargetRegisterClass *RC, unsigned Size, const SIRegisterInfo &amp;TRI, const SIMachineFunctionInfo &amp;MFI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01927">SIInstrInfo.cpp:1927</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a3b14da54a3568ef712f4baaab1dd5dd8"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a3b14da54a3568ef712f4baaab1dd5dd8">getAGPRSpillRestoreOpcode</a></div><div class="ttdeci">static unsigned getAGPRSpillRestoreOpcode(unsigned Size)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01844">SIInstrInfo.cpp:1844</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a3e1a0dd2de88c2c34c60cc5d4e127d94"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a3e1a0dd2de88c2c34c60cc5d4e127d94">copyFlagsToImplicitVCC</a></div><div class="ttdeci">static void copyFlagsToImplicitVCC(MachineInstr &amp;MI, const MachineOperand &amp;Orig)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04359">SIInstrInfo.cpp:4359</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a50ab99bc75876f92c592b45b779f751f"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a50ab99bc75876f92c592b45b779f751f">getWWMRegSpillSaveOpcode</a></div><div class="ttdeci">static unsigned getWWMRegSpillSaveOpcode(unsigned Size, bool IsVectorSuperClass)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01688">SIInstrInfo.cpp:1688</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a51d820fe919d94f220e21e9d1f7361ad"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a51d820fe919d94f220e21e9d1f7361ad">memOpsHaveSameBaseOperands</a></div><div class="ttdeci">static bool memOpsHaveSameBaseOperands(ArrayRef&lt; const MachineOperand * &gt; BaseOps1, ArrayRef&lt; const MachineOperand * &gt; BaseOps2)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03627">SIInstrInfo.cpp:3627</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a58ebf6c402221ae9d33e027d7266926f"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a58ebf6c402221ae9d33e027d7266926f">getWWMRegSpillRestoreOpcode</a></div><div class="ttdeci">static unsigned getWWMRegSpillRestoreOpcode(unsigned Size, bool IsVectorSuperClass)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01914">SIInstrInfo.cpp:1914</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a60ab44d62adfcff55385762363e231cf"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a60ab44d62adfcff55385762363e231cf">adjustAllocatableRegClass</a></div><div class="ttdeci">static const TargetRegisterClass * adjustAllocatableRegClass(const GCNSubtarget &amp;ST, const SIRegisterInfo &amp;RI, const MachineRegisterInfo &amp;MRI, const MCInstrDesc &amp;TID, unsigned RCID, bool IsAllocatable)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05421">SIInstrInfo.cpp:5421</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a651d110c1dac1aa8d4ba6cf535bfa6a0"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a651d110c1dac1aa8d4ba6cf535bfa6a0">getVectorRegSpillSaveOpcode</a></div><div class="ttdeci">static unsigned getVectorRegSpillSaveOpcode(Register Reg, const TargetRegisterClass *RC, unsigned Size, const SIRegisterInfo &amp;TRI, const SIMachineFunctionInfo &amp;MFI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01700">SIInstrInfo.cpp:1700</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a70258bed1d4a09a7c8329869a7e934a1"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a70258bed1d4a09a7c8329869a7e934a1">getAGPRSpillSaveOpcode</a></div><div class="ttdeci">static unsigned getAGPRSpillSaveOpcode(unsigned Size)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01618">SIInstrInfo.cpp:1618</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a70e16ebf8bd9b6d4b89331190206e635"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a70e16ebf8bd9b6d4b89331190206e635">resultDependsOnExec</a></div><div class="ttdeci">static bool resultDependsOnExec(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00152">SIInstrInfo.cpp:152</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a7326d1a0ae53d6dece409404840c5e6f"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a7326d1a0ae53d6dece409404840c5e6f">getFoldableImm</a></div><div class="ttdeci">static bool getFoldableImm(Register Reg, const MachineRegisterInfo &amp;MRI, int64_t &amp;Imm, MachineInstr **DefMI=nullptr)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03734">SIInstrInfo.cpp:3734</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a750144640bbe8f2024eaf9296b3181dd"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a750144640bbe8f2024eaf9296b3181dd">getIndirectVGPRWriteMovRelPseudoOpc</a></div><div class="ttdeci">static unsigned getIndirectVGPRWriteMovRelPseudoOpc(unsigned VecSize)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01457">SIInstrInfo.cpp:1457</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a7e6b8f037057140c61a8d8fa6899eb76"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a7e6b8f037057140c61a8d8fa6899eb76">subtargetEncodingFamily</a></div><div class="ttdeci">static unsigned subtargetEncodingFamily(const GCNSubtarget &amp;ST)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l09063">SIInstrInfo.cpp:9063</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a7fc0854a9d3fced0dedf2c7f61fe7a72"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a7fc0854a9d3fced0dedf2c7f61fe7a72">preserveCondRegFlags</a></div><div class="ttdeci">static void preserveCondRegFlags(MachineOperand &amp;CondReg, const MachineOperand &amp;OrigCond)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03091">SIInstrInfo.cpp:3091</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a81a328aa5781f7c744daa43c44df83c6"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a81a328aa5781f7c744daa43c44df83c6">findImplicitSGPRRead</a></div><div class="ttdeci">static Register findImplicitSGPRRead(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04446">SIInstrInfo.cpp:4446</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a8a8d5237b21cadc5584ca3d8a2c07966"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a8a8d5237b21cadc5584ca3d8a2c07966">BranchOffsetBits</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; BranchOffsetBits(&quot;amdgpu-s-branch-bits&quot;, cl::ReallyHidden, cl::init(16), cl::desc(&quot;Restrict range of branch instructions (DEBUG)&quot;))</div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a8edb2219f51b89b23621bd1da1dfd6f8"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a8edb2219f51b89b23621bd1da1dfd6f8">updateLiveVariables</a></div><div class="ttdeci">static void updateLiveVariables(LiveVariables *LV, MachineInstr &amp;MI, MachineInstr &amp;NewMI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03757">SIInstrInfo.cpp:3757</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a951bbdda542205db9de80f6bf44f571c"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a951bbdda542205db9de80f6bf44f571c">memOpsHaveSameBasePtr</a></div><div class="ttdeci">static bool memOpsHaveSameBasePtr(const MachineInstr &amp;MI1, ArrayRef&lt; const MachineOperand * &gt; BaseOps1, const MachineInstr &amp;MI2, ArrayRef&lt; const MachineOperand * &gt; BaseOps2)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00519">SIInstrInfo.cpp:519</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a99ae43a8879de19170e80277b5c54b88"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a99ae43a8879de19170e80277b5c54b88">nodesHaveSameOperandValue</a></div><div class="ttdeci">static bool nodesHaveSameOperandValue(SDNode *N0, SDNode *N1, unsigned OpName)</div><div class="ttdoc">Returns true if both nodes have the same value for the given operand Op, or if both nodes do not have...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00085">SIInstrInfo.cpp:85</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a99bfc979f4349f70e0dd24ea53445ff0"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a99bfc979f4349f70e0dd24ea53445ff0">getSGPRSpillRestoreOpcode</a></div><div class="ttdeci">static unsigned getSGPRSpillRestoreOpcode(unsigned Size)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01774">SIInstrInfo.cpp:1774</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_aa92f8b057e8d007d8e3c03828035b1d1"><div class="ttname"><a href="SIInstrInfo_8cpp.html#aa92f8b057e8d007d8e3c03828035b1d1">getSGPRSpillSaveOpcode</a></div><div class="ttdeci">static unsigned getSGPRSpillSaveOpcode(unsigned Size)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01548">SIInstrInfo.cpp:1548</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_ab096f15cd02ee35528d3bbcb9b19b985"><div class="ttname"><a href="SIInstrInfo_8cpp.html#ab096f15cd02ee35528d3bbcb9b19b985">emitLoadScalarOpsFromVGPRLoop</a></div><div class="ttdeci">static void emitLoadScalarOpsFromVGPRLoop(const SIInstrInfo &amp;TII, MachineRegisterInfo &amp;MRI, MachineBasicBlock &amp;OrigBB, MachineBasicBlock &amp;LoopBB, MachineBasicBlock &amp;BodyBB, const DebugLoc &amp;DL, ArrayRef&lt; MachineOperand * &gt; ScalarOps)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06146">SIInstrInfo.cpp:6146</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_ab52fe3b5f1dd9eaebb4028cc94a96587"><div class="ttname"><a href="SIInstrInfo_8cpp.html#ab52fe3b5f1dd9eaebb4028cc94a96587">getVGPRSpillSaveOpcode</a></div><div class="ttdeci">static unsigned getVGPRSpillSaveOpcode(unsigned Size)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01583">SIInstrInfo.cpp:1583</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_ab567bf4900296a78df5fbc74ef1aedce"><div class="ttname"><a href="SIInstrInfo_8cpp.html#ab567bf4900296a78df5fbc74ef1aedce">reportIllegalCopy</a></div><div class="ttdeci">static void reportIllegalCopy(const SIInstrInfo *TII, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc, const char *Msg=&quot;illegal VGPR to SGPR copy&quot;)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00607">SIInstrInfo.cpp:607</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_ab80360d244cbaf4d3aaa327f4d62038f"><div class="ttname"><a href="SIInstrInfo_8cpp.html#ab80360d244cbaf4d3aaa327f4d62038f">swapRegAndNonRegOperand</a></div><div class="ttdeci">static MachineInstr * swapRegAndNonRegOperand(MachineInstr &amp;MI, MachineOperand &amp;RegOp, MachineOperand &amp;NonRegOp)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02688">SIInstrInfo.cpp:2688</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_abcb710fb84bc86d961b6afbaa4f65d25"><div class="ttname"><a href="SIInstrInfo_8cpp.html#abcb710fb84bc86d961b6afbaa4f65d25">shouldReadExec</a></div><div class="ttdeci">static bool shouldReadExec(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04468">SIInstrInfo.cpp:4468</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_acbfeec0c25233691b4e70d7a527eebda"><div class="ttname"><a href="SIInstrInfo_8cpp.html#acbfeec0c25233691b4e70d7a527eebda">getRegOrUndef</a></div><div class="ttdeci">static TargetInstrInfo::RegSubRegPair getRegOrUndef(const MachineOperand &amp;RegOpnd)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l09168">SIInstrInfo.cpp:9168</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_ad606e03c366b7e91da3b735a7126fe5a"><div class="ttname"><a href="SIInstrInfo_8cpp.html#ad606e03c366b7e91da3b735a7126fe5a">ModifierOpNames</a></div><div class="ttdeci">static constexpr unsigned ModifierOpNames[]</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03340">SIInstrInfo.cpp:3340</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_ad6eb45e94bf447aa904024868317f94e"><div class="ttname"><a href="SIInstrInfo_8cpp.html#ad6eb45e94bf447aa904024868317f94e">changesVGPRIndexingMode</a></div><div class="ttdeci">static bool changesVGPRIndexingMode(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03990">SIInstrInfo.cpp:3990</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_adbb4dcc227f28ef32563170ce820d498"><div class="ttname"><a href="SIInstrInfo_8cpp.html#adbb4dcc227f28ef32563170ce820d498">isSubRegOf</a></div><div class="ttdeci">static bool isSubRegOf(const SIRegisterInfo &amp;TRI, const MachineOperand &amp;SuperVec, const MachineOperand &amp;SubReg)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04490">SIInstrInfo.cpp:4490</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_ae1f11cae46ac46cf14353d40a7511514"><div class="ttname"><a href="SIInstrInfo_8cpp.html#ae1f11cae46ac46cf14353d40a7511514">getAVSpillSaveOpcode</a></div><div class="ttdeci">static unsigned getAVSpillSaveOpcode(unsigned Size)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01653">SIInstrInfo.cpp:1653</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_ae6e6e83717666f42581170b4599cd238"><div class="ttname"><a href="SIInstrInfo_8cpp.html#ae6e6e83717666f42581170b4599cd238">getNumOperandsNoGlue</a></div><div class="ttdeci">static unsigned getNumOperandsNoGlue(SDNode *Node)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00076">SIInstrInfo.cpp:76</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_aee8dc206a90191cd9b5a7ad2fbbead3d"><div class="ttname"><a href="SIInstrInfo_8cpp.html#aee8dc206a90191cd9b5a7ad2fbbead3d">canRemat</a></div><div class="ttdeci">static bool canRemat(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00110">SIInstrInfo.cpp:110</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_af14ddf696e10f25864072cc0dc2e0161"><div class="ttname"><a href="SIInstrInfo_8cpp.html#af14ddf696e10f25864072cc0dc2e0161">loadMBUFScalarOperandsFromVGPR</a></div><div class="ttdeci">static MachineBasicBlock * loadMBUFScalarOperandsFromVGPR(const SIInstrInfo &amp;TII, MachineInstr &amp;MI, ArrayRef&lt; MachineOperand * &gt; ScalarOps, MachineDominatorTree *MDT, MachineBasicBlock::iterator Begin=nullptr, MachineBasicBlock::iterator End=nullptr)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06289">SIInstrInfo.cpp:6289</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_af6c596a28179cfc956ba49cb5fe643f9"><div class="ttname"><a href="SIInstrInfo_8cpp.html#af6c596a28179cfc956ba49cb5fe643f9">getAVSpillRestoreOpcode</a></div><div class="ttdeci">static unsigned getAVSpillRestoreOpcode(unsigned Size)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01879">SIInstrInfo.cpp:1879</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_afe5db8c3cc834e5e22206e4a33aa09ac"><div class="ttname"><a href="SIInstrInfo_8cpp.html#afe5db8c3cc834e5e22206e4a33aa09ac">getVGPRSpillRestoreOpcode</a></div><div class="ttdeci">static unsigned getVGPRSpillRestoreOpcode(unsigned Size)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01809">SIInstrInfo.cpp:1809</a></div></div>
<div class="ttc" id="aSIInstrInfo_8h_html"><div class="ttname"><a href="SIInstrInfo_8h.html">SIInstrInfo.h</a></div><div class="ttdoc">Interface definition for SIInstrInfo.</div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a979659ec464cee64a84df219494fc2ea"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a979659ec464cee64a84df219494fc2ea">IsDead</a></div><div class="ttdeci">bool IsDead</div><div class="ttdef"><b>Definition:</b> <a href="SILowerControlFlow_8cpp_source.html#l00169">SILowerControlFlow.cpp:169</a></div></div>
<div class="ttc" id="aSIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="aSPIRVInstructionSelector_8cpp_html_a6fe0144adffd7bad0aeca668f4468b28"><div class="ttname"><a href="SPIRVInstructionSelector_8cpp.html#a6fe0144adffd7bad0aeca668f4468b28">isImm</a></div><div class="ttdeci">static bool isImm(const MachineOperand &amp;MO, MachineRegisterInfo *MRI)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVInstructionSelector_8cpp_source.html#l01228">SPIRVInstructionSelector.cpp:1228</a></div></div>
<div class="ttc" id="aScheduleDAG_8h_html"><div class="ttname"><a href="ScheduleDAG_8h.html">ScheduleDAG.h</a></div></div>
<div class="ttc" id="aValueTracking_8h_html"><div class="ttname"><a href="ValueTracking_8h.html">ValueTracking.h</a></div></div>
<div class="ttc" id="aValue_8cpp_html_a34433c37334a1cde3d58cde3099257dd"><div class="ttname"><a href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a></div><div class="ttdeci">static bool contains(SmallPtrSetImpl&lt; ConstantExpr * &gt; &amp;Cache, ConstantExpr *Expr, Constant *C)</div><div class="ttdef"><b>Definition:</b> <a href="Value_8cpp_source.html#l00469">Value.cpp:469</a></div></div>
<div class="ttc" id="aclassAMDGPUGenInstrInfo_html"><div class="ttname"><a href="classAMDGPUGenInstrInfo.html">AMDGPUGenInstrInfo</a></div></div>
<div class="ttc" id="aclassNode_html"><div class="ttname"><a href="classNode.html">Node</a></div><div class="ttdef"><b>Definition:</b> <a href="ItaniumDemangle_8h_source.html#l00162">ItaniumDemangle.h:162</a></div></div>
<div class="ttc" id="aclassT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00042">AMDGPURegisterBankInfo.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_a1fc1d6d384bfb39f6a1ad286154258a5"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a1fc1d6d384bfb39f6a1ad286154258a5">llvm::AMDGPUSubtarget::hasSDWA</a></div><div class="ttdeci">bool hasSDWA() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00181">AMDGPUSubtarget.h:181</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_a4aa472b38ec51947dc3bb07d5d96d184"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a4aa472b38ec51947dc3bb07d5d96d184">llvm::AMDGPUSubtarget::useRealTrue16Insts</a></div><div class="ttdeci">bool useRealTrue16Insts() const</div><div class="ttdoc">Return true if real (non-fake) variants of True16 instructions using 16-bit registers should be code-...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00170">AMDGPUSubtarget.cpp:170</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">llvm::AMDGPUSubtarget::GFX10</a></div><div class="ttdeci">@ GFX10</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00041">AMDGPUSubtarget.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a27bbb8548ee933d0231565d6ed407307"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a27bbb8548ee933d0231565d6ed407307">llvm::AMDGPUSubtarget::GFX9</a></div><div class="ttdeci">@ GFX9</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00040">AMDGPUSubtarget.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a41fdc37fae4d310162da1fea46a8aca8"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a41fdc37fae4d310162da1fea46a8aca8">llvm::AMDGPUSubtarget::GFX12</a></div><div class="ttdeci">@ GFX12</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00043">AMDGPUSubtarget.h:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970">llvm::AMDGPUSubtarget::SEA_ISLANDS</a></div><div class="ttdeci">@ SEA_ISLANDS</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00038">AMDGPUSubtarget.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2aafd52d574f92cc47671a38d95bca9988"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aafd52d574f92cc47671a38d95bca9988">llvm::AMDGPUSubtarget::SOUTHERN_ISLANDS</a></div><div class="ttdeci">@ SOUTHERN_ISLANDS</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00037">AMDGPUSubtarget.h:37</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS</a></div><div class="ttdeci">@ VOLCANIC_ISLANDS</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00039">AMDGPUSubtarget.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2afee0105d2e947dda0884cc47a33c93b7"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2afee0105d2e947dda0884cc47a33c93b7">llvm::AMDGPUSubtarget::GFX11</a></div><div class="ttdeci">@ GFX11</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00042">AMDGPUSubtarget.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_a7e3a5c7c65932e9e3632516e3683de89"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a7e3a5c7c65932e9e3632516e3683de89">llvm::AMDGPUSubtarget::has16BitInsts</a></div><div class="ttdeci">bool has16BitInsts() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00154">AMDGPUSubtarget.h:154</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_a8e96f06e7a928116dfdb37e0c725f990"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a8e96f06e7a928116dfdb37e0c725f990">llvm::AMDGPUSubtarget::hasTrue16BitInsts</a></div><div class="ttdeci">bool hasTrue16BitInsts() const</div><div class="ttdoc">Return true if the subtarget supports True16 instructions.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00159">AMDGPUSubtarget.h:159</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_acf005b2695c64eb57157215562463116"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#acf005b2695c64eb57157215562463116">llvm::AMDGPUSubtarget::isAmdHsaOS</a></div><div class="ttdeci">bool isAmdHsaOS() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00128">AMDGPUSubtarget.h:128</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_ae66cd705df2870244a05921f551ff131"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">llvm::AMDGPUSubtarget::getWavefrontSize</a></div><div class="ttdeci">unsigned getWavefrontSize() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00221">AMDGPUSubtarget.h:221</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_aef466388625883e4ee6ba4ae7b969606"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">llvm::AMDGPUSubtarget::hasInv2PiInlineImm</a></div><div class="ttdeci">bool hasInv2PiInlineImm() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00201">AMDGPUSubtarget.h:201</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00076">APInt.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_ab6006923d1a3139d70abc8f6552a7960"><div class="ttname"><a href="classllvm_1_1APInt.html#ab6006923d1a3139d70abc8f6552a7960">llvm::APInt::ashr</a></div><div class="ttdeci">APInt ashr(unsigned ShiftAmt) const</div><div class="ttdoc">Arithmetic right-shift function.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00805">APInt.h:805</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_af2daa0ee117afefed4c82eee55bf97b7"><div class="ttname"><a href="classllvm_1_1APInt.html#af2daa0ee117afefed4c82eee55bf97b7">llvm::APInt::getSExtValue</a></div><div class="ttdeci">int64_t getSExtValue() const</div><div class="ttdoc">Get sign extended value.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01507">APInt.h:1507</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_a721fc555cb3d8dc2a1a680dcc2ce69b2"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a721fc555cb3d8dc2a1a680dcc2ce69b2">llvm::ArrayRef::front</a></div><div class="ttdeci">const T &amp; front() const</div><div class="ttdoc">front - Get the first element.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00168">ArrayRef.h:168</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00165">ArrayRef.h:165</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_ac835b8735b1b2faec0efdca236e37d94"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">llvm::ArrayRef::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">empty - Check if the array is empty.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00160">ArrayRef.h:160</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html">llvm::ConstantSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01613">SelectionDAGNodes.h:1613</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantSDNode_html_a5cb49674ec65724b4d9aecb48588a13a"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">llvm::ConstantSDNode::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01628">SelectionDAGNodes.h:1628</a></div></div>
<div class="ttc" id="aclassllvm_1_1DWARFExpression_1_1Operation_html"><div class="ttname"><a href="classllvm_1_1DWARFExpression_1_1Operation.html">llvm::DWARFExpression::Operation</a></div><div class="ttdoc">This class represents an Operation in the Expression.</div><div class="ttdef"><b>Definition:</b> <a href="DWARFExpression_8h_source.html#l00032">DWARFExpression.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1DiagnosticInfoUnsupported_html"><div class="ttname"><a href="classllvm_1_1DiagnosticInfoUnsupported.html">llvm::DiagnosticInfoUnsupported</a></div><div class="ttdoc">Diagnostic information for unsupported feature in backend.</div><div class="ttdef"><b>Definition:</b> <a href="DiagnosticInfo_8h_source.html#l01008">DiagnosticInfo.h:1008</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00262">Function.h:262</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_a9fffac2512fe651f0d5e37e27f5bd51c"><div class="ttname"><a href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">llvm::Function::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const</div><div class="ttdoc">getContext - Return a reference to the LLVMContext associated with this function.</div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l00341">Function.cpp:341</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1GCNHazardRecognizer.html">llvm::GCNHazardRecognizer</a></div><div class="ttdef"><b>Definition:</b> <a href="GCNHazardRecognizer_8h_source.html#l00032">GCNHazardRecognizer.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00034">GCNSubtarget.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a021be99fec633060e46fd3c482c1c3bc"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a021be99fec633060e46fd3c482c1c3bc">llvm::GCNSubtarget::useVGPRIndexMode</a></div><div class="ttdeci">bool useVGPRIndexMode() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00649">AMDGPUSubtarget.cpp:649</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a0330bc04e02e5f966bb34b94faee3ea7"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a0330bc04e02e5f966bb34b94faee3ea7">llvm::GCNSubtarget::hasSDWAOmod</a></div><div class="ttdeci">bool hasSDWAOmod() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00710">GCNSubtarget.h:710</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a0985b28a440a19cc9e6b8229e75b5152"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a0985b28a440a19cc9e6b8229e75b5152">llvm::GCNSubtarget::hasA16</a></div><div class="ttdeci">bool hasA16() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00988">GCNSubtarget.h:988</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a0af7bcad0087b2e7738d1636e5e4793e"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a0af7bcad0087b2e7738d1636e5e4793e">llvm::GCNSubtarget::hasSDWAScalar</a></div><div class="ttdeci">bool hasSDWAScalar() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00714">GCNSubtarget.h:714</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a0c71068f31a85453c97cfb17a44746b0"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a0c71068f31a85453c97cfb17a44746b0">llvm::GCNSubtarget::hasScalarCompareEq64</a></div><div class="ttdeci">bool hasScalarCompareEq64() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00919">GCNSubtarget.h:919</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a0e686c7c8f5b335f3edce1e6711ec168"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a0e686c7c8f5b335f3edce1e6711ec168">llvm::GCNSubtarget::hasOnlyRevVALUShifts</a></div><div class="ttdeci">bool hasOnlyRevVALUShifts() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00369">GCNSubtarget.h:369</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a1b42b67d0df8ad1a351bbdc503c115a1"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a1b42b67d0df8ad1a351bbdc503c115a1">llvm::GCNSubtarget::hasFlatInstOffsets</a></div><div class="ttdeci">bool hasFlatInstOffsets() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00603">GCNSubtarget.h:603</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a1fc0ea9be83e3d4cb2aeb2d7b2363e73"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">llvm::GCNSubtarget::hasGFX90AInsts</a></div><div class="ttdeci">bool hasGFX90AInsts() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l01142">GCNSubtarget.h:1142</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a24618695d970449f186b50c63648f674"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a24618695d970449f186b50c63648f674">llvm::GCNSubtarget::hasDLInsts</a></div><div class="ttdeci">bool hasDLInsts() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00730">GCNSubtarget.h:730</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a278004c824cd46c7504e68ec7c5f2d57"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a278004c824cd46c7504e68ec7c5f2d57">llvm::GCNSubtarget::hasMAIInsts</a></div><div class="ttdeci">bool hasMAIInsts() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00776">GCNSubtarget.h:776</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a2daa95e19ef6f3a5d3be7f175d5bde59"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a2daa95e19ef6f3a5d3be7f175d5bde59">llvm::GCNSubtarget::hasMFMAInlineLiteralBug</a></div><div class="ttdeci">bool hasMFMAInlineLiteralBug() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l01054">GCNSubtarget.h:1054</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a31e93bb82e5ea95995efb52febbe0d8f"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a31e93bb82e5ea95995efb52febbe0d8f">llvm::GCNSubtarget::hasNegativeScratchOffsetBug</a></div><div class="ttdeci">bool hasNegativeScratchOffsetBug() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l01048">GCNSubtarget.h:1048</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a33a600e1b2e066f85e6a2bb588a7f3f1"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a33a600e1b2e066f85e6a2bb588a7f3f1">llvm::GCNSubtarget::getConstantBusLimit</a></div><div class="ttdeci">unsigned getConstantBusLimit(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00196">AMDGPUSubtarget.cpp:196</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a3afde3a0eda49172cc0f673da8ab75ea"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a3afde3a0eda49172cc0f673da8ab75ea">llvm::GCNSubtarget::hasPkMovB32</a></div><div class="ttdeci">bool hasPkMovB32() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00968">GCNSubtarget.h:968</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a3b3c319ca867b6775449a12b4623634a"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a3b3c319ca867b6775449a12b4623634a">llvm::GCNSubtarget::needsAlignedVGPRs</a></div><div class="ttdeci">bool needsAlignedVGPRs() const</div><div class="ttdoc">Return if operations acting on VGPR tuples require even alignment.</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l01165">GCNSubtarget.h:1165</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a426587719be9d9751e8c667734f0cc7a"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a426587719be9d9751e8c667734f0cc7a">llvm::GCNSubtarget::hasR128A16</a></div><div class="ttdeci">bool hasR128A16() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00984">GCNSubtarget.h:984</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a42ffba7488c6f98d42703852d9d83361"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a42ffba7488c6f98d42703852d9d83361">llvm::GCNSubtarget::hasOffset3fBug</a></div><div class="ttdeci">bool hasOffset3fBug() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00992">GCNSubtarget.h:992</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a4800f21d7866329eeb7a6bbcef9cb9e7"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a4800f21d7866329eeb7a6bbcef9cb9e7">llvm::GCNSubtarget::hasGetPCZeroExtension</a></div><div class="ttdeci">bool hasGetPCZeroExtension() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l01285">GCNSubtarget.h:1285</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a4e872608c63bfb1bed8f7d133d96c178"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a4e872608c63bfb1bed8f7d133d96c178">llvm::GCNSubtarget::getRegisterInfo</a></div><div class="ttdeci">const SIRegisterInfo * getRegisterInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00256">GCNSubtarget.h:256</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a5f6ce22a25ef1ddd72285891220b9205"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a5f6ce22a25ef1ddd72285891220b9205">llvm::GCNSubtarget::getRegBankInfo</a></div><div class="ttdeci">const AMDGPURegisterBankInfo * getRegBankInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00276">GCNSubtarget.h:276</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a67eda8a7f0b4516f8f08d82651207c91"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a67eda8a7f0b4516f8f08d82651207c91">llvm::GCNSubtarget::hasSDWAOutModsVOPC</a></div><div class="ttdeci">bool hasSDWAOutModsVOPC() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00726">GCNSubtarget.h:726</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a7a64fa91bbb4ff5f0417e16ad408e0c9"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a7a64fa91bbb4ff5f0417e16ad408e0c9">llvm::GCNSubtarget::hasRestrictedSOffset</a></div><div class="ttdeci">bool hasRestrictedSOffset() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l01199">GCNSubtarget.h:1199</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a7c210fe3c1ded331101415c059606e2e"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a7c210fe3c1ded331101415c059606e2e">llvm::GCNSubtarget::hasFlatSegmentOffsetBug</a></div><div class="ttdeci">bool hasFlatSegmentOffsetBug() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00645">GCNSubtarget.h:645</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a80ef035f066bb00307e5cccb694e20e2"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a80ef035f066bb00307e5cccb694e20e2">llvm::GCNSubtarget::hasGFX940Insts</a></div><div class="ttdeci">bool hasGFX940Insts() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l01191">GCNSubtarget.h:1191</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a8ef1770dca2e75c8a049d7441802932f"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a8ef1770dca2e75c8a049d7441802932f">llvm::GCNSubtarget::hasSDWASdst</a></div><div class="ttdeci">bool hasSDWASdst() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00718">GCNSubtarget.h:718</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a92e0b317959309846ea919ad2cf08ffc"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a92e0b317959309846ea919ad2cf08ffc">llvm::GCNSubtarget::hasMovB64</a></div><div class="ttdeci">bool hasMovB64() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l01028">GCNSubtarget.h:1028</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a9f44cd05eefbb20a234a7e3b6369a7f8"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">llvm::GCNSubtarget::isWave32</a></div><div class="ttdeci">bool isWave32() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l01424">GCNSubtarget.h:1424</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_aa1c8834f883c6607231b902a1f37ddbc"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#aa1c8834f883c6607231b902a1f37ddbc">llvm::GCNSubtarget::getMaxPrivateElementSize</a></div><div class="ttdeci">unsigned getMaxPrivateElementSize(bool ForBufferRSrc=false) const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00322">GCNSubtarget.h:322</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_aa727d0bfbc501329be7c48c86d8bdb8c"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#aa727d0bfbc501329be7c48c86d8bdb8c">llvm::GCNSubtarget::hasNegativeUnalignedScratchOffsetBug</a></div><div class="ttdeci">bool hasNegativeUnalignedScratchOffsetBug() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l01050">GCNSubtarget.h:1050</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_aaac87839eb0077c44120678bcab56bc9"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#aaac87839eb0077c44120678bcab56bc9">llvm::GCNSubtarget::hasG16</a></div><div class="ttdeci">bool hasG16() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00990">GCNSubtarget.h:990</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_aaf548cba17900940ca7f8466e3d5ae3b"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#aaf548cba17900940ca7f8466e3d5ae3b">llvm::GCNSubtarget::getNSAMaxSize</a></div><div class="ttdeci">unsigned getNSAMaxSize(bool HasSampler=false) const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l01010">GCNSubtarget.h:1010</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_ace4de1de19cbe837c578fb3654b6c998"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">llvm::GCNSubtarget::getGeneration</a></div><div class="ttdeci">Generation getGeneration() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00295">GCNSubtarget.h:295</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_acfa61def62c3f39edaec6b28782f1992"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#acfa61def62c3f39edaec6b28782f1992">llvm::GCNSubtarget::hasVOP3Literal</a></div><div class="ttdeci">bool hasVOP3Literal() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00846">GCNSubtarget.h:846</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_ad30b3c952ed576256171d49971ec9241"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ad30b3c952ed576256171d49971ec9241">llvm::GCNSubtarget::hasUnpackedD16VMem</a></div><div class="ttdeci">bool hasUnpackedD16VMem() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00697">GCNSubtarget.h:697</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_ad773dab02c945afb0bc889ebd67649c0"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ad773dab02c945afb0bc889ebd67649c0">llvm::GCNSubtarget::hasAddr64</a></div><div class="ttdeci">bool hasAddr64() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00359">GCNSubtarget.h:359</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_ae431b2e8fc0aee94b01cece42984d2dd"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ae431b2e8fc0aee94b01cece42984d2dd">llvm::GCNSubtarget::hasAddNoCarry</a></div><div class="ttdeci">bool hasAddNoCarry() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00689">GCNSubtarget.h:689</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_aedfc0056986632c8d0462319b661d692"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#aedfc0056986632c8d0462319b661d692">llvm::GCNSubtarget::hasGDS</a></div><div class="ttdeci">bool hasGDS() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l01234">GCNSubtarget.h:1234</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_af44e06d801c094cd657e62994746d62a"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#af44e06d801c094cd657e62994746d62a">llvm::GCNSubtarget::hasPartialNSAEncoding</a></div><div class="ttdeci">bool hasPartialNSAEncoding() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l01008">GCNSubtarget.h:1008</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericCycleInfo_html"><div class="ttname"><a href="classllvm_1_1GenericCycleInfo.html">llvm::GenericCycleInfo&lt; MachineSSAContext &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericCycleInfo_html_affe3d364d20f96ecf084548127e37ab8"><div class="ttname"><a href="classllvm_1_1GenericCycleInfo.html#affe3d364d20f96ecf084548127e37ab8">llvm::GenericCycleInfo::getCycle</a></div><div class="ttdeci">CycleT * getCycle(const BlockT *Block) const</div><div class="ttdoc">Find the innermost cycle containing a given block.</div><div class="ttdef"><b>Definition:</b> <a href="GenericCycleImpl_8h_source.html#l00402">GenericCycleImpl.h:402</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericCycle_html"><div class="ttname"><a href="classllvm_1_1GenericCycle.html">llvm::GenericCycle</a></div><div class="ttdoc">A possibly irreducible generalization of a Loop.</div><div class="ttdef"><b>Definition:</b> <a href="GenericCycleInfo_8h_source.html#l00044">GenericCycleInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericCycle_html_a9e635b2c582b6500e2c79faf06360ca2"><div class="ttname"><a href="classllvm_1_1GenericCycle.html#a9e635b2c582b6500e2c79faf06360ca2">llvm::GenericCycle::getExitBlocks</a></div><div class="ttdeci">void getExitBlocks(SmallVectorImpl&lt; BlockT * &gt; &amp;TmpStorage) const</div><div class="ttdoc">Return all of the successor blocks of this cycle.</div><div class="ttdef"><b>Definition:</b> <a href="GenericCycleImpl_8h_source.html#l00047">GenericCycleImpl.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericCycle_html_aaacae7a4847ee9e5021fdbcdddd8bffb"><div class="ttname"><a href="classllvm_1_1GenericCycle.html#aaacae7a4847ee9e5021fdbcdddd8bffb">llvm::GenericCycle::contains</a></div><div class="ttdeci">bool contains(const BlockT *Block) const</div><div class="ttdoc">Return whether Block is contained in the cycle.</div><div class="ttdef"><b>Definition:</b> <a href="GenericCycleInfo_8h_source.html#l00111">GenericCycleInfo.h:111</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericCycle_html_ad77d36615fa8aaf293c745a472af6e50"><div class="ttname"><a href="classllvm_1_1GenericCycle.html#ad77d36615fa8aaf293c745a472af6e50">llvm::GenericCycle::getParentCycle</a></div><div class="ttdeci">const GenericCycle * getParentCycle() const</div><div class="ttdef"><b>Definition:</b> <a href="GenericCycleInfo_8h_source.html#l00119">GenericCycleInfo.h:119</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a5284eecd6ce7f099d943569c10d28420ad8e4e0d44daebe8c07cf5d6d60a4fc30"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a5284eecd6ce7f099d943569c10d28420ad8e4e0d44daebe8c07cf5d6d60a4fc30">llvm::InlineAsm::MIOp_FirstOperand</a></div><div class="ttdeci">@ MIOp_FirstOperand</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00211">InlineAsm.h:211</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdoc">Itinerary data supplied by a subtarget to be used by a target.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00110">MCInstrItineraries.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context.</div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00067">LLVMContext.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00053">LiveIntervals.h:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html_afbdfb2cc5decd8f22ea3ccc1ecea4028"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#afbdfb2cc5decd8f22ea3ccc1ecea4028">llvm::LiveIntervals::ReplaceMachineInstrInMaps</a></div><div class="ttdeci">SlotIndex ReplaceMachineInstrInMaps(MachineInstr &amp;MI, MachineInstr &amp;NewMI)</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00281">LiveIntervals.h:281</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveVariables_html"><div class="ttname"><a href="classllvm_1_1LiveVariables.html">llvm::LiveVariables</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00047">LiveVariables.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveVariables_html_a007ef08997c0b0391aaebc27e257062c"><div class="ttname"><a href="classllvm_1_1LiveVariables.html#a007ef08997c0b0391aaebc27e257062c">llvm::LiveVariables::replaceKillInstruction</a></div><div class="ttdeci">void replaceKillInstruction(Register Reg, MachineInstr &amp;OldMI, MachineInstr &amp;NewMI)</div><div class="ttdoc">replaceKillInstruction - Update register kill info by replacing a kill instruction with a new one.</div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8cpp_source.html#l00741">LiveVariables.cpp:741</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveVariables_html_af73ca972d296b25a689a90fb5a0713f3"><div class="ttname"><a href="classllvm_1_1LiveVariables.html#af73ca972d296b25a689a90fb5a0713f3">llvm::LiveVariables::getVarInfo</a></div><div class="ttdeci">VarInfo &amp; getVarInfo(Register Reg)</div><div class="ttdoc">getVarInfo - Return the VarInfo structure for the specified VIRTUAL register.</div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8cpp_source.html#l00084">LiveVariables.cpp:84</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCBinaryExpr_html_a37d8557c5bc9e9a92ce9b663e21f5e47"><div class="ttname"><a href="classllvm_1_1MCBinaryExpr.html#a37d8557c5bc9e9a92ce9b663e21f5e47">llvm::MCBinaryExpr::createAnd</a></div><div class="ttdeci">static const MCBinaryExpr * createAnd(const MCExpr *LHS, const MCExpr *RHS, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00533">MCExpr.h:533</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCBinaryExpr_html_aaf1cb4447353da4a08ae3b5d55ca3eda"><div class="ttname"><a href="classllvm_1_1MCBinaryExpr.html#aaf1cb4447353da4a08ae3b5d55ca3eda">llvm::MCBinaryExpr::createAShr</a></div><div class="ttdeci">static const MCBinaryExpr * createAShr(const MCExpr *LHS, const MCExpr *RHS, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00603">MCExpr.h:603</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCBinaryExpr_html_af766134165065939f49fb0662c246f66"><div class="ttname"><a href="classllvm_1_1MCBinaryExpr.html#af766134165065939f49fb0662c246f66">llvm::MCBinaryExpr::createSub</a></div><div class="ttdeci">static const MCBinaryExpr * createSub(const MCExpr *LHS, const MCExpr *RHS, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00613">MCExpr.h:613</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCConstantExpr_html_af9bdc4c9c65ea1ff077fbbb6407d7b2a"><div class="ttname"><a href="classllvm_1_1MCConstantExpr.html#af9bdc4c9c65ea1ff077fbbb6407d7b2a">llvm::MCConstantExpr::create</a></div><div class="ttdeci">static const MCConstantExpr * create(int64_t Value, MCContext &amp;Ctx, bool PrintInHex=false, unsigned SizeInBytes=0)</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8cpp_source.html#l00194">MCExpr.cpp:194</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00198">MCInstrDesc.h:198</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a0ca904e64ee29c8812ed34e632d3c947"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00237">MCInstrDesc.h:237</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a0f4e09a761d45bf0914f26d4c149ddeb"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a0f4e09a761d45bf0914f26d4c149ddeb">llvm::MCInstrDesc::operands</a></div><div class="ttdeci">ArrayRef&lt; MCOperandInfo &gt; operands() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00239">MCInstrDesc.h:239</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a1652b3fb1337b788da41bd95a348990c"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a1652b3fb1337b788da41bd95a348990c">llvm::MCInstrDesc::mayStore</a></div><div class="ttdeci">bool mayStore() const</div><div class="ttdoc">Return true if this instruction could possibly modify memory.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00444">MCInstrDesc.h:444</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a2eae6ddcf171bdfe8cde452311ff4160"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a2eae6ddcf171bdfe8cde452311ff4160">llvm::MCInstrDesc::mayLoad</a></div><div class="ttdeci">bool mayLoad() const</div><div class="ttdoc">Return true if this instruction could possibly read memory.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00438">MCInstrDesc.h:438</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a46e0fcca2366f30d5e35b3d7dcb9c65f"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">llvm::MCInstrDesc::TSFlags</a></div><div class="ttdeci">uint64_t TSFlags</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00215">MCInstrDesc.h:215</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_adcb5f001406dc2b45024dd582c444e6d"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#adcb5f001406dc2b45024dd582c444e6d">llvm::MCInstrDesc::Opcode</a></div><div class="ttdeci">unsigned short Opcode</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00205">MCInstrDesc.h:205</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_aeae23d6b812a5aaa9734ebcdeb4f2d26"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aeae23d6b812a5aaa9734ebcdeb4f2d26">llvm::MCInstrDesc::implicit_uses</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; implicit_uses() const</div><div class="ttdoc">Return a list of registers that are potentially read by any instance of this machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00565">MCInstrDesc.h:565</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperandInfo_html"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html">llvm::MCOperandInfo</a></div><div class="ttdoc">This holds information about one operand of a machine instruction, indicating the register class for ...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00085">MCInstrDesc.h:85</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperandInfo_html_a9173ff0e651bbc7ce633a7c4b83d9586"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">llvm::MCOperandInfo::OperandType</a></div><div class="ttdeci">uint8_t OperandType</div><div class="ttdoc">Information about the type of the operand.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00097">MCInstrDesc.h:97</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperandInfo_html_ad3abf78805559fecd7642d0c57032c56"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">llvm::MCOperandInfo::RegClass</a></div><div class="ttdeci">int16_t RegClass</div><div class="ttdoc">This specifies the register class enumeration of the operand if the operand is a register.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00091">MCInstrDesc.h:91</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a0a07fa5d83bbdde00209bd67ca61999d"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a0a07fa5d83bbdde00209bd67ca61999d">llvm::MCRegisterInfo::getSubRegIdxSize</a></div><div class="ttdeci">unsigned getSubRegIdxSize(unsigned Idx) const</div><div class="ttdoc">Get the size of the bit range covered by a sub-register index.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00060">MCRegisterInfo.cpp:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_ab5f8fcf4162523b2f9ff357da46b4555"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab5f8fcf4162523b2f9ff357da46b4555">llvm::MCRegisterInfo::getSubRegIdxOffset</a></div><div class="ttdeci">unsigned getSubRegIdxOffset(unsigned Idx) const</div><div class="ttdoc">Get the offset of the bit range covered by a sub-register index.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00066">MCRegisterInfo.cpp:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00033">MCRegister.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSymbolRefExpr_html_a9914b597552aa4b4bcbb8acaa04d632a"><div class="ttname"><a href="classllvm_1_1MCSymbolRefExpr.html#a9914b597552aa4b4bcbb8acaa04d632a">llvm::MCSymbolRefExpr::create</a></div><div class="ttdeci">static const MCSymbolRefExpr * create(const MCSymbol *Symbol, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00389">MCExpr.h:389</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSymbol_html"><div class="ttname"><a href="classllvm_1_1MCSymbol.html">llvm::MCSymbol</a></div><div class="ttdoc">MCSymbol - Instances of this class represent a symbol name in the MC file, and MCSymbols are created ...</div><div class="ttdef"><b>Definition:</b> <a href="MCSymbol_8h_source.html#l00040">MCSymbol.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSymbol_html_a7f1486460b5e2da7f4527bbb2da54eff"><div class="ttname"><a href="classllvm_1_1MCSymbol.html#a7f1486460b5e2da7f4527bbb2da54eff">llvm::MCSymbol::setVariableValue</a></div><div class="ttdeci">void setVariableValue(const MCExpr *Value)</div><div class="ttdef"><b>Definition:</b> <a href="MCSymbol_8cpp_source.html#l00047">MCSymbol.cpp:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1MIBundleBuilder_html"><div class="ttname"><a href="classllvm_1_1MIBundleBuilder.html">llvm::MIBundleBuilder</a></div><div class="ttdoc">Helper class for constructing bundles of MachineInstrs.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00573">MachineInstrBuilder.h:573</a></div></div>
<div class="ttc" id="aclassllvm_1_1MIBundleBuilder_html_a43e65fa50b984d52c85101caf001e543"><div class="ttname"><a href="classllvm_1_1MIBundleBuilder.html#a43e65fa50b984d52c85101caf001e543">llvm::MIBundleBuilder::begin</a></div><div class="ttdeci">MachineBasicBlock::instr_iterator begin() const</div><div class="ttdoc">Return an iterator to the first bundled instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00611">MachineInstrBuilder.h:611</a></div></div>
<div class="ttc" id="aclassllvm_1_1MIBundleBuilder_html_a6c15d55cada45b3ba4ec4ba5560c39c4"><div class="ttname"><a href="classllvm_1_1MIBundleBuilder.html#a6c15d55cada45b3ba4ec4ba5560c39c4">llvm::MIBundleBuilder::append</a></div><div class="ttdeci">MIBundleBuilder &amp; append(MachineInstr *MI)</div><div class="ttdoc">Insert MI into MBB by appending it to the instructions in the bundle.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00646">MachineInstrBuilder.h:646</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00101">MachineBasicBlock.h:102</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a03936a9b37da541420049422204ab206"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a03936a9b37da541420049422204ab206">llvm::MachineBasicBlock::pred_size</a></div><div class="ttdeci">unsigned pred_size() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00389">MachineBasicBlock.h:389</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a046a35e36c4c1206711ea82ee9cb6d72"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a046a35e36c4c1206711ea82ee9cb6d72">llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs</a></div><div class="ttdeci">void transferSuccessorsAndUpdatePHIs(MachineBasicBlock *FromMBB)</div><div class="ttdoc">Transfers all the successors, as in transferSuccessors, and update PHI operands in the successor bloc...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00929">MachineBasicBlock.cpp:929</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a095ce2d870dadf620a4c887ecc0efef8"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a095ce2d870dadf620a4c887ecc0efef8">llvm::MachineBasicBlock::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00301">MachineBasicBlock.h:301</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a1cc134bd22a318835dc929323da70ea4"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a1cc134bd22a318835dc929323da70ea4">llvm::MachineBasicBlock::getSymbol</a></div><div class="ttdeci">MCSymbol * getSymbol() const</div><div class="ttdoc">Return the MCSymbol for this basic block.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00061">MachineBasicBlock.cpp:61</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a2a25c462b91ac5da41f4ab7edc32b650"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a2a25c462b91ac5da41f4ab7edc32b650">llvm::MachineBasicBlock::rend</a></div><div class="ttdeci">reverse_iterator rend()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00339">MachineBasicBlock.h:339</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a3435a2381e60e842e915f85c931b7dde"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">llvm::MachineBasicBlock::insert</a></div><div class="ttdeci">instr_iterator insert(instr_iterator I, MachineInstr *M)</div><div class="ttdoc">Insert MI into the instruction list before I, possibly inside a bundle.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01431">MachineBasicBlock.cpp:1431</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a7ebfe0cc2f78ae5f27e1944412606973"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a7ebfe0cc2f78ae5f27e1944412606973">llvm::MachineBasicBlock::computeRegisterLiveness</a></div><div class="ttdeci">LivenessQueryResult computeRegisterLiveness(const TargetRegisterInfo *TRI, MCRegister Reg, const_iterator Before, unsigned Neighborhood=10) const</div><div class="ttdoc">Return whether (physical) register Reg has been defined and not killed as of just before Before.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01608">MachineBasicBlock.cpp:1608</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a7f0521fa2de44271fd4b909ea7351ef3"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">llvm::MachineBasicBlock::getFirstTerminator</a></div><div class="ttdeci">iterator getFirstTerminator()</div><div class="ttdoc">Returns an iterator to the first terminator instruction of this basic block.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00242">MachineBasicBlock.cpp:242</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a935e2a8884592189d8f261634a0b24c5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">llvm::MachineBasicBlock::addSuccessor</a></div><div class="ttdeci">void addSuccessor(MachineBasicBlock *Succ, BranchProbability Prob=BranchProbability::getUnknown())</div><div class="ttdoc">Add Succ as a successor of this MachineBasicBlock.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00790">MachineBasicBlock.cpp:790</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_aa7dc7faaab4856b8f0014b8283e26c7b"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#aa7dc7faaab4856b8f0014b8283e26c7b">llvm::MachineBasicBlock::getFirstNonPHI</a></div><div class="ttdeci">iterator getFirstNonPHI()</div><div class="ttdoc">Returns a pointer to the first instruction in this block that is not a PHINode instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00200">MachineBasicBlock.cpp:200</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_aa8d1d8d88835b75b05b14ab774785e8a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#aa8d1d8d88835b75b05b14ab774785e8a">llvm::MachineBasicBlock::succ_empty</a></div><div class="ttdeci">bool succ_empty() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00408">MachineBasicBlock.h:408</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00329">MachineBasicBlock.h:329</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_ab622d694b5fcb0edb99159f1ebdcdb6b"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab622d694b5fcb0edb99159f1ebdcdb6b">llvm::MachineBasicBlock::findDebugLoc</a></div><div class="ttdeci">DebugLoc findDebugLoc(instr_iterator MBBI)</div><div class="ttdoc">Find the next valid DebugLoc starting at MBBI, skipping any debug instructions.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01492">MachineBasicBlock.cpp:1492</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00331">MachineBasicBlock.h:331</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_acc786576edf1d6a2697426143314bcef"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acc786576edf1d6a2697426143314bcef">llvm::MachineBasicBlock::const_instr_iterator</a></div><div class="ttdeci">Instructions::const_iterator const_instr_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00289">MachineBasicBlock.h:289</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_acf6442108e21e7e5379feb8962de65b7"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00285">MachineBasicBlock.h:285</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_ad26bff839257f220557ce812b2159c72"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ad26bff839257f220557ce812b2159c72">llvm::MachineBasicBlock::erase</a></div><div class="ttdeci">instr_iterator erase(instr_iterator I)</div><div class="ttdoc">Remove an instruction from the instruction list and delete it.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01418">MachineBasicBlock.cpp:1418</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_ad56ff27a502cd519f9aaf5cc028b4ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ad56ff27a502cd519f9aaf5cc028b4ea5">llvm::MachineBasicBlock::terminators</a></div><div class="ttdeci">iterator_range&lt; iterator &gt; terminators()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00349">MachineBasicBlock.h:349</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_ad88ff1529541fb4e243cc8ed90b11131"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ad88ff1529541fb4e243cc8ed90b11131">llvm::MachineBasicBlock::successors</a></div><div class="ttdeci">iterator_range&lt; succ_iterator &gt; successors()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00416">MachineBasicBlock.h:416</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_addd80df79ba902914c7d8a52e3896b79"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#addd80df79ba902914c7d8a52e3896b79">llvm::MachineBasicBlock::predecessors</a></div><div class="ttdeci">iterator_range&lt; pred_iterator &gt; predecessors()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00410">MachineBasicBlock.h:410</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_adf0023bdc4f05a7849c35b1c859580d8"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">llvm::MachineBasicBlock::splice</a></div><div class="ttdeci">void splice(iterator Where, MachineBasicBlock *Other, iterator From)</div><div class="ttdoc">Take an instruction from MBB 'Other' at the position From, and insert it into this MBB right before '...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l01067">MachineBasicBlock.h:1067</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_af0288e181965a5ff9f0c7a75201fd142a092531ae27becd74d96d4a6fae76f863"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#af0288e181965a5ff9f0c7a75201fd142a092531ae27becd74d96d4a6fae76f863">llvm::MachineBasicBlock::LQR_Dead</a></div><div class="ttdeci">@ LQR_Dead</div><div class="ttdoc">Register is known to be fully dead.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l01138">MachineBasicBlock.h:1138</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineDominatorTree_html"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html">llvm::MachineDominatorTree</a></div><div class="ttdoc">DominatorTree Class - Concrete subclass of DominatorTreeBase that is used to compute a normal dominat...</div><div class="ttdef"><b>Definition:</b> <a href="MachineDominators_8h_source.html#l00051">MachineDominators.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineDominatorTree_html_a38154ee00957e3d9889dc230c8f75173"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html#a38154ee00957e3d9889dc230c8f75173">llvm::MachineDominatorTree::addNewBlock</a></div><div class="ttdeci">MachineDomTreeNode * addNewBlock(MachineBasicBlock *BB, MachineBasicBlock *DomBB)</div><div class="ttdoc">addNewBlock - Add a new node to the dominator tree information.</div><div class="ttdef"><b>Definition:</b> <a href="MachineDominators_8h_source.html#l00182">MachineDominators.h:182</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineDominatorTree_html_ab13bd8c59060a1a21651041796177f8a"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html#ab13bd8c59060a1a21651041796177f8a">llvm::MachineDominatorTree::properlyDominates</a></div><div class="ttdeci">bool properlyDominates(const MachineDomTreeNode *A, const MachineDomTreeNode *B) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineDominators_8h_source.html#l00146">MachineDominators.h:146</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineDominatorTree_html_ab9bfe560a7f52ac6baaffc536a848a3c"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html#ab9bfe560a7f52ac6baaffc536a848a3c">llvm::MachineDominatorTree::changeImmediateDominator</a></div><div class="ttdeci">void changeImmediateDominator(MachineBasicBlock *N, MachineBasicBlock *NewIDom)</div><div class="ttdoc">changeImmediateDominator - This method is used to update the dominator tree information when a node's...</div><div class="ttdef"><b>Definition:</b> <a href="MachineDominators_8h_source.html#l00191">MachineDominators.h:191</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00259">MachineFunction.h:259</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a0d496cc15e312863869a384532968143"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, MachineMemOperand::Flags f, uint64_t s, Align base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr, SyncScope::ID SSID=SyncScope::System, AtomicOrdering Ordering=AtomicOrdering::NotAtomic, AtomicOrdering FailureOrdering=AtomicOrdering::NotAtomic)</div><div class="ttdoc">getMachineMemOperand - Allocate a new MachineMemOperand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00485">MachineFunction.cpp:485</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a3825368aca2bc1550d173660df4da6a6"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00716">MachineFunction.h:716</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a54f334a9c8ca6d105eae383ae87e4524"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00732">MachineFunction.h:732</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a752546c51633c140d9ca4ab98b4781b6"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a752546c51633c140d9ca4ab98b4781b6">llvm::MachineFunction::getContext</a></div><div class="ttdeci">MCContext &amp; getContext() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00668">MachineFunction.h:668</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a810234b6b3d223b7c74a4253fcc5ea5e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00726">MachineFunction.h:726</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a977ddce262de45c645be23d951066351"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">Function &amp; getFunction()</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00682">MachineFunction.h:682</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a9e51edf88ef3878857794a6bf7e44287"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a9e51edf88ef3878857794a6bf7e44287">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const LLVMTargetMachine &amp; getTarget() const</div><div class="ttdoc">getTarget - Return the target machine this machine code is compiled with</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00712">MachineFunction.h:712</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ab7feae1932b436c8630e247166ec42b7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00814">MachineFunction.h:814</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ac485421b5fcb9454ea64e74f6396a810"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac485421b5fcb9454ea64e74f6396a810">llvm::MachineFunction::CloneMachineInstr</a></div><div class="ttdeci">MachineInstr * CloneMachineInstr(const MachineInstr *Orig)</div><div class="ttdoc">Create a new MachineInstr which is a copy of Orig, identical in all ways except the instruction has n...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00406">MachineFunction.cpp:406</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_adfc62ee16549afaac5bde30156ddc989"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#adfc62ee16549afaac5bde30156ddc989">llvm::MachineFunction::CreateMachineBasicBlock</a></div><div class="ttdeci">MachineBasicBlock * CreateMachineBasicBlock(const BasicBlock *BB=nullptr, std::optional&lt; UniqueBBID &gt; BBID=std::nullopt)</div><div class="ttdoc">CreateMachineBasicBlock - Allocate a new MachineBasicBlock.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00461">MachineFunction.cpp:461</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_af4c0db6d503e0ba3b8e44067023ffbba"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">llvm::MachineFunction::insert</a></div><div class="ttdeci">void insert(iterator MBBI, MachineBasicBlock *MBB)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00939">MachineFunction.h:939</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00070">MachineInstrBuilder.h:70</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a1c5fadb14ff1d77faad0cb58a43252ab"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">llvm::MachineInstrBuilder::getReg</a></div><div class="ttdeci">Register getReg(unsigned Idx) const</div><div class="ttdoc">Get the register for the operand index.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00095">MachineInstrBuilder.h:95</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a6c1f959947905135c7dd215b64957654"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00132">MachineInstrBuilder.h:132</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a713eab58694282971c413a0d6de5975c"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">llvm::MachineInstrBuilder::add</a></div><div class="ttdeci">const MachineInstrBuilder &amp; add(const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00225">MachineInstrBuilder.h:225</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a7ffeb5b3940506a54e69e72e26e2a6cd"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a7ffeb5b3940506a54e69e72e26e2a6cd">llvm::MachineInstrBuilder::addSym</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addSym(MCSymbol *Sym, unsigned char TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00268">MachineInstrBuilder.h:268</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a86a93dd8ddbce120d8c3101c16bc3cc6"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">llvm::MachineInstrBuilder::addFrameIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addFrameIndex(int Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00153">MachineInstrBuilder.h:153</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a927857fc69e4b4f0cde307f86f180df5"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00098">MachineInstrBuilder.h:98</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_abf1febf2a98f588146548a3a485d3838"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#abf1febf2a98f588146548a3a485d3838">llvm::MachineInstrBuilder::addMBB</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMBB(MachineBasicBlock *MBB, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00147">MachineInstrBuilder.h:147</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_ad84ebe08bb098cd283e922fd186f77e9"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad84ebe08bb098cd283e922fd186f77e9">llvm::MachineInstrBuilder::cloneMemRefs</a></div><div class="ttdeci">const MachineInstrBuilder &amp; cloneMemRefs(const MachineInstr &amp;OtherMI) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00214">MachineInstrBuilder.h:214</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_adf25b569ca308aacc819a2331626ed5d"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#adf25b569ca308aacc819a2331626ed5d">llvm::MachineInstrBuilder::setMIFlags</a></div><div class="ttdeci">const MachineInstrBuilder &amp; setMIFlags(unsigned Flags) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00274">MachineInstrBuilder.h:274</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_ae4cfeb86ad3780d71eb022485e91d211"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ae4cfeb86ad3780d71eb022485e91d211">llvm::MachineInstrBuilder::copyImplicitOps</a></div><div class="ttdeci">const MachineInstrBuilder &amp; copyImplicitOps(const MachineInstr &amp;OtherMI) const</div><div class="ttdoc">Copy all the implicit operands from OtherMI onto this one.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00327">MachineInstrBuilder.h:327</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_ae565d45627e1678a3e37bd6a016c561c"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ae565d45627e1678a3e37bd6a016c561c">llvm::MachineInstrBuilder::addMemOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMemOperand(MachineMemOperand *MMO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00203">MachineInstrBuilder.h:203</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_af584d2eb0342e655d6ec597c0f7958db"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#af584d2eb0342e655d6ec597c0f7958db">llvm::MachineInstrBuilder::addDef</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addDef(Register RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register definition operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00117">MachineInstrBuilder.h:117</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:68</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00543">MachineInstr.h:543</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a17f5d15a7320dec2cfefb6617f711ab7"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">llvm::MachineInstr::mayLoadOrStore</a></div><div class="ttdeci">bool mayLoadOrStore(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly read or modify memory.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01124">MachineInstr.h:1124</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a1912d4fbc40c61a12b1f770ad54dfd74"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">llvm::MachineInstr::isCopy</a></div><div class="ttdeci">bool isCopy() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01391">MachineInstr.h:1391</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a1e855100f407ca4be098d0050be403b0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00326">MachineInstr.h:326</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a23fcb3c9cc9602657a3de8aa9ed0457d"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a23fcb3c9cc9602657a3de8aa9ed0457d">llvm::MachineInstr::findRegisterDefOperandIdx</a></div><div class="ttdeci">int findRegisterDefOperandIdx(Register Reg, bool isDead=false, bool Overlap=false, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Returns the operand index that is a def of the specified register or -1 if it is not found.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01063">MachineInstr.cpp:1063</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a2be4041e5133aa22135fa2890cc7aeae"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a2be4041e5133aa22135fa2890cc7aeae">llvm::MachineInstr::addImplicitDefUseOperands</a></div><div class="ttdeci">void addImplicitDefUseOperands(MachineFunction &amp;MF)</div><div class="ttdoc">Add all implicit def and use operands to this instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00087">MachineInstr.cpp:87</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00546">MachineInstr.h:546</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a469e271fba3a9b52dad4fa54eaf44e2b"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">llvm::MachineInstr::addOperand</a></div><div class="ttdeci">void addOperand(MachineFunction &amp;MF, const MachineOperand &amp;Op)</div><div class="ttdoc">Add the specified operand to the instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00201">MachineInstr.cpp:201</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a51f1fa9d5384d3b9c157a8216fef671d"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a51f1fa9d5384d3b9c157a8216fef671d">llvm::MachineInstr::explicit_operands</a></div><div class="ttdeci">iterator_range&lt; mop_iterator &gt; explicit_operands()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00665">MachineInstr.h:665</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a56b7fed94faeb5bc67ee2b71608d2665"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">llvm::MachineInstr::getNumExplicitOperands</a></div><div class="ttdeci">unsigned getNumExplicitOperands() const</div><div class="ttdoc">Returns the number of non-implicit operands.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00749">MachineInstr.cpp:749</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a682028ac4a06c9e3550fa8e6e1909fa9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">llvm::MachineInstr::mayLoad</a></div><div class="ttdeci">bool mayLoad(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly read memory.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01101">MachineInstr.h:1101</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a8c161f5f015730ac6853c802c3693a41"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a8c161f5f015730ac6853c802c3693a41">llvm::MachineInstr::hasUnmodeledSideEffects</a></div><div class="ttdeci">bool hasUnmodeledSideEffects() const</div><div class="ttdoc">Return true if this instruction has side effects that are not modeled by mayLoad / mayStore,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01474">MachineInstr.cpp:1474</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a8e66e9ca7739874b25b9337940c26a0a"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a8e66e9ca7739874b25b9337940c26a0a">llvm::MachineInstr::untieRegOperand</a></div><div class="ttdeci">void untieRegOperand(unsigned OpIdx)</div><div class="ttdoc">Break any tie involving OpIdx.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01915">MachineInstr.h:1915</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a9117508fb00fda14207e7f968389544c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a9117508fb00fda14207e7f968389544c">llvm::MachineInstr::setDesc</a></div><div class="ttdeci">void setDesc(const MCInstrDesc &amp;TID)</div><div class="ttdoc">Replace the instruction descriptor (thus opcode) of the current instruction with a new one.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00141">MachineInstr.cpp:141</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a999795324f5e7c578a97992d780080f1"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">llvm::MachineInstr::hasOneMemOperand</a></div><div class="ttdeci">bool hasOneMemOperand() const</div><div class="ttdoc">Return true if this instruction has exactly one MachineMemOperand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00789">MachineInstr.h:789</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_aa37e31e5df481d2f8a6f9f022886cf5e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aa37e31e5df481d2f8a6f9f022886cf5e">llvm::MachineInstr::tieOperands</a></div><div class="ttdeci">void tieOperands(unsigned DefIdx, unsigned UseIdx)</div><div class="ttdoc">Add a tie between the register operands at DefIdx and UseIdx.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01121">MachineInstr.cpp:1121</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_aa5ff177bc1498508696aaf27235db3fc"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">llvm::MachineInstr::memoperands_begin</a></div><div class="ttdeci">mmo_iterator memoperands_begin() const</div><div class="ttdoc">Access to memory operands of the instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00774">MachineInstr.h:774</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_aabc3917d917c6247778c88107945d13b"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aabc3917d917c6247778c88107945d13b">llvm::MachineInstr::hasOrderedMemoryRef</a></div><div class="ttdeci">bool hasOrderedMemoryRef() const</div><div class="ttdoc">Return true if this instruction may have an ordered or volatile memory reference, or if the informati...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01400">MachineInstr.cpp:1400</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ab05719438bdf4b46871e5ecd9730caeb"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">llvm::MachineInstr::getMF</a></div><div class="ttdeci">const MachineFunction * getMF() const</div><div class="ttdoc">Return the function that contains the basic block that this instruction belongs to.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00706">MachineInstr.cpp:706</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ab37075d621acbbfc96ef2662f2e29883"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab37075d621acbbfc96ef2662f2e29883">llvm::MachineInstr::memoperands</a></div><div class="ttdeci">ArrayRef&lt; MachineMemOperand * &gt; memoperands() const</div><div class="ttdoc">Access to memory operands of the instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00756">MachineInstr.h:756</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ab96f3235c18e659758517d0532d606c9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">llvm::MachineInstr::mayStore</a></div><div class="ttdeci">bool mayStore(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly modify memory.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01114">MachineInstr.h:1114</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_abb10ef030fba4ea901518a0c8dbef3e2"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">const DebugLoc &amp; getDebugLoc() const</div><div class="ttdoc">Returns the debug location id of this MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00472">MachineInstr.h:472</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ac2421adbb9996e1b15f03a8abb6c70a8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">llvm::MachineInstr::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdoc">Unlink 'this' from the containing basic block and delete it.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00720">MachineInstr.cpp:720</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ac3b161ec90385105cb46a08b52139e60"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac3b161ec90385105cb46a08b52139e60">llvm::MachineInstr::removeOperand</a></div><div class="ttdeci">void removeOperand(unsigned OpNo)</div><div class="ttdoc">Erase an operand from an instruction, leaving it with one fewer operand than it started with.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00291">MachineInstr.cpp:291</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ac8ce95857a66b3706a84d1fd5072f0dd"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac8ce95857a66b3706a84d1fd5072f0dd">llvm::MachineInstr::setPostInstrSymbol</a></div><div class="ttdeci">void setPostInstrSymbol(MachineFunction &amp;MF, MCSymbol *Symbol)</div><div class="ttdoc">Set a symbol that will be emitted just after the instruction itself.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00484">MachineInstr.cpp:484</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ad0666b4ee4d5d2ade97f5f1e63865bab"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad0666b4ee4d5d2ade97f5f1e63865bab">llvm::MachineInstr::implicit_operands</a></div><div class="ttdeci">iterator_range&lt; mop_iterator &gt; implicit_operands()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00673">MachineInstr.h:673</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ad67c9230577a0b640c52852c75c93939"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00553">MachineInstr.h:553</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ad73e18478cd951f76d35a88c4d43ef5a"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad73e18478cd951f76d35a88c4d43ef5a">llvm::MachineInstr::getFlags</a></div><div class="ttdeci">uint32_t getFlags() const</div><div class="ttdoc">Return the MI flags bitvector.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00371">MachineInstr.h:371</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_afda2c0f22be043ae42b0ec71b661f565"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#afda2c0f22be043ae42b0ec71b661f565">llvm::MachineInstr::addRegisterDead</a></div><div class="ttdeci">bool addRegisterDead(Register Reg, const TargetRegisterInfo *RegInfo, bool AddIfNotFound=false)</div><div class="ttdoc">We have determined MI defined a register without a use.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l02005">MachineInstr.cpp:2005</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00128">MachineMemOperand.h:128</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdeci">@ MOLoad</div><div class="ttdoc">The memory access reads data.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00135">MachineMemOperand.h:135</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">llvm::MachineMemOperand::MOStore</a></div><div class="ttdeci">@ MOStore</div><div class="ttdoc">The memory access writes data.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00137">MachineMemOperand.h:137</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00048">MachineOperand.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a001d31fcea92be51d2999826b806606f"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">llvm::MachineOperand::setSubReg</a></div><div class="ttdeci">void setSubReg(unsigned subReg)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00490">MachineOperand.h:490</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a028a8c5113d40d8c3f4427053bf36738"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">llvm::MachineOperand::getSubReg</a></div><div class="ttdeci">unsigned getSubReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00374">MachineOperand.h:374</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a0fcdaab1a4c3134b8f80aa74cabeb970"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a0fcdaab1a4c3134b8f80aa74cabeb970">llvm::MachineOperand::getGlobal</a></div><div class="ttdeci">const GlobalValue * getGlobal() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00582">MachineOperand.h:582</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a10e708480cdc97c951368e06c13eac92"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a10e708480cdc97c951368e06c13eac92">llvm::MachineOperand::setImplicit</a></div><div class="ttdeci">void setImplicit(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00514">MachineOperand.h:514</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a1255befbcd6e034394681b1bcd3529ff"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">llvm::MachineOperand::isUndef</a></div><div class="ttdeci">bool isUndef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00404">MachineOperand.h:404</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a13b9c3d91aaffb22e0119f3467694b69"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a13b9c3d91aaffb22e0119f3467694b69">llvm::MachineOperand::ChangeToFrameIndex</a></div><div class="ttdeci">void ChangeToFrameIndex(int Idx, unsigned TargetFlags=0)</div><div class="ttdoc">Replace this operand with a frame index.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00233">MachineOperand.cpp:233</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a2feaa1c69335c6b9028076cd68c7a5f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">llvm::MachineOperand::setImm</a></div><div class="ttdeci">void setImm(int64_t immVal)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00684">MachineOperand.h:684</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00556">MachineOperand.h:556</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a3bf161859e1ad7fd3da485d3cb688d34"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">llvm::MachineOperand::isImplicit</a></div><div class="ttdeci">bool isImplicit() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00389">MachineOperand.h:389</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a4046212ebc647b17e811837ae4ea3afd"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00399">MachineOperand.h:399</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00329">MachineOperand.h:329</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a61a42c85bd86c6ca4554e27d33c3f798"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a61a42c85bd86c6ca4554e27d33c3f798">llvm::MachineOperand::setIsDead</a></div><div class="ttdeci">void setIsDead(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00525">MachineOperand.h:525</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a682ba82f42f7903d0000ffbb13ea3b57"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(Register Reg)</div><div class="ttdoc">Change the register this operand corresponds to.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00061">MachineOperand.cpp:61</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a69544ec8658eadeed98245dc37c3a541"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">llvm::MachineOperand::isUse</a></div><div class="ttdeci">bool isUse() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00379">MachineOperand.h:379</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00331">MachineOperand.h:331</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a7b39ecfd6793534206dbb095b0d464c7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a7b39ecfd6793534206dbb095b0d464c7">llvm::MachineOperand::ChangeToImmediate</a></div><div class="ttdeci">void ChangeToImmediate(int64_t ImmVal, unsigned TargetFlags=0)</div><div class="ttdoc">ChangeToImmediate - Replace this operand with a new immediate operand of the specified value.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00162">MachineOperand.cpp:162</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a83e996ed26eacbf3033314b3df58b133"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a83e996ed26eacbf3033314b3df58b133">llvm::MachineOperand::ChangeToGA</a></div><div class="ttdeci">void ChangeToGA(const GlobalValue *GV, int64_t Offset, unsigned TargetFlags=0)</div><div class="ttdoc">ChangeToGA - Replace this operand with a new global address operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00196">MachineOperand.cpp:196</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a8a82683fccdef8a5ef772ef03277aee7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">llvm::MachineOperand::setIsKill</a></div><div class="ttdeci">void setIsKill(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00519">MachineOperand.h:519</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a9404d5d9e4be534bb544777aae216691"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">llvm::MachineOperand::ChangeToRegister</a></div><div class="ttdeci">void ChangeToRegister(Register Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isDebug=false)</div><div class="ttdoc">ChangeToRegister - Replace this operand with a new register operand of the specified value.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00273">MachineOperand.cpp:273</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a9719077fcba2cd439e84897257a47bb0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">llvm::MachineOperand::getParent</a></div><div class="ttdeci">MachineInstr * getParent()</div><div class="ttdoc">getParent - Return the instruction that this operand belongs to.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00243">MachineOperand.h:243</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_aa233a8fe996a2045f5b02f5161e145c2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa233a8fe996a2045f5b02f5161e145c2">llvm::MachineOperand::setOffset</a></div><div class="ttdeci">void setOffset(int64_t Offset)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00699">MachineOperand.h:699</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_aa2d3a60e597b4a6cf24ee4ac12d2cdbf"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa2d3a60e597b4a6cf24ee4ac12d2cdbf">llvm::MachineOperand::isDebug</a></div><div class="ttdeci">bool isDebug() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00455">MachineOperand.h:455</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_aaa68daaf8d7b773d012887c92c2023ce"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">llvm::MachineOperand::getIndex</a></div><div class="ttdeci">int getIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00576">MachineOperand.h:576</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_aaee820701392c55ad54235d3d7201206"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">llvm::MachineOperand::isDead</a></div><div class="ttdeci">bool isDead() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00394">MachineOperand.h:394</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ab06dda088d3c7686f7dfcdb2b96323f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab06dda088d3c7686f7dfcdb2b96323f5">llvm::MachineOperand::getTargetFlags</a></div><div class="ttdeci">unsigned getTargetFlags() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00226">MachineOperand.h:226</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ab09679b541a6ba1219b3602569847364"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">llvm::MachineOperand::CreateImm</a></div><div class="ttdeci">static MachineOperand CreateImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00819">MachineOperand.h:819</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ab0d1155c8c38e84cbe387998fd2e517e"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab0d1155c8c38e84cbe387998fd2e517e">llvm::MachineOperand::isGlobal</a></div><div class="ttdeci">bool isGlobal() const</div><div class="ttdoc">isGlobal - Tests if this is a MO_GlobalAddress operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00347">MachineOperand.h:347</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ab313591ae4ea1e3a4ab59121a7dc2a2b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab313591ae4ea1e3a4ab59121a7dc2a2b">llvm::MachineOperand::getType</a></div><div class="ttdeci">MachineOperandType getType() const</div><div class="ttdoc">getType - Returns the MachineOperandType for this operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00224">MachineOperand.h:224</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ab979122f21b7fa46d3d2d9b21983068b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">llvm::MachineOperand::setIsUndef</a></div><div class="ttdeci">void setIsUndef(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00530">MachineOperand.h:530</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00369">MachineOperand.h:369</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac0890848fb02b90b1f7956063bc61cb3"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0890848fb02b90b1f7956063bc61cb3">llvm::MachineOperand::isTargetIndex</a></div><div class="ttdeci">bool isTargetIndex() const</div><div class="ttdoc">isTargetIndex - Tests if this is a MO_TargetIndex operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00343">MachineOperand.h:343</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ad407b071bad6c9a435cade250ec8c8b6"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad407b071bad6c9a435cade250ec8c8b6">llvm::MachineOperand::setTargetFlags</a></div><div class="ttdeci">void setTargetFlags(unsigned F)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00229">MachineOperand.h:229</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ad7213433bd60dc33020246384dc18b9b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">llvm::MachineOperand::isFI</a></div><div class="ttdeci">bool isFI() const</div><div class="ttdoc">isFI - Tests if this is a MO_FrameIndex operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00339">MachineOperand.h:339</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ad7f2dc64214551418f486026ffc95fa4"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad7f2dc64214551418f486026ffc95fa4">llvm::MachineOperand::isIdenticalTo</a></div><div class="ttdeci">bool isIdenticalTo(const MachineOperand &amp;Other) const</div><div class="ttdoc">Returns true if this operand is identical to the specified operand except for liveness related flags ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00319">MachineOperand.cpp:319</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba066f84460d9f7b61d54b187555756ef6"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba066f84460d9f7b61d54b187555756ef6">llvm::MachineOperand::MO_Immediate</a></div><div class="ttdeci">@ MO_Immediate</div><div class="ttdoc">Immediate operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00052">MachineOperand.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba99b874c6560305fd292d20f6a06da166"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba99b874c6560305fd292d20f6a06da166">llvm::MachineOperand::MO_Register</a></div><div class="ttdeci">@ MO_Register</div><div class="ttdoc">Register operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00051">MachineOperand.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af2c351dad09a71aa08e1d85c67ae6e53"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">llvm::MachineOperand::CreateReg</a></div><div class="ttdeci">static MachineOperand CreateReg(Register Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isEarlyClobber=false, unsigned SubReg=0, bool isDebug=false, bool isInternalRead=false, bool isRenamable=false)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00837">MachineOperand.h:837</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af624ff47eaa512dbe23866accb3837c1"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af624ff47eaa512dbe23866accb3837c1">llvm::MachineOperand::getOffset</a></div><div class="ttdeci">int64_t getOffset() const</div><div class="ttdoc">Return the offset from the symbol in this operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00629">MachineOperand.h:629</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_afcb818bd3e34498f8f72ca555a36d5eb"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#afcb818bd3e34498f8f72ca555a36d5eb">llvm::MachineOperand::isFPImm</a></div><div class="ttdeci">bool isFPImm() const</div><div class="ttdoc">isFPImm - Tests if this is a MO_FPImmediate operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00335">MachineOperand.h:335</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">llvm::MachineRegisterInfo::defusechain_iterator</a></div><div class="ttdoc">reg_begin/reg_end - Provide iteration support to walk over all definitions and uses of a register wit...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01029">MachineRegisterInfo.h:1029</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a53ca7cff9e929ba372da9780fdd44b02"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a53ca7cff9e929ba372da9780fdd44b02">llvm::MachineRegisterInfo::isReserved</a></div><div class="ttdeci">bool isReserved(MCRegister PhysReg) const</div><div class="ttdoc">isReserved - Returns true when PhysReg is a reserved register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00956">MachineRegisterInfo.h:956</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html_a14812153b6cf8c1cb26c3de8b96ba91c"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a14812153b6cf8c1cb26c3de8b96ba91c">llvm::RegScavenger::enterBasicBlockEnd</a></div><div class="ttdeci">void enterBasicBlockEnd(MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Start tracking liveness from the end of basic block MBB.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00076">RegisterScavenging.cpp:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html_a27037167fddcdde3b6207d025267bbfc"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a27037167fddcdde3b6207d025267bbfc">llvm::RegScavenger::isRegUsed</a></div><div class="ttdeci">bool isRegUsed(Register Reg, bool includeReserved=true) const</div><div class="ttdoc">Return if a specific register is currently used.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00095">RegisterScavenging.cpp:95</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html_a34542ec002baa6b027a6d05644c6bb2e"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a34542ec002baa6b027a6d05644c6bb2e">llvm::RegScavenger::setRegUsed</a></div><div class="ttdeci">void setRegUsed(Register Reg, LaneBitmask LaneMask=LaneBitmask::getAll())</div><div class="ttdoc">Tell the scavenger a register is used.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00051">RegisterScavenging.cpp:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html_a4a44764b1c5681c8fb057f13b3f30047"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a4a44764b1c5681c8fb057f13b3f30047">llvm::RegScavenger::backward</a></div><div class="ttdeci">void backward()</div><div class="ttdoc">Update internal register state and move MBB iterator backwards.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00082">RegisterScavenging.cpp:82</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html_a4f1af6e587ae8846628561570b54e2ee"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a4f1af6e587ae8846628561570b54e2ee">llvm::RegScavenger::enterBasicBlock</a></div><div class="ttdeci">void enterBasicBlock(MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Start tracking liveness from the begin of basic block MBB.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00070">RegisterScavenging.cpp:70</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html_a62d08c8303092539ecb1fde389108e7a"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a62d08c8303092539ecb1fde389108e7a">llvm::RegScavenger::scavengeRegisterBackwards</a></div><div class="ttdeci">Register scavengeRegisterBackwards(const TargetRegisterClass &amp;RC, MachineBasicBlock::iterator To, bool RestoreAfter, int SPAdj, bool AllowSpill=true)</div><div class="ttdoc">Make a register of the specific register class available from the current position backwards to the p...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8cpp_source.html#l00296">RegisterScavenging.cpp:296</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a7b7ace4016fc342a5535307a10198daa"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a7b7ace4016fc342a5535307a10198daa">llvm::RegisterBankInfo::getRegBank</a></div><div class="ttdeci">const RegisterBank &amp; getRegBank(unsigned ID)</div><div class="ttdoc">Get the register bank identified by ID.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00440">RegisterBankInfo.h:440</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html_abea60948498472cef86d66586ded919e"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">llvm::RegisterBank::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Get the identifier of this register bank.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00045">RegisterBank.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html_a7407603b3efcdc8d4c2b76697be34528"><div class="ttname"><a href="classllvm_1_1Register.html#a7407603b3efcdc8d4c2b76697be34528">llvm::Register::isValid</a></div><div class="ttdeci">constexpr bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00116">Register.h:116</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html_ab203bbcbc320180b1da9e9a92ee0c784"><div class="ttname"><a href="classllvm_1_1Register.html#ab203bbcbc320180b1da9e9a92ee0c784">llvm::Register::isVirtual</a></div><div class="ttdeci">constexpr bool isVirtual() const</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00091">Register.h:91</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html_affdbf5b92ed7e01352e2f39466efbe21"><div class="ttname"><a href="classllvm_1_1Register.html#affdbf5b92ed7e01352e2f39466efbe21">llvm::Register::isPhysical</a></div><div class="ttdeci">constexpr bool isPhysical() const</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00095">Register.h:95</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00477">SelectionDAGNodes.h:477</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html_a1223d6e9a7dfb6e51299b894beccc679"><div class="ttname"><a href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">llvm::SDNode::isMachineOpcode</a></div><div class="ttdeci">bool isMachineOpcode() const</div><div class="ttdoc">Test if this node has a post-isel opcode, directly corresponding to a MachineInstr opcode.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00713">SelectionDAGNodes.h:713</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html_a7c6e64fef2ad2ba4052cd8365e97e8d2"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7c6e64fef2ad2ba4052cd8365e97e8d2">llvm::SDNode::getAsZExtVal</a></div><div class="ttdeci">uint64_t getAsZExtVal() const</div><div class="ttdoc">Helper method returns the zero-extended integer value of a ConstantSDNode.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01654">SelectionDAGNodes.h:1654</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html_a7f96a3399d86d6f136aaa121de4217a3"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">llvm::SDNode::getMachineOpcode</a></div><div class="ttdeci">unsigned getMachineOpcode() const</div><div class="ttdoc">This may only be called if isMachineOpcode returns true.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00718">SelectionDAGNodes.h:718</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html_a8388f666d6e735f35837ad03ed1f7a7a"><div class="ttname"><a href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">llvm::SDNode::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned Num) const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00941">SelectionDAGNodes.h:941</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html_a90cd0589eba5e5112a68717f122f1fbe"><div class="ttname"><a href="classllvm_1_1SDNode.html#a90cd0589eba5e5112a68717f122f1fbe">llvm::SDNode::getConstantOperandVal</a></div><div class="ttdeci">uint64_t getConstantOperandVal(unsigned Num) const</div><div class="ttdoc">Helper method returns the integer value of a ConstantSDNode operand.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01650">SelectionDAGNodes.h:1650</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdoc">Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00145">SelectionDAGNodes.h:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00083">SIInstrInfo.h:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a018ed0bfa6715cb59a09af809ceb586e"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a018ed0bfa6715cb59a09af809ceb586e">llvm::SIInstrInfo::isLegalMUBUFImmOffset</a></div><div class="ttdeci">bool isLegalMUBUFImmOffset(unsigned Imm) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08880">SIInstrInfo.cpp:8880</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a0480d6290cd95e40641f2af7a18fb764"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">llvm::SIInstrInfo::isInlineConstant</a></div><div class="ttdeci">bool isInlineConstant(const APInt &amp;Imm) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04111">SIInstrInfo.cpp:4111</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a0605f773275c0461756eae0fb2321fa0"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0605f773275c0461756eae0fb2321fa0">llvm::SIInstrInfo::isMAI</a></div><div class="ttdeci">static bool isMAI(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00776">SIInstrInfo.h:776</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a0673c8aeb9b580e1be469133adba37e5"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0673c8aeb9b580e1be469133adba37e5">llvm::SIInstrInfo::legalizeOperandsVOP3</a></div><div class="ttdeci">void legalizeOperandsVOP3(MachineRegisterInfo &amp;MRI, MachineInstr &amp;MI) const</div><div class="ttdoc">Fix operands in MI to satisfy constant bus requirements.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05850">SIInstrInfo.cpp:5850</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a08b60e6be6801b1f90d723990ef68009"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a08b60e6be6801b1f90d723990ef68009">llvm::SIInstrInfo::isDS</a></div><div class="ttdeci">static bool isDS(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00554">SIInstrInfo.h:554</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a09787033a63326e79a0d1445d3e0de13"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a09787033a63326e79a0d1445d3e0de13">llvm::SIInstrInfo::legalizeOperands</a></div><div class="ttdeci">MachineBasicBlock * legalizeOperands(MachineInstr &amp;MI, MachineDominatorTree *MDT=nullptr) const</div><div class="ttdoc">Legalize all operands in this instruction.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06433">SIInstrInfo.cpp:6433</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a09ed4b8df3900d37518583f29bbb0144"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a09ed4b8df3900d37518583f29bbb0144">llvm::SIInstrInfo::areLoadsFromSameBasePtr</a></div><div class="ttdeci">bool areLoadsFromSameBasePtr(SDNode *Load0, SDNode *Load1, int64_t &amp;Offset0, int64_t &amp;Offset1) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00235">SIInstrInfo.cpp:235</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a0a7deb17cce3406bd32958ed7b234d89"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0a7deb17cce3406bd32958ed7b234d89">llvm::SIInstrInfo::isNonUniformBranchInstr</a></div><div class="ttdeci">bool isNonUniformBranchInstr(MachineInstr &amp;Instr) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08644">SIInstrInfo.cpp:8644</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a0aab14aaa9761a9af59b094090851ca3"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0aab14aaa9761a9af59b094090851ca3">llvm::SIInstrInfo::isVOP3</a></div><div class="ttdeci">static bool isVOP3(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00504">SIInstrInfo.h:504</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a0c35b9011bab80878520faf9afcd601a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0c35b9011bab80878520faf9afcd601a">llvm::SIInstrInfo::getLiveRangeSplitOpcode</a></div><div class="ttdeci">unsigned getLiveRangeSplitOpcode(Register Reg, const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08788">SIInstrInfo.cpp:8788</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a0ced2d6b15f87f297ec231c753e624e6"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0ced2d6b15f87f297ec231c753e624e6">llvm::SIInstrInfo::getInstSizeInBytes</a></div><div class="ttdeci">unsigned getInstSizeInBytes(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08569">SIInstrInfo.cpp:8569</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a0d8a3508b676977a0396a0bb055c0a03"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0d8a3508b676977a0396a0bb055c0a03">llvm::SIInstrInfo::isNeverUniform</a></div><div class="ttdeci">static bool isNeverUniform(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00907">SIInstrInfo.h:907</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a0df02605d5e00cad00c3b7f4aef3aa14"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0df02605d5e00cad00c3b7f4aef3aa14">llvm::SIInstrInfo::getOpSize</a></div><div class="ttdeci">unsigned getOpSize(uint16_t Opcode, unsigned OpNo) const</div><div class="ttdoc">Return the size in bytes of the operand OpNo on the given.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01077">SIInstrInfo.h:1077</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a0ff5f8777cbfcc5921552cf2f4a93a36"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0ff5f8777cbfcc5921552cf2f4a93a36">llvm::SIInstrInfo::isBasicBlockPrologue</a></div><div class="ttdeci">bool isBasicBlockPrologue(const MachineInstr &amp;MI, Register Reg=Register()) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08798">SIInstrInfo.cpp:8798</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a10a8333f33c54fcb73d4f41ee264ce8e"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a10a8333f33c54fcb73d4f41ee264ce8e">llvm::SIInstrInfo::getDefaultRsrcDataFormat</a></div><div class="ttdeci">uint64_t getDefaultRsrcDataFormat() const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08448">SIInstrInfo.cpp:8448</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a125b690ac5caa9383822f14c597e792b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a125b690ac5caa9383822f14c597e792b">llvm::SIInstrInfo::getGenericInstructionUniformity</a></div><div class="ttdeci">InstructionUniformity getGenericInstructionUniformity(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l09428">SIInstrInfo.cpp:9428</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a13fdc38a01504ed9a44abd1c9018737d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a13fdc38a01504ed9a44abd1c9018737d">llvm::SIInstrInfo::isFLATScratch</a></div><div class="ttdeci">static bool isFLATScratch(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00636">SIInstrInfo.h:636</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a14d33066a44cffac139a9ab987c34c6d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a14d33066a44cffac139a9ab987c34c6d">llvm::SIInstrInfo::getIndirectRegWriteMovRelPseudo</a></div><div class="ttdeci">const MCInstrDesc &amp; getIndirectRegWriteMovRelPseudo(unsigned VecSize, unsigned EltSize, bool IsSGPR) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01531">SIInstrInfo.cpp:1531</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a15fe0ce54453ae7355ee50ef1beb52a0"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a15fe0ce54453ae7355ee50ef1beb52a0">llvm::SIInstrInfo::getAddNoCarry</a></div><div class="ttdeci">MachineInstrBuilder getAddNoCarry(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, Register DestReg) const</div><div class="ttdoc">Return a partially built integer add instruction without carry.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08821">SIInstrInfo.cpp:8821</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a16c0128051315d3d5cc1f32047c7449c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a16c0128051315d3d5cc1f32047c7449c">llvm::SIInstrInfo::mayAccessFlatAddressSpace</a></div><div class="ttdeci">bool mayAccessFlatAddressSpace(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08630">SIInstrInfo.cpp:8630</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a185895a367f8cba1b465d6fd2a660fe7"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a185895a367f8cba1b465d6fd2a660fe7">llvm::SIInstrInfo::shouldScheduleLoadsNear</a></div><div class="ttdeci">bool shouldScheduleLoadsNear(SDNode *Load0, SDNode *Load1, int64_t Offset0, int64_t Offset1, unsigned NumLoads) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00595">SIInstrInfo.cpp:595</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a1952f8650a3b903ff78f5d5eb09c29a4"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a1952f8650a3b903ff78f5d5eb09c29a4">llvm::SIInstrInfo::splitMUBUFOffset</a></div><div class="ttdeci">bool splitMUBUFOffset(uint32_t Imm, uint32_t &amp;SOffset, uint32_t &amp;ImmOffset, Align Alignment=Align(4)) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08924">SIInstrInfo.cpp:8924</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a1a819579880816f46644139609f4de8c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a1a819579880816f46644139609f4de8c">llvm::SIInstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08543">SIInstrInfo.cpp:8543</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a1bb14a9b3b3a3886cead6fd320980b3a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a1bb14a9b3b3a3886cead6fd320980b3a">llvm::SIInstrInfo::getSerializableDirectMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableDirectMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08763">SIInstrInfo.cpp:8763</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a1be82aaa744c6cf1f72570ea7d421cc3"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a1be82aaa744c6cf1f72570ea7d421cc3">llvm::SIInstrInfo::moveToVALU</a></div><div class="ttdeci">void moveToVALU(SIInstrWorklist &amp;Worklist, MachineDominatorTree *MDT) const</div><div class="ttdoc">Replace the instructions opcode with the equivalent VALU opcode.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06828">SIInstrInfo.cpp:6828</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a1c990a34866f377751f50f112cef61bc"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">llvm::SIInstrInfo::isSMRD</a></div><div class="ttdeci">static bool isSMRD(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00544">SIInstrInfo.h:544</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a1e3fa2ce8f194193f39ed6428a86c05f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a1e3fa2ce8f194193f39ed6428a86c05f">llvm::SIInstrInfo::restoreExec</a></div><div class="ttdeci">void restoreExec(MachineFunction &amp;MF, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, const DebugLoc &amp;DL, Register Reg, SlotIndexes *Indexes=nullptr) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05408">SIInstrInfo.cpp:5408</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a1f6067626e3318b8569835d83acbd92e"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a1f6067626e3318b8569835d83acbd92e">llvm::SIInstrInfo::usesConstantBus</a></div><div class="ttdeci">bool usesConstantBus(const MachineRegisterInfo &amp;MRI, const MachineOperand &amp;MO, const MCOperandInfo &amp;OpInfo) const</div><div class="ttdoc">Returns true if this operand uses the constant bus.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04418">SIInstrInfo.cpp:4418</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a1fa48fff435124100b9bc18b162bcfd3"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a1fa48fff435124100b9bc18b162bcfd3">llvm::SIInstrInfo::getMaxMUBUFImmOffset</a></div><div class="ttdeci">static unsigned getMaxMUBUFImmOffset(const GCNSubtarget &amp;ST)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08884">SIInstrInfo.cpp:8884</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a23855b574f5790880e0cdfc2b6b39aad"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a23855b574f5790880e0cdfc2b6b39aad">llvm::SIInstrInfo::legalizeOperandsFLAT</a></div><div class="ttdeci">void legalizeOperandsFLAT(MachineRegisterInfo &amp;MRI, MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06083">SIInstrInfo.cpp:6083</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a23e6a2bae144c329c1291fce64db62af"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a23e6a2bae144c329c1291fce64db62af">llvm::SIInstrInfo::FoldImmediate</a></div><div class="ttdeci">bool FoldImmediate(MachineInstr &amp;UseMI, MachineInstr &amp;DefMI, Register Reg, MachineRegisterInfo *MRI) const final</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03354">SIInstrInfo.cpp:3354</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a241b0b6bb1961190125114fb88db4a27"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a241b0b6bb1961190125114fb88db4a27">llvm::SIInstrInfo::optimizeCompareInstr</a></div><div class="ttdeci">bool optimizeCompareInstr(MachineInstr &amp;CmpInstr, Register SrcReg, Register SrcReg2, int64_t CmpMask, int64_t CmpValue, const MachineRegisterInfo *MRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l09642">SIInstrInfo.cpp:9642</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a2594ff53aaaa639014fafa681a4046ba"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a2594ff53aaaa639014fafa681a4046ba">llvm::SIInstrInfo::getNamedImmOperand</a></div><div class="ttdeci">int64_t getNamedImmOperand(const MachineInstr &amp;MI, unsigned OpName) const</div><div class="ttdoc">Get required immediate operand.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01196">SIInstrInfo.h:1196</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a28183beb0c1d8ce3fcdbb11b26467b0d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a28183beb0c1d8ce3fcdbb11b26467b0d">llvm::SIInstrInfo::getMemOperandsWithOffsetWidth</a></div><div class="ttdeci">bool getMemOperandsWithOffsetWidth(const MachineInstr &amp;LdSt, SmallVectorImpl&lt; const MachineOperand * &gt; &amp;BaseOps, int64_t &amp;Offset, bool &amp;OffsetIsScalable, unsigned &amp;Width, const TargetRegisterInfo *TRI) const final</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00361">SIInstrInfo.cpp:361</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a2c6289dfab83449b3f69792b35277cac"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">llvm::SIInstrInfo::isMTBUF</a></div><div class="ttdeci">static bool isMTBUF(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00536">SIInstrInfo.h:536</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a2c6c099091f6e286415971cc7979316a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a2c6c099091f6e286415971cc7979316a">llvm::SIInstrInfo::getIndirectGPRIDXPseudo</a></div><div class="ttdeci">const MCInstrDesc &amp; getIndirectGPRIDXPseudo(unsigned VecSize, bool IsIndirectSrc) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01398">SIInstrInfo.cpp:1398</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a2d04c20f5631c0950af280cb294db89d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a2d04c20f5631c0950af280cb294db89d">llvm::SIInstrInfo::insertReturn</a></div><div class="ttdeci">void insertReturn(MachineBasicBlock &amp;MBB) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02011">SIInstrInfo.cpp:2011</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a2d40ab246e329190bbf36cd93fd88e83"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a2d40ab246e329190bbf36cd93fd88e83">llvm::SIInstrInfo::isEXP</a></div><div class="ttdeci">static bool isEXP(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00649">SIInstrInfo.h:649</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a2d7ac7b1dd9a9e4ae81fb54010f324f9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a2d7ac7b1dd9a9e4ae81fb54010f324f9">llvm::SIInstrInfo::isSALU</a></div><div class="ttdeci">static bool isSALU(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00408">SIInstrInfo.h:408</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a31612a0bf935add36f82065133267d4a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a31612a0bf935add36f82065133267d4a">llvm::SIInstrInfo::legalizeGenericOperand</a></div><div class="ttdeci">void legalizeGenericOperand(MachineBasicBlock &amp;InsertMBB, MachineBasicBlock::iterator I, const TargetRegisterClass *DstRC, MachineOperand &amp;Op, MachineRegisterInfo &amp;MRI, const DebugLoc &amp;DL) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06101">SIInstrInfo.cpp:6101</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a31aa4c781d7a65b275b3de1882180675"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a31aa4c781d7a65b275b3de1882180675">llvm::SIInstrInfo::buildShrunkInst</a></div><div class="ttdeci">MachineInstr * buildShrunkInst(MachineInstr &amp;MI, unsigned NewOpcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04372">SIInstrInfo.cpp:4372</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a31d7b26c45988dda37e32395313029eb"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a31d7b26c45988dda37e32395313029eb">llvm::SIInstrInfo::getInstBundleSize</a></div><div class="ttdeci">unsigned getInstBundleSize(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08557">SIInstrInfo.cpp:8557</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a323a96a23d09892cc1b252bf1cba2732"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a323a96a23d09892cc1b252bf1cba2732">llvm::SIInstrInfo::isVOP2</a></div><div class="ttdeci">static bool isVOP2(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00496">SIInstrInfo.h:496</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a324a232b4fdfd0993af2c0de8ab5a374"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a324a232b4fdfd0993af2c0de8ab5a374">llvm::SIInstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03026">SIInstrInfo.cpp:3026</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a3295a9f4a742f69dfa4d7bb91cced3a9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a3295a9f4a742f69dfa4d7bb91cced3a9">llvm::SIInstrInfo::isSDWA</a></div><div class="ttdeci">static bool isSDWA(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00512">SIInstrInfo.h:512</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a339cb5c023edce57dbe8c60c466b0f68"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a339cb5c023edce57dbe8c60c466b0f68">llvm::SIInstrInfo::getKillTerminatorFromPseudo</a></div><div class="ttdeci">const MCInstrDesc &amp; getKillTerminatorFromPseudo(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08869">SIInstrInfo.cpp:8869</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a35a34ad93d12d742710032a33f3ecb57"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a35a34ad93d12d742710032a33f3ecb57">llvm::SIInstrInfo::insertNoops</a></div><div class="ttdeci">void insertNoops(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned Quantity) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02000">SIInstrInfo.cpp:2000</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a39d7080130a2d44447525617ead75825"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a39d7080130a2d44447525617ead75825">llvm::SIInstrInfo::isGather4</a></div><div class="ttdeci">static bool isGather4(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00604">SIInstrInfo.h:604</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a3d9b286b0c8c32ae52faedcc2a6130a7"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a3d9b286b0c8c32ae52faedcc2a6130a7">llvm::SIInstrInfo::isLegalVSrcOperand</a></div><div class="ttdeci">bool isLegalVSrcOperand(const MachineRegisterInfo &amp;MRI, const MCOperandInfo &amp;OpInfo, const MachineOperand &amp;MO) const</div><div class="ttdoc">Check if MO would be a valid operand for the given operand definition OpInfo.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05606">SIInstrInfo.cpp:5606</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a454f04c1cce23ff2b87305df8909ab33"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a454f04c1cce23ff2b87305df8909ab33">llvm::SIInstrInfo::createPHISourceCopy</a></div><div class="ttdeci">MachineInstr * createPHISourceCopy(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsPt, const DebugLoc &amp;DL, Register Src, unsigned SrcSubReg, Register Dst) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l09351">SIInstrInfo.cpp:9351</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a46f8aeadd124344d2708f5941a62e1b1"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a46f8aeadd124344d2708f5941a62e1b1">llvm::SIInstrInfo::readlaneVGPRToSGPR</a></div><div class="ttdeci">Register readlaneVGPRToSGPR(Register SrcReg, MachineInstr &amp;UseMI, MachineRegisterInfo &amp;MRI) const</div><div class="ttdoc">Copy a value from a VGPR (SrcReg) to SGPR.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05941">SIInstrInfo.cpp:5941</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a479dd1c44dc19d46f04837f4da7ce325"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a479dd1c44dc19d46f04837f4da7ce325">llvm::SIInstrInfo::hasModifiers</a></div><div class="ttdeci">bool hasModifiers(unsigned Opcode) const</div><div class="ttdoc">Return true if this instruction has any modifiers.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04284">SIInstrInfo.cpp:4284</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a48560701bbaa0465f8ef8d92874caaf0"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a48560701bbaa0465f8ef8d92874caaf0">llvm::SIInstrInfo::shouldClusterMemOps</a></div><div class="ttdeci">bool shouldClusterMemOps(ArrayRef&lt; const MachineOperand * &gt; BaseOps1, int64_t Offset1, bool OffsetIsScalable1, ArrayRef&lt; const MachineOperand * &gt; BaseOps2, int64_t Offset2, bool OffsetIsScalable2, unsigned ClusterSize, unsigned NumBytes) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00550">SIInstrInfo.cpp:550</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a4ab6232188433548694ea1a9a98d542f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4ab6232188433548694ea1a9a98d542f">llvm::SIInstrInfo::CreateTargetMIHazardRecognizer</a></div><div class="ttdeci">ScheduleHazardRecognizer * CreateTargetMIHazardRecognizer(const InstrItineraryData *II, const ScheduleDAGMI *DAG) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08746">SIInstrInfo.cpp:8746</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a4b7d2799877b8bf1ebd139ef268ee7d6"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4b7d2799877b8bf1ebd139ef268ee7d6">llvm::SIInstrInfo::isWave32</a></div><div class="ttdeci">bool isWave32() const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l09371">SIInstrInfo.cpp:9371</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a4c2569a20f3cd4919625f6409b53d657"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4c2569a20f3cd4919625f6409b53d657">llvm::SIInstrInfo::isHighLatencyDef</a></div><div class="ttdeci">bool isHighLatencyDef(int Opc) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08503">SIInstrInfo.cpp:8503</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a4cb529d6108d5dfdf8479ac3b03c9812"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">llvm::SIInstrInfo::legalizeOpWithMove</a></div><div class="ttdeci">void legalizeOpWithMove(MachineInstr &amp;MI, unsigned OpIdx) const</div><div class="ttdoc">Legalize the OpIndex operand of this instruction by inserting a MOV.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05503">SIInstrInfo.cpp:5503</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a4d8d351faef4293dcc8a164ce2f87d5c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4d8d351faef4293dcc8a164ce2f87d5c">llvm::SIInstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03156">SIInstrInfo.cpp:3156</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a4e8b8e35244538ba4a04d756420454ba"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4e8b8e35244538ba4a04d756420454ba">llvm::SIInstrInfo::isVOPC</a></div><div class="ttdeci">static bool isVOPC(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00520">SIInstrInfo.h:520</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a4fe4716676c6cd66f5db59639fc63bc8"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4fe4716676c6cd66f5db59639fc63bc8">llvm::SIInstrInfo::removeModOperands</a></div><div class="ttdeci">void removeModOperands(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03345">SIInstrInfo.cpp:3345</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a51b89f22fd1adb2250ed1a38ed01ff5a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a51b89f22fd1adb2250ed1a38ed01ff5a">llvm::SIInstrInfo::splitFlatOffset</a></div><div class="ttdeci">std::pair&lt; int64_t, int64_t &gt; splitFlatOffset(int64_t COffsetVal, unsigned AddrSpace, uint64_t FlatVariant) const</div><div class="ttdoc">Split COffsetVal into {immediate offset field, remainder offset} values.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l09024">SIInstrInfo.cpp:9024</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a5aa81dfde6b9b4ae42959839cd84cd63"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a5aa81dfde6b9b4ae42959839cd84cd63">llvm::SIInstrInfo::isVIMAGE</a></div><div class="ttdeci">static bool isVIMAGE(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00588">SIInstrInfo.h:588</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a5c4551760d712abe6c1234a4997e22de"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a5c4551760d712abe6c1234a4997e22de">llvm::SIInstrInfo::isSOP2</a></div><div class="ttdeci">static bool isSOP2(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00448">SIInstrInfo.h:448</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a5d2be32319a4c9ca5a0a37d0e2a3a68b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a5d2be32319a4c9ca5a0a37d0e2a3a68b">llvm::SIInstrInfo::isGWS</a></div><div class="ttdeci">static bool isGWS(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00570">SIInstrInfo.h:570</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a61297a04e9cd91c9658b9affecdd9797"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">llvm::SIInstrInfo::getNamedOperand</a></div><div class="ttdeci">LLVM_READONLY MachineOperand * getNamedOperand(MachineInstr &amp;MI, unsigned OperandName) const</div><div class="ttdoc">Returns the operand named Op.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08439">SIInstrInfo.cpp:8439</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a6409b94615d6f974f7cea22ee2814862"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a6409b94615d6f974f7cea22ee2814862">llvm::SIInstrInfo::getPreferredSelectRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPreferredSelectRegClass(unsigned Size) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01223">SIInstrInfo.cpp:1223</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a64e3c3928f613445e6a6c1f3b1073744"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a64e3c3928f613445e6a6c1f3b1073744">llvm::SIInstrInfo::isReallyTriviallyReMaterializable</a></div><div class="ttdeci">bool isReallyTriviallyReMaterializable(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00127">SIInstrInfo.cpp:127</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a64f165f45ca62b4d27bde48f484897da"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a64f165f45ca62b4d27bde48f484897da">llvm::SIInstrInfo::swapSourceModifiers</a></div><div class="ttdeci">bool swapSourceModifiers(MachineInstr &amp;MI, MachineOperand &amp;Src0, unsigned Src0OpName, MachineOperand &amp;Src1, unsigned Src1OpName) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02667">SIInstrInfo.cpp:2667</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a65dcf8264f3f411eed5734a4b1ad7efa"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a65dcf8264f3f411eed5734a4b1ad7efa">llvm::SIInstrInfo::isFLATGlobal</a></div><div class="ttdeci">static bool isFLATGlobal(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00628">SIInstrInfo.h:628</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a6bda023e350bc4b64cf3eaf60ad17a93"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a6bda023e350bc4b64cf3eaf60ad17a93">llvm::SIInstrInfo::isVSAMPLE</a></div><div class="ttdeci">static bool isVSAMPLE(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00596">SIInstrInfo.h:596</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a6c6831e85182fd706818bd9196f8604a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a6c6831e85182fd706818bd9196f8604a">llvm::SIInstrInfo::isBufferSMRD</a></div><div class="ttdeci">bool isBufferSMRD(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08904">SIInstrInfo.cpp:8904</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a6ca25d96b652c00368600bd3845f5591"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a6ca25d96b652c00368600bd3845f5591">llvm::SIInstrInfo::isKillTerminator</a></div><div class="ttdeci">static bool isKillTerminator(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08859">SIInstrInfo.cpp:8859</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a6d85a4b5e2ddc4731835d9e0c55d4ae8"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a6d85a4b5e2ddc4731835d9e0c55d4ae8">llvm::SIInstrInfo::findCommutedOpIndices</a></div><div class="ttdeci">bool findCommutedOpIndices(const MachineInstr &amp;MI, unsigned &amp;SrcOpIdx0, unsigned &amp;SrcOpIdx1) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02772">SIInstrInfo.cpp:2772</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a6ef020b54917711fa4fbe9b8ad48258b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a6ef020b54917711fa4fbe9b8ad48258b">llvm::SIInstrInfo::insertScratchExecCopy</a></div><div class="ttdeci">void insertScratchExecCopy(MachineFunction &amp;MF, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, const DebugLoc &amp;DL, Register Reg, bool IsSCCLive, SlotIndexes *Indexes=nullptr) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05375">SIInstrInfo.cpp:5375</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a71b55958d73cd9fa8c5a32f5a6ac5a4c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a71b55958d73cd9fa8c5a32f5a6ac5a4c">llvm::SIInstrInfo::hasVALU32BitEncoding</a></div><div class="ttdeci">bool hasVALU32BitEncoding(unsigned Opcode) const</div><div class="ttdoc">Return true if this 64-bit VALU instruction has a 32-bit encoding.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04272">SIInstrInfo.cpp:4272</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a75ab509751b75f67128683efcbef3e71"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a75ab509751b75f67128683efcbef3e71">llvm::SIInstrInfo::getMovOpcode</a></div><div class="ttdeci">unsigned getMovOpcode(const TargetRegisterClass *DstRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01379">SIInstrInfo.cpp:1379</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a75d714113557721ffd5bd3d06dc79642"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a75d714113557721ffd5bd3d06dc79642">llvm::SIInstrInfo::isSGPRStackAccess</a></div><div class="ttdeci">unsigned isSGPRStackAccess(const MachineInstr &amp;MI, int &amp;FrameIndex) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08521">SIInstrInfo.cpp:8521</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a765f84a0c5289fe4fc72c224abc2e4ac"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a765f84a0c5289fe4fc72c224abc2e4ac">llvm::SIInstrInfo::reMaterialize</a></div><div class="ttdeci">void reMaterialize(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, Register DestReg, unsigned SubIdx, const MachineInstr &amp;Orig, const TargetRegisterInfo &amp;TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02509">SIInstrInfo.cpp:2509</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a76a671b685940387f88a924858a371d4"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a76a671b685940387f88a924858a371d4">llvm::SIInstrInfo::buildExtractSubReg</a></div><div class="ttdeci">unsigned buildExtractSubReg(MachineBasicBlock::iterator MI, MachineRegisterInfo &amp;MRI, const MachineOperand &amp;SuperReg, const TargetRegisterClass *SuperRC, unsigned SubIdx, const TargetRegisterClass *SubRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05524">SIInstrInfo.cpp:5524</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a76f877e67f5943b857f8976d4a289848"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a76f877e67f5943b857f8976d4a289848">llvm::SIInstrInfo::legalizeOperandsVOP2</a></div><div class="ttdeci">void legalizeOperandsVOP2(MachineRegisterInfo &amp;MRI, MachineInstr &amp;MI) const</div><div class="ttdoc">Legalize operands in MI by either commuting it or inserting a copy of src1.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05732">SIInstrInfo.cpp:5732</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a7cffecf3a0aef3f0140d36560a2959d9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a7cffecf3a0aef3f0140d36560a2959d9">llvm::SIInstrInfo::isImage</a></div><div class="ttdeci">static bool isImage(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00424">SIInstrInfo.h:424</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a7d0fced78b683ae1e38051a1313615d2"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a7d0fced78b683ae1e38051a1313615d2">llvm::SIInstrInfo::isSOPK</a></div><div class="ttdeci">static bool isSOPK(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00464">SIInstrInfo.h:464</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a7d38ae4f1dfa5ec71b0f78fab996425b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">llvm::SIInstrInfo::getOpRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getOpRegClass(const MachineInstr &amp;MI, unsigned OpNo) const</div><div class="ttdoc">Return the correct register class for OpNo.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05486">SIInstrInfo.cpp:5486</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a81793225c0abc2a358b3710ed81189ec"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a81793225c0abc2a358b3710ed81189ec">llvm::SIInstrInfo::getNonSoftWaitcntOpcode</a></div><div class="ttdeci">static unsigned getNonSoftWaitcntOpcode(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00919">SIInstrInfo.h:919</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a8221c74806acd5e0e133095c1bd6a3ce"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a8221c74806acd5e0e133095c1bd6a3ce">llvm::SIInstrInfo::getDSShaderTypeValue</a></div><div class="ttdeci">static unsigned getDSShaderTypeValue(const MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l09561">SIInstrInfo.cpp:9561</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a826c5f2bb260d27a430d48225e03383e"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a826c5f2bb260d27a430d48225e03383e">llvm::SIInstrInfo::isFoldableCopy</a></div><div class="ttdeci">static bool isFoldableCopy(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03319">SIInstrInfo.cpp:3319</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a829e9621ba24a27ddaaccfb4b0f58308"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a829e9621ba24a27ddaaccfb4b0f58308">llvm::SIInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, Register DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01943">SIInstrInfo.cpp:1943</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a835ce544e7ae111f1889501136ea6b3d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a835ce544e7ae111f1889501136ea6b3d">llvm::SIInstrInfo::isImmOperandLegal</a></div><div class="ttdeci">bool isImmOperandLegal(const MachineInstr &amp;MI, unsigned OpNo, const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04242">SIInstrInfo.cpp:4242</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a857ec99c61bfc201bb60525234551102"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a857ec99c61bfc201bb60525234551102">llvm::SIInstrInfo::isIgnorableUse</a></div><div class="ttdeci">bool isIgnorableUse(const MachineOperand &amp;MO) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00187">SIInstrInfo.cpp:187</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a8616d2d8f4c04005569e89bcfe67e421"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">llvm::SIInstrInfo::isMUBUF</a></div><div class="ttdeci">static bool isMUBUF(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00528">SIInstrInfo.h:528</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a864a107b54979b53706e9d88f51c07e3"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a864a107b54979b53706e9d88f51c07e3">llvm::SIInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02043">SIInstrInfo.cpp:2043</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a86c872d6942793868e63eea201d0d8af"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a86c872d6942793868e63eea201d0d8af">llvm::SIInstrInfo::analyzeCompare</a></div><div class="ttdeci">bool analyzeCompare(const MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;SrcReg2, int64_t &amp;CmpMask, int64_t &amp;CmpValue) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l09583">SIInstrInfo.cpp:9583</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a8762c11a12f1ce6910169c87c7ffbc06"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a8762c11a12f1ce6910169c87c7ffbc06">llvm::SIInstrInfo::convertNonUniformLoopRegion</a></div><div class="ttdeci">void convertNonUniformLoopRegion(MachineBasicBlock *LoopEntry, MachineBasicBlock *LoopEnd) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08673">SIInstrInfo.cpp:8673</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a8e8f884db0a3faadefc981023902a1ec"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a8e8f884db0a3faadefc981023902a1ec">llvm::SIInstrInfo::getInstructionUniformity</a></div><div class="ttdeci">InstructionUniformity getInstructionUniformity(const MachineInstr &amp;MI) const override final</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l09477">SIInstrInfo.cpp:9477</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a8ed947ddafde5421d3f771f43f9c04d1"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a8ed947ddafde5421d3f771f43f9c04d1">llvm::SIInstrInfo::isSegmentSpecificFLAT</a></div><div class="ttdeci">static bool isSegmentSpecificFLAT(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00618">SIInstrInfo.h:618</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a953f3ddec823a0c7db75e73dbf550632"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a953f3ddec823a0c7db75e73dbf550632">llvm::SIInstrInfo::insertSelect</a></div><div class="ttdeci">void insertSelect(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, Register DstReg, ArrayRef&lt; MachineOperand &gt; Cond, Register TrueReg, Register FalseReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03212">SIInstrInfo.cpp:3212</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a960996ed89167b7ad321c647644d8dfb"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a960996ed89167b7ad321c647644d8dfb">llvm::SIInstrInfo::isDPP</a></div><div class="ttdeci">static bool isDPP(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00744">SIInstrInfo.h:744</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a96da06741a80bacedc0da0469394eff3"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a96da06741a80bacedc0da0469394eff3">llvm::SIInstrInfo::analyzeBranchImpl</a></div><div class="ttdeci">bool analyzeBranchImpl(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02983">SIInstrInfo.cpp:2983</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a975ccb82baef08d83e403c8818c52db8"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a975ccb82baef08d83e403c8818c52db8">llvm::SIInstrInfo::isLowLatencyInstruction</a></div><div class="ttdeci">bool isLowLatencyInstruction(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08497">SIInstrInfo.cpp:8497</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a9ca2446049aa20c79381f60ef473763b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a9ca2446049aa20c79381f60ef473763b">llvm::SIInstrInfo::sopkIsZext</a></div><div class="ttdeci">static bool sopkIsZext(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00845">SIInstrInfo.h:845</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a9fac55ed154a25a20608a5f71dc833c0"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a9fac55ed154a25a20608a5f71dc833c0">llvm::SIInstrInfo::materializeImmediate</a></div><div class="ttdeci">void materializeImmediate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, Register DestReg, int64_t Value) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01166">SIInstrInfo.cpp:1166</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aa02d3a96bd6edd57c5ad1ac0997c3689"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aa02d3a96bd6edd57c5ad1ac0997c3689">llvm::SIInstrInfo::isCopyInstrImpl</a></div><div class="ttdeci">std::optional&lt; DestSourcePair &gt; isCopyInstrImpl(const MachineInstr &amp;MI) const override</div><div class="ttdoc">If the specific machine instruction is a instruction that moves/copies value from one register to ano...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02660">SIInstrInfo.cpp:2660</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aa4b208f7f6a759e6572b26d8b9ebb435"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aa4b208f7f6a759e6572b26d8b9ebb435">llvm::SIInstrInfo::isAlwaysGDS</a></div><div class="ttdeci">bool isAlwaysGDS(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04032">SIInstrInfo.cpp:4032</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aae3719bc967fb84bbbd69ac597866ea1"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aae3719bc967fb84bbbd69ac597866ea1">llvm::SIInstrInfo::moveToVALUImpl</a></div><div class="ttdeci">void moveToVALUImpl(SIInstrWorklist &amp;Worklist, MachineDominatorTree *MDT, MachineInstr &amp;Inst) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06849">SIInstrInfo.cpp:6849</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aae844768b9501609ab55c31b3c4f6ea5"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aae844768b9501609ab55c31b3c4f6ea5">llvm::SIInstrInfo::canShrink</a></div><div class="ttdeci">bool canShrink(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04302">SIInstrInfo.cpp:4302</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ab02ccaad1b78c3ebc1d06867f9c3e3b6"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab02ccaad1b78c3ebc1d06867f9c3e3b6">llvm::SIInstrInfo::isAsmOnlyOpcode</a></div><div class="ttdeci">bool isAsmOnlyOpcode(int MCOp) const</div><div class="ttdoc">Check if this instruction should only be used by assembler.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l09083">SIInstrInfo.cpp:9083</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ab54d6d16078e78dfe594321574f39223"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab54d6d16078e78dfe594321574f39223">llvm::SIInstrInfo::isVGPRSpill</a></div><div class="ttdeci">static bool isVGPRSpill(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00711">SIInstrInfo.h:711</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ab56dfc46c9da130d7a7e06d7d6588164"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab56dfc46c9da130d7a7e06d7d6588164">llvm::SIInstrInfo::CreateTargetPostRAHazardRecognizer</a></div><div class="ttdeci">ScheduleHazardRecognizer * CreateTargetPostRAHazardRecognizer(const InstrItineraryData *II, const ScheduleDAG *DAG) const override</div><div class="ttdoc">This is used by the post-RA scheduler (SchedulePostRAList.cpp).</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08731">SIInstrInfo.cpp:8731</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ab7e81e8a9c8b76657635ba3035cce9bd"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab7e81e8a9c8b76657635ba3035cce9bd">llvm::SIInstrInfo::isSpillOpcode</a></div><div class="ttdeci">bool isSpillOpcode(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00727">SIInstrInfo.h:727</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ab92b353cd5e64914fd35af38bb31e61b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab92b353cd5e64914fd35af38bb31e61b">llvm::SIInstrInfo::verifyInstruction</a></div><div class="ttdeci">bool verifyInstruction(const MachineInstr &amp;MI, StringRef &amp;ErrInfo) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04500">SIInstrInfo.cpp:4500</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ab92f90456dfda18d91d3531204e5cc33"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab92f90456dfda18d91d3531204e5cc33">llvm::SIInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08529">SIInstrInfo.cpp:8529</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ab97de5c81e48922426466768a69b38bf"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab97de5c81e48922426466768a69b38bf">llvm::SIInstrInfo::isLegalFLATOffset</a></div><div class="ttdeci">bool isLegalFLATOffset(int64_t Offset, unsigned AddrSpace, uint64_t FlatVariant) const</div><div class="ttdoc">Returns if Offset is legal for the subtarget as the offset to a FLAT encoded instruction.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l09000">SIInstrInfo.cpp:9000</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ab9c89059d817934a6c4432b698ba8171"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab9c89059d817934a6c4432b698ba8171">llvm::SIInstrInfo::getInstrLatency</a></div><div class="ttdeci">unsigned getInstrLatency(const InstrItineraryData *ItinData, const MachineInstr &amp;MI, unsigned *PredCost=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l09410">SIInstrInfo.cpp:9410</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aba962e46a3ab42206182058420cb876f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aba962e46a3ab42206182058420cb876f">llvm::SIInstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l09373">SIInstrInfo.cpp:9373</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_abb7d43f6cef90b6a7954a38c64fd31d6"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#abb7d43f6cef90b6a7954a38c64fd31d6">llvm::SIInstrInfo::getSerializableTargetIndices</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; int, const char * &gt; &gt; getSerializableTargetIndices() const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08718">SIInstrInfo.cpp:8718</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_abbf7fd6ca838658494b35472858597c9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#abbf7fd6ca838658494b35472858597c9">llvm::SIInstrInfo::isVGPRCopy</a></div><div class="ttdeci">bool isVGPRCopy(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00940">SIInstrInfo.h:940</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_abdcf600002fd489c76924f2ec4f4fc0f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">llvm::SIInstrInfo::isMIMG</a></div><div class="ttdeci">static bool isMIMG(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00580">SIInstrInfo.h:580</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_abe2e17618e19433e64677bce53b46370"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#abe2e17618e19433e64677bce53b46370">llvm::SIInstrInfo::buildExtractSubRegOrImm</a></div><div class="ttdeci">MachineOperand buildExtractSubRegOrImm(MachineBasicBlock::iterator MI, MachineRegisterInfo &amp;MRI, const MachineOperand &amp;SuperReg, const TargetRegisterClass *SuperRC, unsigned SubIdx, const TargetRegisterClass *SubRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05553">SIInstrInfo.cpp:5553</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_abe3f4df7c81b52adcd9a67f4c0937634"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#abe3f4df7c81b52adcd9a67f4c0937634">llvm::SIInstrInfo::isSchedulingBoundary</a></div><div class="ttdeci">bool isSchedulingBoundary(const MachineInstr &amp;MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04001">SIInstrInfo.cpp:4001</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_abecccbf97c3a9d0be384e6c639fcf2dc"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#abecccbf97c3a9d0be384e6c639fcf2dc">llvm::SIInstrInfo::isLegalRegOperand</a></div><div class="ttdeci">bool isLegalRegOperand(const MachineRegisterInfo &amp;MRI, const MCOperandInfo &amp;OpInfo, const MachineOperand &amp;MO) const</div><div class="ttdoc">Check if MO (a register operand) is a legal register for the given operand description.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05579">SIInstrInfo.cpp:5579</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_abf1cb325e16f2016182edac3352ea467"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#abf1cb325e16f2016182edac3352ea467">llvm::SIInstrInfo::allowNegativeFlatOffset</a></div><div class="ttdeci">bool allowNegativeFlatOffset(uint64_t FlatVariant) const</div><div class="ttdoc">Returns true if negative offsets are allowed for the given FlatVariant.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l09055">SIInstrInfo.cpp:9055</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ac1656e5749e564620d30b6c2bd704f11"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac1656e5749e564620d30b6c2bd704f11">llvm::SIInstrInfo::getNumWaitStates</a></div><div class="ttdeci">static unsigned getNumWaitStates(const MachineInstr &amp;MI)</div><div class="ttdoc">Return the number of wait states that result from executing this instruction.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02029">SIInstrInfo.cpp:2029</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ac18c5827c119a73ea6f07b4ef4649654"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac18c5827c119a73ea6f07b4ef4649654">llvm::SIInstrInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(const MCInstrDesc &amp;TID, unsigned OpNum, const TargetRegisterInfo *TRI, const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05456">SIInstrInfo.cpp:5456</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ac3468d2a2ca1c2b1602a8088b314a40a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac3468d2a2ca1c2b1602a8088b314a40a">llvm::SIInstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00795">SIInstrInfo.cpp:795</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ac498c193dd1d1e364aa8e9b640f72826"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac498c193dd1d1e364aa8e9b640f72826">llvm::SIInstrInfo::getVALUOp</a></div><div class="ttdeci">unsigned getVALUOp(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05214">SIInstrInfo.cpp:5214</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ac49e04076b2aaf96a7497774136482f3"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac49e04076b2aaf96a7497774136482f3">llvm::SIInstrInfo::modifiesModeRegister</a></div><div class="ttdeci">static bool modifiesModeRegister(const MachineInstr &amp;MI)</div><div class="ttdoc">Return true if the instruction modifies the mode register.q.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04036">SIInstrInfo.cpp:4036</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ac52fb1cbf5beca84fddfdfe48e7e3133"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac52fb1cbf5beca84fddfdfe48e7e3133">llvm::SIInstrInfo::convertNonUniformIfRegion</a></div><div class="ttdeci">void convertNonUniformIfRegion(MachineBasicBlock *IfEntry, MachineBasicBlock *IfEnd) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08648">SIInstrInfo.cpp:8648</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ac5ef91f370e4eb770203cf33a176616a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac5ef91f370e4eb770203cf33a176616a">llvm::SIInstrInfo::hasDivergentBranch</a></div><div class="ttdeci">bool hasDivergentBranch(const MachineBasicBlock *MBB) const</div><div class="ttdoc">Return whether the block terminate with divergent branch.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02817">SIInstrInfo.cpp:2817</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ac6a93ad1fcae43e09eb8a6d4c55d79ca"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac6a93ad1fcae43e09eb8a6d4c55d79ca">llvm::SIInstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03071">SIInstrInfo.cpp:3071</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ac76905a82cf568afc14dd95691c867f0"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac76905a82cf568afc14dd95691c867f0">llvm::SIInstrInfo::fixImplicitOperands</a></div><div class="ttdeci">void fixImplicitOperands(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08891">SIInstrInfo.cpp:8891</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ac786791624fc85886f2db5c5e0601f1b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac786791624fc85886f2db5c5e0601f1b">llvm::SIInstrInfo::moveFlatAddrToVGPR</a></div><div class="ttdeci">bool moveFlatAddrToVGPR(MachineInstr &amp;Inst) const</div><div class="ttdoc">Change SADDR form of a FLAT Inst to its VADDR form if saddr operand was moved to VGPR.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06002">SIInstrInfo.cpp:6002</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_acae141c2c150567424d8cc080976608e"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#acae141c2c150567424d8cc080976608e">llvm::SIInstrInfo::insertNE</a></div><div class="ttdeci">Register insertNE(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, Register SrcReg, int Value) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01366">SIInstrInfo.cpp:1366</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_acb4b6b90314d09d2b71e77d7127607c9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#acb4b6b90314d09d2b71e77d7127607c9">llvm::SIInstrInfo::getBranchDestBlock</a></div><div class="ttdeci">MachineBasicBlock * getBranchDestBlock(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02813">SIInstrInfo.cpp:2813</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_acd85372be31eb6cd26e75c961e2ca5fa"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#acd85372be31eb6cd26e75c961e2ca5fa">llvm::SIInstrInfo::hasUnwantedEffectsWhenEXECEmpty</a></div><div class="ttdeci">bool hasUnwantedEffectsWhenEXECEmpty(const MachineInstr &amp;MI) const</div><div class="ttdoc">Whether we must prevent this instruction from executing with EXEC = 0.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04043">SIInstrInfo.cpp:4043</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_acf2a604407f622a88ca631dfa50dd3b0"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#acf2a604407f622a88ca631dfa50dd3b0">llvm::SIInstrInfo::isAtomic</a></div><div class="ttdeci">static bool isAtomic(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00681">SIInstrInfo.h:681</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_acf5805a583f1403b04347f8c0f5df005"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#acf5805a583f1403b04347f8c0f5df005">llvm::SIInstrInfo::canInsertSelect</a></div><div class="ttdeci">bool canInsertSelect(const MachineBasicBlock &amp;MBB, ArrayRef&lt; MachineOperand &gt; Cond, Register DstReg, Register TrueReg, Register FalseReg, int &amp;CondCycles, int &amp;TrueCycles, int &amp;FalseCycles) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03170">SIInstrInfo.cpp:3170</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad1b876e5ef51615ffe027d180ea6c07f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad1b876e5ef51615ffe027d180ea6c07f">llvm::SIInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, Register SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01718">SIInstrInfo.cpp:1718</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad1f10f87fb228c645dab08a31a02d0a6"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad1f10f87fb228c645dab08a31a02d0a6">llvm::SIInstrInfo::isSGPRSpill</a></div><div class="ttdeci">static bool isSGPRSpill(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00719">SIInstrInfo.h:719</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad20315758fcf345ce175df966fae0c82"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad20315758fcf345ce175df966fae0c82">llvm::SIInstrInfo::isWMMA</a></div><div class="ttdeci">static bool isWMMA(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00793">SIInstrInfo.h:793</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad2a37b361832888b7decb77cfdf3d465"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad2a37b361832888b7decb77cfdf3d465">llvm::SIInstrInfo::getSerializableMachineMemOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; MachineMemOperand::Flags, const char * &gt; &gt; getSerializableMachineMemOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08778">SIInstrInfo.cpp:8778</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad4445a2ce5876c120e2a6e6796edaf5c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad4445a2ce5876c120e2a6e6796edaf5c">llvm::SIInstrInfo::convertToThreeAddress</a></div><div class="ttdeci">MachineInstr * convertToThreeAddress(MachineInstr &amp;MI, LiveVariables *LV, LiveIntervals *LIS) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03769">SIInstrInfo.cpp:3769</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad4705aea7dab2a011b09f6036a49087c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad4705aea7dab2a011b09f6036a49087c">llvm::SIInstrInfo::mayReadEXEC</a></div><div class="ttdeci">bool mayReadEXEC(const MachineRegisterInfo &amp;MRI, const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns true if the instruction could potentially depend on the value of exec.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04086">SIInstrInfo.cpp:4086</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad5c2911f44ee301ccf57ae61b7915b5a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad5c2911f44ee301ccf57ae61b7915b5a">llvm::SIInstrInfo::legalizeOperandsSMRD</a></div><div class="ttdeci">void legalizeOperandsSMRD(MachineRegisterInfo &amp;MRI, MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05983">SIInstrInfo.cpp:5983</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad6c11ec8de146c5e79bfd5dea3cfab01"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad6c11ec8de146c5e79bfd5dea3cfab01">llvm::SIInstrInfo::isBranchOffsetInRange</a></div><div class="ttdeci">bool isBranchOffsetInRange(unsigned BranchOpc, int64_t BrOffset) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02796">SIInstrInfo.cpp:2796</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad73e9b3e610bd8cac60e740a61fcf5bf"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad73e9b3e610bd8cac60e740a61fcf5bf">llvm::SIInstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03097">SIInstrInfo.cpp:3097</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad88bfb92ca2f7d419adc7e6645406a7c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad88bfb92ca2f7d419adc7e6645406a7c">llvm::SIInstrInfo::insertVectorSelect</a></div><div class="ttdeci">void insertVectorSelect(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, Register DstReg, ArrayRef&lt; MachineOperand &gt; Cond, Register TrueReg, Register FalseReg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01227">SIInstrInfo.cpp:1227</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad8e550107fa28c8e3869a5b28dad59b9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad8e550107fa28c8e3869a5b28dad59b9">llvm::SIInstrInfo::insertNoop</a></div><div class="ttdeci">void insertNoop(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01995">SIInstrInfo.cpp:1995</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad8e9b54f022eddc33ee49305e85d6b7f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad8e9b54f022eddc33ee49305e85d6b7f">llvm::SIInstrInfo::expandMovDPP64</a></div><div class="ttdeci">std::pair&lt; MachineInstr *, MachineInstr * &gt; expandMovDPP64(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02596">SIInstrInfo.cpp:2596</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad94f2f559486e50040a794798454f67f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad94f2f559486e50040a794798454f67f">llvm::SIInstrInfo::insertEQ</a></div><div class="ttdeci">Register insertEQ(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, Register SrcReg, int Value) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01353">SIInstrInfo.cpp:1353</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_adbbf88b03dcc6927f63b144f40bbc54c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#adbbf88b03dcc6927f63b144f40bbc54c">llvm::SIInstrInfo::isSOPC</a></div><div class="ttdeci">static bool isSOPC(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00456">SIInstrInfo.h:456</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_adc3333d2d5974f4068df84f8706fc7d2"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">llvm::SIInstrInfo::isFLAT</a></div><div class="ttdeci">static bool isFLAT(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00612">SIInstrInfo.h:612</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ade8d533000b775c514d9ac189b66c3a5"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade8d533000b775c514d9ac189b66c3a5">llvm::SIInstrInfo::isVALU</a></div><div class="ttdeci">static bool isVALU(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00416">SIInstrInfo.h:416</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bba2a19cea491a8770e242de4561299ee96"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba2a19cea491a8770e242de4561299ee96">llvm::SIInstrInfo::MO_GOTPCREL32_LO</a></div><div class="ttdeci">@ MO_GOTPCREL32_LO</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00205">SIInstrInfo.h:205</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bba31e6af0765d85a29b3539b4b14a42998"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba31e6af0765d85a29b3539b4b14a42998">llvm::SIInstrInfo::MO_MASK</a></div><div class="ttdeci">@ MO_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00198">SIInstrInfo.h:198</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bba3e9ced1912f545db50d64c7932e9ae72"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba3e9ced1912f545db50d64c7932e9ae72">llvm::SIInstrInfo::MO_ABS32_HI</a></div><div class="ttdeci">@ MO_ABS32_HI</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00217">SIInstrInfo.h:217</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bba4d206cbdcdd039cb05719c60fc873c89"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba4d206cbdcdd039cb05719c60fc873c89">llvm::SIInstrInfo::MO_FAR_BRANCH_OFFSET</a></div><div class="ttdeci">@ MO_FAR_BRANCH_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00214">SIInstrInfo.h:214</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bba5330b2c3f2242c9c700f91ae1372500e"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba5330b2c3f2242c9c700f91ae1372500e">llvm::SIInstrInfo::MO_REL32_HI</a></div><div class="ttdeci">@ MO_REL32_HI</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00212">SIInstrInfo.h:212</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bba878d31fbae9344bcf4e0b9a8928f4107"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba878d31fbae9344bcf4e0b9a8928f4107">llvm::SIInstrInfo::MO_REL32_LO</a></div><div class="ttdeci">@ MO_REL32_LO</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00210">SIInstrInfo.h:210</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bbad2a7a2d26258b290db9b195d021623a2"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbad2a7a2d26258b290db9b195d021623a2">llvm::SIInstrInfo::MO_GOTPCREL32_HI</a></div><div class="ttdeci">@ MO_GOTPCREL32_HI</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00207">SIInstrInfo.h:207</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bbae1cf0b40cb6ab32eca2bb094dbf01c87"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbae1cf0b40cb6ab32eca2bb094dbf01c87">llvm::SIInstrInfo::MO_GOTPCREL</a></div><div class="ttdeci">@ MO_GOTPCREL</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00202">SIInstrInfo.h:202</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bbafe82a0bc03151bffd10d66929b1ed545"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbafe82a0bc03151bffd10d66929b1ed545">llvm::SIInstrInfo::MO_ABS32_LO</a></div><div class="ttdeci">@ MO_ABS32_LO</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00216">SIInstrInfo.h:216</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_adf5d3b4379e4e570f14f6700d6e87467"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#adf5d3b4379e4e570f14f6700d6e87467">llvm::SIInstrInfo::commuteInstructionImpl</a></div><div class="ttdeci">MachineInstr * commuteInstructionImpl(MachineInstr &amp;MI, bool NewMI, unsigned OpIdx0, unsigned OpIdx1) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02717">SIInstrInfo.cpp:2717</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ae0196eca3002f5fd8c339ea859ddd12f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ae0196eca3002f5fd8c339ea859ddd12f">llvm::SIInstrInfo::enforceOperandRCAlignment</a></div><div class="ttdeci">void enforceOperandRCAlignment(MachineInstr &amp;MI, unsigned OpName) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l09789">SIInstrInfo.cpp:9789</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ae25e963e7382528026a78b5c2e31c435"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">llvm::SIInstrInfo::pseudoToMCOpcode</a></div><div class="ttdeci">int pseudoToMCOpcode(int Opcode) const</div><div class="ttdoc">Return a target-specific opcode if Opcode is a pseudo instruction.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l09103">SIInstrInfo.cpp:9103</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ae3a62886ad892b99c103c15122b7eaa9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ae3a62886ad892b99c103c15122b7eaa9">llvm::SIInstrInfo::getMCOpcodeFromPseudo</a></div><div class="ttdeci">const MCInstrDesc &amp; getMCOpcodeFromPseudo(unsigned Opcode) const</div><div class="ttdoc">Return the descriptor of the target-specific machine instruction that corresponds to the specified ps...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01209">SIInstrInfo.h:1209</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aea3489e1fa192776df90b3f6b8e66511"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aea3489e1fa192776df90b3f6b8e66511">llvm::SIInstrInfo::createPHIDestinationCopy</a></div><div class="ttdeci">MachineInstr * createPHIDestinationCopy(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsPt, const DebugLoc &amp;DL, Register Src, Register Dst) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l09336">SIInstrInfo.cpp:9336</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aea349efd44508e36429de592f1437b14"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aea349efd44508e36429de592f1437b14">llvm::SIInstrInfo::hasModifiersSet</a></div><div class="ttdeci">bool hasModifiersSet(const MachineInstr &amp;MI, unsigned OpName) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04291">SIInstrInfo.cpp:4291</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aedb55bd2a3f524ae536b9c0ef17e41c0"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aedb55bd2a3f524ae536b9c0ef17e41c0">llvm::SIInstrInfo::isFixedSize</a></div><div class="ttdeci">static bool isFixedSize(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00863">SIInstrInfo.h:863</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aeddbadaf9b53e5eee3dade2e9cd3512d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aeddbadaf9b53e5eee3dade2e9cd3512d">llvm::SIInstrInfo::isSafeToSink</a></div><div class="ttdeci">bool isSafeToSink(MachineInstr &amp;MI, MachineBasicBlock *SuccToSinkTo, MachineCycleInfo *CI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00193">SIInstrInfo.cpp:193</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aee81828a7ba7ae3e86ed968067d671b4"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aee81828a7ba7ae3e86ed968067d671b4">llvm::SIInstrInfo::commuteOpcode</a></div><div class="ttdeci">LLVM_READONLY int commuteOpcode(unsigned Opc) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01148">SIInstrInfo.cpp:1148</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_af0c31a9fd43cc1a320582913a2f27ece"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#af0c31a9fd43cc1a320582913a2f27ece">llvm::SIInstrInfo::getScratchRsrcWords23</a></div><div class="ttdeci">uint64_t getScratchRsrcWords23() const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08473">SIInstrInfo.cpp:8473</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_af346776aba97ebc30be21629ac0eadb9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#af346776aba97ebc30be21629ac0eadb9">llvm::SIInstrInfo::decomposeMachineOperandsTargetFlags</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; decomposeMachineOperandsTargetFlags(unsigned TF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08758">SIInstrInfo.cpp:8758</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_af724c54b41bc0a366bf3197f2855ce83"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#af724c54b41bc0a366bf3197f2855ce83">llvm::SIInstrInfo::areMemAccessesTriviallyDisjoint</a></div><div class="ttdeci">bool areMemAccessesTriviallyDisjoint(const MachineInstr &amp;MIa, const MachineInstr &amp;MIb) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03670">SIInstrInfo.cpp:3670</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_af7ee4c22ed353efa8afd9ea35e4af06f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#af7ee4c22ed353efa8afd9ea35e4af06f">llvm::SIInstrInfo::isOperandLegal</a></div><div class="ttdeci">bool isOperandLegal(const MachineInstr &amp;MI, unsigned OpIdx, const MachineOperand *MO=nullptr) const</div><div class="ttdoc">Check if MO is a legal operand if it was the OpIdx Operand for MI.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05617">SIInstrInfo.cpp:5617</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_afb0e7b29c4c834f0985caab8aea638f9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#afb0e7b29c4c834f0985caab8aea638f9">llvm::SIInstrInfo::isLDSDMA</a></div><div class="ttdeci">static bool isLDSDMA(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00562">SIInstrInfo.h:562</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_afb5a8099c7351303ef337ec57d5e8e24"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#afb5a8099c7351303ef337ec57d5e8e24">llvm::SIInstrInfo::isStackAccess</a></div><div class="ttdeci">unsigned isStackAccess(const MachineInstr &amp;MI, int &amp;FrameIndex) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08508">SIInstrInfo.cpp:8508</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_afe1b887d2fad2d25f93580c261fea3a9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#afe1b887d2fad2d25f93580c261fea3a9">llvm::SIInstrInfo::isVOP1</a></div><div class="ttdeci">static bool isVOP1(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00488">SIInstrInfo.h:488</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_afe40d3ac1550829e52891bb120130ef5"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#afe40d3ac1550829e52891bb120130ef5">llvm::SIInstrInfo::SIInstrInfo</a></div><div class="ttdeci">SIInstrInfo(const GCNSubtarget &amp;ST)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00066">SIInstrInfo.cpp:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aff3eb40a3be5c2fb6f804f1e5649fd57"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aff3eb40a3be5c2fb6f804f1e5649fd57">llvm::SIInstrInfo::insertIndirectBranch</a></div><div class="ttdeci">void insertIndirectBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock &amp;NewDestBB, MachineBasicBlock &amp;RestoreBB, const DebugLoc &amp;DL, int64_t BrOffset, RegScavenger *RS) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02827">SIInstrInfo.cpp:2827</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_afff49d92e227fa12fc068d203a22bd15"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#afff49d92e227fa12fc068d203a22bd15">llvm::SIInstrInfo::hasAnyModifiersSet</a></div><div class="ttdeci">bool hasAnyModifiersSet(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04297">SIInstrInfo.cpp:4297</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00375">SIMachineFunctionInfo.h:376</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a21318dc0d2ad096d488aa3bfe4248c68"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a21318dc0d2ad096d488aa3bfe4248c68">llvm::SIMachineFunctionInfo::getLongBranchReservedReg</a></div><div class="ttdeci">Register getLongBranchReservedReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00919">SIMachineFunctionInfo.h:919</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a2afcc4a332bb78d31847fd4a394a5aeb"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a2afcc4a332bb78d31847fd4a394a5aeb">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg</a></div><div class="ttdeci">Register getStackPtrOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00915">SIMachineFunctionInfo.h:915</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a8fe30fcccc3364b6ff5ee7ba28aed8f8"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a8fe30fcccc3364b6ff5ee7ba28aed8f8">llvm::SIMachineFunctionInfo::setHasSpilledVGPRs</a></div><div class="ttdeci">void setHasSpilledVGPRs(bool Spill=true)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00941">SIMachineFunctionInfo.h:941</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_aa49d47a31cd6d7ac85e7aaa3753ccc48"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#aa49d47a31cd6d7ac85e7aaa3753ccc48">llvm::SIMachineFunctionInfo::checkFlag</a></div><div class="ttdeci">bool checkFlag(Register Reg, uint8_t Flag) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00666">SIMachineFunctionInfo.h:666</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_ab5b19e21fc6b0765d7d551d2f07ae0f7"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ab5b19e21fc6b0765d7d551d2f07ae0f7">llvm::SIMachineFunctionInfo::setHasSpilledSGPRs</a></div><div class="ttdeci">void setHasSpilledSGPRs(bool Spill=true)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00933">SIMachineFunctionInfo.h:933</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00032">SIRegisterInfo.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a0e2008041a23dfc43ff1e90b014a2936"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">llvm::SIRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned RCID) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03132">SIRegisterInfo.cpp:3132</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a0e83ecd12d46c80703ce5d3ef34ead33"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a0e83ecd12d46c80703ce5d3ef34ead33">llvm::SIRegisterInfo::getCompatibleSubRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getCompatibleSubRegClass(const TargetRegisterClass *SuperRC, const TargetRegisterClass *SubRC, unsigned SubIdx) const</div><div class="ttdoc">Returns a register class which is compatible with SuperRC, such that a subregister exists with class ...</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02898">SIRegisterInfo.cpp:2898</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a1be43761db2568933db89648201ab15c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a1be43761db2568933db89648201ab15c">llvm::SIRegisterInfo::getSubRegFromChannel</a></div><div class="ttdeci">static unsigned getSubRegFromChannel(unsigned Channel, unsigned NumRegs=1)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00540">SIRegisterInfo.cpp:540</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a2188a3779b5fa9631631a60b3512c81e"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2188a3779b5fa9631631a60b3512c81e">llvm::SIRegisterInfo::get32BitRegister</a></div><div class="ttdeci">MCPhysReg get32BitRegister(MCPhysReg Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03200">SIRegisterInfo.cpp:3200</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a2a24e95ba5416c84845c50bbf4c2ee4d"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2a24e95ba5416c84845c50bbf4c2ee4d">llvm::SIRegisterInfo::getProperlyAlignedRC</a></div><div class="ttdeci">const TargetRegisterClass * getProperlyAlignedRC(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03233">SIRegisterInfo.cpp:3233</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a2adf69ba524926c5454f5d259c1c4dac"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2adf69ba524926c5454f5d259c1c4dac">llvm::SIRegisterInfo::isProperlyAlignedRC</a></div><div class="ttdeci">bool isProperlyAlignedRC(const TargetRegisterClass &amp;RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03217">SIRegisterInfo.cpp:3217</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a2c4185689ad93fedfa57db7bfeb8ddd3"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2c4185689ad93fedfa57db7bfeb8ddd3">llvm::SIRegisterInfo::hasVectorRegisters</a></div><div class="ttdeci">static bool hasVectorRegisters(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00245">SIRegisterInfo.h:245</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a2fcc4d3294381da29adb855c5f56c0d5"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">llvm::SIRegisterInfo::getEquivalentVGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentVGPRClass(const TargetRegisterClass *SRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02872">SIRegisterInfo.cpp:2872</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a4b7ead7725a07da4240f0edea1e4a2d6"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">llvm::SIRegisterInfo::getRegSplitParts</a></div><div class="ttdeci">ArrayRef&lt; int16_t &gt; getRegSplitParts(const TargetRegisterClass *RC, unsigned EltSize) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02975">SIRegisterInfo.cpp:2975</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a51be90716cd9b3020e0ca8a4bce547c0"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a51be90716cd9b3020e0ca8a4bce547c0">llvm::SIRegisterInfo::getLargestLegalSuperClass</a></div><div class="ttdeci">const TargetRegisterClass * getLargestLegalSuperClass(const TargetRegisterClass *RC, const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00447">SIRegisterInfo.cpp:447</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a549e07395027c7b32774e27e9f28bc91"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a549e07395027c7b32774e27e9f28bc91">llvm::SIRegisterInfo::isVGPR</a></div><div class="ttdeci">bool isVGPR(const MachineRegisterInfo &amp;MRI, Register Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03003">SIRegisterInfo.cpp:3003</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a5f55007393b9c2edcdb84c55e5df5514"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a5f55007393b9c2edcdb84c55e5df5514">llvm::SIRegisterInfo::opCanUseInlineConstant</a></div><div class="ttdeci">bool opCanUseInlineConstant(unsigned OpType) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02907">SIRegisterInfo.cpp:2907</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a77b95c7a5620b2e92ef8ca3aa8be15bd"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a77b95c7a5620b2e92ef8ca3aa8be15bd">llvm::SIRegisterInfo::getRegClassForReg</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForReg(const MachineRegisterInfo &amp;MRI, Register Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02991">SIRegisterInfo.cpp:2991</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a7c0bb4b4e2204e019541b6cd98bd9792"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a7c0bb4b4e2204e019541b6cd98bd9792">llvm::SIRegisterInfo::getEquivalentAGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentAGPRClass(const TargetRegisterClass *SRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02880">SIRegisterInfo.cpp:2880</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a83297079e933130ab3b78a428b7070e3"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a83297079e933130ab3b78a428b7070e3">llvm::SIRegisterInfo::opCanUseLiteralConstant</a></div><div class="ttdeci">bool opCanUseLiteralConstant(unsigned OpType) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02940">SIRegisterInfo.cpp:2940</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a8cb8776ee5f539fe6391a6d521af25f1"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a8cb8776ee5f539fe6391a6d521af25f1">llvm::SIRegisterInfo::hasVGPRs</a></div><div class="ttdeci">static bool hasVGPRs(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00230">SIRegisterInfo.h:230</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a929252209ec1fab87cd43439ed3365c7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a929252209ec1fab87cd43439ed3365c7">llvm::SIRegisterInfo::isVGPRClass</a></div><div class="ttdeci">static bool isVGPRClass(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00210">SIRegisterInfo.h:210</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a954d76fe761bb4014b2da81cac2360cf"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a954d76fe761bb4014b2da81cac2360cf">llvm::SIRegisterInfo::getHWRegIndex</a></div><div class="ttdeci">unsigned getHWRegIndex(MCRegister Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00180">SIRegisterInfo.h:180</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a980c731f7723b02b66010f4fce010c0f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a980c731f7723b02b66010f4fce010c0f">llvm::SIRegisterInfo::isSGPRReg</a></div><div class="ttdeci">bool isSGPRReg(const MachineRegisterInfo &amp;MRI, Register Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02861">SIRegisterInfo.cpp:2861</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a981883145186bf6da58e5bd7f6476f30"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a981883145186bf6da58e5bd7f6476f30">llvm::SIRegisterInfo::getEquivalentSGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentSGPRClass(const TargetRegisterClass *VRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02888">SIRegisterInfo.cpp:2888</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aa7dbd22ec4e0cc058f8290a8b98cacc6"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">llvm::SIRegisterInfo::getRegPressureLimit</a></div><div class="ttdeci">unsigned getRegPressureLimit(const TargetRegisterClass *RC, MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03039">SIRegisterInfo.cpp:3039</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ac3849d39b02d4071b4fca54e2c7f49c7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">llvm::SIRegisterInfo::getBoolRC</a></div><div class="ttdeci">const TargetRegisterClass * getBoolRC() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00345">SIRegisterInfo.h:345</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_acc61376f4183268183912910024e1f2c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c">llvm::SIRegisterInfo::isAGPR</a></div><div class="ttdeci">bool isAGPR(const MachineRegisterInfo &amp;MRI, Register Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03010">SIRegisterInfo.cpp:3010</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ad7eff7d73e979a05739b21cc353f748c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ad7eff7d73e979a05739b21cc353f748c">llvm::SIRegisterInfo::getChannelFromSubReg</a></div><div class="ttdeci">unsigned getChannelFromSubReg(unsigned SubReg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00388">SIRegisterInfo.h:388</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_adbdf0119b398fd6464742936fe420056"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#adbdf0119b398fd6464742936fe420056">llvm::SIRegisterInfo::getVCC</a></div><div class="ttdeci">MCRegister getVCC() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03117">SIRegisterInfo.cpp:3117</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ae1364aa9eb8390d678c037be69450deb"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ae1364aa9eb8390d678c037be69450deb">llvm::SIRegisterInfo::hasAGPRs</a></div><div class="ttdeci">static bool hasAGPRs(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00235">SIRegisterInfo.h:235</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ae13a2d4e77a20d7844faee6e8cbcec42"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ae13a2d4e77a20d7844faee6e8cbcec42">llvm::SIRegisterInfo::getWaveMaskRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getWaveMaskRegClass() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00350">SIRegisterInfo.h:350</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aed80e0d9bfe4e57de24283efa7572eb4"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aed80e0d9bfe4e57de24283efa7572eb4">llvm::SIRegisterInfo::spillSGPRToVGPR</a></div><div class="ttdeci">bool spillSGPRToVGPR() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00071">SIRegisterInfo.h:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aed9393956ff6935e29af9881de204f1f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aed9393956ff6935e29af9881de204f1f">llvm::SIRegisterInfo::getVGPR64Class</a></div><div class="ttdeci">const TargetRegisterClass * getVGPR64Class() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03125">SIRegisterInfo.cpp:3125</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_af58d646af8dd60e4e514303dfa81de9c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">llvm::SIRegisterInfo::isSGPRClass</a></div><div class="ttdeci">static bool isSGPRClass(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00198">SIRegisterInfo.h:198</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_afb15c9a705b04d0a7709e0c0f8af33fa"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">llvm::SIRegisterInfo::isAGPRClass</a></div><div class="ttdeci">static bool isAGPRClass(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00215">SIRegisterInfo.h:215</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></div><div class="ttdoc">ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00276">MachineScheduler.h:276</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a78c0f3feb8a81ca338f843494cff564e"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a78c0f3feb8a81ca338f843494cff564e">llvm::ScheduleDAGMI::hasVRegLiveness</a></div><div class="ttdeci">virtual bool hasVRegLiveness() const</div><div class="ttdoc">Return true if this DAG supports VReg liveness and RegPressure.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00321">MachineScheduler.h:321</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00554">ScheduleDAG.h:554</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_a5a3d3d075a208011a24a0918b58d7daa"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">llvm::ScheduleDAG::MF</a></div><div class="ttdeci">MachineFunction &amp; MF</div><div class="ttdoc">Machine function.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00559">ScheduleDAG.h:559</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html">llvm::ScheduleHazardRecognizer</a></div><div class="ttdoc">HazardRecognizer - This determines whether or not an instruction can be issued this cycle,...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00025">ScheduleHazardRecognizer.h:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1SlotIndexes_html"><div class="ttname"><a href="classllvm_1_1SlotIndexes.html">llvm::SlotIndexes</a></div><div class="ttdoc">SlotIndexes pass.</div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00300">SlotIndexes.h:300</a></div></div>
<div class="ttc" id="aclassllvm_1_1SlotIndexes_html_a10aea73adf903930a8ce4c133dfa5a1e"><div class="ttname"><a href="classllvm_1_1SlotIndexes.html#a10aea73adf903930a8ce4c133dfa5a1e">llvm::SlotIndexes::insertMachineInstrInMaps</a></div><div class="ttdeci">SlotIndex insertMachineInstrInMaps(MachineInstr &amp;MI, bool Late=false)</div><div class="ttdoc">Insert the given machine instruction into the mapping.</div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00523">SlotIndexes.h:523</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallDenseSet_html"><div class="ttname"><a href="classllvm_1_1SmallDenseSet.html">llvm::SmallDenseSet</a></div><div class="ttdoc">Implements a dense probed hash-table based set with some number of buckets stored inline.</div><div class="ttdef"><b>Definition:</b> <a href="DenseSet_8h_source.html#l00286">DenseSet.h:290</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorBase_html_adfb79daedf5d5b469756b95066752b38"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#adfb79daedf5d5b469756b95066752b38">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00091">SmallVector.h:91</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00586">SmallVector.h:586</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00426">SmallVector.h:426</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l01208">SmallVector.h:1209</a></div></div>
<div class="ttc" id="aclassllvm_1_1SparseBitVector_html_a4f223ae1e481ce22245c3c7c7736dbe9"><div class="ttname"><a href="classllvm_1_1SparseBitVector.html#a4f223ae1e481ce22245c3c7c7736dbe9">llvm::SparseBitVector::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="SparseBitVector_8h_source.html#l00452">SparseBitVector.h:452</a></div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html"><div class="ttname"><a href="classllvm_1_1SrcOp.html">llvm::SrcOp</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00128">MachineIRBuilder.h:128</a></div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html_a9370c0de85c12bd0062063b7fcbc64ed"><div class="ttname"><a href="classllvm_1_1SrcOp.html#a9370c0de85c12bd0062063b7fcbc64ed">llvm::SrcOp::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00202">MachineIRBuilder.h:202</a></div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html_ae229785d0c8a8ce25d34be18fe150a54"><div class="ttname"><a href="classllvm_1_1SrcOp.html#ae229785d0c8a8ce25d34be18fe150a54">llvm::SrcOp::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00180">MachineIRBuilder.h:180</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a5da941cb7cfe3ae9b3dae1f5caac8b78"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a5da941cb7cfe3ae9b3dae1f5caac8b78">llvm::TargetInstrInfo::CreateTargetMIHazardRecognizer</a></div><div class="ttdeci">virtual ScheduleHazardRecognizer * CreateTargetMIHazardRecognizer(const InstrItineraryData *, const ScheduleDAGMI *DAG) const</div><div class="ttdoc">Allocate and return a hazard recognizer to use for this target when scheduling the machine instructio...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01351">TargetInstrInfo.cpp:1351</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a804530332064e8450f5c01c1291e3ec8"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a804530332064e8450f5c01c1291e3ec8">llvm::TargetInstrInfo::createPHIDestinationCopy</a></div><div class="ttdeci">virtual MachineInstr * createPHIDestinationCopy(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsPt, const DebugLoc &amp;DL, Register Src, Register Dst) const</div><div class="ttdoc">During PHI eleimination lets target to make necessary checks and insert the copy to the PHI destinati...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02033">TargetInstrInfo.h:2033</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aadcfe8906a95ad57f3f7a7d433f47204"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aadcfe8906a95ad57f3f7a7d433f47204">llvm::TargetInstrInfo::reMaterialize</a></div><div class="ttdeci">virtual void reMaterialize(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, Register DestReg, unsigned SubIdx, const MachineInstr &amp;Orig, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdoc">Re-issue the specified 'original' instruction at the specific location targeting a new destination re...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00418">TargetInstrInfo.cpp:418</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aaf9cd5e2258e984d377933b695ccf39b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aaf9cd5e2258e984d377933b695ccf39b">llvm::TargetInstrInfo::createPHISourceCopy</a></div><div class="ttdeci">virtual MachineInstr * createPHISourceCopy(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsPt, const DebugLoc &amp;DL, Register Src, unsigned SrcSubReg, Register Dst) const</div><div class="ttdoc">During PHI eleimination lets target to make necessary checks and insert the copy to the PHI destinati...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02043">TargetInstrInfo.h:2043</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ab671544f7af287b25a5e612f6e919975"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ab671544f7af287b25a5e612f6e919975">llvm::TargetInstrInfo::isReallyTriviallyReMaterializable</a></div><div class="ttdeci">virtual bool isReallyTriviallyReMaterializable(const MachineInstr &amp;MI) const</div><div class="ttdoc">For instructions with opcodes for which the M_REMATERIALIZABLE flag is set, this hook lets the target...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01212">TargetInstrInfo.cpp:1212</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_adf4d05c8ea2fc82ae12300ef5fb48951"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">llvm::TargetInstrInfo::commuteInstructionImpl</a></div><div class="ttdeci">virtual MachineInstr * commuteInstructionImpl(MachineInstr &amp;MI, bool NewMI, unsigned OpIdx1, unsigned OpIdx2) const</div><div class="ttdoc">This method commutes the operands of the given machine instruction MI.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00168">TargetInstrInfo.cpp:168</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aeeb52dce7ed6b6e3abc562031782d77d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aeeb52dce7ed6b6e3abc562031782d77d">llvm::TargetInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">virtual bool expandPostRAPseudo(MachineInstr &amp;MI) const</div><div class="ttdoc">This function is called for all pseudo instructions that remain after register allocation.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01137">TargetInstrInfo.h:1137</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html_afb72c5626afbc815284e2b26bb0663f8"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#afb72c5626afbc815284e2b26bb0663f8">llvm::TargetMachine::getMCAsmInfo</a></div><div class="ttdeci">const MCAsmInfo * getMCAsmInfo() const</div><div class="ttdoc">Return target specific asm information.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Target_2TargetMachine_8h_source.html#l00213">TargetMachine.h:213</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_a60b6974966381f08079722f2258a0039"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a60b6974966381f08079722f2258a0039">llvm::TargetRegisterClass::contains</a></div><div class="ttdeci">bool contains(Register Reg) const</div><div class="ttdoc">Return true if the specified register is included in this register class.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00096">TargetRegisterInfo.h:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_a8ea8ce186fc4a70ad542e74d015d84ed"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a8ea8ce186fc4a70ad542e74d015d84ed">llvm::TargetRegisterClass::hasSubClassEq</a></div><div class="ttdeci">bool hasSubClassEq(const TargetRegisterClass *RC) const</div><div class="ttdoc">Returns true if RC is a sub-class of or equal to this class.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00129">TargetRegisterInfo.h:129</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_abee1c3236731101b249f6eeffd8cd7ba"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">llvm::TargetRegisterClass::hasSuperClassEq</a></div><div class="ttdeci">bool hasSuperClassEq(const TargetRegisterClass *RC) const</div><div class="ttdoc">Returns true if RC is a super-class of or equal to this class.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00141">TargetRegisterInfo.h:141</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a91c8fd7879e62b4a76d8c23ecef7ef23"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a91c8fd7879e62b4a76d8c23ecef7ef23">llvm::TargetRegisterInfo::getAllocatableClass</a></div><div class="ttdeci">const TargetRegisterClass * getAllocatableClass(const TargetRegisterClass *RC) const</div><div class="ttdoc">Return the maximal subclass of the given register class that is allocatable or NULL.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00196">TargetRegisterInfo.cpp:196</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_ab357b39c47df52a19882a831feda1b6f"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#ab357b39c47df52a19882a831feda1b6f">llvm::TargetSchedModel::init</a></div><div class="ttdeci">void init(const TargetSubtargetInfo *TSInfo)</div><div class="ttdoc">Initialize the machine model for instruction scheduling.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00051">TargetSchedule.cpp:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1Use_html"><div class="ttname"><a href="classllvm_1_1Use.html">llvm::Use</a></div><div class="ttdoc">A Use represents the edge between a Value definition and its users.</div><div class="ttdef"><b>Definition:</b> <a href="Use_8h_source.html#l00043">Use.h:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01428">CommandLine.h:1430</a></div></div>
<div class="ttc" id="aclassllvm_1_1detail_1_1DenseSetImpl_html_a1b0f3ebdced8fce4b22c6a63b25d9525"><div class="ttname"><a href="classllvm_1_1detail_1_1DenseSetImpl.html#a1b0f3ebdced8fce4b22c6a63b25d9525">llvm::detail::DenseSetImpl::insert</a></div><div class="ttdeci">std::pair&lt; iterator, bool &gt; insert(const ValueT &amp;V)</div><div class="ttdef"><b>Definition:</b> <a href="DenseSet_8h_source.html#l00206">DenseSet.h:206</a></div></div>
<div class="ttc" id="aclassllvm_1_1detail_1_1DenseSetImpl_html_afe504aa31a6a354cec13f5b32d0b1d9d"><div class="ttname"><a href="classllvm_1_1detail_1_1DenseSetImpl.html#afe504aa31a6a354cec13f5b32d0b1d9d">llvm::detail::DenseSetImpl::count</a></div><div class="ttdeci">size_type count(const_arg_type_t&lt; ValueT &gt; V) const</div><div class="ttdoc">Return 1 if the specified key is in the set, 0 otherwise.</div><div class="ttdef"><b>Definition:</b> <a href="DenseSet_8h_source.html#l00097">DenseSet.h:97</a></div></div>
<div class="ttc" id="aclassllvm_1_1ilist__node__impl_html_af719fc783be6589465137d997701a432"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">llvm::ilist_node_impl::getIterator</a></div><div class="ttdeci">self_iterator getIterator()</div><div class="ttdef"><b>Definition:</b> <a href="ilist__node_8h_source.html#l00109">ilist_node.h:109</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassuint64__t_html"><div class="ttname"><a href="classuint64__t.html">uint64_t</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="allvm_2Target_2TargetMachine_8h_html"><div class="ttname"><a href="llvm_2Target_2TargetMachine_8h.html">TargetMachine.h</a></div></div>
<div class="ttc" id="anamespaceOpName_html"><div class="ttname"><a href="namespaceOpName.html">OpName</a></div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00062">R600Defines.h:62</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAS_html_aa2e492b16ee7bc8ddb97d769bab2ab79aaa1e27e4fc68e5706a4b7bbaed447c14"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAS.html#aa2e492b16ee7bc8ddb97d769bab2ab79aaa1e27e4fc68e5706a4b7bbaed447c14">llvm::AMDGPUAS::FLAT_ADDRESS</a></div><div class="ttdeci">@ FLAT_ADDRESS</div><div class="ttdoc">Address space for flat memory.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAddrSpace_8h_source.html#l00030">AMDGPUAddrSpace.h:30</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAS_html_aa2e492b16ee7bc8ddb97d769bab2ab79abf4559ef958a13c33f6ec7ed13fd44e5"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAS.html#aa2e492b16ee7bc8ddb97d769bab2ab79abf4559ef958a13c33f6ec7ed13fd44e5">llvm::AMDGPUAS::GLOBAL_ADDRESS</a></div><div class="ttdeci">@ GLOBAL_ADDRESS</div><div class="ttdoc">Address space for global memory (RAT0, VTX0).</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAddrSpace_8h_source.html#l00031">AMDGPUAddrSpace.h:31</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAS_html_aa2e492b16ee7bc8ddb97d769bab2ab79aec164f45437d8827346f2d8ec645479a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAS.html#aa2e492b16ee7bc8ddb97d769bab2ab79aec164f45437d8827346f2d8ec645479a">llvm::AMDGPUAS::PRIVATE_ADDRESS</a></div><div class="ttdeci">@ PRIVATE_ADDRESS</div><div class="ttdoc">Address space for private memory.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAddrSpace_8h_source.html#l00036">AMDGPUAddrSpace.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a4473412439e8285e235ccafa0c3824b6a58f19664e2b69107495d2085514f7874"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6a58f19664e2b69107495d2085514f7874">llvm::AMDGPU::SDWA::UNUSED_PRESERVE</a></div><div class="ttdeci">@ UNUSED_PRESERVE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00892">SIDefines.h:892</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a487d59303b94fbf4adddd9a08c30da0aa3bd07eb171e650bc021c8e2517e175d0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa3bd07eb171e650bc021c8e2517e175d0">llvm::AMDGPU::SDWA::WORD_1</a></div><div class="ttdeci">@ WORD_1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00885">SIDefines.h:885</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a487d59303b94fbf4adddd9a08c30da0aaf4e7a9b6898b774104bfcd24a211d7e3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aaf4e7a9b6898b774104bfcd24a211d7e3">llvm::AMDGPU::SDWA::WORD_0</a></div><div class="ttdeci">@ WORD_0</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00884">SIDefines.h:884</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX10_html_a9f4b9c2257280532185aa363f023fbf5a5c6b3dafe669e154050061d41549394e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html#a9f4b9c2257280532185aa363f023fbf5a5c6b3dafe669e154050061d41549394e">llvm::AMDGPU::UfmtGFX10::UFMT_32_FLOAT</a></div><div class="ttdeci">@ UFMT_32_FLOAT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00679">SIDefines.h:679</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1UfmtGFX11_html_a5cb0b88974a1601339c538367073d209ad2933e2b4eeecbfbd0bbb780922604d8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html#a5cb0b88974a1601339c538367073d209ad2933e2b4eeecbfbd0bbb780922604d8">llvm::AMDGPU::UfmtGFX11::UFMT_32_FLOAT</a></div><div class="ttdeci">@ UFMT_32_FLOAT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00779">SIDefines.h:779</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_af5252ebf458b72b49d66ec97f51841e3a064e9e9900217c959cd4bec112627012"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a064e9e9900217c959cd4bec112627012">llvm::AMDGPU::VGPRIndexMode::SRC0_ENABLE</a></div><div class="ttdeci">@ SRC0_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00300">SIDefines.h:300</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_af5252ebf458b72b49d66ec97f51841e3adf241b71cde6b36cee10241a2e89fda3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3adf241b71cde6b36cee10241a2e89fda3">llvm::AMDGPU::VGPRIndexMode::DST_ENABLE</a></div><div class="ttdeci">@ DST_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00303">SIDefines.h:303</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VirtRegFlag_html_ae40fa7ccf9ef4e1fa2db150e4b74f7a9a31784c8e60845a8b46a9de185dec5645"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VirtRegFlag.html#ae40fa7ccf9ef4e1fa2db150e4b74f7a9a31784c8e60845a8b46a9de185dec5645">llvm::AMDGPU::VirtRegFlag::WWM_REG</a></div><div class="ttdeci">@ WWM_REG</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l01032">SIDefines.h:1032</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a04097b4ec5e8da48a2fb3c407900f938"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">llvm::AMDGPU::isInlinableLiteral16</a></div><div class="ttdeci">bool isInlinableLiteral16(int16_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02622">AMDGPUBaseInfo.cpp:2622</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a062b134de5c9143eab05c83faab131e9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a062b134de5c9143eab05c83faab131e9">llvm::AMDGPU::RSRC_DATA_FORMAT</a></div><div class="ttdeci">const uint64_t RSRC_DATA_FORMAT</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01490">SIInstrInfo.h:1490</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a08b135e0f9484354a83410d97d698b22"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a08b135e0f9484354a83410d97d698b22">llvm::AMDGPU::getBasicFromSDWAOp</a></div><div class="ttdeci">LLVM_READONLY int getBasicFromSDWAOp(uint16_t Opcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a0b5b29d1275f84b9e530fd2419cc03ac"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0b5b29d1275f84b9e530fd2419cc03ac">llvm::AMDGPU::getMIMGInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGInfo * getMIMGInfo(unsigned Opc)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a17fda9e2f2cb60c24bfdec02d7793b86"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a17fda9e2f2cb60c24bfdec02d7793b86">llvm::AMDGPU::getVOPe32</a></div><div class="ttdeci">LLVM_READONLY int getVOPe32(uint16_t Opcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a18d2b72326bbdea2a9c1653b090f00ff"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a18d2b72326bbdea2a9c1653b090f00ff">llvm::AMDGPU::isLegalDPALU_DPPControl</a></div><div class="ttdeci">LLVM_READNONE bool isLegalDPALU_DPPControl(unsigned DC)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l01423">AMDGPUBaseInfo.h:1423</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a2006d74041f6c3411ccd43a4ce7e610b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a2006d74041f6c3411ccd43a4ce7e610b">llvm::AMDGPU::mapWMMA2AddrTo3AddrOpcode</a></div><div class="ttdeci">unsigned mapWMMA2AddrTo3AddrOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00570">AMDGPUBaseInfo.cpp:570</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a23487558448d80c567c442aeacebe56a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a23487558448d80c567c442aeacebe56a">llvm::AMDGPU::isInlinableLiteralV2I16</a></div><div class="ttdeci">bool isInlinableLiteralV2I16(uint32_t Literal)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02723">AMDGPUBaseInfo.cpp:2723</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a27efe1286cc31f5fc95355af30b0356c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">LLVM_READONLY int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a2c49a690cf18ca46eda313ffdfe93ac5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a2c49a690cf18ca46eda313ffdfe93ac5">llvm::AMDGPU::getFlatScratchInstSVfromSS</a></div><div class="ttdeci">LLVM_READONLY int getFlatScratchInstSVfromSS(uint16_t Opcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a2e4f719c21c52424a5a4e87c0d77c9d8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a2e4f719c21c52424a5a4e87c0d77c9d8">llvm::AMDGPU::getNumFlatOffsetBits</a></div><div class="ttdeci">unsigned getNumFlatOffsetBits(const MCSubtargetInfo &amp;ST)</div><div class="ttdoc">For pre-GFX12 FLAT instructions the offset must be positive; MSB is ignored and forced to zero.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02867">AMDGPUBaseInfo.cpp:2867</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a318d59d6a50364a460b64bb7ad1f17d0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a318d59d6a50364a460b64bb7ad1f17d0">llvm::AMDGPU::isGFX12Plus</a></div><div class="ttdeci">bool isGFX12Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02190">AMDGPUBaseInfo.cpp:2190</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3cf384b520551827b3b9e6fb0355d052"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3cf384b520551827b3b9e6fb0355d052">llvm::AMDGPU::isInlinableLiteralV2F16</a></div><div class="ttdeci">bool isInlinableLiteralV2F16(uint32_t Literal)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02728">AMDGPUBaseInfo.cpp:2728</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a42e6f807e1852ff50f30ed48bce3abea"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a42e6f807e1852ff50f30ed48bce3abea">llvm::AMDGPU::getGlobalVaddrOp</a></div><div class="ttdeci">LLVM_READONLY int getGlobalVaddrOp(uint16_t Opcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a4dbb64e9d316b0b56b74d3364cb601da"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4dbb64e9d316b0b56b74d3364cb601da">llvm::AMDGPU::isValid32BitLiteral</a></div><div class="ttdeci">bool isValid32BitLiteral(uint64_t Val, bool IsFP64)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02732">AMDGPUBaseInfo.cpp:2732</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a51a3fe5250a82abf0ecbe57b156d1fd0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a51a3fe5250a82abf0ecbe57b156d1fd0">llvm::AMDGPU::isDPALU_DPP</a></div><div class="ttdeci">bool isDPALU_DPP(const MCInstrDesc &amp;OpDesc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02940">AMDGPUBaseInfo.cpp:2940</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5a55a26fbacd40b385e54565fdebc4dd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5a55a26fbacd40b385e54565fdebc4dd">llvm::AMDGPU::RSRC_ELEMENT_SIZE_SHIFT</a></div><div class="ttdeci">const uint64_t RSRC_ELEMENT_SIZE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01491">SIInstrInfo.h:1491</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5eb95c1fe12d25bcfe6d3b63f6148605"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5eb95c1fe12d25bcfe6d3b63f6148605">llvm::AMDGPU::getAddr64Inst</a></div><div class="ttdeci">LLVM_READONLY int getAddr64Inst(uint16_t Opcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5ee59b5ad9e64f6b900b6cdd5567b15b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5ee59b5ad9e64f6b900b6cdd5567b15b">llvm::AMDGPU::isIntrinsicAlwaysUniform</a></div><div class="ttdeci">bool isIntrinsicAlwaysUniform(unsigned IntrID)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02901">AMDGPUBaseInfo.cpp:2901</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5ff7467be99b93194854ce84b534f711"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5ff7467be99b93194854ce84b534f711">llvm::AMDGPU::getMFMAEarlyClobberOp</a></div><div class="ttdeci">LLVM_READONLY int getMFMAEarlyClobberOp(uint16_t Opcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a75b79141e48ddded5600396eeb38eb1c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a75b79141e48ddded5600396eeb38eb1c">llvm::AMDGPU::isTrue16Inst</a></div><div class="ttdeci">bool isTrue16Inst(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00565">AMDGPUBaseInfo.cpp:565</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7967181b077a4a08f5baf9950e30660d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7967181b077a4a08f5baf9950e30660d">llvm::AMDGPU::getMIMGDimInfoByEncoding</a></div><div class="ttdeci">LLVM_READONLY const MIMGDimInfo * getMIMGDimInfoByEncoding(uint8_t DimEnc)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a79ce723bbdcb8a66b32fec6499ecd9f9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">llvm::AMDGPU::isInlinableLiteral32</a></div><div class="ttdeci">bool isInlinableLiteral32(int32_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02596">AMDGPUBaseInfo.cpp:2596</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7fba5af4359eeeef753f1c286ea8d0d7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">llvm::AMDGPU::isSISrcOperand</a></div><div class="ttdeci">bool isSISrcOperand(const MCInstrDesc &amp;Desc, unsigned OpNo)</div><div class="ttdoc">Is this an AMDGPU specific source operand? These include registers, inline constants,...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02378">AMDGPUBaseInfo.cpp:2378</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a823f64d5695b8da6f9b418bd4dc55176"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a823f64d5695b8da6f9b418bd4dc55176">llvm::AMDGPU::RSRC_TID_ENABLE</a></div><div class="ttdeci">const uint64_t RSRC_TID_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01493">SIInstrInfo.h:1493</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a8ab2011ec30da8a5edbd54bf0e498363"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a8ab2011ec30da8a5edbd54bf0e498363">llvm::AMDGPU::isIntrinsicSourceOfDivergence</a></div><div class="ttdeci">bool isIntrinsicSourceOfDivergence(unsigned IntrID)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02897">AMDGPUBaseInfo.cpp:2897</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a8d745b7be75e1d4d4139b093d7d6eb8f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a8d745b7be75e1d4d4139b093d7d6eb8f">llvm::AMDGPU::isGenericAtomic</a></div><div class="ttdeci">bool isGenericAtomic(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00543">AMDGPUBaseInfo.cpp:543</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a8f27aa11689bf9b12f6fb0e436e367c7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">llvm::AMDGPU::hasNamedOperand</a></div><div class="ttdeci">LLVM_READONLY bool hasNamedOperand(uint64_t Opcode, uint64_t NamedIdx)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00315">AMDGPUBaseInfo.h:315</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a901ba4ff66898215882da41143ddf69a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a901ba4ff66898215882da41143ddf69a">llvm::AMDGPU::isInlinableIntLiteral</a></div><div class="ttdeci">LLVM_READNONE bool isInlinableIntLiteral(int64_t Literal)</div><div class="ttdoc">Is this literal inlinable, and not one of the values intended for floating point values.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l01348">AMDGPUBaseInfo.h:1348</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a9415bb07abc809d8ef3d2412a5483d19"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9415bb07abc809d8ef3d2412a5483d19">llvm::AMDGPU::isHi</a></div><div class="ttdeci">bool isHi(unsigned Reg, const MCRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02268">AMDGPUBaseInfo.cpp:2268</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a96286d8f7d90ece30046d826bbb71422"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a96286d8f7d90ece30046d826bbb71422">llvm::AMDGPU::getCommuteRev</a></div><div class="ttdeci">LLVM_READONLY int getCommuteRev(uint16_t Opcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a9af58a5d20f2215a00b675f34db92771"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9af58a5d20f2215a00b675f34db92771">llvm::AMDGPU::getAddrSizeMIMGOp</a></div><div class="ttdeci">unsigned getAddrSizeMIMGOp(const MIMGBaseOpcodeInfo *BaseOpcode, const MIMGDimInfo *Dim, bool IsA16, bool IsG16Supported)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00267">AMDGPUBaseInfo.cpp:267</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e">llvm::AMDGPU::OPERAND_KIMM32</a></div><div class="ttdeci">@ OPERAND_KIMM32</div><div class="ttdoc">Operand with 32-bit immediate that uses the constant bus.</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00223">SIDefines.h:223</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">llvm::AMDGPU::OPERAND_REG_IMM_INT64</a></div><div class="ttdeci">@ OPERAND_REG_IMM_INT64</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00195">SIDefines.h:195</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">llvm::AMDGPU::OPERAND_REG_IMM_V2FP16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_V2FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00202">SIDefines.h:202</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a240a6f2882eded67e4b70c6bb2f18411"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a240a6f2882eded67e4b70c6bb2f18411">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_V2INT32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00216">SIDefines.h:216</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP64</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_FP64</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00213">SIDefines.h:213</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">llvm::AMDGPU::OPERAND_REG_IMM_V2INT16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_V2INT16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00203">SIDefines.h:203</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_V2FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00233">SIDefines.h:233</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">llvm::AMDGPU::OPERAND_REG_IMM_INT32</a></div><div class="ttdeci">@ OPERAND_REG_IMM_INT32</div><div class="ttdoc">Operands with register or 32-bit immediate.</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00194">SIDefines.h:194</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">llvm::AMDGPU::OPERAND_REG_IMM_FP16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00199">SIDefines.h:199</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT64</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_INT64</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00210">SIDefines.h:210</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317">llvm::AMDGPU::OPERAND_KIMM16</a></div><div class="ttdeci">@ OPERAND_KIMM16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00224">SIDefines.h:224</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_INT16</div><div class="ttdoc">Operands with register or inline constant.</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00208">SIDefines.h:208</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_INT16</div><div class="ttdoc">Operands with an AccVGPR register or inline constant.</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00227">SIDefines.h:227</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">llvm::AMDGPU::OPERAND_REG_IMM_FP64</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP64</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00198">SIDefines.h:198</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_V2FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00215">SIDefines.h:215</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2INT16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_V2INT16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00232">SIDefines.h:232</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00229">SIDefines.h:229</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_INT32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00228">SIDefines.h:228</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_FP32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00230">SIDefines.h:230</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa3d68df7f69a18a66156e5e08c2c7504"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa3d68df7f69a18a66156e5e08c2c7504">llvm::AMDGPU::OPERAND_REG_IMM_V2INT32</a></div><div class="ttdeci">@ OPERAND_REG_IMM_V2INT32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00204">SIDefines.h:204</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">llvm::AMDGPU::OPERAND_REG_IMM_FP32</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00197">SIDefines.h:197</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ab0f83d3ae48a019dc05e1bc02e765c8d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ab0f83d3ae48a019dc05e1bc02e765c8d">llvm::AMDGPU::OPERAND_INPUT_MODS</a></div><div class="ttdeci">@ OPERAND_INPUT_MODS</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00238">SIDefines.h:238</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_FP32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00212">SIDefines.h:212</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_INT32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00209">SIDefines.h:209</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_V2INT16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00214">SIDefines.h:214</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ae0f1ac0de50b2280311f02d7e1f5b25e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae0f1ac0de50b2280311f02d7e1f5b25e">llvm::AMDGPU::OPERAND_REG_IMM_V2FP32</a></div><div class="ttdeci">@ OPERAND_REG_IMM_V2FP32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00205">SIDefines.h:205</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ae51ff25f16b928b2b8712a613e4fd3db"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae51ff25f16b928b2b8712a613e4fd3db">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP64</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_FP64</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00231">SIDefines.h:231</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00211">SIDefines.h:211</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101">llvm::AMDGPU::OPERAND_REG_IMM_INT16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_INT16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00196">SIDefines.h:196</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5af49dc86d5a2c2386386ce4c0023cfd0f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af49dc86d5a2c2386386ce4c0023cfd0f">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_V2FP32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00217">SIDefines.h:217</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5af4b9cc7ae4320e5423baac7b35410470"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af4b9cc7ae4320e5423baac7b35410470">llvm::AMDGPU::OPERAND_INLINE_SPLIT_BARRIER_INT32</a></div><div class="ttdeci">@ OPERAND_INLINE_SPLIT_BARRIER_INT32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00220">SIDefines.h:220</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064">llvm::AMDGPU::OPERAND_REG_IMM_FP32_DEFERRED</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP32_DEFERRED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00201">SIDefines.h:201</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b">llvm::AMDGPU::OPERAND_REG_IMM_FP16_DEFERRED</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP16_DEFERRED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00200">SIDefines.h:200</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abe1ffb7444626273ec47b5526acfdeeca82f70483c4222cdb713853c39905d3ed"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeeca82f70483c4222cdb713853c39905d3ed">llvm::AMDGPU::TI_SCRATCH_RSRC_DWORD1</a></div><div class="ttdeci">@ TI_SCRATCH_RSRC_DWORD1</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00396">AMDGPU.h:396</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abe1ffb7444626273ec47b5526acfdeeca89d5abd5e008a11096b19f24eb566914"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeeca89d5abd5e008a11096b19f24eb566914">llvm::AMDGPU::TI_SCRATCH_RSRC_DWORD3</a></div><div class="ttdeci">@ TI_SCRATCH_RSRC_DWORD3</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00399">AMDGPU.h:398</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abe1ffb7444626273ec47b5526acfdeecac29025755991987ce428f17a06249777"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeecac29025755991987ce428f17a06249777">llvm::AMDGPU::TI_SCRATCH_RSRC_DWORD0</a></div><div class="ttdeci">@ TI_SCRATCH_RSRC_DWORD0</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00395">AMDGPU.h:395</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abe1ffb7444626273ec47b5526acfdeecae8cfedcf88479cd7484e7342f2f2cc72"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeecae8cfedcf88479cd7484e7342f2f2cc72">llvm::AMDGPU::TI_SCRATCH_RSRC_DWORD2</a></div><div class="ttdeci">@ TI_SCRATCH_RSRC_DWORD2</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00397">AMDGPU.h:397</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_abe1ffb7444626273ec47b5526acfdeecaf272dd7e3cb82c0cfe63d334df30b2bd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeecaf272dd7e3cb82c0cfe63d334df30b2bd">llvm::AMDGPU::TI_CONSTDATA_START</a></div><div class="ttdeci">@ TI_CONSTDATA_START</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00394">AMDGPU.h:394</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac4c95246ad0278e01cc6e03560005f0b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac4c95246ad0278e01cc6e03560005f0b">llvm::AMDGPU::getCommuteOrig</a></div><div class="ttdeci">LLVM_READONLY int getCommuteOrig(uint16_t Opcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_acc8a2c40a5d623bd8c7c28e93eda91d3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#acc8a2c40a5d623bd8c7c28e93eda91d3">llvm::AMDGPU::getRegBitWidth</a></div><div class="ttdeci">unsigned getRegBitWidth(const TargetRegisterClass &amp;RC)</div><div class="ttdoc">Get the size in bits of a register from the register class RC.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02598">SIRegisterInfo.cpp:2598</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ad079e8a6a0505ccce0ad2463d95aff73"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ad079e8a6a0505ccce0ad2463d95aff73">llvm::AMDGPU::getMCOpcode</a></div><div class="ttdeci">int getMCOpcode(uint16_t Opcode, unsigned Gen)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00583">AMDGPUBaseInfo.cpp:583</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ae0376d4668bb0a8b7d4afa76f6ce3fee"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ae0376d4668bb0a8b7d4afa76f6ce3fee">llvm::AMDGPU::RSRC_INDEX_STRIDE_SHIFT</a></div><div class="ttdeci">const uint64_t RSRC_INDEX_STRIDE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01492">SIInstrInfo.h:1492</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ae1884e3318cb1f8a4465b1b4bd4d9827"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ae1884e3318cb1f8a4465b1b4bd4d9827">llvm::AMDGPU::getMIMGBaseOpcodeInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGBaseOpcodeInfo * getMIMGBaseOpcodeInfo(unsigned BaseOpcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af4cb2c8159c390d78b6a547ac87179ae"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">llvm::AMDGPU::isInlinableLiteral64</a></div><div class="ttdeci">bool isInlinableLiteral64(int64_t Literal, bool HasInv2Pi)</div><div class="ttdoc">Is this literal inlinable.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02579">AMDGPUBaseInfo.cpp:2579</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af7672ecd68ad0182beb360a4453b51ba"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af7672ecd68ad0182beb360a4453b51ba">llvm::AMDGPU::getIfAddr64Inst</a></div><div class="ttdeci">LLVM_READONLY int getIfAddr64Inst(uint16_t Opcode)</div><div class="ttdoc">Check if Opcode is an Addr64 opcode.</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af9f05d3701d61f10054f263eec92da45"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af9f05d3701d61f10054f263eec92da45">llvm::AMDGPU::isGraphics</a></div><div class="ttdeci">bool isGraphics(CallingConv::ID cc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02040">AMDGPUBaseInfo.cpp:2040</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_aeca550e94280f7734c6e7e5672e1b2f8a16c3e679fa61136bfeb3c5c9b7542d9f"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8a16c3e679fa61136bfeb3c5c9b7542d9f">llvm::CallingConv::AMDGPU_CS</a></div><div class="ttdeci">@ AMDGPU_CS</div><div class="ttdoc">Used for Mesa/AMDPAL compute shaders.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00194">CallingConv.h:194</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_aeca550e94280f7734c6e7e5672e1b2f8a1a9f243b16678fc294567b72bbe87223"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8a1a9f243b16678fc294567b72bbe87223">llvm::CallingConv::AMDGPU_VS</a></div><div class="ttdeci">@ AMDGPU_VS</div><div class="ttdoc">Used for Mesa vertex shaders, or AMDPAL last shader stage before rasterization (vertex shader if tess...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00185">CallingConv.h:185</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_aeca550e94280f7734c6e7e5672e1b2f8a27a385675142c462571165c839e41aa0"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8a27a385675142c462571165c839e41aa0">llvm::CallingConv::AMDGPU_KERNEL</a></div><div class="ttdeci">@ AMDGPU_KERNEL</div><div class="ttdoc">Used for AMDGPU code object kernels.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00197">CallingConv.h:197</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_aeca550e94280f7734c6e7e5672e1b2f8a5c0f66e45afd7c51f4ee51552d8fb606"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8a5c0f66e45afd7c51f4ee51552d8fb606">llvm::CallingConv::AMDGPU_HS</a></div><div class="ttdeci">@ AMDGPU_HS</div><div class="ttdoc">Used for Mesa/AMDPAL hull shaders (= tessellation control shaders).</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00203">CallingConv.h:203</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_aeca550e94280f7734c6e7e5672e1b2f8a6f08d1631b96043fe0201973d84e5539"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8a6f08d1631b96043fe0201973d84e5539">llvm::CallingConv::AMDGPU_GS</a></div><div class="ttdeci">@ AMDGPU_GS</div><div class="ttdoc">Used for Mesa/AMDPAL geometry shaders.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00188">CallingConv.h:188</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_aeca550e94280f7734c6e7e5672e1b2f8a91283117ce67ebdae50cc7730694d8f8"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8a91283117ce67ebdae50cc7730694d8f8">llvm::CallingConv::AMDGPU_PS</a></div><div class="ttdeci">@ AMDGPU_PS</div><div class="ttdoc">Used for Mesa/AMDPAL pixel shaders.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00191">CallingConv.h:191</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_aeca550e94280f7734c6e7e5672e1b2f8abc8e2ee40a84687a9e12fd08784b87ba"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8abc8e2ee40a84687a9e12fd08784b87ba">llvm::CallingConv::Fast</a></div><div class="ttdeci">@ Fast</div><div class="ttdoc">Attempts to make calls as fast as possible (e.g.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00041">CallingConv.h:41</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_aeca550e94280f7734c6e7e5672e1b2f8ad61318e853e529ac703f52a853efa1d1"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8ad61318e853e529ac703f52a853efa1d1">llvm::CallingConv::AMDGPU_ES</a></div><div class="ttdeci">@ AMDGPU_ES</div><div class="ttdoc">Used for AMDPAL shader stage before geometry shader if geometry is in use.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00215">CallingConv.h:215</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_aeca550e94280f7734c6e7e5672e1b2f8af2c5be679d7769a9f3e5e308f73a9ff8"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8af2c5be679d7769a9f3e5e308f73a9ff8">llvm::CallingConv::AMDGPU_LS</a></div><div class="ttdeci">@ AMDGPU_LS</div><div class="ttdoc">Used for AMDPAL vertex shader if tessellation is in use.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00210">CallingConv.h:210</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_aeca550e94280f7734c6e7e5672e1b2f8afd841a49aec1539bc88abc8ff9e170fb"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8afd841a49aec1539bc88abc8ff9e170fb">llvm::CallingConv::C</a></div><div class="ttdeci">@ C</div><div class="ttdoc">The default llvm calling convention, compatible with C.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00034">CallingConv.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da12ba721e6374735955b7fd1b89146dce"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da12ba721e6374735955b7fd1b89146dce">llvm::MCOI::OPERAND_GENERIC_4</a></div><div class="ttdeci">@ OPERAND_GENERIC_4</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00070">MCInstrDesc.h:70</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da4ab8ff4de9da34b9b60f04a21860aec1"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da4ab8ff4de9da34b9b60f04a21860aec1">llvm::MCOI::OPERAND_PCREL</a></div><div class="ttdeci">@ OPERAND_PCREL</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00063">MCInstrDesc.h:63</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da4c331d30c2ed39ba95bef6d7276021e6"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da4c331d30c2ed39ba95bef6d7276021e6">llvm::MCOI::OPERAND_GENERIC_2</a></div><div class="ttdeci">@ OPERAND_GENERIC_2</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00068">MCInstrDesc.h:68</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da58357ec2eafafe432f311d2e6d81077b"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da58357ec2eafafe432f311d2e6d81077b">llvm::MCOI::OPERAND_GENERIC_1</a></div><div class="ttdeci">@ OPERAND_GENERIC_1</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00067">MCInstrDesc.h:67</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da62a6ddcdddcce55f836b1720d29f90dc"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da62a6ddcdddcce55f836b1720d29f90dc">llvm::MCOI::OPERAND_REGISTER</a></div><div class="ttdeci">@ OPERAND_REGISTER</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00061">MCInstrDesc.h:61</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da75a285ee8fad18f515d9dde7868cfb53"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da75a285ee8fad18f515d9dde7868cfb53">llvm::MCOI::OPERAND_GENERIC_3</a></div><div class="ttdeci">@ OPERAND_GENERIC_3</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00069">MCInstrDesc.h:69</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534">llvm::MCOI::OPERAND_IMMEDIATE</a></div><div class="ttdeci">@ OPERAND_IMMEDIATE</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00060">MCInstrDesc.h:60</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da83076f86f6450732bc883b8723492eb2"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da83076f86f6450732bc883b8723492eb2">llvm::MCOI::OPERAND_UNKNOWN</a></div><div class="ttdeci">@ OPERAND_UNKNOWN</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00059">MCInstrDesc.h:59</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da9d91ca77438f331351ff52a89bf14c88"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da9d91ca77438f331351ff52a89bf14c88">llvm::MCOI::OPERAND_GENERIC_0</a></div><div class="ttdeci">@ OPERAND_GENERIC_0</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00066">MCInstrDesc.h:66</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96daa7f9e35ab0a7d9b58d114769a5944f6f"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96daa7f9e35ab0a7d9b58d114769a5944f6f">llvm::MCOI::OPERAND_GENERIC_5</a></div><div class="ttdeci">@ OPERAND_GENERIC_5</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00071">MCInstrDesc.h:71</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">llvm::RISCVMatInt::Imm</a></div><div class="ttdeci">@ Imm</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00023">RISCVMatInt.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_ae58d019f3e277e4381d85d3388b53393a0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdeci">@ Implicit</div><div class="ttdoc">Not emitted register (e.g. carry, or temporary result).</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00047">MachineInstrBuilder.h:47</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_ae58d019f3e277e4381d85d3388b53393a2fee1a7db4e84247a193a9af1f907013"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a2fee1a7db4e84247a193a9af1f907013">llvm::RegState::Dead</a></div><div class="ttdeci">@ Dead</div><div class="ttdoc">Unused definition.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00051">MachineInstrBuilder.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_ae58d019f3e277e4381d85d3388b53393a72c17e2ff2d5af62a30e56ac152aa8d5"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a72c17e2ff2d5af62a30e56ac152aa8d5">llvm::RegState::Define</a></div><div class="ttdeci">@ Define</div><div class="ttdoc">Register definition.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_ae58d019f3e277e4381d85d3388b53393a833922eca2ad0eab70573ba1f5fba9af"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a833922eca2ad0eab70573ba1f5fba9af">llvm::RegState::ImplicitDefine</a></div><div class="ttdeci">@ ImplicitDefine</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_ae58d019f3e277e4381d85d3388b53393a9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393a9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdeci">@ Kill</div><div class="ttdoc">The last use of a register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00049">MachineInstrBuilder.h:49</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_ae58d019f3e277e4381d85d3388b53393ab502f975742e9bff6d6dd7b49439b806"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ae58d019f3e277e4381d85d3388b53393ab502f975742e9bff6d6dd7b49439b806">llvm::RegState::Undef</a></div><div class="ttdeci">@ Undef</div><div class="ttdoc">Value of the register doesn't matter.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00053">MachineInstrBuilder.h:53</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIEncodingFamily_html_a74212d5fb20434d0769231f0b4e0bdfca00d4ca5b02be436eeaf3d76e421fb1d3"><div class="ttname"><a href="namespacellvm_1_1SIEncodingFamily.html#a74212d5fb20434d0769231f0b4e0bdfca00d4ca5b02be436eeaf3d76e421fb1d3">llvm::SIEncodingFamily::SDWA</a></div><div class="ttdeci">@ SDWA</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00038">SIDefines.h:38</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIEncodingFamily_html_a74212d5fb20434d0769231f0b4e0bdfca2507df1f3e7d24ce074424035eba2fb8"><div class="ttname"><a href="namespacellvm_1_1SIEncodingFamily.html#a74212d5fb20434d0769231f0b4e0bdfca2507df1f3e7d24ce074424035eba2fb8">llvm::SIEncodingFamily::GFX10</a></div><div class="ttdeci">@ GFX10</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00042">SIDefines.h:42</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIEncodingFamily_html_a74212d5fb20434d0769231f0b4e0bdfca4a23b2b2d70dd9f7a94a1215e62cb0a0"><div class="ttname"><a href="namespacellvm_1_1SIEncodingFamily.html#a74212d5fb20434d0769231f0b4e0bdfca4a23b2b2d70dd9f7a94a1215e62cb0a0">llvm::SIEncodingFamily::VI</a></div><div class="ttdeci">@ VI</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00037">SIDefines.h:37</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIEncodingFamily_html_a74212d5fb20434d0769231f0b4e0bdfca53036b329d60f608f01b3fa1b8f0a473"><div class="ttname"><a href="namespacellvm_1_1SIEncodingFamily.html#a74212d5fb20434d0769231f0b4e0bdfca53036b329d60f608f01b3fa1b8f0a473">llvm::SIEncodingFamily::SI</a></div><div class="ttdeci">@ SI</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00036">SIDefines.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIEncodingFamily_html_a74212d5fb20434d0769231f0b4e0bdfca592bfac8aebf96c76ac5a1c7d1b50ea5"><div class="ttname"><a href="namespacellvm_1_1SIEncodingFamily.html#a74212d5fb20434d0769231f0b4e0bdfca592bfac8aebf96c76ac5a1c7d1b50ea5">llvm::SIEncodingFamily::GFX90A</a></div><div class="ttdeci">@ GFX90A</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00044">SIDefines.h:44</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIEncodingFamily_html_a74212d5fb20434d0769231f0b4e0bdfca5abe17ac8902bedceac72d80a3847e84"><div class="ttname"><a href="namespacellvm_1_1SIEncodingFamily.html#a74212d5fb20434d0769231f0b4e0bdfca5abe17ac8902bedceac72d80a3847e84">llvm::SIEncodingFamily::GFX9</a></div><div class="ttdeci">@ GFX9</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00041">SIDefines.h:41</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIEncodingFamily_html_a74212d5fb20434d0769231f0b4e0bdfca5c2cd03ec074c2a7d4fb42e8834d4b9a"><div class="ttname"><a href="namespacellvm_1_1SIEncodingFamily.html#a74212d5fb20434d0769231f0b4e0bdfca5c2cd03ec074c2a7d4fb42e8834d4b9a">llvm::SIEncodingFamily::GFX11</a></div><div class="ttdeci">@ GFX11</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00046">SIDefines.h:46</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIEncodingFamily_html_a74212d5fb20434d0769231f0b4e0bdfca6fecfb3d512c10bb6bcb5fd41acf9346"><div class="ttname"><a href="namespacellvm_1_1SIEncodingFamily.html#a74212d5fb20434d0769231f0b4e0bdfca6fecfb3d512c10bb6bcb5fd41acf9346">llvm::SIEncodingFamily::SDWA9</a></div><div class="ttdeci">@ SDWA9</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00039">SIDefines.h:39</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIEncodingFamily_html_a74212d5fb20434d0769231f0b4e0bdfca7955d7c744435b171f0765c8e71d9f01"><div class="ttname"><a href="namespacellvm_1_1SIEncodingFamily.html#a74212d5fb20434d0769231f0b4e0bdfca7955d7c744435b171f0765c8e71d9f01">llvm::SIEncodingFamily::GFX80</a></div><div class="ttdeci">@ GFX80</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00040">SIDefines.h:40</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIEncodingFamily_html_a74212d5fb20434d0769231f0b4e0bdfca8eea8cf766c0c47e20a1c9c9a91931a1"><div class="ttname"><a href="namespacellvm_1_1SIEncodingFamily.html#a74212d5fb20434d0769231f0b4e0bdfca8eea8cf766c0c47e20a1c9c9a91931a1">llvm::SIEncodingFamily::GFX12</a></div><div class="ttdeci">@ GFX12</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00047">SIDefines.h:47</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIEncodingFamily_html_a74212d5fb20434d0769231f0b4e0bdfcaa9c81f5c373123ac7eca13034907e288"><div class="ttname"><a href="namespacellvm_1_1SIEncodingFamily.html#a74212d5fb20434d0769231f0b4e0bdfcaa9c81f5c373123ac7eca13034907e288">llvm::SIEncodingFamily::GFX940</a></div><div class="ttdeci">@ GFX940</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00045">SIDefines.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIEncodingFamily_html_a74212d5fb20434d0769231f0b4e0bdfcae10bfa40a3e82d9dcac79bf5ee11963c"><div class="ttname"><a href="namespacellvm_1_1SIEncodingFamily.html#a74212d5fb20434d0769231f0b4e0bdfcae10bfa40a3e82d9dcac79bf5ee11963c">llvm::SIEncodingFamily::SDWA10</a></div><div class="ttdeci">@ SDWA10</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00043">SIDefines.h:43</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a1342726c1796c93419b272878d3777d3a0666b703f5fe8ee884171492fb6a685a"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a0666b703f5fe8ee884171492fb6a685a">llvm::SIInstrFlags::MIMG</a></div><div class="ttdeci">@ MIMG</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00083">SIDefines.h:83</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a1342726c1796c93419b272878d3777d3a19795cb02079a5e5d58e8a5df3b6ba4b"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a19795cb02079a5e5d58e8a5df3b6ba4b">llvm::SIInstrFlags::VGPRSpill</a></div><div class="ttdeci">@ VGPRSpill</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00091">SIDefines.h:91</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a1342726c1796c93419b272878d3777d3a3cb08b10c27a453c57a2708e83859b47"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a3cb08b10c27a453c57a2708e83859b47">llvm::SIInstrFlags::SDWA</a></div><div class="ttdeci">@ SDWA</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00075">SIDefines.h:75</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a1342726c1796c93419b272878d3777d3a953a5ba3766c4aea8d9b8eeeba722679"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a953a5ba3766c4aea8d9b8eeeba722679">llvm::SIInstrFlags::DS</a></div><div class="ttdeci">@ DS</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00088">SIDefines.h:88</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a1342726c1796c93419b272878d3777d3a9a72e6ffd62dc38f5f4b7fd3e1f778da"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3a9a72e6ffd62dc38f5f4b7fd3e1f778da">llvm::SIInstrFlags::FlatScratch</a></div><div class="ttdeci">@ FlatScratch</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00151">SIDefines.h:151</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a1342726c1796c93419b272878d3777d3ab0e8527c8c81d2caa91d9b2bd1852574"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3ab0e8527c8c81d2caa91d9b2bd1852574">llvm::SIInstrFlags::FLAT</a></div><div class="ttdeci">@ FLAT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00087">SIDefines.h:87</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a1342726c1796c93419b272878d3777d3acff05c63e6ff81eab46dc98fbb55791c"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3acff05c63e6ff81eab46dc98fbb55791c">llvm::SIInstrFlags::renamedInGFX9</a></div><div class="ttdeci">@ renamedInGFX9</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00114">SIDefines.h:114</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a1342726c1796c93419b272878d3777d3adf3e0b276b086c14975adb3e2f00aa2c"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a1342726c1796c93419b272878d3777d3adf3e0b276b086c14975adb3e2f00aa2c">llvm::SIInstrFlags::D16Buf</a></div><div class="ttdeci">@ D16Buf</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00133">SIDefines.h:133</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_a7319a55fca29e1eedc010867c5f453ada1be8a1ab79f4d1830526cc8d48960168"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a7319a55fca29e1eedc010867c5f453ada1be8a1ab79f4d1830526cc8d48960168">llvm::SISrcMods::ABS</a></div><div class="ttdeci">@ ABS</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00267">SIDefines.h:267</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_a7319a55fca29e1eedc010867c5f453ada3b095994a942145ccaaed4f175c7172a"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a7319a55fca29e1eedc010867c5f453ada3b095994a942145ccaaed4f175c7172a">llvm::SISrcMods::OP_SEL_0</a></div><div class="ttdeci">@ OP_SEL_0</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00270">SIDefines.h:270</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_a7319a55fca29e1eedc010867c5f453adaf0e8126187c47c5b74a1bdc635158144"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a7319a55fca29e1eedc010867c5f453adaf0e8126187c47c5b74a1bdc635158144">llvm::SISrcMods::OP_SEL_1</a></div><div class="ttdeci">@ OP_SEL_1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00271">SIDefines.h:271</a></div></div>
<div class="ttc" id="anamespacellvm_1_1TargetStackID_html_a71392100eb15ba746b1f898986f5d8a5a29a8016e50342e4598b3cb8a6601694f"><div class="ttname"><a href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5a29a8016e50342e4598b3cb8a6601694f">llvm::TargetStackID::SGPRSpill</a></div><div class="ttdeci">@ SGPRSpill</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00030">TargetFrameLowering.h:30</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00608">X86DisassemblerDecoder.h:608</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40ab81f279502bb9ca74e6629cfb62844be"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40ab81f279502bb9ca74e6629cfb62844be">llvm::cl::ReallyHidden</a></div><div class="ttdeci">@ ReallyHidden</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00140">CommandLine.h:139</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_ac12e6a8f3a1b511f0dee2ed6de0ae806"><div class="ttname"><a href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00450">CommandLine.h:450</a></div></div>
<div class="ttc" id="anamespacellvm_1_1codeview_html_ad37302702bbcf0028581d2655698c27aa5fb63579fc981698f97d55bfecb213ea"><div class="ttname"><a href="namespacellvm_1_1codeview.html#ad37302702bbcf0028581d2655698c27aa5fb63579fc981698f97d55bfecb213ea">llvm::codeview::FrameCookieKind::Copy</a></div><div class="ttdeci">@ Copy</div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_a02981de53fb6ffd384d39addc4d25f37"><div class="ttname"><a href="namespacellvm.html#a02981de53fb6ffd384d39addc4d25f37">llvm::drop_begin</a></div><div class="ttdeci">auto drop_begin(T &amp;&amp;RangeOrContainer, size_t N=1)</div><div class="ttdoc">Return a range covering RangeOrContainer with the first N elements excluded.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00329">STLExtras.h:329</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef"><div class="ttname"><a href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::ThreadPriority::Low</a></div><div class="ttdeci">@ Low</div><div class="ttdoc">Lower the current thread's priority such that it does not affect foreground tasks significantly.</div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00456">DWP.cpp:456</a></div></div>
<div class="ttc" id="anamespacellvm_html_a077981b5798a5d7a95cec16ece863aeb"><div class="ttname"><a href="namespacellvm.html#a077981b5798a5d7a95cec16ece863aeb">llvm::finalizeBundle</a></div><div class="ttdeci">void finalizeBundle(MachineBasicBlock &amp;MBB, MachineBasicBlock::instr_iterator FirstMI, MachineBasicBlock::instr_iterator LastMI)</div><div class="ttdoc">finalizeBundle - Finalize a machine instruction bundle which includes a sequence of instructions star...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBundle_8cpp_source.html#l00123">MachineInstrBundle.cpp:123</a></div></div>
<div class="ttc" id="anamespacellvm_html_a08d85ca884294cf7a067290c1593fd50"><div class="ttname"><a href="namespacellvm.html#a08d85ca884294cf7a067290c1593fd50">llvm::getRegSubRegPair</a></div><div class="ttdeci">TargetInstrInfo::RegSubRegPair getRegSubRegPair(const MachineOperand &amp;O)</div><div class="ttdoc">Create RegSubRegPair from a register MachineOperand.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01378">SIInstrInfo.h:1378</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0d10fe510ced2849a8074fe81e5d04ce"><div class="ttname"><a href="namespacellvm.html#a0d10fe510ced2849a8074fe81e5d04ce">llvm::all_of</a></div><div class="ttdeci">bool all_of(R &amp;&amp;range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::all_of which take ranges instead of having to pass begin/end explicitly.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01731">STLExtras.h:1731</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0eea77e7bfa82e0219d2ec7b4efbc94f"><div class="ttname"><a href="namespacellvm.html#a0eea77e7bfa82e0219d2ec7b4efbc94f">llvm::popcount</a></div><div class="ttdeci">int popcount(T Value) noexcept</div><div class="ttdoc">Count the number of set bits in a value.</div><div class="ttdef"><b>Definition:</b> <a href="bit_8h_source.html#l00385">bit.h:385</a></div></div>
<div class="ttc" id="anamespacellvm_html_a17e04afcf0c5efeb0eb6a9a45287b5e4"><div class="ttname"><a href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const MIMetadata &amp;MIMD, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00363">MachineInstrBuilder.h:363</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1a14592c2ae220a319c7c85ee545c96f"><div class="ttname"><a href="namespacellvm.html#a1a14592c2ae220a319c7c85ee545c96f">llvm::divideCeil</a></div><div class="ttdeci">uint64_t divideCeil(uint64_t Numerator, uint64_t Denominator)</div><div class="ttdoc">Returns the integer ceil(Numerator / Denominator).</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00417">MathExtras.h:417</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1a20c762703f9faa4263464684aae1ad"><div class="ttname"><a href="namespacellvm.html#a1a20c762703f9faa4263464684aae1ad">llvm::execMayBeModifiedBeforeUse</a></div><div class="ttdeci">bool execMayBeModifiedBeforeUse(const MachineRegisterInfo &amp;MRI, Register VReg, const MachineInstr &amp;DefMI, const MachineInstr &amp;UseMI)</div><div class="ttdoc">Return false if EXEC is not changed between the def of VReg at DefMI and the use at UseMI.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l09247">SIInstrInfo.cpp:9247</a></div></div>
<div class="ttc" id="anamespacellvm_html_a341215803e83773a3e97860dc291f121"><div class="ttname"><a href="namespacellvm.html#a341215803e83773a3e97860dc291f121">llvm::make_range</a></div><div class="ttdeci">iterator_range&lt; T &gt; make_range(T x, T y)</div><div class="ttdoc">Convenience function for iterating over sub-ranges.</div><div class="ttdef"><b>Definition:</b> <a href="iterator__range_8h_source.html#l00074">iterator_range.h:74</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3b1c5788b85ffa254be0e834edf5cf8f"><div class="ttname"><a href="namespacellvm.html#a3b1c5788b85ffa254be0e834edf5cf8f">llvm::getUnderlyingObject</a></div><div class="ttdeci">const Value * getUnderlyingObject(const Value *V, unsigned MaxLookup=6)</div><div class="ttdoc">This method strips off any GEP address adjustments and pointer casts from the specified value,...</div><div class="ttdef"><b>Definition:</b> <a href="ValueTracking_8cpp_source.html#l05911">ValueTracking.cpp:5911</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3d2cdc4a0db233678e7141c9d6ea3419"><div class="ttname"><a href="namespacellvm.html#a3d2cdc4a0db233678e7141c9d6ea3419">llvm::make_early_inc_range</a></div><div class="ttdeci">iterator_range&lt; early_inc_iterator_impl&lt; detail::IterOfRange&lt; RangeT &gt; &gt; &gt; make_early_inc_range(RangeT &amp;&amp;Range)</div><div class="ttdoc">Make a range that does early increment to allow mutation of the underlying range without disrupting i...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00665">STLExtras.h:665</a></div></div>
<div class="ttc" id="anamespacellvm_html_a434f6a0d80fb13e4326e848a6391f057"><div class="ttname"><a href="namespacellvm.html#a434f6a0d80fb13e4326e848a6391f057">llvm::isPowerOf2_64</a></div><div class="ttdeci">constexpr bool isPowerOf2_64(uint64_t Value)</div><div class="ttdoc">Return true if the argument is a power of two &gt; 0 (64 bit edition.)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00269">MathExtras.h:269</a></div></div>
<div class="ttc" id="anamespacellvm_html_a57d2f9ee99e9e68cff564d0d579c8163"><div class="ttname"><a href="namespacellvm.html#a57d2f9ee99e9e68cff564d0d579c8163">llvm::countr_zero</a></div><div class="ttdeci">int countr_zero(T Val)</div><div class="ttdoc">Count number of 0's from the least significant bit to the most stopping at the first 1.</div><div class="ttdef"><b>Definition:</b> <a href="bit_8h_source.html#l00215">bit.h:215</a></div></div>
<div class="ttc" id="anamespacellvm_html_a57f971ad6c752a26d68bf9a990e52e9a"><div class="ttname"><a href="namespacellvm.html#a57f971ad6c752a26d68bf9a990e52e9a">llvm::getRegSequenceSubReg</a></div><div class="ttdeci">TargetInstrInfo::RegSubRegPair getRegSequenceSubReg(MachineInstr &amp;MI, unsigned SubReg)</div><div class="ttdoc">Return the SubReg component from REG_SEQUENCE.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l09175">SIInstrInfo.cpp:9175</a></div></div>
<div class="ttc" id="anamespacellvm_html_a615f4542f26ca7383f06e780996f8ef3"><div class="ttname"><a href="namespacellvm.html#a615f4542f26ca7383f06e780996f8ef3">llvm::MONoClobber</a></div><div class="ttdeci">static const MachineMemOperand::Flags MONoClobber</div><div class="ttdoc">Mark the MMO of a uniform load if there are no potentially clobbering stores on any path from the sta...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00041">SIInstrInfo.h:41</a></div></div>
<div class="ttc" id="anamespacellvm_html_a61d13d6824ec46c31260a4fd0997eda0"><div class="ttname"><a href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">llvm::any_of</a></div><div class="ttdeci">bool any_of(R &amp;&amp;range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::any_of which take ranges instead of having to pass begin/end explicitly.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01738">STLExtras.h:1738</a></div></div>
<div class="ttc" id="anamespacellvm_html_a646986783f35e0fef8988f0f28d2589f"><div class="ttname"><a href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">llvm::Log2_32</a></div><div class="ttdeci">unsigned Log2_32(uint32_t Value)</div><div class="ttdoc">Return the floor log base 2 of the specified value, -1 if the value is zero.</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00313">MathExtras.h:313</a></div></div>
<div class="ttc" id="anamespacellvm_html_a6b0ac1fa4f05de76413c5e0ca6334035"><div class="ttname"><a href="namespacellvm.html#a6b0ac1fa4f05de76413c5e0ca6334035">llvm::reverse</a></div><div class="ttdeci">auto reverse(ContainerTy &amp;&amp;C)</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00428">STLExtras.h:428</a></div></div>
<div class="ttc" id="anamespacellvm_html_a73257f51950d9ea50955e3fb9c724a25"><div class="ttname"><a href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">llvm::get</a></div><div class="ttdeci">decltype(auto) get(const PointerIntPair&lt; PointerTy, IntBits, IntType, PtrTraits, Info &gt; &amp;Pair)</div><div class="ttdef"><b>Definition:</b> <a href="PointerIntPair_8h_source.html#l00270">PointerIntPair.h:270</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7b622c469acc130c9a500b85b1473ef3"><div class="ttname"><a href="namespacellvm.html#a7b622c469acc130c9a500b85b1473ef3">llvm::Hi_32</a></div><div class="ttdeci">constexpr uint32_t Hi_32(uint64_t Value)</div><div class="ttdoc">Return the high 32 bits of a 64 bit value.</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00136">MathExtras.h:136</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages.</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00163">Debug.cpp:163</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7ca6bbc21c19a9a6b005aff44ca8562f"><div class="ttname"><a href="namespacellvm.html#a7ca6bbc21c19a9a6b005aff44ca8562f">llvm::getVRegSubRegDef</a></div><div class="ttdeci">MachineInstr * getVRegSubRegDef(const TargetInstrInfo::RegSubRegPair &amp;P, MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Return the defining instruction for a given reg:subreg pair skipping copy like instructions and subre...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l09212">SIInstrInfo.cpp:9212</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler.</div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00156">Error.cpp:156</a></div></div>
<div class="ttc" id="anamespacellvm_html_a901112c493d3827cda924430a6fbc9f4"><div class="ttname"><a href="namespacellvm.html#a901112c493d3827cda924430a6fbc9f4">llvm::Lo_32</a></div><div class="ttdeci">constexpr uint32_t Lo_32(uint64_t Value)</div><div class="ttdoc">Return the low 32 bits of a 64 bit value.</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00141">MathExtras.h:141</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918"><div class="ttname"><a href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::PackElem::Hi</a></div><div class="ttdeci">@ Hi</div></div>
<div class="ttc" id="anamespacellvm_html_a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911"><div class="ttname"><a href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::PackElem::Lo</a></div><div class="ttdeci">@ Lo</div></div>
<div class="ttc" id="anamespacellvm_html_a9eb4f5b98b70ee4fab9614ed58282c1fa7fb55ed0b7a30342ba6da306428cae04"><div class="ttname"><a href="namespacellvm.html#a9eb4f5b98b70ee4fab9614ed58282c1fa7fb55ed0b7a30342ba6da306428cae04">llvm::IRMemLocation::First</a></div><div class="ttdeci">@ First</div><div class="ttdoc">Helpers to iterate all locations in the MemoryEffectsBase class.</div></div>
<div class="ttc" id="anamespacellvm_html_aa3a1f79eb5e89f41ad5a3d8e9b2a367a"><div class="ttname"><a href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">llvm::getUndefRegState</a></div><div class="ttdeci">unsigned getUndefRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00543">MachineInstrBuilder.h:543</a></div></div>
<div class="ttc" id="anamespacellvm_html_aac36edd0f1ce976f0025c98e88d3830ea76feb79109026728a20736a8c6504548"><div class="ttname"><a href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea76feb79109026728a20736a8c6504548">llvm::RecurKind::Xor</a></div><div class="ttdeci">@ Xor</div><div class="ttdoc">Bitwise or logical XOR of integers.</div></div>
<div class="ttc" id="anamespacellvm_html_aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9"><div class="ttname"><a href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">llvm::RecurKind::Add</a></div><div class="ttdeci">@ Add</div><div class="ttdoc">Sum of integers.</div></div>
<div class="ttc" id="anamespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00537">MachineInstrBuilder.h:537</a></div></div>
<div class="ttc" id="anamespacellvm_html_aad80b46c754cc7216244a866ec9b1cb0"><div class="ttname"><a href="namespacellvm.html#aad80b46c754cc7216244a866ec9b1cb0">llvm::isIntN</a></div><div class="ttdeci">bool isIntN(unsigned N, int64_t x)</div><div class="ttdoc">Checks if an signed integer fits into the given (dynamic) bit width.</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00233">MathExtras.h:233</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab3aae92be65f5f16f806ad48d474027e"><div class="ttname"><a href="namespacellvm.html#ab3aae92be65f5f16f806ad48d474027e">llvm::isTargetSpecificOpcode</a></div><div class="ttdeci">bool isTargetSpecificOpcode(unsigned Opcode)</div><div class="ttdoc">Check whether the given Opcode is a target-specific opcode.</div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00036">TargetOpcodes.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab7530cd22b8952cb41774507dd40c6f3a520d0db389f362bf79ef56ca0af3dcab"><div class="ttname"><a href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3a520d0db389f362bf79ef56ca0af3dcab">llvm::ReplacementType::Format</a></div><div class="ttdeci">@ Format</div></div>
<div class="ttc" id="anamespacellvm_html_abee0df5f7f703bb4462aba260ba0a60f"><div class="ttname"><a href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">llvm::BitWidth</a></div><div class="ttdeci">constexpr unsigned BitWidth</div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00191">BitmaskEnum.h:191</a></div></div>
<div class="ttc" id="anamespacellvm_html_abfcab32516704f11d146c757f402ad5caa73815097c71f15fe54ab447a7ff00ba"><div class="ttname"><a href="namespacellvm.html#abfcab32516704f11d146c757f402ad5caa73815097c71f15fe54ab447a7ff00ba">llvm::DS_Error</a></div><div class="ttdeci">@ DS_Error</div><div class="ttdef"><b>Definition:</b> <a href="DiagnosticInfo_8h_source.html#l00050">DiagnosticInfo.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_html_aca52f68ce5f52560b3ddb63ce8b2bd75"><div class="ttname"><a href="namespacellvm.html#aca52f68ce5f52560b3ddb63ce8b2bd75">llvm::MOLastUse</a></div><div class="ttdeci">static const MachineMemOperand::Flags MOLastUse</div><div class="ttdoc">Mark the MMO of a load as the last use.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00045">SIInstrInfo.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_html_acd1cd968cb420c82d70926920fcdc7d7"><div class="ttname"><a href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">llvm::is_contained</a></div><div class="ttdeci">bool is_contained(R &amp;&amp;Range, const E &amp;Element)</div><div class="ttdoc">Returns true if Element is found in Range.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01888">STLExtras.h:1888</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad9be86c95736bfa4bb0dc52322a0002a"><div class="ttname"><a href="namespacellvm.html#ad9be86c95736bfa4bb0dc52322a0002a">llvm::alignDown</a></div><div class="ttdeci">uint64_t alignDown(uint64_t Value, uint64_t Align, uint64_t Skew=0)</div><div class="ttdoc">Returns the largest uint64_t less than or equal to Value and is Skew mod Align.</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00428">MathExtras.h:428</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d"><div class="ttname"><a href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">llvm::Data</a></div><div class="ttdeci">@ Data</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00056">SIMachineScheduler.h:55</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae58c751054b01f206f9b9e34e461d25f"><div class="ttname"><a href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25f">llvm::InstructionUniformity</a></div><div class="ttdeci">InstructionUniformity</div><div class="ttdoc">Enum describing how instructions behave with respect to uniformity and divergence,...</div><div class="ttdef"><b>Definition:</b> <a href="Uniformity_8h_source.html#l00018">Uniformity.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae58c751054b01f206f9b9e34e461d25fa32c426b55435c648a805b1103c96dcdf"><div class="ttname"><a href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa32c426b55435c648a805b1103c96dcdf">llvm::InstructionUniformity::AlwaysUniform</a></div><div class="ttdeci">@ AlwaysUniform</div><div class="ttdoc">The result values are always uniform.</div></div>
<div class="ttc" id="anamespacellvm_html_ae58c751054b01f206f9b9e34e461d25fa45ca4337861caa0e5a6723c79b31e191"><div class="ttname"><a href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa45ca4337861caa0e5a6723c79b31e191">llvm::InstructionUniformity::NeverUniform</a></div><div class="ttdeci">@ NeverUniform</div><div class="ttdoc">The result values can never be assumed to be uniform.</div></div>
<div class="ttc" id="anamespacellvm_html_ae58c751054b01f206f9b9e34e461d25fa7a1920d61156abc05a60135aefe8bc67"><div class="ttname"><a href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa7a1920d61156abc05a60135aefe8bc67">llvm::InstructionUniformity::Default</a></div><div class="ttdeci">@ Default</div><div class="ttdoc">The result values are uniform if and only if all operands are uniform.</div></div>
<div class="ttc" id="anamespacellvm_html_af80bd4ec8a9b2f8e7d9d75ab708a55c2"><div class="ttname"><a href="namespacellvm.html#af80bd4ec8a9b2f8e7d9d75ab708a55c2">llvm::maxUIntN</a></div><div class="ttdeci">uint64_t maxUIntN(uint64_t N)</div><div class="ttdoc">Gets the maximum value for a N-bit unsigned integer.</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00201">MathExtras.h:201</a></div></div>
<div class="ttc" id="anamespacellvm_html_afd734184546746d0ab64985a91368a14"><div class="ttname"><a href="namespacellvm.html#afd734184546746d0ab64985a91368a14">llvm::execMayBeModifiedBeforeAnyUse</a></div><div class="ttdeci">bool execMayBeModifiedBeforeAnyUse(const MachineRegisterInfo &amp;MRI, Register VReg, const MachineInstr &amp;DefMI)</div><div class="ttdoc">Return false if EXEC is not changed between the def of VReg at DefMI and all its uses.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l09280">SIInstrInfo.cpp:9280</a></div></div>
<div class="ttc" id="anamespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap.</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00860">BitVector.h:860</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">llvm::AMDGPU::MIMGBaseOpcodeInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00322">AMDGPUBaseInfo.h:322</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">llvm::AMDGPU::MIMGDimInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00347">AMDGPUBaseInfo.h:347</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">llvm::AMDGPU::MIMGInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00423">AMDGPUBaseInfo.h:423</a></div></div>
<div class="ttc" id="astructllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00039">Alignment.h:39</a></div></div>
<div class="ttc" id="astructllvm_1_1Align_html_a80735739b49cf97a491922c8f9af2cc1"><div class="ttname"><a href="structllvm_1_1Align.html#a80735739b49cf97a491922c8f9af2cc1">llvm::Align::value</a></div><div class="ttdeci">uint64_t value() const</div><div class="ttdoc">This is a hole in the type system and should not be abused.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00085">Alignment.h:85</a></div></div>
<div class="ttc" id="astructllvm_1_1DWARFExpression_1_1Operation_1_1Description_html"><div class="ttname"><a href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">llvm::DWARFExpression::Operation::Description</a></div><div class="ttdoc">Description of the encoding of one expression Op.</div><div class="ttdef"><b>Definition:</b> <a href="DWARFExpression_8h_source.html#l00066">DWARFExpression.h:66</a></div></div>
<div class="ttc" id="astructllvm_1_1DestSourcePair_html"><div class="ttname"><a href="structllvm_1_1DestSourcePair.html">llvm::DestSourcePair</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00071">TargetInstrInfo.h:71</a></div></div>
<div class="ttc" id="astructllvm_1_1LiveVariables_1_1VarInfo_html_a76321b20db4feab750d85c2329cfcbc6"><div class="ttname"><a href="structllvm_1_1LiveVariables_1_1VarInfo.html#a76321b20db4feab750d85c2329cfcbc6">llvm::LiveVariables::VarInfo::AliveBlocks</a></div><div class="ttdeci">SparseBitVector AliveBlocks</div><div class="ttdoc">AliveBlocks - Set of blocks in which this value is alive completely through.</div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00085">LiveVariables.h:85</a></div></div>
<div class="ttc" id="astructllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdoc">This class contains a discriminated union of information about pointers in memory operands,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00040">MachineMemOperand.h:40</a></div></div>
<div class="ttc" id="astructllvm_1_1MachinePointerInfo_html_ad8ce1aee13dbdcc05d20284a30e83170"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">llvm::MachinePointerInfo::getFixedStack</a></div><div class="ttdeci">static MachinePointerInfo getFixedStack(MachineFunction &amp;MF, int FI, int64_t Offset=0)</div><div class="ttdoc">Return a MachinePointerInfo record that refers to the specified FrameIndex.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l01062">MachineOperand.cpp:1062</a></div></div>
<div class="ttc" id="astructllvm_1_1MemOp_html"><div class="ttname"><a href="structllvm_1_1MemOp.html">llvm::MemOp</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00113">TargetLowering.h:113</a></div></div>
<div class="ttc" id="astructllvm_1_1SIInstrWorklist_html"><div class="ttname"><a href="structllvm_1_1SIInstrWorklist.html">llvm::SIInstrWorklist</a></div><div class="ttdoc">Utility to store machine instructions worklist.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00049">SIInstrInfo.h:49</a></div></div>
<div class="ttc" id="astructllvm_1_1SIInstrWorklist_html_a0449f0738b3cb21f6e3d445f37543c38"><div class="ttname"><a href="structllvm_1_1SIInstrWorklist.html#a0449f0738b3cb21f6e3d445f37543c38">llvm::SIInstrWorklist::top</a></div><div class="ttdeci">MachineInstr * top() const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00054">SIInstrInfo.h:54</a></div></div>
<div class="ttc" id="astructllvm_1_1SIInstrWorklist_html_a0d90003509aad438a4fac7978bb3b306"><div class="ttname"><a href="structllvm_1_1SIInstrWorklist.html#a0d90003509aad438a4fac7978bb3b306">llvm::SIInstrWorklist::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00064">SIInstrInfo.h:64</a></div></div>
<div class="ttc" id="astructllvm_1_1SIInstrWorklist_html_a67e2aba6990c1e340e7f789ea6688654"><div class="ttname"><a href="structllvm_1_1SIInstrWorklist.html#a67e2aba6990c1e340e7f789ea6688654">llvm::SIInstrWorklist::erase_top</a></div><div class="ttdeci">void erase_top()</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00059">SIInstrInfo.h:59</a></div></div>
<div class="ttc" id="astructllvm_1_1SIInstrWorklist_html_a6b8ec06b7f4c404f9c7629468073ef61"><div class="ttname"><a href="structllvm_1_1SIInstrWorklist.html#a6b8ec06b7f4c404f9c7629468073ef61">llvm::SIInstrWorklist::isDeferred</a></div><div class="ttdeci">bool isDeferred(MachineInstr *MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06824">SIInstrInfo.cpp:6824</a></div></div>
<div class="ttc" id="astructllvm_1_1SIInstrWorklist_html_a88a473b1453e1bbe1c0dcdab2a55f0eb"><div class="ttname"><a href="structllvm_1_1SIInstrWorklist.html#a88a473b1453e1bbe1c0dcdab2a55f0eb">llvm::SIInstrWorklist::getDeferredList</a></div><div class="ttdeci">SetVector&lt; MachineInstr * &gt; &amp; getDeferredList()</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00073">SIInstrInfo.h:73</a></div></div>
<div class="ttc" id="astructllvm_1_1SIInstrWorklist_html_aed7def507592d4f53c51d552144531c5"><div class="ttname"><a href="structllvm_1_1SIInstrWorklist.html#aed7def507592d4f53c51d552144531c5">llvm::SIInstrWorklist::insert</a></div><div class="ttdeci">void insert(MachineInstr *MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06814">SIInstrInfo.cpp:6814</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">llvm::TargetInstrInfo::RegSubRegPair</a></div><div class="ttdoc">A pair composed of a register and a sub-register index.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00501">TargetInstrInfo.h:501</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html_a66f92cf2247d7b3c3a351ff48dd42d7d"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">llvm::TargetInstrInfo::RegSubRegPair::SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00503">TargetInstrInfo.h:503</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html_aad7e848e562b1368d6ee4794d84957c6"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#aad7e848e562b1368d6ee4794d84957c6">llvm::TargetInstrInfo::RegSubRegPair::Reg</a></div><div class="ttdeci">Register Reg</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00502">TargetInstrInfo.h:502</a></div></div>
<div class="ttc" id="astructllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00416">CommandLine.h:416</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 8 2024 16:46:21 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
