[WARNING]: DELITE_NUM_THREADS undefined, defaulting to 1
Executing with 1 thread(s)
FPGA PID is 140393

Note-[RT_BS] Larger stack needed
  Note: Bumping stack limit from 8192 to 8194 Kbytes.

Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP2-7_Full64; Runtime version K-2015.09-SP2-7_Full64;  May 31 23:35 2021
[SIM] Sim process started!
[SIM] VPD Waveforms DISABLED
[SIM] VCD Waveforms DISABLED
Sent cmd id 1 payload 1. Echoed cmd id 1 payload 1
Connection successful!
== Loading device model file '/home/philpfef/spatial/gen/SHA_PREPROCESSING/verilog/DRAMSim2/ini/DDR3_micron_32M_8B_x4_sg125.ini' == 
== Loading system model file '/home/philpfef/spatial/gen/SHA_PREPROCESSING/verilog/DRAMSim2/spatial.dram.ini' == 
===== MemorySystem 0 =====
CH. 0 TOTAL_STORAGE : 4096MB | 2 Ranks | 16 Devices per rank
===== MemorySystem 1 =====
CH. 1 TOTAL_STORAGE : 4096MB | 2 Ranks | 16 Devices per rank
===== MemorySystem 2 =====
CH. 2 TOTAL_STORAGE : 4096MB | 2 Ranks | 16 Devices per rank
===== MemorySystem 3 =====
CH. 3 TOTAL_STORAGE : 4096MB | 2 Ranks | 16 Devices per rank
[SIM] MALLOC(1024), returning 1000 - 1400 (0x7fad6ebf3000 - 0x7fad6ebf3400)
[SIM] MALLOC(32), returning 2000 - 2020 (0x7fad6ebf2000 - 0x7fad6ebf2020)
[SIM] Received memcpy request to 0x1000 (0x7fad6ebf3000), size 636
Total bytes written: 636
Total bytes read: 636
writing vis file to /home/philpfef/spatial/gen/SHA_PREPROCESSING/verilog/DRAMSim2/results/dramSimVCS/DDR3_micron_32M_8B_x4_sg125/4GB.4Ch.2R.scheme7.open_page.4096TQ.4096CQ.RtB.pRank.vis
DRAMSim2 Clock Frequency =800000000Hz, CPU Clock Frequency=1000000000Hz
	10000 cycles elapsed
Design ran for 18264 cycles, status = 1
 ******* Non-debug regs *******
	R0: 00000001 (00000001)
	R1: 00000001 (00000001)
	R2: 00001000 (00004096)
	R3: 00002000 (00008192)
	R4: 0000027c (00000636)
	R5: 00004755 (00018261)
	R6: 00000001 (00000001)
	R7: 000037cb (00014283)
	R8: 00000001 (00000001)
	R9: 000037c6 (00014278)
	R10: 00000001 (00000001)
	R11: 00000032 (00000050)
	R12: 0000000a (00000010)
	R13: 000008fb (00002299)
	R14: 0000000a (00000010)
	R15: 000008c9 (00002249)
	R16: 0000000a (00000010)
	R17: 00000046 (00000070)
	R18: 0000000a (00000010)
	R19: 00000000 (00000000)
	R20: 00000000 (00000000)
	R21: 000008a1 (00002209)
	R22: 0000000a (00000010)
	R23: 0000005a (00000090)
	R24: 0000000a (00000010)
	R25: 00000000 (00000000)
	R26: 00000046 (00000070)
	R27: 00000814 (00002068)
	R28: 00000009 (00000009)
	R29: 00000000 (00000000)
	R30: 000005cb (00001483)
	R31: 00000028 (00000040)
	R32: 0000000a (00000010)
	R33: 00001dfd (00007677)
	R34: 00000009 (00000009)
	R35: 00001dd0 (00007632)
	R36: 00000009 (00000009)
	R37: 0000105d (00004189)
	R38: 0000000a (00000010)
	R39: 00000028 (00000040)
	R40: 0000000a (00000010)
	R41: 00001003 (00004099)
	R42: 0000000a (00000010)
	R43: 00000fdb (00004059)
	R44: 0000000a (00000010)
	R45: 0000003c (00000060)
	R46: 0000000a (00000010)
	R47: 00000f6d (00003949)
	R48: 0000000a (00000010)
	R49: 00000f42 (00003906)
	R50: 00000009 (00000009)
	R51: 00000036 (00000054)
	R52: 00000009 (00000009)
	R53: 00000dd1 (00003537)
	R54: 00000009 (00000009)
	R55: 0000006c (00000108)
	R56: 00000009 (00000009)
	R57: 0000003f (00000063)
	R58: 00000009 (00000009)
	R59: 00000036 (00000054)
	R60: 00000009 (00000009)
	R61: 00000048 (00000072)
	R62: 00000009 (00000009)
	R63: 00000000 (00000000)
	R64: 00000000 (00000000)
	R65: 00000048 (00000072)
	R66: 00000009 (00000009)
	R67: 0000003f (00000063)
	R68: 00000009 (00000009)
	R69: 00000003 (00000003)
	R70: 00000001 (00000001)
	R71: 00000000 (00000000)
	R72: 00000000 (00000000)
	R73: 00000004 (00000004)
	R74: 00000001 (00000001)
	R75: 00000005 (00000005)
	R76: 00000001 (00000001)
	R77: 000000fc (00000252)
	R78: 00000001 (00000001)
	R79: 000000f7 (00000247)
	R80: 00000001 (00000001)
	R81: 00000007 (00000007)
	R82: 00000001 (00000001)
	R83: 00000000 (00000000)
	R84: 00000000 (00000000)
	R85: 000000f3 (00000243)
	R86: 00000001 (00000001)
	R87: 00000009 (00000009)
	R88: 00000001 (00000001)
	R89: 00000000 (00000000)
	R90: 00000007 (00000007)
	R91: 000000e5 (00000229)
	R92: 00000001 (00000001)
	R93: 00000000 (00000000)
	R94: 000000a4 (00000164)
	R95: 00000004 (00000004)
	R96: 00000001 (00000001)
	R97: 0000000e (00000014)
	R98: 00000001 (00000001)
	R99: 00000009 (00000009)
	R100: 00000001 (00000001)
	R101: 00000004 (00000004)
	R102: 00000001 (00000001)
	R103: 000004ed (00001261)
	R104: 00000001 (00000001)
	R105: 000004e8 (00001256)
	R106: 00000001 (00000001)
	R107: 000004e4 (00001252)
	R108: 00000001 (00000001)
	R109: 00000314 (00000788)
	R110: 00000001 (00000001)
	R111: 0000030f (00000783)
	R112: 00000001 (00000001)
	R113: 00000006 (00000006)
	R114: 00000001 (00000001)
	R115: 00000189 (00000393)
	R116: 00000001 (00000001)
	R117: 00000041 (00000065)
	R118: 00000001 (00000001)
	R119: 00000007 (00000007)
	R120: 00000001 (00000001)
	R121: 0000003c (00000060)
	R122: 00000001 (00000001)
	R123: 00000000 (00000000)
	R124: 00000000 (00000000)
	R125: 00000006 (00000006)
	R126: 00000001 (00000001)
	R127: 00000008 (00000008)
	R128: 00000001 (00000001)
	R129: 00000000 (00000000)
	R130: 00000000 (00000000)
	R131: 00000008 (00000008)
	R132: 00000001 (00000001)
	R133: 00000005 (00000005)
	R134: 00000001 (00000001)
	R135: 00000006 (00000006)
	R136: 00000001 (00000001)
	R137: 00000006 (00000006)
	R138: 00000001 (00000001)
	R139: 00000006 (00000006)
	R140: 00000001 (00000001)
	R141: 00000006 (00000006)
	R142: 00000001 (00000001)
	R143: 00000006 (00000006)
	R144: 00000001 (00000001)
	R145: 00000006 (00000006)
	R146: 00000001 (00000001)
	R147: 00000006 (00000006)
	R148: 00000001 (00000001)
	R149: 00000006 (00000006)
	R150: 00000001 (00000001)
	R151: 00000314 (00000788)
	R152: 00000001 (00000001)
	R153: 0000030f (00000783)
	R154: 00000001 (00000001)
	R155: 00000006 (00000006)
	R156: 00000001 (00000001)
	R157: 00000189 (00000393)
	R158: 00000001 (00000001)
	R159: 00000007 (00000007)
	R160: 00000001 (00000001)
	R161: 000003a6 (00000934)
	R162: 00000001 (00000001)
	R163: 00000018 (00000024)
	R164: 00000004 (00000004)
	R165: 00000010 (00000016)
	R166: 00000004 (00000004)
	R167: 0000003c (00000060)
	R168: 00000003 (00000003)
	R169: 00000018 (00000024)
	R170: 00000004 (00000004)
	R171: 00000010 (00000016)
	R172: 00000004 (00000004)
	R173: 0000003c (00000060)
	R174: 00000003 (00000003)
	R175: 00000018 (00000024)
	R176: 00000004 (00000004)
	R177: 00000010 (00000016)
	R178: 00000004 (00000004)
	R179: 0000003c (00000060)
	R180: 00000003 (00000003)
	R181: 00000018 (00000024)
	R182: 00000004 (00000004)
	R183: 00000010 (00000016)
	R184: 00000004 (00000004)
	R185: 0000003c (00000060)
	R186: 00000003 (00000003)
	R187: 00000018 (00000024)
	R188: 00000004 (00000004)
	R189: 00000010 (00000016)
	R190: 00000004 (00000004)
	R191: 0000003c (00000060)
	R192: 00000003 (00000003)
	R193: 00000018 (00000024)
	R194: 00000004 (00000004)
	R195: 00000010 (00000016)
	R196: 00000004 (00000004)
	R197: 0000003c (00000060)
	R198: 00000003 (00000003)
	R199: 00000018 (00000024)
	R200: 00000004 (00000004)
	R201: 00000010 (00000016)
	R202: 00000004 (00000004)
	R203: 0000003c (00000060)
	R204: 00000003 (00000003)
	R205: 00000018 (00000024)
	R206: 00000004 (00000004)
	R207: 00000010 (00000016)
	R208: 00000004 (00000004)
	R209: 0000003c (00000060)
	R210: 00000003 (00000003)
	R211: 00000010 (00000016)
	R212: 00000004 (00000004)
	R213: 000000f0 (00000240)
	R214: 00000001 (00000001)
	R215: 000000ec (00000236)
	R216: 00000001 (00000001)
	R217: 0000004f (00000079)
	R218: 00000001 (00000001)
	R219: 00000004 (00000004)
	R220: 00000001 (00000001)
	R221: 00000000 (00000000)
	R222: 00000000 (00000000)
	R223: 00000046 (00000070)
	R224: 00000001 (00000001)
	R225: 00000001 (00000001)
	R226: 00000000 (00000000)
	R227: 00000098 (00000152)
	R228: 00000001 (00000001)
	R229: 00000000 (00000000)
	R230: 00000096 (00000150)
Allocate mem of size 1024 at 0x1000
Allocate mem of size 32 at 0x2000
Hashing: 0100000081cd02ab7e569e8bcd9317e2fe99f2de44d49ab2b8851ba4a308000000000000e320b6c2fffc8d750423db8b1eb942ae710e951ed797f7affc8892b0f1fc122bc7f5d74df2b9441a42a146950100000081cd02ab7e569e8bcd9317e2fe99f2de44d49ab2b8851ba4a308000000000000e320b6c2fffc8d750423db8b1eb942ae710e951ed797f7affc8892b0f1fc122bc7f5d74df2b9441a42a146950100000081cd02ab7e569e8bcd9317e2fe99f2de44d49ab2b8851ba4a308000000000000e320b6c2fffc8d750423db8b1eb942ae710e951ed797f7affc8892b0f1fc122bc7f5d74df2b9441a42a146950100000081cd02ab7e569e8bcd9317e2fe99f2de44d49ab2b8851ba4a308000000000000e320b6c2fffc8d750423db8b1eb942ae710e951ed797f7affc8892b0f1fc122bc7f5d74df2b9441a42a1 (len: 636)
Kernel done, test run time = 2 ms
ArgIns: , ArgIOs:636
  x3814 - 18261 (18261 / 1) [1 iters/parent execution]
    x3806 - 14283 (14283 / 1) [1 iters/parent execution]
      x3805 - 14278 (14278 / 1) [1 iters/parent execution]
        x2036 - 5 (50 / 10) [10 iters/parent execution]
        x3802 - 229 (2299 / 10) [10 iters/parent execution]
          x2096 - 224 (2249 / 10) [1 iters/parent execution]
            x2056 - 7 (70 / 10) [1 iters/parent execution] <# stalled: 0, #idle: 0>
            x2095 - 220 (2209 / 10) [1 iters/parent execution]
              x2069 - 9 (90 / 10) [1 iters/parent execution] <# stalled: 0, #idle: 70>
              x2094 - 229 (2068 / 9) [0 iters/parent execution] <# stalled: 0, #idle: 1483>
          x2101 - 4 (40 / 10) [1 iters/parent execution]
        x2221 - 853 (7677 / 9) [9 iters/parent execution]
          x2220 - 848 (7632 / 9) [1 iters/parent execution]
        x2507 - 418 (4189 / 10) [10 iters/parent execution]
          x2235 - 4 (40 / 10) [1 iters/parent execution]
          x2506 - 409 (4099 / 10) [1 iters/parent execution]
            x2504 - 405 (4059 / 10) [1 iters/parent execution]
              x2257 - 6 (60 / 10) [1 iters/parent execution]
              x2502 - 394 (3949 / 10) [1 iters/parent execution]
                x3804 - 434 (3906 / 9) [0 iters/parent execution]
                  x2294 - 6 (54 / 9) [1 iters/parent execution]
                  x2365 - 393 (3537 / 9) [1 iters/parent execution]
                  x3803 - 12 (108 / 9) [1 iters/parent execution]
                    x2468 - 7 (63 / 9) [1 iters/parent execution]
                    x2479 - 6 (54 / 9) [1 iters/parent execution]
                  x2491 - 8 (72 / 9) [1 iters/parent execution]
                    x2489 - 0 (0 / 0) [0 iters/parent execution]
                    x2490 - 8 (72 / 9) [1 iters/parent execution]
                  x2498 - 7 (63 / 9) [1 iters/parent execution]
                x2501 - 3 (3 / 1) [0 iters/parent execution]
            x2505 - 0 (0 / 0) [0 iters/parent execution]
      x2514 - 4 (4 / 1) [1 iters/parent execution]
    x2521 - 5 (5 / 1) [1 iters/parent execution]
    x3807 - 252 (252 / 1) [1 iters/parent execution]
      x2581 - 247 (247 / 1) [1 iters/parent execution]
        x2542 - 7 (7 / 1) [1 iters/parent execution] <# stalled: 0, #idle: 0>
        x2580 - 243 (243 / 1) [1 iters/parent execution]
          x2555 - 9 (9 / 1) [1 iters/parent execution] <# stalled: 0, #idle: 7>
          x2579 - 229 (229 / 1) [1 iters/parent execution] <# stalled: 0, #idle: 164>
      x2587 - 4 (4 / 1) [1 iters/parent execution]
    x3808 - 14 (14 / 1) [1 iters/parent execution]
      x2608 - 9 (9 / 1) [1 iters/parent execution]
      x2618 - 4 (4 / 1) [1 iters/parent execution]
    x3812 - 1261 (1261 / 1) [1 iters/parent execution]
      x2935 - 1256 (1256 / 1) [1 iters/parent execution]
        x3811 - 1252 (1252 / 1) [1 iters/parent execution]
          x3809 - 788 (788 / 1) [1 iters/parent execution]
            x2723 - 783 (783 / 1) [1 iters/parent execution]
            x2757 - 6 (6 / 1) [1 iters/parent execution]
          x2826 - 393 (393 / 1) [1 iters/parent execution]
          x3810 - 65 (65 / 1) [1 iters/parent execution]
            x2920 - 7 (7 / 1) [1 iters/parent execution]
            x2931 - 60 (60 / 1) [1 iters/parent execution]
        x2934 - 0 (0 / 0) [0 iters/parent execution]
      x2952 - 6 (6 / 1) [1 iters/parent execution]
    x2962 - 8 (8 / 1) [1 iters/parent execution]
      x2960 - 0 (0 / 0) [0 iters/parent execution]
      x2961 - 8 (8 / 1) [1 iters/parent execution]
    x2967 - 5 (5 / 1) [1 iters/parent execution]
    x2978 - 6 (6 / 1) [1 iters/parent execution]
    x2990 - 6 (6 / 1) [1 iters/parent execution]
    x3002 - 6 (6 / 1) [1 iters/parent execution]
    x3014 - 6 (6 / 1) [1 iters/parent execution]
    x3025 - 6 (6 / 1) [1 iters/parent execution]
    x3037 - 6 (6 / 1) [1 iters/parent execution]
    x3049 - 6 (6 / 1) [1 iters/parent execution]
    x3061 - 6 (6 / 1) [1 iters/parent execution]
    x3813 - 788 (788 / 1) [1 iters/parent execution]
      x3153 - 783 (783 / 1) [1 iters/parent execution]
      x3186 - 6 (6 / 1) [1 iters/parent execution]
    x3253 - 393 (393 / 1) [1 iters/parent execution]
    x3338 - 7 (7 / 1) [1 iters/parent execution]
    x3696 - 934 (934 / 1) [1 iters/parent execution]
      x3351 - 6 (24 / 4) [4 iters/parent execution]
      x3355 - 4 (16 / 4) [4 iters/parent execution]
      x3364 - 20 (60 / 3) [3 iters/parent execution]
      x3394 - 6 (24 / 4) [4 iters/parent execution]
      x3398 - 4 (16 / 4) [4 iters/parent execution]
      x3407 - 20 (60 / 3) [3 iters/parent execution]
      x3438 - 6 (24 / 4) [4 iters/parent execution]
      x3442 - 4 (16 / 4) [4 iters/parent execution]
      x3451 - 20 (60 / 3) [3 iters/parent execution]
      x3482 - 6 (24 / 4) [4 iters/parent execution]
      x3486 - 4 (16 / 4) [4 iters/parent execution]
      x3495 - 20 (60 / 3) [3 iters/parent execution]
      x3526 - 6 (24 / 4) [4 iters/parent execution]
      x3530 - 4 (16 / 4) [4 iters/parent execution]
      x3539 - 20 (60 / 3) [3 iters/parent execution]
      x3570 - 6 (24 / 4) [4 iters/parent execution]
      x3574 - 4 (16 / 4) [4 iters/parent execution]
      x3583 - 20 (60 / 3) [3 iters/parent execution]
      x3614 - 6 (24 / 4) [4 iters/parent execution]
      x3618 - 4 (16 / 4) [4 iters/parent execution]
      x3627 - 20 (60 / 3) [3 iters/parent execution]
      x3658 - 6 (24 / 4) [4 iters/parent execution]
      x3662 - 4 (16 / 4) [4 iters/parent execution]
      x3671 - 20 (60 / 3) [3 iters/parent execution]
      x3695 - 4 (16 / 4) [4 iters/parent execution]
    x3729 - 240 (240 / 1) [1 iters/parent execution]
      x3728 - 236 (236 / 1) [1 iters/parent execution]
        x3723 - 79 (79 / 1) [1 iters/parent execution]
          x3708 - 4 (4 / 1) [1 iters/parent execution] <# stalled: 0, #idle: 0>
          x3722 - 70 (70 / 1) [1 iters/parent execution] <# stalled: 1, #idle: 0>
        x3727 - 152 (152 / 1) [1 iters/parent execution] <# stalled: 0, #idle: 150>
Total bytes written: 32
Total bytes read: 32
[SIM] FIN received, terminating
Expected: 
148 93 186 114 177 232 120 47 124 31 183 235 146 229 123 17 101 125 120 255 103 220 141 14 89 46 1 145 99 181 252 84 
Got: 
148 93 186 114 177 232 120 47 124 31 183 235 146 229 123 17 101 125 120 255 103 220 141 14 89 46 1 145 99 181 252 84 
PASS: true (SHA PREPROCESS)
$finish called from file "Top-harness.sv", line 964.
$finish at simulation time             38400000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 38400000 ps
CPU Time:      1.780 seconds;       Data structure size:   2.6Mb
Mon May 31 23:35:20 2021
Received SIGHUP (signal 1), exiting.
Realistic DRAM Simulation
