# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab-2019-10-19.srcs/sources_1/new/ShiftRegisterSIPO.vhd" \
"../../../../lab-2019-10-19.srcs/sources_1/new/ff_d.vhd" \
"../../../../lab-2019-10-19.srcs/sources_1/new/top_sim.vhd" \

# Do not sort compile order
nosort
