Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 15 11:51:17 2019
| Host         : Leonardo-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file test_ping_pong_methodology_drc_routed.rpt -pb test_ping_pong_methodology_drc_routed.pb -rpx test_ping_pong_methodology_drc_routed.rpx
| Design       : test_ping_pong
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 49
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 3          |
| TIMING-17 | Warning  | Non-clocked sequential cell  | 36         |
| TIMING-20 | Warning  | Non-clocked latch            | 10         |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell U0/U0/s_out_reg_leds[14]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) U0/U1/s_out_reg_leds_reg[10]/CLR, U0/U1/s_out_reg_leds_reg[11]/CLR, U0/U1/s_out_reg_leds_reg[12]/CLR, U0/U1/s_out_reg_leds_reg[13]/CLR, U0/U1/s_out_reg_leds_reg[14]/CLR, U0/U1/s_out_reg_leds_reg[1]/CLR, U0/U1/s_out_reg_leds_reg[2]/CLR, U0/U1/s_out_reg_leds_reg[3]/CLR, U0/U1/s_out_reg_leds_reg[4]/CLR, U0/U1/s_out_reg_leds_reg[5]/CLR, U0/U1/s_out_reg_leds_reg[6]/CLR, U0/U1/s_out_reg_leds_reg[7]/CLR, U0/U1/s_out_reg_leds_reg[8]/CLR, U0/U1/s_out_reg_leds_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell U0/U0/s_out_reg_leds_reg[15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) U0/U1/s_out_reg_leds_reg[0]_C/CLR, U0/U1/s_out_reg_leds_reg[0]_LDC/CLR, U0/U1/s_out_reg_leds_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell U0/U0/s_out_reg_leds_reg[15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) U0/U1/s_out_reg_leds_reg[15]_C/CLR, U0/U1/s_out_reg_leds_reg[15]_LDC/CLR, U0/U1/s_out_reg_leds_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin U0/U0/FSM_onehot_current_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin U0/U0/FSM_onehot_current_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin U0/U0/FSM_onehot_current_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin U0/U0/FSM_onehot_current_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin U0/U0/FSM_onehot_current_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin U0/U0/FSM_onehot_current_state_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin U0/U0/FSM_onehot_current_state_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin U0/U0/FSM_onehot_current_state_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin U0/U1/counter_p1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin U0/U1/counter_p1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin U0/U1/counter_p1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin U0/U1/counter_p1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin U0/U1/counter_p2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin U0/U1/counter_p2_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin U0/U1/counter_p2_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin U0/U1/counter_p2_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin U0/U1/s_out_reg_leds_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin U0/U1/s_out_reg_leds_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin U0/U1/s_out_reg_leds_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin U0/U1/s_out_reg_leds_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin U0/U1/s_out_reg_leds_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin U0/U1/s_out_reg_leds_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin U0/U1/s_out_reg_leds_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin U0/U1/s_out_reg_leds_reg[15]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin U0/U1/s_out_reg_leds_reg[15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin U0/U1/s_out_reg_leds_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin U0/U1/s_out_reg_leds_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin U0/U1/s_out_reg_leds_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin U0/U1/s_out_reg_leds_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin U0/U1/s_out_reg_leds_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin U0/U1/s_out_reg_leds_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin U0/U1/s_out_reg_leds_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin U0/U1/s_out_reg_leds_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin U0/U1/s_out_reg_leds_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin U1/counter_value_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin U1/counter_value_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch U0/U0/FSM_onehot_next_state_reg[0] cannot be properly analyzed as its control pin U0/U0/FSM_onehot_next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch U0/U0/FSM_onehot_next_state_reg[1] cannot be properly analyzed as its control pin U0/U0/FSM_onehot_next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch U0/U0/FSM_onehot_next_state_reg[2] cannot be properly analyzed as its control pin U0/U0/FSM_onehot_next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch U0/U0/FSM_onehot_next_state_reg[3] cannot be properly analyzed as its control pin U0/U0/FSM_onehot_next_state_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch U0/U0/FSM_onehot_next_state_reg[4] cannot be properly analyzed as its control pin U0/U0/FSM_onehot_next_state_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch U0/U0/FSM_onehot_next_state_reg[5] cannot be properly analyzed as its control pin U0/U0/FSM_onehot_next_state_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch U0/U0/FSM_onehot_next_state_reg[6] cannot be properly analyzed as its control pin U0/U0/FSM_onehot_next_state_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch U0/U0/FSM_onehot_next_state_reg[7] cannot be properly analyzed as its control pin U0/U0/FSM_onehot_next_state_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch U0/U1/s_out_reg_leds_reg[0]_LDC cannot be properly analyzed as its control pin U0/U1/s_out_reg_leds_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch U0/U1/s_out_reg_leds_reg[15]_LDC cannot be properly analyzed as its control pin U0/U1/s_out_reg_leds_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>


