<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="system_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="adi_regmap_adc_pkg" />
            <top_module name="adi_regmap_common_pkg" />
            <top_module name="adi_regmap_dac_pkg" />
            <top_module name="adi_regmap_dmac_pkg" />
            <top_module name="adi_regmap_pkg" />
            <top_module name="adi_regmap_tdd_gen_pkg" />
            <top_module name="axi4stream_vip_pkg" />
            <top_module name="axi_tdd_pkg" />
            <top_module name="axi_vip_pkg" />
            <top_module name="glbl" />
            <top_module name="iic_pkg" />
            <top_module name="ipif_pkg" />
            <top_module name="lib_pkg" />
            <top_module name="logger_pkg" />
            <top_module name="m_axi_sequencer_pkg" />
            <top_module name="reg_accessor_pkg" />
            <top_module name="s_axi_sequencer_pkg" />
            <top_module name="std" />
            <top_module name="system_tb" />
            <top_module name="test_harness_ddr_axi_vip_0_pkg" />
            <top_module name="test_harness_env_pkg" />
            <top_module name="test_harness_mng_axi_vip_0_pkg" />
            <top_module name="vcomponents" />
            <top_module name="vpkg" />
            <top_module name="xil_common_vip_pkg" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000000 us"></ZoomStartTime>
      <ZoomEndTime time="164.685001 us"></ZoomEndTime>
      <Cursor1Time time="0.046000 us"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="150"></NameColumnWidth>
      <ValueColumnWidth column_width="66"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="75" />
   <wave_markers>
      <marker label="" time="37450000000" />
      <marker label="" time="35626000000" />
   </wave_markers>
   <wvobject fp_name="divider288" type="divider">
      <obj_property name="label">AXI_AD9361 interface</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361/adc_enable_i0">
      <obj_property name="ElementShortName">adc_enable_i0</obj_property>
      <obj_property name="ObjectShortName">adc_enable_i0</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361/adc_valid_i0">
      <obj_property name="ElementShortName">adc_valid_i0</obj_property>
      <obj_property name="ObjectShortName">adc_valid_i0</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/system_tb/test_harness/axi_ad9361/adc_data_i0">
      <obj_property name="ElementShortName">adc_data_i0[15:0]</obj_property>
      <obj_property name="ObjectShortName">adc_data_i0[15:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      <obj_property name="WaveformStyle">STYLE_ANALOG</obj_property>
      <obj_property name="CellHeight">100</obj_property>
      <obj_property name="AnalogYRangeType">ANALOG_YRANGETYPE_FIXED</obj_property>
      <obj_property name="AnalogYRangeMin">-512.000000</obj_property>
      <obj_property name="AnalogYRRangeMax">512.000000</obj_property>
      <obj_property name="AnalogInterpolation">ANALOG_INTERPOLATION_LINEAR</obj_property>
      <obj_property name="AnalogOffscale">ANALOG_OFFSCALE_HIDE</obj_property>
      <obj_property name="AnalogHorizLine">0.000000</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361/adc_enable_q0">
      <obj_property name="ElementShortName">adc_enable_q0</obj_property>
      <obj_property name="ObjectShortName">adc_enable_q0</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361/adc_valid_q0">
      <obj_property name="ElementShortName">adc_valid_q0</obj_property>
      <obj_property name="ObjectShortName">adc_valid_q0</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/system_tb/test_harness/axi_ad9361/adc_data_q0">
      <obj_property name="ElementShortName">adc_data_q0[15:0]</obj_property>
      <obj_property name="ObjectShortName">adc_data_q0[15:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      <obj_property name="WaveformStyle">STYLE_ANALOG</obj_property>
      <obj_property name="CellHeight">100</obj_property>
      <obj_property name="AnalogYRangeType">ANALOG_YRANGETYPE_FIXED</obj_property>
      <obj_property name="AnalogYRangeMin">-512.000000</obj_property>
      <obj_property name="AnalogYRRangeMax">512.000000</obj_property>
      <obj_property name="AnalogInterpolation">ANALOG_INTERPOLATION_LINEAR</obj_property>
      <obj_property name="AnalogOffscale">ANALOG_OFFSCALE_HIDE</obj_property>
      <obj_property name="AnalogHorizLine">0.000000</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361/adc_enable_i1">
      <obj_property name="ElementShortName">adc_enable_i1</obj_property>
      <obj_property name="ObjectShortName">adc_enable_i1</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361/adc_valid_i1">
      <obj_property name="ElementShortName">adc_valid_i1</obj_property>
      <obj_property name="ObjectShortName">adc_valid_i1</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/system_tb/test_harness/axi_ad9361/adc_data_i1">
      <obj_property name="ElementShortName">adc_data_i1[15:0]</obj_property>
      <obj_property name="ObjectShortName">adc_data_i1[15:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      <obj_property name="WaveformStyle">STYLE_ANALOG</obj_property>
      <obj_property name="CellHeight">100</obj_property>
      <obj_property name="AnalogYRangeType">ANALOG_YRANGETYPE_FIXED</obj_property>
      <obj_property name="AnalogYRangeMin">-512.000000</obj_property>
      <obj_property name="AnalogYRRangeMax">512.000000</obj_property>
      <obj_property name="AnalogInterpolation">ANALOG_INTERPOLATION_LINEAR</obj_property>
      <obj_property name="AnalogOffscale">ANALOG_OFFSCALE_HIDE</obj_property>
      <obj_property name="AnalogHorizLine">0.000000</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361/adc_enable_q1">
      <obj_property name="ElementShortName">adc_enable_q1</obj_property>
      <obj_property name="ObjectShortName">adc_enable_q1</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361/adc_valid_q1">
      <obj_property name="ElementShortName">adc_valid_q1</obj_property>
      <obj_property name="ObjectShortName">adc_valid_q1</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/system_tb/test_harness/axi_ad9361/adc_data_q1">
      <obj_property name="ElementShortName">adc_data_q1[15:0]</obj_property>
      <obj_property name="ObjectShortName">adc_data_q1[15:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      <obj_property name="WaveformStyle">STYLE_ANALOG</obj_property>
      <obj_property name="CellHeight">100</obj_property>
      <obj_property name="AnalogYRangeType">ANALOG_YRANGETYPE_FIXED</obj_property>
      <obj_property name="AnalogYRangeMin">-512.000000</obj_property>
      <obj_property name="AnalogYRRangeMax">512.000000</obj_property>
      <obj_property name="AnalogInterpolation">ANALOG_INTERPOLATION_LINEAR</obj_property>
      <obj_property name="AnalogOffscale">ANALOG_OFFSCALE_HIDE</obj_property>
      <obj_property name="AnalogHorizLine">0.000000</obj_property>
   </wvobject>
   <wvobject fp_name="divider288" type="divider">
      <obj_property name="label">DAC DMA</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361_dac_dma/m_axis_ready">
      <obj_property name="ElementShortName">m_axis_ready</obj_property>
      <obj_property name="ObjectShortName">m_axis_ready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361_dac_dma/m_axis_valid">
      <obj_property name="ElementShortName">m_axis_valid</obj_property>
      <obj_property name="ObjectShortName">m_axis_valid</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/system_tb/test_harness/axi_ad9361_dac_dma/m_axis_data">
      <obj_property name="ElementShortName">m_axis_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">m_axis_data[63:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361_dac_dma/m_axis_last">
      <obj_property name="ElementShortName">m_axis_last</obj_property>
      <obj_property name="ObjectShortName">m_axis_last</obj_property>
   </wvobject>
   <wvobject fp_name="divider288" type="divider">
      <obj_property name="label">ADC DMA</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361_adc_dma/fifo_wr_en">
      <obj_property name="ElementShortName">fifo_wr_en</obj_property>
      <obj_property name="ObjectShortName">fifo_wr_en</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/system_tb/test_harness/axi_ad9361_adc_dma/fifo_wr_din">
      <obj_property name="ElementShortName">fifo_wr_din[63:0]</obj_property>
      <obj_property name="ObjectShortName">fifo_wr_din[63:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361_adc_dma/fifo_wr_sync">
      <obj_property name="ElementShortName">fifo_wr_sync</obj_property>
      <obj_property name="ObjectShortName">fifo_wr_sync</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361_adc_dma/fifo_wr_xfer_req">
      <obj_property name="ElementShortName">fifo_wr_xfer_req</obj_property>
      <obj_property name="ObjectShortName">fifo_wr_xfer_req</obj_property>
   </wvobject>
   <wvobject fp_name="divider31" type="divider">
      <obj_property name="label">TDD</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_tdd_0/tdd_channel_0[0]">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[0]</obj_property>
      <obj_property name="ObjectShortName">[0]</obj_property>
      <obj_property name="label">CH0</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_tdd_0/tdd_channel_1[0]">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[0]</obj_property>
      <obj_property name="ObjectShortName">[0]</obj_property>
      <obj_property name="label">CH1</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_tdd_0/tdd_channel_2[0]">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[0]</obj_property>
      <obj_property name="ObjectShortName">[0]</obj_property>
      <obj_property name="label">CH2</obj_property>
   </wvobject>
   <wvobject fp_name="divider41" type="divider">
      <obj_property name="label">CH0</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_tdd_0/tdd_core/inst/\genblk1[0].i_channel /ch_pol">
      <obj_property name="ElementShortName">ch_pol</obj_property>
      <obj_property name="ObjectShortName">ch_pol</obj_property>
   </wvobject>
   <wvobject fp_name="divider64" type="divider">
      <obj_property name="label">CH1</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_tdd_0/tdd_core/inst/\genblk1[1].i_channel /ch_pol">
      <obj_property name="ElementShortName">ch_pol</obj_property>
      <obj_property name="ObjectShortName">ch_pol</obj_property>
   </wvobject>
   <wvobject fp_name="divider67" type="divider">
      <obj_property name="label">CH2</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_tdd_0/tdd_core/inst/\genblk1[2].i_channel /ch_pol">
      <obj_property name="ElementShortName">ch_pol</obj_property>
      <obj_property name="ObjectShortName">ch_pol</obj_property>
   </wvobject>
   <wvobject fp_name="divider46" type="divider">
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361_dac_dma/m_axis_valid">
      <obj_property name="ElementShortName">m_axis_valid</obj_property>
      <obj_property name="ObjectShortName">m_axis_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361_dac_dma/m_axis_ready">
      <obj_property name="ElementShortName">m_axis_ready</obj_property>
      <obj_property name="ObjectShortName">m_axis_ready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/system_tb/test_harness/axi_ad9361_dac_dma/m_axis_data">
      <obj_property name="ElementShortName">m_axis_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">m_axis_data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="divider61" type="divider">
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/tx_upack/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="divider65" type="divider">
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361_adc_dma/fifo_wr_en">
      <obj_property name="ElementShortName">fifo_wr_en</obj_property>
      <obj_property name="ObjectShortName">fifo_wr_en</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/system_tb/test_harness/axi_ad9361_adc_dma/fifo_wr_din">
      <obj_property name="ElementShortName">fifo_wr_din[63:0]</obj_property>
      <obj_property name="ObjectShortName">fifo_wr_din[63:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361_adc_dma/fifo_wr_sync">
      <obj_property name="ElementShortName">fifo_wr_sync</obj_property>
      <obj_property name="ObjectShortName">fifo_wr_sync</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361_adc_dma/fifo_wr_xfer_req">
      <obj_property name="ElementShortName">fifo_wr_xfer_req</obj_property>
      <obj_property name="ObjectShortName">fifo_wr_xfer_req</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361_adc_dma/fifo_wr_overflow">
      <obj_property name="ElementShortName">fifo_wr_overflow</obj_property>
      <obj_property name="ObjectShortName">fifo_wr_overflow</obj_property>
   </wvobject>
   <wvobject fp_name="divider80" type="divider">
   </wvobject>
   <wvobject type="array" fp_name="/system_tb/test_harness/axi_ad9361_adc_dma/m_dest_axi_wdata">
      <obj_property name="ElementShortName">m_dest_axi_wdata[63:0]</obj_property>
      <obj_property name="ObjectShortName">m_dest_axi_wdata[63:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361_adc_dma/m_dest_axi_wready">
      <obj_property name="ElementShortName">m_dest_axi_wready</obj_property>
      <obj_property name="ObjectShortName">m_dest_axi_wready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361_adc_dma/m_dest_axi_wvalid">
      <obj_property name="ElementShortName">m_dest_axi_wvalid</obj_property>
      <obj_property name="ObjectShortName">m_dest_axi_wvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361_adc_dma/irq">
      <obj_property name="ElementShortName">irq</obj_property>
      <obj_property name="ObjectShortName">irq</obj_property>
   </wvobject>
   <wvobject fp_name="divider64" type="divider">
   </wvobject>
   <wvobject type="array" fp_name="/system_tb/test_harness/tx_upack/fifo_rd_data_0">
      <obj_property name="ElementShortName">fifo_rd_data_0[15:0]</obj_property>
      <obj_property name="ObjectShortName">fifo_rd_data_0[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/system_tb/test_harness/tx_upack/fifo_rd_data_1">
      <obj_property name="ElementShortName">fifo_rd_data_1[15:0]</obj_property>
      <obj_property name="ObjectShortName">fifo_rd_data_1[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/system_tb/test_harness/tx_upack/fifo_rd_data_2">
      <obj_property name="ElementShortName">fifo_rd_data_2[15:0]</obj_property>
      <obj_property name="ObjectShortName">fifo_rd_data_2[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/system_tb/test_harness/tx_upack/fifo_rd_data_3">
      <obj_property name="ElementShortName">fifo_rd_data_3[15:0]</obj_property>
      <obj_property name="ObjectShortName">fifo_rd_data_3[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="divider69" type="divider">
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/tx_upack/s_axis_valid">
      <obj_property name="ElementShortName">s_axis_valid</obj_property>
      <obj_property name="ObjectShortName">s_axis_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/tx_upack/s_axis_ready">
      <obj_property name="ElementShortName">s_axis_ready</obj_property>
      <obj_property name="ObjectShortName">s_axis_ready</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/system_tb/test_harness/tx_upack/s_axis_data">
      <obj_property name="ElementShortName">s_axis_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">s_axis_data[63:0]</obj_property>
      <obj_property name="CustomSignalColor">#FF0000</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/tx_upack/reset">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="divider73" type="divider">
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/tx_upack/inst/i_upack/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/tx_upack/inst/i_upack/ready">
      <obj_property name="ElementShortName">ready</obj_property>
      <obj_property name="ObjectShortName">ready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/tx_upack/inst/i_upack/ce">
      <obj_property name="ElementShortName">ce</obj_property>
      <obj_property name="ObjectShortName">ce</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="divider77" type="divider">
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_tdd_0/sync_in">
      <obj_property name="ElementShortName">sync_in</obj_property>
      <obj_property name="ObjectShortName">sync_in</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_tdd_0/sync_out">
      <obj_property name="ElementShortName">sync_out</obj_property>
      <obj_property name="ObjectShortName">sync_out</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361/dac_sync_in">
      <obj_property name="ElementShortName">dac_sync_in</obj_property>
      <obj_property name="ObjectShortName">dac_sync_in</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361/inst/i_tx/dac_data_sync_s">
      <obj_property name="ElementShortName">dac_data_sync_s</obj_property>
      <obj_property name="ObjectShortName">dac_data_sync_s</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361/inst/i_tx/dac_data_sync">
      <obj_property name="ElementShortName">dac_data_sync</obj_property>
      <obj_property name="ObjectShortName">dac_data_sync</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/system_tb/test_harness/axi_ad9361/inst/i_tx/dac_rate_cnt">
      <obj_property name="ElementShortName">dac_rate_cnt[15:0]</obj_property>
      <obj_property name="ObjectShortName">dac_rate_cnt[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="divider83" type="divider">
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/tx_upack/fifo_rd_en">
      <obj_property name="ElementShortName">fifo_rd_en</obj_property>
      <obj_property name="ObjectShortName">fifo_rd_en</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361/dac_valid_i0">
      <obj_property name="ElementShortName">dac_valid_i0</obj_property>
      <obj_property name="ObjectShortName">dac_valid_i0</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/system_tb/test_harness/axi_ad9361/dac_valid_i1">
      <obj_property name="ElementShortName">dac_valid_i1</obj_property>
      <obj_property name="ObjectShortName">dac_valid_i1</obj_property>
   </wvobject>
</wave_config>
