\BOOKMARK [1][-]{section.1}{Objetivo}{}% 1
\BOOKMARK [1][-]{section.2}{Introducci\363n}{}% 2
\BOOKMARK [1][-]{section.3}{Dise\361o Tolerante a Fallas de Hardware}{}% 3
\BOOKMARK [2][-]{subsection.3.1}{Introducci\363n al An\341lisis de Tolerancia a Fallas}{section.3}% 4
\BOOKMARK [2][-]{subsection.3.2}{Causales de Fallas de Hardware y Modelo de Fallas Arbitrarias}{section.3}% 5
\BOOKMARK [2][-]{subsection.3.3}{Tolerancia a Fallas a Partir de Redundancias}{section.3}% 6
\BOOKMARK [3][-]{subsubsection.3.3.1}{Redundancia Doble}{subsection.3.3}% 7
\BOOKMARK [3][-]{subsubsection.3.3.2}{Redundancia Triple}{subsection.3.3}% 8
\BOOKMARK [2][-]{subsection.3.4}{Algunos Requerimientos de un Sistema Redundante}{section.3}% 9
\BOOKMARK [3][-]{subsubsection.3.4.1}{Sincronismo de los Nodos}{subsection.3.4}% 10
\BOOKMARK [3][-]{subsubsection.3.4.2}{Consenso}{subsection.3.4}% 11
\BOOKMARK [2][-]{subsection.3.5}{Redundancia Cu\341druple: The Byzantine Generals Problem}{section.3}% 12
\BOOKMARK [3][-]{subsubsection.3.5.1}{Presentaci\363n del Problema}{subsection.3.5}% 13
\BOOKMARK [3][-]{subsubsection.3.5.2}{Soluci\363n al Problema}{subsection.3.5}% 14
\BOOKMARK [3][-]{subsubsection.3.5.3}{Relaci\363n del Problema con la Tolerancia a Fallas}{subsection.3.5}% 15
\BOOKMARK [1][-]{section.4}{Arquitectura de Redundancia Propuesta}{}% 16
\BOOKMARK [2][-]{subsection.4.1}{Simplificaci\363n del Problema de Tolerancia a Fallas Arbitrarias de Hardware}{section.4}% 17
\BOOKMARK [3][-]{subsubsection.4.1.1}{Consenso}{subsection.4.1}% 18
\BOOKMARK [3][-]{subsubsection.4.1.2}{Sincronismo de los nodos}{subsection.4.1}% 19
\BOOKMARK [2][-]{subsection.4.2}{Arquitectura Utilizada: The Time-Triggered Architecture}{section.4}% 20
\BOOKMARK [1][-]{section.5}{Conclusiones}{}% 21
\BOOKMARK [1][-]{section*.24}{Referencias}{}% 22
