# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../UART_WATCH0321_2.srcs/sources_1/imports/MyUART_source/Top_UART_String.v" \
"../../../../UART_WATCH0321_2.srcs/sources_1/imports/MyFIFORAM_source/fifo_que.v" \
"../../../../UART_WATCH0321_2.srcs/sources_1/imports/MyUART_source/uart.v" \
"../../../../UART_WATCH0321_2.srcs/sim_1/imports/new/tb_fifo.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
