{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 23:05:32 2018 " "Info: Processing started: Sun Dec 02 23:05:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HoughTransform -c top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HoughTransform -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ejesc/code/18743-energy-efficient-hough-transform/fpga/source/top.sv 4 4 " "Info: Found 4 design units, including 4 entities, in source file /users/ejesc/code/18743-energy-efficient-hough-transform/fpga/source/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "../Source/top.sv" "" { Text "C:/Users/ejesc/Code/18743-Energy-Efficient-Hough-Transform/FPGA/Source/top.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 grey " "Info: Found entity 2: grey" {  } { { "../Source/top.sv" "" { Text "C:/Users/ejesc/Code/18743-Energy-Efficient-Hough-Transform/FPGA/Source/top.sv" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 grey_pipe " "Info: Found entity 3: grey_pipe" {  } { { "../Source/top.sv" "" { Text "C:/Users/ejesc/Code/18743-Energy-Efficient-Hough-Transform/FPGA/Source/top.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 input_col " "Info: Found entity 4: input_col" {  } { { "../Source/top.sv" "" { Text "C:/Users/ejesc/Code/18743-Energy-Efficient-Hough-Transform/FPGA/Source/top.sv" 112 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ejesc/code/18743-energy-efficient-hough-transform/fpga/source/mult.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/ejesc/code/18743-energy-efficient-hough-transform/fpga/source/mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Info: Found entity 1: mult" {  } { { "../Source/mult.v" "" { Text "C:/Users/ejesc/Code/18743-Energy-Efficient-Hough-Transform/FPGA/Source/mult.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ejesc/code/18743-energy-efficient-hough-transform/fpga/source/inputram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/ejesc/code/18743-energy-efficient-hough-transform/fpga/source/inputram.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputRAM " "Info: Found entity 1: inputRAM" {  } { { "../Source/inputRAM.v" "" { Text "C:/Users/ejesc/Code/18743-Energy-Efficient-Hough-Transform/FPGA/Source/inputRAM.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Info: Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "100 8 top.sv(10) " "Warning (10230): Verilog HDL assignment warning at top.sv(10): truncated value with size 100 to match size of target (8)" {  } { { "../Source/top.sv" "" { Text "C:/Users/ejesc/Code/18743-Energy-Efficient-Hough-Transform/FPGA/Source/top.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..8\] top.sv(6) " "Warning (10034): Output port \"LEDR\[17..8\]\" at top.sv(6) has no driver" {  } { { "../Source/top.sv" "" { Text "C:/Users/ejesc/Code/18743-Energy-Efficient-Hough-Transform/FPGA/Source/top.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_col input_col:ii " "Info: Elaborating entity \"input_col\" for hierarchy \"input_col:ii\"" {  } { { "../Source/top.sv" "ii" { Text "C:/Users/ejesc/Code/18743-Energy-Efficient-Hough-Transform/FPGA/Source/top.sv" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputRAM input_col:ii\|inputRAM:ram\[0\].block " "Info: Elaborating entity \"inputRAM\" for hierarchy \"input_col:ii\|inputRAM:ram\[0\].block\"" {  } { { "../Source/top.sv" "ram\[0\].block" { Text "C:/Users/ejesc/Code/18743-Energy-Efficient-Hough-Transform/FPGA/Source/top.sv" 133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram input_col:ii\|inputRAM:ram\[0\].block\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"input_col:ii\|inputRAM:ram\[0\].block\|altsyncram:altsyncram_component\"" {  } { { "../Source/inputRAM.v" "altsyncram_component" { Text "C:/Users/ejesc/Code/18743-Energy-Efficient-Hough-Transform/FPGA/Source/inputRAM.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "input_col:ii\|inputRAM:ram\[0\].block\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"input_col:ii\|inputRAM:ram\[0\].block\|altsyncram:altsyncram_component\"" {  } { { "../Source/inputRAM.v" "" { Text "C:/Users/ejesc/Code/18743-Energy-Efficient-Hough-Transform/FPGA/Source/inputRAM.v" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "input_col:ii\|inputRAM:ram\[0\].block\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"input_col:ii\|inputRAM:ram\[0\].block\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Data/split_single_bar_frame/r000.mif " "Info: Parameter \"init_file\" = \"../../Data/split_single_bar_frame/r000.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Source/inputRAM.v" "" { Text "C:/Users/ejesc/Code/18743-Energy-Efficient-Hough-Transform/FPGA/Source/inputRAM.v" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h9s1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_h9s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h9s1 " "Info: Found entity 1: altsyncram_h9s1" {  } { { "db/altsyncram_h9s1.tdf" "" { Text "C:/Users/ejesc/Code/18743-Energy-Efficient-Hough-Transform/FPGA/Quartus/db/altsyncram_h9s1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h9s1 input_col:ii\|inputRAM:ram\[0\].block\|altsyncram:altsyncram_component\|altsyncram_h9s1:auto_generated " "Info: Elaborating entity \"altsyncram_h9s1\" for hierarchy \"input_col:ii\|inputRAM:ram\[0\].block\|altsyncram:altsyncram_component\|altsyncram_h9s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EMIO_MIO_INVALID_LINE" "r000.mif 7 " "Error: Memory Initialization File or Hexadecimal (Intel-Format) File \"r000.mif\" contains illegal syntax at line 7" {  } { { "C:/Users/ejesc/Code/18743-Energy-Efficient-Hough-Transform/Data/split_single_bar_frame/r000.mif" "" { Text "C:/Users/ejesc/Code/18743-Energy-Efficient-Hough-Transform/Data/split_single_bar_frame/r000.mif" 7 -1 0 } }  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains illegal syntax at line %2!d!" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_CANT_READ_CONTENT_FILE" "../../Data/split_single_bar_frame/r000.mif " "Critical Warning: Can't read Memory Initialization File or Hexadecimal (Intel-Format) File ../../Data/split_single_bar_frame/r000.mif -- setting all initial values to 0" {  } { { "../Source/inputRAM.v" "" { Text "C:/Users/ejesc/Code/18743-Energy-Efficient-Hough-Transform/FPGA/Source/inputRAM.v" 88 0 0 } }  } 1 0 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "input_col:ii\|inputRAM:ram\[0\].block\|altsyncram:altsyncram_component\|altsyncram_h9s1:auto_generated " "Error: Can't elaborate user hierarchy \"input_col:ii\|inputRAM:ram\[0\].block\|altsyncram:altsyncram_component\|altsyncram_h9s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "313 " "Error: Peak virtual memory: 313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 02 23:05:38 2018 " "Error: Processing ended: Sun Dec 02 23:05:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Error: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Error: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
