`timescale 10ns/10ps
module full_tb;
reg a,b,cin;
wire sum,cout;
full_adder ga(a,b,cin,sum,cout);
initial
begin
a=1'b0;b=1'b0;cin=1'b0;
#10 a=1'b0;b=1'b0;cin=1'b0;
#20 a=1'b0;b=1'b1;cin=1'b0;
#30 a=1'b0;b=1'b0;cin=1'b1;
#30 a=1'b1;b=1'b0;cin=1'b0;
#40 a=1'b1;b=1'b0;cin=1'b1;
#20 a=1'b1;b=1'b1;cin=1'b0;
#10 a=1'b1;b=1'b1;cin=1'b1;
#40;
end
endmodule