// Seed: 435786052
module module_0 (
    output tri1 id_0,
    output wor id_1,
    input uwire id_2,
    input wand id_3,
    input supply0 id_4,
    input wor id_5,
    output wire id_6
    , id_11,
    input wand id_7,
    output wor id_8,
    input wor id_9
);
  assign id_8 = 1;
endmodule
module module_1 (
    input  tri   id_0,
    output tri0  id_1,
    input  logic id_2,
    input  tri   id_3,
    input  tri0  id_4
);
  reg   id_6;
  uwire id_7;
  module_0(
      id_1, id_1, id_4, id_0, id_3, id_0, id_1, id_0, id_1, id_4
  );
  assign id_6 = 1;
  always_comb @(posedge 1, id_4) begin
    id_6 <= id_2;
    id_7 = 1'b0;
  end
endmodule
