@book{Ashenden,
 author = {Ashenden, Peter J.},
 title = {The Designer's Guide to VHDL, Volume 3, Third Edition (Systems on Silicon) (Systems on Silicon)},
 year = {2008},
 isbn = {0120887851, 9780120887859},
 edition = {3},
 publisher = {Morgan Kaufmann Publishers Inc.},
 address = {San Francisco, CA, USA},
}

@book{Odersky,
 author = {Odersky, Martin and Spoon, Lex and Venners, Bill},
 title = {Programming in Scala: A Comprehensive Step-by-step Guide},
 year = {2008},
 isbn = {0981531601, 9780981531601},
 edition = {1st},
 publisher = {Artima Incorporation},
 address = {USA},
}

@book{Parr,
 author = {Parr, Terence},
 title = {The Definitive ANTLR Reference: Building Domain-Specific Languages},
 year = {2007},
 isbn = {0978739256},
 publisher = {Pragmatic Bookshelf},
}
	
@book{Gosling,
 author = {Gosling, James and Joy, Bill and Steele, Guy and Bracha, Gilad},
 title = {Java(TM) Language Specification, The (3rd Edition) (Java (Addison-Wesley))},
 year = {2005},
 isbn = {0321246780},
 publisher = {Addison-Wesley Professional},
}

@article{Wirth,
 author = {Wirth, Niklaus},
 title = {What can we do about the unnecessary diversity of notation for syntactic definitions?},
 journal = {Commun. ACM},
 issue_date = {Nov. 1977},
 volume = {20},
 number = {11},
 month = nov,
 year = {1977},
 issn = {0001-0782},
 pages = {822--823},
 numpages = {2},
 url = {http://doi.acm.org/10.1145/359863.359883},
 doi = {10.1145/359863.359883},
 acmid = {359883},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {extended BNF, syntactic description language},
}

@book{Aho,
 author = {Aho, Alfred V. and Lam, Monica S. and Sethi, Ravi and Ullman, Jeffrey D.},
 title = {Compilers: Principles, Techniques, and Tools (2nd Edition)},
 year = {2006},
 isbn = {0321486811},
 publisher = {Addison-Wesley Longman Publishing Co., Inc.},
 address = {Boston, MA, USA},
} 

@book{VHDLKompakt,
  author = {Andreas Mäder},
  title = {VHDL Kompakt},
  publisher = {Universität Hamburg},
  url = {http://tams-www.informatik.uni-hamburg.de/vhdl/doc/kurzanleitung/vhdl.pdf},
  year = 2010
}

@MISC{GHDL,
  title = {GHDL},
  timestamp = {2011.08.23},
  url = {http://ghdl.free.fr/},
  year = 2011
}

@MISC{Moess,
  author = {Mössenböck, Hanspeter},
  title = {The Compiler Generator Coco/R, User Manual},
  timestamp = {2011.03.10},
  url = {http://www.ssw.uni-linz.ac.at/Coco/Doc/UserManual.pdf},
  year = 2011
}
	
[IEEE95] Institute of Electrical and Electronics Engineers, Inc. New York, NY: Standard 1076.4-1995, IEEE Standard for VITAL Application-Specific Integrated Circuit (ASIC) Modeling Specification. 1995
@ARTICLE{VHDL_VITAL95, 
 author = {IEEE},
 journal={IEEE Std 1076.4-1995}, title={IEEE Standard for VITAL Application-Specific Integrated Circuit (ASIC) Modeling Specification}, 
 year={1996}, 
 month={ }, 
 volume={}, 
 number={}, 
 pages={}, 
 abstract={The VITAL (VHDL Initiative Towards ASIC Libraries) ASIC Modeling Specification is defined. It creates a methodology that promotes the development of highly accurate efficient simulation models for ASIC components in VHDL.}, 
 keywords={ASIC Modeling Specification;IEEE standard;VHDL Initiative Towards ASIC Libraries;VITAL specification;efficient simulation models;IEEE standards;application specific integrated circuits;circuit analysis computing;hardware description languages;integrated circuit modelling;}, 
 doi={10.1109/IEEESTD.1996.80811}, 
 ISSN={},
}
 
[IEEE97] Institute of Electrical and Electronics Engineers, Inc. New York, NY: Standard 1076.3-1997, IEEE Standard VHDL Synthesis Packages. 1997
@ARTICLE{VHDL_SYNTHESIS, 
 author = {IEEE},
 journal={IEEE Std 1076.3-1997}, title={IEEE Standard VHDL Synthesis Packages}, 
 year={1997}, 
 month={ }, 
 volume={}, 
 number={}, 
 pages={}, 
 abstract={The current interpretation of common logic values and the association of numeric values to specific VHDL array types is described. This standard provides a semantics for the VHDL synthesis domain and enables formal verification and simulation acceleration in VHDL-based design. The standard interpretations are provided for values of standard logic types defined by IEEE Std 1164-1993, and of the Bit and Boolean types defined in IEEE Std 1076-1993. The numeric types Signed and Unsigned and their associated operators define integer and natural-number arithmetic for arrays of common logic values. Two's-complement and binary encoding techniques are used. The numerical semantics is conveyed by two VHDL packages. This standard also contains any allowable modifications.}, 
 keywords={Bit type;Boolean type;IEEE Std 1076-1993;IEEE Std 1164-1993;IEEE standard;Signed type;Unsigned type;VHDL array types;VHDL synthesis packages;allowable modifications;binary encoding technique;common logic values;formal verification;integer arithmetic;interpretations;mathematical operators;metalogical values;natural-number arithmetic;numeric types;numeric values;numerical semantics;simulation acceleration;standard logic types;two's-complement encoding technique;vector types;hardware description languages;}, 
 doi={10.1109/IEEESTD.1997.82399}, 
 ISSN={},
}

[IEEE00a] Institute of Electrical and Electronics Engineers, Inc. New York, NY: P1076.4, IEEE Standard VITAL ASIC (Application Specific Integrated Circuit) Modeling Specification 2000. 2000
@ARTICLE{VHDL_VITAL2000, 
 author = {IEEE},
 journal={IEEE Std 1076.4-2000}, title={IEEE Standard for VITAL ASIC (Application Specific Integrated Circuit) Modeling Specification}, 
 year={2001}, 
 month={ }, 
 volume={}, 
 number={}, 
 pages={}, 
 abstract={The VITAL (VHDL Initiative Towards ASIC Libraries)ASIC Modeling Specification is defined in this standard.This modeling specification defines a methodology which promotes the development of highly accurate, efficient simulation models for ASIC (Application-Specific Integrated Circuit)components in VHDL.}, 
 keywords={}, 
 doi={10.1109/IEEESTD.2001.93351}, 
 ISSN={},
}


[IEEE93b] Institute of Electrical and Electronics Engineers, Inc. New York, NY: Standard 1164-1993, IEEE Standard Multivalue Logic System for VHDL Model Interoperability. 1993
@ARTICLE{VHDL_1164, 
 author = {IEEE},
 journal={IEEE Std 1164-1993}, title={IEEE Standard Multivalue Logic System for VHDL Model Interoperability (Stdlogic1164)}, 
 year={1993}, 
 month={ }, 
 volume={}, 
 number={}, 
 pages={}, 
 abstract={The following topics were dealt with: the standard is embodied in the Std logic 1164 package declaration and the semantics of the Std logic 1164 body. An annex is provided to suggest ways in which one might use this package.<>}, 
 keywords={IEEE standards;Std logic 1164;Std logic 1164 package declaration;VHDL;model interoperability;multivalue logic;semantics;logic CAD;many-valued logics;specification languages;standards;}, 
 doi={10.1109/IEEESTD.1993.115571}, 
 ISSN={},
}
 
@ARTICLE{VHDL_RTL, 
 author = {IEEE},
 journal={IEEE Std 1076.6-1999}, title={IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis}, 
 year={2000}, 
 month={ }, 
 volume={}, 
 number={}, 
 pages={}, 
 abstract={A standard syntax and semantics for VHDL register transfer level (RTL) synthesis is defined. The subset of IEEE 1076 (VHDL) that is suitable for RTL synthesis is defined, along with the semantics of that subset for the synthesis domain.}, 
 keywords={IEEE Standard 1076.6;RTL synthesis;VHDL register transfer level synthesis;pragma;semantics;syntax;hardware description languages;}, 
 doi={10.1109/IEEESTD.2000.91308}, 
 ISSN={},
}

[IEEE96] Institute of Electrical and Electronics Engineers, Inc. New York, NY: Standard 1076.2-1996, IEEE Standard VHDL Mathematical Packages. 1996
@ARTICLE{VHDL_MATH, 
 author = {IEEE},
 journal={IEEE Std 1076.2-1996}, title={IEEE Standard VHDL Mathematical Packages}, 
 year={1997}, 
 month={ }, 
 volume={}, 
 number={}, 
 pages={}, 
 abstract={The MATH-REAL package declaration, the MATH-COMPLEX package declaration, and the semantics of the standard mathematical definition and the conventional meaning of the functions that are part of this standard are provided. Ways for users to implement this standard are given in an informative annex. Samples of the MATH-REAL and MATH-COMPLEX package bodies are provided in an informative annex on a diskette as guidelines for implementers to verify their implementation of this standard. Implementers may choose to implement the package bodies in the most efficient manner available to them.}, 
 keywords={IEEE standard;MATH-COMPLEX package declaration;MATH-REAL package declaration;VHDL mathematical packages;VHDL model interoperability;functions;guidelines;implementation verification;semantics;standard mathematical definition;hardware description languages;}, 
 doi={10.1109/IEEESTD.1997.81589}, 
 ISSN={},
}
 
[IEEE99a] Institute of Electrical and Electronics Engineers, Inc. New York, NY: Standard 1076.1-1999, IEEE Standard VHDL Analog and Mixed-Signal Extensions. 1999
@ARTICLE{VHDL_AMS99, 
 author = {IEEE},
 journal={IEEE Std 1076.1-1999}, title={IEEE Standard VHDL Analog and Mixed-Signal Extensions}, 
 year={1999}, 
 month={ }, 
 volume={}, 
 number={}, 
 pages={}, 
 abstract={This standard defines the IEEE 1076.1 language, a hardware description language for the description and the simulation of analog, digital, and mixed-signal systems. The language, also informally known as VHDL-AMS, is built on IEEE Std 1076-1993 (VHDL) and extends it with additions and changes to provide capabilities of writing and simulating analog and mixed-signal models.}, 
 keywords={IEEE 1076.1 language;IEEE standard;VHDL-AMS;analog systems;digital systems;hardware description language;mixed-signal systems;simulation language;IEEE standards;}, 
 doi={10.1109/IEEESTD.1999.90578}, 
 ISSN={},
}

@ARTICLE{VHDL_AMS2007, 
 author = {IEEE},
 journal={IEEE Std 1076.1-2007 (Revision of IEEE Std 1076.1-1999)}, title={IEEE Standard VHDL Analog and Mixed-Signal Extensions}, 
 year={2007}, 
 month={15}, 
 volume={}, 
 number={}, 
 pages={c1 -328}, 
 abstract={This standard defines the IEEE 1076.1 language, a hardware description language for the description and the simulation of analog, digital, and mixed-signal systems. The language, also informally known as VHDL-AMS, is built on IEEE Std 1076trade-2002 (VHDL) and extends it with additions and changes to provide capabilities of writing and simulating analog and mixed-signal models.}, 
 keywords={IEEE 1076-2002 standard;IEEE 1076.1 language;VHDL-AMS;analog system design;digital system design;hardware description language;hardware design;mixed-signal system design;IEEE standards;hardware description languages;integrated circuit design;mixed analogue-digital integrated circuits;}, 
 doi={10.1109/IEEESTD.2007.4384309}, 
 ISSN={},
}

TODO delete book{VHDL87,
 title = {IEEE Standards Intepretations: IEEE Std 1076-1987, IEEE Standard VHDL Language Reference Manual},
 author = {IEEE},
 year = {1987},
 isbn = {1559371811},
 publisher = {IEEE Standards Office},
 address = {New York, NY, USA},
}

@ARTICLE{VHDL87, 
 author = {IEEE},
 journal={IEEE Std 1076-1987}, title={IEEE Standard VHDL Language Reference Manual}, 
 year={1988}, 
 month={ }, 
 volume={}, 
 number={}, 
 pages={}, 
 abstract={The VHSIC Hardware Description Language (VHDL) is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs, the communication of hardware design data, and the maintenance, modification, and procurement of hardware. The form of a VHDL description is described by means of context-free syntax together with context-dependent syntactic and semantic requirements expressed by narrative rules. The context-free syntax of the language is described using a simple variant of Backus-Naur Form.<>}, 
 keywords={Backus-Naur Form;IEEE standard;VHDL;VHSIC Hardware Description Language;context-free syntax;development;electronic systems;formal notation;hardware designs;maintenance;modification;narrative rules;procurement;semantic requirements;synthesis;testing;verification;very high scale integrated circuits;VLSI;circuit CAD;context-free languages;integrated circuit testing;specification languages;standards;}, 
 doi={10.1109/IEEESTD.1988.122645}, 
 ISSN={},
}

[IEEE93a] Institute of Electrical and Electronics Engineers, Inc. New York, NY: Standard 1076-1993, IEEE Standard VHDL Language Reference Manual. 1993
@ARTICLE{VHDL93, 
 author = {IEEE},
 journal={ANSI/IEEE Std 1076-1993}, title={IEEE Standard VHDL Language Reference Manual.}, 
 year={1994}, 
 month={ }, 
 volume={}, 
 number={}, 
 pages={}, 
 abstract={Not available}, 
 keywords={computer languages, electronic systems, hardware, hardware design, VHDL;}, 
 doi={10.1109/IEEESTD.1994.121433}, 
 ISSN={},
}

[IEEE00b] Institute of Electrical and Electronics Engineers, Inc. New York, NY: Standard 1076, 2000 Edition, IEEE Standard VHDL Language Reference Manual. 2000
@ARTICLE{VHDL2000, 
 author = {IEEE},
 journal={IEEE Std 1076-2000}, title={IEEE Standard VHDL Language Reference Manual}, 
 year={2000}, 
 month={ }, 
 volume={}, 
 number={}, 
 pages={}, 
 abstract={VHSIC Hardware Description Language [VHDL] is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.}, 
 keywords={computer languages, electronic systems, hardware, hardware design, VHDL;}, 
 doi={10.1109/IEEESTD.2000.92297}, 
 ISSN={},
}

@ARTICLE{VHDL2002, 
 author = {IEEE},
 journal={IEEE Std 1076-2002 (Revision of IEEE Std 1076, 2002 Edn)}, title={IEEE Standard VHDL Language Reference Manual}, 
 year={2002}, 
 month={ }, 
 volume={}, 
 number={}, 
 pages={}, 
 abstract={Not available}, 
 keywords={}, 
 doi={10.1109/IEEESTD.2002.93614}, 
 ISSN={},
}

@ARTICLE{VHDL2008, 
 author = {IEEE},
 journal={IEEE Std 1076-2008 (Revision of IEEE Std 1076-2002)}, 
 title={IEEE Standard VHDL Language Reference Manual}, 
 year={2009}, 
 month={26}, 
 volume={}, 
 number={}, 
 pages={}, 
 abstract={VHSIC hardware description language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.}, 
 keywords={IEEE standard;VHDL language reference manual;VHSIC hardware description language;electronic systems;formal notation;hardware description languages;}, 
 doi={10.1109/IEEESTD.2009.4772740}, 
 ISSN={},
}