

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 182 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 193 clock pin(s) of sequential element(s)
0 instances converted, 193 sequential instances remain driven by gated/generated clocks

============================================================= Non-Gated/Non-Generated Clocks ==============================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0002       JTAG_TCK            port                   182        counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.capture_dr_d4
===========================================================================================================================================================
==================================================================================================================================== Gated/Generated Clocks =====================================================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                                                                            Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCinst0            OSCI                   193        counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.capture_reclk[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

