
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035878                       # Number of seconds simulated
sim_ticks                                 35877538254                       # Number of ticks simulated
final_tick                               562843901439                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 147285                       # Simulator instruction rate (inst/s)
host_op_rate                                   185807                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2402573                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888944                       # Number of bytes of host memory used
host_seconds                                 14932.97                       # Real time elapsed on the host
sim_insts                                  2199396731                       # Number of instructions simulated
sim_ops                                    2774650766                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2345984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1315200                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3664640                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1354880                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1354880                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18328                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10275                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28630                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10585                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10585                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49948                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     65388656                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46380                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     36658034                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               102143017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49948                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46380                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              96328                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          37764018                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               37764018                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          37764018                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49948                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     65388656                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46380                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     36658034                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              139907035                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86037263                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31087031                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25264977                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2116920                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12929024                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12139219                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3277394                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89549                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31164648                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172378169                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31087031                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15416613                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37914936                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11382928                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6305050                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15264331                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       911161                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84603648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.517420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46688712     55.19%     55.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3324465      3.93%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2694519      3.18%     62.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6547417      7.74%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1782665      2.11%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2273651      2.69%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1642567      1.94%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          924346      1.09%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18725306     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84603648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361321                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.003529                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32605539                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6112557                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36461302                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       247252                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9176996                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5309811                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42353                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206120144                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        80808                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9176996                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34995492                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1363608                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1220462                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34261677                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3585411                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198860132                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        33069                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1483531                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1115431                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1836                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278354234                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928396302                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928396302                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107658685                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40484                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22630                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9837241                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18542618                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9450949                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147961                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2768159                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188049716                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38877                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149396625                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       287232                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64946933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198348706                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5809                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84603648                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.765841                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.889000                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29283975     34.61%     34.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18308126     21.64%     56.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11810419     13.96%     70.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8853976     10.47%     80.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7654296      9.05%     89.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3950032      4.67%     94.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3385394      4.00%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633415      0.75%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       724015      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84603648                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         873898     70.87%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            11      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        180142     14.61%     85.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       179010     14.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124471061     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127162      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14814780      9.92%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7967088      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149396625                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.736418                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1233061                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008254                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384917190                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253036167                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145596689                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150629686                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       561243                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7308650                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2840                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          641                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2425173                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9176996                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         537736                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        80787                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188088593                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       405619                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18542618                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9450949                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22343                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72394                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          641                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1262609                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1195144                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2457753                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147024254                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13910841                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2372370                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21661019                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20744284                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7750178                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.708844                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145693609                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145596689                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94888780                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267910904                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.692252                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354180                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65279822                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2121492                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75426652                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.628197                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.142304                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29210345     38.73%     38.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20956035     27.78%     66.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8530128     11.31%     77.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4795731      6.36%     84.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3909208      5.18%     89.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1577420      2.09%     91.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1875446      2.49%     93.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949369      1.26%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3622970      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75426652                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3622970                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259892939                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385361358                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43999                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1433615                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.860373                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.860373                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.162287                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.162287                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661407136                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201195291                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190183590                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86037263                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31425754                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25556909                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2098762                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13446504                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12400865                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3231565                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92853                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34758494                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             171660496                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31425754                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15632430                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36067035                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10771735                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5381919                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           35                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16983813                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       831041                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84844835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.492840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48777800     57.49%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1926985      2.27%     59.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2525152      2.98%     62.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3828163      4.51%     67.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3717557      4.38%     71.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2830267      3.34%     74.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1681947      1.98%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2526133      2.98%     79.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17030831     20.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84844835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365257                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.995188                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35914674                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5263926                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34758235                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       270890                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8637108                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5336521                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     205372267                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1361                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8637108                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37802913                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1021071                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1476370                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33096696                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2810670                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     199420341                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1011                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1212644                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       884452                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           89                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    277770433                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    928813900                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    928813900                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172883603                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104886741                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42238                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23793                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7936705                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18476531                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9811607                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       189404                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3018559                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185380703                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40123                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149402479                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       269170                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60226412                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    183034577                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6367                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84844835                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.760891                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898996                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29417941     34.67%     34.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18658866     21.99%     56.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11998452     14.14%     70.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8243415      9.72%     80.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7726308      9.11%     89.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4109114      4.84%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3025988      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       908274      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       756477      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84844835                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         728015     68.94%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            10      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        150627     14.26%     83.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       177403     16.80%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124310584     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2110574      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16877      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14737087      9.86%     94.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8227357      5.51%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149402479                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.736486                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1056055                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007069                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    384975013                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    245648089                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145194610                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150458534                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       505762                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7067683                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2161                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          894                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2498854                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          131                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8637108                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         591656                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        99148                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185420830                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1204430                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18476531                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9811607                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23245                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         75169                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          894                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1283332                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1181864                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2465196                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146520312                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13874052                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2882162                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21909082                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20519402                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8035030                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.702987                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145232823                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145194610                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93277751                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        261966047                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.687578                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356068                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101250069                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124440917                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60980102                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33756                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2133393                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76207727                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.632917                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.155234                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29297316     38.44%     38.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21928441     28.77%     67.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8088619     10.61%     77.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4629012      6.07%     83.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3856736      5.06%     88.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1871762      2.46%     91.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1906871      2.50%     93.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       810538      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3818432      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76207727                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101250069                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124440917                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18721591                       # Number of memory references committed
system.switch_cpus1.commit.loads             11408842                       # Number of loads committed
system.switch_cpus1.commit.membars              16878                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17847692                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112166721                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2539155                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3818432                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257810314                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          379483558                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33532                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1192428                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101250069                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124440917                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101250069                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.849750                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.849750                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.176816                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.176816                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       659363070                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200496772                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      189704256                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33756                       # number of misc regfile writes
system.l2.replacements                          28632                       # number of replacements
system.l2.tagsinuse                      16383.969661                       # Cycle average of tags in use
system.l2.total_refs                          1233404                       # Total number of references to valid blocks.
system.l2.sampled_refs                          45016                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.399236                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           529.213006                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.128315                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4314.926874                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      6.378729                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3765.668473                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3774.293384                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3986.360879                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.032301                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000435                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.263362                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000389                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.229838                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.230365                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.243308                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        54371                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        42642                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   97013                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            44673                       # number of Writeback hits
system.l2.Writeback_hits::total                 44673                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        54371                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        42642                       # number of demand (read+write) hits
system.l2.demand_hits::total                    97013                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        54371                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        42642                       # number of overall hits
system.l2.overall_hits::total                   97013                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        18328                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        10268                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 28623                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        18328                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        10275                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28630                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        18328                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        10275                       # number of overall misses
system.l2.overall_misses::total                 28630                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       616708                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    938373205                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       632193                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    536016010                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1475638116                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       320935                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        320935                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       616708                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    938373205                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       632193                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    536336945                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1475959051                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       616708                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    938373205                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       632193                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    536336945                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1475959051                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72699                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        52910                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              125636                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        44673                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             44673                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 7                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72699                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        52917                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               125643                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72699                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        52917                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              125643                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.252108                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.194065                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.227825                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.252108                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.194172                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.227868                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.252108                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.194172                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.227868                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44050.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51198.887222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 48630.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52202.572069                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 51554.278587                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 45847.857143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 45847.857143                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44050.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51198.887222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 48630.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52198.242822                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 51552.883374                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44050.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51198.887222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 48630.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52198.242822                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 51552.883374                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10585                       # number of writebacks
system.l2.writebacks::total                     10585                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        18328                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        10268                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            28623                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        18328                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        10275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28630                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        18328                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        10275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28630                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       536271                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    832320914                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       556964                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    476276999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1309691148                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       280017                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       280017                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       536271                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    832320914                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       556964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    476557016                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1309971165                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       536271                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    832320914                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       556964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    476557016                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1309971165                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.252108                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.194065                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.227825                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.252108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.194172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.227868                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.252108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.194172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.227868                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38305.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45412.533501                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42843.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46384.592813                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 45756.599518                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 40002.428571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40002.428571                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38305.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45412.533501                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 42843.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46380.244866                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 45755.192630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38305.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45412.533501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 42843.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46380.244866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 45755.192630                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.996118                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015271932                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042800.668008                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996118                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15264315                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15264315                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15264315                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15264315                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15264315                       # number of overall hits
system.cpu0.icache.overall_hits::total       15264315                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       779514                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       779514                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       779514                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       779514                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       779514                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       779514                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15264331                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15264331                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15264331                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15264331                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15264331                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15264331                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48719.625000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48719.625000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48719.625000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48719.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48719.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48719.625000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       630708                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       630708                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       630708                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       630708                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       630708                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       630708                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45050.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45050.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45050.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45050.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45050.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45050.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72699                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180561089                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72955                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2474.965239                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.511246                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.488754                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900435                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099565                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10569432                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10569432                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21934                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21934                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17562137                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17562137                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17562137                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17562137                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       151120                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       151120                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       151120                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        151120                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       151120                       # number of overall misses
system.cpu0.dcache.overall_misses::total       151120                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4836191507                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4836191507                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4836191507                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4836191507                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4836191507                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4836191507                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10720552                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10720552                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17713257                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17713257                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17713257                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17713257                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014096                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014096                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008531                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008531                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008531                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008531                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32002.326012                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32002.326012                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32002.326012                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32002.326012                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32002.326012                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32002.326012                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19769                       # number of writebacks
system.cpu0.dcache.writebacks::total            19769                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78421                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78421                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78421                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78421                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78421                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78421                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72699                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72699                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72699                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72699                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72699                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72699                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1409946292                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1409946292                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1409946292                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1409946292                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1409946292                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1409946292                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004104                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004104                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004104                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004104                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19394.301050                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19394.301050                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19394.301050                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19394.301050                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19394.301050                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19394.301050                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996742                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015138074                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2046649.342742                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996742                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16983798                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16983798                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16983798                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16983798                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16983798                       # number of overall hits
system.cpu1.icache.overall_hits::total       16983798                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       788073                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       788073                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       788073                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       788073                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       788073                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       788073                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16983813                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16983813                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16983813                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16983813                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16983813                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16983813                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 52538.200000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52538.200000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 52538.200000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52538.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 52538.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52538.200000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       646799                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       646799                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       646799                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       646799                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       646799                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       646799                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49753.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49753.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 49753.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49753.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 49753.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49753.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52917                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173551290                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53173                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3263.898783                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.190893                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.809107                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910902                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089098                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10554963                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10554963                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7275031                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7275031                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17816                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17816                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16878                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16878                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17829994                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17829994                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17829994                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17829994                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       133710                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       133710                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2939                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2939                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       136649                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        136649                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       136649                       # number of overall misses
system.cpu1.dcache.overall_misses::total       136649                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4576700216                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4576700216                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    172489373                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    172489373                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4749189589                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4749189589                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4749189589                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4749189589                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10688673                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10688673                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7277970                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7277970                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17816                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17816                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16878                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16878                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17966643                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17966643                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17966643                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17966643                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012510                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012510                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000404                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000404                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007606                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007606                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007606                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007606                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34228.555949                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34228.555949                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 58689.817285                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 58689.817285                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34754.660400                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34754.660400                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34754.660400                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34754.660400                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       497900                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 33193.333333                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24904                       # number of writebacks
system.cpu1.dcache.writebacks::total            24904                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80800                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80800                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2932                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2932                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        83732                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        83732                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        83732                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        83732                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52910                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52910                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            7                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52917                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52917                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52917                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52917                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    919606513                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    919606513                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       327935                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       327935                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    919934448                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    919934448                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    919934448                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    919934448                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004950                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004950                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002945                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002945                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17380.580476                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17380.580476                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 46847.857143                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46847.857143                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17384.478485                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17384.478485                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17384.478485                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17384.478485                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
