<!DOCTYPE html><html lang="en"><head><title>Static News</title><meta charSet="utf-8"/><meta name="description" content="Static delayed Hacker News."/><meta name="theme-color" media="(prefers-color-scheme: light)" content="white"/><meta name="theme-color" media="(prefers-color-scheme: dark)" content="#1d1f21"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><meta name="application-name" content="Static News"/><meta name="apple-mobile-web-app-title" content="Static News"/><meta name="apple-mobile-web-app-capable" content="yes"/><meta name="mobile-web-app-capable" content="yes"/><meta name="apple-mobile-web-app-status-bar-style" content="#1d1f21"/><link rel="preload" href="styles.css?v=1699088454564" as="style"/><link rel="stylesheet" href="styles.css?v=1699088454564"/></head><body><div id="container"><div id="inner"><header><a href="/">Static News</a><a href="/about">about</a></header><div id="content"><div><div id="title"><a href="https://www.xilinx.com/products/design-tools/microblaze-v.html">AMD MicroBlaze V Processor: A Flexible and Efficient RISC-V Processor</a> <span class="domain">(<a href="https://www.xilinx.com">www.xilinx.com</a>)</span></div><div class="subtext"><span>stevefan1999</span> | <span>28 comments</span></div><br/><div><div id="38138628" class="c"><input type="checkbox" id="c-38138628" checked=""/><div class="controls bullet"><span class="by">phendrenad2</span><span>|</span><a href="#38137720">next</a><span>|</span><label class="collapse" for="c-38138628">[-]</label><label class="expand" for="c-38138628">[1 more]</label></div><br/><div class="children"><div class="content">This is confusing unless you remember that AMD bought Xilinx recently, so random new Xilinx products will likely get the AMD name applied on them.</div><br/></div></div><div id="38137720" class="c"><input type="checkbox" id="c-38137720" checked=""/><div class="controls bullet"><span class="by">jadbox</span><span>|</span><a href="#38138628">prev</a><span>|</span><a href="#38138071">next</a><span>|</span><label class="collapse" for="c-38137720">[-]</label><label class="expand" for="c-38137720">[3 more]</label></div><br/><div class="children"><div class="content">Can anyone comment on how notable this announcement is for RISCV?</div><br/><div id="38137938" class="c"><input type="checkbox" id="c-38137938" checked=""/><div class="controls bullet"><span class="by">brucehoult</span><span>|</span><a href="#38137720">parent</a><span>|</span><a href="#38137763">next</a><span>|</span><label class="collapse" for="c-38137938">[-]</label><label class="expand" for="c-38137938">[1 more]</label></div><br/><div class="children"><div class="content">All the other major FPGA manufacturers already started offering an official supported RISC-V core as an alternative to their proprietary ISA cores a few years ago. Of course people also use 3rd party cores off github, but supported and integrated into the IDE and other tools means something to a lot of customers.<p>MicroSemi have been offering RISC-V soft cores since 2017 and hard cores (PolarFire SoC, in e.g. the new BeagleBoard Fire, Icicle) since late 2020.<p>Lattice announced their first official RISC-V soft core in I think June 2020 (collab with SiFive announced December 2019), and improved versions e.g. an 800 LUT core in mid 2021.<p>Intel introduced Nios V in October 2021.</div><br/></div></div><div id="38137763" class="c"><input type="checkbox" id="c-38137763" checked=""/><div class="controls bullet"><span class="by">BirAdam</span><span>|</span><a href="#38137720">parent</a><span>|</span><a href="#38137938">prev</a><span>|</span><a href="#38138071">next</a><span>|</span><label class="collapse" for="c-38137763">[-]</label><label class="expand" for="c-38137763">[1 more]</label></div><br/><div class="children"><div class="content">It’s a microcontroller that can also function as a real-time CPU. RISC-V is already quite popular in that market.</div><br/></div></div></div></div><div id="38138071" class="c"><input type="checkbox" id="c-38138071" checked=""/><div class="controls bullet"><span class="by">devmunchies</span><span>|</span><a href="#38137720">prev</a><span>|</span><a href="#38137583">next</a><span>|</span><label class="collapse" for="c-38138071">[-]</label><label class="expand" for="c-38138071">[3 more]</label></div><br/><div class="children"><div class="content">Are there any dev kits to tinker with this? How does one get started?</div><br/><div id="38138252" class="c"><input type="checkbox" id="c-38138252" checked=""/><div class="controls bullet"><span class="by">smallstepforman</span><span>|</span><a href="#38138071">parent</a><span>|</span><a href="#38138567">next</a><span>|</span><label class="collapse" for="c-38138252">[-]</label><label class="expand" for="c-38138252">[1 more]</label></div><br/><div class="children"><div class="content">Read the linked article?  <a href="https:&#x2F;&#x2F;docs.xilinx.com&#x2F;v&#x2F;u&#x2F;en-US&#x2F;microblaze-quick-start-guide-with-vitis" rel="nofollow noreferrer">https:&#x2F;&#x2F;docs.xilinx.com&#x2F;v&#x2F;u&#x2F;en-US&#x2F;microblaze-quick-start-gui...</a>.  It&#x27;s an Xilix FPGA design, so a Xilix dev board is the where to start ...</div><br/></div></div><div id="38138567" class="c"><input type="checkbox" id="c-38138567" checked=""/><div class="controls bullet"><span class="by">CodeArtisan</span><span>|</span><a href="#38138071">parent</a><span>|</span><a href="#38138252">prev</a><span>|</span><a href="#38137583">next</a><span>|</span><label class="collapse" for="c-38138567">[-]</label><label class="expand" for="c-38138567">[1 more]</label></div><br/><div class="children"><div class="content">You will find the entry-level boards here. (ranging from $150 to ~$4000)<p><a href="https:&#x2F;&#x2F;www.xilinx.com&#x2F;products&#x2F;boards-and-kits&#x2F;cost-optimized-design.html" rel="nofollow noreferrer">https:&#x2F;&#x2F;www.xilinx.com&#x2F;products&#x2F;boards-and-kits&#x2F;cost-optimiz...</a></div><br/></div></div></div></div><div id="38137583" class="c"><input type="checkbox" id="c-38137583" checked=""/><div class="controls bullet"><span class="by">dmitrygr</span><span>|</span><a href="#38138071">prev</a><span>|</span><label class="collapse" for="c-38137583">[-]</label><label class="expand" for="c-38137583">[20 more]</label></div><br/><div class="children"><div class="content">I’m all for new soft cores. However, do we really need to pollute the name space? Microblaze is already a name of an <i>architecture</i> that somebody might want to Google.<p>Just call it AMDcoreV or some such thing</div><br/><div id="38137666" class="c"><input type="checkbox" id="c-38137666" checked=""/><div class="controls bullet"><span class="by">tw04</span><span>|</span><a href="#38137583">parent</a><span>|</span><a href="#38138250">next</a><span>|</span><label class="collapse" for="c-38137666">[-]</label><label class="expand" for="c-38137666">[9 more]</label></div><br/><div class="children"><div class="content">Correct, microblaze is the name of an architecture AMD owns, and this is compatible with, per the article.<p>&gt; It allows developers to leverage the open-source RISC-V software ecosystem, is hardware compatible with the classic MicroBlaze processor</div><br/><div id="38137742" class="c"><input type="checkbox" id="c-38137742" checked=""/><div class="controls bullet"><span class="by">mkj</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38137666">parent</a><span>|</span><a href="#38137812">next</a><span>|</span><label class="collapse" for="c-38137742">[-]</label><label class="expand" for="c-38137742">[6 more]</label></div><br/><div class="children"><div class="content">What does &quot;hardware compatible&quot; mean here though? It runs on the same FPGA hardware, but has unrelated CPU architecture?</div><br/><div id="38138096" class="c"><input type="checkbox" id="c-38138096" checked=""/><div class="controls bullet"><span class="by">hajile</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38137742">parent</a><span>|</span><a href="#38137913">next</a><span>|</span><label class="collapse" for="c-38138096">[-]</label><label class="expand" for="c-38138096">[1 more]</label></div><br/><div class="children"><div class="content">CPU is just one part. You&#x27;re probably adding your own coprocessor and whatever other IO to the FPGA. If the CPU uses a different interconnect&#x2F;protocol design, you&#x27;ll have to redesign and debug your entire interface which will be very expensive.<p>Meanwhile, microblaze is a proprietary architecture. AMD puts a few hundred thousand dollars of dev time into it here or there, but most software stacks will have tons of stuff not at all designed for that ISA. If you can switch to RISC-V, you get access to an ecosystem where tons of companies are all pouring multi-millions in every year.<p>EDIT: a great example is that microBlaze was added to LLVM in 2010, but then removed in 2013 because nobody was free to maintain it.<p>Now AMD comes along and says you can swap out the CPU ISA to RISC-V without needing any hardware redesigns and then with a simple recompile, you can start using that massive ecosystem instead of spending man-years writing your own stuff which saves your company lots of money.</div><br/></div></div><div id="38137913" class="c"><input type="checkbox" id="c-38137913" checked=""/><div class="controls bullet"><span class="by">brucehoult</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38137742">parent</a><span>|</span><a href="#38138096">prev</a><span>|</span><a href="#38137790">next</a><span>|</span><label class="collapse" for="c-38137913">[-]</label><label class="expand" for="c-38137913">[1 more]</label></div><br/><div class="children"><div class="content">It has the same interface to the rest of the design -- the buses and control signals etc. You can drop the new RISC-V soft core straight into an existing design using Microblaze and change only the program code.</div><br/></div></div><div id="38137790" class="c"><input type="checkbox" id="c-38137790" checked=""/><div class="controls bullet"><span class="by">namibj</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38137742">parent</a><span>|</span><a href="#38137913">prev</a><span>|</span><a href="#38137812">next</a><span>|</span><label class="collapse" for="c-38137790">[-]</label><label class="expand" for="c-38137790">[3 more]</label></div><br/><div class="children"><div class="content">I assume it means it&#x27;s essentially pin-compatible, like, say, a PCIe GPU upgrade would be.
Still needs new software.
But has the same HDMI and PCIe and the same low-level protocols.</div><br/><div id="38137871" class="c"><input type="checkbox" id="c-38137871" checked=""/><div class="controls bullet"><span class="by">AlotOfReading</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38137790">parent</a><span>|</span><a href="#38137812">next</a><span>|</span><label class="collapse" for="c-38137871">[-]</label><label class="expand" for="c-38137871">[2 more]</label></div><br/><div class="children"><div class="content">Soft cores don&#x27;t have their own pins. I think &quot;hardware compatible&quot; means that it runs on the same FPGAs as microblaze arm with the same toolchain product suite.</div><br/><div id="38138057" class="c"><input type="checkbox" id="c-38138057" checked=""/><div class="controls bullet"><span class="by">addaon</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38137871">parent</a><span>|</span><a href="#38137812">next</a><span>|</span><label class="collapse" for="c-38138057">[-]</label><label class="expand" for="c-38138057">[1 more]</label></div><br/><div class="children"><div class="content">&quot;Pins&quot;, in this case, means the logical ports used to interface one module within an FPGA to another. Think AMBA bus, clock(s), interrupt lines, etc. An FPGA SOC design that currently throws a bunch of different IPs (modules) together to do... something... could do the same with this core thrown in to replace a (classic) Microblaze with only a resynthesis on the hardware side, and a recompile on the software side.</div><br/></div></div></div></div></div></div></div></div><div id="38137812" class="c"><input type="checkbox" id="c-38137812" checked=""/><div class="controls bullet"><span class="by">FastFT</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38137666">parent</a><span>|</span><a href="#38137742">prev</a><span>|</span><a href="#38138250">next</a><span>|</span><label class="collapse" for="c-38137812">[-]</label><label class="expand" for="c-38137812">[2 more]</label></div><br/><div class="children"><div class="content">Hardware compatible doesn’t mean very much in this case. It’s a different ISA so you’ll need a different tool chain and recompilation (possibly rewrite given that assembly is very common in deeply embedded processors). It’ll also have different LUT usage, etc.</div><br/><div id="38139089" class="c"><input type="checkbox" id="c-38139089" checked=""/><div class="controls bullet"><span class="by">tails4e</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38137812">parent</a><span>|</span><a href="#38138250">next</a><span>|</span><label class="collapse" for="c-38139089">[-]</label><label class="expand" for="c-38139089">[1 more]</label></div><br/><div class="children"><div class="content">It means it&#x27;s designed as a direct drop in replacent for a traditional microblaze ISA code..sure software must be recompiled, but hardware interfaces match what was there before for peripheral access, debug, instruction offload, etc. This makes the transition to using RISC-v much more seamless if you were already using microblaze</div><br/></div></div></div></div></div></div><div id="38138250" class="c"><input type="checkbox" id="c-38138250" checked=""/><div class="controls bullet"><span class="by">snvzz</span><span>|</span><a href="#38137583">parent</a><span>|</span><a href="#38137666">prev</a><span>|</span><a href="#38137721">next</a><span>|</span><label class="collapse" for="c-38138250">[-]</label><label class="expand" for="c-38138250">[4 more]</label></div><br/><div class="children"><div class="content">It is the same interface facing your HDL. Whereas on the software side, it is RISC-V, the ISA that&#x27;s rapidly growing the strongest ecosystem.<p>Just a recompile away, except this time, you don&#x27;t have to deal with poor, proprietary, bespoke, low quality tooling, but you can instead use reputable industry standard tools like gcc, binutils, llvm.</div><br/><div id="38138458" class="c"><input type="checkbox" id="c-38138458" checked=""/><div class="controls bullet"><span class="by">opello</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38138250">parent</a><span>|</span><a href="#38137721">next</a><span>|</span><label class="collapse" for="c-38138458">[-]</label><label class="expand" for="c-38138458">[3 more]</label></div><br/><div class="children"><div class="content">I&#x27;m pretty sure the &quot;bespoke&quot; tooling was just older versions of those industry standard tools because of poor upstreaming of architecture support.  And there are probably many, very reasonable, justifications for that having been the case... the least of which is shipping toolchains with their own design tools.<p>RISC-V doesn&#x27;t seem like the &quot;strongest&quot; ISA ecosystem, unless you mean among soft core CPUs?</div><br/><div id="38138961" class="c"><input type="checkbox" id="c-38138961" checked=""/><div class="controls bullet"><span class="by">brucehoult</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38138458">parent</a><span>|</span><a href="#38138953">next</a><span>|</span><label class="collapse" for="c-38138961">[-]</label><label class="expand" for="c-38138961">[1 more]</label></div><br/><div class="children"><div class="content">Strongest of any ISA after ARM and x86 at this stage, I should think.<p>I can&#x27;t really see AMD&#x2F;Xilinx or Intel&#x2F;Altera offering a free 486SX soft core, even though they legally could. It would I expect use a lot more LUTs, and be slower.<p>Licensing Cortex-M1 doesn&#x27;t seem likely either.</div><br/></div></div><div id="38138953" class="c"><input type="checkbox" id="c-38138953" checked=""/><div class="controls bullet"><span class="by">fleventynine</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38138458">parent</a><span>|</span><a href="#38138961">prev</a><span>|</span><a href="#38137721">next</a><span>|</span><label class="collapse" for="c-38138953">[-]</label><label class="expand" for="c-38138953">[1 more]</label></div><br/><div class="children"><div class="content">Among 32-bit microcontroller-class architectures, modern toolchain support for rv32imc is second only to armv7m IMHO. Nobody wants to maintain support for any other vendor-specific ISAs.</div><br/></div></div></div></div></div></div><div id="38137721" class="c"><input type="checkbox" id="c-38137721" checked=""/><div class="controls bullet"><span class="by">pclmulqdq</span><span>|</span><a href="#38137583">parent</a><span>|</span><a href="#38138250">prev</a><span>|</span><a href="#38137654">next</a><span>|</span><label class="collapse" for="c-38137721">[-]</label><label class="expand" for="c-38137721">[1 more]</label></div><br/><div class="children"><div class="content">This is the new Xilinx Microblaze.  They went from an AVR-like instruction set to RV32.</div><br/></div></div><div id="38137654" class="c"><input type="checkbox" id="c-38137654" checked=""/><div class="controls bullet"><span class="by">ynx</span><span>|</span><a href="#38137583">parent</a><span>|</span><a href="#38137721">prev</a><span>|</span><a href="#38138418">next</a><span>|</span><label class="collapse" for="c-38137654">[-]</label><label class="expand" for="c-38137654">[1 more]</label></div><br/><div class="children"><div class="content">...as in the MicroBlaze architecture owned by AMD by way of its acquisition of Xilinx?</div><br/></div></div><div id="38138418" class="c"><input type="checkbox" id="c-38138418" checked=""/><div class="controls bullet"><span class="by">opello</span><span>|</span><a href="#38137583">parent</a><span>|</span><a href="#38137654">prev</a><span>|</span><a href="#38137722">next</a><span>|</span><label class="collapse" for="c-38138418">[-]</label><label class="expand" for="c-38138418">[1 more]</label></div><br/><div class="children"><div class="content">At least it&#x27;s &quot;MicroBlaze V&quot; which is better than no affix.</div><br/></div></div><div id="38137722" class="c"><input type="checkbox" id="c-38137722" checked=""/><div class="controls bullet"><span class="by">8K832d7tNmiQ</span><span>|</span><a href="#38137583">parent</a><span>|</span><a href="#38138418">prev</a><span>|</span><label class="collapse" for="c-38137722">[-]</label><label class="expand" for="c-38137722">[3 more]</label></div><br/><div class="children"><div class="content">or simplify it as AMD V core to make it easier to say.</div><br/><div id="38137861" class="c"><input type="checkbox" id="c-38137861" checked=""/><div class="controls bullet"><span class="by">userbinator</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38137722">parent</a><span>|</span><a href="#38138300">next</a><span>|</span><label class="collapse" for="c-38137861">[-]</label><label class="expand" for="c-38137861">[1 more]</label></div><br/><div class="children"><div class="content">Not to be confused with AMD-V, the existing virtualisation extension (subtly different from and incompatible with Intel&#x27;s VT-x) for its x86 CPUs.</div><br/></div></div><div id="38138300" class="c"><input type="checkbox" id="c-38138300" checked=""/><div class="controls bullet"><span class="by">snvzz</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38137722">parent</a><span>|</span><a href="#38137861">prev</a><span>|</span><label class="collapse" for="c-38138300">[-]</label><label class="expand" for="c-38138300">[1 more]</label></div><br/><div class="children"><div class="content">&quot;AMD V core&quot; would only work (ignoring AMD-V virtualization assisting x86 extension) if AMD only ever planned to make one RISC-V core.<p>I am looking forward to Zen-V.</div><br/></div></div></div></div></div></div></div></div></div></div></div></body></html>