/********************************************************************
*
* R5FSS0_CORE0 INTERRUPT MAP. header file
*
* Copyright (C) 2023 Texas Instruments Incorporated.
*  Redistribution and use in source and binary forms, with or without
*  modification, are permitted provided that the following conditions
*  are met:
*
*    Redistributions of source code must retain the above copyright
*    notice, this list of conditions and the following disclaimer.
*
*    Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in the
*    documentation and/or other materials provided with the
*    distribution.
*
*    Neither the name of Texas Instruments Incorporated nor the names of
*    its contributors may be used to endorse or promote products derived
*    from this software without specific prior written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
*  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
#ifndef SDLR_R5FSS0_CORE0_INTERRUPT_MAP_H_
#define SDLR_R5FSS0_CORE0_INTERRUPT_MAP_H_

#ifdef __cplusplus
extern "C"
{
#endif

/*
* List of intr sources for receiver: R5FSS0_CORE0
*/

#define SDLR_R5FSS0_CORE0_INTR_WKUP_CTRL_MMR1_IPC_SET0_IPC_SET_IPCFG_0                             (0U)
#define SDLR_R5FSS0_CORE0_INTR_SMS0_AESEIP38T_0_AES_SINTREQUEST_P_0                                (1U)
#define SDLR_R5FSS0_CORE0_INTR_SMS0_AESEIP38T_0_AES_SINTREQUEST_S_0                                (2U)
#define SDLR_R5FSS0_CORE0_INTR_GLUELOGIC_BLAZAR_LBIST_DONE_OUT_0                                   (3U)
#define SDLR_R5FSS0_CORE0_INTR_R5FSS0_CORE0_EXP_INTR_0                                             (4U)
#define SDLR_R5FSS0_CORE0_INTR_R5FSS0_COMMON0_COMMRX_LEVEL_0_0                                     (5U)
#define SDLR_R5FSS0_CORE0_INTR_R5FSS0_COMMON0_COMMTX_LEVEL_0_0                                     (6U)
#define SDLR_R5FSS0_CORE0_INTR_SA3_SS0_INTAGGR_0_INTAGGR_VINTR_6                                   (7U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_72                              (8U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_73                              (9U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_74                              (10U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_75                              (11U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_76                              (12U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_77                              (13U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_78                              (14U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_79                              (15U)
#define SDLR_R5FSS0_CORE0_INTR_SA3_SS0_SA_UL_0_SA_UL_PKA_0                                         (16U)
#define SDLR_R5FSS0_CORE0_INTR_SA3_SS0_SA_UL_0_SA_UL_TRNG_0                                        (17U)
#define SDLR_R5FSS0_CORE0_INTR_MCU_GPIO0_GPIO_LVL_0                                                (18U)
#define SDLR_R5FSS0_CORE0_INTR_SMS0_TIFS_CBASS_0_FW_EXCEPTION_INTR_0                               (19U)
#define SDLR_R5FSS0_CORE0_INTR_SMS0_COMMON_0_COMBINED_SEC_IN_0                                     (20U)
#define SDLR_R5FSS0_CORE0_INTR_SMS0_HSM_CBASS_0_FW_EXCEPTION_INTR_0                                (21U)
#define SDLR_R5FSS0_CORE0_INTR_GLUELOGIC_DEBUG_FORCE_DEACTIVE_OUT_0                                (22U)
#define SDLR_R5FSS0_CORE0_INTR_WKUP_ICEMELTER0_PSC_FORCE_POWER_ON_0                                (23U)
#define SDLR_R5FSS0_CORE0_INTR_DSS0_DISPC_INTR_REQ_0_0                                             (24U)
#define SDLR_R5FSS0_CORE0_INTR_DSS0_DISPC_INTR_REQ_1_0                                             (25U)
#define SDLR_R5FSS0_CORE0_INTR_GLUELOGIC_INVERTED_MAIN_RESETZ_LATCHED_INTR_0                       (26U)
#define SDLR_R5FSS0_CORE0_INTR_WKUP_DEEPSLEEP_SOURCES0_WAKEUP_EVENT_0                              (27U)
#define SDLR_R5FSS0_CORE0_INTR_WKUP_TIMER0_TIMER_CLKSTOP_WAKEUP_0                                  (28U)
#define SDLR_R5FSS0_CORE0_INTR_WKUP_TIMER1_TIMER_CLKSTOP_WAKEUP_0                                  (29U)
#define SDLR_R5FSS0_CORE0_INTR_WKUP_RTI0_INTR_WWD_0                                                (30U)
#define SDLR_R5FSS0_CORE0_INTR_MAIN_GPIOMUX_INTROUTER0_OUTP_0                                      (32U)
#define SDLR_R5FSS0_CORE0_INTR_MAIN_GPIOMUX_INTROUTER0_OUTP_1                                      (33U)
#define SDLR_R5FSS0_CORE0_INTR_MAIN_GPIOMUX_INTROUTER0_OUTP_2                                      (34U)
#define SDLR_R5FSS0_CORE0_INTR_MAIN_GPIOMUX_INTROUTER0_OUTP_3                                      (35U)
#define SDLR_R5FSS0_CORE0_INTR_MAIN_GPIOMUX_INTROUTER0_OUTP_4                                      (36U)
#define SDLR_R5FSS0_CORE0_INTR_MAIN_GPIOMUX_INTROUTER0_OUTP_5                                      (37U)
#define SDLR_R5FSS0_CORE0_INTR_MAIN_GPIOMUX_INTROUTER0_OUTP_6                                      (38U)
#define SDLR_R5FSS0_CORE0_INTR_MAIN_GPIOMUX_INTROUTER0_OUTP_7                                      (39U)
#define SDLR_R5FSS0_CORE0_INTR_MAIN_GPIOMUX_INTROUTER0_OUTP_8                                      (40U)
#define SDLR_R5FSS0_CORE0_INTR_MAIN_GPIOMUX_INTROUTER0_OUTP_9                                      (41U)
#define SDLR_R5FSS0_CORE0_INTR_MAIN_GPIOMUX_INTROUTER0_OUTP_10                                     (42U)
#define SDLR_R5FSS0_CORE0_INTR_MAIN_GPIOMUX_INTROUTER0_OUTP_11                                     (43U)
#define SDLR_R5FSS0_CORE0_INTR_MAIN_GPIOMUX_INTROUTER0_OUTP_12                                     (44U)
#define SDLR_R5FSS0_CORE0_INTR_MAIN_GPIOMUX_INTROUTER0_OUTP_13                                     (45U)
#define SDLR_R5FSS0_CORE0_INTR_MAIN_GPIOMUX_INTROUTER0_OUTP_14                                     (46U)
#define SDLR_R5FSS0_CORE0_INTR_MAIN_GPIOMUX_INTROUTER0_OUTP_15                                     (47U)
#define SDLR_R5FSS0_CORE0_INTR_CMP_EVENT_INTROUTER0_OUTP_16                                        (48U)
#define SDLR_R5FSS0_CORE0_INTR_CMP_EVENT_INTROUTER0_OUTP_17                                        (49U)
#define SDLR_R5FSS0_CORE0_INTR_CMP_EVENT_INTROUTER0_OUTP_18                                        (50U)
#define SDLR_R5FSS0_CORE0_INTR_CMP_EVENT_INTROUTER0_OUTP_19                                        (51U)
#define SDLR_R5FSS0_CORE0_INTR_CMP_EVENT_INTROUTER0_OUTP_20                                        (52U)
#define SDLR_R5FSS0_CORE0_INTR_CMP_EVENT_INTROUTER0_OUTP_21                                        (53U)
#define SDLR_R5FSS0_CORE0_INTR_CMP_EVENT_INTROUTER0_OUTP_22                                        (54U)
#define SDLR_R5FSS0_CORE0_INTR_CMP_EVENT_INTROUTER0_OUTP_23                                        (55U)
#define SDLR_R5FSS0_CORE0_INTR_GPIO0_GPIO_BANK_0                                                   (56U)
#define SDLR_R5FSS0_CORE0_INTR_GPIO0_GPIO_BANK_1                                                   (57U)
#define SDLR_R5FSS0_CORE0_INTR_R5FSS0_CORE0_PMU_0                                                  (58U)
#define SDLR_R5FSS0_CORE0_INTR_R5FSS0_CORE0_VALFIQ_0                                               (59U)
#define SDLR_R5FSS0_CORE0_INTR_R5FSS0_CORE0_VALIRQ_0                                               (60U)
#define SDLR_R5FSS0_CORE0_INTR_USB0_COMMON_0_USB_WAKEUP_CLKSTOP_WAKEUP_0                           (61U)
#define SDLR_R5FSS0_CORE0_INTR_USB1_COMMON_0_USB_WAKEUP_CLKSTOP_WAKEUP_0                           (62U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_40                              (64U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_41                              (65U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_42                              (66U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_43                              (67U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_44                              (68U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_45                              (69U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_46                              (70U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_47                              (71U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_48                              (72U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_49                              (73U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_50                              (74U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_51                              (75U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_52                              (76U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_53                              (77U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_54                              (78U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_55                              (79U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_56                              (80U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_57                              (81U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_58                              (82U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_59                              (83U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_60                              (84U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_61                              (85U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_62                              (86U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_63                              (87U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_64                              (88U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_65                              (89U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_66                              (90U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_67                              (91U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_68                              (92U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_69                              (93U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_70                              (94U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS0_INTAGGR_0_INTAGGR_VINTR_PEND_71                              (95U)
#define SDLR_R5FSS0_CORE0_INTR_WKUP_RTCSS0_RTC_EVENT_PEND_0                                        (97U)
#define SDLR_R5FSS0_CORE0_INTR_MCASP0_REC_INTR_PEND_0                                              (98U)
#define SDLR_R5FSS0_CORE0_INTR_MCASP0_XMIT_INTR_PEND_0                                             (99U)
#define SDLR_R5FSS0_CORE0_INTR_JPGENC0_IRQ_0                                                       (100U)
#define SDLR_R5FSS0_CORE0_INTR_GLUELOGIC_MAINRESET_REQUEST_GLUE_MAIN_RESETZ_SYNC_STRETCH_0         (101U)
#define SDLR_R5FSS0_CORE0_INTR_GLUELOGIC_MAINRESET_REQUEST_GLUE_MAIN_PORZ_SYNC_STRETCH_0           (102U)
#define SDLR_R5FSS0_CORE0_INTR_GPMC0_GPMC_SINTERRUPT_0                                             (103U)
#define SDLR_R5FSS0_CORE0_INTR_WKUP_MCU_GPIOMUX_INTROUTER0_OUTP_0                                  (104U)
#define SDLR_R5FSS0_CORE0_INTR_WKUP_MCU_GPIOMUX_INTROUTER0_OUTP_1                                  (105U)
#define SDLR_R5FSS0_CORE0_INTR_WKUP_MCU_GPIOMUX_INTROUTER0_OUTP_2                                  (106U)
#define SDLR_R5FSS0_CORE0_INTR_WKUP_MCU_GPIOMUX_INTROUTER0_OUTP_3                                  (107U)
#define SDLR_R5FSS0_CORE0_INTR_MCU_DCC0_INTR_DONE_LEVEL_0                                          (108U)
#define SDLR_R5FSS0_CORE0_INTR_GLUELOGIC_MAIN_DCC_DONE_GLUE_DCC_DONE_0                             (109U)
#define SDLR_R5FSS0_CORE0_INTR_MCU_PBIST0_DFT_PBIST_CPU_0                                          (110U)
#define SDLR_R5FSS0_CORE0_INTR_SMS0_RAT_1_EXP_INTR_0                                               (111U)
#define SDLR_R5FSS0_CORE0_INTR_SMS0_RAT_0_EXP_INTR_0                                               (112U)
#define SDLR_R5FSS0_CORE0_INTR_COMPUTE_CLUSTER0_PBIST_0_DFT_PBIST_CPU_0                            (113U)
#define SDLR_R5FSS0_CORE0_INTR_PBIST0_DFT_PBIST_CPU_0                                              (114U)
#define SDLR_R5FSS0_CORE0_INTR_WKUP_PBIST0_DFT_PBIST_CPU_0                                         (115U)
#define SDLR_R5FSS0_CORE0_INTR_C7X256V0_CLEC_DFT_PBIST_CPU_0                                       (116U)
#define SDLR_R5FSS0_CORE0_INTR_PBIST3_K3_PBIST_8C28P_4BIT_WRAP__DFT_PBIST_CPU_0                    (117U)
#define SDLR_R5FSS0_CORE0_INTR_WKUP_PBIST1_DFT_PBIST_CPU_0                                         (118U)
#define SDLR_R5FSS0_CORE0_INTR_MCRC64_0_INT_MCRC_0                                                 (119U)
#define SDLR_R5FSS0_CORE0_INTR_ECAP0_ECAP_INT_0                                                    (120U)
#define SDLR_R5FSS0_CORE0_INTR_ECAP1_ECAP_INT_0                                                    (121U)
#define SDLR_R5FSS0_CORE0_INTR_ECAP2_ECAP_INT_0                                                    (122U)
#define SDLR_R5FSS0_CORE0_INTR_EPWM0_EPWM_ETINT_0                                                  (123U)
#define SDLR_R5FSS0_CORE0_INTR_EPWM0_EPWM_TRIPZINT_0                                               (124U)
#define SDLR_R5FSS0_CORE0_INTR_EPWM1_EPWM_ETINT_0                                                  (125U)
#define SDLR_R5FSS0_CORE0_INTR_EPWM1_EPWM_TRIPZINT_0                                               (126U)
#define SDLR_R5FSS0_CORE0_INTR_EPWM2_EPWM_ETINT_0                                                  (127U)
#define SDLR_R5FSS0_CORE0_INTR_GLUELOGIC_SOC_ACCESS_ERR_INTR_GLUE_OUT_0                            (128U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS1_INTAGGR_0_INTAGGR_VINTR_PEND_0                               (129U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS1_INTAGGR_0_INTAGGR_VINTR_PEND_1                               (130U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS1_INTAGGR_0_INTAGGR_VINTR_PEND_2                               (131U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS1_INTAGGR_0_INTAGGR_VINTR_PEND_3                               (132U)
#define SDLR_R5FSS0_CORE0_INTR_CODEC0_VPU_WAVE521CL_INTR_0                                         (133U)
#define SDLR_R5FSS0_CORE0_INTR_CPSW0_EVNT_PEND_0                                                   (134U)
#define SDLR_R5FSS0_CORE0_INTR_CPSW0_MDIO_PEND_0                                                   (135U)
#define SDLR_R5FSS0_CORE0_INTR_CPSW0_STAT_PEND_0                                                   (136U)
#define SDLR_R5FSS0_CORE0_INTR_MCU_DCC1_INTR_DONE_LEVEL_0                                          (137U)
#define SDLR_R5FSS0_CORE0_INTR_WKUP_TIMER0_INTR_PEND_0                                             (138U)
#define SDLR_R5FSS0_CORE0_INTR_WKUP_TIMER1_INTR_PEND_0                                             (139U)
#define SDLR_R5FSS0_CORE0_INTR_WKUP_ESM0_ESM_INT_CFG_LVL_0                                         (140U)
#define SDLR_R5FSS0_CORE0_INTR_WKUP_ESM0_ESM_INT_HI_LVL_0                                          (141U)
#define SDLR_R5FSS0_CORE0_INTR_WKUP_ESM0_ESM_INT_LOW_LVL_0                                         (142U)
#define SDLR_R5FSS0_CORE0_INTR_WKUP_I2C0_CLKSTOP_WAKEUP_0                                          (143U)
#define SDLR_R5FSS0_CORE0_INTR_WKUP_UART0_CLKSTOP_WAKEUP_0                                         (144U)
#define SDLR_R5FSS0_CORE0_INTR_WKUP_PSC0_PSC_ALLINT_0                                              (145U)
#define SDLR_R5FSS0_CORE0_INTR_PSC0_PSC_0_PSC_ALLINT_0                                             (146U)
#define SDLR_R5FSS0_CORE0_INTR_GLUELOGIC_SOC_CBASS_ERR_INTR_GLUE_MAIN_CBASS_AGG_ERR_INTR_0         (147U)
#define SDLR_R5FSS0_CORE0_INTR_EPWM2_EPWM_TRIPZINT_0                                               (148U)
#define SDLR_R5FSS0_CORE0_INTR_VPAC0_COMMON_0_K3_PBIST_8C28P_4BIT_WRAP__DFT_PBIST_CPU_0            (149U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS1_INTAGGR_0_INTAGGR_VINTR_PEND_4                               (150U)
#define SDLR_R5FSS0_CORE0_INTR_DDR16SS0_DDRSS_CONTROLLER_0                                         (151U)
#define SDLR_R5FSS0_CORE0_INTR_GLUELOGIC_MGASKET_INTR_GLUE_OUT_0                                   (152U)
#define SDLR_R5FSS0_CORE0_INTR_GLUELOGIC_SGASKET_INTR_GLUE_OUT_0                                   (153U)
#define SDLR_R5FSS0_CORE0_INTR_GICSS0_COMMON_0_GIC_PWR0_WAKE_REQUEST_0                             (154U)
#define SDLR_R5FSS0_CORE0_INTR_GICSS0_COMMON_0_GIC_PWR0_WAKE_REQUEST_1                             (155U)
#define SDLR_R5FSS0_CORE0_INTR_GICSS0_COMMON_0_GIC_PWR0_WAKE_REQUEST_2                             (156U)
#define SDLR_R5FSS0_CORE0_INTR_GICSS0_COMMON_0_GIC_PWR0_WAKE_REQUEST_3                             (157U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS1_INTAGGR_0_INTAGGR_VINTR_PEND_5                               (158U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS1_INTAGGR_0_INTAGGR_VINTR_PEND_6                               (159U)
#define SDLR_R5FSS0_CORE0_INTR_DMASS1_INTAGGR_0_INTAGGR_VINTR_PEND_7                               (160U)
#define SDLR_R5FSS0_CORE0_INTR_MMCSD0_COMMON_0_EMMCSDSS_INTR_0                                     (161U)
#define SDLR_R5FSS0_CORE0_INTR_MMCSD1_COMMON_0_EMMCSDSS_INTR_0                                     (162U)
#define SDLR_R5FSS0_CORE0_INTR_MMCSD2_COMMON_0_EMMCSDSS_INTR_0                                     (163U)
#define SDLR_R5FSS0_CORE0_INTR_ELM0_ELM_POROCPSINTERRUPT_LVL_0                                     (164U)
#define SDLR_R5FSS0_CORE0_INTR_MCASP1_REC_INTR_PEND_0                                              (165U)
#define SDLR_R5FSS0_CORE0_INTR_MCASP1_XMIT_INTR_PEND_0                                             (166U)
#define SDLR_R5FSS0_CORE0_INTR_ESM0_ESM_INT_CFG_LVL_0                                              (167U)
#define SDLR_R5FSS0_CORE0_INTR_ESM0_ESM_INT_HI_LVL_0                                               (168U)
#define SDLR_R5FSS0_CORE0_INTR_ESM0_ESM_INT_LOW_LVL_0                                              (169U)
#define SDLR_R5FSS0_CORE0_INTR_MCASP2_REC_INTR_PEND_0                                              (170U)
#define SDLR_R5FSS0_CORE0_INTR_FSS0_OSPI_0_OSPI_LVL_INTR_0                                         (171U)
#define SDLR_R5FSS0_CORE0_INTR_CSI_RX_IF0_COMMON_0_CSI_FATAL_0                                     (172U)
#define SDLR_R5FSS0_CORE0_INTR_CSI_RX_IF0_COMMON_0_CSI_IRQ_0                                       (173U)
#define SDLR_R5FSS0_CORE0_INTR_CSI_RX_IF0_COMMON_0_CSI_LEVEL_0                                     (174U)
#define SDLR_R5FSS0_CORE0_INTR_R5FSS0_CORE0_CTI_0                                                  (175U)
#define SDLR_R5FSS0_CORE0_INTR_CSI_RX_IF0_COMMON_0_CSI_NONFATAL_0                                  (176U)
#define SDLR_R5FSS0_CORE0_INTR_DDPA0_DDPA_INTR_0                                                   (177U)
#define SDLR_R5FSS0_CORE0_INTR_VPAC0_COMMON_0_VPAC_LEVEL_0                                         (178U)
#define SDLR_R5FSS0_CORE0_INTR_VPAC0_COMMON_0_VPAC_LEVEL_1                                         (179U)
#define SDLR_R5FSS0_CORE0_INTR_VPAC0_COMMON_0_VPAC_LEVEL_2                                         (180U)
#define SDLR_R5FSS0_CORE0_INTR_DDR16SS0_DDRSS_PLL_FREQ_CHANGE_REQ_0                                (181U)
#define SDLR_R5FSS0_CORE0_INTR_VPAC0_COMMON_0_VPAC_LEVEL_3                                         (182U)
#define SDLR_R5FSS0_CORE0_INTR_WKUP_VTM0_COMMON_0_THERM_LVL_GT_TH1_INTR_0                          (183U)
#define SDLR_R5FSS0_CORE0_INTR_WKUP_VTM0_COMMON_0_THERM_LVL_GT_TH2_INTR_0                          (184U)
#define SDLR_R5FSS0_CORE0_INTR_WKUP_VTM0_COMMON_0_THERM_LVL_LT_TH0_INTR_0                          (185U)
#define SDLR_R5FSS0_CORE0_INTR_MCAN0_COMMON_0_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0                     (186U)
#define SDLR_R5FSS0_CORE0_INTR_MCAN0_COMMON_0_MCANSS_MCAN_LVL_INT_0                                (187U)
#define SDLR_R5FSS0_CORE0_INTR_MCAN0_COMMON_0_MCANSS_MCAN_LVL_INT_1                                (188U)
#define SDLR_R5FSS0_CORE0_INTR_VPAC0_COMMON_0_VPAC_LEVEL_4                                         (189U)
#define SDLR_R5FSS0_CORE0_INTR_WKUP_I2C0_POINTRPEND_0                                              (190U)
#define SDLR_R5FSS0_CORE0_INTR_VPAC0_COMMON_0_VPAC_LEVEL_5                                         (191U)
#define SDLR_R5FSS0_CORE0_INTR_MCU_MCRC64_0_INT_MCRC_0                                             (192U)
#define SDLR_R5FSS0_CORE0_INTR_I2C0_POINTRPEND_0                                                   (193U)
#define SDLR_R5FSS0_CORE0_INTR_I2C1_POINTRPEND_0                                                   (194U)
#define SDLR_R5FSS0_CORE0_INTR_I2C2_POINTRPEND_0                                                   (195U)
#define SDLR_R5FSS0_CORE0_INTR_I2C3_POINTRPEND_0                                                   (196U)
#define SDLR_R5FSS0_CORE0_INTR_MCU_I2C0_POINTRPEND_0                                               (197U)
#define SDLR_R5FSS0_CORE0_INTR_MCU_MCAN0_COMMON_0_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0                 (198U)
#define SDLR_R5FSS0_CORE0_INTR_MCU_MCAN0_COMMON_0_MCANSS_MCAN_LVL_INT_0                            (199U)
#define SDLR_R5FSS0_CORE0_INTR_MCU_MCAN0_COMMON_0_MCANSS_MCAN_LVL_INT_1                            (200U)
#define SDLR_R5FSS0_CORE0_INTR_DEBUGSS0_AQCMPINTR_LEVEL_0                                          (201U)
#define SDLR_R5FSS0_CORE0_INTR_DEBUGSS0_CTM_LEVEL_0                                                (202U)
#define SDLR_R5FSS0_CORE0_INTR_GLUELOGIC_GLUE_EXT_INTN_OUT_0                                       (203U)
#define SDLR_R5FSS0_CORE0_INTR_MCSPI0_INTR_SPI_0                                                   (204U)
#define SDLR_R5FSS0_CORE0_INTR_MCSPI1_INTR_SPI_0                                                   (205U)
#define SDLR_R5FSS0_CORE0_INTR_MCSPI2_INTR_SPI_0                                                   (206U)
#define SDLR_R5FSS0_CORE0_INTR_MCU_MCSPI0_INTR_SPI_0                                               (207U)
#define SDLR_R5FSS0_CORE0_INTR_MCU_MCSPI1_INTR_SPI_0                                               (208U)
#define SDLR_R5FSS0_CORE0_INTR_MCASP2_XMIT_INTR_PEND_0                                             (209U)
#define SDLR_R5FSS0_CORE0_INTR_UART0_USART_IRQ_0                                                   (210U)
#define SDLR_R5FSS0_CORE0_INTR_UART1_USART_IRQ_0                                                   (211U)
#define SDLR_R5FSS0_CORE0_INTR_UART2_USART_IRQ_0                                                   (212U)
#define SDLR_R5FSS0_CORE0_INTR_UART3_USART_IRQ_0                                                   (213U)
#define SDLR_R5FSS0_CORE0_INTR_UART4_USART_IRQ_0                                                   (214U)
#define SDLR_R5FSS0_CORE0_INTR_UART5_USART_IRQ_0                                                   (215U)
#define SDLR_R5FSS0_CORE0_INTR_UART6_USART_IRQ_0                                                   (216U)
#define SDLR_R5FSS0_CORE0_INTR_MCU_UART0_USART_IRQ_0                                               (217U)
#define SDLR_R5FSS0_CORE0_INTR_WKUP_UART0_USART_IRQ_0                                              (219U)
#define SDLR_R5FSS0_CORE0_INTR_USB0_COMMON_0_IRQ_0                                                 (220U)
#define SDLR_R5FSS0_CORE0_INTR_USB0_COMMON_0_IRQ_1                                                 (221U)
#define SDLR_R5FSS0_CORE0_INTR_USB0_COMMON_0_IRQ_2                                                 (222U)
#define SDLR_R5FSS0_CORE0_INTR_USB0_COMMON_0_IRQ_3                                                 (223U)
#define SDLR_R5FSS0_CORE0_INTR_USB0_COMMON_0_IRQ_4                                                 (224U)
#define SDLR_R5FSS0_CORE0_INTR_USB0_COMMON_0_IRQ_5                                                 (225U)
#define SDLR_R5FSS0_CORE0_INTR_USB0_COMMON_0_IRQ_6                                                 (226U)
#define SDLR_R5FSS0_CORE0_INTR_USB0_COMMON_0_IRQ_7                                                 (227U)
#define SDLR_R5FSS0_CORE0_INTR_USB0_COMMON_0_MISC_LEVEL_0                                          (228U)
#define SDLR_R5FSS0_CORE0_INTR_USB1_COMMON_0_IRQ_0                                                 (230U)
#define SDLR_R5FSS0_CORE0_INTR_USB1_COMMON_0_IRQ_1                                                 (231U)
#define SDLR_R5FSS0_CORE0_INTR_USB1_COMMON_0_IRQ_2                                                 (232U)
#define SDLR_R5FSS0_CORE0_INTR_USB1_COMMON_0_IRQ_3                                                 (233U)
#define SDLR_R5FSS0_CORE0_INTR_USB1_COMMON_0_IRQ_4                                                 (234U)
#define SDLR_R5FSS0_CORE0_INTR_USB1_COMMON_0_IRQ_5                                                 (235U)
#define SDLR_R5FSS0_CORE0_INTR_USB1_COMMON_0_IRQ_6                                                 (236U)
#define SDLR_R5FSS0_CORE0_INTR_USB1_COMMON_0_IRQ_7                                                 (237U)
#define SDLR_R5FSS0_CORE0_INTR_USB1_COMMON_0_MISC_LEVEL_0                                          (238U)
#define SDLR_R5FSS0_CORE0_INTR_MCU_MCAN1_COMMON_0_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0                 (239U)
#define SDLR_R5FSS0_CORE0_INTR_MAILBOX0_MAILBOX_CLUSTER_0_MAILBOX_CLUSTER0_PEND_3                  (240U)
#define SDLR_R5FSS0_CORE0_INTR_MAILBOX0_MAILBOX_CLUSTER_0_MAILBOX_CLUSTER1_PEND_3                  (241U)
#define SDLR_R5FSS0_CORE0_INTR_MAILBOX0_MAILBOX_CLUSTER_0_MAILBOX_CLUSTER2_PEND_3                  (242U)
#define SDLR_R5FSS0_CORE0_INTR_MAILBOX0_MAILBOX_CLUSTER_0_MAILBOX_CLUSTER3_PEND_3                  (243U)
#define SDLR_R5FSS0_CORE0_INTR_EQEP0_EQEP_INT_0                                                    (244U)
#define SDLR_R5FSS0_CORE0_INTR_EQEP1_EQEP_INT_0                                                    (245U)
#define SDLR_R5FSS0_CORE0_INTR_EQEP2_EQEP_INT_0                                                    (246U)
#define SDLR_R5FSS0_CORE0_INTR_MCU_MCAN1_COMMON_0_MCANSS_MCAN_LVL_INT_0                            (247U)
#define SDLR_R5FSS0_CORE0_INTR_MCU_MCAN1_COMMON_0_MCANSS_MCAN_LVL_INT_1                            (248U)
#define SDLR_R5FSS0_CORE0_INTR_C7X256V0_CLEC_SOC_EVENTS_OUT_LEVEL_12                               (249U)
#define SDLR_R5FSS0_CORE0_INTR_C7X256V0_CLEC_SOC_EVENTS_OUT_LEVEL_13                               (250U)
#define SDLR_R5FSS0_CORE0_INTR_GLUELOGIC_IO_SWAKEUP_CAN_USART_IO_0                                 (251U)
#define SDLR_R5FSS0_CORE0_INTR_GLUELOGIC_IO_SWAKEUP_MAIN_IO_0                                      (252U)
#define SDLR_R5FSS0_CORE0_INTR_GLUELOGIC_IO_SWAKEUP_MCU_IO_0                                       (253U)
#define SDLR_R5FSS0_CORE0_INTR_C7X256V0_CLEC_SOC_EVENTS_OUT_LEVEL_14                               (254U)
#define SDLR_R5FSS0_CORE0_INTR_C7X256V0_CLEC_SOC_EVENTS_OUT_LEVEL_15                               (255U)

#ifdef __cplusplus
}
#endif
#endif /* SDLR_R5FSS0_CORE0_INTERRUPT_MAP_H_ */

