digraph "a-fib.cpp.306r.compgotos" {
overlap=false;
subgraph "cluster_std::ctype<char>::do_widen" {
	style="dashed";
	color="black";
	label="std::ctype<char>::do_widen ()";
	fn_1565_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_1565_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\ \ \ \ 6:\ NOTE_INSN_BASIC_BLOCK\ 2\l\
|\ \ \ 17:\ NOTE_INSN_PROLOGUE_END\l\
|\ \ \ \ 3:\ NOTE_INSN_DELETED\l\
|\ \ \ \ 4:\ ax:QI=si:QI\l\
\ \ \ \ \ \ REG_DEAD\ si:QI\l\
|\ \ \ \ 5:\ NOTE_INSN_FUNCTION_BEG\l\
|\ \ \ 13:\ use\ ax:QI\l\
|\ \ \ 18:\ NOTE_INSN_EPILOGUE_BEG\l\
|\ \ \ 19:\ simple_return\l\
}"];

	fn_1565_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_1565_basic_block_0:s -> fn_1565_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_1565_basic_block_2:s -> fn_1565_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_1565_basic_block_0:s -> fn_1565_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_std::endl.isra" {
	style="dashed";
	color="black";
	label="std::endl.isra ()";
	fn_2306_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_2306_basic_block_2 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:1073741824\ \ \ \ 5:\ NOTE_INSN_BASIC_BLOCK\ 2\l\
|\ \ \ 62:\ [--sp:DI]=r12:DI\l\
\ \ \ \ \ \ REG_DEAD\ r12:DI\l\
|\ \ \ 63:\ [--sp:DI]=bp:DI\l\
\ \ \ \ \ \ REG_DEAD\ bp:DI\l\
|\ \ \ 64:\ \{sp:DI=sp:DI-0x8;clobber\ flags:CC;clobber\ [scratch];\}\l\
\ \ \ \ \ \ REG_UNUSED\ flags:CC\l\
\ \ \ \ \ \ REG_CFA_ADJUST_CFA\ sp:DI=sp:DI-0x8\l\
|\ \ \ 65:\ NOTE_INSN_PROLOGUE_END\l\
|\ \ \ \ 3:\ NOTE_INSN_FUNCTION_BEG\l\
|\ \ \ \ 7:\ ax:DI=[di:DI]\l\
\ \ \ \ \ \ REG_EQUIV\ [bp:DI]\l\
|\ \ \ \ 8:\ ax:DI=[ax:DI-0x18]\l\
|\ \ \ \ 9:\ r12:DI=[di:DI+ax:DI+0xf0]\l\
\ \ \ \ \ \ REG_DEAD\ ax:DI\l\
|\ \ \ 10:\ flags:CCZ=cmp(r12:DI,0)\l\
|\ \ \ 11:\ pc=\{(flags:CCZ!=0)?L15:pc\}\l\
\ \ \ \ \ \ REG_DEAD\ flags:CCZ\l\
\ \ \ \ \ \ REG_BR_PROB\ 1073312332\l\
}"];

	fn_2306_basic_block_4 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:1073312329\ \ \ 15:\ L15:\l\
|\ \ \ 16:\ NOTE_INSN_BASIC_BLOCK\ 4\l\
|\ \ \ 71:\ bp:DI=di:DI\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
|\ \ \ 17:\ flags:CCZ=cmp([r12:DI+0x38],0)\l\
|\ \ \ 18:\ pc=\{(flags:CCZ==0)?L23:pc\}\l\
\ \ \ \ \ \ REG_DEAD\ flags:CCZ\l\
\ \ \ \ \ \ REG_BR_PROB\ 524845004\l\
}"];

	fn_2306_basic_block_6 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:524635063\ \ \ 23:\ L23:\l\
|\ \ \ 24:\ NOTE_INSN_BASIC_BLOCK\ 6\l\
|\ \ \ 25:\ di:DI=r12:DI\l\
|\ \ \ 26:\ call\ [`_ZNKSt5ctypeIcE13_M_widen_initEv']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZNKSt5ctypeIcE13_M_widen_initEv'\l\
|\ \ \ 27:\ ax:DI=[r12:DI]\l\
\ \ \ \ \ \ REG_EQUIV\ [r12:DI]\l\
|\ \ \ 28:\ ax:DI=[ax:DI+0x30]\l\
|\ \ \ \ 4:\ si:SI=0xa\l\
|\ \ \ 59:\ dx:DI=`_ZNKSt5ctypeIcE8do_widenEc'\l\
\ \ \ \ \ \ REG_EQUIV\ `_ZNKSt5ctypeIcE8do_widenEc'\l\
|\ \ \ 30:\ flags:CCZ=cmp(ax:DI,dx:DI)\l\
\ \ \ \ \ \ REG_DEAD\ dx:DI\l\
\ \ \ \ \ \ REG_EQUAL\ cmp(ax:DI,`_ZNKSt5ctypeIcE8do_widenEc')\l\
|\ \ \ 31:\ pc=\{(flags:CCZ==0)?L38:pc\}\l\
\ \ \ \ \ \ REG_DEAD\ flags:CCZ\l\
\ \ \ \ \ \ REG_BR_PROB\ 858993460\l\
}"];

	fn_2306_basic_block_7 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:104927014\ \ \ 32:\ NOTE_INSN_BASIC_BLOCK\ 7\l\
|\ \ \ 34:\ di:DI=r12:DI\l\
\ \ \ \ \ \ REG_DEAD\ r12:DI\l\
|\ \ \ 35:\ ax:QI=call\ [ax:DI]\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_DEAD\ si:SI\l\
\ \ \ \ \ \ REG_CALL_DECL\ (nil)\l\
|\ \ \ 36:\ NOTE_INSN_DELETED\l\
|\ \ \ 37:\ si:SI=sign_extend(ax:QI)\l\
\ \ \ \ \ \ REG_DEAD\ ax:QI\l\
}"];

	fn_2306_basic_block_5 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:548677267\ \ \ 19:\ NOTE_INSN_BASIC_BLOCK\ 5\l\
|\ \ \ 20:\ si:SI=sign_extend([r12:DI+0x43])\l\
\ \ \ \ \ \ REG_DEAD\ r12:DI\l\
|\ \ \ 57:\ pc=L38\l\
}"];

	fn_2306_basic_block_8 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:1073312330\ \ \ 38:\ L38:\l\
|\ \ \ 39:\ NOTE_INSN_BASIC_BLOCK\ 8\l\
|\ \ \ 41:\ di:DI=bp:DI\l\
\ \ \ \ \ \ REG_DEAD\ bp:DI\l\
|\ \ \ 42:\ ax:DI=call\ [`_ZNSo3putEc']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_DEAD\ si:SI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZNSo3putEc'\l\
|\ \ \ 43:\ di:DI=ax:DI\l\
\ \ \ \ \ \ REG_DEAD\ ax:DI\l\
|\ \ \ 77:\ NOTE_INSN_EPILOGUE_BEG\l\
|\ \ \ 74:\ \{sp:DI=sp:DI+0x8;clobber\ flags:CC;clobber\ [scratch];\}\l\
\ \ \ \ \ \ REG_UNUSED\ flags:CC\l\
\ \ \ \ \ \ REG_CFA_ADJUST_CFA\ sp:DI=sp:DI+0x8\l\
|\ \ \ 75:\ bp:DI=[sp:DI++]\l\
\ \ \ \ \ \ REG_CFA_ADJUST_CFA\ sp:DI=sp:DI+0x8\l\
|\ \ \ 76:\ r12:DI=[sp:DI++]\l\
\ \ \ \ \ \ REG_CFA_ADJUST_CFA\ sp:DI=sp:DI+0x8\l\
|\ \ \ 45:\ ax:DI=call\ [`_ZNSo5flushEv']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_UNUSED\ ax:DI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZNSo5flushEv'\l\
}"];

	fn_2306_basic_block_3 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:429496\ \ \ 12:\ NOTE_INSN_BASIC_BLOCK\ 3\l\
|\ \ \ 13:\ call\ [`_ZSt16__throw_bad_castv']\ argc:0\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZSt16__throw_bad_castv'\l\
\ \ \ \ \ \ REG_ARGS_SIZE\ 0\l\
\ \ \ \ \ \ REG_NORETURN\ 0\l\
}"];

	fn_2306_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_2306_basic_block_0:s -> fn_2306_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_2306_basic_block_2:s -> fn_2306_basic_block_3:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[0%]"];
	fn_2306_basic_block_2:s -> fn_2306_basic_block_4:n [style="solid,bold",color=black,weight=10,constraint=true,label="[99%]"];
	fn_2306_basic_block_4:s -> fn_2306_basic_block_5:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[51%]"];
	fn_2306_basic_block_4:s -> fn_2306_basic_block_6:n [style="solid,bold",color=black,weight=10,constraint=true,label="[48%]"];
	fn_2306_basic_block_5:s -> fn_2306_basic_block_8:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_2306_basic_block_6:s -> fn_2306_basic_block_8:n [style="solid,bold",color=black,weight=10,constraint=true,label="[80%]"];
	fn_2306_basic_block_6:s -> fn_2306_basic_block_7:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[20%]"];
	fn_2306_basic_block_7:s -> fn_2306_basic_block_8:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_2306_basic_block_8:s -> fn_2306_basic_block_1:n [style="solid,bold",color=red,weight=10,constraint=true,label="[100%]"];
	fn_2306_basic_block_0:s -> fn_2306_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_main" {
	style="dashed";
	color="black";
	label="main ()";
	fn_1812_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_1812_basic_block_2 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:118111600\ \ \ \ 9:\ NOTE_INSN_BASIC_BLOCK\ 2\l\
|\ \ 149:\ [--sp:DI]=r15:DI\l\
\ \ \ \ \ \ REG_DEAD\ r15:DI\l\
|\ \ 150:\ [--sp:DI]=r14:DI\l\
\ \ \ \ \ \ REG_DEAD\ r14:DI\l\
|\ \ 151:\ [--sp:DI]=r13:DI\l\
\ \ \ \ \ \ REG_DEAD\ r13:DI\l\
|\ \ 152:\ [--sp:DI]=r12:DI\l\
\ \ \ \ \ \ REG_DEAD\ r12:DI\l\
|\ \ 153:\ [--sp:DI]=bp:DI\l\
\ \ \ \ \ \ REG_DEAD\ bp:DI\l\
|\ \ 154:\ [--sp:DI]=bx:DI\l\
\ \ \ \ \ \ REG_DEAD\ bx:DI\l\
|\ \ 155:\ \{sp:DI=sp:DI-0x18;clobber\ flags:CC;clobber\ [scratch];\}\l\
\ \ \ \ \ \ REG_UNUSED\ flags:CC\l\
\ \ \ \ \ \ REG_CFA_ADJUST_CFA\ sp:DI=sp:DI-0x18\l\
|\ \ 156:\ NOTE_INSN_PROLOGUE_END\l\
|\ \ \ \ 2:\ NOTE_INSN_FUNCTION_BEG\l\
|\ \ \ \ 4:\ \{[sp:DI+0x8]=unspec[[0x28]]\ 79;ax:DI=0;clobber\ flags:CC;\}\l\
\ \ \ \ \ \ REG_UNUSED\ flags:CC\l\
\ \ \ \ \ \ REG_UNUSED\ ax:DI\l\
|\ \ 147:\ si:DI=sp:DI+0x4\l\
|\ \ \ 13:\ di:DI=`_ZSt3cin'\l\
\ \ \ \ \ \ REG_EQUIV\ `_ZSt3cin'\l\
|\ \ \ 15:\ ax:DI=call\ [`_ZNSirsERi']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_DEAD\ si:DI\l\
\ \ \ \ \ \ REG_UNUSED\ ax:DI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZNSirsERi'\l\
|\ \ \ 16:\ dx:DI=0x2\l\
|\ \ \ 17:\ si:DI=`*.LC0'\l\
\ \ \ \ \ \ REG_EQUIV\ `*.LC0'\l\
|\ \ \ 19:\ r14:DI=`_ZSt4cout'\l\
\ \ \ \ \ \ REG_EQUIV\ `_ZSt4cout'\l\
|\ \ \ 20:\ di:DI=r14:DI\l\
\ \ \ \ \ \ REG_EQUAL\ `_ZSt4cout'\l\
|\ \ \ 21:\ ax:DI=call\ [`_ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_DEAD\ si:DI\l\
\ \ \ \ \ \ REG_DEAD\ dx:DI\l\
\ \ \ \ \ \ REG_UNUSED\ ax:DI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l'\l\
|\ \ \ 22:\ si:SI=0\l\
|\ \ \ 24:\ di:DI=r14:DI\l\
\ \ \ \ \ \ REG_EQUAL\ `_ZSt4cout'\l\
|\ \ \ 25:\ ax:DI=call\ [`_ZNSolsEi']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_DEAD\ si:SI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZNSolsEi'\l\
|\ \ \ 26:\ di:DI=ax:DI\l\
\ \ \ \ \ \ REG_DEAD\ ax:DI\l\
|\ \ \ 28:\ call\ [`_ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_.isra.0']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_.isra.0'\l\
|\ \ \ 29:\ dx:DI=0x2\l\
|\ \ \ 30:\ si:DI=`*.LC1'\l\
\ \ \ \ \ \ REG_EQUIV\ `*.LC1'\l\
|\ \ \ 33:\ di:DI=r14:DI\l\
\ \ \ \ \ \ REG_EQUAL\ `_ZSt4cout'\l\
|\ \ \ 34:\ ax:DI=call\ [`_ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_DEAD\ si:DI\l\
\ \ \ \ \ \ REG_DEAD\ dx:DI\l\
\ \ \ \ \ \ REG_UNUSED\ ax:DI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_l'\l\
|\ \ \ 35:\ si:SI=0xa\l\
|\ \ \ 37:\ di:DI=r14:DI\l\
\ \ \ \ \ \ REG_EQUAL\ `_ZSt4cout'\l\
|\ \ \ 38:\ ax:DI=call\ [`_ZNSolsEi']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_DEAD\ si:SI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZNSolsEi'\l\
|\ \ \ 39:\ di:DI=ax:DI\l\
\ \ \ \ \ \ REG_DEAD\ ax:DI\l\
|\ \ \ 41:\ call\ [`_ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_.isra.0']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_.isra.0'\l\
|\ \ \ 81:\ NOTE_INSN_DELETED\l\
|\ \ \ 44:\ flags:CCGC=cmp([sp:DI+0x4],0x1)\l\
|\ \ \ 45:\ pc=\{(flags:CCGC\>0)?L167:pc\}\l\
\ \ \ \ \ \ REG_DEAD\ flags:CCGC\l\
\ \ \ \ \ \ REG_BR_PROB\ 955630228\l\
}"];

	fn_1812_basic_block_5 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:105119324\ \ 167:\ L167:\l\
|\ \ 166:\ NOTE_INSN_BASIC_BLOCK\ 5\l\
|\ \ 170:\ r12:SI=0x1\l\
|\ \ 169:\ bx:SI=0x1\l\
|\ \ 168:\ ax:SI=0\l\
}"];

	fn_1812_basic_block_6 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:952547452\ \ \ 50:\ L50:\l\
|\ \ \ 51:\ NOTE_INSN_BASIC_BLOCK\ 6\l\
|\ \ \ 52:\ r13:SI=bx:SI\l\
|\ \ \ 53:\ \{bx:SI=bx:SI+ax:SI;clobber\ flags:CC;\}\l\
\ \ \ \ \ \ REG_DEAD\ ax:SI\l\
\ \ \ \ \ \ REG_UNUSED\ flags:CC\l\
|\ \ \ 54:\ si:SI=bx:SI\l\
|\ \ \ 56:\ di:DI=r14:DI\l\
\ \ \ \ \ \ REG_EQUAL\ `_ZSt4cout'\l\
|\ \ \ 57:\ ax:DI=call\ [`_ZNSolsEi']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_DEAD\ si:SI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZNSolsEi'\l\
|\ \ \ 58:\ bp:DI=ax:DI\l\
\ \ \ \ \ \ REG_DEAD\ ax:DI\l\
|\ \ \ 59:\ ax:DI=[bp:DI]\l\
\ \ \ \ \ \ REG_EQUIV\ [bp:DI]\l\
|\ \ \ 60:\ ax:DI=[ax:DI-0x18]\l\
|\ \ \ 61:\ r15:DI=[bp:DI+ax:DI+0xf0]\l\
\ \ \ \ \ \ REG_DEAD\ ax:DI\l\
|\ \ \ 62:\ flags:CCZ=cmp(r15:DI,0)\l\
|\ \ \ 63:\ pc=\{(flags:CCZ!=0)?L67:pc\}\l\
\ \ \ \ \ \ REG_DEAD\ flags:CCZ\l\
\ \ \ \ \ \ REG_BR_PROB\ 1073312332\l\
}"];

	fn_1812_basic_block_8 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:952166433\ \ \ 67:\ L67:\l\
|\ \ \ 68:\ NOTE_INSN_BASIC_BLOCK\ 8\l\
|\ \ \ 69:\ flags:CCZ=cmp([r15:DI+0x38],0)\l\
|\ \ \ 70:\ pc=\{(flags:CCZ==0)?L75:pc\}\l\
\ \ \ \ \ \ REG_DEAD\ flags:CCZ\l\
\ \ \ \ \ \ REG_BR_PROB\ 524845004\l\
}"];

	fn_1812_basic_block_10 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:465418949\ \ \ 75:\ L75:\l\
|\ \ \ 76:\ NOTE_INSN_BASIC_BLOCK\ 10\l\
|\ \ \ 77:\ di:DI=r15:DI\l\
|\ \ \ 78:\ call\ [`_ZNKSt5ctypeIcE13_M_widen_initEv']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZNKSt5ctypeIcE13_M_widen_initEv'\l\
|\ \ \ 79:\ ax:DI=[r15:DI]\l\
\ \ \ \ \ \ REG_EQUIV\ [r15:DI]\l\
|\ \ \ 80:\ ax:DI=[ax:DI+0x30]\l\
|\ \ \ \ 8:\ si:SI=0xa\l\
|\ \ 146:\ cx:DI=`_ZNKSt5ctypeIcE8do_widenEc'\l\
|\ \ \ 82:\ flags:CCZ=cmp(ax:DI,cx:DI)\l\
\ \ \ \ \ \ REG_DEAD\ cx:DI\l\
\ \ \ \ \ \ REG_EQUAL\ cmp(ax:DI,`_ZNKSt5ctypeIcE8do_widenEc')\l\
|\ \ \ 83:\ pc=\{(flags:CCZ==0)?L90:pc\}\l\
\ \ \ \ \ \ REG_DEAD\ flags:CCZ\l\
\ \ \ \ \ \ REG_BR_PROB\ 858993460\l\
}"];

	fn_1812_basic_block_11 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:93083792\ \ \ 84:\ NOTE_INSN_BASIC_BLOCK\ 11\l\
|\ \ \ 86:\ di:DI=r15:DI\l\
\ \ \ \ \ \ REG_DEAD\ r15:DI\l\
|\ \ \ 87:\ ax:QI=call\ [ax:DI]\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_DEAD\ si:SI\l\
\ \ \ \ \ \ REG_CALL_DECL\ (nil)\l\
|\ \ \ 88:\ NOTE_INSN_DELETED\l\
|\ \ \ 89:\ si:SI=sign_extend(ax:QI)\l\
\ \ \ \ \ \ REG_DEAD\ ax:QI\l\
}"];

	fn_1812_basic_block_9 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:486747484\ \ \ 71:\ NOTE_INSN_BASIC_BLOCK\ 9\l\
|\ \ \ 72:\ si:SI=sign_extend([r15:DI+0x43])\l\
\ \ \ \ \ \ REG_DEAD\ r15:DI\l\
|\ \ 140:\ pc=L90\l\
}"];

	fn_1812_basic_block_12 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:952166435\ \ \ 90:\ L90:\l\
|\ \ \ 91:\ NOTE_INSN_BASIC_BLOCK\ 12\l\
|\ \ \ 93:\ di:DI=bp:DI\l\
\ \ \ \ \ \ REG_DEAD\ bp:DI\l\
|\ \ \ 94:\ ax:DI=call\ [`_ZNSo3putEc']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_DEAD\ si:SI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZNSo3putEc'\l\
|\ \ \ 95:\ di:DI=ax:DI\l\
\ \ \ \ \ \ REG_DEAD\ ax:DI\l\
|\ \ \ 97:\ ax:DI=call\ [`_ZNSo5flushEv']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_UNUSED\ ax:DI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZNSo5flushEv'\l\
|\ \ \ 98:\ \{r12:SI=r12:SI+0x1;clobber\ flags:CC;\}\l\
\ \ \ \ \ \ REG_UNUSED\ flags:CC\l\
|\ \ \ 99:\ ax:SI=r13:SI\l\
\ \ \ \ \ \ REG_DEAD\ r13:SI\l\
|\ \ 100:\ flags:CCGC=cmp([sp:DI+0x4],r12:SI)\l\
|\ \ 101:\ pc=\{(flags:CCGC\>0)?L50:pc\}\l\
\ \ \ \ \ \ REG_DEAD\ flags:CCGC\l\
\ \ \ \ \ \ REG_BR_PROB\ 955630228\l\
}"];

	fn_1812_basic_block_13 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:104738307\ \ 142:\ NOTE_INSN_BASIC_BLOCK\ 13\l\
|\ \ 143:\ pc=L102\l\
}"];

	fn_1812_basic_block_3 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:117730583\ \ 102:\ L102:\l\
|\ \ \ 46:\ NOTE_INSN_BASIC_BLOCK\ 3\l\
|\ \ 108:\ \{flags:CCZ=unspec[[sp:DI+0x8],[0x28]]\ 80;clobber\ ax:DI;\}\l\
\ \ \ \ \ \ REG_UNUSED\ ax:DI\l\
|\ \ 109:\ pc=\{(flags:CCZ==0)?L112:pc\}\l\
\ \ \ \ \ \ REG_DEAD\ flags:CCZ\l\
\ \ \ \ \ \ REG_BR_PROB\ 1073312332\l\
}"];

	fn_1812_basic_block_4 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:47092\ \ 136:\ NOTE_INSN_BASIC_BLOCK\ 4\l\
|\ \ 138:\ pc=L137\l\
}"];

	fn_1812_basic_block_14 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:47092\ \ 137:\ L137:\l\
|\ \ 122:\ NOTE_INSN_BASIC_BLOCK\ 14\l\
|\ \ 110:\ call\ [`__stack_chk_fail']\ argc:0\l\
\ \ \ \ \ \ REG_CALL_DECL\ `__stack_chk_fail'\l\
\ \ \ \ \ \ REG_ARGS_SIZE\ 0\l\
\ \ \ \ \ \ REG_NORETURN\ 0\l\
\ \ \ \ \ \ REG_EH_REGION\ 0\l\
}"];

	fn_1812_basic_block_15 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:117683491\ \ 112:\ L112:\l\
|\ \ 123:\ NOTE_INSN_BASIC_BLOCK\ 15\l\
|\ \ 113:\ ax:SI=0\l\
|\ \ 114:\ use\ ax:SI\l\
|\ \ 157:\ NOTE_INSN_EPILOGUE_BEG\l\
|\ \ 158:\ \{sp:DI=sp:DI+0x18;clobber\ flags:CC;clobber\ [scratch];\}\l\
\ \ \ \ \ \ REG_UNUSED\ flags:CC\l\
\ \ \ \ \ \ REG_CFA_ADJUST_CFA\ sp:DI=sp:DI+0x18\l\
|\ \ 159:\ bx:DI=[sp:DI++]\l\
\ \ \ \ \ \ REG_CFA_ADJUST_CFA\ sp:DI=sp:DI+0x8\l\
|\ \ 160:\ bp:DI=[sp:DI++]\l\
\ \ \ \ \ \ REG_CFA_ADJUST_CFA\ sp:DI=sp:DI+0x8\l\
|\ \ 161:\ r12:DI=[sp:DI++]\l\
\ \ \ \ \ \ REG_CFA_ADJUST_CFA\ sp:DI=sp:DI+0x8\l\
|\ \ 162:\ r13:DI=[sp:DI++]\l\
\ \ \ \ \ \ REG_CFA_ADJUST_CFA\ sp:DI=sp:DI+0x8\l\
|\ \ 163:\ r14:DI=[sp:DI++]\l\
\ \ \ \ \ \ REG_CFA_ADJUST_CFA\ sp:DI=sp:DI+0x8\l\
|\ \ 164:\ r15:DI=[sp:DI++]\l\
\ \ \ \ \ \ REG_CFA_ADJUST_CFA\ sp:DI=sp:DI+0x8\l\
|\ \ 165:\ simple_return\l\
}"];

	fn_1812_basic_block_7 [shape=record,style=filled,fillcolor=lightpink,label="{COUNT:381018\ \ \ 64:\ NOTE_INSN_BASIC_BLOCK\ 7\l\
|\ \ \ 65:\ call\ [`_ZSt16__throw_bad_castv']\ argc:0\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZSt16__throw_bad_castv'\l\
\ \ \ \ \ \ REG_ARGS_SIZE\ 0\l\
\ \ \ \ \ \ REG_NORETURN\ 0\l\
}"];

	fn_1812_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_1812_basic_block_0:s -> fn_1812_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_1812_basic_block_2:s -> fn_1812_basic_block_5:n [style="solid,bold",color=black,weight=10,constraint=true,label="[89%]"];
	fn_1812_basic_block_2:s -> fn_1812_basic_block_3:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[11%]"];
	fn_1812_basic_block_3:s -> fn_1812_basic_block_15:n [style="solid,bold",color=black,weight=10,constraint=true,label="[99%]"];
	fn_1812_basic_block_3:s -> fn_1812_basic_block_4:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[0%]"];
	fn_1812_basic_block_4:s -> fn_1812_basic_block_14:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_1812_basic_block_5:s -> fn_1812_basic_block_6:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_1812_basic_block_6:s -> fn_1812_basic_block_7:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[0%]"];
	fn_1812_basic_block_6:s -> fn_1812_basic_block_8:n [style="solid,bold",color=black,weight=10,constraint=true,label="[99%]"];
	fn_1812_basic_block_8:s -> fn_1812_basic_block_9:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[51%]"];
	fn_1812_basic_block_8:s -> fn_1812_basic_block_10:n [style="solid,bold",color=black,weight=10,constraint=true,label="[48%]"];
	fn_1812_basic_block_9:s -> fn_1812_basic_block_12:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_1812_basic_block_10:s -> fn_1812_basic_block_12:n [style="solid,bold",color=black,weight=10,constraint=true,label="[80%]"];
	fn_1812_basic_block_10:s -> fn_1812_basic_block_11:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[20%]"];
	fn_1812_basic_block_11:s -> fn_1812_basic_block_12:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_1812_basic_block_12:s -> fn_1812_basic_block_6:n [style="dotted,bold",color=blue,weight=10,constraint=false,label="[89%]"];
	fn_1812_basic_block_12:s -> fn_1812_basic_block_13:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[11%]"];
	fn_1812_basic_block_13:s -> fn_1812_basic_block_3:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_1812_basic_block_15:s -> fn_1812_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_1812_basic_block_0:s -> fn_1812_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster__GLOBAL__sub_I_main" {
	style="dashed";
	color="black";
	label="_GLOBAL__sub_I_main ()";
	fn_2302_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_2302_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\ \ \ \ 3:\ NOTE_INSN_BASIC_BLOCK\ 2\l\
|\ \ \ 20:\ [--sp:DI]=bp:DI\l\
\ \ \ \ \ \ REG_DEAD\ bp:DI\l\
|\ \ \ 21:\ NOTE_INSN_PROLOGUE_END\l\
|\ \ \ \ 2:\ NOTE_INSN_FUNCTION_BEG\l\
|\ \ \ \ 5:\ bp:DI=`_ZStL8__ioinit'\l\
\ \ \ \ \ \ REG_EQUIV\ `_ZStL8__ioinit'\l\
|\ \ \ \ 6:\ di:DI=bp:DI\l\
\ \ \ \ \ \ REG_EQUAL\ `_ZStL8__ioinit'\l\
|\ \ \ \ 7:\ call\ [`_ZNSt8ios_base4InitC1Ev']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZNSt8ios_base4InitC1Ev'\l\
|\ \ \ \ 8:\ dx:DI=`__dso_handle'\l\
\ \ \ \ \ \ REG_EQUIV\ `__dso_handle'\l\
|\ \ \ 11:\ si:DI=bp:DI\l\
\ \ \ \ \ \ REG_DEAD\ bp:DI\l\
\ \ \ \ \ \ REG_EQUAL\ `_ZStL8__ioinit'\l\
|\ \ \ 14:\ di:DI=[const(unspec[`_ZNSt8ios_base4InitD1Ev']\ 2)]\l\
\ \ \ \ \ \ REG_EQUAL\ `_ZNSt8ios_base4InitD1Ev'\l\
|\ \ \ 28:\ NOTE_INSN_EPILOGUE_BEG\l\
|\ \ \ 27:\ bp:DI=[sp:DI++]\l\
\ \ \ \ \ \ REG_CFA_ADJUST_CFA\ sp:DI=sp:DI+0x8\l\
|\ \ \ 15:\ ax:SI=call\ [`__cxa_atexit']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_DEAD\ si:DI\l\
\ \ \ \ \ \ REG_DEAD\ dx:DI\l\
\ \ \ \ \ \ REG_UNUSED\ ax:SI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `__cxa_atexit'\l\
\ \ \ \ \ \ REG_EH_REGION\ 0\l\
}"];

	fn_2302_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_2302_basic_block_0:s -> fn_2302_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_2302_basic_block_2:s -> fn_2302_basic_block_1:n [style="solid,bold",color=red,weight=10,constraint=true,label="[100%]"];
	fn_2302_basic_block_0:s -> fn_2302_basic_block_1:n [style="invis",constraint=true];
}
}
