Return-Path: <john.r.harrison@intel.com>
X-Spam-Checker-Version: SpamAssassin 3.1.3 (2006-06-01) on yquem.inria.fr
X-Spam-Level: 
X-Spam-Status: No, score=0.0 required=5.0 tests=AWL autolearn=disabled 
	version=3.1.3
X-Original-To: caml-list@yquem.inria.fr
Delivered-To: caml-list@yquem.inria.fr
Received: from concorde.inria.fr (concorde.inria.fr [192.93.2.39])
	by yquem.inria.fr (Postfix) with ESMTP id E0DDABC6B
	for <caml-list@yquem.inria.fr>; Thu,  6 Sep 2007 20:27:08 +0200 (CEST)
Received: from mga02.intel.com (mga02.intel.com [134.134.136.20])
	by concorde.inria.fr (8.13.6/8.13.6) with ESMTP id l86IR7FB015476
	for <caml-list@inria.fr>; Thu, 6 Sep 2007 20:27:08 +0200
Received: from orsmga001.jf.intel.com ([10.7.209.18])
  by orsmga101.jf.intel.com with ESMTP; 06 Sep 2007 11:27:03 -0700
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="4.20,216,1186383600"; 
   d="scan'208";a="289331428"
Received: from orsmsx335.jf.intel.com ([10.22.226.40])
  by orsmga001.jf.intel.com with ESMTP; 06 Sep 2007 11:27:04 -0700
Received: from orsmsx419.amr.corp.intel.com ([10.22.226.88]) by orsmsx335.jf.intel.com with Microsoft SMTPSVC(6.0.3790.1830);
	 Thu, 6 Sep 2007 11:27:04 -0700
X-MimeOLE: Produced By Microsoft Exchange V6.5
Content-class: urn:content-classes:message
MIME-Version: 1.0
Content-Type: text/plain;
	charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
Subject: RE: [Caml-list] More registers in modern day CPUs
Date: Thu, 6 Sep 2007 11:27:03 -0700
Message-ID: <509223F0BF55E74FA1247D17207E7A0C01D759C3@orsmsx419.amr.corp.intel.com>
In-Reply-To: <87r6lb90tw.fsf@linux-france.org>
X-MS-Has-Attach: 
X-MS-TNEF-Correlator: 
Thread-Topic: [Caml-list] More registers in modern day CPUs
Thread-Index: AcfwqNkzMvGxvhhbQkqHMSr5/bLCFQACnaaA
References: <c1490a380709052320l792fae9ew2013618cd5917cc0@mail.gmail.com><875c7e070709060755r1d0d099ds30a25ea78d0fd85a@mail.gmail.com><46E01A27.1070207@janestcapital.com><509223F0BF55E74FA1247D17207E7A0C01D75893@orsmsx419.amr.corp.intel.com> <87r6lb90tw.fsf@linux-france.org>
From: "Harrison, John R" <john.r.harrison@intel.com>
To: "David MENTRE" <dmentre@linux-france.org>
Cc: "Caml-list List" <caml-list@inria.fr>
X-OriginalArrivalTime: 06 Sep 2007 18:27:04.0208 (UTC) FILETIME=[860BC900:01C7F0B3]
X-Miltered: at concorde with ID 46E0467B.000 by Joe's j-chkmail (http://j-chkmail . ensmp . fr)!
X-Spam: no; 0.00; sony:98 toshiba:98 caml-list:01 imply:03 bits:05 processor:08 registers:08 registers:08 mean:08 rather:08 rather:08 john:08 john:08 memory:09 file:11 

| > Both the old Inmos Transputer and the the more recent
IBM/Sony/Toshiba
| > Cell processor have/had a dedicated area of fast memory, rather like
a
| > giant memory-based register file.
|
| The Cell SPE has 128 registers of 128 bits.

Yes, but I was referring to the "256-KB software controlled local store"
rather than the actual register file. I didn't mean to imply that the
Cell
has few actual registers. (Though the transputer does, in fact.)

John.

