VPWR power 1.8
VGND power 0.0
#define std_input min@VGND max@VPWR
clk input std_input
l_sense input std_input
m_sense input std_input
m_thresh_1 input std_input
m_thresh_2 input std_input
water_time_long input std_input
water_time_short input std_input
l_thresh[1:0] input std_input
