#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x56060de02a80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x56060deda9d0 .scope module, "int_csr_ce_fsm_dma_tb" "int_csr_ce_fsm_dma_tb" 3 5;
 .timescale -9 -12;
P_0x56060df7e300 .param/l "CLKDIV" 1 3 140, C4<000000010100>;
P_0x56060df7e340 .param/l "CMD_ADDR" 1 3 140, C4<000000101100>;
P_0x56060df7e380 .param/l "CMD_CFG" 1 3 140, C4<000000100100>;
P_0x56060df7e3c0 .param/l "CMD_LEN" 1 3 140, C4<000000110000>;
P_0x56060df7e400 .param/l "CMD_OP" 1 3 140, C4<000000101000>;
P_0x56060df7e440 .param/l "CS_CTRL" 1 3 140, C4<000000011000>;
P_0x56060df7e480 .param/l "CTRL" 1 3 140, C4<000000000100>;
P_0x56060df7e4c0 .param/l "DMA_ADDR" 1 3 141, C4<000000111100>;
P_0x56060df7e500 .param/l "DMA_CFG" 1 3 141, C4<000000111000>;
P_0x56060df7e540 .param/l "DMA_LEN" 1 3 141, C4<000001000000>;
L_0x56060dfb4990 .functor OR 1, L_0x56060dfad300, L_0x56060dfbfd00, C4<0>, C4<0>;
L_0x7fd37c6d32f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56060df96860_0 .net/2u *"_ivl_36", 28 0, L_0x7fd37c6d32f0;  1 drivers
v0x56060df988c0_0 .net "addr_bytes_w", 1 0, L_0x56060dfb1420;  1 drivers
v0x56060df98980_0 .net "addr_lanes_w", 1 0, L_0x56060dfb1070;  1 drivers
v0x56060df98a50_0 .net "burst_size_w", 3 0, L_0x56060dfb2210;  1 drivers
v0x56060df98b60_0 .var "clk", 0 0;
v0x56060df98c50_0 .net "clk_div_w", 2 0, L_0x56060dfb0040;  1 drivers
v0x56060df98d60_0 .net "cmd_addr_w", 31 0, L_0x56060dfb1e70;  1 drivers
v0x56060df98e20_0 .net "cmd_lanes_w", 1 0, L_0x56060dfb0e90;  1 drivers
v0x56060df98ee0_0 .net "cmd_len_w", 31 0, v0x56060dcc13d0_0;  1 drivers
v0x56060df98fa0_0 .net "cmd_start_w", 0 0, L_0x56060dfaf4d0;  1 drivers
v0x56060df99040_0 .net "cmd_trigger_clr_w", 0 0, v0x56060df20990_0;  1 drivers
v0x56060df99130_0 .net "cpha_w", 0 0, L_0x56060dfaf8a0;  1 drivers
v0x56060df991d0_0 .net "cpol_w", 0 0, L_0x56060dfaf9e0;  1 drivers
v0x56060df99270_0 .net "cs_auto_w", 0 0, L_0x56060dfb00e0;  1 drivers
v0x56060df99360_0 .net "cs_n", 0 0, v0x56060df92160_0;  1 drivers
v0x56060df99450_0 .net "data_lanes_w", 1 0, L_0x56060dfb11a0;  1 drivers
v0x56060df99510_0 .net "dma_addr_w", 31 0, L_0x56060dfb2720;  1 drivers
v0x56060df99730_0 .net "dma_axi_err_w", 0 0, v0x56060df844e0_0;  1 drivers
v0x56060df997d0_0 .net "dma_busy_w", 0 0, L_0x56060dfbdb40;  1 drivers
v0x56060df998c0_0 .net "dma_dir_w", 0 0, L_0x56060dfb2440;  1 drivers
v0x56060df999b0_0 .net "dma_done_set_w", 0 0, v0x56060df85210_0;  1 drivers
v0x56060df99aa0_0 .net "dma_en_w", 0 0, L_0x56060dfafd20;  1 drivers
v0x56060df99b90_0 .net "dma_len_w", 31 0, L_0x56060dfb2790;  1 drivers
v0x56060df99ca0_0 .net "dummy_cycles_w", 3 0, L_0x56060dfb17e0;  1 drivers
v0x56060df99d60_0 .net "enable_w", 0 0, L_0x56060dfaf630;  1 drivers
v0x56060df99e00_0 .net "extra_dummy_w", 7 0, L_0x56060dfb2170;  1 drivers
v0x56060df99ef0_0 .net "fifo_rx_empty_w", 0 0, L_0x56060dfb46e0;  1 drivers
v0x56060df99f90_0 .net "fifo_rx_full_w", 0 0, L_0x56060dfb4580;  1 drivers
v0x56060df9a030_0 .net "fifo_rx_level_w", 4 0, L_0x56060dfb4890;  1 drivers
v0x56060df9a120_0 .net "fifo_rx_rd_data_w", 31 0, L_0x56060dfb4820;  1 drivers
v0x56060df9a1e0_0 .net "fifo_rx_re_csr_w", 0 0, L_0x56060dfad300;  1 drivers
v0x56060df9a280_0 .net "fifo_rx_re_dma_w", 0 0, L_0x56060dfbfd00;  1 drivers
v0x56060df9a320_0 .net "fifo_tx_data_csr_w", 31 0, L_0x56060dfad240;  1 drivers
v0x56060df9a3c0_0 .net "fifo_tx_empty_w", 0 0, L_0x56060dfb42e0;  1 drivers
v0x56060df9a460_0 .net "fifo_tx_full_w", 0 0, L_0x56060dfb4240;  1 drivers
v0x56060df9a500_0 .net "fifo_tx_level_w", 4 0, L_0x56060dfb4480;  1 drivers
v0x56060df9a5f0_0 .net "fifo_tx_rd_data_w", 31 0, L_0x56060dfb4410;  1 drivers
v0x56060df9a6e0_0 .net "fifo_tx_we_csr_w", 0 0, L_0x56060dfad130;  1 drivers
v0x56060df9a7d0_0 .net "fsm_done_w", 0 0, L_0x56060dfb6f20;  1 drivers
v0x56060df9a870_0 .net "fsm_rx_data_w", 31 0, v0x56060df93d40_0;  1 drivers
v0x56060df9a980_0 .net "fsm_rx_wen_w", 0 0, v0x56060df93ea0_0;  1 drivers
v0x56060df9aa70_0 .net "fsm_start_w", 0 0, v0x56060df2ed70_0;  1 drivers
v0x56060df9ab60_0 .net "fsm_tx_ren_w", 0 0, L_0x56060dfbcd90;  1 drivers
v0x56060df9ac50_0 .var/i "i", 31 0;
v0x56060df9ad30_0 .net "incr_addr_w", 0 0, L_0x56060dfb24e0;  1 drivers
o0x7fd37c724978 .functor BUFZ 4, C4<zzzz>; HiZ drive
I0x56060de2f2e0 .island tran;
p0x7fd37c724978 .port I0x56060de2f2e0, o0x7fd37c724978;
v0x56060df9ae20_0 .net8 "io", 3 0, p0x7fd37c724978;  0 drivers, strength-aware
v0x56060df9af00_0 .net "is_write_w", 0 0, L_0x56060dfb1910;  1 drivers
v0x56060df9aff0_0 .net "m_araddr", 31 0, L_0x56060dfbf350;  1 drivers
v0x56060df9b100_0 .net "m_arready", 0 0, v0x56060df97170_0;  1 drivers
v0x56060df9b1a0_0 .net "m_arvalid", 0 0, L_0x56060dfbf410;  1 drivers
v0x56060df9b290_0 .net "m_awaddr", 31 0, L_0x56060dfbf7c0;  1 drivers
v0x56060df9b3a0_0 .net "m_awready", 0 0, v0x56060df974f0_0;  1 drivers
v0x56060df9b440_0 .net "m_awvalid", 0 0, L_0x56060dfbf830;  1 drivers
v0x56060df9b530_0 .net "m_bready", 0 0, L_0x56060dfbfbb0;  1 drivers
v0x56060df9b620_0 .net "m_bresp", 1 0, v0x56060df97720_0;  1 drivers
v0x56060df9b730_0 .net "m_bvalid", 0 0, v0x56060df977f0_0;  1 drivers
v0x56060df9b7d0_0 .net "m_rdata", 31 0, v0x56060df97bf0_0;  1 drivers
v0x56060df9b890_0 .net "m_rready", 0 0, L_0x56060dfbf4d0;  1 drivers
v0x56060df9b980_0 .net "m_rresp", 1 0, v0x56060df97f50_0;  1 drivers
v0x56060df9ba90_0 .net "m_rvalid", 0 0, v0x56060df97ff0_0;  1 drivers
v0x56060df9bb30_0 .net "m_wdata", 31 0, L_0x56060dfbf960;  1 drivers
v0x56060df9bc40_0 .net "m_wready", 0 0, v0x56060df98240_0;  1 drivers
v0x56060df9bce0_0 .net "m_wstrb", 3 0, L_0x56060dfbf8f0;  1 drivers
v0x56060df9bdf0_0 .net "m_wvalid", 0 0, L_0x56060dfbfa20;  1 drivers
v0x56060df9bee0_0 .net "mode_bits_w", 7 0, L_0x56060dfb1c50;  1 drivers
v0x56060df9bff0_0 .net "mode_en_w", 0 0, L_0x56060dfb15e0;  1 drivers
v0x56060df9c0e0_0 .net "opcode_w", 7 0, L_0x56060dfb1b20;  1 drivers
v0x56060df9c1a0_0 .var "paddr", 11 0;
v0x56060df9c260_0 .var "penable", 0 0;
v0x56060df9c300_0 .net "prdata", 31 0, v0x56060deb86b0_0;  1 drivers
L_0x7fd37c6d2018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56060df9c3a0_0 .net "pready", 0 0, L_0x7fd37c6d2018;  1 drivers
v0x56060df9c440_0 .var "psel", 0 0;
v0x56060df9c4e0_0 .net "pslverr", 0 0, v0x56060deb5e70_0;  1 drivers
v0x56060df9c580_0 .var "pstrb", 3 0;
v0x56060df9c620_0 .var "pwdata", 31 0;
v0x56060df9c6c0_0 .var "pwrite", 0 0;
v0x56060df9c760_0 .net "quad_en_w", 0 0, L_0x56060dfaf940;  1 drivers
v0x56060df9c850_0 .var "resetn", 0 0;
v0x56060df9c8f0_0 .net "sclk", 0 0, L_0x56060dfb4ff0;  1 drivers
v0x56060df9c9e0_0 .net "xip_en_w", 0 0, L_0x56060dfaf720;  1 drivers
L_0x56060dfb3030 .part L_0x56060dfb4480, 0, 4;
L_0x56060dfb3100 .part L_0x56060dfb4890, 0, 4;
L_0x56060dfbd700 .concat [ 3 29 0 0], L_0x56060dfb0040, L_0x7fd37c6d32f0;
p0x7fd37c723358 .port I0x56060de2f2e0, L_0x56060dfb5ab0;
 .tranvp 4 1 0, I0x56060de2f2e0, p0x7fd37c724978 p0x7fd37c723358;
p0x7fd37c723388 .port I0x56060de2f2e0, L_0x56060dfb5e40;
 .tranvp 4 1 1, I0x56060de2f2e0, p0x7fd37c724978 p0x7fd37c723388;
p0x7fd37c7233b8 .port I0x56060de2f2e0, L_0x56060dfb6220;
 .tranvp 4 1 2, I0x56060de2f2e0, p0x7fd37c724978 p0x7fd37c7233b8;
p0x7fd37c7233e8 .port I0x56060de2f2e0, L_0x56060dfb6620;
 .tranvp 4 1 3, I0x56060de2f2e0, p0x7fd37c724978 p0x7fd37c7233e8;
p0x7fd37c71b768 .port I0x56060de2f2e0, L_0x56060dfbffa0;
 .tranvp 4 1 0, I0x56060de2f2e0, p0x7fd37c724978 p0x7fd37c71b768;
p0x7fd37c71b798 .port I0x56060de2f2e0, L_0x56060dfc0340;
 .tranvp 4 1 1, I0x56060de2f2e0, p0x7fd37c724978 p0x7fd37c71b798;
p0x7fd37c71b7c8 .port I0x56060de2f2e0, L_0x56060dfc0660;
 .tranvp 4 1 2, I0x56060de2f2e0, p0x7fd37c724978 p0x7fd37c71b7c8;
p0x7fd37c71b7f8 .port I0x56060de2f2e0, L_0x56060dfc0950;
 .tranvp 4 1 3, I0x56060de2f2e0, p0x7fd37c724978 p0x7fd37c71b7f8;
S_0x56060df37770 .scope task, "apb_write" "apb_write" 3 135, 3 135 0, S_0x56060deda9d0;
 .timescale -9 -12;
v0x56060df44900_0 .var "addr", 11 0;
v0x56060deec250_0 .var "data", 31 0;
E_0x56060de2de90 .event posedge, v0x56060deca600_0;
TD_int_csr_ce_fsm_dma_tb.apb_write ;
    %wait E_0x56060de2de90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060df9c440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df9c260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060df9c6c0_0, 0;
    %load/vec4 v0x56060df44900_0;
    %assign/vec4 v0x56060df9c1a0_0, 0;
    %load/vec4 v0x56060deec250_0;
    %assign/vec4 v0x56060df9c620_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x56060df9c580_0, 0;
    %wait E_0x56060de2de90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060df9c260_0, 0;
    %wait E_0x56060de2de90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df9c440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df9c260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df9c6c0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x56060df9c1a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060df9c620_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56060df9c580_0, 0;
    %end;
S_0x56060df37af0 .scope module, "dev" "qspi_device" 3 126, 4 10 0, S_0x56060deda9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "qspi_sclk";
    .port_info 1 /INPUT 1 "qspi_cs_n";
    .port_info 2 /INOUT 1 "qspi_io0";
    .port_info 3 /INOUT 1 "qspi_io1";
    .port_info 4 /INOUT 1 "qspi_io2";
    .port_info 5 /INOUT 1 "qspi_io3";
P_0x56060dde7450 .param/l "ADDR_BITS" 0 4 20, +C4<00000000000000000000000000011000>;
P_0x56060dde7490 .param/l "CS_HIGH_MIN_NS" 0 4 55, +C4<00000000000000000000000000000000>;
P_0x56060dde74d0 .param/l "ERASE_TIME" 0 4 23, +C4<00000000000000000000000001100100>;
P_0x56060dde7510 .param/l "MEM_SIZE" 0 4 19, +C4<00000000000100000000000000000000>;
P_0x56060dde7550 .param/l "PAGE_SIZE" 0 4 21, +C4<00000000000000000000000100000000>;
P_0x56060dde7590 .param/l "SECTOR_SIZE" 0 4 22, +C4<00000000000000000001000000000000>;
P_0x56060dde75d0 .param/l "ST_ADDR" 1 4 65, C4<0010>;
P_0x56060dde7610 .param/l "ST_CMD" 1 4 64, C4<0001>;
P_0x56060dde7650 .param/l "ST_DATA_READ" 1 4 68, C4<0101>;
P_0x56060dde7690 .param/l "ST_DATA_WRITE" 1 4 69, C4<0110>;
P_0x56060dde76d0 .param/l "ST_DUMMY" 1 4 67, C4<0100>;
P_0x56060dde7710 .param/l "ST_ERASE" 1 4 70, C4<0111>;
P_0x56060dde7750 .param/l "ST_IDLE" 1 4 63, C4<0000>;
P_0x56060dde7790 .param/l "ST_ID_READ" 1 4 72, C4<1001>;
P_0x56060dde77d0 .param/l "ST_MODE" 1 4 66, C4<0011>;
P_0x56060dde7810 .param/l "ST_STATUS" 1 4 71, C4<1000>;
v0x56060ddec150_0 .net *"_ivl_11", 0 0, L_0x56060dfc0160;  1 drivers
v0x56060df34ed0_0 .net *"_ivl_13", 0 0, L_0x56060dfc0250;  1 drivers
o0x7fd37c71b168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x56060dd40b40_0 name=_ivl_14
v0x56060deb52e0_0 .net *"_ivl_19", 0 0, L_0x56060dfc04d0;  1 drivers
v0x56060df7b440_0 .net *"_ivl_21", 0 0, L_0x56060dfc05c0;  1 drivers
o0x7fd37c71b1f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x56060df7db60_0 name=_ivl_22
v0x56060df7ebd0_0 .net *"_ivl_27", 0 0, L_0x56060dfc07a0;  1 drivers
v0x56060df2f970_0 .net *"_ivl_29", 0 0, L_0x56060dfc0840;  1 drivers
v0x56060df3e2e0_0 .net *"_ivl_3", 0 0, L_0x56060dfbfe60;  1 drivers
o0x7fd37c71b2b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x56060dd4f930_0 name=_ivl_30
v0x56060dda4290_0 .net *"_ivl_5", 0 0, L_0x56060dfbff00;  1 drivers
o0x7fd37c71b318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x56060dda3ec0_0 name=_ivl_6
v0x56060dda3750_0 .var "addr_reg", 23 0;
v0x56060dda4650_0 .var "bit_cnt", 31 0;
v0x56060dda3b30_0 .var "byte_cnt", 31 0;
v0x56060dd03f40_0 .var "cmd_reg", 7 0;
v0x56060dcfb4a0_0 .var "continuous_read", 0 0;
v0x56060ddf7890_0 .var "cs_high_accum_t", 63 0;
v0x56060dcd89a0_0 .var "cs_high_last_t", 63 0;
v0x56060dcd8d50_0 .var "cs_high_start_t", 63 0;
v0x56060de4c510_0 .var "dummy_cycles", 4 0;
v0x56060de11a50_0 .var "erase_counter", 31 0;
v0x56060ddf8b00_0 .var "id_idx", 1 0;
v0x56060ddf7ff0_0 .var "id_reg", 23 0;
v0x56060ddf7c40_0 .net "io_di", 3 0, L_0x56060dfbfdc0;  1 drivers
v0x56060dce2ef0_0 .var "io_do", 3 0;
v0x56060dcc17c0_0 .var "io_oe", 3 0;
v0x56060dca3020_0 .var "lanes", 3 0;
v0x56060dc39540_0 .var "last_cmd_wren", 0 0;
v0x56060dd6c770 .array "memory", 1048575 0, 7 0;
v0x56060dd62e90_0 .var "mode_bits", 7 0;
v0x56060dd62ae0_0 .var "nxt_addr_reg", 31 0;
v0x56060dce2b40_0 .var "nxt_bit_cnt", 31 0;
v0x56060dde7c30_0 .var "nxt_cmd_reg", 7 0;
v0x56060dde7fe0_0 .net "qspi_cs_n", 0 0, v0x56060df92160_0;  alias, 1 drivers
v0x56060deec2f0_0 .net8 "qspi_io0", 0 0, p0x7fd37c71b768;  1 drivers, strength-aware
v0x56060ded95e0_0 .net8 "qspi_io1", 0 0, p0x7fd37c71b798;  1 drivers, strength-aware
v0x56060dedd0c0_0 .net8 "qspi_io2", 0 0, p0x7fd37c71b7c8;  1 drivers, strength-aware
v0x56060dde7860_0 .net8 "qspi_io3", 0 0, p0x7fd37c71b7f8;  1 drivers, strength-aware
v0x56060df1f890_0 .net "qspi_sclk", 0 0, L_0x56060dfb4ff0;  alias, 1 drivers
v0x56060dee6240_0 .var "shift_in", 7 0;
v0x56060dd53480_0 .var "shift_out", 7 0;
v0x56060dda32a0_0 .var "state", 3 0;
v0x56060de9c320_0 .var "status_reg", 7 0;
v0x56060de9cbd0_0 .var "wip", 0 0;
E_0x56060dc5d390/0 .event edge, v0x56060de9cbd0_0, v0x56060dee6240_0, v0x56060ddf7c40_0, v0x56060dda4650_0;
E_0x56060dc5d390/1 .event edge, v0x56060dda3750_0, v0x56060dca3020_0;
E_0x56060dc5d390 .event/or E_0x56060dc5d390/0, E_0x56060dc5d390/1;
E_0x56060df7f8f0 .event posedge, v0x56060dde7fe0_0, v0x56060df1f890_0;
E_0x56060df7f930 .event negedge, v0x56060dde7fe0_0;
E_0x56060dde9d80 .event posedge, v0x56060dde7fe0_0;
E_0x56060dde9880 .event posedge, v0x56060df1f890_0;
L_0x56060dfbfdc0 .concat [ 1 1 1 1], p0x7fd37c71b768, p0x7fd37c71b798, p0x7fd37c71b7c8, p0x7fd37c71b7f8;
L_0x56060dfbfe60 .part v0x56060dcc17c0_0, 0, 1;
L_0x56060dfbff00 .part v0x56060dce2ef0_0, 0, 1;
L_0x56060dfbffa0 .functor MUXZ 1, o0x7fd37c71b318, L_0x56060dfbff00, L_0x56060dfbfe60, C4<>;
L_0x56060dfc0160 .part v0x56060dcc17c0_0, 1, 1;
L_0x56060dfc0250 .part v0x56060dce2ef0_0, 1, 1;
L_0x56060dfc0340 .functor MUXZ 1, o0x7fd37c71b168, L_0x56060dfc0250, L_0x56060dfc0160, C4<>;
L_0x56060dfc04d0 .part v0x56060dcc17c0_0, 2, 1;
L_0x56060dfc05c0 .part v0x56060dce2ef0_0, 2, 1;
L_0x56060dfc0660 .functor MUXZ 1, o0x7fd37c71b1f8, L_0x56060dfc05c0, L_0x56060dfc04d0, C4<>;
L_0x56060dfc07a0 .part v0x56060dcc17c0_0, 3, 1;
L_0x56060dfc0840 .part v0x56060dce2ef0_0, 3, 1;
L_0x56060dfc0950 .functor MUXZ 1, o0x7fd37c71b2b8, L_0x56060dfc0840, L_0x56060dfc07a0, C4<>;
S_0x56060df37e70 .scope begin, "$unm_blk_215" "$unm_blk_215" 4 84, 4 84 0, S_0x56060df37af0;
 .timescale 0 0;
v0x56060deea650_0 .var/i "i", 31 0;
S_0x56060df381f0 .scope begin, "$unm_blk_241" "$unm_blk_241" 4 210, 4 210 0, S_0x56060df37af0;
 .timescale 0 0;
v0x56060dee94f0_0 .var/i "j", 31 0;
S_0x56060dede5d0 .scope begin, "$unm_blk_252" "$unm_blk_252" 4 255, 4 255 0, S_0x56060df37af0;
 .timescale 0 0;
v0x56060dee8390_0 .var/i "j", 31 0;
S_0x56060dede2e0 .scope module, "u_ce" "cmd_engine" 3 65, 5 6 0, S_0x56060deda9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "cmd_start_i";
    .port_info 3 /OUTPUT 1 "cmd_trigger_clr_o";
    .port_info 4 /OUTPUT 1 "cmd_done_set_o";
    .port_info 5 /OUTPUT 1 "busy_o";
    .port_info 6 /INPUT 2 "cmd_lanes_i";
    .port_info 7 /INPUT 2 "addr_lanes_i";
    .port_info 8 /INPUT 2 "data_lanes_i";
    .port_info 9 /INPUT 2 "addr_bytes_i";
    .port_info 10 /INPUT 1 "mode_en_i";
    .port_info 11 /INPUT 4 "dummy_cycles_i";
    .port_info 12 /INPUT 8 "extra_dummy_i";
    .port_info 13 /INPUT 1 "is_write_i";
    .port_info 14 /INPUT 8 "opcode_i";
    .port_info 15 /INPUT 8 "mode_bits_i";
    .port_info 16 /INPUT 32 "cmd_addr_i";
    .port_info 17 /INPUT 32 "cmd_len_i";
    .port_info 18 /INPUT 1 "quad_en_i";
    .port_info 19 /INPUT 1 "cs_auto_i";
    .port_info 20 /INPUT 1 "xip_cont_read_i";
    .port_info 21 /INPUT 3 "clk_div_i";
    .port_info 22 /INPUT 1 "cpol_i";
    .port_info 23 /INPUT 1 "cpha_i";
    .port_info 24 /OUTPUT 1 "start_o";
    .port_info 25 /INPUT 1 "done_i";
    .port_info 26 /OUTPUT 2 "cmd_lanes_o";
    .port_info 27 /OUTPUT 2 "addr_lanes_o";
    .port_info 28 /OUTPUT 2 "data_lanes_o";
    .port_info 29 /OUTPUT 2 "addr_bytes_o";
    .port_info 30 /OUTPUT 1 "mode_en_o";
    .port_info 31 /OUTPUT 4 "dummy_cycles_o";
    .port_info 32 /OUTPUT 1 "dir_o";
    .port_info 33 /OUTPUT 1 "quad_en_o";
    .port_info 34 /OUTPUT 1 "cs_auto_o";
    .port_info 35 /OUTPUT 1 "xip_cont_read_o";
    .port_info 36 /OUTPUT 8 "opcode_o";
    .port_info 37 /OUTPUT 8 "mode_bits_o";
    .port_info 38 /OUTPUT 32 "addr_o";
    .port_info 39 /OUTPUT 32 "len_o";
    .port_info 40 /OUTPUT 3 "clk_div_o";
    .port_info 41 /OUTPUT 1 "cpol_o";
    .port_info 42 /OUTPUT 1 "cpha_o";
P_0x56060df46a10 .param/l "ADDR_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x56060df46a50 .param/l "S_IDLE" 1 5 76, C4<0>;
P_0x56060df46a90 .param/l "S_RUN" 1 5 76, C4<1>;
L_0x56060dfb3260 .functor BUFZ 2, v0x56060df43790_0, C4<00>, C4<00>, C4<00>;
L_0x56060dfb3330 .functor BUFZ 2, v0x56060df22a90_0, C4<00>, C4<00>, C4<00>;
L_0x56060dfb3400 .functor BUFZ 2, v0x56060df79b60_0, C4<00>, C4<00>, C4<00>;
L_0x56060dfb34d0 .functor BUFZ 2, v0x56060decd660_0, C4<00>, C4<00>, C4<00>;
L_0x56060dfb35d0 .functor BUFZ 1, v0x56060dee6490_0, C4<0>, C4<0>, C4<0>;
L_0x56060dfb36a0 .functor BUFZ 4, v0x56060df238e0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x56060dfb37b0 .functor NOT 1, v0x56060ded0280_0, C4<0>, C4<0>, C4<0>;
L_0x56060dfb3850 .functor BUFZ 1, v0x56060df2f500_0, C4<0>, C4<0>, C4<0>;
L_0x56060dfb3920 .functor BUFZ 1, v0x56060df35d80_0, C4<0>, C4<0>, C4<0>;
L_0x56060dfb39f0 .functor BUFZ 1, v0x56060df27f00_0, C4<0>, C4<0>, C4<0>;
L_0x56060dfb3b20 .functor BUFZ 8, v0x56060df248c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56060dfb3bf0 .functor BUFZ 8, v0x56060dee7270_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56060dfb3d30 .functor BUFZ 32, v0x56060df23190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56060dfb3e00 .functor BUFZ 32, v0x56060decff80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56060dfb3cc0 .functor BUFZ 3, v0x56060debf930_0, C4<000>, C4<000>, C4<000>;
L_0x56060dfb3fb0 .functor BUFZ 1, v0x56060dea0620_0, C4<0>, C4<0>, C4<0>;
L_0x56060dfb4110 .functor BUFZ 1, v0x56060dedd510_0, C4<0>, C4<0>, C4<0>;
v0x56060dd84580_0 .net "addr_bytes_i", 1 0, L_0x56060dfb1420;  alias, 1 drivers
v0x56060dea0e30_0 .net "addr_bytes_o", 1 0, L_0x56060dfb34d0;  1 drivers
v0x56060decd660_0 .var "addr_bytes_r", 1 0;
v0x56060df22710_0 .net "addr_lanes_i", 1 0, L_0x56060dfb1070;  alias, 1 drivers
v0x56060df228d0_0 .net "addr_lanes_o", 1 0, L_0x56060dfb3330;  1 drivers
v0x56060df22a90_0 .var "addr_lanes_r", 1 0;
v0x56060df22c50_0 .net "addr_o", 31 0, L_0x56060dfb3d30;  1 drivers
v0x56060df23190_0 .var "addr_r", 31 0;
v0x56060decee60_0 .var "busy_o", 0 0;
v0x56060deca600_0 .net "clk", 0 0, v0x56060df98b60_0;  1 drivers
v0x56060dec0b80_0 .net "clk_div_i", 2 0, L_0x56060dfb0040;  alias, 1 drivers
v0x56060dec01d0_0 .net "clk_div_o", 2 0, L_0x56060dfb3cc0;  1 drivers
v0x56060debf930_0 .var "clk_div_r", 2 0;
v0x56060dee09b0_0 .net "cmd_addr_i", 31 0, L_0x56060dfb1e70;  alias, 1 drivers
v0x56060df0b6c0_0 .var "cmd_done_set_o", 0 0;
v0x56060df07af0_0 .net "cmd_lanes_i", 1 0, L_0x56060dfb0e90;  alias, 1 drivers
v0x56060dedcdb0_0 .net "cmd_lanes_o", 1 0, L_0x56060dfb3260;  1 drivers
v0x56060df43790_0 .var "cmd_lanes_r", 1 0;
v0x56060decf080_0 .net "cmd_len_i", 31 0, v0x56060dcc13d0_0;  alias, 1 drivers
v0x56060decf360_0 .net "cmd_start_i", 0 0, L_0x56060dfaf4d0;  alias, 1 drivers
v0x56060df20990_0 .var "cmd_trigger_clr_o", 0 0;
v0x56060dee0d40_0 .net "cpha_i", 0 0, L_0x56060dfaf8a0;  alias, 1 drivers
v0x56060ded9b30_0 .net "cpha_o", 0 0, L_0x56060dfb4110;  1 drivers
v0x56060dedd510_0 .var "cpha_r", 0 0;
v0x56060df2ab00_0 .net "cpol_i", 0 0, L_0x56060dfaf9e0;  alias, 1 drivers
v0x56060df24030_0 .net "cpol_o", 0 0, L_0x56060dfb3fb0;  1 drivers
v0x56060dea0620_0 .var "cpol_r", 0 0;
v0x56060deb0b20_0 .net "cs_auto_i", 0 0, L_0x56060dfb00e0;  alias, 1 drivers
v0x56060df35fc0_0 .net "cs_auto_o", 0 0, L_0x56060dfb3920;  1 drivers
v0x56060df35d80_0 .var "cs_auto_r", 0 0;
v0x56060ded09f0_0 .net "data_lanes_i", 1 0, L_0x56060dfb11a0;  alias, 1 drivers
v0x56060df23a90_0 .net "data_lanes_o", 1 0, L_0x56060dfb3400;  1 drivers
v0x56060df79b60_0 .var "data_lanes_r", 1 0;
v0x56060df79c00_0 .net "dir_o", 0 0, L_0x56060dfb37b0;  1 drivers
v0x56060df235b0_0 .net "done_i", 0 0, L_0x56060dfb6f20;  alias, 1 drivers
v0x56060df23650_0 .net "dummy_cycles_i", 3 0, L_0x56060dfb17e0;  alias, 1 drivers
v0x56060df23820_0 .net "dummy_cycles_o", 3 0, L_0x56060dfb36a0;  1 drivers
v0x56060df238e0_0 .var "dummy_cycles_r", 3 0;
v0x56060ded91a0_0 .net "extra_dummy_i", 7 0, L_0x56060dfb2170;  alias, 1 drivers
v0x56060decdd60_0 .var "extra_dummy_r", 7 0;
v0x56060ded01c0_0 .net "is_write_i", 0 0, L_0x56060dfb1910;  alias, 1 drivers
v0x56060ded0280_0 .var "is_write_r", 0 0;
v0x56060decfec0_0 .net "len_o", 31 0, L_0x56060dfb3e00;  1 drivers
v0x56060decff80_0 .var "len_r", 31 0;
v0x56060decf9b0_0 .net "mode_bits_i", 7 0, L_0x56060dfb1c50;  alias, 1 drivers
v0x56060deec0f0_0 .net "mode_bits_o", 7 0, L_0x56060dfb3bf0;  1 drivers
v0x56060dee7270_0 .var "mode_bits_r", 7 0;
v0x56060dee6980_0 .net "mode_en_i", 0 0, L_0x56060dfb15e0;  alias, 1 drivers
v0x56060dee6a40_0 .net "mode_en_o", 0 0, L_0x56060dfb35d0;  1 drivers
v0x56060dee6490_0 .var "mode_en_r", 0 0;
v0x56060dee6550_0 .net "opcode_i", 7 0, L_0x56060dfb1b20;  alias, 1 drivers
v0x56060dee4e40_0 .net "opcode_o", 7 0, L_0x56060dfb3b20;  1 drivers
v0x56060df248c0_0 .var "opcode_r", 7 0;
v0x56060df35740_0 .net "quad_en_i", 0 0, L_0x56060dfaf940;  alias, 1 drivers
v0x56060df35800_0 .net "quad_en_o", 0 0, L_0x56060dfb3850;  1 drivers
v0x56060df2f500_0 .var "quad_en_r", 0 0;
v0x56060df2f5c0_0 .net "resetn", 0 0, v0x56060df9c850_0;  1 drivers
v0x56060df2ed70_0 .var "start_o", 0 0;
v0x56060df2ee10_0 .var "state", 0 0;
L_0x7fd37c6d2720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56060df29c50_0 .net "xip_cont_read_i", 0 0, L_0x7fd37c6d2720;  1 drivers
v0x56060df29d10_0 .net "xip_cont_read_o", 0 0, L_0x56060dfb39f0;  1 drivers
v0x56060df27f00_0 .var "xip_cont_read_r", 0 0;
E_0x56060de30040/0 .event negedge, v0x56060df2f5c0_0;
E_0x56060de30040/1 .event posedge, v0x56060deca600_0;
E_0x56060de30040 .event/or E_0x56060de30040/0, E_0x56060de30040/1;
S_0x56060dee6e30 .scope module, "u_csr" "csr" 3 42, 6 10 0, S_0x56060deda9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "pclk";
    .port_info 1 /INPUT 1 "presetn";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "penable";
    .port_info 4 /INPUT 1 "pwrite";
    .port_info 5 /INPUT 12 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /INPUT 4 "pstrb";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pready";
    .port_info 10 /OUTPUT 1 "pslverr";
    .port_info 11 /OUTPUT 1 "enable_o";
    .port_info 12 /OUTPUT 1 "xip_en_o";
    .port_info 13 /OUTPUT 1 "quad_en_o";
    .port_info 14 /OUTPUT 1 "cpol_o";
    .port_info 15 /OUTPUT 1 "cpha_o";
    .port_info 16 /OUTPUT 1 "lsb_first_o";
    .port_info 17 /OUTPUT 1 "cmd_start_o";
    .port_info 18 /OUTPUT 1 "dma_en_o";
    .port_info 19 /OUTPUT 1 "hold_en_o";
    .port_info 20 /OUTPUT 1 "wp_en_o";
    .port_info 21 /INPUT 1 "cmd_trigger_clr_i";
    .port_info 22 /OUTPUT 3 "clk_div_o";
    .port_info 23 /OUTPUT 1 "cs_auto_o";
    .port_info 24 /OUTPUT 2 "cs_level_o";
    .port_info 25 /OUTPUT 2 "cs_delay_o";
    .port_info 26 /OUTPUT 2 "xip_addr_bytes_o";
    .port_info 27 /OUTPUT 2 "xip_data_lanes_o";
    .port_info 28 /OUTPUT 4 "xip_dummy_cycles_o";
    .port_info 29 /OUTPUT 1 "xip_cont_read_o";
    .port_info 30 /OUTPUT 1 "xip_mode_en_o";
    .port_info 31 /OUTPUT 1 "xip_write_en_o";
    .port_info 32 /OUTPUT 8 "xip_read_op_o";
    .port_info 33 /OUTPUT 8 "xip_mode_bits_o";
    .port_info 34 /OUTPUT 8 "xip_write_op_o";
    .port_info 35 /OUTPUT 2 "cmd_lanes_o";
    .port_info 36 /OUTPUT 2 "addr_lanes_o";
    .port_info 37 /OUTPUT 2 "data_lanes_o";
    .port_info 38 /OUTPUT 2 "addr_bytes_o";
    .port_info 39 /OUTPUT 1 "mode_en_cfg_o";
    .port_info 40 /OUTPUT 4 "dummy_cycles_o";
    .port_info 41 /OUTPUT 1 "is_write_o";
    .port_info 42 /OUTPUT 8 "opcode_o";
    .port_info 43 /OUTPUT 8 "mode_bits_o";
    .port_info 44 /OUTPUT 32 "cmd_addr_o";
    .port_info 45 /OUTPUT 32 "cmd_len_o";
    .port_info 46 /OUTPUT 8 "extra_dummy_o";
    .port_info 47 /OUTPUT 4 "burst_size_o";
    .port_info 48 /OUTPUT 1 "dma_dir_o";
    .port_info 49 /OUTPUT 1 "incr_addr_o";
    .port_info 50 /OUTPUT 32 "dma_addr_o";
    .port_info 51 /OUTPUT 32 "dma_len_o";
    .port_info 52 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 53 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 54 /INPUT 32 "fifo_rx_data_i";
    .port_info 55 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 56 /OUTPUT 5 "int_en_o";
    .port_info 57 /INPUT 1 "cmd_done_set_i";
    .port_info 58 /INPUT 1 "dma_done_set_i";
    .port_info 59 /INPUT 1 "err_set_i";
    .port_info 60 /INPUT 1 "fifo_tx_empty_set_i";
    .port_info 61 /INPUT 1 "fifo_rx_full_set_i";
    .port_info 62 /INPUT 1 "busy_i";
    .port_info 63 /INPUT 1 "xip_active_i";
    .port_info 64 /INPUT 1 "cmd_done_i";
    .port_info 65 /INPUT 1 "dma_done_i";
    .port_info 66 /INPUT 4 "tx_level_i";
    .port_info 67 /INPUT 4 "rx_level_i";
    .port_info 68 /INPUT 1 "tx_empty_i";
    .port_info 69 /INPUT 1 "rx_full_i";
    .port_info 70 /INPUT 1 "timeout_i";
    .port_info 71 /INPUT 1 "overrun_i";
    .port_info 72 /INPUT 1 "underrun_i";
    .port_info 73 /INPUT 1 "axi_err_i";
    .port_info 74 /OUTPUT 1 "irq";
P_0x56060df806e0 .param/l "APB_ADDR_WIDTH" 0 6 11, +C4<00000000000000000000000000001100>;
P_0x56060df80720 .param/l "APB_WINDOW_LSB" 0 6 12, +C4<00000000000000000000000000001100>;
P_0x56060df80760 .param/l "CLK_DIV_ADDR" 1 6 130, C4<000000010100>;
P_0x56060df807a0 .param/l "CMD_ADDR_ADDR" 1 6 136, C4<000000101100>;
P_0x56060df807e0 .param/l "CMD_CFG_ADDR" 1 6 134, C4<000000100100>;
P_0x56060df80820 .param/l "CMD_DUMMY_ADDR" 1 6 138, C4<000000110100>;
P_0x56060df80860 .param/l "CMD_LEN_ADDR" 1 6 137, C4<000000110000>;
P_0x56060df808a0 .param/l "CMD_OP_ADDR" 1 6 135, C4<000000101000>;
P_0x56060df808e0 .param/l "CS_CTRL_ADDR" 1 6 131, C4<000000011000>;
P_0x56060df80920 .param/l "CTRL_ADDR" 1 6 126, C4<000000000100>;
P_0x56060df80960 .param/l "DMA_CFG_ADDR" 1 6 139, C4<000000111000>;
P_0x56060df809a0 .param/l "DMA_DST_ADDR" 1 6 140, C4<000000111100>;
P_0x56060df809e0 .param/l "DMA_LEN_ADDR" 1 6 141, C4<000001000000>;
P_0x56060df80a20 .param/l "ERR_STAT_ADDR" 1 6 145, C4<000001010000>;
P_0x56060df80a60 .param/l "FIFO_RX_ADDR" 1 6 143, C4<000001001000>;
P_0x56060df80aa0 .param/l "FIFO_STAT_ADDR" 1 6 144, C4<000001001100>;
P_0x56060df80ae0 .param/l "FIFO_TX_ADDR" 1 6 142, C4<000001000100>;
P_0x56060df80b20 .param/l "HAS_PSTRB" 0 6 13, +C4<00000000000000000000000000000000>;
P_0x56060df80b60 .param/l "HAS_WP" 0 6 14, +C4<00000000000000000000000000000000>;
P_0x56060df80ba0 .param/l "ID_ADDR" 1 6 125, C4<000000000000>;
P_0x56060df80be0 .param/l "ID_VALUE" 1 6 157, C4<00011010000000000001000010000001>;
P_0x56060df80c20 .param/l "INT_EN_ADDR" 1 6 128, C4<000000001100>;
P_0x56060df80c60 .param/l "INT_STAT_ADDR" 1 6 129, C4<000000010000>;
P_0x56060df80ca0 .param/l "STATUS_ADDR" 1 6 127, C4<000000001000>;
P_0x56060df80ce0 .param/l "WIN" 1 6 122, +C4<00000000000000000000000000001100>;
P_0x56060df80d20 .param/l "XIP_CFG_ADDR" 1 6 132, C4<000000011100>;
P_0x56060df80d60 .param/l "XIP_CMD_ADDR" 1 6 133, C4<000000100000>;
L_0x56060dec0a60 .functor NOT 1, v0x56060df9c260_0, C4<0>, C4<0>, C4<0>;
L_0x56060deca4a0 .functor AND 1, v0x56060df9c440_0, L_0x56060dec0a60, C4<1>, C4<1>;
L_0x56060de775c0 .functor AND 1, v0x56060df9c440_0, v0x56060df9c260_0, C4<1>, C4<1>;
L_0x56060de9ca70 .functor AND 1, L_0x56060de775c0, v0x56060df9c6c0_0, C4<1>, C4<1>;
L_0x56060deec590 .functor NOT 1, v0x56060df9c6c0_0, C4<0>, C4<0>, C4<0>;
L_0x56060df7ff40 .functor AND 1, L_0x56060de775c0, L_0x56060deec590, C4<1>, C4<1>;
L_0x56060df7ffb0 .functor BUFZ 12, v0x56060df9c1a0_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x56060df9cd40 .functor AND 1, L_0x56060de9ca70, v0x56060deaf290_0, C4<1>, C4<1>;
L_0x56060df9ce50 .functor NOT 1, v0x56060deb06d0_0, C4<0>, C4<0>, C4<0>;
L_0x56060df9cec0 .functor AND 1, L_0x56060df9cd40, L_0x56060df9ce50, C4<1>, C4<1>;
L_0x56060dfad130 .functor AND 1, L_0x56060df9cec0, L_0x56060dfad040, C4<1>, C4<1>;
L_0x56060dfad240 .functor BUFZ 32, v0x56060df9c620_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56060dfad370 .functor AND 1, L_0x56060df7ff40, v0x56060deaf290_0, C4<1>, C4<1>;
L_0x56060dfad570 .functor AND 1, L_0x56060dfad370, L_0x56060dfad480, C4<1>, C4<1>;
L_0x56060dfad300 .functor AND 1, L_0x56060dfad570, L_0x56060dfad700, C4<1>, C4<1>;
L_0x56060dfada10 .functor AND 1, L_0x56060df9cec0, L_0x56060dfad8e0, C4<1>, C4<1>;
L_0x56060dfadc00 .functor AND 1, L_0x56060dfada10, L_0x56060dfadb10, C4<1>, C4<1>;
L_0x56060dfaddf0 .functor AND 1, L_0x56060dfadc00, L_0x56060dfadd10, C4<1>, C4<1>;
L_0x56060dfae090 .functor AND 1, L_0x56060df9cec0, L_0x56060dfadfa0, C4<1>, C4<1>;
L_0x56060dfae1f0 .functor AND 1, L_0x56060dfae090, L_0x56060dfae100, C4<1>, C4<1>;
L_0x56060dfae790 .functor AND 1, L_0x56060df9cec0, L_0x56060dfae630, C4<1>, C4<1>;
L_0x56060dfae980 .functor AND 1, L_0x56060dfae790, L_0x56060dfae850, C4<1>, C4<1>;
L_0x56060dfae720 .functor AND 1, L_0x56060dfaddf0, L_0x56060dfae540, C4<1>, C4<1>;
L_0x56060dfaefd0 .functor NOT 1, L_0x56060dfaed10, C4<0>, C4<0>, C4<0>;
L_0x56060dfaf160 .functor AND 1, L_0x56060dfae720, L_0x56060dfaefd0, C4<1>, C4<1>;
L_0x56060dfaf270 .functor NOT 1, L_0x56060dfbdb40, C4<0>, C4<0>, C4<0>;
L_0x56060dfaf3c0 .functor AND 1, L_0x56060dfaf160, L_0x56060dfaf270, C4<1>, C4<1>;
L_0x56060dfaf4d0 .functor BUFZ 1, v0x56060ded3be0_0, C4<0>, C4<0>, C4<0>;
L_0x56060dfb1e70 .functor BUFZ 32, v0x56060ded1050_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56060dfb2720 .functor BUFZ 32, v0x56060ded1cb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56060dfb2790 .functor BUFZ 32, v0x56060deeba10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56060dfb2ca0 .functor AND 5, L_0x56060dfb29b0, L_0x56060dfb2c00, C4<11111>, C4<11111>;
L_0x7fd37c6d2180 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x56060dea4380_0 .net "CLKDIV_WMASK", 31 0, L_0x7fd37c6d2180;  1 drivers
L_0x7fd37c6d22a0 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x56060dea3f90_0 .net "CMDCFG_WMASK", 31 0, L_0x7fd37c6d22a0;  1 drivers
L_0x7fd37c6d2330 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x56060de9f200_0 .net "CMDDMY_WMASK", 31 0, L_0x7fd37c6d2330;  1 drivers
L_0x7fd37c6d22e8 .functor BUFT 1, C4<00000000000000001111111111111111>, C4<0>, C4<0>, C4<0>;
v0x56060deb97f0_0 .net "CMDOP_WMASK", 31 0, L_0x7fd37c6d22e8;  1 drivers
L_0x7fd37c6d21c8 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x56060deb8170_0 .net "CSCTRL_WMASK", 31 0, L_0x7fd37c6d21c8;  1 drivers
L_0x7fd37c6d2138 .functor BUFT 1, C4<00000000000000000000001001111111>, C4<0>, C4<0>, C4<0>;
v0x56060deb7cd0_0 .net "CTRL_WMASK", 31 0, L_0x7fd37c6d2138;  1 drivers
L_0x7fd37c6d2378 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x56060deb6c30_0 .net "DMACFG_WMASK", 31 0, L_0x7fd37c6d2378;  1 drivers
L_0x7fd37c6d2210 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x56060deb62e0_0 .net "XIPCFG_WMASK", 31 0, L_0x7fd37c6d2210;  1 drivers
L_0x7fd37c6d2258 .functor BUFT 1, C4<00000000111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x56060deb5990_0 .net "XIPCMD_WMASK", 31 0, L_0x7fd37c6d2258;  1 drivers
v0x56060deb5550_0 .net *"_ivl_0", 0 0, L_0x56060dec0a60;  1 drivers
v0x56060deb5110_0 .net *"_ivl_101", 0 0, L_0x56060dfae980;  1 drivers
v0x56060deb51d0_0 .net *"_ivl_103", 0 0, L_0x56060dfaeb00;  1 drivers
v0x56060deb4c70_0 .net *"_ivl_105", 0 0, L_0x56060dfaec20;  1 drivers
v0x56060deb4830_0 .net *"_ivl_108", 0 0, L_0x56060dfae720;  1 drivers
v0x56060deb43f0_0 .net *"_ivl_110", 0 0, L_0x56060dfaefd0;  1 drivers
v0x56060deb3f50_0 .net *"_ivl_112", 0 0, L_0x56060dfaf160;  1 drivers
v0x56060deb2be0_0 .net *"_ivl_114", 0 0, L_0x56060dfaf270;  1 drivers
v0x56060deb27a0_0 .net *"_ivl_18", 0 0, L_0x56060df9cd40;  1 drivers
v0x56060deb2300_0 .net *"_ivl_20", 0 0, L_0x56060df9ce50;  1 drivers
v0x56060deb1ec0_0 .net *"_ivl_201", 4 0, L_0x56060dfb29b0;  1 drivers
v0x56060deb1a80_0 .net *"_ivl_203", 4 0, L_0x56060dfb2c00;  1 drivers
v0x56060deb1510_0 .net *"_ivl_204", 4 0, L_0x56060dfb2ca0;  1 drivers
L_0x7fd37c6d20a8 .functor BUFT 1, C4<000001000100>, C4<0>, C4<0>, C4<0>;
v0x56060deb1070_0 .net/2u *"_ivl_24", 11 0, L_0x7fd37c6d20a8;  1 drivers
v0x56060dea01b0_0 .net *"_ivl_26", 0 0, L_0x56060dfad040;  1 drivers
v0x56060dea0270_0 .net *"_ivl_33", 0 0, L_0x56060dfad370;  1 drivers
L_0x7fd37c6d20f0 .functor BUFT 1, C4<000001001000>, C4<0>, C4<0>, C4<0>;
v0x56060ded1e90_0 .net/2u *"_ivl_34", 11 0, L_0x7fd37c6d20f0;  1 drivers
v0x56060ded1f50_0 .net *"_ivl_36", 0 0, L_0x56060dfad480;  1 drivers
v0x56060de5b110_0 .net *"_ivl_39", 0 0, L_0x56060dfad570;  1 drivers
v0x56060de5b1d0_0 .net *"_ivl_41", 0 0, L_0x56060dfad700;  1 drivers
L_0x7fd37c6d23c0 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x56060df798c0_0 .net/2u *"_ivl_62", 11 0, L_0x7fd37c6d23c0;  1 drivers
v0x56060df35050_0 .net *"_ivl_64", 0 0, L_0x56060dfad8e0;  1 drivers
v0x56060df35110_0 .net *"_ivl_66", 0 0, L_0x56060dfada10;  1 drivers
v0x56060df23360_0 .net *"_ivl_69", 0 0, L_0x56060dfadb10;  1 drivers
v0x56060dd90eb0_0 .net *"_ivl_70", 0 0, L_0x56060dfadc00;  1 drivers
v0x56060dd90f90_0 .net *"_ivl_73", 0 0, L_0x56060dfadd10;  1 drivers
L_0x7fd37c6d2408 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x56060dd91070_0 .net/2u *"_ivl_76", 11 0, L_0x7fd37c6d2408;  1 drivers
v0x56060df23400_0 .net *"_ivl_78", 0 0, L_0x56060dfadfa0;  1 drivers
v0x56060dedde30_0 .net *"_ivl_8", 0 0, L_0x56060deec590;  1 drivers
v0x56060deddf10_0 .net *"_ivl_81", 0 0, L_0x56060dfae090;  1 drivers
v0x56060df24610_0 .net *"_ivl_83", 0 0, L_0x56060dfae100;  1 drivers
v0x56060df246d0_0 .net *"_ivl_85", 0 0, L_0x56060dfae1f0;  1 drivers
v0x56060df2a680_0 .net *"_ivl_87", 0 0, L_0x56060dfadf00;  1 drivers
v0x56060df2a760_0 .net *"_ivl_89", 0 0, L_0x56060dfae440;  1 drivers
L_0x7fd37c6d2450 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x56060df273d0_0 .net/2u *"_ivl_92", 11 0, L_0x7fd37c6d2450;  1 drivers
v0x56060df274b0_0 .net *"_ivl_94", 0 0, L_0x56060dfae630;  1 drivers
v0x56060deb8db0_0 .net *"_ivl_97", 0 0, L_0x56060dfae790;  1 drivers
v0x56060deb8e50_0 .net *"_ivl_99", 0 0, L_0x56060dfae850;  1 drivers
v0x56060deb7700_0 .net "a", 11 0, L_0x56060df7ffb0;  1 drivers
v0x56060deb77e0_0 .net "access_phase", 0 0, L_0x56060de775c0;  1 drivers
v0x56060deb73b0_0 .net "addr_bytes_o", 1 0, L_0x56060dfb1420;  alias, 1 drivers
v0x56060deb7470_0 .net "addr_lanes_o", 1 0, L_0x56060dfb1070;  alias, 1 drivers
v0x56060deadd90_0 .net "axi_err_i", 0 0, v0x56060df844e0_0;  alias, 1 drivers
v0x56060deade30_0 .net "burst_size_o", 3 0, L_0x56060dfb2210;  alias, 1 drivers
v0x56060ded1810_0 .net "busy_i", 0 0, L_0x56060dfbdb40;  alias, 1 drivers
v0x56060ded18d0_0 .net "clk_div_o", 2 0, L_0x56060dfb0040;  alias, 1 drivers
v0x56060ded1430_0 .var "clk_div_reg", 31 0;
v0x56060ded14f0_0 .net "cmd_addr_o", 31 0, L_0x56060dfb1e70;  alias, 1 drivers
v0x56060ded1050_0 .var "cmd_addr_reg", 31 0;
v0x56060ded1110_0 .var "cmd_cfg_reg", 31 0;
L_0x7fd37c6d25b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56060ded46e0_0 .net "cmd_done_i", 0 0, L_0x7fd37c6d25b8;  1 drivers
v0x56060ded47a0_0 .var "cmd_done_latched", 0 0;
v0x56060ded4300_0 .net "cmd_done_set_i", 0 0, L_0x56060dfb6f20;  alias, 1 drivers
v0x56060ded43d0_0 .var "cmd_dummy_reg", 31 0;
v0x56060ded0d00_0 .net "cmd_lanes_o", 1 0, L_0x56060dfb0e90;  alias, 1 drivers
v0x56060ded0df0_0 .net "cmd_len_o", 31 0, v0x56060dcc13d0_0;  alias, 1 drivers
v0x56060dcc13d0_0 .var "cmd_len_reg", 31 0;
v0x56060ded3f20_0 .var "cmd_op_reg", 31 0;
v0x56060ded4000_0 .net "cmd_start_o", 0 0, L_0x56060dfaf4d0;  alias, 1 drivers
v0x56060ded3b40_0 .net "cmd_trig_ok", 0 0, L_0x56060dfaf3c0;  1 drivers
v0x56060ded3be0_0 .var "cmd_trig_q", 0 0;
v0x56060ded3760_0 .net "cmd_trig_wr", 0 0, L_0x56060dfaddf0;  1 drivers
v0x56060ded3820_0 .net "cmd_trigger_clr_i", 0 0, v0x56060df20990_0;  alias, 1 drivers
v0x56060ded3380_0 .net "cpha_o", 0 0, L_0x56060dfaf8a0;  alias, 1 drivers
v0x56060ded3420_0 .net "cpol_o", 0 0, L_0x56060dfaf9e0;  alias, 1 drivers
v0x56060ded2fa0_0 .net "cs_auto_o", 0 0, L_0x56060dfb00e0;  alias, 1 drivers
v0x56060ded3070_0 .var "cs_ctrl_reg", 31 0;
v0x56060ded2bc0_0 .net "cs_delay_o", 1 0, L_0x56060dfb0300;  1 drivers
v0x56060ded2c60_0 .net "cs_level_o", 1 0, L_0x56060dfb0260;  1 drivers
v0x56060ded27e0_0 .net "ctrl_enable_n", 0 0, L_0x56060dfae540;  1 drivers
v0x56060ded28a0_0 .var "ctrl_reg", 31 0;
v0x56060ded2400_0 .net "ctrl_xip_n", 0 0, L_0x56060dfaed10;  1 drivers
v0x56060ded24c0_0 .net "data_lanes_o", 1 0, L_0x56060dfb11a0;  alias, 1 drivers
v0x56060ded1bf0_0 .net "dma_addr_o", 31 0, L_0x56060dfb2720;  alias, 1 drivers
v0x56060ded1cb0_0 .var "dma_addr_reg", 31 0;
v0x56060ded04c0_0 .var "dma_cfg_reg", 31 0;
v0x56060ded05a0_0 .net "dma_dir_o", 0 0, L_0x56060dfb2440;  alias, 1 drivers
L_0x7fd37c6d2600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56060decfcf0_0 .net "dma_done_i", 0 0, L_0x7fd37c6d2600;  1 drivers
v0x56060decfdb0_0 .var "dma_done_latched", 0 0;
v0x56060deec6c0_0 .net "dma_done_set_i", 0 0, v0x56060df85210_0;  alias, 1 drivers
v0x56060deec780_0 .net "dma_en_o", 0 0, L_0x56060dfafd20;  alias, 1 drivers
v0x56060deeb950_0 .net "dma_len_o", 31 0, L_0x56060dfb2790;  alias, 1 drivers
v0x56060deeba10_0 .var "dma_len_reg", 31 0;
v0x56060deea7f0_0 .net "dummy_cycles_o", 3 0, L_0x56060dfb17e0;  alias, 1 drivers
v0x56060deea8e0_0 .net "enable_o", 0 0, L_0x56060dfaf630;  alias, 1 drivers
v0x56060dee9690_0 .net "err_set_i", 0 0, v0x56060df844e0_0;  alias, 1 drivers
v0x56060dee9760_0 .var "err_stat_reg", 31 0;
v0x56060dee8530_0 .net "extra_dummy_o", 7 0, L_0x56060dfb2170;  alias, 1 drivers
v0x56060dee8620_0 .net "fifo_rx_data_i", 31 0, L_0x56060dfb4820;  alias, 1 drivers
v0x56060dee5f30_0 .var "fifo_rx_data_q", 31 0;
L_0x7fd37c6d2528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56060dee5ff0_0 .net "fifo_rx_full_set_i", 0 0, L_0x7fd37c6d2528;  1 drivers
v0x56060dee56e0_0 .var "fifo_rx_pop_seen", 0 0;
v0x56060dee5780_0 .net "fifo_rx_re_o", 0 0, L_0x56060dfad300;  alias, 1 drivers
v0x56060dee48c0_0 .var "fifo_rx_re_q", 0 0;
v0x56060dee4980_0 .net "fifo_tx_data_o", 31 0, L_0x56060dfad240;  alias, 1 drivers
L_0x7fd37c6d24e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56060df28ac0_0 .net "fifo_tx_empty_set_i", 0 0, L_0x7fd37c6d24e0;  1 drivers
v0x56060df28b80_0 .net "fifo_tx_we_o", 0 0, L_0x56060dfad130;  alias, 1 drivers
v0x56060df268e0_0 .net "hold_en_o", 0 0, L_0x56060dfafdc0;  1 drivers
v0x56060df26980_0 .net "incr_addr_o", 0 0, L_0x56060dfb24e0;  alias, 1 drivers
v0x56060df24ee0_0 .net "int_en_o", 4 0, L_0x56060dfb2910;  1 drivers
v0x56060df24fc0_0 .var "int_en_reg", 31 0;
v0x56060deaa230_0 .var "int_stat_reg", 31 0;
v0x56060deaa2f0_0 .net "irq", 0 0, L_0x56060dfb2d40;  1 drivers
v0x56060dea7fb0_0 .net "is_write_o", 0 0, L_0x56060dfb1910;  alias, 1 drivers
v0x56060dea8080_0 .net "lsb_first_o", 0 0, L_0x56060dfafbc0;  1 drivers
v0x56060dea21a0_0 .net "mode_bits_o", 7 0, L_0x56060dfb1c50;  alias, 1 drivers
v0x56060dea2240_0 .net "mode_en_cfg_o", 0 0, L_0x56060dfb15e0;  alias, 1 drivers
v0x56060dea1720_0 .net "opcode_o", 7 0, L_0x56060dfb1b20;  alias, 1 drivers
L_0x7fd37c6d2690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56060dea17c0_0 .net "overrun_i", 0 0, L_0x7fd37c6d2690;  1 drivers
v0x56060de9ed10_0 .net "paddr", 11 0, v0x56060df9c1a0_0;  1 drivers
v0x56060de9edd0_0 .net "pclk", 0 0, v0x56060df98b60_0;  alias, 1 drivers
v0x56060deb8610_0 .net "penable", 0 0, v0x56060df9c260_0;  1 drivers
v0x56060deb86b0_0 .var "prdata", 31 0;
v0x56060deb6720_0 .net "pready", 0 0, L_0x7fd37c6d2018;  alias, 1 drivers
v0x56060deb67c0_0 .net "presetn", 0 0, v0x56060df9c850_0;  alias, 1 drivers
v0x56060deb5dd0_0 .net "psel", 0 0, v0x56060df9c440_0;  1 drivers
v0x56060deb5e70_0 .var "pslverr", 0 0;
v0x56060deb39b0_0 .net "pstrb", 3 0, v0x56060df9c580_0;  1 drivers
L_0x7fd37c6d2060 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x56060deb3a90_0 .net "pstrb_eff", 3 0, L_0x7fd37c6d2060;  1 drivers
v0x56060deb34a0_0 .net "pwdata", 31 0, v0x56060df9c620_0;  1 drivers
v0x56060deb3540_0 .net "pwrite", 0 0, v0x56060df9c6c0_0;  1 drivers
v0x56060deb3020_0 .net "quad_en_o", 0 0, L_0x56060dfaf940;  alias, 1 drivers
v0x56060deb30f0_0 .net "read_phase", 0 0, L_0x56060df7ff40;  1 drivers
v0x56060deb06d0_0 .var "ro_addr", 0 0;
v0x56060deb0790_0 .net "rx_full_i", 0 0, L_0x56060dfb4580;  alias, 1 drivers
v0x56060deb01c0_0 .net "rx_level_i", 3 0, L_0x56060dfb3100;  1 drivers
v0x56060deb02a0_0 .net "setup_phase", 0 0, L_0x56060deca4a0;  1 drivers
L_0x7fd37c6d2648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56060deafcb0_0 .net "timeout_i", 0 0, L_0x7fd37c6d2648;  1 drivers
v0x56060deafd70_0 .net "tx_empty_i", 0 0, L_0x56060dfb42e0;  alias, 1 drivers
v0x56060deaf7a0_0 .net "tx_level_i", 3 0, L_0x56060dfb3030;  1 drivers
L_0x7fd37c6d26d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56060deaf860_0 .net "underrun_i", 0 0, L_0x7fd37c6d26d8;  1 drivers
v0x56060deaf290_0 .var "valid_addr", 0 0;
L_0x7fd37c6d2498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56060deaf330_0 .net "wp_en_o", 0 0, L_0x7fd37c6d2498;  1 drivers
v0x56060deaed80_0 .net "wr_ok", 0 0, L_0x56060df9cec0;  1 drivers
v0x56060deaee40_0 .net "write_phase", 0 0, L_0x56060de9ca70;  1 drivers
L_0x7fd37c6d2570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56060deae870_0 .net "xip_active_i", 0 0, L_0x7fd37c6d2570;  1 drivers
v0x56060deae910_0 .net "xip_addr_bytes_o", 1 0, L_0x56060dfb0490;  1 drivers
v0x56060deae360_0 .var "xip_cfg_reg", 31 0;
v0x56060deae420_0 .var "xip_cmd_reg", 31 0;
v0x56060dead7e0_0 .net "xip_cont_read_o", 0 0, L_0x56060dfb0770;  1 drivers
v0x56060dead8a0_0 .net "xip_data_lanes_o", 1 0, L_0x56060dfb0530;  1 drivers
v0x56060deac470_0 .net "xip_dummy_cycles_o", 3 0, L_0x56060dfb06d0;  1 drivers
v0x56060deac550_0 .net "xip_en_o", 0 0, L_0x56060dfaf720;  alias, 1 drivers
v0x56060de9fdb0_0 .net "xip_mode_bits_o", 7 0, L_0x56060dfb0df0;  1 drivers
v0x56060de9fe90_0 .net "xip_mode_en_o", 0 0, L_0x56060dfb0920;  1 drivers
v0x56060df44aa0_0 .net "xip_read_op_o", 7 0, L_0x56060dfb0b80;  1 drivers
v0x56060df44b80_0 .net "xip_write_en_o", 0 0, L_0x56060dfb09c0;  1 drivers
v0x56060deda340_0 .net "xip_write_op_o", 7 0, L_0x56060dfb0c20;  1 drivers
E_0x56060df80db0/0 .event edge, v0x56060deb30f0_0, v0x56060deaf290_0, v0x56060deb7700_0, v0x56060ded28a0_0;
E_0x56060df80db0/1 .event edge, v0x56060deb01c0_0, v0x56060deaf7a0_0, v0x56060ded1810_0, v0x56060deae870_0;
E_0x56060df80db0/2 .event edge, v0x56060ded47a0_0, v0x56060decfdb0_0, v0x56060df24fc0_0, v0x56060deaa230_0;
E_0x56060df80db0/3 .event edge, v0x56060ded1430_0, v0x56060ded3070_0, v0x56060deae360_0, v0x56060deae420_0;
E_0x56060df80db0/4 .event edge, v0x56060ded1110_0, v0x56060ded3f20_0, v0x56060ded1050_0, v0x56060dcc13d0_0;
E_0x56060df80db0/5 .event edge, v0x56060ded43d0_0, v0x56060ded04c0_0, v0x56060ded1cb0_0, v0x56060deeba10_0;
E_0x56060df80db0/6 .event edge, v0x56060dee5f30_0, v0x56060deb0790_0, v0x56060deafd70_0, v0x56060dee9760_0;
E_0x56060df80db0 .event/or E_0x56060df80db0/0, E_0x56060df80db0/1, E_0x56060df80db0/2, E_0x56060df80db0/3, E_0x56060df80db0/4, E_0x56060df80db0/5, E_0x56060df80db0/6;
E_0x56060df35e90/0 .event edge, v0x56060deaee40_0, v0x56060deaf290_0, v0x56060deb06d0_0, v0x56060deb7700_0;
E_0x56060df35e90/1 .event edge, v0x56060deb3a90_0, v0x56060deb34a0_0, v0x56060ded1810_0;
E_0x56060df35e90 .event/or E_0x56060df35e90/0, E_0x56060df35e90/1;
E_0x56060dea5a00 .event edge, v0x56060deb7700_0;
L_0x56060dfad040 .cmp/eq 12, L_0x56060df7ffb0, L_0x7fd37c6d20a8;
L_0x56060dfad480 .cmp/eq 12, L_0x56060df7ffb0, L_0x7fd37c6d20f0;
L_0x56060dfad700 .reduce/nor v0x56060dee56e0_0;
L_0x56060dfad8e0 .cmp/eq 12, L_0x56060df7ffb0, L_0x7fd37c6d23c0;
L_0x56060dfadb10 .part L_0x7fd37c6d2060, 1, 1;
L_0x56060dfadd10 .part v0x56060df9c620_0, 8, 1;
L_0x56060dfadfa0 .cmp/eq 12, L_0x56060df7ffb0, L_0x7fd37c6d2408;
L_0x56060dfae100 .part L_0x7fd37c6d2060, 0, 1;
L_0x56060dfadf00 .part v0x56060df9c620_0, 0, 1;
L_0x56060dfae440 .part v0x56060ded28a0_0, 0, 1;
L_0x56060dfae540 .functor MUXZ 1, L_0x56060dfae440, L_0x56060dfadf00, L_0x56060dfae1f0, C4<>;
L_0x56060dfae630 .cmp/eq 12, L_0x56060df7ffb0, L_0x7fd37c6d2450;
L_0x56060dfae850 .part L_0x7fd37c6d2060, 0, 1;
L_0x56060dfaeb00 .part v0x56060df9c620_0, 1, 1;
L_0x56060dfaec20 .part v0x56060ded28a0_0, 1, 1;
L_0x56060dfaed10 .functor MUXZ 1, L_0x56060dfaec20, L_0x56060dfaeb00, L_0x56060dfae980, C4<>;
L_0x56060dfaf630 .part v0x56060ded28a0_0, 0, 1;
L_0x56060dfaf720 .part v0x56060ded28a0_0, 1, 1;
L_0x56060dfaf940 .part v0x56060ded28a0_0, 2, 1;
L_0x56060dfaf9e0 .part v0x56060ded28a0_0, 3, 1;
L_0x56060dfaf8a0 .part v0x56060ded28a0_0, 4, 1;
L_0x56060dfafbc0 .part v0x56060ded28a0_0, 5, 1;
L_0x56060dfafd20 .part v0x56060ded28a0_0, 6, 1;
L_0x56060dfafdc0 .part v0x56060ded28a0_0, 9, 1;
L_0x56060dfb0040 .part v0x56060ded1430_0, 0, 3;
L_0x56060dfb00e0 .part v0x56060ded3070_0, 0, 1;
L_0x56060dfb0260 .part v0x56060ded3070_0, 1, 2;
L_0x56060dfb0300 .part v0x56060ded3070_0, 3, 2;
L_0x56060dfb0490 .part v0x56060deae360_0, 0, 2;
L_0x56060dfb0530 .part v0x56060deae360_0, 2, 2;
L_0x56060dfb06d0 .part v0x56060deae360_0, 4, 4;
L_0x56060dfb0770 .part v0x56060deae360_0, 8, 1;
L_0x56060dfb0920 .part v0x56060deae360_0, 9, 1;
L_0x56060dfb09c0 .part v0x56060deae360_0, 10, 1;
L_0x56060dfb0b80 .part v0x56060deae420_0, 0, 8;
L_0x56060dfb0c20 .part v0x56060deae420_0, 8, 8;
L_0x56060dfb0df0 .part v0x56060deae420_0, 16, 8;
L_0x56060dfb0e90 .part v0x56060ded1110_0, 0, 2;
L_0x56060dfb1070 .part v0x56060ded1110_0, 2, 2;
L_0x56060dfb11a0 .part v0x56060ded1110_0, 4, 2;
L_0x56060dfb1420 .part v0x56060ded1110_0, 6, 2;
L_0x56060dfb15e0 .part v0x56060ded1110_0, 13, 1;
L_0x56060dfb17e0 .part v0x56060ded1110_0, 8, 4;
L_0x56060dfb1910 .part v0x56060ded1110_0, 12, 1;
L_0x56060dfb1b20 .part v0x56060ded3f20_0, 0, 8;
L_0x56060dfb1c50 .part v0x56060ded3f20_0, 8, 8;
L_0x56060dfb2170 .part v0x56060ded43d0_0, 0, 8;
L_0x56060dfb2210 .part v0x56060ded04c0_0, 0, 4;
L_0x56060dfb2440 .part v0x56060ded04c0_0, 4, 1;
L_0x56060dfb24e0 .part v0x56060ded04c0_0, 5, 1;
L_0x56060dfb2910 .part v0x56060df24fc0_0, 0, 5;
L_0x56060dfb29b0 .part v0x56060df24fc0_0, 0, 5;
L_0x56060dfb2c00 .part v0x56060deaa230_0, 0, 5;
L_0x56060dfb2d40 .reduce/or L_0x56060dfb2ca0;
S_0x56060df373f0 .scope begin, "$unm_blk_38" "$unm_blk_38" 6 323, 6 323 0, S_0x56060dee6e30;
 .timescale 0 0;
v0x56060dea5580_0 .var "next_ctrl", 31 0;
S_0x56060deb9190 .scope function.vec4.s32, "apply_strb" "apply_strb" 6 242, 6 242 0, S_0x56060dee6e30;
 .timescale 0 0;
; Variable apply_strb is vec4 return value of scope S_0x56060deb9190
v0x56060dea4c80_0 .var "cur", 31 0;
v0x56060dea4800_0 .var "data", 31 0;
TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb ;
    %load/vec4 v0x56060deb3a90_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x56060dea4800_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x56060dea4c80_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %load/vec4 v0x56060deb3a90_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0x56060dea4800_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x56060dea4c80_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56060deb3a90_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.4, 8;
    %load/vec4 v0x56060dea4800_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %load/vec4 v0x56060dea4c80_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56060deb3a90_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %load/vec4 v0x56060dea4800_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %load/vec4 v0x56060dea4c80_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to apply_strb (store_vec4_to_lval)
    %end;
S_0x56060dea2690 .scope module, "u_dma" "dma_engine" 3 103, 7 16 0, S_0x56060deda9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "dma_en_i";
    .port_info 3 /INPUT 1 "dma_dir_i";
    .port_info 4 /INPUT 4 "burst_size_i";
    .port_info 5 /INPUT 1 "incr_addr_i";
    .port_info 6 /INPUT 32 "dma_addr_i";
    .port_info 7 /INPUT 32 "dma_len_i";
    .port_info 8 /INPUT 5 "tx_level_i";
    .port_info 9 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 10 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 11 /INPUT 5 "rx_level_i";
    .port_info 12 /INPUT 32 "fifo_rx_data_i";
    .port_info 13 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 14 /OUTPUT 1 "dma_done_set_o";
    .port_info 15 /OUTPUT 1 "axi_err_o";
    .port_info 16 /OUTPUT 1 "busy_o";
    .port_info 17 /OUTPUT 32 "awaddr_o";
    .port_info 18 /OUTPUT 1 "awvalid_o";
    .port_info 19 /INPUT 1 "awready_i";
    .port_info 20 /OUTPUT 32 "wdata_o";
    .port_info 21 /OUTPUT 1 "wvalid_o";
    .port_info 22 /OUTPUT 4 "wstrb_o";
    .port_info 23 /INPUT 1 "wready_i";
    .port_info 24 /INPUT 1 "bvalid_i";
    .port_info 25 /INPUT 2 "bresp_i";
    .port_info 26 /OUTPUT 1 "bready_o";
    .port_info 27 /OUTPUT 32 "araddr_o";
    .port_info 28 /OUTPUT 1 "arvalid_o";
    .port_info 29 /INPUT 1 "arready_i";
    .port_info 30 /INPUT 32 "rdata_i";
    .port_info 31 /INPUT 1 "rvalid_i";
    .port_info 32 /INPUT 2 "rresp_i";
    .port_info 33 /OUTPUT 1 "rready_o";
P_0x56060dd62340 .param/l "ADDR_WIDTH" 0 7 17, +C4<00000000000000000000000000100000>;
P_0x56060dd62380 .param/l "LEVEL_WIDTH" 0 7 19, +C4<00000000000000000000000000000101>;
P_0x56060dd623c0 .param/l "S_DONE" 1 7 219, C4<101>;
P_0x56060dd62400 .param/l "S_IDLE" 1 7 214, C4<000>;
P_0x56060dd62440 .param/l "S_RUN_RD" 1 7 216, C4<010>;
P_0x56060dd62480 .param/l "S_RUN_WR" 1 7 218, C4<100>;
P_0x56060dd624c0 .param/l "S_WAIT_RD" 1 7 215, C4<001>;
P_0x56060dd62500 .param/l "S_WAIT_WR" 1 7 217, C4<011>;
P_0x56060dd62540 .param/l "TX_DEPTH_LEVEL" 1 7 104, C4<10000>;
P_0x56060dd62580 .param/l "TX_FIFO_DEPTH" 0 7 18, +C4<00000000000000000000000000010000>;
L_0x56060dfbdb40 .functor AND 1, v0x56060df84d90_0, L_0x56060dfafd20, C4<1>, C4<1>;
L_0x56060dfbdcd0 .functor NOT 1, v0x56060df852e0_0, C4<0>, C4<0>, C4<0>;
L_0x56060dfbdd40 .functor AND 1, L_0x56060dfafd20, L_0x56060dfbdcd0, C4<1>, C4<1>;
L_0x56060dfbe940 .functor NOT 1, v0x56060df9c850_0, C4<0>, C4<0>, C4<0>;
L_0x56060dfbf190 .functor NOT 1, v0x56060df9c850_0, C4<0>, C4<0>, C4<0>;
L_0x56060dfbf350 .functor BUFZ 32, v0x56060dea3c80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56060dfbf410 .functor BUFZ 1, v0x56060deba700_0, C4<0>, C4<0>, C4<0>;
L_0x56060dfbf4d0 .functor BUFZ 1, v0x56060dcd85a0_0, C4<0>, C4<0>, C4<0>;
L_0x56060dfbf5e0 .functor BUFZ 32, v0x56060dcd81a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56060dfbf6a0 .functor BUFZ 1, v0x56060de35f70_0, C4<0>, C4<0>, C4<0>;
L_0x56060dfbf7c0 .functor BUFZ 32, v0x56060dda2410_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56060dfbf830 .functor BUFZ 1, v0x56060ddf7530_0, C4<0>, C4<0>, C4<0>;
L_0x56060dfbf960 .functor BUFZ 32, v0x56060df82560_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56060dfbfa20 .functor BUFZ 1, v0x56060df827e0_0, C4<0>, C4<0>, C4<0>;
L_0x56060dfbf8f0 .functor BUFZ 4, v0x56060df82740_0, C4<0000>, C4<0000>, C4<0000>;
L_0x56060dfbfbb0 .functor BUFZ 1, v0x56060dcec630_0, C4<0>, C4<0>, C4<0>;
L_0x56060dfbfd00 .functor BUFZ 1, v0x56060dd40940_0, C4<0>, C4<0>, C4<0>;
L_0x7fd37c6d3338 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x56060ddf73d0_0 .net/2u *"_ivl_0", 4 0, L_0x7fd37c6d3338;  1 drivers
v0x56060df82cc0_0 .net *"_ivl_10", 0 0, L_0x56060dfbdcd0;  1 drivers
v0x56060df82da0_0 .net *"_ivl_16", 29 0, L_0x56060dfbddb0;  1 drivers
L_0x7fd37c6d33c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56060df82e90_0 .net *"_ivl_18", 1 0, L_0x7fd37c6d33c8;  1 drivers
L_0x7fd37c6d3410 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x56060df82f70_0 .net/2u *"_ivl_20", 3 0, L_0x7fd37c6d3410;  1 drivers
v0x56060df83050_0 .net *"_ivl_22", 0 0, L_0x56060dfbdf40;  1 drivers
L_0x7fd37c6d3458 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x56060df83110_0 .net/2u *"_ivl_24", 3 0, L_0x7fd37c6d3458;  1 drivers
v0x56060df831f0_0 .net *"_ivl_28", 31 0, L_0x56060dfbe250;  1 drivers
L_0x7fd37c6d34a0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56060df832d0_0 .net *"_ivl_31", 27 0, L_0x7fd37c6d34a0;  1 drivers
v0x56060df833b0_0 .net *"_ivl_35", 3 0, L_0x56060dfbe520;  1 drivers
L_0x7fd37c6d34e8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56060df83490_0 .net/2u *"_ivl_38", 27 0, L_0x7fd37c6d34e8;  1 drivers
L_0x7fd37c6d3380 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x56060df83570_0 .net/2u *"_ivl_4", 4 0, L_0x7fd37c6d3380;  1 drivers
v0x56060df83650_0 .net *"_ivl_40", 31 0, L_0x56060dfbe710;  1 drivers
v0x56060df83730_0 .net *"_ivl_44", 29 0, L_0x56060dfbe850;  1 drivers
L_0x7fd37c6d3530 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56060df83810_0 .net *"_ivl_46", 1 0, L_0x7fd37c6d3530;  1 drivers
L_0x7fd37c6d3578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56060df838f0_0 .net/2u *"_ivl_48", 0 0, L_0x7fd37c6d3578;  1 drivers
L_0x7fd37c6d35c0 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x56060df839d0_0 .net/2u *"_ivl_52", 4 0, L_0x7fd37c6d35c0;  1 drivers
v0x56060df83bc0_0 .net *"_ivl_54", 4 0, L_0x56060dfbec60;  1 drivers
v0x56060df83ca0_0 .var "addr_r", 31 0;
v0x56060df83d60_0 .net "araddr_o", 31 0, L_0x56060dfbf350;  alias, 1 drivers
v0x56060df83e40_0 .net "araddr_w", 31 0, v0x56060dea3c80_0;  1 drivers
v0x56060df83f00_0 .net "arready_i", 0 0, v0x56060df97170_0;  alias, 1 drivers
v0x56060df83fa0_0 .net "arvalid_o", 0 0, L_0x56060dfbf410;  alias, 1 drivers
v0x56060df84040_0 .net "arvalid_w", 0 0, v0x56060deba700_0;  1 drivers
v0x56060df84110_0 .net "awaddr_o", 31 0, L_0x56060dfbf7c0;  alias, 1 drivers
v0x56060df841b0_0 .net "awaddr_w", 31 0, v0x56060dda2410_0;  1 drivers
v0x56060df842a0_0 .net "awready_i", 0 0, v0x56060df974f0_0;  alias, 1 drivers
v0x56060df84370_0 .net "awvalid_o", 0 0, L_0x56060dfbf830;  alias, 1 drivers
v0x56060df84410_0 .net "awvalid_w", 0 0, v0x56060ddf7530_0;  1 drivers
v0x56060df844e0_0 .var "axi_err_o", 0 0;
v0x56060df845d0_0 .net "beats_level", 4 0, L_0x56060dfbeaf0;  1 drivers
v0x56060df84690_0 .net "beats_w", 3 0, L_0x56060dfbe5c0;  1 drivers
v0x56060df84770_0 .net "bready_o", 0 0, L_0x56060dfbfbb0;  alias, 1 drivers
v0x56060df84830_0 .net "bready_w", 0 0, v0x56060dcec630_0;  1 drivers
v0x56060df848d0_0 .net "bresp_i", 1 0, v0x56060df97720_0;  alias, 1 drivers
v0x56060df84990_0 .var "burst_len_r", 31 0;
v0x56060df84a70_0 .net "burst_size_i", 3 0, L_0x56060dfb2210;  alias, 1 drivers
v0x56060df84b30_0 .var "burst_size_r", 3 0;
v0x56060df84c10_0 .net "burst_words_w", 3 0, L_0x56060dfbe090;  1 drivers
v0x56060df84cf0_0 .net "busy_o", 0 0, L_0x56060dfbdb40;  alias, 1 drivers
v0x56060df84d90_0 .var "busy_r", 0 0;
v0x56060df84e30_0 .net "bvalid_i", 0 0, v0x56060df977f0_0;  alias, 1 drivers
v0x56060df84f00_0 .net "clk", 0 0, v0x56060df98b60_0;  alias, 1 drivers
v0x56060df84fa0_0 .net "data_out_w", 31 0, v0x56060dcd81a0_0;  1 drivers
v0x56060df85070_0 .net "dma_addr_i", 31 0, L_0x56060dfb2720;  alias, 1 drivers
v0x56060df85140_0 .net "dma_dir_i", 0 0, L_0x56060dfb2440;  alias, 1 drivers
v0x56060df85210_0 .var "dma_done_set_o", 0 0;
v0x56060df852e0_0 .var "dma_en_d", 0 0;
v0x56060df85380_0 .net "dma_en_i", 0 0, L_0x56060dfafd20;  alias, 1 drivers
v0x56060df85450_0 .net "dma_len_i", 31 0, L_0x56060dfb2790;  alias, 1 drivers
v0x56060df85520_0 .net "fifo_rx_data_i", 31 0, L_0x56060dfb4820;  alias, 1 drivers
v0x56060df855c0_0 .net "fifo_rx_re_o", 0 0, L_0x56060dfbfd00;  alias, 1 drivers
v0x56060df85660_0 .net "fifo_tx_data_o", 31 0, L_0x56060dfbf5e0;  1 drivers
v0x56060df85720_0 .net "fifo_tx_we_o", 0 0, L_0x56060dfbf6a0;  1 drivers
v0x56060df857e0_0 .net "incr_addr_i", 0 0, L_0x56060dfb24e0;  alias, 1 drivers
v0x56060df85880_0 .var "incr_addr_r", 0 0;
v0x56060df85920_0 .net "len_w", 31 0, L_0x56060dfbe9b0;  1 drivers
v0x56060df85a00_0 .net "rd_done", 0 0, v0x56060dcd8280_0;  1 drivers
v0x56060df85ad0_0 .net "rd_en_w", 0 0, v0x56060dd40940_0;  1 drivers
v0x56060df85ba0_0 .var "rd_start", 0 0;
v0x56060df85c70_0 .net "rdata_i", 31 0, v0x56060df97bf0_0;  alias, 1 drivers
v0x56060df85d40_0 .var "rem_bytes_r", 31 0;
v0x56060df85de0_0 .net "rem_lt_burst", 0 0, L_0x56060dfbe390;  1 drivers
v0x56060df85e80_0 .net "rem_words_w", 31 0, L_0x56060dfbde50;  1 drivers
v0x56060df85f60_0 .net "resetn", 0 0, v0x56060df9c850_0;  alias, 1 drivers
v0x56060df86050_0 .net "rready_o", 0 0, L_0x56060dfbf4d0;  alias, 1 drivers
v0x56060df86110_0 .net "rready_w", 0 0, v0x56060dcd85a0_0;  1 drivers
v0x56060df861b0_0 .net "rresp_i", 1 0, v0x56060df97f50_0;  alias, 1 drivers
v0x56060df86270_0 .net "rvalid_i", 0 0, v0x56060df97ff0_0;  alias, 1 drivers
v0x56060df86340_0 .net "rx_data_ok", 0 0, L_0x56060dfbef20;  1 drivers
v0x56060df863e0_0 .net "rx_empty", 0 0, L_0x56060dfbda00;  1 drivers
v0x56060df864b0_0 .net "rx_level_i", 4 0, L_0x56060dfb4890;  alias, 1 drivers
v0x56060df86570_0 .net "start_pulse", 0 0, L_0x56060dfbdd40;  1 drivers
v0x56060df86630_0 .var "state", 2 0;
v0x56060df86710_0 .net "tx_full", 0 0, L_0x56060dfbd910;  1 drivers
v0x56060df867e0_0 .net "tx_level_i", 4 0, L_0x56060dfb4480;  alias, 1 drivers
v0x56060df868a0_0 .net "tx_space_ok", 0 0, L_0x56060dfbeda0;  1 drivers
v0x56060df86960_0 .net "wdata_o", 31 0, L_0x56060dfbf960;  alias, 1 drivers
v0x56060df86a40_0 .net "wdata_w", 31 0, v0x56060df82560_0;  1 drivers
v0x56060df86b30_0 .net "wr_done", 0 0, v0x56060dd40660_0;  1 drivers
v0x56060df86c00_0 .net "wr_en_w", 0 0, v0x56060de35f70_0;  1 drivers
v0x56060df86cd0_0 .var "wr_start", 0 0;
v0x56060df86da0_0 .net "wready_i", 0 0, v0x56060df98240_0;  alias, 1 drivers
v0x56060df86e70_0 .net "wstrb_o", 3 0, L_0x56060dfbf8f0;  alias, 1 drivers
v0x56060df86f10_0 .net "wstrb_w", 3 0, v0x56060df82740_0;  1 drivers
v0x56060df86fe0_0 .net "wvalid_o", 0 0, L_0x56060dfbfa20;  alias, 1 drivers
v0x56060df87080_0 .net "wvalid_w", 0 0, v0x56060df827e0_0;  1 drivers
L_0x56060dfbd910 .cmp/eq 5, L_0x56060dfb4480, L_0x7fd37c6d3338;
L_0x56060dfbda00 .cmp/eq 5, L_0x56060dfb4890, L_0x7fd37c6d3380;
L_0x56060dfbddb0 .part v0x56060df85d40_0, 2, 30;
L_0x56060dfbde50 .concat [ 30 2 0 0], L_0x56060dfbddb0, L_0x7fd37c6d33c8;
L_0x56060dfbdf40 .cmp/eq 4, v0x56060df84b30_0, L_0x7fd37c6d3410;
L_0x56060dfbe090 .functor MUXZ 4, v0x56060df84b30_0, L_0x7fd37c6d3458, L_0x56060dfbdf40, C4<>;
L_0x56060dfbe250 .concat [ 4 28 0 0], L_0x56060dfbe090, L_0x7fd37c6d34a0;
L_0x56060dfbe390 .cmp/gt 32, L_0x56060dfbe250, L_0x56060dfbde50;
L_0x56060dfbe520 .part L_0x56060dfbde50, 0, 4;
L_0x56060dfbe5c0 .functor MUXZ 4, L_0x56060dfbe090, L_0x56060dfbe520, L_0x56060dfbe390, C4<>;
L_0x56060dfbe710 .concat [ 4 28 0 0], L_0x56060dfbe5c0, L_0x7fd37c6d34e8;
L_0x56060dfbe850 .part L_0x56060dfbe710, 0, 30;
L_0x56060dfbe9b0 .concat [ 2 30 0 0], L_0x7fd37c6d3530, L_0x56060dfbe850;
L_0x56060dfbeaf0 .concat [ 4 1 0 0], L_0x56060dfbe5c0, L_0x7fd37c6d3578;
L_0x56060dfbec60 .arith/sub 5, L_0x7fd37c6d35c0, L_0x56060dfbeaf0;
L_0x56060dfbeda0 .cmp/ge 5, L_0x56060dfbec60, L_0x56060dfb4480;
L_0x56060dfbef20 .cmp/ge 5, L_0x56060dfb4890, L_0x56060dfbeaf0;
L_0x56060dfbeff0 .part v0x56060df84990_0, 0, 16;
L_0x56060dfbf230 .part v0x56060df84990_0, 0, 16;
S_0x56060df36270 .scope module, "u_axi_read_block" "axi_read_block" 7 156, 7 338 0, S_0x56060dea2690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "araddr";
    .port_info 6 /OUTPUT 1 "arvalid";
    .port_info 7 /INPUT 1 "arready";
    .port_info 8 /INPUT 1 "rvalid";
    .port_info 9 /INPUT 32 "rdata";
    .port_info 10 /OUTPUT 1 "rready";
    .port_info 11 /OUTPUT 32 "data_out";
    .port_info 12 /OUTPUT 1 "wr_en";
    .port_info 13 /INPUT 1 "full";
    .port_info 14 /OUTPUT 1 "busy";
    .port_info 15 /OUTPUT 1 "done";
P_0x56060dd94780 .param/l "ADDR" 1 7 360, C4<01>;
P_0x56060dd947c0 .param/l "DATA" 1 7 360, C4<10>;
P_0x56060dd94800 .param/l "IDLE" 1 7 360, C4<00>;
P_0x56060dd94840 .param/l "RESP" 1 7 360, C4<11>;
v0x56060df03d00_0 .net "addr", 31 0, v0x56060df83ca0_0;  1 drivers
v0x56060dea3ba0_0 .var "addr_reg", 31 0;
v0x56060dea3c80_0 .var "araddr", 31 0;
v0x56060deba660_0 .net "arready", 0 0, v0x56060df97170_0;  alias, 1 drivers
v0x56060deba700_0 .var "arvalid", 0 0;
v0x56060deda6e0_0 .var "arvalid_r", 0 0;
v0x56060deda780_0 .var "busy", 0 0;
v0x56060deb70d0_0 .net "clk", 0 0, v0x56060df98b60_0;  alias, 1 drivers
v0x56060deb71c0_0 .var "count", 15 0;
v0x56060dcd81a0_0 .var "data_out", 31 0;
v0x56060dcd8280_0 .var "done", 0 0;
v0x56060dcd8340_0 .net "full", 0 0, L_0x56060dfbd910;  alias, 1 drivers
v0x56060dcd8400_0 .net "rdata", 31 0, v0x56060df97bf0_0;  alias, 1 drivers
v0x56060dcd84e0_0 .net "reset", 0 0, L_0x56060dfbe940;  1 drivers
v0x56060dcd85a0_0 .var "rready", 0 0;
v0x56060de35c30_0 .net "rvalid", 0 0, v0x56060df97ff0_0;  alias, 1 drivers
v0x56060de35cf0_0 .net "start", 0 0, v0x56060df85ba0_0;  1 drivers
v0x56060de35db0_0 .var "state", 1 0;
v0x56060de35e90_0 .net "transfer_size", 15 0, L_0x56060dfbeff0;  1 drivers
v0x56060de35f70_0 .var "wr_en", 0 0;
S_0x56060df36970 .scope module, "u_axi_write_block" "axi_write_block" 7 175, 7 431 0, S_0x56060dea2690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "awaddr";
    .port_info 6 /OUTPUT 1 "awvalid";
    .port_info 7 /INPUT 1 "awready";
    .port_info 8 /OUTPUT 32 "wdata";
    .port_info 9 /OUTPUT 1 "wvalid";
    .port_info 10 /OUTPUT 4 "wstrb";
    .port_info 11 /INPUT 1 "wready";
    .port_info 12 /INPUT 1 "bvalid";
    .port_info 13 /OUTPUT 1 "bready";
    .port_info 14 /INPUT 32 "data_in";
    .port_info 15 /INPUT 1 "empty";
    .port_info 16 /OUTPUT 1 "rd_en";
    .port_info 17 /OUTPUT 1 "busy";
    .port_info 18 /OUTPUT 1 "done";
P_0x56060df79f00 .param/l "ADDR" 1 7 460, C4<01>;
P_0x56060df79f40 .param/l "DATA" 1 7 460, C4<10>;
P_0x56060df79f80 .param/l "IDLE" 1 7 460, C4<00>;
P_0x56060df79fc0 .param/l "RESP" 1 7 460, C4<11>;
v0x56060dda2290_0 .net "addr", 31 0, v0x56060df83ca0_0;  alias, 1 drivers
v0x56060dda2350_0 .var "addr_reg", 31 0;
v0x56060dda2410_0 .var "awaddr", 31 0;
v0x56060ddf7470_0 .net "awready", 0 0, v0x56060df974f0_0;  alias, 1 drivers
v0x56060ddf7530_0 .var "awvalid", 0 0;
v0x56060dcec570_0 .var "awvalid_r", 0 0;
v0x56060dcec630_0 .var "bready", 0 0;
v0x56060dcec6f0_0 .var "busy", 0 0;
v0x56060dcec7b0_0 .net "bvalid", 0 0, v0x56060df977f0_0;  alias, 1 drivers
v0x56060dcec870_0 .net "clk", 0 0, v0x56060df98b60_0;  alias, 1 drivers
v0x56060dcec910_0 .var "count", 15 0;
v0x56060dd405a0_0 .net "data_in", 31 0, L_0x56060dfb4820;  alias, 1 drivers
v0x56060dd40660_0 .var "done", 0 0;
v0x56060dd40700_0 .net "empty", 0 0, L_0x56060dfbda00;  alias, 1 drivers
v0x56060dd407c0_0 .var "have_word", 0 0;
v0x56060dd40880_0 .var "hold_bready", 0 0;
v0x56060dd40940_0 .var "rd_en", 0 0;
v0x56060de2b020_0 .var "rd_pending", 0 0;
v0x56060de2b0e0_0 .net "reset", 0 0, L_0x56060dfbf190;  1 drivers
v0x56060de2b1a0_0 .net "start", 0 0, v0x56060df86cd0_0;  1 drivers
v0x56060de2b260_0 .var "state", 1 0;
v0x56060df824c0_0 .net "transfer_size", 15 0, L_0x56060dfbf230;  1 drivers
v0x56060df82560_0 .var "wdata", 31 0;
v0x56060df82600_0 .var "word_q", 31 0;
v0x56060df826a0_0 .net "wready", 0 0, v0x56060df98240_0;  alias, 1 drivers
v0x56060df82740_0 .var "wstrb", 3 0;
v0x56060df827e0_0 .var "wvalid", 0 0;
v0x56060df828a0_0 .var "wvalid_r", 0 0;
S_0x56060df36cf0 .scope module, "u_frx" "fifo_rx" 3 83, 8 2 0, S_0x56060deda9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /OUTPUT 5 "level_o";
    .port_info 6 /INPUT 1 "rd_en_i";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "empty_o";
P_0x56060de2e7e0 .param/l "DEPTH" 0 8 4, +C4<00000000000000000000000000010000>;
P_0x56060de2e820 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000100000>;
L_0x56060dfb4820 .functor BUFZ 32, v0x56060df87ef0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56060dfb4890 .functor BUFZ 5, v0x56060df87a60_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fd37c6d27f8 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x56060df877b0_0 .net/2u *"_ivl_0", 4 0, L_0x7fd37c6d27f8;  1 drivers
L_0x7fd37c6d2840 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x56060df878b0_0 .net/2u *"_ivl_4", 4 0, L_0x7fd37c6d2840;  1 drivers
v0x56060df87990_0 .net "clk", 0 0, v0x56060df98b60_0;  alias, 1 drivers
v0x56060df87a60_0 .var "count", 4 0;
v0x56060df87b20_0 .net "empty_o", 0 0, L_0x56060dfb46e0;  alias, 1 drivers
v0x56060df87c30_0 .net "full_o", 0 0, L_0x56060dfb4580;  alias, 1 drivers
v0x56060df87cd0_0 .net "level_o", 4 0, L_0x56060dfb4890;  alias, 1 drivers
v0x56060df87d90 .array "mem", 15 0, 31 0;
v0x56060df87e30_0 .net "rd_data_o", 31 0, L_0x56060dfb4820;  alias, 1 drivers
v0x56060df87ef0_0 .var "rd_data_r", 31 0;
v0x56060df87fd0_0 .net "rd_en_i", 0 0, L_0x56060dfb4990;  1 drivers
v0x56060df88090_0 .var "rd_ptr", 3 0;
v0x56060df88170_0 .net "resetn", 0 0, v0x56060df9c850_0;  alias, 1 drivers
v0x56060df88210_0 .net "wr_data_i", 31 0, v0x56060df93d40_0;  alias, 1 drivers
v0x56060df882f0_0 .net "wr_en_i", 0 0, v0x56060df93ea0_0;  alias, 1 drivers
v0x56060df883b0_0 .var "wr_ptr", 3 0;
L_0x56060dfb4580 .cmp/eq 5, v0x56060df87a60_0, L_0x7fd37c6d27f8;
L_0x56060dfb46e0 .cmp/eq 5, v0x56060df87a60_0, L_0x7fd37c6d2840;
S_0x56060df37070 .scope module, "u_fsm" "qspi_fsm" 3 91, 9 7 0, S_0x56060deda9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 2 "cmd_lanes_sel";
    .port_info 5 /INPUT 2 "addr_lanes_sel";
    .port_info 6 /INPUT 2 "data_lanes_sel";
    .port_info 7 /INPUT 2 "addr_bytes_sel";
    .port_info 8 /INPUT 1 "mode_en";
    .port_info 9 /INPUT 4 "dummy_cycles";
    .port_info 10 /INPUT 1 "dir";
    .port_info 11 /INPUT 1 "quad_en";
    .port_info 12 /INPUT 1 "cs_auto";
    .port_info 13 /INPUT 2 "cs_delay";
    .port_info 14 /INPUT 1 "xip_cont_read";
    .port_info 15 /INPUT 8 "cmd_opcode";
    .port_info 16 /INPUT 8 "mode_bits";
    .port_info 17 /INPUT 32 "addr";
    .port_info 18 /INPUT 32 "len_bytes";
    .port_info 19 /INPUT 32 "clk_div";
    .port_info 20 /INPUT 1 "cpol";
    .port_info 21 /INPUT 1 "cpha";
    .port_info 22 /INPUT 32 "tx_data_fifo";
    .port_info 23 /INPUT 1 "tx_empty";
    .port_info 24 /OUTPUT 1 "tx_ren";
    .port_info 25 /OUTPUT 32 "rx_data_fifo";
    .port_info 26 /OUTPUT 1 "rx_wen";
    .port_info 27 /INPUT 1 "rx_full";
    .port_info 28 /OUTPUT 1 "sclk";
    .port_info 29 /OUTPUT 1 "cs_n";
    .port_info 30 /INOUT 1 "io0";
    .port_info 31 /INOUT 1 "io1";
    .port_info 32 /INOUT 1 "io2";
    .port_info 33 /INOUT 1 "io3";
P_0x56060df885b0 .param/l "ADDR_BIT" 1 9 229, C4<0011>;
P_0x56060df885f0 .param/l "ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000100000>;
P_0x56060df88630 .param/l "CMD_BIT" 1 9 228, C4<0010>;
P_0x56060df88670 .param/l "CS_DELAY_SHIFT" 1 9 256, +C4<00000000000000000000000000000100>;
P_0x56060df886b0 .param/l "CS_DONE" 1 9 234, C4<1000>;
P_0x56060df886f0 .param/l "CS_HOLD" 1 9 233, C4<0111>;
P_0x56060df88730 .param/l "CS_SETUP" 1 9 227, C4<0001>;
P_0x56060df88770 .param/l "DATA_BIT" 1 9 232, C4<0110>;
P_0x56060df887b0 .param/l "DUMMY_BIT" 1 9 231, C4<0101>;
P_0x56060df887f0 .param/l "ERASE" 1 9 235, C4<1001>;
P_0x56060df88830 .param/l "IDLE" 1 9 226, C4<0000>;
P_0x56060df88870 .param/l "MODE_BIT" 1 9 230, C4<0100>;
P_0x56060df888b0 .param/l "POST_WRITE_HOLD_CYCLES" 1 9 252, +C4<00000000000000000000000001000000>;
P_0x56060df888f0 .param/l "RD_SETUP" 1 9 237, C4<1011>;
P_0x56060df88930 .param/l "WR_SETUP" 1 9 236, C4<1010>;
L_0x56060dfb5090 .functor XNOR 1, v0x56060df944e0_0, L_0x56060dfaf9e0, C4<0>, C4<0>;
L_0x56060dfb5100 .functor AND 1, v0x56060df941e0_0, L_0x56060dfb5090, C4<1>, C4<1>;
L_0x56060dfb51f0 .functor XOR 1, v0x56060df944e0_0, L_0x56060dfaf9e0, C4<0>, C4<0>;
L_0x56060dfb52b0 .functor AND 1, v0x56060df941e0_0, L_0x56060dfb51f0, C4<1>, C4<1>;
L_0x56060dfb5610 .functor BUFZ 1, L_0x56060dfb53f0, C4<0>, C4<0>, C4<0>;
L_0x56060dfb5ce0 .functor AND 1, L_0x56060dfb69c0, L_0x56060dfb6ae0, C4<1>, C4<1>;
L_0x56060dfb6f20 .functor OR 1, L_0x56060dfb5ce0, L_0x56060dfb6de0, C4<0>, C4<0>;
L_0x56060dfb7510 .functor AND 1, L_0x56060dfb71f0, L_0x56060dfb72e0, C4<1>, C4<1>;
L_0x56060dfb7710 .functor AND 1, L_0x56060dfb7510, L_0x56060dfb7670, C4<1>, C4<1>;
L_0x56060dfb7a10 .functor AND 1, L_0x56060dfb7710, L_0x56060dfb7820, C4<1>, C4<1>;
L_0x56060dfb7c20 .functor AND 1, L_0x56060dfb7a10, L_0x56060dfb7b80, C4<1>, C4<1>;
L_0x56060dfb7d30 .functor AND 1, L_0x56060dfb7c20, L_0x56060dfb5610, C4<1>, C4<1>;
L_0x56060dfb8150 .functor AND 1, L_0x56060dfb7d30, L_0x56060dfb8240, C4<1>, C4<1>;
L_0x56060dfb8610 .functor AND 1, L_0x56060dfb8150, L_0x56060dfb8570, C4<1>, C4<1>;
L_0x56060dfb7e40 .functor AND 1, L_0x56060dfb87a0, L_0x56060dfb5610, C4<1>, C4<1>;
L_0x56060dfb8c30 .functor AND 1, L_0x56060dfb7e40, L_0x56060dfb8e80, C4<1>, C4<1>;
L_0x56060dfb92e0 .functor AND 1, L_0x56060dfb8c30, L_0x56060dfb90a0, C4<1>, C4<1>;
L_0x56060dfb94e0 .functor AND 1, L_0x56060dfb92e0, L_0x56060dfb93f0, C4<1>, C4<1>;
L_0x56060dfb98e0 .functor AND 1, L_0x56060dfb94e0, L_0x56060dfb9690, C4<1>, C4<1>;
L_0x56060dfb9a90 .functor AND 1, L_0x56060dfb98e0, L_0x56060dfb99f0, C4<1>, C4<1>;
L_0x56060dfb9c50 .functor OR 1, L_0x56060dfb8610, L_0x56060dfb9a90, C4<0>, C4<0>;
L_0x56060dfb9f20 .functor AND 1, L_0x56060dfb95f0, L_0x56060dfb5610, C4<1>, C4<1>;
L_0x56060dfba1e0 .functor AND 1, L_0x56060dfb9f20, L_0x56060dfba420, C4<1>, C4<1>;
L_0x56060dfba880 .functor AND 1, L_0x56060dfba1e0, L_0x56060dfba600, C4<1>, C4<1>;
L_0x56060dfbab50 .functor AND 1, L_0x56060dfba880, L_0x56060dfbaa60, C4<1>, C4<1>;
L_0x56060dfbaea0 .functor AND 1, L_0x56060dfbab50, L_0x56060dfbac60, C4<1>, C4<1>;
L_0x56060dfbb090 .functor OR 1, L_0x56060dfb9c50, L_0x56060dfbaea0, C4<0>, C4<0>;
L_0x56060dfbb290 .functor AND 1, L_0x56060dfbb1a0, L_0x56060dfb5610, C4<1>, C4<1>;
L_0x56060dfbb6e0 .functor AND 1, L_0x56060dfbb290, L_0x56060dfbb440, C4<1>, C4<1>;
L_0x56060dfbb8e0 .functor AND 1, L_0x56060dfbb6e0, L_0x56060dfbb7f0, C4<1>, C4<1>;
L_0x56060dfbbd50 .functor AND 1, L_0x56060dfbb8e0, L_0x56060dfbbaf0, C4<1>, C4<1>;
L_0x56060dfbbe60 .functor OR 1, L_0x56060dfbb090, L_0x56060dfbbd50, C4<0>, C4<0>;
L_0x56060dfbc480 .functor AND 1, L_0x56060dfbc080, L_0x56060dfbc4f0, C4<1>, C4<1>;
L_0x56060dfbc950 .functor AND 1, L_0x56060dfbc480, L_0x56060dfbca10, C4<1>, C4<1>;
L_0x56060dfbcf50 .functor AND 1, L_0x56060dfbc950, L_0x56060dfbceb0, C4<1>, C4<1>;
L_0x56060dfbd060 .functor OR 1, L_0x56060dfbbe60, L_0x56060dfbcf50, C4<0>, C4<0>;
L_0x56060dfbcd90 .functor AND 1, L_0x56060dfb7070, L_0x56060dfbd060, C4<1>, C4<1>;
L_0x7fd37c6d2888 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x56060df8a120_0 .net/2u *"_ivl_0", 1 0, L_0x7fd37c6d2888;  1 drivers
L_0x7fd37c6d2960 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x56060df8a220_0 .net/2u *"_ivl_10", 5 0, L_0x7fd37c6d2960;  1 drivers
L_0x7fd37c6d2b58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x56060df8a300_0 .net/2u *"_ivl_100", 5 0, L_0x7fd37c6d2b58;  1 drivers
v0x56060df8a3f0_0 .net *"_ivl_102", 0 0, L_0x56060dfb72e0;  1 drivers
v0x56060df8a4b0_0 .net *"_ivl_105", 0 0, L_0x56060dfb7510;  1 drivers
v0x56060df8a5c0_0 .net *"_ivl_107", 0 0, L_0x56060dfb7670;  1 drivers
v0x56060df8a680_0 .net *"_ivl_109", 0 0, L_0x56060dfb7710;  1 drivers
L_0x7fd37c6d2ba0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x56060df8a740_0 .net/2u *"_ivl_110", 3 0, L_0x7fd37c6d2ba0;  1 drivers
v0x56060df8a820_0 .net *"_ivl_112", 0 0, L_0x56060dfb7820;  1 drivers
v0x56060df8a8e0_0 .net *"_ivl_115", 0 0, L_0x56060dfb7a10;  1 drivers
L_0x7fd37c6d2be8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56060df8a9a0_0 .net/2u *"_ivl_116", 31 0, L_0x7fd37c6d2be8;  1 drivers
v0x56060df8aa80_0 .net *"_ivl_118", 0 0, L_0x56060dfb7b80;  1 drivers
L_0x7fd37c6d29a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x56060df8ab40_0 .net/2u *"_ivl_12", 5 0, L_0x7fd37c6d29a8;  1 drivers
v0x56060df8ac20_0 .net *"_ivl_121", 0 0, L_0x56060dfb7c20;  1 drivers
v0x56060df8ace0_0 .net *"_ivl_123", 0 0, L_0x56060dfb7d30;  1 drivers
L_0x7fd37c6d2c30 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x56060df8ada0_0 .net/2u *"_ivl_124", 2 0, L_0x7fd37c6d2c30;  1 drivers
v0x56060df8ae80_0 .net *"_ivl_126", 5 0, L_0x56060dfb7eb0;  1 drivers
v0x56060df8af60_0 .net *"_ivl_128", 5 0, L_0x56060dfb80b0;  1 drivers
L_0x7fd37c6d2c78 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x56060df8b040_0 .net/2u *"_ivl_130", 5 0, L_0x7fd37c6d2c78;  1 drivers
v0x56060df8b120_0 .net *"_ivl_132", 0 0, L_0x56060dfb8240;  1 drivers
v0x56060df8b1e0_0 .net *"_ivl_135", 0 0, L_0x56060dfb8150;  1 drivers
v0x56060df8b2a0_0 .net *"_ivl_137", 0 0, L_0x56060dfb8570;  1 drivers
v0x56060df8b360_0 .net *"_ivl_139", 0 0, L_0x56060dfb8610;  1 drivers
v0x56060df8b420_0 .net *"_ivl_14", 5 0, L_0x56060dfb4c70;  1 drivers
L_0x7fd37c6d2cc0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x56060df8b500_0 .net/2u *"_ivl_140", 3 0, L_0x7fd37c6d2cc0;  1 drivers
v0x56060df8b5e0_0 .net *"_ivl_142", 0 0, L_0x56060dfb87a0;  1 drivers
v0x56060df8b6a0_0 .net *"_ivl_145", 0 0, L_0x56060dfb7e40;  1 drivers
L_0x7fd37c6d2d08 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x56060df8b760_0 .net/2u *"_ivl_146", 2 0, L_0x7fd37c6d2d08;  1 drivers
v0x56060df8b840_0 .net *"_ivl_148", 5 0, L_0x56060dfb8a50;  1 drivers
v0x56060df8b920_0 .net *"_ivl_150", 5 0, L_0x56060dfb8b90;  1 drivers
v0x56060df8ba00_0 .net *"_ivl_152", 0 0, L_0x56060dfb8e80;  1 drivers
v0x56060df8bac0_0 .net *"_ivl_155", 0 0, L_0x56060dfb8c30;  1 drivers
v0x56060df8bb80_0 .net *"_ivl_157", 0 0, L_0x56060dfb90a0;  1 drivers
v0x56060df8bc40_0 .net *"_ivl_159", 0 0, L_0x56060dfb92e0;  1 drivers
L_0x7fd37c6d2d50 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x56060df8bd00_0 .net/2u *"_ivl_160", 3 0, L_0x7fd37c6d2d50;  1 drivers
v0x56060df8bde0_0 .net *"_ivl_162", 0 0, L_0x56060dfb93f0;  1 drivers
v0x56060df8bea0_0 .net *"_ivl_165", 0 0, L_0x56060dfb94e0;  1 drivers
L_0x7fd37c6d2d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56060df8bf60_0 .net/2u *"_ivl_166", 31 0, L_0x7fd37c6d2d98;  1 drivers
v0x56060df8c040_0 .net *"_ivl_168", 0 0, L_0x56060dfb9690;  1 drivers
v0x56060df8c100_0 .net *"_ivl_171", 0 0, L_0x56060dfb98e0;  1 drivers
v0x56060df8c1c0_0 .net *"_ivl_173", 0 0, L_0x56060dfb99f0;  1 drivers
v0x56060df8c280_0 .net *"_ivl_175", 0 0, L_0x56060dfb9a90;  1 drivers
v0x56060df8c340_0 .net *"_ivl_177", 0 0, L_0x56060dfb9c50;  1 drivers
L_0x7fd37c6d2de0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x56060df8c400_0 .net/2u *"_ivl_178", 3 0, L_0x7fd37c6d2de0;  1 drivers
v0x56060df8c4e0_0 .net *"_ivl_180", 0 0, L_0x56060dfb95f0;  1 drivers
v0x56060df8c5a0_0 .net *"_ivl_183", 0 0, L_0x56060dfb9f20;  1 drivers
L_0x7fd37c6d2e28 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x56060df8c660_0 .net/2u *"_ivl_184", 2 0, L_0x7fd37c6d2e28;  1 drivers
v0x56060df8c740_0 .net *"_ivl_186", 5 0, L_0x56060dfba0a0;  1 drivers
v0x56060df8c820_0 .net *"_ivl_188", 5 0, L_0x56060dfba140;  1 drivers
L_0x7fd37c6d2e70 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x56060df8c900_0 .net/2u *"_ivl_190", 5 0, L_0x7fd37c6d2e70;  1 drivers
v0x56060df8c9e0_0 .net *"_ivl_192", 0 0, L_0x56060dfba420;  1 drivers
v0x56060df8caa0_0 .net *"_ivl_195", 0 0, L_0x56060dfba1e0;  1 drivers
L_0x7fd37c6d2eb8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x56060df8cb60_0 .net/2u *"_ivl_196", 3 0, L_0x7fd37c6d2eb8;  1 drivers
v0x56060df8cc40_0 .net *"_ivl_198", 0 0, L_0x56060dfba600;  1 drivers
v0x56060df8cd00_0 .net *"_ivl_2", 0 0, L_0x56060dfb4a00;  1 drivers
v0x56060df8cdc0_0 .net *"_ivl_20", 0 0, L_0x56060dfb5090;  1 drivers
v0x56060df8ce80_0 .net *"_ivl_201", 0 0, L_0x56060dfba880;  1 drivers
L_0x7fd37c6d2f00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56060df8cf40_0 .net/2u *"_ivl_202", 31 0, L_0x7fd37c6d2f00;  1 drivers
v0x56060df8d020_0 .net *"_ivl_204", 0 0, L_0x56060dfbaa60;  1 drivers
v0x56060df8d0e0_0 .net *"_ivl_207", 0 0, L_0x56060dfbab50;  1 drivers
v0x56060df8d1a0_0 .net *"_ivl_209", 0 0, L_0x56060dfbac60;  1 drivers
v0x56060df8d260_0 .net *"_ivl_211", 0 0, L_0x56060dfbaea0;  1 drivers
v0x56060df8d320_0 .net *"_ivl_213", 0 0, L_0x56060dfbb090;  1 drivers
L_0x7fd37c6d2f48 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x56060df8d3e0_0 .net/2u *"_ivl_214", 3 0, L_0x7fd37c6d2f48;  1 drivers
v0x56060df8d4c0_0 .net *"_ivl_216", 0 0, L_0x56060dfbb1a0;  1 drivers
v0x56060df8d990_0 .net *"_ivl_219", 0 0, L_0x56060dfbb290;  1 drivers
L_0x7fd37c6d2f90 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x56060df8da50_0 .net/2u *"_ivl_220", 3 0, L_0x7fd37c6d2f90;  1 drivers
v0x56060df8db30_0 .net *"_ivl_222", 0 0, L_0x56060dfbb440;  1 drivers
v0x56060df8dbf0_0 .net *"_ivl_225", 0 0, L_0x56060dfbb6e0;  1 drivers
L_0x7fd37c6d2fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56060df8dcb0_0 .net/2u *"_ivl_226", 31 0, L_0x7fd37c6d2fd8;  1 drivers
v0x56060df8dd90_0 .net *"_ivl_228", 0 0, L_0x56060dfbb7f0;  1 drivers
v0x56060df8de50_0 .net *"_ivl_231", 0 0, L_0x56060dfbb8e0;  1 drivers
v0x56060df8df10_0 .net *"_ivl_233", 0 0, L_0x56060dfbbaf0;  1 drivers
v0x56060df8dfd0_0 .net *"_ivl_235", 0 0, L_0x56060dfbbd50;  1 drivers
v0x56060df8e090_0 .net *"_ivl_237", 0 0, L_0x56060dfbbe60;  1 drivers
L_0x7fd37c6d3020 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x56060df8e150_0 .net/2u *"_ivl_238", 3 0, L_0x7fd37c6d3020;  1 drivers
v0x56060df8e230_0 .net *"_ivl_24", 0 0, L_0x56060dfb51f0;  1 drivers
v0x56060df8e2f0_0 .net *"_ivl_240", 0 0, L_0x56060dfbc080;  1 drivers
L_0x7fd37c6d3068 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x56060df8e3b0_0 .net/2u *"_ivl_242", 2 0, L_0x7fd37c6d3068;  1 drivers
v0x56060df8e490_0 .net *"_ivl_244", 5 0, L_0x56060dfbc170;  1 drivers
v0x56060df8e570_0 .net *"_ivl_246", 5 0, L_0x56060dfbc3e0;  1 drivers
L_0x7fd37c6d30b0 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x56060df8e650_0 .net/2u *"_ivl_248", 5 0, L_0x7fd37c6d30b0;  1 drivers
v0x56060df8e730_0 .net *"_ivl_250", 0 0, L_0x56060dfbc4f0;  1 drivers
v0x56060df8e7f0_0 .net *"_ivl_253", 0 0, L_0x56060dfbc480;  1 drivers
L_0x7fd37c6d30f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56060df8e8b0_0 .net/2u *"_ivl_254", 31 0, L_0x7fd37c6d30f8;  1 drivers
v0x56060df8e990_0 .net *"_ivl_256", 31 0, L_0x56060dfbc8b0;  1 drivers
v0x56060df8ea70_0 .net *"_ivl_258", 0 0, L_0x56060dfbca10;  1 drivers
v0x56060df8eb30_0 .net *"_ivl_261", 0 0, L_0x56060dfbc950;  1 drivers
v0x56060df8ebf0_0 .net *"_ivl_263", 0 0, L_0x56060dfbceb0;  1 drivers
v0x56060df8ecb0_0 .net *"_ivl_265", 0 0, L_0x56060dfbcf50;  1 drivers
v0x56060df8ed70_0 .net *"_ivl_267", 0 0, L_0x56060dfbd060;  1 drivers
v0x56060df8ee30_0 .net *"_ivl_37", 0 0, L_0x56060dfb5850;  1 drivers
v0x56060df8ef10_0 .net *"_ivl_39", 0 0, L_0x56060dfb5950;  1 drivers
L_0x7fd37c6d28d0 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x56060df8eff0_0 .net/2u *"_ivl_4", 5 0, L_0x7fd37c6d28d0;  1 drivers
o0x7fd37c722ae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x56060df8f0d0_0 name=_ivl_40
v0x56060df8f1b0_0 .net *"_ivl_45", 0 0, L_0x56060dfb5bf0;  1 drivers
v0x56060df8f290_0 .net *"_ivl_47", 0 0, L_0x56060dfb5d50;  1 drivers
o0x7fd37c722b78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x56060df8f370_0 name=_ivl_48
v0x56060df8f450_0 .net *"_ivl_53", 0 0, L_0x56060dfb6050;  1 drivers
v0x56060df8f530_0 .net *"_ivl_55", 0 0, L_0x56060dfb60f0;  1 drivers
o0x7fd37c722c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x56060df8f610_0 name=_ivl_56
L_0x7fd37c6d2918 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x56060df8f6f0_0 .net/2u *"_ivl_6", 1 0, L_0x7fd37c6d2918;  1 drivers
v0x56060df8f7d0_0 .net *"_ivl_61", 0 0, L_0x56060dfb63b0;  1 drivers
v0x56060df8f8b0_0 .net *"_ivl_63", 0 0, L_0x56060dfb6580;  1 drivers
o0x7fd37c722cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x56060df8f990_0 name=_ivl_64
L_0x7fd37c6d3608 .functor BUFT 1, C4<000000zz>, C4<0>, C4<0>, C4<0>;
v0x56060df8fa70_0 .net *"_ivl_70", 7 0, L_0x7fd37c6d3608;  1 drivers
v0x56060df8fb50_0 .net *"_ivl_74", 3 0, L_0x56060dfb64e0;  1 drivers
L_0x7fd37c6d29f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x56060df8fc30_0 .net *"_ivl_76", 3 0, L_0x7fd37c6d29f0;  1 drivers
L_0x7fd37c6d2a38 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x56060df8fd10_0 .net/2u *"_ivl_78", 3 0, L_0x7fd37c6d2a38;  1 drivers
v0x56060df8fdf0_0 .net *"_ivl_8", 0 0, L_0x56060dfb4b20;  1 drivers
v0x56060df8feb0_0 .net *"_ivl_80", 0 0, L_0x56060dfb69c0;  1 drivers
L_0x7fd37c6d2a80 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56060df8ff70_0 .net/2u *"_ivl_82", 7 0, L_0x7fd37c6d2a80;  1 drivers
v0x56060df90050_0 .net *"_ivl_84", 0 0, L_0x56060dfb6ae0;  1 drivers
v0x56060df90110_0 .net *"_ivl_87", 0 0, L_0x56060dfb5ce0;  1 drivers
L_0x7fd37c6d2ac8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x56060df901d0_0 .net/2u *"_ivl_88", 3 0, L_0x7fd37c6d2ac8;  1 drivers
v0x56060df902b0_0 .net *"_ivl_90", 0 0, L_0x56060dfb6de0;  1 drivers
v0x56060df90370_0 .net *"_ivl_95", 0 0, L_0x56060dfb7070;  1 drivers
L_0x7fd37c6d2b10 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x56060df90430_0 .net/2u *"_ivl_96", 3 0, L_0x7fd37c6d2b10;  1 drivers
v0x56060df90510_0 .net *"_ivl_98", 0 0, L_0x56060dfb71f0;  1 drivers
v0x56060df905d0_0 .net "addr", 31 0, L_0x56060dfb1e70;  alias, 1 drivers
v0x56060df90690_0 .net "addr_bits", 5 0, L_0x56060dfb4e30;  1 drivers
v0x56060df90770_0 .net "addr_bytes_sel", 1 0, L_0x56060dfb1420;  alias, 1 drivers
v0x56060df90880_0 .var "addr_lanes_eff", 2 0;
v0x56060df90960_0 .net "addr_lanes_sel", 1 0, L_0x56060dfb1070;  alias, 1 drivers
v0x56060df90a70_0 .var "bit_cnt", 5 0;
v0x56060df90b50_0 .var "bit_cnt_n", 5 0;
v0x56060df90c30_0 .net "bit_tick", 0 0, L_0x56060dfb5610;  1 drivers
v0x56060df90cf0_0 .var "byte_cnt", 31 0;
v0x56060df90dd0_0 .var "byte_cnt_n", 31 0;
v0x56060df916c0_0 .net "clk", 0 0, v0x56060df98b60_0;  alias, 1 drivers
v0x56060df91760_0 .net "clk_div", 31 0, L_0x56060dfbd700;  1 drivers
v0x56060df91840_0 .var "cmd_lanes_eff", 2 0;
v0x56060df91920_0 .net "cmd_lanes_sel", 1 0, L_0x56060dfb0e90;  alias, 1 drivers
v0x56060df91a30_0 .net "cmd_opcode", 7 0, L_0x56060dfb1b20;  alias, 1 drivers
v0x56060df91b40_0 .net "cpha", 0 0, L_0x56060dfaf8a0;  alias, 1 drivers
v0x56060df91c30_0 .net "cpol", 0 0, L_0x56060dfaf9e0;  alias, 1 drivers
L_0x7fd37c6d3218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56060df91d20_0 .net "cs_auto", 0 0, L_0x7fd37c6d3218;  1 drivers
v0x56060df91de0_0 .var "cs_cnt", 7 0;
v0x56060df91ec0_0 .var "cs_cnt_n", 7 0;
o0x7fd37c7231d8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x56060df91fa0_0 .net "cs_delay", 1 0, o0x7fd37c7231d8;  0 drivers
v0x56060df92080_0 .net "cs_delay_cycles", 7 0, L_0x56060dfb67c0;  1 drivers
v0x56060df92160_0 .var "cs_n", 0 0;
v0x56060df92200_0 .var "cs_n_n", 0 0;
v0x56060df922a0_0 .var "data_lanes_eff", 2 0;
v0x56060df92380_0 .net "data_lanes_sel", 1 0, L_0x56060dfb11a0;  alias, 1 drivers
L_0x7fd37c6d3188 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56060df92490_0 .net "dir", 0 0, L_0x7fd37c6d3188;  1 drivers
v0x56060df92550_0 .net "done", 0 0, L_0x56060dfb6f20;  alias, 1 drivers
v0x56060df92640_0 .var "dummy_cnt", 3 0;
v0x56060df92720_0 .var "dummy_cnt_n", 3 0;
v0x56060df92800_0 .net "dummy_cycles", 3 0, L_0x56060dfb17e0;  alias, 1 drivers
v0x56060df92910_0 .var "in_bits", 3 0;
v0x56060df929f0_0 .net8 "io0", 0 0, p0x7fd37c723358;  1 drivers, strength-aware
v0x56060df92ab0_0 .net8 "io1", 0 0, p0x7fd37c723388;  1 drivers, strength-aware
v0x56060df92b70_0 .net8 "io2", 0 0, p0x7fd37c7233b8;  1 drivers, strength-aware
v0x56060df92c30_0 .net8 "io3", 0 0, p0x7fd37c7233e8;  1 drivers, strength-aware
v0x56060df92cf0_0 .net "io_di", 3 0, L_0x56060dfb56d0;  1 drivers
v0x56060df92dd0_0 .var "io_oe", 3 0;
v0x56060df92eb0_0 .var "io_oe_n", 3 0;
v0x56060df92f90_0 .var "is_write_cmd", 0 0;
v0x56060df93050_0 .var "is_write_cmd_n", 0 0;
v0x56060df93110_0 .var "lanes", 2 0;
v0x56060df931f0_0 .var "lanes_n", 2 0;
v0x56060df932d0_0 .net "leading_edge", 0 0, L_0x56060dfb5100;  1 drivers
v0x56060df93390_0 .net "len_bytes", 31 0, v0x56060dcc13d0_0;  alias, 1 drivers
L_0x7fd37c6d32a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56060df934a0_0 .net "mode_bits", 7 0, L_0x7fd37c6d32a8;  1 drivers
L_0x7fd37c6d3140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56060df93580_0 .net "mode_en", 0 0, L_0x7fd37c6d3140;  1 drivers
v0x56060df93640_0 .var "out_bits", 3 0;
v0x56060df93720_0 .var "post_hold_write", 0 0;
v0x56060df937e0_0 .var "post_hold_write_n", 0 0;
L_0x7fd37c6d31d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56060df938a0_0 .net "quad_en", 0 0, L_0x7fd37c6d31d0;  1 drivers
v0x56060df93960_0 .var "rd_warmup", 0 0;
v0x56060df93a20_0 .var "rd_warmup_cnt", 3 0;
v0x56060df93b00_0 .var "rd_warmup_cnt_n", 3 0;
v0x56060df93be0_0 .var "rd_warmup_n", 0 0;
v0x56060df93ca0_0 .net "resetn", 0 0, v0x56060df9c850_0;  alias, 1 drivers
v0x56060df93d40_0 .var "rx_data_fifo", 31 0;
v0x56060df93e00_0 .net "rx_full", 0 0, L_0x56060dfb4580;  alias, 1 drivers
v0x56060df93ea0_0 .var "rx_wen", 0 0;
v0x56060df93f40_0 .net "sample_pulse", 0 0, L_0x56060dfb53f0;  1 drivers
v0x56060df93fe0_0 .net "sclk", 0 0, L_0x56060dfb4ff0;  alias, 1 drivers
v0x56060df94080_0 .var "sclk_armed", 0 0;
v0x56060df94120_0 .var "sclk_cnt", 31 0;
v0x56060df941e0_0 .var "sclk_edge", 0 0;
v0x56060df942a0_0 .var "sclk_en", 0 0;
v0x56060df94360_0 .var "sclk_en_n", 0 0;
v0x56060df94420_0 .var "sclk_q", 0 0;
v0x56060df944e0_0 .var "sclk_q_prev", 0 0;
v0x56060df945a0_0 .net "shift_pulse", 0 0, L_0x56060dfb5570;  1 drivers
v0x56060df94660_0 .var "shreg", 31 0;
v0x56060df94740_0 .var "shreg_n", 31 0;
v0x56060df94820_0 .net "start", 0 0, v0x56060df2ed70_0;  alias, 1 drivers
v0x56060df948c0_0 .var "state", 3 0;
v0x56060df94980_0 .var "state_n", 3 0;
v0x56060df94a60_0 .net "trailing_edge", 0 0, L_0x56060dfb52b0;  1 drivers
v0x56060df94b20_0 .net "tx_data_fifo", 31 0, L_0x56060dfb4410;  alias, 1 drivers
v0x56060df94c00_0 .net "tx_empty", 0 0, L_0x56060dfb42e0;  alias, 1 drivers
v0x56060df94ca0_0 .net "tx_ren", 0 0, L_0x56060dfbcd90;  alias, 1 drivers
L_0x7fd37c6d3260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56060df94d40_0 .net "xip_cont_read", 0 0, L_0x7fd37c6d3260;  1 drivers
E_0x56060deaa390/0 .event edge, v0x56060df948c0_0, v0x56060df93110_0, v0x56060df94660_0, v0x56060df90a70_0;
E_0x56060deaa390/1 .event edge, v0x56060df90cf0_0, v0x56060df92640_0, v0x56060dde7fe0_0, v0x56060df91de0_0;
E_0x56060deaa390/2 .event edge, v0x56060df92f90_0, v0x56060df93720_0, v0x56060df93960_0, v0x56060df93a20_0;
E_0x56060deaa390/3 .event edge, v0x56060df2ed70_0, v0x56060df91840_0, v0x56060dee6550_0, v0x56060df91fa0_0;
E_0x56060deaa390/4 .event edge, v0x56060df92490_0, v0x56060df93f40_0, v0x56060df90c30_0, v0x56060df90b50_0;
E_0x56060deaa390/5 .event edge, v0x56060df90690_0, v0x56060df90880_0, v0x56060dd84580_0, v0x56060dee09b0_0;
E_0x56060deaa390/6 .event edge, v0x56060df93580_0, v0x56060df922a0_0, v0x56060df934a0_0, v0x56060df23650_0;
E_0x56060deaa390/7 .event edge, v0x56060decf080_0, v0x56060df92080_0, v0x56060df945a0_0, v0x56060df94b20_0;
E_0x56060deaa390/8 .event edge, v0x56060df92910_0, v0x56060deb0790_0, v0x56060df94740_0, v0x56060df90dd0_0;
E_0x56060deaa390/9 .event edge, v0x56060df94d40_0, v0x56060df91d20_0, v0x56060deafd70_0;
E_0x56060deaa390 .event/or E_0x56060deaa390/0, E_0x56060deaa390/1, E_0x56060deaa390/2, E_0x56060deaa390/3, E_0x56060deaa390/4, E_0x56060deaa390/5, E_0x56060deaa390/6, E_0x56060deaa390/7, E_0x56060deaa390/8, E_0x56060deaa390/9;
E_0x56060df894e0 .event edge, v0x56060df93110_0, v0x56060df94660_0, v0x56060df92cf0_0;
E_0x56060df89540/0 .event edge, v0x56060dee6550_0, v0x56060df938a0_0, v0x56060df07af0_0, v0x56060df22710_0;
E_0x56060df89540/1 .event edge, v0x56060ded09f0_0;
E_0x56060df89540 .event/or E_0x56060df89540/0, E_0x56060df89540/1;
L_0x56060dfb4a00 .cmp/eq 2, L_0x56060dfb1420, L_0x7fd37c6d2888;
L_0x56060dfb4b20 .cmp/eq 2, L_0x56060dfb1420, L_0x7fd37c6d2918;
L_0x56060dfb4c70 .functor MUXZ 6, L_0x7fd37c6d29a8, L_0x7fd37c6d2960, L_0x56060dfb4b20, C4<>;
L_0x56060dfb4e30 .functor MUXZ 6, L_0x56060dfb4c70, L_0x7fd37c6d28d0, L_0x56060dfb4a00, C4<>;
L_0x56060dfb4ff0 .functor MUXZ 1, L_0x56060dfaf9e0, v0x56060df94420_0, v0x56060df942a0_0, C4<>;
L_0x56060dfb53f0 .functor MUXZ 1, L_0x56060dfb5100, L_0x56060dfb52b0, L_0x56060dfaf8a0, C4<>;
L_0x56060dfb5570 .functor MUXZ 1, L_0x56060dfb52b0, L_0x56060dfb5100, L_0x56060dfaf8a0, C4<>;
L_0x56060dfb56d0 .concat [ 1 1 1 1], p0x7fd37c723358, p0x7fd37c723388, p0x7fd37c7233b8, p0x7fd37c7233e8;
L_0x56060dfb5850 .part v0x56060df92dd0_0, 0, 1;
L_0x56060dfb5950 .part v0x56060df93640_0, 0, 1;
L_0x56060dfb5ab0 .functor MUXZ 1, o0x7fd37c722ae8, L_0x56060dfb5950, L_0x56060dfb5850, C4<>;
L_0x56060dfb5bf0 .part v0x56060df92dd0_0, 1, 1;
L_0x56060dfb5d50 .part v0x56060df93640_0, 1, 1;
L_0x56060dfb5e40 .functor MUXZ 1, o0x7fd37c722b78, L_0x56060dfb5d50, L_0x56060dfb5bf0, C4<>;
L_0x56060dfb6050 .part v0x56060df92dd0_0, 2, 1;
L_0x56060dfb60f0 .part v0x56060df93640_0, 2, 1;
L_0x56060dfb6220 .functor MUXZ 1, o0x7fd37c722c08, L_0x56060dfb60f0, L_0x56060dfb6050, C4<>;
L_0x56060dfb63b0 .part v0x56060df92dd0_0, 3, 1;
L_0x56060dfb6580 .part v0x56060df93640_0, 3, 1;
L_0x56060dfb6620 .functor MUXZ 1, o0x7fd37c722cc8, L_0x56060dfb6580, L_0x56060dfb63b0, C4<>;
L_0x56060dfb64e0 .part L_0x7fd37c6d3608, 0, 4;
L_0x56060dfb67c0 .concat [ 4 4 0 0], L_0x7fd37c6d29f0, L_0x56060dfb64e0;
L_0x56060dfb69c0 .cmp/eq 4, v0x56060df948c0_0, L_0x7fd37c6d2a38;
L_0x56060dfb6ae0 .cmp/eq 8, v0x56060df91de0_0, L_0x7fd37c6d2a80;
L_0x56060dfb6de0 .cmp/eq 4, v0x56060df948c0_0, L_0x7fd37c6d2ac8;
L_0x56060dfb7070 .reduce/nor L_0x7fd37c6d3188;
L_0x56060dfb71f0 .cmp/eq 4, v0x56060df948c0_0, L_0x7fd37c6d2b10;
L_0x56060dfb72e0 .cmp/eq 6, L_0x56060dfb4e30, L_0x7fd37c6d2b58;
L_0x56060dfb7670 .reduce/nor L_0x7fd37c6d3140;
L_0x56060dfb7820 .cmp/eq 4, L_0x56060dfb17e0, L_0x7fd37c6d2ba0;
L_0x56060dfb7b80 .cmp/ne 32, v0x56060dcc13d0_0, L_0x7fd37c6d2be8;
L_0x56060dfb7eb0 .concat [ 3 3 0 0], v0x56060df93110_0, L_0x7fd37c6d2c30;
L_0x56060dfb80b0 .arith/sum 6, v0x56060df90a70_0, L_0x56060dfb7eb0;
L_0x56060dfb8240 .cmp/ge 6, L_0x56060dfb80b0, L_0x7fd37c6d2c78;
L_0x56060dfb8570 .reduce/nor L_0x56060dfb42e0;
L_0x56060dfb87a0 .cmp/eq 4, v0x56060df948c0_0, L_0x7fd37c6d2cc0;
L_0x56060dfb8a50 .concat [ 3 3 0 0], v0x56060df93110_0, L_0x7fd37c6d2d08;
L_0x56060dfb8b90 .arith/sum 6, v0x56060df90a70_0, L_0x56060dfb8a50;
L_0x56060dfb8e80 .cmp/ge 6, L_0x56060dfb8b90, L_0x56060dfb4e30;
L_0x56060dfb90a0 .reduce/nor L_0x7fd37c6d3140;
L_0x56060dfb93f0 .cmp/eq 4, L_0x56060dfb17e0, L_0x7fd37c6d2d50;
L_0x56060dfb9690 .cmp/ne 32, v0x56060dcc13d0_0, L_0x7fd37c6d2d98;
L_0x56060dfb99f0 .reduce/nor L_0x56060dfb42e0;
L_0x56060dfb95f0 .cmp/eq 4, v0x56060df948c0_0, L_0x7fd37c6d2de0;
L_0x56060dfba0a0 .concat [ 3 3 0 0], v0x56060df93110_0, L_0x7fd37c6d2e28;
L_0x56060dfba140 .arith/sum 6, v0x56060df90a70_0, L_0x56060dfba0a0;
L_0x56060dfba420 .cmp/ge 6, L_0x56060dfba140, L_0x7fd37c6d2e70;
L_0x56060dfba600 .cmp/eq 4, L_0x56060dfb17e0, L_0x7fd37c6d2eb8;
L_0x56060dfbaa60 .cmp/ne 32, v0x56060dcc13d0_0, L_0x7fd37c6d2f00;
L_0x56060dfbac60 .reduce/nor L_0x56060dfb42e0;
L_0x56060dfbb1a0 .cmp/eq 4, v0x56060df948c0_0, L_0x7fd37c6d2f48;
L_0x56060dfbb440 .cmp/eq 4, v0x56060df92640_0, L_0x7fd37c6d2f90;
L_0x56060dfbb7f0 .cmp/ne 32, v0x56060dcc13d0_0, L_0x7fd37c6d2fd8;
L_0x56060dfbbaf0 .reduce/nor L_0x56060dfb42e0;
L_0x56060dfbc080 .cmp/eq 4, v0x56060df948c0_0, L_0x7fd37c6d3020;
L_0x56060dfbc170 .concat [ 3 3 0 0], v0x56060df93110_0, L_0x7fd37c6d3068;
L_0x56060dfbc3e0 .arith/sum 6, v0x56060df90a70_0, L_0x56060dfbc170;
L_0x56060dfbc4f0 .cmp/ge 6, L_0x56060dfbc3e0, L_0x7fd37c6d30b0;
L_0x56060dfbc8b0 .arith/sum 32, v0x56060df90cf0_0, L_0x7fd37c6d30f8;
L_0x56060dfbca10 .cmp/gt 32, v0x56060dcc13d0_0, L_0x56060dfbc8b0;
L_0x56060dfbceb0 .reduce/nor L_0x56060dfb42e0;
S_0x56060df895b0 .scope function.vec4.s3, "lane_decode" "lane_decode" 9 63, 9 63 0, S_0x56060df37070;
 .timescale 0 0;
; Variable lane_decode is vec4 return value of scope S_0x56060df895b0
v0x56060df898b0_0 .var "sel", 1 0;
TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_decode ;
    %load/vec4 v0x56060df898b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %load/vec4 v0x56060df938a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.12, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %end;
S_0x56060df89990 .scope function.vec4.s4, "lane_mask" "lane_mask" 9 74, 9 74 0, S_0x56060df37070;
 .timescale 0 0;
; Variable lane_mask is vec4 return value of scope S_0x56060df89990
v0x56060df89c70_0 .var "lanes", 2 0;
TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask ;
    %load/vec4 v0x56060df89c70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %pushi/vec4 0, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 3, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 15, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %end;
S_0x56060df89d50 .scope function.vec4.s8, "rev8" "rev8" 9 185, 9 185 0, S_0x56060df37070;
 .timescale 0 0;
v0x56060df89f60_0 .var "b", 7 0;
; Variable rev8 is vec4 return value of scope S_0x56060df89d50
TD_int_csr_ce_fsm_dma_tb.u_fsm.rev8 ;
    %load/vec4 v0x56060df89f60_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x56060df89f60_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56060df89f60_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56060df89f60_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56060df89f60_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56060df89f60_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56060df89f60_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56060df89f60_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 8;  Assign to rev8 (store_vec4_to_lval)
    %end;
S_0x56060df95240 .scope module, "u_ftx" "fifo_tx" 3 77, 10 2 0, S_0x56060deda9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /OUTPUT 5 "level_o";
    .port_info 6 /INPUT 1 "rd_en_i";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "empty_o";
P_0x56060df95420 .param/l "DEPTH" 0 10 4, +C4<00000000000000000000000000010000>;
P_0x56060df95460 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000100000>;
L_0x56060dfb4410 .functor BUFZ 32, v0x56060df95e70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56060dfb4480 .functor BUFZ 5, v0x56060df95990_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fd37c6d2768 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x56060df95710_0 .net/2u *"_ivl_0", 4 0, L_0x7fd37c6d2768;  1 drivers
L_0x7fd37c6d27b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x56060df95810_0 .net/2u *"_ivl_4", 4 0, L_0x7fd37c6d27b0;  1 drivers
v0x56060df958f0_0 .net "clk", 0 0, v0x56060df98b60_0;  alias, 1 drivers
v0x56060df95990_0 .var "count", 4 0;
v0x56060df95a50_0 .net "empty_o", 0 0, L_0x56060dfb42e0;  alias, 1 drivers
v0x56060df95b90_0 .net "full_o", 0 0, L_0x56060dfb4240;  alias, 1 drivers
v0x56060df95c50_0 .net "level_o", 4 0, L_0x56060dfb4480;  alias, 1 drivers
v0x56060df95d10 .array "mem", 15 0, 31 0;
v0x56060df95db0_0 .net "rd_data_o", 31 0, L_0x56060dfb4410;  alias, 1 drivers
v0x56060df95e70_0 .var "rd_data_r", 31 0;
v0x56060df95f30_0 .net "rd_en_i", 0 0, L_0x56060dfbcd90;  alias, 1 drivers
v0x56060df95fd0_0 .var "rd_ptr", 3 0;
v0x56060df96090_0 .net "resetn", 0 0, v0x56060df9c850_0;  alias, 1 drivers
v0x56060df96130_0 .net "wr_data_i", 31 0, L_0x56060dfad240;  alias, 1 drivers
v0x56060df961f0_0 .net "wr_en_i", 0 0, L_0x56060dfad130;  alias, 1 drivers
v0x56060df96290_0 .var "wr_ptr", 3 0;
L_0x56060dfb4240 .cmp/eq 5, v0x56060df95990_0, L_0x7fd37c6d2768;
L_0x56060dfb42e0 .cmp/eq 5, v0x56060df95990_0, L_0x7fd37c6d27b0;
S_0x56060df96450 .scope module, "u_ram" "axi4_ram_slave" 3 116, 11 3 0, S_0x56060deda9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 32 "awaddr";
    .port_info 3 /INPUT 1 "awvalid";
    .port_info 4 /OUTPUT 1 "awready";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /INPUT 4 "wstrb";
    .port_info 7 /INPUT 1 "wvalid";
    .port_info 8 /OUTPUT 1 "wready";
    .port_info 9 /OUTPUT 2 "bresp";
    .port_info 10 /OUTPUT 1 "bvalid";
    .port_info 11 /INPUT 1 "bready";
    .port_info 12 /INPUT 32 "araddr";
    .port_info 13 /INPUT 1 "arvalid";
    .port_info 14 /OUTPUT 1 "arready";
    .port_info 15 /OUTPUT 32 "rdata";
    .port_info 16 /OUTPUT 2 "rresp";
    .port_info 17 /OUTPUT 1 "rvalid";
    .port_info 18 /INPUT 1 "rready";
P_0x56060df96670 .param/l "ADDR_WIDTH" 0 11 4, +C4<00000000000000000000000000100000>;
P_0x56060df966b0 .param/l "MEM_WORDS" 0 11 5, +C4<00000000000000000100000000000000>;
v0x56060df97060_0 .net "araddr", 31 0, L_0x56060dfbf350;  alias, 1 drivers
v0x56060df97170_0 .var "arready", 0 0;
v0x56060df97260_0 .net "arvalid", 0 0, L_0x56060dfbf410;  alias, 1 drivers
v0x56060df97330_0 .net "awaddr", 31 0, L_0x56060dfbf7c0;  alias, 1 drivers
v0x56060df97400_0 .var "awaddr_q", 31 0;
v0x56060df974f0_0 .var "awready", 0 0;
v0x56060df975e0_0 .net "awvalid", 0 0, L_0x56060dfbf830;  alias, 1 drivers
v0x56060df97680_0 .net "bready", 0 0, L_0x56060dfbfbb0;  alias, 1 drivers
v0x56060df97720_0 .var "bresp", 1 0;
v0x56060df977f0_0 .var "bvalid", 0 0;
v0x56060df97890_0 .net "clk", 0 0, v0x56060df98b60_0;  alias, 1 drivers
v0x56060df97930_0 .var "have_aw", 0 0;
v0x56060df979d0_0 .var "have_w", 0 0;
v0x56060df97a70_0 .var/i "i", 31 0;
v0x56060df97b30 .array "mem", 16383 0, 31 0;
v0x56060df97bf0_0 .var "rdata", 31 0;
v0x56060df97d00_0 .net "resetn", 0 0, v0x56060df9c850_0;  alias, 1 drivers
v0x56060df97eb0_0 .net "rready", 0 0, L_0x56060dfbf4d0;  alias, 1 drivers
v0x56060df97f50_0 .var "rresp", 1 0;
v0x56060df97ff0_0 .var "rvalid", 0 0;
v0x56060df980e0_0 .net "wdata", 31 0, L_0x56060dfbf960;  alias, 1 drivers
v0x56060df98180_0 .var "wdata_q", 31 0;
v0x56060df98240_0 .var "wready", 0 0;
v0x56060df98330_0 .net "wstrb", 3 0, L_0x56060dfbf8f0;  alias, 1 drivers
v0x56060df983f0_0 .var "wstrb_q", 3 0;
v0x56060df984b0_0 .net "wvalid", 0 0, L_0x56060dfbfa20;  alias, 1 drivers
S_0x56060df96ad0 .scope begin, "$unm_blk_286" "$unm_blk_286" 11 87, 11 87 0, S_0x56060df96450;
 .timescale 0 0;
v0x56060df96c80_0 .var/i "widx", 31 0;
S_0x56060df96d80 .scope begin, "$unm_blk_287" "$unm_blk_287" 11 101, 11 101 0, S_0x56060df96450;
 .timescale 0 0;
v0x56060df96f80_0 .var/i "ridx", 31 0;
    .scope S_0x56060dee6e30;
T_5 ;
    %wait E_0x56060dea5a00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56060deaf290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56060deb06d0_0, 0, 1;
    %load/vec4 v0x56060deb7700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 12;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56060deaf290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56060deb06d0_0, 0, 1;
    %jmp T_5.22;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060deaf290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060deb06d0_0, 0, 1;
    %jmp T_5.22;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060deaf290_0, 0, 1;
    %jmp T_5.22;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060deaf290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060deb06d0_0, 0, 1;
    %jmp T_5.22;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060deaf290_0, 0, 1;
    %jmp T_5.22;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060deaf290_0, 0, 1;
    %jmp T_5.22;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060deaf290_0, 0, 1;
    %jmp T_5.22;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060deaf290_0, 0, 1;
    %jmp T_5.22;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060deaf290_0, 0, 1;
    %jmp T_5.22;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060deaf290_0, 0, 1;
    %jmp T_5.22;
T_5.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060deaf290_0, 0, 1;
    %jmp T_5.22;
T_5.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060deaf290_0, 0, 1;
    %jmp T_5.22;
T_5.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060deaf290_0, 0, 1;
    %jmp T_5.22;
T_5.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060deaf290_0, 0, 1;
    %jmp T_5.22;
T_5.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060deaf290_0, 0, 1;
    %jmp T_5.22;
T_5.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060deaf290_0, 0, 1;
    %jmp T_5.22;
T_5.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060deaf290_0, 0, 1;
    %jmp T_5.22;
T_5.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060deaf290_0, 0, 1;
    %jmp T_5.22;
T_5.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060deaf290_0, 0, 1;
    %jmp T_5.22;
T_5.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060deaf290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060deb06d0_0, 0, 1;
    %jmp T_5.22;
T_5.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060deaf290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060deb06d0_0, 0, 1;
    %jmp T_5.22;
T_5.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060deaf290_0, 0, 1;
    %jmp T_5.22;
T_5.22 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x56060dee6e30;
T_6 ;
    %wait E_0x56060df35e90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56060deb5e70_0, 0, 1;
    %load/vec4 v0x56060deaee40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x56060deaf290_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x56060deb06d0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.2, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060deb5e70_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x56060deb7700_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56060deb3a90_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x56060deb34a0_0;
    %parti/s 1, 8, 5;
    %and;
    %load/vec4 v0x56060ded1810_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060deb5e70_0, 0, 1;
T_6.4 ;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x56060dee6e30;
T_7 ;
    %wait E_0x56060de30040;
    %load/vec4 v0x56060deb67c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dee56e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56060deb30f0_0;
    %load/vec4 v0x56060deaf290_0;
    %and;
    %load/vec4 v0x56060deb7700_0;
    %pushi/vec4 72, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060dee56e0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x56060deb5dd0_0;
    %load/vec4 v0x56060deb7700_0;
    %pushi/vec4 72, 0, 12;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dee56e0_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56060dee6e30;
T_8 ;
    %wait E_0x56060de30040;
    %load/vec4 v0x56060deb67c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060ded3be0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x56060ded3820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060ded3be0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x56060ded3b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060ded3be0_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x56060ded3760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
T_8.6 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56060dee6e30;
T_9 ;
    %wait E_0x56060de30040;
    %load/vec4 v0x56060deb67c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060dee5f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dee48c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x56060dee5780_0;
    %assign/vec4 v0x56060dee48c0_0, 0;
    %load/vec4 v0x56060dee48c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x56060dee8620_0;
    %assign/vec4 v0x56060dee5f30_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x56060dee6e30;
T_10 ;
    %wait E_0x56060de30040;
    %load/vec4 v0x56060deb67c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060ded28a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060df24fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060deaa230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060ded1430_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x56060ded3070_0, 0;
    %pushi/vec4 129, 0, 32;
    %assign/vec4 v0x56060deae360_0, 0;
    %pushi/vec4 11, 0, 32;
    %assign/vec4 v0x56060deae420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060ded1110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060ded3f20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060ded1050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060dcc13d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060ded43d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060ded04c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060ded1cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060deeba10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060dee9760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060ded47a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060decfdb0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x56060deaed80_0;
    %load/vec4 v0x56060deb7700_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %fork t_1, S_0x56060df373f0;
    %jmp t_0;
    .scope S_0x56060df373f0;
t_1 ;
    %load/vec4 v0x56060ded28a0_0;
    %load/vec4 v0x56060deb34a0_0;
    %store/vec4 v0x56060dea4800_0, 0, 32;
    %store/vec4 v0x56060dea4c80_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x56060deb9190;
    %store/vec4 v0x56060dea5580_0, 0, 32;
    %load/vec4 v0x56060dea5580_0;
    %load/vec4 v0x56060deb7cd0_0;
    %and;
    %load/vec4 v0x56060ded28a0_0;
    %load/vec4 v0x56060deb7cd0_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0x56060dea5580_0, 0, 32;
    %load/vec4 v0x56060ded1810_0;
    %flag_set/vec4 8;
    %load/vec4 v0x56060dea5580_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_10.4, 9;
    %load/vec4 v0x56060ded28a0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56060dea5580_0, 4, 1;
T_10.4 ;
    %load/vec4 v0x56060dea5580_0;
    %assign/vec4 v0x56060ded28a0_0, 0;
    %end;
    .scope S_0x56060dee6e30;
t_0 %join;
T_10.2 ;
    %load/vec4 v0x56060deaed80_0;
    %load/vec4 v0x56060deb7700_0;
    %pushi/vec4 12, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x56060deb3a90_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_10.8, 8;
    %load/vec4 v0x56060deb34a0_0;
    %parti/s 5, 0, 2;
    %jmp/1 T_10.9, 8;
T_10.8 ; End of true expr.
    %load/vec4 v0x56060df24fc0_0;
    %parti/s 5, 0, 2;
    %jmp/0 T_10.9, 8;
 ; End of false expr.
    %blend;
T_10.9;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56060df24fc0_0, 4, 5;
T_10.6 ;
    %load/vec4 v0x56060deaed80_0;
    %load/vec4 v0x56060deb7700_0;
    %pushi/vec4 20, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v0x56060ded1430_0;
    %load/vec4 v0x56060deb34a0_0;
    %store/vec4 v0x56060dea4800_0, 0, 32;
    %store/vec4 v0x56060dea4c80_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x56060deb9190;
    %load/vec4 v0x56060dea4380_0;
    %and;
    %assign/vec4 v0x56060ded1430_0, 0;
T_10.10 ;
    %load/vec4 v0x56060deaed80_0;
    %load/vec4 v0x56060deb7700_0;
    %pushi/vec4 24, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %load/vec4 v0x56060ded3070_0;
    %load/vec4 v0x56060deb34a0_0;
    %store/vec4 v0x56060dea4800_0, 0, 32;
    %store/vec4 v0x56060dea4c80_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x56060deb9190;
    %load/vec4 v0x56060deb8170_0;
    %and;
    %assign/vec4 v0x56060ded3070_0, 0;
T_10.12 ;
    %load/vec4 v0x56060deaed80_0;
    %load/vec4 v0x56060deb7700_0;
    %pushi/vec4 28, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %load/vec4 v0x56060deae360_0;
    %load/vec4 v0x56060deb34a0_0;
    %store/vec4 v0x56060dea4800_0, 0, 32;
    %store/vec4 v0x56060dea4c80_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x56060deb9190;
    %load/vec4 v0x56060deb62e0_0;
    %and;
    %assign/vec4 v0x56060deae360_0, 0;
T_10.14 ;
    %load/vec4 v0x56060deaed80_0;
    %load/vec4 v0x56060deb7700_0;
    %pushi/vec4 32, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %load/vec4 v0x56060deae420_0;
    %load/vec4 v0x56060deb34a0_0;
    %store/vec4 v0x56060dea4800_0, 0, 32;
    %store/vec4 v0x56060dea4c80_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x56060deb9190;
    %load/vec4 v0x56060deb5990_0;
    %and;
    %assign/vec4 v0x56060deae420_0, 0;
T_10.16 ;
    %load/vec4 v0x56060deaed80_0;
    %load/vec4 v0x56060deb7700_0;
    %pushi/vec4 36, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %load/vec4 v0x56060ded1110_0;
    %load/vec4 v0x56060deb34a0_0;
    %store/vec4 v0x56060dea4800_0, 0, 32;
    %store/vec4 v0x56060dea4c80_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x56060deb9190;
    %load/vec4 v0x56060dea3f90_0;
    %and;
    %assign/vec4 v0x56060ded1110_0, 0;
T_10.18 ;
    %load/vec4 v0x56060deaed80_0;
    %load/vec4 v0x56060deb7700_0;
    %pushi/vec4 40, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %load/vec4 v0x56060ded3f20_0;
    %load/vec4 v0x56060deb34a0_0;
    %store/vec4 v0x56060dea4800_0, 0, 32;
    %store/vec4 v0x56060dea4c80_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x56060deb9190;
    %load/vec4 v0x56060deb97f0_0;
    %and;
    %assign/vec4 v0x56060ded3f20_0, 0;
T_10.20 ;
    %load/vec4 v0x56060deaed80_0;
    %load/vec4 v0x56060deb7700_0;
    %pushi/vec4 44, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %load/vec4 v0x56060ded1050_0;
    %load/vec4 v0x56060deb34a0_0;
    %store/vec4 v0x56060dea4800_0, 0, 32;
    %store/vec4 v0x56060dea4c80_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x56060deb9190;
    %assign/vec4 v0x56060ded1050_0, 0;
T_10.22 ;
    %load/vec4 v0x56060deaed80_0;
    %load/vec4 v0x56060deb7700_0;
    %pushi/vec4 48, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.24, 8;
    %load/vec4 v0x56060dcc13d0_0;
    %load/vec4 v0x56060deb34a0_0;
    %store/vec4 v0x56060dea4800_0, 0, 32;
    %store/vec4 v0x56060dea4c80_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x56060deb9190;
    %assign/vec4 v0x56060dcc13d0_0, 0;
T_10.24 ;
    %load/vec4 v0x56060deaed80_0;
    %load/vec4 v0x56060deb7700_0;
    %pushi/vec4 52, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.26, 8;
    %load/vec4 v0x56060ded43d0_0;
    %load/vec4 v0x56060deb34a0_0;
    %store/vec4 v0x56060dea4800_0, 0, 32;
    %store/vec4 v0x56060dea4c80_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x56060deb9190;
    %load/vec4 v0x56060de9f200_0;
    %and;
    %assign/vec4 v0x56060ded43d0_0, 0;
T_10.26 ;
    %load/vec4 v0x56060deaed80_0;
    %load/vec4 v0x56060deb7700_0;
    %pushi/vec4 56, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.28, 8;
    %load/vec4 v0x56060ded04c0_0;
    %load/vec4 v0x56060deb34a0_0;
    %store/vec4 v0x56060dea4800_0, 0, 32;
    %store/vec4 v0x56060dea4c80_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x56060deb9190;
    %load/vec4 v0x56060deb6c30_0;
    %and;
    %assign/vec4 v0x56060ded04c0_0, 0;
T_10.28 ;
    %load/vec4 v0x56060deaed80_0;
    %load/vec4 v0x56060deb7700_0;
    %pushi/vec4 60, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.30, 8;
    %load/vec4 v0x56060ded1cb0_0;
    %load/vec4 v0x56060deb34a0_0;
    %store/vec4 v0x56060dea4800_0, 0, 32;
    %store/vec4 v0x56060dea4c80_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x56060deb9190;
    %assign/vec4 v0x56060ded1cb0_0, 0;
T_10.30 ;
    %load/vec4 v0x56060deaed80_0;
    %load/vec4 v0x56060deb7700_0;
    %pushi/vec4 64, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.32, 8;
    %load/vec4 v0x56060deeba10_0;
    %load/vec4 v0x56060deb34a0_0;
    %store/vec4 v0x56060dea4800_0, 0, 32;
    %store/vec4 v0x56060dea4c80_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x56060deb9190;
    %assign/vec4 v0x56060deeba10_0, 0;
T_10.32 ;
    %load/vec4 v0x56060deaed80_0;
    %load/vec4 v0x56060deb7700_0;
    %pushi/vec4 16, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.34, 8;
    %load/vec4 v0x56060deaa230_0;
    %load/vec4 v0x56060deb34a0_0;
    %inv;
    %and;
    %assign/vec4 v0x56060deaa230_0, 0;
T_10.34 ;
    %load/vec4 v0x56060deaed80_0;
    %load/vec4 v0x56060deb7700_0;
    %pushi/vec4 80, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.36, 8;
    %load/vec4 v0x56060dee9760_0;
    %load/vec4 v0x56060deb34a0_0;
    %inv;
    %and;
    %assign/vec4 v0x56060dee9760_0, 0;
T_10.36 ;
    %load/vec4 v0x56060ded4300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.38, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56060deaa230_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060ded47a0_0, 0;
T_10.38 ;
    %load/vec4 v0x56060deec6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.40, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56060deaa230_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060decfdb0_0, 0;
T_10.40 ;
    %load/vec4 v0x56060dee9690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.42, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56060deaa230_0, 4, 5;
T_10.42 ;
    %load/vec4 v0x56060df28ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.44, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56060deaa230_0, 4, 5;
T_10.44 ;
    %load/vec4 v0x56060dee5ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.46, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56060deaa230_0, 4, 5;
T_10.46 ;
    %load/vec4 v0x56060deafcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.48, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56060dee9760_0, 4, 5;
T_10.48 ;
    %load/vec4 v0x56060dea17c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.50, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56060dee9760_0, 4, 5;
T_10.50 ;
    %load/vec4 v0x56060deaf860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.52, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56060dee9760_0, 4, 5;
T_10.52 ;
    %load/vec4 v0x56060deadd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.54, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56060dee9760_0, 4, 5;
T_10.54 ;
    %load/vec4 v0x56060deaed80_0;
    %load/vec4 v0x56060deb7700_0;
    %pushi/vec4 8, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56060deb3a90_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.56, 8;
    %load/vec4 v0x56060deb34a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.58, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060ded47a0_0, 0;
T_10.58 ;
    %load/vec4 v0x56060deb34a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060decfdb0_0, 0;
T_10.60 ;
T_10.56 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x56060dee6e30;
T_11 ;
    %wait E_0x56060df80db0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56060deb86b0_0, 0, 32;
    %load/vec4 v0x56060deb30f0_0;
    %load/vec4 v0x56060deaf290_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x56060deb7700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56060deb86b0_0, 0, 32;
    %jmp T_11.23;
T_11.2 ;
    %pushi/vec4 436211841, 0, 32;
    %store/vec4 v0x56060deb86b0_0, 0, 32;
    %jmp T_11.23;
T_11.3 ;
    %load/vec4 v0x56060ded28a0_0;
    %store/vec4 v0x56060deb86b0_0, 0, 32;
    %jmp T_11.23;
T_11.4 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x56060deb01c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56060deaf7a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56060ded1810_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56060deae870_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56060ded47a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56060decfdb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56060deb86b0_0, 0, 32;
    %jmp T_11.23;
T_11.5 ;
    %load/vec4 v0x56060df24fc0_0;
    %store/vec4 v0x56060deb86b0_0, 0, 32;
    %jmp T_11.23;
T_11.6 ;
    %load/vec4 v0x56060deaa230_0;
    %store/vec4 v0x56060deb86b0_0, 0, 32;
    %jmp T_11.23;
T_11.7 ;
    %load/vec4 v0x56060ded1430_0;
    %store/vec4 v0x56060deb86b0_0, 0, 32;
    %jmp T_11.23;
T_11.8 ;
    %load/vec4 v0x56060ded3070_0;
    %store/vec4 v0x56060deb86b0_0, 0, 32;
    %jmp T_11.23;
T_11.9 ;
    %load/vec4 v0x56060deae360_0;
    %store/vec4 v0x56060deb86b0_0, 0, 32;
    %jmp T_11.23;
T_11.10 ;
    %load/vec4 v0x56060deae420_0;
    %store/vec4 v0x56060deb86b0_0, 0, 32;
    %jmp T_11.23;
T_11.11 ;
    %load/vec4 v0x56060ded1110_0;
    %store/vec4 v0x56060deb86b0_0, 0, 32;
    %jmp T_11.23;
T_11.12 ;
    %load/vec4 v0x56060ded3f20_0;
    %store/vec4 v0x56060deb86b0_0, 0, 32;
    %jmp T_11.23;
T_11.13 ;
    %load/vec4 v0x56060ded1050_0;
    %store/vec4 v0x56060deb86b0_0, 0, 32;
    %jmp T_11.23;
T_11.14 ;
    %load/vec4 v0x56060dcc13d0_0;
    %store/vec4 v0x56060deb86b0_0, 0, 32;
    %jmp T_11.23;
T_11.15 ;
    %load/vec4 v0x56060ded43d0_0;
    %store/vec4 v0x56060deb86b0_0, 0, 32;
    %jmp T_11.23;
T_11.16 ;
    %load/vec4 v0x56060ded04c0_0;
    %store/vec4 v0x56060deb86b0_0, 0, 32;
    %jmp T_11.23;
T_11.17 ;
    %load/vec4 v0x56060ded1cb0_0;
    %store/vec4 v0x56060deb86b0_0, 0, 32;
    %jmp T_11.23;
T_11.18 ;
    %load/vec4 v0x56060deeba10_0;
    %store/vec4 v0x56060deb86b0_0, 0, 32;
    %jmp T_11.23;
T_11.19 ;
    %load/vec4 v0x56060dee5f30_0;
    %store/vec4 v0x56060deb86b0_0, 0, 32;
    %jmp T_11.23;
T_11.20 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x56060deb0790_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56060deafd70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56060deb01c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56060deaf7a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56060deb86b0_0, 0, 32;
    %jmp T_11.23;
T_11.21 ;
    %load/vec4 v0x56060dee9760_0;
    %store/vec4 v0x56060deb86b0_0, 0, 32;
    %jmp T_11.23;
T_11.23 ;
    %pop/vec4 1;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x56060dede2e0;
T_12 ;
    %wait E_0x56060de30040;
    %load/vec4 v0x56060df2f5c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df20990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df0b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df2ed70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060decee60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df2ee10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56060df43790_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56060df22a90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56060df79b60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56060decd660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dee6490_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56060df238e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56060decdd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060ded0280_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56060df248c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56060dee7270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060df23190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060decff80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df2f500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060df35d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df27f00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56060debf930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dea0620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dedd510_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df20990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df0b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df2ed70_0, 0;
    %load/vec4 v0x56060df2ee10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060decee60_0, 0;
    %load/vec4 v0x56060decf360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.5, 8;
    %load/vec4 v0x56060df07af0_0;
    %assign/vec4 v0x56060df43790_0, 0;
    %load/vec4 v0x56060df22710_0;
    %assign/vec4 v0x56060df22a90_0, 0;
    %load/vec4 v0x56060ded09f0_0;
    %assign/vec4 v0x56060df79b60_0, 0;
    %load/vec4 v0x56060dd84580_0;
    %assign/vec4 v0x56060decd660_0, 0;
    %load/vec4 v0x56060dee6980_0;
    %assign/vec4 v0x56060dee6490_0, 0;
    %load/vec4 v0x56060df23650_0;
    %assign/vec4 v0x56060df238e0_0, 0;
    %load/vec4 v0x56060ded91a0_0;
    %assign/vec4 v0x56060decdd60_0, 0;
    %load/vec4 v0x56060ded01c0_0;
    %assign/vec4 v0x56060ded0280_0, 0;
    %load/vec4 v0x56060dee6550_0;
    %assign/vec4 v0x56060df248c0_0, 0;
    %load/vec4 v0x56060decf9b0_0;
    %assign/vec4 v0x56060dee7270_0, 0;
    %load/vec4 v0x56060dee09b0_0;
    %assign/vec4 v0x56060df23190_0, 0;
    %load/vec4 v0x56060decf080_0;
    %assign/vec4 v0x56060decff80_0, 0;
    %load/vec4 v0x56060df35740_0;
    %assign/vec4 v0x56060df2f500_0, 0;
    %load/vec4 v0x56060deb0b20_0;
    %assign/vec4 v0x56060df35d80_0, 0;
    %load/vec4 v0x56060df29c50_0;
    %assign/vec4 v0x56060df27f00_0, 0;
    %load/vec4 v0x56060dec0b80_0;
    %assign/vec4 v0x56060debf930_0, 0;
    %load/vec4 v0x56060df2ab00_0;
    %assign/vec4 v0x56060dea0620_0, 0;
    %load/vec4 v0x56060dee0d40_0;
    %assign/vec4 v0x56060dedd510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060df2ed70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060df20990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060decee60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060df2ee10_0, 0;
T_12.5 ;
    %jmp T_12.4;
T_12.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060decee60_0, 0;
    %load/vec4 v0x56060df235b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060df0b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060decee60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df2ee10_0, 0;
T_12.7 ;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x56060df95240;
T_13 ;
    %wait E_0x56060de30040;
    %load/vec4 v0x56060df96090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56060df96290_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56060df95fd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56060df95990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060df95e70_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x56060df961f0_0;
    %load/vec4 v0x56060df95b90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x56060df96130_0;
    %load/vec4 v0x56060df96290_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56060df95d10, 0, 4;
    %load/vec4 v0x56060df96290_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56060df96290_0, 0;
T_13.2 ;
    %load/vec4 v0x56060df95f30_0;
    %load/vec4 v0x56060df95a50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x56060df95fd0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x56060df95d10, 4;
    %assign/vec4 v0x56060df95e70_0, 0;
    %load/vec4 v0x56060df95fd0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56060df95fd0_0, 0;
T_13.4 ;
    %load/vec4 v0x56060df961f0_0;
    %load/vec4 v0x56060df95b90_0;
    %nor/r;
    %and;
    %load/vec4 v0x56060df95f30_0;
    %load/vec4 v0x56060df95a50_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %load/vec4 v0x56060df95990_0;
    %assign/vec4 v0x56060df95990_0, 0;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v0x56060df95990_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56060df95990_0, 0;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v0x56060df95990_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x56060df95990_0, 0;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x56060df36cf0;
T_14 ;
    %wait E_0x56060de30040;
    %load/vec4 v0x56060df88170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56060df883b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56060df88090_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56060df87a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060df87ef0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x56060df882f0_0;
    %load/vec4 v0x56060df87c30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x56060df88210_0;
    %load/vec4 v0x56060df883b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56060df87d90, 0, 4;
    %load/vec4 v0x56060df883b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56060df883b0_0, 0;
T_14.2 ;
    %load/vec4 v0x56060df87fd0_0;
    %load/vec4 v0x56060df87b20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x56060df88090_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x56060df87d90, 4;
    %assign/vec4 v0x56060df87ef0_0, 0;
    %load/vec4 v0x56060df88090_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56060df88090_0, 0;
T_14.4 ;
    %load/vec4 v0x56060df882f0_0;
    %load/vec4 v0x56060df87c30_0;
    %nor/r;
    %and;
    %load/vec4 v0x56060df87fd0_0;
    %load/vec4 v0x56060df87b20_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %load/vec4 v0x56060df87a60_0;
    %assign/vec4 v0x56060df87a60_0, 0;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v0x56060df87a60_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56060df87a60_0, 0;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v0x56060df87a60_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x56060df87a60_0, 0;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x56060df37070;
T_15 ;
    %wait E_0x56060df89540;
    %load/vec4 v0x56060df91a30_0;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %load/vec4 v0x56060df91920_0;
    %store/vec4 v0x56060df898b0_0, 0, 2;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_decode, S_0x56060df895b0;
    %store/vec4 v0x56060df91840_0, 0, 3;
    %load/vec4 v0x56060df90960_0;
    %store/vec4 v0x56060df898b0_0, 0, 2;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_decode, S_0x56060df895b0;
    %store/vec4 v0x56060df90880_0, 0, 3;
    %load/vec4 v0x56060df92380_0;
    %store/vec4 v0x56060df898b0_0, 0, 2;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_decode, S_0x56060df895b0;
    %store/vec4 v0x56060df922a0_0, 0, 3;
    %jmp T_15.5;
T_15.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56060df91840_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56060df90880_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56060df922a0_0, 0, 3;
    %jmp T_15.5;
T_15.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56060df91840_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56060df90880_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56060df922a0_0, 0, 3;
    %jmp T_15.5;
T_15.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56060df91840_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56060df90880_0, 0, 3;
    %load/vec4 v0x56060df938a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.6, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_15.7, 8;
T_15.6 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_15.7, 8;
 ; End of false expr.
    %blend;
T_15.7;
    %store/vec4 v0x56060df922a0_0, 0, 3;
    %jmp T_15.5;
T_15.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56060df91840_0, 0, 3;
    %load/vec4 v0x56060df938a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.8, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_15.9, 8;
T_15.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_15.9, 8;
 ; End of false expr.
    %blend;
T_15.9;
    %store/vec4 v0x56060df90880_0, 0, 3;
    %load/vec4 v0x56060df938a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.10, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_15.11, 8;
T_15.10 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_15.11, 8;
 ; End of false expr.
    %blend;
T_15.11;
    %store/vec4 v0x56060df922a0_0, 0, 3;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x56060df37070;
T_16 ;
    %wait E_0x56060de30040;
    %load/vec4 v0x56060df93ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060df94120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df94420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df944e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df941e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df94080_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df941e0_0, 0;
    %load/vec4 v0x56060df942a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060df94120_0, 0;
    %load/vec4 v0x56060df91c30_0;
    %assign/vec4 v0x56060df94420_0, 0;
    %load/vec4 v0x56060df91c30_0;
    %assign/vec4 v0x56060df944e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df94080_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x56060df94080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060df94080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060df94120_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x56060df91760_0;
    %load/vec4 v0x56060df94120_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_16.6, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060df94120_0, 0;
    %load/vec4 v0x56060df94420_0;
    %assign/vec4 v0x56060df944e0_0, 0;
    %load/vec4 v0x56060df94420_0;
    %inv;
    %assign/vec4 v0x56060df94420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060df941e0_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x56060df94120_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56060df94120_0, 0;
T_16.7 ;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x56060df37070;
T_17 ;
    %wait E_0x56060df894e0;
    %load/vec4 v0x56060df93110_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56060df93640_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56060df92910_0, 0, 4;
    %jmp T_17.4;
T_17.0 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x56060df94660_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56060df93640_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x56060df92cf0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56060df92910_0, 0, 4;
    %jmp T_17.4;
T_17.1 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x56060df94660_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56060df94660_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56060df93640_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x56060df92cf0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56060df92910_0, 0, 4;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x56060df94660_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x56060df93640_0, 0, 4;
    %load/vec4 v0x56060df92cf0_0;
    %store/vec4 v0x56060df92910_0, 0, 4;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x56060df37070;
T_18 ;
    %wait E_0x56060de30040;
    %load/vec4 v0x56060df93ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56060df948c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060df92160_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56060df93110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060df94660_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56060df90a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060df90cf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56060df92640_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56060df92dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df942a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56060df91de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df93960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56060df93a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df92f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df93720_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x56060df94980_0;
    %assign/vec4 v0x56060df948c0_0, 0;
    %load/vec4 v0x56060df92200_0;
    %assign/vec4 v0x56060df92160_0, 0;
    %load/vec4 v0x56060df931f0_0;
    %assign/vec4 v0x56060df93110_0, 0;
    %load/vec4 v0x56060df94740_0;
    %assign/vec4 v0x56060df94660_0, 0;
    %load/vec4 v0x56060df90b50_0;
    %assign/vec4 v0x56060df90a70_0, 0;
    %load/vec4 v0x56060df90dd0_0;
    %assign/vec4 v0x56060df90cf0_0, 0;
    %load/vec4 v0x56060df92720_0;
    %assign/vec4 v0x56060df92640_0, 0;
    %load/vec4 v0x56060df92eb0_0;
    %assign/vec4 v0x56060df92dd0_0, 0;
    %load/vec4 v0x56060df94360_0;
    %assign/vec4 v0x56060df942a0_0, 0;
    %load/vec4 v0x56060df91ec0_0;
    %assign/vec4 v0x56060df91de0_0, 0;
    %load/vec4 v0x56060df93be0_0;
    %assign/vec4 v0x56060df93960_0, 0;
    %load/vec4 v0x56060df93b00_0;
    %assign/vec4 v0x56060df93a20_0, 0;
    %load/vec4 v0x56060df93050_0;
    %assign/vec4 v0x56060df92f90_0, 0;
    %load/vec4 v0x56060df937e0_0;
    %assign/vec4 v0x56060df93720_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x56060df37070;
T_19 ;
    %wait E_0x56060deaa390;
    %load/vec4 v0x56060df948c0_0;
    %store/vec4 v0x56060df94980_0, 0, 4;
    %load/vec4 v0x56060df93110_0;
    %store/vec4 v0x56060df931f0_0, 0, 3;
    %load/vec4 v0x56060df94660_0;
    %store/vec4 v0x56060df94740_0, 0, 32;
    %load/vec4 v0x56060df90a70_0;
    %store/vec4 v0x56060df90b50_0, 0, 6;
    %load/vec4 v0x56060df90cf0_0;
    %store/vec4 v0x56060df90dd0_0, 0, 32;
    %load/vec4 v0x56060df92640_0;
    %store/vec4 v0x56060df92720_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56060df92eb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56060df94360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56060df93ea0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56060df93d40_0, 0, 32;
    %load/vec4 v0x56060df92160_0;
    %store/vec4 v0x56060df92200_0, 0, 1;
    %load/vec4 v0x56060df91de0_0;
    %store/vec4 v0x56060df91ec0_0, 0, 8;
    %load/vec4 v0x56060df92f90_0;
    %store/vec4 v0x56060df93050_0, 0, 1;
    %load/vec4 v0x56060df93720_0;
    %store/vec4 v0x56060df937e0_0, 0, 1;
    %load/vec4 v0x56060df93960_0;
    %store/vec4 v0x56060df93be0_0, 0, 1;
    %load/vec4 v0x56060df93a20_0;
    %store/vec4 v0x56060df93b00_0, 0, 4;
    %load/vec4 v0x56060df948c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
    %jmp T_19.13;
T_19.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060df92200_0, 0, 1;
    %load/vec4 v0x56060df94820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.14, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
    %load/vec4 v0x56060df91840_0;
    %store/vec4 v0x56060df931f0_0, 0, 3;
    %load/vec4 v0x56060df91a30_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x56060df94740_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56060df90b50_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x56060df91fa0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56060df91ec0_0, 0, 8;
    %load/vec4 v0x56060df92490_0;
    %inv;
    %store/vec4 v0x56060df93050_0, 0, 1;
    %load/vec4 v0x56060df92490_0;
    %inv;
    %load/vec4 v0x56060df91a30_0;
    %pushi/vec4 6, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56060df91a30_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56060df91a30_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56060df91a30_0;
    %pushi/vec4 32, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56060df91a30_0;
    %pushi/vec4 216, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56060df91a30_0;
    %pushi/vec4 199, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56060df91a30_0;
    %pushi/vec4 96, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x56060df937e0_0, 0, 1;
T_19.14 ;
    %jmp T_19.13;
T_19.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56060df92eb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56060df92200_0, 0, 1;
    %load/vec4 v0x56060df91de0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.16, 4;
    %load/vec4 v0x56060df91de0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x56060df91ec0_0, 0, 8;
    %jmp T_19.17;
T_19.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
T_19.17 ;
    %jmp T_19.13;
T_19.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060df94360_0, 0, 1;
    %load/vec4 v0x56060df93110_0;
    %store/vec4 v0x56060df89c70_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x56060df89990;
    %store/vec4 v0x56060df92eb0_0, 0, 4;
    %load/vec4 v0x56060df93f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.18, 8;
    %load/vec4 v0x56060df94660_0;
    %ix/getv 4, v0x56060df93110_0;
    %shiftl 4;
    %store/vec4 v0x56060df94740_0, 0, 32;
T_19.18 ;
    %load/vec4 v0x56060df90c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.20, 8;
    %load/vec4 v0x56060df90a70_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x56060df93110_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x56060df90b50_0, 0, 6;
    %load/vec4 v0x56060df90b50_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_19.22, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56060df90b50_0, 0, 6;
    %load/vec4 v0x56060df90690_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.24, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
    %load/vec4 v0x56060df90880_0;
    %store/vec4 v0x56060df931f0_0, 0, 3;
    %load/vec4 v0x56060df90770_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_19.26, 8;
    %load/vec4 v0x56060df905d0_0;
    %parti/s 24, 0, 2;
    %concati/vec4 0, 0, 8;
    %jmp/1 T_19.27, 8;
T_19.26 ; End of true expr.
    %load/vec4 v0x56060df90770_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_19.28, 9;
    %load/vec4 v0x56060df905d0_0;
    %jmp/1 T_19.29, 9;
T_19.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_19.29, 9;
 ; End of false expr.
    %blend;
T_19.29;
    %jmp/0 T_19.27, 8;
 ; End of false expr.
    %blend;
T_19.27;
    %store/vec4 v0x56060df94740_0, 0, 32;
    %jmp T_19.25;
T_19.24 ;
    %load/vec4 v0x56060df93580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.30, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
    %load/vec4 v0x56060df922a0_0;
    %store/vec4 v0x56060df931f0_0, 0, 3;
    %load/vec4 v0x56060df934a0_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x56060df94740_0, 0, 32;
    %jmp T_19.31;
T_19.30 ;
    %load/vec4 v0x56060df92800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.32, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
    %load/vec4 v0x56060df922a0_0;
    %store/vec4 v0x56060df931f0_0, 0, 3;
    %load/vec4 v0x56060df92800_0;
    %store/vec4 v0x56060df92720_0, 0, 4;
    %jmp T_19.33;
T_19.32 ;
    %load/vec4 v0x56060df93390_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.34, 4;
    %load/vec4 v0x56060df922a0_0;
    %store/vec4 v0x56060df931f0_0, 0, 3;
    %load/vec4 v0x56060df92490_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.36, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_19.37, 8;
T_19.36 ; End of true expr.
    %load/vec4 v0x56060df922a0_0;
    %store/vec4 v0x56060df89c70_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x56060df89990;
    %jmp/0 T_19.37, 8;
 ; End of false expr.
    %blend;
T_19.37;
    %store/vec4 v0x56060df92eb0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56060df90dd0_0, 0, 32;
    %load/vec4 v0x56060df92490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.38, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060df93be0_0, 0, 1;
    %jmp T_19.39;
T_19.38 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
T_19.39 ;
    %jmp T_19.35;
T_19.34 ;
    %load/vec4 v0x56060df91a30_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060df91a30_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060df91a30_0;
    %cmpi/e 199, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060df91a30_0;
    %cmpi/e 96, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_19.40, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
    %jmp T_19.41;
T_19.40 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
    %load/vec4 v0x56060df92080_0;
    %load/vec4 v0x56060df93720_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.42, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_19.43, 8;
T_19.42 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_19.43, 8;
 ; End of false expr.
    %blend;
T_19.43;
    %add;
    %store/vec4 v0x56060df91ec0_0, 0, 8;
T_19.41 ;
T_19.35 ;
T_19.33 ;
T_19.31 ;
T_19.25 ;
T_19.22 ;
T_19.20 ;
    %jmp T_19.13;
T_19.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060df94360_0, 0, 1;
    %load/vec4 v0x56060df93110_0;
    %store/vec4 v0x56060df89c70_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x56060df89990;
    %store/vec4 v0x56060df92eb0_0, 0, 4;
    %load/vec4 v0x56060df945a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.44, 8;
    %load/vec4 v0x56060df94660_0;
    %ix/getv 4, v0x56060df93110_0;
    %shiftl 4;
    %store/vec4 v0x56060df94740_0, 0, 32;
T_19.44 ;
    %load/vec4 v0x56060df90c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.46, 8;
    %load/vec4 v0x56060df90a70_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x56060df93110_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x56060df90b50_0, 0, 6;
    %load/vec4 v0x56060df90690_0;
    %load/vec4 v0x56060df90b50_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.48, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56060df90b50_0, 0, 6;
    %load/vec4 v0x56060df93580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.50, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
    %load/vec4 v0x56060df922a0_0;
    %store/vec4 v0x56060df931f0_0, 0, 3;
    %load/vec4 v0x56060df934a0_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x56060df94740_0, 0, 32;
    %jmp T_19.51;
T_19.50 ;
    %load/vec4 v0x56060df92800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.52, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
    %load/vec4 v0x56060df922a0_0;
    %store/vec4 v0x56060df931f0_0, 0, 3;
    %load/vec4 v0x56060df92800_0;
    %store/vec4 v0x56060df92720_0, 0, 4;
    %jmp T_19.53;
T_19.52 ;
    %load/vec4 v0x56060df93390_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.54, 4;
    %load/vec4 v0x56060df922a0_0;
    %store/vec4 v0x56060df931f0_0, 0, 3;
    %load/vec4 v0x56060df92490_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.56, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_19.57, 8;
T_19.56 ; End of true expr.
    %load/vec4 v0x56060df922a0_0;
    %store/vec4 v0x56060df89c70_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x56060df89990;
    %jmp/0 T_19.57, 8;
 ; End of false expr.
    %blend;
T_19.57;
    %store/vec4 v0x56060df92eb0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56060df90dd0_0, 0, 32;
    %load/vec4 v0x56060df92490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.58, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060df93be0_0, 0, 1;
    %jmp T_19.59;
T_19.58 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
T_19.59 ;
    %jmp T_19.55;
T_19.54 ;
    %load/vec4 v0x56060df91a30_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060df91a30_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_19.60, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
    %jmp T_19.61;
T_19.60 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
    %load/vec4 v0x56060df92080_0;
    %load/vec4 v0x56060df93720_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.62, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_19.63, 8;
T_19.62 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_19.63, 8;
 ; End of false expr.
    %blend;
T_19.63;
    %add;
    %store/vec4 v0x56060df91ec0_0, 0, 8;
T_19.61 ;
T_19.55 ;
T_19.53 ;
T_19.51 ;
T_19.48 ;
T_19.46 ;
    %jmp T_19.13;
T_19.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060df94360_0, 0, 1;
    %load/vec4 v0x56060df93110_0;
    %store/vec4 v0x56060df89c70_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x56060df89990;
    %store/vec4 v0x56060df92eb0_0, 0, 4;
    %load/vec4 v0x56060df945a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.64, 8;
    %load/vec4 v0x56060df94660_0;
    %ix/getv 4, v0x56060df93110_0;
    %shiftl 4;
    %store/vec4 v0x56060df94740_0, 0, 32;
T_19.64 ;
    %load/vec4 v0x56060df90c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.66, 8;
    %load/vec4 v0x56060df90a70_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x56060df93110_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x56060df90b50_0, 0, 6;
    %load/vec4 v0x56060df90b50_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_19.68, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56060df90b50_0, 0, 6;
    %load/vec4 v0x56060df92800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.70, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
    %load/vec4 v0x56060df922a0_0;
    %store/vec4 v0x56060df931f0_0, 0, 3;
    %load/vec4 v0x56060df92800_0;
    %store/vec4 v0x56060df92720_0, 0, 4;
    %jmp T_19.71;
T_19.70 ;
    %load/vec4 v0x56060df93390_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.72, 4;
    %load/vec4 v0x56060df922a0_0;
    %store/vec4 v0x56060df931f0_0, 0, 3;
    %load/vec4 v0x56060df92490_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.74, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_19.75, 8;
T_19.74 ; End of true expr.
    %load/vec4 v0x56060df922a0_0;
    %store/vec4 v0x56060df89c70_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x56060df89990;
    %jmp/0 T_19.75, 8;
 ; End of false expr.
    %blend;
T_19.75;
    %store/vec4 v0x56060df92eb0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56060df90dd0_0, 0, 32;
    %load/vec4 v0x56060df92490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.76, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060df93be0_0, 0, 1;
    %jmp T_19.77;
T_19.76 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
T_19.77 ;
    %jmp T_19.73;
T_19.72 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
    %load/vec4 v0x56060df92080_0;
    %load/vec4 v0x56060df93720_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.78, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_19.79, 8;
T_19.78 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_19.79, 8;
 ; End of false expr.
    %blend;
T_19.79;
    %add;
    %store/vec4 v0x56060df91ec0_0, 0, 8;
T_19.73 ;
T_19.71 ;
T_19.68 ;
T_19.66 ;
    %jmp T_19.13;
T_19.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56060df94360_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56060df92eb0_0, 0, 4;
    %load/vec4 v0x56060df91a30_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_19.80, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x56060df93b00_0, 0, 4;
    %jmp T_19.81;
T_19.80 ;
    %load/vec4 v0x56060df91a30_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_19.82, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x56060df93b00_0, 0, 4;
    %jmp T_19.83;
T_19.82 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56060df93b00_0, 0, 4;
T_19.83 ;
T_19.81 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
    %jmp T_19.13;
T_19.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060df94360_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56060df92eb0_0, 0, 4;
    %load/vec4 v0x56060df90c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.84, 8;
    %load/vec4 v0x56060df92640_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.86, 4;
    %load/vec4 v0x56060df92640_0;
    %subi 1, 0, 4;
    %store/vec4 v0x56060df92720_0, 0, 4;
T_19.86 ;
    %load/vec4 v0x56060df92640_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.88, 4;
    %load/vec4 v0x56060df93390_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.90, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
    %load/vec4 v0x56060df922a0_0;
    %store/vec4 v0x56060df931f0_0, 0, 3;
    %load/vec4 v0x56060df92490_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.92, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_19.93, 8;
T_19.92 ; End of true expr.
    %load/vec4 v0x56060df94b20_0;
    %jmp/0 T_19.93, 8;
 ; End of false expr.
    %blend;
T_19.93;
    %store/vec4 v0x56060df94740_0, 0, 32;
    %load/vec4 v0x56060df92490_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.94, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_19.95, 8;
T_19.94 ; End of true expr.
    %load/vec4 v0x56060df922a0_0;
    %store/vec4 v0x56060df89c70_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x56060df89990;
    %jmp/0 T_19.95, 8;
 ; End of false expr.
    %blend;
T_19.95;
    %store/vec4 v0x56060df92eb0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56060df90dd0_0, 0, 32;
    %load/vec4 v0x56060df92490_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.96, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_19.97, 8;
T_19.96 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_19.97, 8;
 ; End of false expr.
    %blend;
T_19.97;
    %store/vec4 v0x56060df93be0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56060df93b00_0, 0, 4;
    %jmp T_19.91;
T_19.90 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x56060df91fa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56060df93720_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.98, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_19.99, 8;
T_19.98 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_19.99, 8;
 ; End of false expr.
    %blend;
T_19.99;
    %add;
    %store/vec4 v0x56060df91ec0_0, 0, 8;
T_19.91 ;
T_19.88 ;
T_19.84 ;
    %jmp T_19.13;
T_19.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060df94360_0, 0, 1;
    %load/vec4 v0x56060df92490_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.100, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_19.101, 8;
T_19.100 ; End of true expr.
    %load/vec4 v0x56060df93110_0;
    %store/vec4 v0x56060df89c70_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x56060df89990;
    %jmp/0 T_19.101, 8;
 ; End of false expr.
    %blend;
T_19.101;
    %store/vec4 v0x56060df92eb0_0, 0, 4;
    %load/vec4 v0x56060df92490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.102, 8;
    %load/vec4 v0x56060df93a20_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56060df93960_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.104, 8;
    %load/vec4 v0x56060df93f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.106, 8;
    %load/vec4 v0x56060df93110_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.108, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.109, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.110, 6;
    %load/vec4 v0x56060df94660_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56060df94740_0, 0, 32;
    %jmp T_19.112;
T_19.108 ;
    %load/vec4 v0x56060df94660_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x56060df92910_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x56060df94740_0, 0, 32;
    %jmp T_19.112;
T_19.109 ;
    %load/vec4 v0x56060df94660_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x56060df92910_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x56060df94740_0, 0, 32;
    %jmp T_19.112;
T_19.110 ;
    %load/vec4 v0x56060df94660_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x56060df92910_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x56060df94740_0, 0, 32;
    %jmp T_19.112;
T_19.112 ;
    %pop/vec4 1;
T_19.106 ;
T_19.104 ;
    %load/vec4 v0x56060df90c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.113, 8;
    %load/vec4 v0x56060df93a20_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_19.115, 4;
    %load/vec4 v0x56060df93a20_0;
    %subi 1, 0, 4;
    %store/vec4 v0x56060df93b00_0, 0, 4;
    %jmp T_19.116;
T_19.115 ;
    %load/vec4 v0x56060df93960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.117, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56060df93be0_0, 0, 1;
    %jmp T_19.118;
T_19.117 ;
    %load/vec4 v0x56060df90a70_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x56060df93110_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x56060df90b50_0, 0, 6;
    %load/vec4 v0x56060df90b50_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_19.119, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56060df90b50_0, 0, 6;
    %load/vec4 v0x56060df90cf0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x56060df90dd0_0, 0, 32;
    %load/vec4 v0x56060df93e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.121, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060df93ea0_0, 0, 1;
    %load/vec4 v0x56060df91a30_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_19.123, 4;
    %load/vec4 v0x56060df94740_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x56060df89f60_0, 0, 8;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.rev8, S_0x56060df89d50;
    %load/vec4 v0x56060df94740_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x56060df89f60_0, 0, 8;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.rev8, S_0x56060df89d50;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56060df94740_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x56060df89f60_0, 0, 8;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.rev8, S_0x56060df89d50;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56060df94740_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x56060df89f60_0, 0, 8;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.rev8, S_0x56060df89d50;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56060df93d40_0, 0, 32;
    %jmp T_19.124;
T_19.123 ;
    %load/vec4 v0x56060df94740_0;
    %store/vec4 v0x56060df93d40_0, 0, 32;
T_19.124 ;
T_19.121 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56060df94740_0, 0, 32;
T_19.119 ;
    %load/vec4 v0x56060df93390_0;
    %load/vec4 v0x56060df90dd0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.125, 5;
    %load/vec4 v0x56060df94d40_0;
    %load/vec4 v0x56060df91d20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.127, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
    %jmp T_19.128;
T_19.127 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x56060df91fa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56060df93720_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.129, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_19.130, 8;
T_19.129 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_19.130, 8;
 ; End of false expr.
    %blend;
T_19.130;
    %add;
    %store/vec4 v0x56060df91ec0_0, 0, 8;
T_19.128 ;
T_19.125 ;
T_19.118 ;
T_19.116 ;
T_19.113 ;
    %jmp T_19.103;
T_19.102 ;
    %load/vec4 v0x56060df945a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.131, 8;
    %load/vec4 v0x56060df94660_0;
    %ix/getv 4, v0x56060df93110_0;
    %shiftl 4;
    %store/vec4 v0x56060df94740_0, 0, 32;
T_19.131 ;
    %load/vec4 v0x56060df90c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.133, 8;
    %load/vec4 v0x56060df90a70_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x56060df93110_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x56060df90b50_0, 0, 6;
    %load/vec4 v0x56060df90b50_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_19.135, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56060df90b50_0, 0, 6;
    %load/vec4 v0x56060df90cf0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x56060df90dd0_0, 0, 32;
    %load/vec4 v0x56060df90cf0_0;
    %addi 4, 0, 32;
    %load/vec4 v0x56060df93390_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x56060df94c00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.137, 8;
    %load/vec4 v0x56060df94b20_0;
    %store/vec4 v0x56060df94740_0, 0, 32;
    %jmp T_19.138;
T_19.137 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56060df94740_0, 0, 32;
T_19.138 ;
T_19.135 ;
    %load/vec4 v0x56060df93390_0;
    %load/vec4 v0x56060df90dd0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.139, 5;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x56060df91fa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56060df93720_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.141, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_19.142, 8;
T_19.141 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_19.142, 8;
 ; End of false expr.
    %blend;
T_19.142;
    %add;
    %store/vec4 v0x56060df91ec0_0, 0, 8;
T_19.139 ;
T_19.133 ;
T_19.103 ;
    %jmp T_19.13;
T_19.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56060df94360_0, 0, 1;
    %load/vec4 v0x56060df93110_0;
    %store/vec4 v0x56060df89c70_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x56060df89990;
    %store/vec4 v0x56060df92eb0_0, 0, 4;
    %load/vec4 v0x56060df94b20_0;
    %store/vec4 v0x56060df94740_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
    %jmp T_19.13;
T_19.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56060df92200_0, 0, 1;
    %load/vec4 v0x56060df91d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.143, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
    %load/vec4 v0x56060df91fa0_0;
    %pad/u 8;
    %store/vec4 v0x56060df91ec0_0, 0, 8;
T_19.143 ;
    %jmp T_19.13;
T_19.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060df92200_0, 0, 1;
    %load/vec4 v0x56060df91de0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.145, 4;
    %load/vec4 v0x56060df91de0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x56060df91ec0_0, 0, 8;
    %jmp T_19.146;
T_19.145 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
T_19.146 ;
    %jmp T_19.13;
T_19.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56060df92200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56060df94360_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56060df94980_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x56060df91fa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56060df93720_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.147, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_19.148, 8;
T_19.147 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_19.148, 8;
 ; End of false expr.
    %blend;
T_19.148;
    %add;
    %store/vec4 v0x56060df91ec0_0, 0, 8;
    %jmp T_19.13;
T_19.13 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x56060df36270;
T_20 ;
    %wait E_0x56060de2de90;
    %load/vec4 v0x56060dcd84e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56060de35db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060dea3c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060deba700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060deda6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dcd85a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060dcd81a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060de35f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060deda780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dcd8280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060dea3ba0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56060deb71c0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x56060deda6e0_0;
    %assign/vec4 v0x56060deba700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dcd85a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060de35f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dcd8280_0, 0;
    %load/vec4 v0x56060de35db0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x56060deda780_0, 0;
    %load/vec4 v0x56060de35db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %jmp T_20.6;
T_20.2 ;
    %load/vec4 v0x56060de35cf0_0;
    %load/vec4 v0x56060dcd8340_0;
    %nor/r;
    %and;
    %load/vec4 v0x56060de35e90_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.7, 8;
    %load/vec4 v0x56060df03d00_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x56060dea3ba0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56060deb71c0_0, 0;
    %load/vec4 v0x56060df03d00_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x56060dea3c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060deda6e0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56060de35db0_0, 0;
T_20.7 ;
    %jmp T_20.6;
T_20.3 ;
    %load/vec4 v0x56060deba700_0;
    %load/vec4 v0x56060deba660_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060deda6e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060dcd85a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56060de35db0_0, 0;
T_20.9 ;
    %jmp T_20.6;
T_20.4 ;
    %load/vec4 v0x56060de35c30_0;
    %load/vec4 v0x56060dcd8340_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.11, 8;
    %load/vec4 v0x56060dcd8400_0;
    %assign/vec4 v0x56060dcd81a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060de35f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060dcd85a0_0, 0;
    %load/vec4 v0x56060deb71c0_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x56060deb71c0_0, 0;
    %load/vec4 v0x56060deb71c0_0;
    %addi 4, 0, 16;
    %load/vec4 v0x56060de35e90_0;
    %cmp/u;
    %jmp/0xz  T_20.13, 5;
    %load/vec4 v0x56060dea3ba0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x56060dea3ba0_0, 0;
    %load/vec4 v0x56060dea3ba0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x56060dea3c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060deda6e0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56060de35db0_0, 0;
    %jmp T_20.14;
T_20.13 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x56060de35db0_0, 0;
T_20.14 ;
T_20.11 ;
    %jmp T_20.6;
T_20.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060dcd8280_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56060de35db0_0, 0;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x56060df36970;
T_21 ;
    %wait E_0x56060de2de90;
    %load/vec4 v0x56060de2b0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56060de2b260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060dda2410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060ddf7530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dcec570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060df82560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df827e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df828a0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x56060df82740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dcec630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dd40940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dcec6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dd40660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060dda2350_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56060dcec910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dd407c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060de2b020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060df82600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dd40880_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x56060dcec570_0;
    %assign/vec4 v0x56060ddf7530_0, 0;
    %load/vec4 v0x56060df828a0_0;
    %assign/vec4 v0x56060df827e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dcec630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dd40940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dd40660_0, 0;
    %load/vec4 v0x56060de2b260_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x56060dcec6f0_0, 0;
    %load/vec4 v0x56060de2b260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %jmp T_21.6;
T_21.2 ;
    %load/vec4 v0x56060de2b1a0_0;
    %load/vec4 v0x56060dd40700_0;
    %nor/r;
    %and;
    %load/vec4 v0x56060df824c0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.7, 8;
    %load/vec4 v0x56060dda2290_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x56060dda2350_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56060dcec910_0, 0;
    %load/vec4 v0x56060dda2290_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x56060dda2410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060dcec570_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56060de2b260_0, 0;
T_21.7 ;
    %jmp T_21.6;
T_21.3 ;
    %load/vec4 v0x56060ddf7530_0;
    %load/vec4 v0x56060ddf7470_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dcec570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dd407c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060de2b020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060dd40940_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56060de2b260_0, 0;
T_21.9 ;
    %jmp T_21.6;
T_21.4 ;
    %load/vec4 v0x56060de2b020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060de2b020_0, 0;
    %jmp T_21.12;
T_21.11 ;
    %load/vec4 v0x56060dd407c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.13, 8;
    %load/vec4 v0x56060dd405a0_0;
    %assign/vec4 v0x56060df82600_0, 0;
    %load/vec4 v0x56060dd405a0_0;
    %assign/vec4 v0x56060df82560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060df828a0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x56060df82740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060dd407c0_0, 0;
    %jmp T_21.14;
T_21.13 ;
    %load/vec4 v0x56060df82600_0;
    %assign/vec4 v0x56060df82560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060df828a0_0, 0;
T_21.14 ;
T_21.12 ;
    %load/vec4 v0x56060df827e0_0;
    %load/vec4 v0x56060df826a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060dcec630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060dd40880_0, 0;
    %load/vec4 v0x56060dcec910_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x56060dcec910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df828a0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x56060de2b260_0, 0;
T_21.15 ;
    %jmp T_21.6;
T_21.5 ;
    %load/vec4 v0x56060dd40880_0;
    %assign/vec4 v0x56060dcec630_0, 0;
    %load/vec4 v0x56060dcec7b0_0;
    %load/vec4 v0x56060dcec630_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dd40880_0, 0;
    %load/vec4 v0x56060dcec910_0;
    %load/vec4 v0x56060df824c0_0;
    %cmp/u;
    %jmp/0xz  T_21.19, 5;
    %load/vec4 v0x56060dda2350_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x56060dda2410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060dcec570_0, 0;
    %load/vec4 v0x56060dda2350_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x56060dda2350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dd407c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56060de2b260_0, 0;
    %jmp T_21.20;
T_21.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060dd40660_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56060de2b260_0, 0;
T_21.20 ;
T_21.17 ;
    %jmp T_21.6;
T_21.6 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x56060dea2690;
T_22 ;
    %wait E_0x56060de2de90;
    %load/vec4 v0x56060df85f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df852e0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x56060df85380_0;
    %assign/vec4 v0x56060df852e0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x56060dea2690;
T_23 ;
    %wait E_0x56060de2de90;
    %load/vec4 v0x56060df85f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56060df86630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df85210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df844e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df84d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df85880_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56060df84b30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060df83ca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060df85d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060df84990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df85ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df86cd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df85210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df85ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df86cd0_0, 0;
    %load/vec4 v0x56060df85380_0;
    %nor/r;
    %load/vec4 v0x56060df84d90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56060df86630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df844e0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x56060df86630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56060df86630_0, 0;
    %jmp T_23.11;
T_23.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df844e0_0, 0;
    %load/vec4 v0x56060df86570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.12, 8;
    %load/vec4 v0x56060df857e0_0;
    %assign/vec4 v0x56060df85880_0, 0;
    %load/vec4 v0x56060df84a70_0;
    %assign/vec4 v0x56060df84b30_0, 0;
    %load/vec4 v0x56060df85070_0;
    %assign/vec4 v0x56060df83ca0_0, 0;
    %load/vec4 v0x56060df85450_0;
    %assign/vec4 v0x56060df85d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060df84d90_0, 0;
    %load/vec4 v0x56060df85140_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.14, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_23.15, 8;
T_23.14 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_23.15, 8;
 ; End of false expr.
    %blend;
T_23.15;
    %assign/vec4 v0x56060df86630_0, 0;
T_23.12 ;
    %jmp T_23.11;
T_23.5 ;
    %load/vec4 v0x56060df85d40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.16, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x56060df86630_0, 0;
    %jmp T_23.17;
T_23.16 ;
    %load/vec4 v0x56060df868a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.18, 8;
    %load/vec4 v0x56060df85920_0;
    %assign/vec4 v0x56060df84990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060df85ba0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x56060df86630_0, 0;
T_23.18 ;
T_23.17 ;
    %jmp T_23.11;
T_23.6 ;
    %load/vec4 v0x56060df86270_0;
    %load/vec4 v0x56060df86050_0;
    %and;
    %load/vec4 v0x56060df861b0_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060df844e0_0, 0;
T_23.20 ;
    %load/vec4 v0x56060df85a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.22, 8;
    %load/vec4 v0x56060df85880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.24, 8;
    %load/vec4 v0x56060df83ca0_0;
    %load/vec4 v0x56060df84990_0;
    %add;
    %assign/vec4 v0x56060df83ca0_0, 0;
T_23.24 ;
    %load/vec4 v0x56060df844e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x56060df85d40_0;
    %load/vec4 v0x56060df84990_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_23.26, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060df85d40_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x56060df86630_0, 0;
    %jmp T_23.27;
T_23.26 ;
    %load/vec4 v0x56060df85d40_0;
    %load/vec4 v0x56060df84990_0;
    %sub;
    %assign/vec4 v0x56060df85d40_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56060df86630_0, 0;
T_23.27 ;
T_23.22 ;
    %jmp T_23.11;
T_23.7 ;
    %load/vec4 v0x56060df85d40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.28, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x56060df86630_0, 0;
    %jmp T_23.29;
T_23.28 ;
    %load/vec4 v0x56060df86340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.30, 8;
    %load/vec4 v0x56060df85920_0;
    %assign/vec4 v0x56060df84990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060df86cd0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x56060df86630_0, 0;
T_23.30 ;
T_23.29 ;
    %jmp T_23.11;
T_23.8 ;
    %load/vec4 v0x56060df84e30_0;
    %load/vec4 v0x56060df84770_0;
    %and;
    %load/vec4 v0x56060df848d0_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060df844e0_0, 0;
T_23.32 ;
    %load/vec4 v0x56060df86b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.34, 8;
    %load/vec4 v0x56060df85880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.36, 8;
    %load/vec4 v0x56060df83ca0_0;
    %load/vec4 v0x56060df84990_0;
    %add;
    %assign/vec4 v0x56060df83ca0_0, 0;
T_23.36 ;
    %load/vec4 v0x56060df844e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x56060df85d40_0;
    %load/vec4 v0x56060df84990_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_23.38, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060df85d40_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x56060df86630_0, 0;
    %jmp T_23.39;
T_23.38 ;
    %load/vec4 v0x56060df85d40_0;
    %load/vec4 v0x56060df84990_0;
    %sub;
    %assign/vec4 v0x56060df85d40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56060df86630_0, 0;
T_23.39 ;
T_23.34 ;
    %jmp T_23.11;
T_23.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060df85210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df84d90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56060df86630_0, 0;
    %jmp T_23.11;
T_23.11 ;
    %pop/vec4 1;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x56060df96450;
T_24 ;
    %wait E_0x56060de30040;
    %load/vec4 v0x56060df97d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56060df97a70_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x56060df97a70_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 2779054080, 0, 32;
    %load/vec4 v0x56060df97a70_0;
    %add;
    %ix/getv/s 3, v0x56060df97a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56060df97b30, 0, 4;
    %load/vec4 v0x56060df97a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56060df97a70_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df974f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df98240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df977f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56060df97720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df97170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df97ff0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56060df97f50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060df97bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060df97400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df97930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df979d0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x56060df97930_0;
    %nor/r;
    %assign/vec4 v0x56060df974f0_0, 0;
    %load/vec4 v0x56060df979d0_0;
    %nor/r;
    %assign/vec4 v0x56060df98240_0, 0;
    %load/vec4 v0x56060df97ff0_0;
    %nor/r;
    %assign/vec4 v0x56060df97170_0, 0;
    %load/vec4 v0x56060df974f0_0;
    %load/vec4 v0x56060df975e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x56060df97330_0;
    %assign/vec4 v0x56060df97400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060df97930_0, 0;
T_24.4 ;
    %load/vec4 v0x56060df98240_0;
    %load/vec4 v0x56060df984b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060df979d0_0, 0;
    %load/vec4 v0x56060df980e0_0;
    %assign/vec4 v0x56060df98180_0, 0;
    %load/vec4 v0x56060df98330_0;
    %assign/vec4 v0x56060df983f0_0, 0;
T_24.6 ;
    %load/vec4 v0x56060df977f0_0;
    %load/vec4 v0x56060df97680_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df977f0_0, 0;
T_24.8 ;
    %load/vec4 v0x56060df97930_0;
    %load/vec4 v0x56060df979d0_0;
    %and;
    %load/vec4 v0x56060df977f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %fork t_3, S_0x56060df96ad0;
    %jmp t_2;
    .scope S_0x56060df96ad0;
t_3 ;
    %load/vec4 v0x56060df97400_0;
    %parti/s 30, 2, 3;
    %pad/u 32;
    %store/vec4 v0x56060df96c80_0, 0, 32;
    %load/vec4 v0x56060df983f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.12, 8;
    %load/vec4 v0x56060df98180_0;
    %parti/s 8, 0, 2;
    %ix/getv/s 3, v0x56060df96c80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56060df97b30, 0, 4;
T_24.12 ;
    %load/vec4 v0x56060df983f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.14, 8;
    %load/vec4 v0x56060df98180_0;
    %parti/s 8, 8, 5;
    %ix/getv/s 3, v0x56060df96c80_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x56060df97b30, 4, 5;
T_24.14 ;
    %load/vec4 v0x56060df983f0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.16, 8;
    %load/vec4 v0x56060df98180_0;
    %parti/s 8, 16, 6;
    %ix/getv/s 3, v0x56060df96c80_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x56060df97b30, 4, 5;
T_24.16 ;
    %load/vec4 v0x56060df983f0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %load/vec4 v0x56060df98180_0;
    %parti/s 8, 24, 6;
    %ix/getv/s 3, v0x56060df96c80_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x56060df97b30, 4, 5;
T_24.18 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56060df97720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060df977f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df97930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df979d0_0, 0;
    %end;
    .scope S_0x56060df96450;
t_2 %join;
T_24.10 ;
    %load/vec4 v0x56060df97170_0;
    %load/vec4 v0x56060df97260_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.20, 8;
    %fork t_5, S_0x56060df96d80;
    %jmp t_4;
    .scope S_0x56060df96d80;
t_5 ;
    %load/vec4 v0x56060df97060_0;
    %parti/s 30, 2, 3;
    %pad/u 32;
    %store/vec4 v0x56060df96f80_0, 0, 32;
    %ix/getv/s 4, v0x56060df96f80_0;
    %load/vec4a v0x56060df97b30, 4;
    %assign/vec4 v0x56060df97bf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56060df97f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060df97ff0_0, 0;
    %end;
    .scope S_0x56060df96450;
t_4 %join;
T_24.20 ;
    %load/vec4 v0x56060df97ff0_0;
    %load/vec4 v0x56060df97eb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.22, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060df97ff0_0, 0;
T_24.22 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x56060df37af0;
T_25 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56060de9c320_0, 0, 8;
    %pushi/vec4 12722199, 0, 24;
    %store/vec4 v0x56060ddf7ff0_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56060dd03f40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56060dde7c30_0, 0, 8;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x56060dda3750_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56060dd62e90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56060dee6240_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56060dd53480_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56060dca3020_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56060de4c510_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56060dcfb4a0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x56060dcd8d50_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x56060dcd89a0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x56060ddf7890_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56060dc39540_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56060dda32a0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56060ddf8b00_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56060dda4650_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56060dce2b40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56060dd62ae0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56060dda3b30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56060de9cbd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56060de11a50_0, 0, 32;
    %end;
    .thread T_25, $init;
    .scope S_0x56060df37af0;
T_26 ;
    %fork t_7, S_0x56060df37e70;
    %jmp t_6;
    .scope S_0x56060df37e70;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56060deea650_0, 0, 32;
T_26.0 ;
    %load/vec4 v0x56060deea650_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_26.1, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x56060deea650_0;
    %store/vec4a v0x56060dd6c770, 4, 0;
    %load/vec4 v0x56060deea650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56060deea650_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56060de9cbd0_0, 0, 1;
    %end;
    .scope S_0x56060df37af0;
t_6 %join;
    %end;
    .thread T_26;
    .scope S_0x56060df37af0;
T_27 ;
    %wait E_0x56060dde9880;
    %load/vec4 v0x56060de9cbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x56060de11a50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56060de11a50_0, 0;
    %load/vec4 v0x56060de11a50_0;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_27.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060de9cbd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060de11a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56060de9c320_0, 4, 5;
T_27.2 ;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x56060df37af0;
T_28 ;
    %wait E_0x56060dde9d80;
    %vpi_func 4 106 "$time" 64 {0 0 0};
    %assign/vec4 v0x56060dcd8d50_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_0x56060df37af0;
T_29 ;
    %wait E_0x56060df7f930;
    %vpi_func 4 109 "$time" 64 {0 0 0};
    %load/vec4 v0x56060dcd8d50_0;
    %sub;
    %assign/vec4 v0x56060dcd89a0_0, 0;
    %load/vec4 v0x56060dc39540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x56060ddf7890_0;
    %vpi_func 4 111 "$time" 64 {0 0 0};
    %load/vec4 v0x56060dcd8d50_0;
    %sub;
    %add;
    %assign/vec4 v0x56060ddf7890_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x56060df37af0;
T_30 ;
    %wait E_0x56060df7f8f0;
    %load/vec4 v0x56060dde7fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56060dcc17c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dcfb4a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56060dee6240_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x56060dda32a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_30.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_30.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_30.11, 6;
    %jmp T_30.12;
T_30.2 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x56060dda4650_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x56060dca3020_0, 0;
    %load/vec4 v0x56060dee6240_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x56060ddf7c40_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56060dee6240_0, 0;
    %jmp T_30.12;
T_30.3 ;
    %load/vec4 v0x56060dee6240_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x56060ddf7c40_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56060dee6240_0, 0;
    %load/vec4 v0x56060dda4650_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56060dda4650_0, 0;
    %load/vec4 v0x56060dda4650_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_30.13, 4;
    %load/vec4 v0x56060dee6240_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x56060ddf7c40_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56060dd03f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060dda4650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060dda3b30_0, 0;
    %load/vec4 v0x56060dde7c30_0;
    %dup/vec4;
    %pushi/vec4 159, 0, 8;
    %cmp/u;
    %jmp/1 T_30.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_30.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_30.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_30.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_30.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_30.20, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_30.21, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_30.22, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_30.23, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_30.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_30.25, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_30.26, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 8;
    %cmp/u;
    %jmp/1 T_30.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_30.28, 6;
    %dup/vec4;
    %pushi/vec4 216, 0, 8;
    %cmp/u;
    %jmp/1 T_30.29, 6;
    %dup/vec4;
    %pushi/vec4 199, 0, 8;
    %cmp/u;
    %jmp/1 T_30.30, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
    %jmp T_30.32;
T_30.15 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x56060dca3020_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56060de4c510_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56060ddf8b00_0, 0;
    %load/vec4 v0x56060ddf7ff0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x56060dd53480_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56060dcc17c0_0, 0;
    %jmp T_30.32;
T_30.16 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x56060dca3020_0, 0;
    %load/vec4 v0x56060de9c320_0;
    %assign/vec4 v0x56060dd53480_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56060dcc17c0_0, 0;
    %jmp T_30.32;
T_30.17 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56060de9c320_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060dc39540_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x56060ddf7890_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
    %jmp T_30.32;
T_30.18 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56060de9c320_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
    %jmp T_30.32;
T_30.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x56060dda3750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56060dee6240_0, 0;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.33, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_30.34, 8;
T_30.33 ; End of true expr.
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_30.35, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_30.36, 9;
T_30.35 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_30.36, 9;
 ; End of false expr.
    %blend;
T_30.36;
    %jmp/0 T_30.34, 8;
 ; End of false expr.
    %blend;
T_30.34;
    %assign/vec4 v0x56060dca3020_0, 0;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.37, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_30.38, 8;
T_30.37 ; End of true expr.
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_30.39, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_30.40, 9;
T_30.39 ; End of true expr.
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_30.41, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_30.42, 10;
T_30.41 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_30.42, 10;
 ; End of false expr.
    %blend;
T_30.42;
    %jmp/0 T_30.40, 9;
 ; End of false expr.
    %blend;
T_30.40;
    %jmp/0 T_30.38, 8;
 ; End of false expr.
    %blend;
T_30.38;
    %assign/vec4 v0x56060de4c510_0, 0;
    %jmp T_30.32;
T_30.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x56060dda3750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56060dee6240_0, 0;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.43, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_30.44, 8;
T_30.43 ; End of true expr.
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_30.45, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_30.46, 9;
T_30.45 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_30.46, 9;
 ; End of false expr.
    %blend;
T_30.46;
    %jmp/0 T_30.44, 8;
 ; End of false expr.
    %blend;
T_30.44;
    %assign/vec4 v0x56060dca3020_0, 0;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.47, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_30.48, 8;
T_30.47 ; End of true expr.
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_30.49, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_30.50, 9;
T_30.49 ; End of true expr.
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_30.51, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_30.52, 10;
T_30.51 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_30.52, 10;
 ; End of false expr.
    %blend;
T_30.52;
    %jmp/0 T_30.50, 9;
 ; End of false expr.
    %blend;
T_30.50;
    %jmp/0 T_30.48, 8;
 ; End of false expr.
    %blend;
T_30.48;
    %assign/vec4 v0x56060de4c510_0, 0;
    %jmp T_30.32;
T_30.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x56060dda3750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56060dee6240_0, 0;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.53, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_30.54, 8;
T_30.53 ; End of true expr.
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_30.55, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_30.56, 9;
T_30.55 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_30.56, 9;
 ; End of false expr.
    %blend;
T_30.56;
    %jmp/0 T_30.54, 8;
 ; End of false expr.
    %blend;
T_30.54;
    %assign/vec4 v0x56060dca3020_0, 0;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.57, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_30.58, 8;
T_30.57 ; End of true expr.
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_30.59, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_30.60, 9;
T_30.59 ; End of true expr.
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_30.61, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_30.62, 10;
T_30.61 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_30.62, 10;
 ; End of false expr.
    %blend;
T_30.62;
    %jmp/0 T_30.60, 9;
 ; End of false expr.
    %blend;
T_30.60;
    %jmp/0 T_30.58, 8;
 ; End of false expr.
    %blend;
T_30.58;
    %assign/vec4 v0x56060de4c510_0, 0;
    %jmp T_30.32;
T_30.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x56060dda3750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56060dee6240_0, 0;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.63, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_30.64, 8;
T_30.63 ; End of true expr.
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_30.65, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_30.66, 9;
T_30.65 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_30.66, 9;
 ; End of false expr.
    %blend;
T_30.66;
    %jmp/0 T_30.64, 8;
 ; End of false expr.
    %blend;
T_30.64;
    %assign/vec4 v0x56060dca3020_0, 0;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.67, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_30.68, 8;
T_30.67 ; End of true expr.
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_30.69, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_30.70, 9;
T_30.69 ; End of true expr.
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_30.71, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_30.72, 10;
T_30.71 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_30.72, 10;
 ; End of false expr.
    %blend;
T_30.72;
    %jmp/0 T_30.70, 9;
 ; End of false expr.
    %blend;
T_30.70;
    %jmp/0 T_30.68, 8;
 ; End of false expr.
    %blend;
T_30.68;
    %assign/vec4 v0x56060de4c510_0, 0;
    %jmp T_30.32;
T_30.23 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x56060dda3750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56060dee6240_0, 0;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.73, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_30.74, 8;
T_30.73 ; End of true expr.
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_30.75, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_30.76, 9;
T_30.75 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_30.76, 9;
 ; End of false expr.
    %blend;
T_30.76;
    %jmp/0 T_30.74, 8;
 ; End of false expr.
    %blend;
T_30.74;
    %assign/vec4 v0x56060dca3020_0, 0;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.77, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_30.78, 8;
T_30.77 ; End of true expr.
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_30.79, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_30.80, 9;
T_30.79 ; End of true expr.
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_30.81, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_30.82, 10;
T_30.81 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_30.82, 10;
 ; End of false expr.
    %blend;
T_30.82;
    %jmp/0 T_30.80, 9;
 ; End of false expr.
    %blend;
T_30.80;
    %jmp/0 T_30.78, 8;
 ; End of false expr.
    %blend;
T_30.78;
    %assign/vec4 v0x56060de4c510_0, 0;
    %jmp T_30.32;
T_30.24 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x56060dda3750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56060dee6240_0, 0;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.83, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_30.84, 8;
T_30.83 ; End of true expr.
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_30.85, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_30.86, 9;
T_30.85 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_30.86, 9;
 ; End of false expr.
    %blend;
T_30.86;
    %jmp/0 T_30.84, 8;
 ; End of false expr.
    %blend;
T_30.84;
    %assign/vec4 v0x56060dca3020_0, 0;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.87, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_30.88, 8;
T_30.87 ; End of true expr.
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_30.89, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_30.90, 9;
T_30.89 ; End of true expr.
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_30.91, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_30.92, 10;
T_30.91 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_30.92, 10;
 ; End of false expr.
    %blend;
T_30.92;
    %jmp/0 T_30.90, 9;
 ; End of false expr.
    %blend;
T_30.90;
    %jmp/0 T_30.88, 8;
 ; End of false expr.
    %blend;
T_30.88;
    %assign/vec4 v0x56060de4c510_0, 0;
    %jmp T_30.32;
T_30.25 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56060de4c510_0, 0;
    %load/vec4 v0x56060de9c320_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.93, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x56060dda3750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56060dee6240_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.95, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_30.96, 8;
T_30.95 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_30.96, 8;
 ; End of false expr.
    %blend;
T_30.96;
    %assign/vec4 v0x56060dca3020_0, 0;
    %load/vec4 v0x56060dc39540_0;
    %load/vec4 v0x56060ddf7890_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.97, 8;
    %vpi_call/w 4 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x56060ddf7890_0, P_0x56060dde7490 {0 0 0};
T_30.97 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dc39540_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x56060ddf7890_0, 0;
    %jmp T_30.94;
T_30.93 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
T_30.94 ;
    %jmp T_30.32;
T_30.26 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56060de4c510_0, 0;
    %load/vec4 v0x56060de9c320_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.99, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x56060dda3750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56060dee6240_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.101, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_30.102, 8;
T_30.101 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_30.102, 8;
 ; End of false expr.
    %blend;
T_30.102;
    %assign/vec4 v0x56060dca3020_0, 0;
    %load/vec4 v0x56060dc39540_0;
    %load/vec4 v0x56060ddf7890_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.103, 8;
    %vpi_call/w 4 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x56060ddf7890_0, P_0x56060dde7490 {0 0 0};
T_30.103 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dc39540_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x56060ddf7890_0, 0;
    %jmp T_30.100;
T_30.99 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
T_30.100 ;
    %jmp T_30.32;
T_30.27 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56060de4c510_0, 0;
    %load/vec4 v0x56060de9c320_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.105, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x56060dda3750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56060dee6240_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dde7c30_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.107, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_30.108, 8;
T_30.107 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_30.108, 8;
 ; End of false expr.
    %blend;
T_30.108;
    %assign/vec4 v0x56060dca3020_0, 0;
    %load/vec4 v0x56060dc39540_0;
    %load/vec4 v0x56060ddf7890_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.109, 8;
    %vpi_call/w 4 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x56060ddf7890_0, P_0x56060dde7490 {0 0 0};
T_30.109 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dc39540_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x56060ddf7890_0, 0;
    %jmp T_30.106;
T_30.105 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
T_30.106 ;
    %jmp T_30.32;
T_30.28 ;
    %load/vec4 v0x56060de9c320_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.111, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x56060dda3750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56060dee6240_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x56060dca3020_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
    %load/vec4 v0x56060dc39540_0;
    %load/vec4 v0x56060ddf7890_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.113, 8;
    %vpi_call/w 4 201 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and ERASE (got %0t ns, need %0d ns)", v0x56060ddf7890_0, P_0x56060dde7490 {0 0 0};
T_30.113 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dc39540_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x56060ddf7890_0, 0;
    %jmp T_30.112;
T_30.111 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
T_30.112 ;
    %jmp T_30.32;
T_30.29 ;
    %load/vec4 v0x56060de9c320_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.115, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x56060dda3750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56060dee6240_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x56060dca3020_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
    %load/vec4 v0x56060dc39540_0;
    %load/vec4 v0x56060ddf7890_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.117, 8;
    %vpi_call/w 4 201 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and ERASE (got %0t ns, need %0d ns)", v0x56060ddf7890_0, P_0x56060dde7490 {0 0 0};
T_30.117 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56060dc39540_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x56060ddf7890_0, 0;
    %jmp T_30.116;
T_30.115 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
T_30.116 ;
    %jmp T_30.32;
T_30.30 ;
    %load/vec4 v0x56060de9c320_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.119, 8;
    %fork t_9, S_0x56060df381f0;
    %jmp t_8;
    .scope S_0x56060df381f0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56060dee94f0_0, 0, 32;
T_30.121 ;
    %load/vec4 v0x56060dee94f0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_30.122, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x56060dee94f0_0;
    %store/vec4a v0x56060dd6c770, 4, 0;
    %load/vec4 v0x56060dee94f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56060dee94f0_0, 0, 32;
    %jmp T_30.121;
T_30.122 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060de9cbd0_0, 0;
    %end;
    .scope S_0x56060df37af0;
t_8 %join;
    %jmp T_30.120;
T_30.119 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
T_30.120 ;
    %jmp T_30.32;
T_30.32 ;
    %pop/vec4 1;
T_30.13 ;
    %jmp T_30.12;
T_30.4 ;
    %load/vec4 v0x56060dd03f40_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dd03f40_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_30.123, 4;
    %load/vec4 v0x56060dca3020_0;
    %cmpi/ne 1, 0, 4;
    %jmp/0xz  T_30.125, 4;
    %vpi_call/w 4 230 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] Erase address phase must use single lane (lanes=%0d)", v0x56060dca3020_0 {0 0 0};
T_30.125 ;
T_30.123 ;
    %load/vec4 v0x56060dca3020_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_30.127, 4;
    %load/vec4 v0x56060dee6240_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x56060ddf7c40_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56060dee6240_0, 0;
    %jmp T_30.128;
T_30.127 ;
    %load/vec4 v0x56060dca3020_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_30.129, 4;
    %load/vec4 v0x56060dee6240_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x56060ddf7c40_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56060dee6240_0, 0;
    %jmp T_30.130;
T_30.129 ;
    %load/vec4 v0x56060dca3020_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_30.131, 4;
    %load/vec4 v0x56060dee6240_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x56060ddf7c40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56060dee6240_0, 0;
T_30.131 ;
T_30.130 ;
T_30.128 ;
    %load/vec4 v0x56060dda4650_0;
    %load/vec4 v0x56060dca3020_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x56060dda4650_0, 0;
    %load/vec4 v0x56060dda4650_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56060dca3020_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x56060dda4650_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56060dca3020_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x56060dda4650_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56060dca3020_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_30.133, 8;
    %load/vec4 v0x56060dda3750_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x56060dca3020_0;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_30.135, 8;
    %load/vec4 v0x56060dee6240_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x56060ddf7c40_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_30.136, 8;
T_30.135 ; End of true expr.
    %load/vec4 v0x56060dca3020_0;
    %cmpi/e 2, 0, 4;
    %flag_mov 9, 4;
    %jmp/0 T_30.137, 9;
    %load/vec4 v0x56060dee6240_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x56060ddf7c40_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_30.138, 9;
T_30.137 ; End of true expr.
    %load/vec4 v0x56060dee6240_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x56060ddf7c40_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_30.138, 9;
 ; End of false expr.
    %blend;
T_30.138;
    %jmp/0 T_30.136, 8;
 ; End of false expr.
    %blend;
T_30.136;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56060dda3750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060dda4650_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56060dee6240_0, 0;
    %load/vec4 v0x56060dda3b30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56060dda3b30_0, 0;
    %load/vec4 v0x56060dda3b30_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_30.139, 4;
    %load/vec4 v0x56060dd03f40_0;
    %cmpi/e 235, 0, 8;
    %jmp/0xz  T_30.141, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
    %jmp T_30.142;
T_30.141 ;
    %load/vec4 v0x56060dd03f40_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dd03f40_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_30.143, 4;
    %fork t_11, S_0x56060dede5d0;
    %jmp t_10;
    .scope S_0x56060dede5d0;
t_11 ;
    %load/vec4 v0x56060dd03f40_0;
    %cmpi/e 32, 0, 8;
    %jmp/0xz  T_30.145, 4;
    %load/vec4 v0x56060dd62ae0_0;
    %store/vec4 v0x56060dee8390_0, 0, 32;
T_30.147 ;
    %load/vec4 v0x56060dee8390_0;
    %load/vec4 v0x56060dd62ae0_0;
    %addi 4096, 0, 32;
    %cmp/u;
    %jmp/0xz T_30.148, 5;
    %load/vec4 v0x56060dee8390_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz  T_30.149, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x56060dee8390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56060dd6c770, 0, 4;
T_30.149 ;
    %load/vec4 v0x56060dee8390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56060dee8390_0, 0, 32;
    %jmp T_30.147;
T_30.148 ;
    %jmp T_30.146;
T_30.145 ;
    %load/vec4 v0x56060dd03f40_0;
    %cmpi/e 216, 0, 8;
    %jmp/0xz  T_30.151, 4;
    %load/vec4 v0x56060dd62ae0_0;
    %store/vec4 v0x56060dee8390_0, 0, 32;
T_30.153 ;
    %load/vec4 v0x56060dee8390_0;
    %load/vec4 v0x56060dd62ae0_0;
    %addi 65536, 0, 32;
    %cmp/u;
    %jmp/0xz T_30.154, 5;
    %load/vec4 v0x56060dee8390_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz  T_30.155, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x56060dee8390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56060dd6c770, 0, 4;
T_30.155 ;
    %load/vec4 v0x56060dee8390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56060dee8390_0, 0, 32;
    %jmp T_30.153;
T_30.154 ;
T_30.151 ;
T_30.146 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060de9cbd0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
    %end;
    .scope S_0x56060df37af0;
t_10 %join;
    %jmp T_30.144;
T_30.143 ;
    %load/vec4 v0x56060de4c510_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_30.157, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
    %jmp T_30.158;
T_30.157 ;
    %load/vec4 v0x56060dd03f40_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dd03f40_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dd03f40_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.159, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_30.160, 8;
T_30.159 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_30.160, 8;
 ; End of false expr.
    %blend;
T_30.160;
    %assign/vec4 v0x56060dda32a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060dda4650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060dda3b30_0, 0;
    %load/vec4 v0x56060dd03f40_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dd03f40_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dd03f40_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_30.161, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56060dcc17c0_0, 0;
    %jmp T_30.162;
T_30.161 ;
    %load/vec4 v0x56060dd03f40_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_30.163, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x56060dcc17c0_0, 0;
    %jmp T_30.164;
T_30.163 ;
    %load/vec4 v0x56060dca3020_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_30.165, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56060dcc17c0_0, 0;
    %jmp T_30.166;
T_30.165 ;
    %load/vec4 v0x56060dca3020_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_30.167, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x56060dcc17c0_0, 0;
    %jmp T_30.168;
T_30.167 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x56060dcc17c0_0, 0;
T_30.168 ;
T_30.166 ;
T_30.164 ;
T_30.162 ;
    %load/vec4 v0x56060dd03f40_0;
    %cmpi/e 50, 0, 8;
    %jmp/0xz  T_30.169, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x56060dca3020_0, 0;
T_30.169 ;
    %ix/getv 4, v0x56060dda3750_0;
    %load/vec4a v0x56060dd6c770, 4;
    %assign/vec4 v0x56060dd53480_0, 0;
T_30.158 ;
T_30.144 ;
T_30.142 ;
T_30.139 ;
T_30.133 ;
    %jmp T_30.12;
T_30.5 ;
    %load/vec4 v0x56060dca3020_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_30.171, 4;
    %load/vec4 v0x56060dee6240_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x56060ddf7c40_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56060dee6240_0, 0;
    %jmp T_30.172;
T_30.171 ;
    %load/vec4 v0x56060dca3020_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_30.173, 4;
    %load/vec4 v0x56060dee6240_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x56060ddf7c40_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56060dee6240_0, 0;
    %jmp T_30.174;
T_30.173 ;
    %load/vec4 v0x56060dca3020_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_30.175, 4;
    %load/vec4 v0x56060dee6240_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x56060ddf7c40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56060dee6240_0, 0;
T_30.175 ;
T_30.174 ;
T_30.172 ;
    %load/vec4 v0x56060dda4650_0;
    %load/vec4 v0x56060dca3020_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x56060dda4650_0, 0;
    %load/vec4 v0x56060dda4650_0;
    %load/vec4 v0x56060dca3020_0;
    %pad/u 32;
    %add;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_30.177, 5;
    %load/vec4 v0x56060dee6240_0;
    %assign/vec4 v0x56060dd62e90_0, 0;
    %load/vec4 v0x56060dee6240_0;
    %pushi/vec4 160, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x56060dcfb4a0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060dda4650_0, 0;
T_30.177 ;
    %jmp T_30.12;
T_30.6 ;
    %load/vec4 v0x56060dda4650_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56060dda4650_0, 0;
    %load/vec4 v0x56060dda4650_0;
    %load/vec4 v0x56060de4c510_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_30.179, 4;
    %load/vec4 v0x56060dd03f40_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dd03f40_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dd03f40_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.181, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_30.182, 8;
T_30.181 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_30.182, 8;
 ; End of false expr.
    %blend;
T_30.182;
    %assign/vec4 v0x56060dda32a0_0, 0;
    %load/vec4 v0x56060dd03f40_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_30.183, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x56060dca3020_0, 0;
    %jmp T_30.184;
T_30.183 ;
    %load/vec4 v0x56060dd03f40_0;
    %cmpi/e 59, 0, 8;
    %jmp/0xz  T_30.185, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56060dca3020_0, 0;
T_30.185 ;
T_30.184 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060dda4650_0, 0;
    %load/vec4 v0x56060dd03f40_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dd03f40_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56060dd03f40_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_30.187, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56060dcc17c0_0, 0;
    %jmp T_30.188;
T_30.187 ;
    %load/vec4 v0x56060dd03f40_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_30.189, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x56060dcc17c0_0, 0;
    %jmp T_30.190;
T_30.189 ;
    %load/vec4 v0x56060dca3020_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_30.191, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56060dcc17c0_0, 0;
    %jmp T_30.192;
T_30.191 ;
    %load/vec4 v0x56060dca3020_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_30.193, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x56060dcc17c0_0, 0;
    %jmp T_30.194;
T_30.193 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x56060dcc17c0_0, 0;
T_30.194 ;
T_30.192 ;
T_30.190 ;
T_30.188 ;
    %ix/getv 4, v0x56060dda3750_0;
    %load/vec4a v0x56060dd6c770, 4;
    %assign/vec4 v0x56060dd53480_0, 0;
T_30.179 ;
    %jmp T_30.12;
T_30.7 ;
    %load/vec4 v0x56060dca3020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.195, 4;
    %load/vec4 v0x56060dd53480_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56060dce2ef0_0, 4, 1;
    %load/vec4 v0x56060dd53480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x56060dd53480_0, 0;
    %load/vec4 v0x56060dda4650_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56060dda4650_0, 0;
    %jmp T_30.196;
T_30.195 ;
    %load/vec4 v0x56060dca3020_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_30.197, 4;
    %load/vec4 v0x56060dd53480_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56060dce2ef0_0, 4, 1;
    %load/vec4 v0x56060dd53480_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56060dce2ef0_0, 4, 1;
    %load/vec4 v0x56060dd53480_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x56060dd53480_0, 0;
    %load/vec4 v0x56060dda4650_0;
    %addi 2, 0, 32;
    %assign/vec4 v0x56060dda4650_0, 0;
    %jmp T_30.198;
T_30.197 ;
    %load/vec4 v0x56060dca3020_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_30.199, 4;
    %load/vec4 v0x56060dd53480_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56060dce2ef0_0, 4, 1;
    %load/vec4 v0x56060dd53480_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56060dce2ef0_0, 4, 1;
    %load/vec4 v0x56060dd53480_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56060dce2ef0_0, 4, 1;
    %load/vec4 v0x56060dd53480_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56060dce2ef0_0, 4, 1;
    %load/vec4 v0x56060dd53480_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x56060dd53480_0, 0;
    %load/vec4 v0x56060dda4650_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x56060dda4650_0, 0;
T_30.199 ;
T_30.198 ;
T_30.196 ;
    %load/vec4 v0x56060dda4650_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56060dca3020_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x56060dda4650_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56060dca3020_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x56060dda4650_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56060dca3020_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_30.201, 8;
    %load/vec4 v0x56060dda3750_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x56060dda3750_0, 0;
    %load/vec4 v0x56060dda3750_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x56060dd6c770, 4;
    %assign/vec4 v0x56060dd53480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060dda4650_0, 0;
    %load/vec4 v0x56060dcfb4a0_0;
    %nor/r;
    %load/vec4 v0x56060dda3b30_0;
    %pushi/vec4 1048576, 0, 32;
    %load/vec4 v0x56060dda3750_0;
    %pad/u 32;
    %sub;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.203, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
T_30.203 ;
    %load/vec4 v0x56060dda3b30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56060dda3b30_0, 0;
T_30.201 ;
    %jmp T_30.12;
T_30.8 ;
    %load/vec4 v0x56060dca3020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.205, 4;
    %load/vec4 v0x56060dee6240_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x56060ddf7c40_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56060dee6240_0, 0;
    %jmp T_30.206;
T_30.205 ;
    %load/vec4 v0x56060dca3020_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_30.207, 4;
    %load/vec4 v0x56060dee6240_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x56060ddf7c40_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56060dee6240_0, 0;
    %jmp T_30.208;
T_30.207 ;
    %load/vec4 v0x56060dca3020_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_30.209, 4;
    %load/vec4 v0x56060dee6240_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x56060ddf7c40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56060dee6240_0, 0;
T_30.209 ;
T_30.208 ;
T_30.206 ;
    %load/vec4 v0x56060dda4650_0;
    %load/vec4 v0x56060dca3020_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x56060dda4650_0, 0;
    %load/vec4 v0x56060dda4650_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56060dca3020_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x56060dda4650_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56060dca3020_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x56060dda4650_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56060dca3020_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_30.211, 8;
    %load/vec4 v0x56060dda3750_0;
    %pad/u 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x56060dda3750_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %mod;
    %pushi/vec4 255, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.213, 8;
    %load/vec4 v0x56060dca3020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_30.215, 8;
    %load/vec4 v0x56060dee6240_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x56060ddf7c40_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_30.216, 8;
T_30.215 ; End of true expr.
    %load/vec4 v0x56060dca3020_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_30.217, 9;
    %load/vec4 v0x56060dee6240_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x56060ddf7c40_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_30.218, 9;
T_30.217 ; End of true expr.
    %load/vec4 v0x56060dee6240_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x56060ddf7c40_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_30.218, 9;
 ; End of false expr.
    %blend;
T_30.218;
    %jmp/0 T_30.216, 8;
 ; End of false expr.
    %blend;
T_30.216;
    %ix/getv 3, v0x56060dda3750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56060dd6c770, 0, 4;
    %load/vec4 v0x56060dda3750_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x56060dda3750_0, 0;
T_30.213 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060dda4650_0, 0;
    %load/vec4 v0x56060dda3b30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56060dda3b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56060de9cbd0_0, 0;
T_30.211 ;
    %jmp T_30.12;
T_30.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
    %jmp T_30.12;
T_30.10 ;
    %load/vec4 v0x56060dd53480_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56060dce2ef0_0, 4, 1;
    %load/vec4 v0x56060dd53480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x56060dd53480_0, 0;
    %load/vec4 v0x56060dda4650_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56060dda4650_0, 0;
    %load/vec4 v0x56060dda4650_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_30.219, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060dda4650_0, 0;
    %load/vec4 v0x56060de9c320_0;
    %assign/vec4 v0x56060dd53480_0, 0;
T_30.219 ;
    %jmp T_30.12;
T_30.11 ;
    %load/vec4 v0x56060dd53480_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56060dce2ef0_0, 4, 1;
    %load/vec4 v0x56060dd53480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x56060dd53480_0, 0;
    %load/vec4 v0x56060dda4650_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56060dda4650_0, 0;
    %load/vec4 v0x56060dda4650_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_30.221, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56060dda4650_0, 0;
    %load/vec4 v0x56060ddf8b00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_30.223, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56060ddf8b00_0, 0;
    %load/vec4 v0x56060ddf7ff0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x56060dd53480_0, 0;
    %jmp T_30.224;
T_30.223 ;
    %load/vec4 v0x56060ddf8b00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_30.225, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56060ddf8b00_0, 0;
    %load/vec4 v0x56060ddf7ff0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x56060dd53480_0, 0;
    %jmp T_30.226;
T_30.225 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56060dda32a0_0, 0;
T_30.226 ;
T_30.224 ;
T_30.221 ;
    %jmp T_30.12;
T_30.12 ;
    %pop/vec4 1;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x56060df37af0;
T_31 ;
    %wait E_0x56060dc5d390;
    %load/vec4 v0x56060de9cbd0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56060de9c320_0, 4, 1;
    %load/vec4 v0x56060dee6240_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x56060ddf7c40_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56060dde7c30_0, 0, 8;
    %load/vec4 v0x56060dda4650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56060dce2b40_0, 0, 32;
    %load/vec4 v0x56060dda3750_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x56060dca3020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.0, 8;
    %load/vec4 v0x56060dee6240_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x56060ddf7c40_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %load/vec4 v0x56060dca3020_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_31.2, 9;
    %load/vec4 v0x56060dee6240_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x56060ddf7c40_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.3, 9;
T_31.2 ; End of true expr.
    %load/vec4 v0x56060dee6240_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x56060ddf7c40_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_31.3, 9;
 ; End of false expr.
    %blend;
T_31.3;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x56060dd62ae0_0, 0, 32;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x56060deda9d0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56060df98b60_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x56060deda9d0;
T_33 ;
    %delay 5000, 0;
    %load/vec4 v0x56060df98b60_0;
    %inv;
    %store/vec4 v0x56060df98b60_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0x56060deda9d0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56060df9c850_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x56060deda9d0;
T_35 ;
    %vpi_call/w 3 132 "$dumpfile", "int_csr_ce_fsm_dma_tb.vcd" {0 0 0};
    %vpi_call/w 3 132 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56060deda9d0 {0 0 0};
    %end;
    .thread T_35;
    .scope S_0x56060deda9d0;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56060df9c440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56060df9c260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56060df9c6c0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x56060df9c1a0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56060df9c620_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56060df9c580_0, 0, 4;
    %pushi/vec4 10, 0, 32;
T_36.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_36.1, 5;
    %jmp/1 T_36.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56060de2de90;
    %jmp T_36.0;
T_36.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56060df9c850_0, 0, 1;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x56060df44900_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56060deec250_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x56060df37770;
    %join;
    %pushi/vec4 20, 0, 12;
    %store/vec4 v0x56060df44900_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x56060deec250_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x56060df37770;
    %join;
    %pushi/vec4 24, 0, 12;
    %store/vec4 v0x56060df44900_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56060deec250_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x56060df37770;
    %join;
    %pushi/vec4 56, 0, 12;
    %store/vec4 v0x56060df44900_0, 0, 12;
    %pushi/vec4 49, 0, 32;
    %store/vec4 v0x56060deec250_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x56060df37770;
    %join;
    %pushi/vec4 60, 0, 12;
    %store/vec4 v0x56060df44900_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56060deec250_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x56060df37770;
    %join;
    %pushi/vec4 64, 0, 12;
    %store/vec4 v0x56060df44900_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x56060deec250_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x56060df37770;
    %join;
    %pushi/vec4 36, 0, 12;
    %store/vec4 v0x56060df44900_0, 0, 12;
    %pushi/vec4 6208, 0, 32;
    %store/vec4 v0x56060deec250_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x56060df37770;
    %join;
    %pushi/vec4 40, 0, 12;
    %store/vec4 v0x56060df44900_0, 0, 12;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0x56060deec250_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x56060df37770;
    %join;
    %pushi/vec4 44, 0, 12;
    %store/vec4 v0x56060df44900_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56060deec250_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x56060df37770;
    %join;
    %pushi/vec4 48, 0, 12;
    %store/vec4 v0x56060df44900_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x56060deec250_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x56060df37770;
    %join;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x56060df44900_0, 0, 12;
    %pushi/vec4 321, 0, 32;
    %store/vec4 v0x56060deec250_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x56060df37770;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56060df9ac50_0, 0, 32;
T_36.2 ;
    %load/vec4 v0x56060df9ac50_0;
    %cmpi/s 20000, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x56060df999b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_36.3, 8;
    %wait E_0x56060de2de90;
    %load/vec4 v0x56060df9ac50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56060df9ac50_0, 0, 32;
    %jmp T_36.2;
T_36.3 ;
    %load/vec4 v0x56060df999b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %vpi_call/w 3 163 "$fatal", 32'sb00000000000000000000000000000001, "DMA did not complete" {0 0 0};
T_36.4 ;
    %pushi/vec4 10, 0, 32;
T_36.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_36.7, 5;
    %jmp/1 T_36.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56060de2de90;
    %jmp T_36.6;
T_36.7 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56060df97b30, 4;
    %pushi/vec4 2147483647, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56060df97b30, 4;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.8, 8;
    %vpi_call/w 3 167 "$fatal", 32'sb00000000000000000000000000000001, "DMA read mismatch: %h", &A<v0x56060df97b30, 0> {0 0 0};
T_36.8 ;
    %vpi_call/w 3 168 "$display", "CSR+CE+FSM+DMA integration test passed" {0 0 0};
    %vpi_call/w 3 169 "$finish" {0 0 0};
    %end;
    .thread T_36;
    .scope S_0x56060deda9d0;
T_37 ;
    %delay 1000000000, 0;
    %vpi_call/w 3 175 "$display", "[int_csr_ce_fsm_dma_tb] Global timeout reached \342\200\224 finishing." {0 0 0};
    %vpi_call/w 3 176 "$finish" {0 0 0};
    %end;
    .thread T_37;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "tb/int_csr_ce_fsm_dma_tb.v";
    "src/qspi_device.v";
    "src/cmd_engine.v";
    "src/csr.v";
    "src/dma_engine.v";
    "src/fifo_rx.v";
    "src/qspi_fsm.v";
    "src/fifo_tx.v";
    "src/axi4_ram_slave.v";
