INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:32:20 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.409ns  (required time - arrival time)
  Source:                 buffer24/outs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/stq_addr_2_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.200ns  (clk rise@11.200ns - clk rise@0.000ns)
  Data Path Delay:        7.561ns  (logic 1.428ns (18.886%)  route 6.133ns (81.114%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.683 - 11.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3012, unset)         0.508     0.508    buffer24/clk
    SLICE_X6Y68          FDRE                                         r  buffer24/outs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.232     0.740 f  buffer24/outs_reg[3]/Q
                         net (fo=6, routed)           0.513     1.253    buffer24/Q[3]
    SLICE_X7Y69          LUT6 (Prop_lut6_I1_O)        0.119     1.372 r  buffer24/alpha_ready_INST_0_i_7/O
                         net (fo=1, routed)           0.555     1.927    buffer25/control/transmitValue_i_6__6_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I4_O)        0.043     1.970 r  buffer25/control/alpha_ready_INST_0_i_4/O
                         net (fo=7, routed)           0.781     2.751    control_merge5/tehb/control/transmitValue_reg_9
    SLICE_X30Y84         LUT6 (Prop_lut6_I5_O)        0.043     2.794 r  control_merge5/tehb/control/fullReg_i_4__20/O
                         net (fo=9, routed)           0.326     3.120    control_merge5/tehb/control/fullReg_reg_5
    SLICE_X32Y85         LUT2 (Prop_lut2_I0_O)        0.050     3.170 r  control_merge5/tehb/control/transmitValue_i_2__55/O
                         net (fo=11, routed)          0.294     3.464    control_merge6/tehb/control/transmitValue_reg_24
    SLICE_X34Y86         LUT6 (Prop_lut6_I1_O)        0.126     3.590 f  control_merge6/tehb/control/fullReg_i_2__20/O
                         net (fo=15, routed)          0.540     4.130    control_merge6/tehb/control/dataReg_reg[0]
    SLICE_X39Y85         LUT4 (Prop_lut4_I3_O)        0.043     4.173 f  control_merge6/tehb/control/dataReg[4]_i_3__7/O
                         net (fo=16, routed)          0.565     4.738    control_merge6/tehb/control/transmitValue_reg_13
    SLICE_X44Y90         LUT3 (Prop_lut3_I0_O)        0.045     4.783 f  control_merge6/tehb/control/fullReg_i_2__19/O
                         net (fo=14, routed)          0.498     5.281    control_merge6/tehb/control/fullReg_reg_4
    SLICE_X45Y96         LUT3 (Prop_lut3_I0_O)        0.126     5.407 f  control_merge6/tehb/control/Memory[0][6]_i_2__1/O
                         net (fo=27, routed)          0.812     6.219    lsq2/handshake_lsq_lsq2_core/stq_addr_0_q_reg[0]_0
    SLICE_X52Y104        LUT5 (Prop_lut5_I3_O)        0.048     6.267 r  lsq2/handshake_lsq_lsq2_core/stq_addr_5_q[6]_i_4/O
                         net (fo=4, routed)           0.253     6.520    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_sta_dispatcher/entry_port_options_5_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.328     6.848 r  lsq2/handshake_lsq_lsq2_core/stq_addr_valid_7_q_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.848    lsq2/handshake_lsq_lsq2_core/stq_addr_valid_7_q_reg_i_5_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     6.955 f  lsq2/handshake_lsq_lsq2_core/stq_addr_0_q_reg[6]_i_8/O[2]
                         net (fo=2, routed)           0.391     7.346    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_sta_dispatcher/TEMP_11_double_out_01[10]
    SLICE_X49Y100        LUT6 (Prop_lut6_I5_O)        0.118     7.464 r  lsq2/handshake_lsq_lsq2_core/stq_addr_2_q[6]_i_1/O
                         net (fo=7, routed)           0.605     8.069    lsq2/handshake_lsq_lsq2_core/stq_addr_wen_2
    SLICE_X46Y110        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_addr_2_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.200    11.200 r  
                                                      0.000    11.200 r  clk (IN)
                         net (fo=3012, unset)         0.483    11.683    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X46Y110        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_addr_2_q_reg[1]/C
                         clock pessimism              0.000    11.683    
                         clock uncertainty           -0.035    11.647    
    SLICE_X46Y110        FDRE (Setup_fdre_C_CE)      -0.169    11.478    lsq2/handshake_lsq_lsq2_core/stq_addr_2_q_reg[1]
  -------------------------------------------------------------------
                         required time                         11.478    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                  3.409    




