<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Group :: soc_ifc_ctrl_transaction_bit_cg</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Group : soc_ifc_ctrl_transaction_bit_cg</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group : <a href="#"  onclick="showContent('soc_ifc_ctrl_transaction_bit_cg')">soc_ifc_ctrl_transaction_bit_cg</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>INSTANCES</td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>PER INSTANCE</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.31</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/pure_scratch/caliptra/pipelines/workspaces/.cache/083715a58de7fe08/1139a539c90d456e87bdc64dbd51771e/chipsalliance/caliptra-rtl/src/soc_ifc/uvmf_soc_ifc/uvmf_template_output/verification_ip/interface_packages/soc_ifc_ctrl_pkg/src/soc_ifc_ctrl_transaction_coverage.svh')">/home/pure_scratch/caliptra/pipelines/workspaces/.cache/083715a58de7fe08/1139a539c90d456e87bdc64dbd51771e/chipsalliance/caliptra-rtl/src/soc_ifc/uvmf_soc_ifc/uvmf_template_output/verification_ip/interface_packages/soc_ifc_ctrl_pkg/src/soc_ifc_ctrl_transaction_coverage.svh</a><br clear=all>
<br clear=all>
<span class=repname>320 Instances:</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         32_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         32_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         32_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         33_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         33_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         33_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         34_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         34_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         34_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         39_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         39_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         39_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         40_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         40_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         40_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         43_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         43_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         43_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         45_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         45_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         45_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         47_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         47_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         47_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         48_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         48_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         48_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         49_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         49_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         49_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         51_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         51_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         51_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         54_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         54_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         54_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         55_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         55_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         55_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         56_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         56_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         56_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         58_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         58_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         58_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         59_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         59_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         59_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         61_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         61_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         61_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         62_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         62_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         62_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         63_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         63_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         63_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i1.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          1_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          2_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i2.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          3_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i3.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          4_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          5_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i4.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          6_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i5.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          7_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         21_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         23_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         28_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         31_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         35_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         35_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         35_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         36_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         36_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         36_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         37_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         37_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         37_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         38_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         38_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         38_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         41_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         41_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         41_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         42_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         42_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         42_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         44_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         44_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         44_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i6.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         46_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         46_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         46_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i7.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         50_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         50_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         50_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i7.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         52_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         52_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         52_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i7.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         53_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         53_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         53_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i7.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         57_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         57_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         57_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp146_i7.html#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         60_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"  onclick="showContent('\\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         60_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage')">\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         60_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group   soc_ifc_ctrl_transaction_bit_cg
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_soc_ifc_ctrl_transaction_bit_cg" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_soc_ifc_ctrl_transaction_bit_cg">Variables for Group  soc_ifc_ctrl_transaction_bit_cg
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_ctrl_transaction_bit_cg.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         32_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         32_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         32_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         32_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         32_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         32_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         32_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         32_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         32_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         33_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         33_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         33_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         33_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         33_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         33_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         33_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         33_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         33_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         34_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         34_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         34_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         34_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         34_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         34_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         34_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         34_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         34_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         39_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         39_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         39_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         39_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         39_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         39_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         39_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         39_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         39_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         40_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         40_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         40_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         40_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         40_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         40_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         40_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         40_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         40_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         43_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         43_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         43_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         43_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         43_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         43_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         43_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         43_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         43_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         45_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         45_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         45_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         45_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         45_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         45_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         45_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         45_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         45_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         47_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         47_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         47_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         47_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         47_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         47_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         47_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         47_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         47_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         48_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         48_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         48_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         48_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         48_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         48_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         48_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         48_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         48_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         49_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         49_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         49_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         49_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         49_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         49_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         49_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         49_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         49_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         51_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         51_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         51_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         51_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         51_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         51_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         51_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         51_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         51_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         54_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         54_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         54_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         54_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         54_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         54_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         54_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         54_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         54_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         55_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         55_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         55_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         55_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         55_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         55_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         55_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         55_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         55_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         56_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         56_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         56_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         56_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         56_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         56_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         56_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         56_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         56_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         58_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         58_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         58_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         58_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         58_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         58_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         58_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         58_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         58_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         59_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         59_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         59_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         59_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         59_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         59_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         59_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         59_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         59_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         61_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         61_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         61_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         61_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         61_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         61_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         61_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         61_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         61_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         62_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         62_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         62_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         62_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         62_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         62_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         62_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         62_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         62_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         63_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         63_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         63_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         63_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         63_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         63_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         63_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         63_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         63_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage" >Variables</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">Variables for Group Instance  \TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"  onclick="checkLink(this)" target="detailFrame">ea_bit</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='soc_ifc_ctrl_transaction_bit_cg'>
<br clear=all>
<a name="inst_tag_soc_ifc_ctrl_transaction_bit_cg.ea_bit"></a><span class="repname" id="inst_tag_soc_ifc_ctrl_transaction_bit_cg.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">11470626</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">7866654</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         32_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         32_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         32_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         33_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         33_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         33_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         34_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         34_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         34_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         39_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         39_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         39_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         40_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         40_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         40_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         43_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         43_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         43_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         45_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         45_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         45_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         47_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         47_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         47_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         48_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         48_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         48_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         49_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         49_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         49_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         51_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         51_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         51_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         54_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         54_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         54_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         55_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         55_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         55_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         56_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         56_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         56_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         58_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         58_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         58_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         59_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         59_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         59_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         61_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         61_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         61_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         62_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         62_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         62_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         63_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         63_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         63_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">37130</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18664</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18466</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18711</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18419</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18434</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18696</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18685</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18445</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18510</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18620</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">19013</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18117</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18337</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18793</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18392</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18738</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18377</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18753</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18781</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18349</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18407</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18723</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18666</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18464</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18435</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18695</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18535</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18595</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18621</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18509</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18684</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18446</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18221</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18909</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18568</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18562</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18763</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18367</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit"></a><span class="repname" id="inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Summary for Variable ea_bit</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for ea_bit</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">18708</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18422</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          0_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          1_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          2_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          3_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          5_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          6_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          7_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          8_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_          9_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         10_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         11_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         13_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         14_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         15_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         16_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         17_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .cptra_obf_key_rand_bit_cg_          0_         19_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_          4_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         12_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         18_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         20_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         22_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         24_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         25_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         26_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         27_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         29_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         30_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         32_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         32_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         33_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         33_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         34_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         34_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         39_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         39_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         40_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         40_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         43_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         43_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         45_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         45_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         47_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         47_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         48_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         48_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         49_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         49_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         51_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         51_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         54_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         54_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         55_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         55_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         56_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         56_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         58_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         58_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         59_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         59_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         61_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         61_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         62_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         62_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         63_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_ctrl_pkg .generic_input_val_bit_cg_         63_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_ctrl_agent.soc_ifc_ctrl_agent_coverage.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
  <ul name="soc_ifc_ctrl_transaction_bit_cg">
    <li>
      <a href="#inst_tag_soc_ifc_ctrl_transaction_bit_cg.ea_bit">Variable : ea_bit</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
