{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540904475353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540904475462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 30 10:01:14 2018 " "Processing started: Tue Oct 30 10:01:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540904475462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540904475462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula_mips -c ula_mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula_mips -c ula_mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540904475462 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540904477635 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540904477635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_mips-Behavioral " "Found design unit 1: ula_mips-Behavioral" {  } { { "ula_mips.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/ula_mips.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499319 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula_mips " "Found entity 1: ula_mips" {  } { { "ula_mips.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/ula_mips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540904499319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-mux2_arch " "Found design unit 1: mux2-mux2_arch" {  } { { "mux2.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499334 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540904499334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-rtl " "Found design unit 1: full_adder-rtl" {  } { { "full_adder.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/full_adder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499366 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/full_adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540904499366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-mux4_arch " "Found design unit 1: mux4-mux4_arch" {  } { { "mux4.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499366 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540904499366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slt-rtl " "Found design unit 1: slt-rtl" {  } { { "slt.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/slt.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499381 ""} { "Info" "ISGN_ENTITY_NAME" "1 slt " "Found entity 1: slt" {  } { { "slt.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/slt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540904499381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_ctrl-Behavioral " "Found design unit 1: ula_ctrl-Behavioral" {  } { { "ula_ctrl.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/ula_ctrl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499412 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula_ctrl " "Found entity 1: ula_ctrl" {  } { { "ula_ctrl.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/ula_ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540904499412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fd_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fd_ctrl-Behavioral " "Found design unit 1: fd_ctrl-Behavioral" {  } { { "fd_ctrl.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/fd_ctrl.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499506 ""} { "Info" "ISGN_ENTITY_NAME" "1 fd_ctrl " "Found entity 1: fd_ctrl" {  } { { "fd_ctrl.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/fd_ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540904499506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_teste.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_teste.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_teste-Behavioral " "Found design unit 1: mips_teste-Behavioral" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499506 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_teste " "Found entity 1: mips_teste" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540904499506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/bancoRegistradores.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499522 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/bancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540904499522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-shifterarch " "Found design unit 1: shifter-shifterarch" {  } { { "shifter.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/shifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499522 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540904499522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinal-estendeSinalarch " "Found design unit 1: estendeSinal-estendeSinalarch" {  } { { "estendeSinal.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/estendeSinal.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499537 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinal " "Found entity 1: estendeSinal" {  } { { "estendeSinal.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/estendeSinal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540904499537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-Behavioral " "Found design unit 1: somador-Behavioral" {  } { { "somador.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/somador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499537 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/somador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540904499537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PC_arch " "Found design unit 1: PC-PC_arch" {  } { { "PC.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/PC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499537 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540904499537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_de_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_de_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_de_dados-rtl " "Found design unit 1: memoria_de_dados-rtl" {  } { { "memoria_de_dados.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/memoria_de_dados.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499553 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_de_dados " "Found entity 1: memoria_de_dados" {  } { { "memoria_de_dados.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/memoria_de_dados.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540904499553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_de_instrucoes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_de_instrucoes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_de_instrucoes-rtl " "Found design unit 1: memoria_de_instrucoes-rtl" {  } { { "memoria_de_instrucoes.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/memoria_de_instrucoes.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499553 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_de_instrucoes " "Found entity 1: memoria_de_instrucoes" {  } { { "memoria_de_instrucoes.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/memoria_de_instrucoes.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540904499553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter26-shifterarch " "Found design unit 1: shifter26-shifterarch" {  } { { "shifter26.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/shifter26.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499553 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter26 " "Found entity 1: shifter26" {  } { { "shifter26.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/shifter26.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540904499553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2de5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2de5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2de5-mux2_arch " "Found design unit 1: mux2de5-mux2_arch" {  } { { "mux2de5.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux2de5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499553 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2de5 " "Found entity 1: mux2de5" {  } { { "mux2de5.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux2de5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540904499553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540904499553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_teste " "Elaborating entity \"mips_teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540904499819 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saida mips_teste.vhd(8) " "VHDL Signal Declaration warning at mips_teste.vhd(8): used implicit default value for signal \"saida\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540904499944 "|mips_teste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zero mips_teste.vhd(9) " "VHDL Signal Declaration warning at mips_teste.vhd(9): used implicit default value for signal \"zero\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540904499944 "|mips_teste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mux1_teste mips_teste.vhd(11) " "VHDL Signal Declaration warning at mips_teste.vhd(11): used implicit default value for signal \"mux1_teste\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540904499944 "|mips_teste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mux2_teste mips_teste.vhd(11) " "VHDL Signal Declaration warning at mips_teste.vhd(11): used implicit default value for signal \"mux2_teste\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540904499944 "|mips_teste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mux3_teste mips_teste.vhd(11) " "VHDL Signal Declaration warning at mips_teste.vhd(11): used implicit default value for signal \"mux3_teste\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540904499944 "|mips_teste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mux4_teste mips_teste.vhd(11) " "VHDL Signal Declaration warning at mips_teste.vhd(11): used implicit default value for signal \"mux4_teste\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540904499944 "|mips_teste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "habEscReg_teste mips_teste.vhd(11) " "VHDL Signal Declaration warning at mips_teste.vhd(11): used implicit default value for signal \"habEscReg_teste\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540904499944 "|mips_teste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "beq_teste mips_teste.vhd(11) " "VHDL Signal Declaration warning at mips_teste.vhd(11): used implicit default value for signal \"beq_teste\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540904499944 "|mips_teste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "habLeiMEM_teste mips_teste.vhd(11) " "VHDL Signal Declaration warning at mips_teste.vhd(11): used implicit default value for signal \"habLeiMEM_teste\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540904499944 "|mips_teste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "habEscMEM_teste mips_teste.vhd(11) " "VHDL Signal Declaration warning at mips_teste.vhd(11): used implicit default value for signal \"habEscMEM_teste\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540904499944 "|mips_teste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ULAop_teste mips_teste.vhd(13) " "VHDL Signal Declaration warning at mips_teste.vhd(13): used implicit default value for signal \"ULAop_teste\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540904499944 "|mips_teste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ula_ctrl_teste mips_teste.vhd(15) " "VHDL Signal Declaration warning at mips_teste.vhd(15): used implicit default value for signal \"ula_ctrl_teste\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540904499944 "|mips_teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fd_ctrl fd_ctrl:fd_ctrl " "Elaborating entity \"fd_ctrl\" for hierarchy \"fd_ctrl:fd_ctrl\"" {  } { { "mips_teste.vhd" "fd_ctrl" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540904500413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:regs " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:regs\"" {  } { { "mips_teste.vhd" "regs" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540904500491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:mux_Rt_im " "Elaborating entity \"mux2\" for hierarchy \"mux2:mux_Rt_im\"" {  } { { "mips_teste.vhd" "mux_Rt_im" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540904500631 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A mux2.vhd(17) " "VHDL Process Statement warning at mux2.vhd(17): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux2.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540904500631 "|mips_teste|mux2:mux_Rt_im"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B mux2.vhd(19) " "VHDL Process Statement warning at mux2.vhd(19): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux2.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540904500631 "|mips_teste|mux2:mux_Rt_im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_ctrl ula_ctrl:ula_ctrl " "Elaborating entity \"ula_ctrl\" for hierarchy \"ula_ctrl:ula_ctrl\"" {  } { { "mips_teste.vhd" "ula_ctrl" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540904500663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_mips ula_mips:ula " "Elaborating entity \"ula_mips\" for hierarchy \"ula_mips:ula\"" {  } { { "mips_teste.vhd" "ula" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540904500678 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow ula_mips.vhd(20) " "Verilog HDL or VHDL warning at ula_mips.vhd(20): object \"overflow\" assigned a value but never read" {  } { { "ula_mips.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/ula_mips.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540904500678 "|mips_teste|ula_mips:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ula_mips:ula\|full_adder:full_adder " "Elaborating entity \"full_adder\" for hierarchy \"ula_mips:ula\|full_adder:full_adder\"" {  } { { "ula_mips.vhd" "full_adder" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/ula_mips.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540904500835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt ula_mips:ula\|slt:slt " "Elaborating entity \"slt\" for hierarchy \"ula_mips:ula\|slt:slt\"" {  } { { "ula_mips.vhd" "slt" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/ula_mips.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540904500928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 ula_mips:ula\|mux4:mux4 " "Elaborating entity \"mux4\" for hierarchy \"ula_mips:ula\|mux4:mux4\"" {  } { { "ula_mips.vhd" "mux4" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/ula_mips.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540904501007 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A mux4.vhd(17) " "VHDL Process Statement warning at mux4.vhd(17): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux4.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540904501007 "|mips_teste|ula_mips:ula|mux4:mux4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B mux4.vhd(19) " "VHDL Process Statement warning at mux4.vhd(19): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux4.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540904501007 "|mips_teste|ula_mips:ula|mux4:mux4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C mux4.vhd(21) " "VHDL Process Statement warning at mux4.vhd(21): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux4.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540904501007 "|mips_teste|ula_mips:ula|mux4:mux4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D mux4.vhd(23) " "VHDL Process Statement warning at mux4.vhd(23): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux4.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540904501007 "|mips_teste|ula_mips:ula|mux4:mux4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter26 shifter26:shifter1 " "Elaborating entity \"shifter26\" for hierarchy \"shifter26:shifter1\"" {  } { { "mips_teste.vhd" "shifter1" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540904501038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shifter2 " "Elaborating entity \"shifter\" for hierarchy \"shifter:shifter2\"" {  } { { "mips_teste.vhd" "shifter2" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540904501069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinal estendeSinal:extensor " "Elaborating entity \"estendeSinal\" for hierarchy \"estendeSinal:extensor\"" {  } { { "mips_teste.vhd" "extensor" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540904501147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:somador1 " "Elaborating entity \"somador\" for hierarchy \"somador:somador1\"" {  } { { "mips_teste.vhd" "somador1" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540904501178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "mips_teste.vhd" "PC" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540904501225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2de5 mux2de5:mux_RtRd " "Elaborating entity \"mux2de5\" for hierarchy \"mux2de5:mux_RtRd\"" {  } { { "mips_teste.vhd" "mux_RtRd" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540904501257 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A mux2de5.vhd(17) " "VHDL Process Statement warning at mux2de5.vhd(17): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2de5.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux2de5.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540904501257 "|mips_teste|mux2de5:mux_RtRd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B mux2de5.vhd(19) " "VHDL Process Statement warning at mux2de5.vhd(19): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2de5.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux2de5.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540904501257 "|mips_teste|mux2de5:mux_RtRd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_de_dados memoria_de_dados:memoriaDados " "Elaborating entity \"memoria_de_dados\" for hierarchy \"memoria_de_dados:memoriaDados\"" {  } { { "mips_teste.vhd" "memoriaDados" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540904501272 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ler memoria_de_dados.vhd(54) " "VHDL Process Statement warning at memoria_de_dados.vhd(54): signal \"ler\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_de_dados.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/memoria_de_dados.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540904501272 "|mips_teste|memoria_de_dados:memoriaDados"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_escrito memoria_de_dados.vhd(55) " "VHDL Process Statement warning at memoria_de_dados.vhd(55): signal \"dado_escrito\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_de_dados.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/memoria_de_dados.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540904501272 "|mips_teste|memoria_de_dados:memoriaDados"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "endereco memoria_de_dados.vhd(55) " "VHDL Process Statement warning at memoria_de_dados.vhd(55): signal \"endereco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_de_dados.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/memoria_de_dados.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540904501272 "|mips_teste|memoria_de_dados:memoriaDados"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_de_instrucoes memoria_de_instrucoes:memoriaInst " "Elaborating entity \"memoria_de_instrucoes\" for hierarchy \"memoria_de_instrucoes:memoriaInst\"" {  } { { "mips_teste.vhd" "memoriaInst" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540904501303 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rom memoria_de_instrucoes.vhd(45) " "VHDL Signal Declaration warning at memoria_de_instrucoes.vhd(45): used implicit default value for signal \"rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "memoria_de_instrucoes.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/memoria_de_instrucoes.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540904501303 "|mips_teste|memoria_de_instrucoes:memoriaInst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[0\] GND " "Pin \"saida\[0\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[1\] GND " "Pin \"saida\[1\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[2\] GND " "Pin \"saida\[2\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[3\] GND " "Pin \"saida\[3\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[4\] GND " "Pin \"saida\[4\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[5\] GND " "Pin \"saida\[5\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[6\] GND " "Pin \"saida\[6\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[7\] GND " "Pin \"saida\[7\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[8\] GND " "Pin \"saida\[8\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[9\] GND " "Pin \"saida\[9\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[10\] GND " "Pin \"saida\[10\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[11\] GND " "Pin \"saida\[11\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[12\] GND " "Pin \"saida\[12\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[13\] GND " "Pin \"saida\[13\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[14\] GND " "Pin \"saida\[14\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[15\] GND " "Pin \"saida\[15\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[16\] GND " "Pin \"saida\[16\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[17\] GND " "Pin \"saida\[17\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[18\] GND " "Pin \"saida\[18\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[19\] GND " "Pin \"saida\[19\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[20\] GND " "Pin \"saida\[20\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[21\] GND " "Pin \"saida\[21\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[22\] GND " "Pin \"saida\[22\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[23\] GND " "Pin \"saida\[23\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[24\] GND " "Pin \"saida\[24\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[25\] GND " "Pin \"saida\[25\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[26\] GND " "Pin \"saida\[26\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[27\] GND " "Pin \"saida\[27\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[28\] GND " "Pin \"saida\[28\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[29\] GND " "Pin \"saida\[29\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[30\] GND " "Pin \"saida\[30\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[31\] GND " "Pin \"saida\[31\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|saida[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero GND " "Pin \"zero\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|zero"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux1_teste GND " "Pin \"mux1_teste\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|mux1_teste"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux2_teste GND " "Pin \"mux2_teste\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|mux2_teste"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux3_teste GND " "Pin \"mux3_teste\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|mux3_teste"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux4_teste GND " "Pin \"mux4_teste\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|mux4_teste"} { "Warning" "WMLS_MLS_STUCK_PIN" "habEscReg_teste GND " "Pin \"habEscReg_teste\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|habEscReg_teste"} { "Warning" "WMLS_MLS_STUCK_PIN" "beq_teste GND " "Pin \"beq_teste\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|beq_teste"} { "Warning" "WMLS_MLS_STUCK_PIN" "habLeiMEM_teste GND " "Pin \"habLeiMEM_teste\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|habLeiMEM_teste"} { "Warning" "WMLS_MLS_STUCK_PIN" "habEscMEM_teste GND " "Pin \"habEscMEM_teste\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|habEscMEM_teste"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULAop_teste\[0\] GND " "Pin \"ULAop_teste\[0\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|ULAop_teste[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULAop_teste\[1\] GND " "Pin \"ULAop_teste\[1\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|ULAop_teste[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_ctrl_teste\[0\] GND " "Pin \"ula_ctrl_teste\[0\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|ula_ctrl_teste[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_ctrl_teste\[1\] GND " "Pin \"ula_ctrl_teste\[1\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|ula_ctrl_teste[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_ctrl_teste\[2\] GND " "Pin \"ula_ctrl_teste\[2\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|ula_ctrl_teste[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_ctrl_teste\[3\] GND " "Pin \"ula_ctrl_teste\[3\]\" is stuck at GND" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540904503649 "|mips_teste|ula_ctrl_teste[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1540904503649 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540904506056 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540904506056 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "66 " "Design contains 66 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[0\] " "No output dependent on input pin \"A_aux\[0\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[1\] " "No output dependent on input pin \"A_aux\[1\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[2\] " "No output dependent on input pin \"A_aux\[2\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[3\] " "No output dependent on input pin \"A_aux\[3\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[4\] " "No output dependent on input pin \"A_aux\[4\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[5\] " "No output dependent on input pin \"A_aux\[5\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[6\] " "No output dependent on input pin \"A_aux\[6\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[7\] " "No output dependent on input pin \"A_aux\[7\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[8\] " "No output dependent on input pin \"A_aux\[8\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[9\] " "No output dependent on input pin \"A_aux\[9\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[10\] " "No output dependent on input pin \"A_aux\[10\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[11\] " "No output dependent on input pin \"A_aux\[11\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[12\] " "No output dependent on input pin \"A_aux\[12\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[13\] " "No output dependent on input pin \"A_aux\[13\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[14\] " "No output dependent on input pin \"A_aux\[14\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[15\] " "No output dependent on input pin \"A_aux\[15\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[16\] " "No output dependent on input pin \"A_aux\[16\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[17\] " "No output dependent on input pin \"A_aux\[17\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[18\] " "No output dependent on input pin \"A_aux\[18\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[19\] " "No output dependent on input pin \"A_aux\[19\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[20\] " "No output dependent on input pin \"A_aux\[20\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[21\] " "No output dependent on input pin \"A_aux\[21\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[22\] " "No output dependent on input pin \"A_aux\[22\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[23\] " "No output dependent on input pin \"A_aux\[23\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[24\] " "No output dependent on input pin \"A_aux\[24\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[25\] " "No output dependent on input pin \"A_aux\[25\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[26\] " "No output dependent on input pin \"A_aux\[26\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[27\] " "No output dependent on input pin \"A_aux\[27\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[28\] " "No output dependent on input pin \"A_aux\[28\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[29\] " "No output dependent on input pin \"A_aux\[29\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[30\] " "No output dependent on input pin \"A_aux\[30\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_aux\[31\] " "No output dependent on input pin \"A_aux\[31\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|A_aux[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[0\] " "No output dependent on input pin \"B_aux\[0\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[1\] " "No output dependent on input pin \"B_aux\[1\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[2\] " "No output dependent on input pin \"B_aux\[2\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[3\] " "No output dependent on input pin \"B_aux\[3\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[4\] " "No output dependent on input pin \"B_aux\[4\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[5\] " "No output dependent on input pin \"B_aux\[5\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[6\] " "No output dependent on input pin \"B_aux\[6\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[7\] " "No output dependent on input pin \"B_aux\[7\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[8\] " "No output dependent on input pin \"B_aux\[8\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[9\] " "No output dependent on input pin \"B_aux\[9\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[10\] " "No output dependent on input pin \"B_aux\[10\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[11\] " "No output dependent on input pin \"B_aux\[11\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[12\] " "No output dependent on input pin \"B_aux\[12\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[13\] " "No output dependent on input pin \"B_aux\[13\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[14\] " "No output dependent on input pin \"B_aux\[14\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[15\] " "No output dependent on input pin \"B_aux\[15\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[16\] " "No output dependent on input pin \"B_aux\[16\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[17\] " "No output dependent on input pin \"B_aux\[17\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[18\] " "No output dependent on input pin \"B_aux\[18\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[19\] " "No output dependent on input pin \"B_aux\[19\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[20\] " "No output dependent on input pin \"B_aux\[20\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[21\] " "No output dependent on input pin \"B_aux\[21\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[22\] " "No output dependent on input pin \"B_aux\[22\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[23\] " "No output dependent on input pin \"B_aux\[23\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[24\] " "No output dependent on input pin \"B_aux\[24\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[25\] " "No output dependent on input pin \"B_aux\[25\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[26\] " "No output dependent on input pin \"B_aux\[26\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[27\] " "No output dependent on input pin \"B_aux\[27\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[28\] " "No output dependent on input pin \"B_aux\[28\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[29\] " "No output dependent on input pin \"B_aux\[29\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[30\] " "No output dependent on input pin \"B_aux\[30\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_aux\[31\] " "No output dependent on input pin \"B_aux\[31\]\"" {  } { { "mips_teste.vhd" "" { Text "C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540904507884 "|mips_teste|B_aux[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1540904507884 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540904507916 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540904507916 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540904507916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 141 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540904508088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 30 10:01:48 2018 " "Processing ended: Tue Oct 30 10:01:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540904508088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540904508088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540904508088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540904508088 ""}
