# Aseem Maheshwari

_Engineer based in the SF Bay Area, California_ <br>
<!-- Hat Tip: Carolyn Stransky,  https://workwithcarolyn.com/blog/digital-cv-guide -->

[Email](mailto:aseemm+github@gmail.com) / [LinkedIn](https://www.linkedin.com/in/aseemm/) / [GitHub](https://github.com/aseemm/)

## :man:üèº‚Äç:bulb: Projects

[YouTube Search]()<br>
  - Blah, blah<br>
  - **_Technologies used:_** React, Docker<br>

[YouTube Search]()<br>
  - Blah, blah2<br>
  - **_Technologies used:_** React, Docker<br>

## :man:üèº‚Äçüíª Experience

**Sr. Principal Engineer, ASIC Engineering** @ [Palo Alto Networks](https://www.paloaltonetworks.com) _(Jun 2013 - Present)_ <br>
  - Hardware verification of complex ASICs used in firewalls (ACL, Forwarding, Packet-edit Engines, QoS features, Microcontroller ISA, Ethernet, Interlaken)
  - Managed a team of 15+ engineers as well as worked as an individual contributor
  - Championed methodology improvements for quality (formal, emulation) and schedule improvements
  - **_Technologies used:_** UVM, SystemVerilog, Python, SystemC
  <br><br>

**Principal Engineer** @ [Seagate (formerly SandForce)](https://www.seagate.com) _(Jul 2011 - Jun 2013)_ <br>
  - Hardware verification of flash storage processors (PCIe, AHCI, NVMe, DMA Engines)
  - **_Technologies used:_** UVM, SystemVerilog, C, Synopsys VCS.
  <br><br>

**Principal Engineer** @ [Marvell (formerly Cavium)](https://www.marvell.com) _(Mar 2008 - Jul 2011)_ <br>
  - Hardware design of network processors (DDR3 controller, Add-work engines, Full chip integration, IEEE 1588)
  - Hardware verification of network processors (NAND flash controller/ONFI)
  - Championed methodology improvements for quality (assertions)
  - **_Technologies used:_** TestBuilder (C++ library), Verilog, Cadence NCSim, SVA.
  <br><br>

**Design Verification Lead** @ [Texas Instruments](https://www.ti.com) _(Oct 2003 - Mar 2008)_ <br>
  - Hardware verification of VLIW DSPs & SoCs (DSP ISA, Low-power/DFT features)
  - Led project to improve product delivery for the Guinness Book of World Record winning 1GHz DSP. Reduced test times by 2s per test insertion for an overall savings of 3.09 months of tester time per million parts
  - **_Technologies used:_** Specman e, C, C++, Perl, Synopsys VCS
  <br><br>

**Design Engineer** @ [Intrinsix](https://www.intrinsix.com) _(Mar 2001 - Oct 2003)_ <br>
  - Design and Verification Consultant for ASIC and FPGA development
  - Hardware verification for ARM-based Authentication SoCs, Digital Test Controller FPGA for MEMS test systems, RISC cores
  - Hardware design for telephony/switch ASIC
  - **_Technologies used:_** Specman e, OVM, C, VMM/Vera/NTB
  <br><br>

**Design Engineer** @ [Immersive Technologies]() _(Jun 2000 -Jan 2001)_ <br>
  - Computer Graphics start-up with proprietary hardware/software technology accelerating computer image generation to minutes instead of hours
  - Developed and implemented a ‚Äòbeam traversal‚Äô algorithm in C++ for finding geometry in the path of a beam, to replace the traditional ray tracing algorithms used for rendering in computer graphics. Resulted in a 3-5x speed-up in the image generation time}
  - **_Technologies used:_** C++
  <br><br>


## :man:üèº‚Äç:clipboard: Skills

**Languages:** JavaScript, Python, C, C++, HTML, CSS, Verilog, SystemVerilog<br><br>
**Libraries & Frameworks:** React, Node.js, Flask, SystemC, UVM<br><br>
**Misc:** Docker, Git, Jenkins<br><br>


## :man:üèº‚Äçüéì Education

**Master of Business Administration** in Marketing & Finance<br>
[Southern Methodist University](https://www.smu.edu/) - Dallas, TX, USA _(2005 - 2007)_

**Master of Science** in Electrical & Computer Engineering<br>
[Carnegie Mellon University](https://www.cmu.edu/) - Pittsburgh, PA, USA _(1998 - 2000)_

**Bachelor of Technology** in Electrical Engineering<br>
[Indian Institute of Technology (IIT), Madras](https://www.iitm.ac.in/) - Chennai, India _(1994 - 1998)_

