Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/luigi/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 419a03e78adc48c58126ebf9e606946b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CS_split
Compiling module xil_defaultlib.design_1_CS_split_0_0
Compiling module xil_defaultlib.mpc106fsm
Compiling module xil_defaultlib.design_1_mpc106fsm_0_1
Compiling module xil_defaultlib.powerpcfsm
Compiling module xil_defaultlib.design_1_powerpcfsm_0_2
Compiling module xil_defaultlib.splitter
Compiling module xil_defaultlib.design_1_splitter_0_0
Compiling module xil_defaultlib.x2mx9_sdramfsm
Compiling module xil_defaultlib.design_1_x2mx9_sdramfsm_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
