{
  "module_name": "intel_gt_regs.h",
  "hash_id": "2b9db2edc45764ec7dab42dcc3de4d0d67c83dfc76986299a7dbaee843a2c7b8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/gt/intel_gt_regs.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_GT_REGS__\n#define __INTEL_GT_REGS__\n\n#include \"i915_reg_defs.h\"\n\n#define VLV_GUNIT_BASE\t\t\t0x180000\n\n \n#define PERF_REG(offset)\t\t\t_MMIO(offset)\n\n \n#define MTL_MIRROR_TARGET_WP1\t\t\t_MMIO(0xc60)\n#define   MTL_CAGF_MASK\t\t\t\tREG_GENMASK(8, 0)\n#define   MTL_CC0\t\t\t\t0x0\n#define   MTL_CC6\t\t\t\t0x3\n#define   MTL_CC_MASK\t\t\t\tREG_GENMASK(12, 9)\n\n \n#define RPM_CONFIG0\t\t\t\t_MMIO(0xd00)\n#define   GEN9_RPM_CONFIG0_CRYSTAL_CLOCK_FREQ_SHIFT\t3\n#define   GEN9_RPM_CONFIG0_CRYSTAL_CLOCK_FREQ_MASK\t(1 << GEN9_RPM_CONFIG0_CRYSTAL_CLOCK_FREQ_SHIFT)\n#define   GEN9_RPM_CONFIG0_CRYSTAL_CLOCK_FREQ_19_2_MHZ\t0\n#define   GEN9_RPM_CONFIG0_CRYSTAL_CLOCK_FREQ_24_MHZ\t1\n#define   GEN11_RPM_CONFIG0_CRYSTAL_CLOCK_FREQ_SHIFT\t3\n#define   GEN11_RPM_CONFIG0_CRYSTAL_CLOCK_FREQ_MASK\t(0x7 << GEN11_RPM_CONFIG0_CRYSTAL_CLOCK_FREQ_SHIFT)\n#define   GEN11_RPM_CONFIG0_CRYSTAL_CLOCK_FREQ_24_MHZ\t0\n#define   GEN11_RPM_CONFIG0_CRYSTAL_CLOCK_FREQ_19_2_MHZ\t1\n#define   GEN11_RPM_CONFIG0_CRYSTAL_CLOCK_FREQ_38_4_MHZ\t2\n#define   GEN11_RPM_CONFIG0_CRYSTAL_CLOCK_FREQ_25_MHZ\t3\n#define   GEN10_RPM_CONFIG0_CTC_SHIFT_PARAMETER_SHIFT\t1\n#define   GEN10_RPM_CONFIG0_CTC_SHIFT_PARAMETER_MASK\t(0x3 << GEN10_RPM_CONFIG0_CTC_SHIFT_PARAMETER_SHIFT)\n\n#define RPM_CONFIG1\t\t\t\t_MMIO(0xd04)\n#define   GEN10_GT_NOA_ENABLE\t\t\t(1 << 9)\n\n \n#define RCP_CONFIG\t\t\t\t_MMIO(0xd08)\n\n#define RC6_LOCATION\t\t\t\t_MMIO(0xd40)\n#define   RC6_CTX_IN_DRAM\t\t\t(1 << 0)\n#define RC6_CTX_BASE\t\t\t\t_MMIO(0xd48)\n#define   RC6_CTX_BASE_MASK\t\t\t0xFFFFFFF0\n\n#define FORCEWAKE_ACK_MEDIA_VDBOX_GEN11(n)\t_MMIO(0xd50 + (n) * 4)\n#define FORCEWAKE_ACK_MEDIA_VEBOX_GEN11(n)\t_MMIO(0xd70 + (n) * 4)\n#define FORCEWAKE_ACK_RENDER_GEN9\t\t_MMIO(0xd84)\n#define FORCEWAKE_ACK_MEDIA_GEN9\t\t_MMIO(0xd88)\n\n#define FORCEWAKE_ACK_GSC\t\t\t_MMIO(0xdf8)\n#define FORCEWAKE_ACK_GT_MTL\t\t\t_MMIO(0xdfc)\n\n#define GMD_ID_GRAPHICS\t\t\t\t_MMIO(0xd8c)\n#define GMD_ID_MEDIA\t\t\t\t_MMIO(MTL_MEDIA_GSI_BASE + 0xd8c)\n\n#define MCFG_MCR_SELECTOR\t\t\t_MMIO(0xfd0)\n#define MTL_STEER_SEMAPHORE\t\t\t_MMIO(0xfd0)\n#define MTL_MCR_SELECTOR\t\t\t_MMIO(0xfd4)\n#define SF_MCR_SELECTOR\t\t\t\t_MMIO(0xfd8)\n#define GEN8_MCR_SELECTOR\t\t\t_MMIO(0xfdc)\n#define GAM_MCR_SELECTOR\t\t\t_MMIO(0xfe0)\n#define   GEN8_MCR_SLICE(slice)\t\t\t(((slice) & 3) << 26)\n#define   GEN8_MCR_SLICE_MASK\t\t\tGEN8_MCR_SLICE(3)\n#define   GEN8_MCR_SUBSLICE(subslice)\t\t(((subslice) & 3) << 24)\n#define   GEN8_MCR_SUBSLICE_MASK\t\tGEN8_MCR_SUBSLICE(3)\n#define   GEN11_MCR_MULTICAST\t\t\tREG_BIT(31)\n#define   GEN11_MCR_SLICE(slice)\t\t(((slice) & 0xf) << 27)\n#define   GEN11_MCR_SLICE_MASK\t\t\tGEN11_MCR_SLICE(0xf)\n#define   GEN11_MCR_SUBSLICE(subslice)\t\t(((subslice) & 0x7) << 24)\n#define   GEN11_MCR_SUBSLICE_MASK\t\tGEN11_MCR_SUBSLICE(0x7)\n#define   MTL_MCR_GROUPID\t\t\tREG_GENMASK(11, 8)\n#define   MTL_MCR_INSTANCEID\t\t\tREG_GENMASK(3, 0)\n\n#define IPEIR_I965\t\t\t\t_MMIO(0x2064)\n#define IPEHR_I965\t\t\t\t_MMIO(0x2068)\n\n \n#define INSTPS\t\t\t\t\t_MMIO(0x2070)  \n#define GEN4_INSTDONE1\t\t\t\t_MMIO(0x207c)  \n#define ACTHD_I965\t\t\t\t_MMIO(0x2074)\n#define HWS_PGA\t\t\t\t\t_MMIO(0x2080)\n#define   HWS_ADDRESS_MASK\t\t\t0xfffff000\n#define   HWS_START_ADDRESS_SHIFT\t\t4\n\n#define _3D_CHICKEN\t\t\t\t_MMIO(0x2084)\n#define   _3D_CHICKEN_HIZ_PLANE_DISABLE_MSAA_4X_SNB\t(1 << 10)\n\n#define PWRCTXA\t\t\t\t\t_MMIO(0x2088)  \n#define   PWRCTX_EN\t\t\t\t(1 << 0)\n\n#define FF_SLICE_CHICKEN\t\t\t_MMIO(0x2088)\n#define   FF_SLICE_CHICKEN_CL_PROVOKING_VERTEX_FIX\t(1 << 1)\n\n \n#define _3D_CHICKEN2\t\t\t\t_MMIO(0x208c)\n \n#define   _3D_CHICKEN2_WM_READ_PIPELINED\t(1 << 14)\n\n#define _3D_CHICKEN3\t\t\t\t_MMIO(0x2090)\n#define   _3D_CHICKEN_SF_PROVOKING_VERTEX_FIX\t(1 << 12)\n#define   _3D_CHICKEN_SF_DISABLE_OBJEND_CULL\t(1 << 10)\n#define   _3D_CHICKEN3_AA_LINE_QUALITY_FIX_ENABLE\t(1 << 5)\n#define   _3D_CHICKEN3_SF_DISABLE_FASTCLIP_CULL\t(1 << 5)\n#define   _3D_CHICKEN_SDE_LIMIT_FIFO_POLY_DEPTH(x)\t((x) << 1)  \n#define   _3D_CHICKEN3_SF_DISABLE_PIPELINED_ATTR_FETCH\t(1 << 1)  \n\n#define GEN2_INSTDONE\t\t\t\t_MMIO(0x2090)\n#define NOPID\t\t\t\t\t_MMIO(0x2094)\n#define HWSTAM\t\t\t\t\t_MMIO(0x2098)\n\n#define WAIT_FOR_RC6_EXIT\t\t\t_MMIO(0x20cc)\n \n#define   HSW_SELECTIVE_READ_ADDRESSING_SHIFT\t2\n#define   HSW_SELECTIVE_READ_ADDRESSING_MASK\t(0x3 << HSW_SLECTIVE_READ_ADDRESSING_SHIFT)\n#define   HSW_SELECTIVE_WRITE_ADDRESS_SHIFT\t4\n#define   HSW_SELECTIVE_WRITE_ADDRESS_MASK\t(0x7 << HSW_SELECTIVE_WRITE_ADDRESS_SHIFT)\n \n#define   HSW_WAIT_FOR_RC6_EXIT_ENABLE\t\t(1 << 0)\n#define   HSW_RCS_CONTEXT_ENABLE\t\t(1 << 7)\n#define   HSW_RCS_INHIBIT\t\t\t(1 << 8)\n \n#define   GEN8_SELECTIVE_WRITE_ADDRESS_SHIFT\t4\n#define   GEN8_SELECTIVE_WRITE_ADDRESS_MASK\t(0x3 << GEN8_SELECTIVE_WRITE_ADDRESS_SHIFT)\n#define   GEN8_SELECTIVE_WRITE_ADDRESS_SHIFT\t4\n#define   GEN8_SELECTIVE_WRITE_ADDRESS_MASK\t(0x3 << GEN8_SELECTIVE_WRITE_ADDRESS_SHIFT)\n#define   GEN8_SELECTIVE_WRITE_ADDRESSING_ENABLE\t(1 << 6)\n#define   GEN8_SELECTIVE_READ_SUBSLICE_SELECT_SHIFT\t9\n#define   GEN8_SELECTIVE_READ_SUBSLICE_SELECT_MASK\t(0x3 << GEN8_SELECTIVE_READ_SUBSLICE_SELECT_SHIFT)\n#define   GEN8_SELECTIVE_READ_SLICE_SELECT_SHIFT\t11\n#define   GEN8_SELECTIVE_READ_SLICE_SELECT_MASK\t(0x3 << GEN8_SELECTIVE_READ_SLICE_SELECT_SHIFT)\n#define   GEN8_SELECTIVE_READ_ADDRESSING_ENABLE\t(1 << 13)\n\n#define GEN6_GT_MODE\t\t\t\t_MMIO(0x20d0)\n#define   GEN6_WIZ_HASHING(hi, lo)\t\t(((hi) << 9) | ((lo) << 7))\n#define   GEN6_WIZ_HASHING_8x8\t\t\tGEN6_WIZ_HASHING(0, 0)\n#define   GEN6_WIZ_HASHING_8x4\t\t\tGEN6_WIZ_HASHING(0, 1)\n#define   GEN6_WIZ_HASHING_16x4\t\t\tGEN6_WIZ_HASHING(1, 0)\n#define   GEN6_WIZ_HASHING_MASK\t\t\tGEN6_WIZ_HASHING(1, 1)\n#define   GEN6_TD_FOUR_ROW_DISPATCH_DISABLE\t(1 << 5)\n\n \n#define GEN9_CSFE_CHICKEN1_RCS\t\t\t_MMIO(0x20d4)\n#define   GEN9_PREEMPT_GPGPU_SYNC_SWITCH_DISABLE\t(1 << 2)\n#define   GEN11_ENABLE_32_PLANE_MODE\t\t(1 << 7)\n\n#define GEN7_FF_SLICE_CS_CHICKEN1\t\t_MMIO(0x20e0)\n#define   GEN9_FFSC_PERCTX_PREEMPT_CTRL\t\t(1 << 14)\n\n#define FF_SLICE_CS_CHICKEN2\t\t\t_MMIO(0x20e4)\n#define   GEN9_TSG_BARRIER_ACK_DISABLE\t\t(1 << 8)\n#define   GEN9_POOLED_EU_LOAD_BALANCING_FIX_DISABLE\t(1 << 10)\n#define   GEN12_PERF_FIX_BALANCING_CFE_DISABLE\tREG_BIT(15)\n\n#define GEN9_CS_DEBUG_MODE1\t\t\t_MMIO(0x20ec)\n#define   FF_DOP_CLOCK_GATE_DISABLE\t\tREG_BIT(1)\n#define GEN12_CS_DEBUG_MODE1_CCCSUNIT_BE_COMMON\t_MMIO(0x20ec)\n#define   GEN12_REPLAY_MODE_GRANULARITY\t\tREG_BIT(0)\n\n \n#define GEN8_STATE_ACK\t\t\t\t_MMIO(0x20f0)\n#define GEN9_STATE_ACK_SLICE1\t\t\t_MMIO(0x20f8)\n#define GEN9_STATE_ACK_SLICE2\t\t\t_MMIO(0x2100)\n#define   GEN9_STATE_ACK_TDL0\t\t\t(1 << 12)\n#define   GEN9_STATE_ACK_TDL1\t\t\t(1 << 13)\n#define   GEN9_STATE_ACK_TDL2\t\t\t(1 << 14)\n#define   GEN9_STATE_ACK_TDL3\t\t\t(1 << 15)\n#define   GEN9_SUBSLICE_TDL_ACK_BITS\t\\\n\t(GEN9_STATE_ACK_TDL3 | GEN9_STATE_ACK_TDL2 | \\\n\t GEN9_STATE_ACK_TDL1 | GEN9_STATE_ACK_TDL0)\n\n#define CACHE_MODE_0\t\t\t\t_MMIO(0x2120)  \n#define   CM0_PIPELINED_RENDER_FLUSH_DISABLE\t(1 << 8)\n#define   CM0_IZ_OPT_DISABLE\t\t\t(1 << 6)\n#define   CM0_ZR_OPT_DISABLE\t\t\t(1 << 5)\n#define\t  CM0_STC_EVICT_DISABLE_LRA_SNB\t\t(1 << 5)\n#define   CM0_DEPTH_EVICT_DISABLE\t\t(1 << 4)\n#define   CM0_COLOR_EVICT_DISABLE\t\t(1 << 3)\n#define   CM0_DEPTH_WRITE_DISABLE\t\t(1 << 1)\n#define   CM0_RC_OP_FLUSH_DISABLE\t\t(1 << 0)\n\n#define GFX_FLSH_CNTL\t\t\t\t_MMIO(0x2170)  \n\n \n \n#define CXT_SIZE\t\t\t\t_MMIO(0x21a0)\n#define   GEN6_CXT_POWER_SIZE(cxt_reg)\t\t(((cxt_reg) >> 24) & 0x3f)\n#define   GEN6_CXT_RING_SIZE(cxt_reg)\t\t(((cxt_reg) >> 18) & 0x3f)\n#define   GEN6_CXT_RENDER_SIZE(cxt_reg)\t\t(((cxt_reg) >> 12) & 0x3f)\n#define   GEN6_CXT_EXTENDED_SIZE(cxt_reg)\t(((cxt_reg) >> 6) & 0x3f)\n#define   GEN6_CXT_PIPELINE_SIZE(cxt_reg)\t(((cxt_reg) >> 0) & 0x3f)\n#define   GEN6_CXT_TOTAL_SIZE(cxt_reg)\t\t(GEN6_CXT_RING_SIZE(cxt_reg) + \\\n\t\t\t\t\t\tGEN6_CXT_EXTENDED_SIZE(cxt_reg) + \\\n\t\t\t\t\t\tGEN6_CXT_PIPELINE_SIZE(cxt_reg))\n#define GEN7_CXT_SIZE\t\t\t\t_MMIO(0x21a8)\n#define   GEN7_CXT_POWER_SIZE(ctx_reg)\t\t(((ctx_reg) >> 25) & 0x7f)\n#define   GEN7_CXT_RING_SIZE(ctx_reg)\t\t(((ctx_reg) >> 22) & 0x7)\n#define   GEN7_CXT_RENDER_SIZE(ctx_reg)\t\t(((ctx_reg) >> 16) & 0x3f)\n#define   GEN7_CXT_EXTENDED_SIZE(ctx_reg)\t(((ctx_reg) >> 9) & 0x7f)\n#define   GEN7_CXT_GT1_SIZE(ctx_reg)\t\t(((ctx_reg) >> 6) & 0x7)\n#define   GEN7_CXT_VFSTATE_SIZE(ctx_reg)\t(((ctx_reg) >> 0) & 0x3f)\n#define   GEN7_CXT_TOTAL_SIZE(ctx_reg)\t\t(GEN7_CXT_EXTENDED_SIZE(ctx_reg) + \\\n\t\t\t\t\t\t GEN7_CXT_VFSTATE_SIZE(ctx_reg))\n\n#define HSW_MI_PREDICATE_RESULT_2\t\t_MMIO(0x2214)\n\n#define GEN9_CTX_PREEMPT_REG\t\t\t_MMIO(0x2248)\n#define   GEN12_DISABLE_POSH_BUSY_FF_DOP_CG\tREG_BIT(11)\n\n#define GPGPU_THREADS_DISPATCHED\t\t_MMIO(0x2290)\n#define GPGPU_THREADS_DISPATCHED_UDW\t\t_MMIO(0x2290 + 4)\n\n#define GEN9_RCS_FE_FSM2\t\t\t_MMIO(0x22a4)\n#define GEN6_RCS_PWR_FSM\t\t\t_MMIO(0x22ac)\n\n#define HS_INVOCATION_COUNT\t\t\t_MMIO(0x2300)\n#define HS_INVOCATION_COUNT_UDW\t\t\t_MMIO(0x2300 + 4)\n#define DS_INVOCATION_COUNT\t\t\t_MMIO(0x2308)\n#define DS_INVOCATION_COUNT_UDW\t\t\t_MMIO(0x2308 + 4)\n#define IA_VERTICES_COUNT\t\t\t_MMIO(0x2310)\n#define IA_VERTICES_COUNT_UDW\t\t\t_MMIO(0x2310 + 4)\n#define IA_PRIMITIVES_COUNT\t\t\t_MMIO(0x2318)\n#define IA_PRIMITIVES_COUNT_UDW\t\t\t_MMIO(0x2318 + 4)\n#define VS_INVOCATION_COUNT\t\t\t_MMIO(0x2320)\n#define VS_INVOCATION_COUNT_UDW\t\t\t_MMIO(0x2320 + 4)\n#define GS_INVOCATION_COUNT\t\t\t_MMIO(0x2328)\n#define GS_INVOCATION_COUNT_UDW\t\t\t_MMIO(0x2328 + 4)\n#define GS_PRIMITIVES_COUNT\t\t\t_MMIO(0x2330)\n#define GS_PRIMITIVES_COUNT_UDW\t\t\t_MMIO(0x2330 + 4)\n#define CL_INVOCATION_COUNT\t\t\t_MMIO(0x2338)\n#define CL_INVOCATION_COUNT_UDW\t\t\t_MMIO(0x2338 + 4)\n#define CL_PRIMITIVES_COUNT\t\t\t_MMIO(0x2340)\n#define CL_PRIMITIVES_COUNT_UDW\t\t\t_MMIO(0x2340 + 4)\n#define PS_INVOCATION_COUNT\t\t\t_MMIO(0x2348)\n#define PS_INVOCATION_COUNT_UDW\t\t\t_MMIO(0x2348 + 4)\n#define PS_DEPTH_COUNT\t\t\t\t_MMIO(0x2350)\n#define PS_DEPTH_COUNT_UDW\t\t\t_MMIO(0x2350 + 4)\n#define GEN7_3DPRIM_END_OFFSET\t\t\t_MMIO(0x2420)\n#define GEN7_3DPRIM_START_VERTEX\t\t_MMIO(0x2430)\n#define GEN7_3DPRIM_VERTEX_COUNT\t\t_MMIO(0x2434)\n#define GEN7_3DPRIM_INSTANCE_COUNT\t\t_MMIO(0x2438)\n#define GEN7_3DPRIM_START_INSTANCE\t\t_MMIO(0x243c)\n#define GEN7_3DPRIM_BASE_VERTEX\t\t\t_MMIO(0x2440)\n#define GEN7_GPGPU_DISPATCHDIMX\t\t\t_MMIO(0x2500)\n#define GEN7_GPGPU_DISPATCHDIMY\t\t\t_MMIO(0x2504)\n#define GEN7_GPGPU_DISPATCHDIMZ\t\t\t_MMIO(0x2508)\n\n#define GFX_MODE\t\t\t\t_MMIO(0x2520)\n\n#define GEN8_CS_CHICKEN1\t\t\t_MMIO(0x2580)\n#define   GEN9_PREEMPT_3D_OBJECT_LEVEL\t\t(1 << 0)\n#define   GEN9_PREEMPT_GPGPU_LEVEL(hi, lo)\t(((hi) << 2) | ((lo) << 1))\n#define   GEN9_PREEMPT_GPGPU_MID_THREAD_LEVEL\tGEN9_PREEMPT_GPGPU_LEVEL(0, 0)\n#define   GEN9_PREEMPT_GPGPU_THREAD_GROUP_LEVEL\tGEN9_PREEMPT_GPGPU_LEVEL(0, 1)\n#define   GEN9_PREEMPT_GPGPU_COMMAND_LEVEL\tGEN9_PREEMPT_GPGPU_LEVEL(1, 0)\n#define   GEN9_PREEMPT_GPGPU_LEVEL_MASK\t\tGEN9_PREEMPT_GPGPU_LEVEL(1, 1)\n\n#define DRAW_WATERMARK\t\t\t\t_MMIO(0x26c0)\n#define   VERT_WM_VAL\t\t\t\tREG_GENMASK(9, 0)\n\n#define GEN12_GLOBAL_MOCS(i)\t\t\t_MMIO(0x4000 + (i) * 4)  \n\n#define RENDER_HWS_PGA_GEN7\t\t\t_MMIO(0x4080)\n\n#define GEN8_GAMW_ECO_DEV_RW_IA\t\t\t_MMIO(0x4080)\n#define   GAMW_ECO_ENABLE_64K_IPS_FIELD\t\t0xF\n#define   GAMW_ECO_DEV_CTX_RELOAD_DISABLE\t(1 << 7)\n\n#define GAM_ECOCHK\t\t\t\t_MMIO(0x4090)\n#define   BDW_DISABLE_HDC_INVALIDATION\t\t(1 << 25)\n#define   ECOCHK_SNB_BIT\t\t\t(1 << 10)\n#define   ECOCHK_DIS_TLB\t\t\t(1 << 8)\n#define   HSW_ECOCHK_ARB_PRIO_SOL\t\t(1 << 6)\n#define   ECOCHK_PPGTT_CACHE64B\t\t\t(0x3 << 3)\n#define   ECOCHK_PPGTT_CACHE4B\t\t\t(0x0 << 3)\n#define   ECOCHK_PPGTT_GFDT_IVB\t\t\t(0x1 << 4)\n#define   ECOCHK_PPGTT_LLC_IVB\t\t\t(0x1 << 3)\n#define   ECOCHK_PPGTT_UC_HSW\t\t\t(0x1 << 3)\n#define   ECOCHK_PPGTT_WT_HSW\t\t\t(0x2 << 3)\n#define   ECOCHK_PPGTT_WB_HSW\t\t\t(0x3 << 3)\n\n#define GEN8_RING_FAULT_REG\t\t\t_MMIO(0x4094)\n#define _RING_FAULT_REG_RCS\t\t\t0x4094\n#define _RING_FAULT_REG_VCS\t\t\t0x4194\n#define _RING_FAULT_REG_BCS\t\t\t0x4294\n#define _RING_FAULT_REG_VECS\t\t\t0x4394\n#define RING_FAULT_REG(engine)\t\t\t_MMIO(_PICK((engine)->class, \\\n\t\t\t\t\t\t\t    _RING_FAULT_REG_RCS, \\\n\t\t\t\t\t\t\t    _RING_FAULT_REG_VCS, \\\n\t\t\t\t\t\t\t    _RING_FAULT_REG_VECS, \\\n\t\t\t\t\t\t\t    _RING_FAULT_REG_BCS))\n\n#define ERROR_GEN6\t\t\t\t_MMIO(0x40a0)\n\n#define DONE_REG\t\t\t\t_MMIO(0x40b0)\n#define GEN8_PRIVATE_PAT_LO\t\t\t_MMIO(0x40e0)\n#define GEN8_PRIVATE_PAT_HI\t\t\t_MMIO(0x40e0 + 4)\n#define GEN10_PAT_INDEX(index)\t\t\t_MMIO(0x40e0 + (index) * 4)\n#define BSD_HWS_PGA_GEN7\t\t\t_MMIO(0x4180)\n\n#define GEN12_CCS_AUX_INV\t\t\t_MMIO(0x4208)\n#define GEN12_VD0_AUX_INV\t\t\t_MMIO(0x4218)\n#define GEN12_VE0_AUX_INV\t\t\t_MMIO(0x4238)\n#define GEN12_BCS0_AUX_INV\t\t\t_MMIO(0x4248)\n\n#define GEN8_RTCR\t\t\t\t_MMIO(0x4260)\n#define GEN8_M1TCR\t\t\t\t_MMIO(0x4264)\n#define GEN8_M2TCR\t\t\t\t_MMIO(0x4268)\n#define GEN8_BTCR\t\t\t\t_MMIO(0x426c)\n#define GEN8_VTCR\t\t\t\t_MMIO(0x4270)\n\n#define BLT_HWS_PGA_GEN7\t\t\t_MMIO(0x4280)\n\n#define GEN12_VD2_AUX_INV\t\t\t_MMIO(0x4298)\n#define GEN12_CCS0_AUX_INV\t\t\t_MMIO(0x42c8)\n#define   AUX_INV\t\t\t\tREG_BIT(0)\n\n#define VEBOX_HWS_PGA_GEN7\t\t\t_MMIO(0x4380)\n\n#define GEN12_AUX_ERR_DBG\t\t\t_MMIO(0x43f4)\n\n#define GEN7_TLB_RD_ADDR\t\t\t_MMIO(0x4700)\n\n#define GEN12_PAT_INDEX(index)\t\t\t_MMIO(0x4800 + (index) * 4)\n#define _PAT_INDEX(index)\t\t\t_PICK_EVEN_2RANGES(index, 8, \\\n\t\t\t\t\t\t\t\t   0x4800, 0x4804, \\\n\t\t\t\t\t\t\t\t   0x4848, 0x484c)\n#define XEHP_PAT_INDEX(index)\t\t\tMCR_REG(_PAT_INDEX(index))\n#define XELPMP_PAT_INDEX(index)\t\t\t_MMIO(_PAT_INDEX(index))\n\n#define XEHP_TILE0_ADDR_RANGE\t\t\tMCR_REG(0x4900)\n#define   XEHP_TILE_LMEM_RANGE_SHIFT\t\t8\n\n#define XEHP_FLAT_CCS_BASE_ADDR\t\t\tMCR_REG(0x4910)\n#define   XEHP_CCS_BASE_SHIFT\t\t\t8\n\n#define GAMTARBMODE\t\t\t\t_MMIO(0x4a08)\n#define   ARB_MODE_BWGTLB_DISABLE\t\t(1 << 9)\n#define   ARB_MODE_SWIZZLE_BDW\t\t\t(1 << 1)\n\n#define GEN9_GAMT_ECO_REG_RW_IA\t\t\t_MMIO(0x4ab0)\n#define   GAMT_ECO_ENABLE_IN_PLACE_DECOMPRESS\t(1 << 18)\n\n#define GAMT_CHKN_BIT_REG\t\t\t_MMIO(0x4ab8)\n#define   GAMT_CHKN_DISABLE_L3_COH_PIPE\t\t(1 << 31)\n#define   GAMT_CHKN_DISABLE_DYNAMIC_CREDIT_SHARING\t(1 << 28)\n#define   GAMT_CHKN_DISABLE_I2M_CYCLE_ON_WR_PORT\t(1 << 24)\n\n#define GEN8_FAULT_TLB_DATA0\t\t\t_MMIO(0x4b10)\n#define GEN8_FAULT_TLB_DATA1\t\t\t_MMIO(0x4b14)\n\n#define GEN11_GACB_PERF_CTRL\t\t\t_MMIO(0x4b80)\n#define   GEN11_HASH_CTRL_MASK\t\t\t(0x3 << 12 | 0xf << 0)\n#define   GEN11_HASH_CTRL_BIT0\t\t\t(1 << 0)\n#define   GEN11_HASH_CTRL_BIT4\t\t\t(1 << 12)\n\n \n#define GEN8_L3_LRA_1_GPGPU\t\t\t_MMIO(0x4dd4)\n#define   GEN8_L3_LRA_1_GPGPU_DEFAULT_VALUE_BDW\t0x67F1427F  \n#define   GEN8_L3_LRA_1_GPGPU_DEFAULT_VALUE_CHV\t0x5FF101FF  \n#define   GEN9_L3_LRA_1_GPGPU_DEFAULT_VALUE_SKL\t0x67F1427F  \n#define   GEN9_L3_LRA_1_GPGPU_DEFAULT_VALUE_BXT\t0x5FF101FF  \n\n#define MMCD_MISC_CTRL\t\t\t\t_MMIO(0x4ddc)  \n#define   MMCD_PCLA\t\t\t\t(1 << 31)\n#define   MMCD_HOTSPOT_EN\t\t\t(1 << 27)\n\n \n#define GEN7_SO_NUM_PRIMS_WRITTEN(n)\t\t_MMIO(0x5200 + (n) * 8)\n#define GEN7_SO_NUM_PRIMS_WRITTEN_UDW(n)\t_MMIO(0x5200 + (n) * 8 + 4)\n\n#define GEN7_SO_PRIM_STORAGE_NEEDED(n)\t\t_MMIO(0x5240 + (n) * 8)\n#define GEN7_SO_PRIM_STORAGE_NEEDED_UDW(n)\t_MMIO(0x5240 + (n) * 8 + 4)\n\n#define GEN9_WM_CHICKEN3\t\t\t_MMIO(0x5588)\n#define   GEN9_FACTOR_IN_CLR_VAL_HIZ\t\t(1 << 9)\n\n#define XEHP_CULLBIT1\t\t\t\tMCR_REG(0x6100)\n\n#define CHICKEN_RASTER_1\t\t\tMCR_REG(0x6204)\n#define   DIS_SF_ROUND_NEAREST_EVEN\t\tREG_BIT(8)\n\n#define CHICKEN_RASTER_2\t\t\tMCR_REG(0x6208)\n#define   TBIMR_FAST_CLIP\t\t\tREG_BIT(5)\n\n#define VFLSKPD\t\t\t\t\tMCR_REG(0x62a8)\n#define   VF_PREFETCH_TLB_DIS\t\t\tREG_BIT(5)\n#define   DIS_OVER_FETCH_CACHE\t\t\tREG_BIT(1)\n#define   DIS_MULT_MISS_RD_SQUASH\t\tREG_BIT(0)\n\n#define GEN12_FF_MODE2\t\t\t\t_MMIO(0x6604)\n#define XEHP_FF_MODE2\t\t\t\tMCR_REG(0x6604)\n#define   FF_MODE2_GS_TIMER_MASK\t\tREG_GENMASK(31, 24)\n#define   FF_MODE2_GS_TIMER_224\t\t\tREG_FIELD_PREP(FF_MODE2_GS_TIMER_MASK, 224)\n#define   FF_MODE2_TDS_TIMER_MASK\t\tREG_GENMASK(23, 16)\n#define   FF_MODE2_TDS_TIMER_128\t\tREG_FIELD_PREP(FF_MODE2_TDS_TIMER_MASK, 4)\n\n#define XEHPG_INSTDONE_GEOM_SVG\t\t\tMCR_REG(0x666c)\n\n#define CACHE_MODE_0_GEN7\t\t\t_MMIO(0x7000)  \n#define   RC_OP_FLUSH_ENABLE\t\t\t(1 << 0)\n#define   HIZ_RAW_STALL_OPT_DISABLE\t\t(1 << 2)\n#define CACHE_MODE_1\t\t\t\t_MMIO(0x7004)  \n#define   MSAA_OPTIMIZATION_REDUC_DISABLE\tREG_BIT(11)\n#define   PIXEL_SUBSPAN_COLLECT_OPT_DISABLE\tREG_BIT(6)\n#define   GEN8_4x4_STC_OPTIMIZATION_DISABLE\tREG_BIT(6)\n#define   GEN9_PARTIAL_RESOLVE_IN_VC_DISABLE\tREG_BIT(1)\n\n#define GEN7_GT_MODE\t\t\t\t_MMIO(0x7008)\n#define   GEN9_IZ_HASHING_MASK(slice)\t\t(0x3 << ((slice) * 2))\n#define   GEN9_IZ_HASHING(slice, val)\t\t((val) << ((slice) * 2))\n\n \n#define GEN7_COMMON_SLICE_CHICKEN1\t\t_MMIO(0x7010)\n#define   GEN7_CSC1_RHWO_OPT_DISABLE_IN_RCC\t(1 << 10)\n#define   GEN9_RHWO_OPTIMIZATION_DISABLE\t(1 << 14)\n\n#define COMMON_SLICE_CHICKEN2\t\t\t_MMIO(0x7014)\n#define   GEN9_PBE_COMPRESSED_HASH_SELECTION\t(1 << 13)\n#define   GEN9_DISABLE_GATHER_AT_SET_SHADER_COMMON_SLICE\t(1 << 12)\n#define   GEN8_SBE_DISABLE_REPLAY_BUF_OPTIMIZATION\t(1 << 8)\n#define   GEN8_CSC2_SBE_VUE_CACHE_CONSERVATIVE\t(1 << 0)\n\n#define HIZ_CHICKEN\t\t\t\t_MMIO(0x7018)\n#define   CHV_HZ_8X8_MODE_IN_1X\t\t\tREG_BIT(15)\n#define   DG1_HZ_READ_SUPPRESSION_OPTIMIZATION_DISABLE\tREG_BIT(14)\n#define   HZ_DEPTH_TEST_LE_GE_OPT_DISABLE\tREG_BIT(13)\n#define   BDW_HIZ_POWER_COMPILER_CLOCK_GATING_DISABLE\tREG_BIT(3)\n\n#define XEHP_CULLBIT2\t\t\t\tMCR_REG(0x7030)\n\n#define GEN8_L3CNTLREG\t\t\t\t_MMIO(0x7034)\n#define   GEN8_ERRDETBCTRL\t\t\t(1 << 9)\n\n#define XEHP_PSS_MODE2\t\t\t\tMCR_REG(0x703c)\n#define   SCOREBOARD_STALL_FLUSH_CONTROL\tREG_BIT(5)\n\n#define GEN7_SC_INSTDONE\t\t\t_MMIO(0x7100)\n#define GEN12_SC_INSTDONE_EXTRA\t\t\t_MMIO(0x7104)\n#define GEN12_SC_INSTDONE_EXTRA2\t\t_MMIO(0x7108)\n\n \n#define HDC_CHICKEN0\t\t\t\t_MMIO(0x7300)\n#define   HDC_FORCE_CSR_NON_COHERENT_OVR_DISABLE\t(1 << 15)\n#define   HDC_FENCE_DEST_SLM_DISABLE\t\t(1 << 14)\n#define   HDC_DONOT_FETCH_MEM_WHEN_MASKED\t(1 << 11)\n#define   HDC_FORCE_CONTEXT_SAVE_RESTORE_NON_COHERENT\t(1 << 5)\n#define   HDC_FORCE_NON_COHERENT\t\t(1 << 4)\n#define   HDC_BARRIER_PERFORMANCE_DISABLE\t(1 << 10)\n\n#define COMMON_SLICE_CHICKEN4\t\t\t_MMIO(0x7300)\n#define   DISABLE_TDC_LOAD_BALANCING_CALC\tREG_BIT(6)\n\n#define GEN8_HDC_CHICKEN1\t\t\t_MMIO(0x7304)\n\n#define GEN11_COMMON_SLICE_CHICKEN3\t\t_MMIO(0x7304)\n#define XEHP_COMMON_SLICE_CHICKEN3\t\tMCR_REG(0x7304)\n#define   DG1_FLOAT_POINT_BLEND_OPT_STRICT_MODE_EN\tREG_BIT(12)\n#define   XEHP_DUAL_SIMD8_SEQ_MERGE_DISABLE\tREG_BIT(12)\n#define   GEN11_BLEND_EMB_FIX_DISABLE_IN_RCC\tREG_BIT(11)\n#define   GEN12_DISABLE_CPS_AWARE_COLOR_PIPE\tREG_BIT(9)\n\n#define GEN9_SLICE_COMMON_ECO_CHICKEN1\t\t_MMIO(0x731c)\n#define XEHP_SLICE_COMMON_ECO_CHICKEN1\t\tMCR_REG(0x731c)\n#define   MSC_MSAA_REODER_BUF_BYPASS_DISABLE\tREG_BIT(14)\n#define   GEN11_STATE_CACHE_REDIRECT_TO_CS\t(1 << 11)\n\n#define GEN9_SLICE_PGCTL_ACK(slice)\t\t_MMIO(0x804c + (slice) * 0x4)\n#define GEN10_SLICE_PGCTL_ACK(slice)\t\t_MMIO(0x804c + ((slice) / 3) * 0x34 + \\\n\t\t\t\t\t\t      ((slice) % 3) * 0x4)\n#define   GEN9_PGCTL_SLICE_ACK\t\t\t(1 << 0)\n#define   GEN9_PGCTL_SS_ACK(subslice)\t\t(1 << (2 + (subslice) * 2))\n#define   GEN10_PGCTL_VALID_SS_MASK(slice)\t((slice) == 0 ? 0x7F : 0x1F)\n\n#define GEN9_SS01_EU_PGCTL_ACK(slice)\t\t_MMIO(0x805c + (slice) * 0x8)\n#define GEN10_SS01_EU_PGCTL_ACK(slice)\t\t_MMIO(0x805c + ((slice) / 3) * 0x30 + \\\n\t\t\t\t\t\t      ((slice) % 3) * 0x8)\n#define GEN9_SS23_EU_PGCTL_ACK(slice)\t\t_MMIO(0x8060 + (slice) * 0x8)\n#define GEN10_SS23_EU_PGCTL_ACK(slice)\t\t_MMIO(0x8060 + ((slice) / 3) * 0x30 + \\\n\t\t\t\t\t\t      ((slice) % 3) * 0x8)\n#define   GEN9_PGCTL_SSA_EU08_ACK\t\t(1 << 0)\n#define   GEN9_PGCTL_SSA_EU19_ACK\t\t(1 << 2)\n#define   GEN9_PGCTL_SSA_EU210_ACK\t\t(1 << 4)\n#define   GEN9_PGCTL_SSA_EU311_ACK\t\t(1 << 6)\n#define   GEN9_PGCTL_SSB_EU08_ACK\t\t(1 << 8)\n#define   GEN9_PGCTL_SSB_EU19_ACK\t\t(1 << 10)\n#define   GEN9_PGCTL_SSB_EU210_ACK\t\t(1 << 12)\n#define   GEN9_PGCTL_SSB_EU311_ACK\t\t(1 << 14)\n\n#define VF_PREEMPTION\t\t\t\t_MMIO(0x83a4)\n#define   PREEMPTION_VERTEX_COUNT\t\tREG_GENMASK(15, 0)\n\n#define VFG_PREEMPTION_CHICKEN\t\t\t_MMIO(0x83b4)\n#define   POLYGON_TRIFAN_LINELOOP_DISABLE\tREG_BIT(4)\n\n#define GEN8_RC6_CTX_INFO\t\t\t_MMIO(0x8504)\n\n#define GEN12_SQCNT1\t\t\t\t_MMIO(0x8718)\n#define   GEN12_SQCNT1_PMON_ENABLE\t\tREG_BIT(30)\n#define   GEN12_SQCNT1_OABPC\t\t\tREG_BIT(29)\n#define   GEN12_STRICT_RAR_ENABLE\t\tREG_BIT(23)\n\n#define XEHP_SQCM\t\t\t\tMCR_REG(0x8724)\n#define   EN_32B_ACCESS\t\t\t\tREG_BIT(30)\n\n#define HSW_IDICR\t\t\t\t_MMIO(0x9008)\n#define   IDIHASHMSK(x)\t\t\t\t(((x) & 0x3f) << 16)\n\n#define GEN6_MBCUNIT_SNPCR\t\t\t_MMIO(0x900c)  \n#define   GEN6_MBC_SNPCR_SHIFT\t\t\t21\n#define   GEN6_MBC_SNPCR_MASK\t\t\t(3 << 21)\n#define   GEN6_MBC_SNPCR_MAX\t\t\t(0 << 21)\n#define   GEN6_MBC_SNPCR_MED\t\t\t(1 << 21)\n#define   GEN6_MBC_SNPCR_LOW\t\t\t(2 << 21)\n#define   GEN6_MBC_SNPCR_MIN\t\t\t(3 << 21)  \n\n#define VLV_G3DCTL\t\t\t\t_MMIO(0x9024)\n#define VLV_GSCKGCTL\t\t\t\t_MMIO(0x9028)\n\n \n#define GEN7_SQ_CHICKEN_MBCUNIT_CONFIG\t\t_MMIO(0x9030)\n#define   GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB\t(1 << 11)\n\n#define FBC_LLC_READ_CTRL\t\t\t_MMIO(0x9044)\n#define   FBC_LLC_FULLY_OPEN\t\t\tREG_BIT(30)\n\n#define GEN6_MBCTL\t\t\t\t_MMIO(0x907c)\n#define   GEN6_MBCTL_ENABLE_BOOT_FETCH\t\t(1 << 4)\n#define   GEN6_MBCTL_CTX_FETCH_NEEDED\t\t(1 << 3)\n#define   GEN6_MBCTL_BME_UPDATE_ENABLE\t\t(1 << 2)\n#define   GEN6_MBCTL_MAE_UPDATE_ENABLE\t\t(1 << 1)\n#define   GEN6_MBCTL_BOOT_FETCH_MECH\t\t(1 << 0)\n\n \n#define XEHP_FUSE4\t\t\t\t_MMIO(0x9114)\n#define   GT_L3_EXC_MASK\t\t\tREG_GENMASK(6, 4)\n#define\tGEN10_MIRROR_FUSE3\t\t\t_MMIO(0x9118)\n#define   GEN10_L3BANK_PAIR_COUNT\t\t4\n#define   GEN10_L3BANK_MASK\t\t\t0x0F\n \n#define   GEN12_MAX_MSLICES\t\t\t4\n#define   GEN12_MEML3_EN_MASK\t\t\t0x0F\n\n#define HSW_PAVP_FUSE1\t\t\t\t_MMIO(0x911c)\n#define   XEHP_SFC_ENABLE_MASK\t\t\tREG_GENMASK(27, 24)\n#define   HSW_F1_EU_DIS_MASK\t\t\tREG_GENMASK(17, 16)\n#define   HSW_F1_EU_DIS_10EUS\t\t\t0\n#define   HSW_F1_EU_DIS_8EUS\t\t\t1\n#define   HSW_F1_EU_DIS_6EUS\t\t\t2\n\n#define GEN8_FUSE2\t\t\t\t_MMIO(0x9120)\n#define   GEN8_F2_SS_DIS_SHIFT\t\t\t21\n#define   GEN8_F2_SS_DIS_MASK\t\t\t(0x7 << GEN8_F2_SS_DIS_SHIFT)\n#define   GEN8_F2_S_ENA_SHIFT\t\t\t25\n#define   GEN8_F2_S_ENA_MASK\t\t\t(0x7 << GEN8_F2_S_ENA_SHIFT)\n#define   GEN9_F2_SS_DIS_SHIFT\t\t\t20\n#define   GEN9_F2_SS_DIS_MASK\t\t\t(0xf << GEN9_F2_SS_DIS_SHIFT)\n#define   GEN10_F2_S_ENA_SHIFT\t\t\t22\n#define   GEN10_F2_S_ENA_MASK\t\t\t(0x3f << GEN10_F2_S_ENA_SHIFT)\n#define   GEN10_F2_SS_DIS_SHIFT\t\t\t18\n#define   GEN10_F2_SS_DIS_MASK\t\t\t(0xf << GEN10_F2_SS_DIS_SHIFT)\n\n#define GEN8_EU_DISABLE0\t\t\t_MMIO(0x9134)\n#define GEN9_EU_DISABLE(slice)\t\t\t_MMIO(0x9134 + (slice) * 0x4)\n#define GEN11_EU_DISABLE\t\t\t_MMIO(0x9134)\n#define   GEN8_EU_DIS0_S0_MASK\t\t\t0xffffff\n#define   GEN8_EU_DIS0_S1_SHIFT\t\t\t24\n#define   GEN8_EU_DIS0_S1_MASK\t\t\t(0xff << GEN8_EU_DIS0_S1_SHIFT)\n#define   GEN11_EU_DIS_MASK\t\t\t0xFF\n#define XEHP_EU_ENABLE\t\t\t\t_MMIO(0x9134)\n#define   XEHP_EU_ENA_MASK\t\t\t0xFF\n\n#define GEN8_EU_DISABLE1\t\t\t_MMIO(0x9138)\n#define   GEN8_EU_DIS1_S1_MASK\t\t\t0xffff\n#define   GEN8_EU_DIS1_S2_SHIFT\t\t\t16\n#define   GEN8_EU_DIS1_S2_MASK\t\t\t(0xffff << GEN8_EU_DIS1_S2_SHIFT)\n\n#define GEN11_GT_SLICE_ENABLE\t\t\t_MMIO(0x9138)\n#define   GEN11_GT_S_ENA_MASK\t\t\t0xFF\n\n#define GEN8_EU_DISABLE2\t\t\t_MMIO(0x913c)\n#define   GEN8_EU_DIS2_S2_MASK\t\t\t0xff\n\n#define GEN11_GT_SUBSLICE_DISABLE\t\t_MMIO(0x913c)\n#define GEN12_GT_GEOMETRY_DSS_ENABLE\t\t_MMIO(0x913c)\n\n#define GEN10_EU_DISABLE3\t\t\t_MMIO(0x9140)\n#define   GEN10_EU_DIS_SS_MASK\t\t\t0xff\n#define GEN11_GT_VEBOX_VDBOX_DISABLE\t\t_MMIO(0x9140)\n#define   GEN11_GT_VDBOX_DISABLE_MASK\t\t0xff\n#define   GEN11_GT_VEBOX_DISABLE_SHIFT\t\t16\n#define   GEN11_GT_VEBOX_DISABLE_MASK\t\t(0x0f << GEN11_GT_VEBOX_DISABLE_SHIFT)\n\n#define GEN12_GT_COMPUTE_DSS_ENABLE\t\t_MMIO(0x9144)\n#define XEHPC_GT_COMPUTE_DSS_ENABLE_EXT\t\t_MMIO(0x9148)\n\n#define GEN6_UCGCTL1\t\t\t\t_MMIO(0x9400)\n#define   GEN6_GAMUNIT_CLOCK_GATE_DISABLE\t(1 << 22)\n#define   GEN6_EU_TCUNIT_CLOCK_GATE_DISABLE\t(1 << 16)\n#define   GEN6_BLBUNIT_CLOCK_GATE_DISABLE\t(1 << 5)\n#define   GEN6_CSUNIT_CLOCK_GATE_DISABLE\t\t(1 << 7)\n\n#define GEN6_UCGCTL2\t\t\t\t_MMIO(0x9404)\n#define   GEN6_VFUNIT_CLOCK_GATE_DISABLE\t(1 << 31)\n#define   GEN7_VDSUNIT_CLOCK_GATE_DISABLE\t(1 << 30)\n#define   GEN7_TDLUNIT_CLOCK_GATE_DISABLE\t(1 << 22)\n#define   GEN6_RCZUNIT_CLOCK_GATE_DISABLE\t(1 << 13)\n#define   GEN6_RCPBUNIT_CLOCK_GATE_DISABLE\t(1 << 12)\n#define   GEN6_RCCUNIT_CLOCK_GATE_DISABLE\t(1 << 11)\n\n#define GEN6_UCGCTL3\t\t\t\t_MMIO(0x9408)\n#define   GEN6_OACSUNIT_CLOCK_GATE_DISABLE\t(1 << 20)\n\n#define GEN7_UCGCTL4\t\t\t\t_MMIO(0x940c)\n#define   GEN7_L3BANK2X_CLOCK_GATE_DISABLE\t(1 << 25)\n#define   GEN8_EU_GAUNIT_CLOCK_GATE_DISABLE\t(1 << 14)\n\n#define GEN6_RCGCTL1\t\t\t\t_MMIO(0x9410)\n#define GEN6_RCGCTL2\t\t\t\t_MMIO(0x9414)\n\n#define GEN6_GDRST\t\t\t\t_MMIO(0x941c)\n#define   GEN6_GRDOM_FULL\t\t\t(1 << 0)\n#define   GEN6_GRDOM_RENDER\t\t\t(1 << 1)\n#define   GEN6_GRDOM_MEDIA\t\t\t(1 << 2)\n#define   GEN6_GRDOM_BLT\t\t\t(1 << 3)\n#define   GEN6_GRDOM_VECS\t\t\t(1 << 4)\n#define   GEN9_GRDOM_GUC\t\t\t(1 << 5)\n#define   GEN8_GRDOM_MEDIA2\t\t\t(1 << 7)\n \n#define   GEN11_GRDOM_FULL\t\t\tGEN6_GRDOM_FULL\n#define   GEN11_GRDOM_RENDER\t\t\tGEN6_GRDOM_RENDER\n#define   XEHPC_GRDOM_BLT8\t\t\tREG_BIT(31)\n#define   XEHPC_GRDOM_BLT7\t\t\tREG_BIT(30)\n#define   XEHPC_GRDOM_BLT6\t\t\tREG_BIT(29)\n#define   XEHPC_GRDOM_BLT5\t\t\tREG_BIT(28)\n#define   XEHPC_GRDOM_BLT4\t\t\tREG_BIT(27)\n#define   XEHPC_GRDOM_BLT3\t\t\tREG_BIT(26)\n#define   XEHPC_GRDOM_BLT2\t\t\tREG_BIT(25)\n#define   XEHPC_GRDOM_BLT1\t\t\tREG_BIT(24)\n#define   GEN12_GRDOM_GSC\t\t\tREG_BIT(21)\n#define   GEN11_GRDOM_SFC3\t\t\tREG_BIT(20)\n#define   GEN11_GRDOM_SFC2\t\t\tREG_BIT(19)\n#define   GEN11_GRDOM_SFC1\t\t\tREG_BIT(18)\n#define   GEN11_GRDOM_SFC0\t\t\tREG_BIT(17)\n#define   GEN11_GRDOM_VECS4\t\t\tREG_BIT(16)\n#define   GEN11_GRDOM_VECS3\t\t\tREG_BIT(15)\n#define   GEN11_GRDOM_VECS2\t\t\tREG_BIT(14)\n#define   GEN11_GRDOM_VECS\t\t\tREG_BIT(13)\n#define   GEN11_GRDOM_MEDIA8\t\t\tREG_BIT(12)\n#define   GEN11_GRDOM_MEDIA7\t\t\tREG_BIT(11)\n#define   GEN11_GRDOM_MEDIA6\t\t\tREG_BIT(10)\n#define   GEN11_GRDOM_MEDIA5\t\t\tREG_BIT(9)\n#define   GEN11_GRDOM_MEDIA4\t\t\tREG_BIT(8)\n#define   GEN11_GRDOM_MEDIA3\t\t\tREG_BIT(7)\n#define   GEN11_GRDOM_MEDIA2\t\t\tREG_BIT(6)\n#define   GEN11_GRDOM_MEDIA\t\t\tREG_BIT(5)\n#define   GEN11_GRDOM_GUC\t\t\tREG_BIT(3)\n#define   GEN11_GRDOM_BLT\t\t\tREG_BIT(2)\n#define   GEN11_VCS_SFC_RESET_BIT(instance)\t(GEN11_GRDOM_SFC0 << ((instance) >> 1))\n#define   GEN11_VECS_SFC_RESET_BIT(instance)\t(GEN11_GRDOM_SFC0 << (instance))\n\n#define GEN6_RSTCTL\t\t\t\t_MMIO(0x9420)\n\n#define GEN7_MISCCPCTL\t\t\t\t_MMIO(0x9424)\n#define   GEN7_DOP_CLOCK_GATE_ENABLE\t\tREG_BIT(0)\n#define   GEN12_DOP_CLOCK_GATE_RENDER_ENABLE\tREG_BIT(1)\n#define   GEN8_DOP_CLOCK_GATE_CFCLK_ENABLE\t(1 << 2)\n#define   GEN8_DOP_CLOCK_GATE_GUC_ENABLE\t(1 << 4)\n#define   GEN8_DOP_CLOCK_GATE_MEDIA_ENABLE\t(1 << 6)\n\n#define GEN8_UCGCTL6\t\t\t\t_MMIO(0x9430)\n#define   GEN8_GAPSUNIT_CLOCK_GATE_DISABLE\t(1 << 24)\n#define   GEN8_SDEUNIT_CLOCK_GATE_DISABLE\t(1 << 14)\n#define   GEN8_HDCUNIT_CLOCK_GATE_DISABLE_HDCREQ\t(1 << 28)\n\n#define UNSLCGCTL9430\t\t\t\t_MMIO(0x9430)\n#define   MSQDUNIT_CLKGATE_DIS\t\t\tREG_BIT(3)\n\n#define UNSLICE_UNIT_LEVEL_CLKGATE\t\t_MMIO(0x9434)\n#define   VFUNIT_CLKGATE_DIS\t\t\tREG_BIT(20)\n#define   TSGUNIT_CLKGATE_DIS\t\t\tREG_BIT(17)  \n#define   CG3DDISCFEG_CLKGATE_DIS\t\tREG_BIT(17)  \n#define   GAMEDIA_CLKGATE_DIS\t\t\tREG_BIT(11)\n#define   HSUNIT_CLKGATE_DIS\t\t\tREG_BIT(8)\n#define   VSUNIT_CLKGATE_DIS\t\t\tREG_BIT(3)\n\n#define UNSLCGCTL9440\t\t\t\t_MMIO(0x9440)\n#define   GAMTLBOACS_CLKGATE_DIS\t\tREG_BIT(28)\n#define   GAMTLBVDBOX5_CLKGATE_DIS\t\tREG_BIT(27)\n#define   GAMTLBVDBOX6_CLKGATE_DIS\t\tREG_BIT(26)\n#define   GAMTLBVDBOX3_CLKGATE_DIS\t\tREG_BIT(24)\n#define   GAMTLBVDBOX4_CLKGATE_DIS\t\tREG_BIT(23)\n#define   GAMTLBVDBOX7_CLKGATE_DIS\t\tREG_BIT(22)\n#define   GAMTLBVDBOX2_CLKGATE_DIS\t\tREG_BIT(21)\n#define   GAMTLBVDBOX0_CLKGATE_DIS\t\tREG_BIT(17)\n#define   GAMTLBKCR_CLKGATE_DIS\t\t\tREG_BIT(16)\n#define   GAMTLBGUC_CLKGATE_DIS\t\t\tREG_BIT(15)\n#define   GAMTLBBLT_CLKGATE_DIS\t\t\tREG_BIT(14)\n#define   GAMTLBVDBOX1_CLKGATE_DIS\t\tREG_BIT(6)\n\n#define UNSLCGCTL9444\t\t\t\t_MMIO(0x9444)\n#define   GAMTLBGFXA0_CLKGATE_DIS\t\tREG_BIT(30)\n#define   GAMTLBGFXA1_CLKGATE_DIS\t\tREG_BIT(29)\n#define   GAMTLBCOMPA0_CLKGATE_DIS\t\tREG_BIT(28)\n#define   GAMTLBCOMPA1_CLKGATE_DIS\t\tREG_BIT(27)\n#define   GAMTLBCOMPB0_CLKGATE_DIS\t\tREG_BIT(26)\n#define   GAMTLBCOMPB1_CLKGATE_DIS\t\tREG_BIT(25)\n#define   GAMTLBCOMPC0_CLKGATE_DIS\t\tREG_BIT(24)\n#define   GAMTLBCOMPC1_CLKGATE_DIS\t\tREG_BIT(23)\n#define   GAMTLBCOMPD0_CLKGATE_DIS\t\tREG_BIT(22)\n#define   GAMTLBCOMPD1_CLKGATE_DIS\t\tREG_BIT(21)\n#define   GAMTLBMERT_CLKGATE_DIS\t\tREG_BIT(20)\n#define   GAMTLBVEBOX3_CLKGATE_DIS\t\tREG_BIT(19)\n#define   GAMTLBVEBOX2_CLKGATE_DIS\t\tREG_BIT(18)\n#define   GAMTLBVEBOX1_CLKGATE_DIS\t\tREG_BIT(17)\n#define   GAMTLBVEBOX0_CLKGATE_DIS\t\tREG_BIT(16)\n#define   LTCDD_CLKGATE_DIS\t\t\tREG_BIT(10)\n\n#define GEN11_SLICE_UNIT_LEVEL_CLKGATE\t\t_MMIO(0x94d4)\n#define XEHP_SLICE_UNIT_LEVEL_CLKGATE\t\tMCR_REG(0x94d4)\n#define   SARBUNIT_CLKGATE_DIS\t\t\t(1 << 5)\n#define   RCCUNIT_CLKGATE_DIS\t\t\t(1 << 7)\n#define   MSCUNIT_CLKGATE_DIS\t\t\t(1 << 10)\n#define   NODEDSS_CLKGATE_DIS\t\t\tREG_BIT(12)\n#define   L3_CLKGATE_DIS\t\t\tREG_BIT(16)\n#define   L3_CR2X_CLKGATE_DIS\t\t\tREG_BIT(17)\n\n#define SCCGCTL94DC\t\t\t\tMCR_REG(0x94dc)\n#define   CG3DDISURB\t\t\t\tREG_BIT(14)\n\n#define UNSLICE_UNIT_LEVEL_CLKGATE2\t\t_MMIO(0x94e4)\n#define   VSUNIT_CLKGATE_DIS_TGL\t\tREG_BIT(19)\n#define   PSDUNIT_CLKGATE_DIS\t\t\tREG_BIT(5)\n\n#define GEN11_SUBSLICE_UNIT_LEVEL_CLKGATE\tMCR_REG(0x9524)\n#define   DSS_ROUTER_CLKGATE_DIS\t\tREG_BIT(28)\n#define   GWUNIT_CLKGATE_DIS\t\t\tREG_BIT(16)\n\n#define SUBSLICE_UNIT_LEVEL_CLKGATE2\t\tMCR_REG(0x9528)\n#define   CPSSUNIT_CLKGATE_DIS\t\t\tREG_BIT(9)\n\n#define SSMCGCTL9530\t\t\t\tMCR_REG(0x9530)\n#define   RTFUNIT_CLKGATE_DIS\t\t\tREG_BIT(18)\n\n#define GEN10_DFR_RATIO_EN_AND_CHICKEN\t\tMCR_REG(0x9550)\n#define   DFR_DISABLE\t\t\t\t(1 << 9)\n\n#define MICRO_BP0_0\t\t\t\t_MMIO(0x9800)\n#define MICRO_BP0_2\t\t\t\t_MMIO(0x9804)\n#define MICRO_BP0_1\t\t\t\t_MMIO(0x9808)\n#define MICRO_BP1_0\t\t\t\t_MMIO(0x980c)\n#define MICRO_BP1_2\t\t\t\t_MMIO(0x9810)\n#define MICRO_BP1_1\t\t\t\t_MMIO(0x9814)\n#define MICRO_BP2_0\t\t\t\t_MMIO(0x9818)\n#define MICRO_BP2_2\t\t\t\t_MMIO(0x981c)\n#define MICRO_BP2_1\t\t\t\t_MMIO(0x9820)\n#define MICRO_BP3_0\t\t\t\t_MMIO(0x9824)\n#define MICRO_BP3_2\t\t\t\t_MMIO(0x9828)\n#define MICRO_BP3_1\t\t\t\t_MMIO(0x982c)\n#define MICRO_BP_TRIGGER\t\t\t_MMIO(0x9830)\n#define MICRO_BP3_COUNT_STATUS01\t\t_MMIO(0x9834)\n#define MICRO_BP3_COUNT_STATUS23\t\t_MMIO(0x9838)\n#define MICRO_BP_FIRED_ARMED\t\t\t_MMIO(0x983c)\n\n#define GEN6_GFXPAUSE\t\t\t\t_MMIO(0xa000)\n#define GEN6_RPNSWREQ\t\t\t\t_MMIO(0xa008)\n#define   GEN6_TURBO_DISABLE\t\t\t(1 << 31)\n#define   GEN6_FREQUENCY(x)\t\t\t((x) << 25)\n#define   HSW_FREQUENCY(x)\t\t\t((x) << 24)\n#define   GEN9_FREQUENCY(x)\t\t\t((x) << 23)\n#define   GEN6_OFFSET(x)\t\t\t((x) << 19)\n#define   GEN6_AGGRESSIVE_TURBO\t\t\t(0 << 15)\n#define   GEN9_SW_REQ_UNSLICE_RATIO_SHIFT\t23\n#define   GEN9_IGNORE_SLICE_RATIO\t\t(0 << 0)\n#define   GEN12_MEDIA_FREQ_RATIO\t\tREG_BIT(13)\n\n#define GEN6_RC_VIDEO_FREQ\t\t\t_MMIO(0xa00c)\n#define   GEN6_RC_CTL_RC6pp_ENABLE\t\t(1 << 16)\n#define   GEN6_RC_CTL_RC6p_ENABLE\t\t(1 << 17)\n#define   GEN6_RC_CTL_RC6_ENABLE\t\t(1 << 18)\n#define   GEN6_RC_CTL_RC1e_ENABLE\t\t(1 << 20)\n#define   GEN6_RC_CTL_RC7_ENABLE\t\t(1 << 22)\n#define   VLV_RC_CTL_CTX_RST_PARALLEL\t\t(1 << 24)\n#define   GEN7_RC_CTL_TO_MODE\t\t\t(1 << 28)\n#define   GEN6_RC_CTL_EI_MODE(x)\t\t((x) << 27)\n#define   GEN6_RC_CTL_HW_ENABLE\t\t\t(1 << 31)\n#define GEN6_RP_DOWN_TIMEOUT\t\t\t_MMIO(0xa010)\n#define GEN6_RP_INTERRUPT_LIMITS\t\t_MMIO(0xa014)\n#define GEN6_RPSTAT1\t\t\t\t_MMIO(0xa01c)\n#define   GEN6_CAGF_MASK\t\t\tREG_GENMASK(14, 8)\n#define   HSW_CAGF_MASK\t\t\t\tREG_GENMASK(13, 7)\n#define   GEN9_CAGF_MASK\t\t\tREG_GENMASK(31, 23)\n#define GEN6_RP_CONTROL\t\t\t\t_MMIO(0xa024)\n#define   GEN6_RP_MEDIA_TURBO\t\t\t(1 << 11)\n#define   GEN6_RP_MEDIA_MODE_MASK\t\t(3 << 9)\n#define   GEN6_RP_MEDIA_HW_TURBO_MODE\t\t(3 << 9)\n#define   GEN6_RP_MEDIA_HW_NORMAL_MODE\t\t(2 << 9)\n#define   GEN6_RP_MEDIA_HW_MODE\t\t\t(1 << 9)\n#define   GEN6_RP_MEDIA_SW_MODE\t\t\t(0 << 9)\n#define   GEN6_RP_MEDIA_IS_GFX\t\t\t(1 << 8)\n#define   GEN6_RP_ENABLE\t\t\t(1 << 7)\n#define   GEN6_RP_UP_IDLE_MIN\t\t\t(0x1 << 3)\n#define   GEN6_RP_UP_BUSY_AVG\t\t\t(0x2 << 3)\n#define   GEN6_RP_UP_BUSY_CONT\t\t\t(0x4 << 3)\n#define   GEN6_RP_DOWN_IDLE_AVG\t\t\t(0x2 << 0)\n#define   GEN6_RP_DOWN_IDLE_CONT\t\t(0x1 << 0)\n#define   GEN6_RPSWCTL_SHIFT\t\t\t9\n#define   GEN9_RPSWCTL_ENABLE\t\t\t(0x2 << GEN6_RPSWCTL_SHIFT)\n#define   GEN9_RPSWCTL_DISABLE\t\t\t(0x0 << GEN6_RPSWCTL_SHIFT)\n#define GEN6_RP_UP_THRESHOLD\t\t\t_MMIO(0xa02c)\n#define GEN6_RP_DOWN_THRESHOLD\t\t\t_MMIO(0xa030)\n#define GEN6_RP_CUR_UP_EI\t\t\t_MMIO(0xa050)\n#define   GEN6_RP_EI_MASK\t\t\t0xffffff\n#define   GEN6_CURICONT_MASK\t\t\tGEN6_RP_EI_MASK\n#define GEN6_RP_CUR_UP\t\t\t\t_MMIO(0xa054)\n#define   GEN6_CURBSYTAVG_MASK\t\t\tGEN6_RP_EI_MASK\n#define GEN6_RP_PREV_UP\t\t\t\t_MMIO(0xa058)\n#define GEN6_RP_CUR_DOWN_EI\t\t\t_MMIO(0xa05c)\n#define   GEN6_CURIAVG_MASK\t\t\tGEN6_RP_EI_MASK\n#define GEN6_RP_CUR_DOWN\t\t\t_MMIO(0xa060)\n#define GEN6_RP_PREV_DOWN\t\t\t_MMIO(0xa064)\n#define GEN6_RP_UP_EI\t\t\t\t_MMIO(0xa068)\n#define GEN6_RP_DOWN_EI\t\t\t\t_MMIO(0xa06c)\n#define GEN6_RP_IDLE_HYSTERSIS\t\t\t_MMIO(0xa070)\n#define GEN6_RPDEUHWTC\t\t\t\t_MMIO(0xa080)\n#define GEN6_RPDEUC\t\t\t\t_MMIO(0xa084)\n#define GEN6_RPDEUCSW\t\t\t\t_MMIO(0xa088)\n#define GEN6_RC_CONTROL\t\t\t\t_MMIO(0xa090)\n#define GEN6_RC_STATE\t\t\t\t_MMIO(0xa094)\n#define   RC_SW_TARGET_STATE_SHIFT\t\t16\n#define   RC_SW_TARGET_STATE_MASK\t\t(7 << RC_SW_TARGET_STATE_SHIFT)\n#define GEN6_RC1_WAKE_RATE_LIMIT\t\t_MMIO(0xa098)\n#define GEN6_RC6_WAKE_RATE_LIMIT\t\t_MMIO(0xa09c)\n#define GEN6_RC6pp_WAKE_RATE_LIMIT\t\t_MMIO(0xa0a0)\n#define GEN10_MEDIA_WAKE_RATE_LIMIT\t\t_MMIO(0xa0a0)\n#define GEN6_RC_EVALUATION_INTERVAL\t\t_MMIO(0xa0a8)\n#define GEN6_RC_IDLE_HYSTERSIS\t\t\t_MMIO(0xa0ac)\n#define GEN6_RC_SLEEP\t\t\t\t_MMIO(0xa0b0)\n#define GEN6_RCUBMABDTMR\t\t\t_MMIO(0xa0b0)\n#define GEN6_RC1e_THRESHOLD\t\t\t_MMIO(0xa0b4)\n#define GEN6_RC6_THRESHOLD\t\t\t_MMIO(0xa0b8)\n#define GEN6_RC6p_THRESHOLD\t\t\t_MMIO(0xa0bc)\n#define VLV_RCEDATA\t\t\t\t_MMIO(0xa0bc)\n#define GEN6_RC6pp_THRESHOLD\t\t\t_MMIO(0xa0c0)\n#define GEN9_MEDIA_PG_IDLE_HYSTERESIS\t\t_MMIO(0xa0c4)\n#define GEN9_RENDER_PG_IDLE_HYSTERESIS\t\t_MMIO(0xa0c8)\n\n#define GEN6_PMINTRMSK\t\t\t\t_MMIO(0xa168)\n#define   GEN8_PMINTR_DISABLE_REDIRECT_TO_GUC\t(1 << 31)\n#define   ARAT_EXPIRED_INTRMSK\t\t\t(1 << 9)\n\n#define GEN8_MISC_CTRL0\t\t\t\t_MMIO(0xa180)\n\n#define ECOBUS\t\t\t\t\t_MMIO(0xa180)\n#define    FORCEWAKE_MT_ENABLE\t\t\t(1 << 5)\n\n#define FORCEWAKE_MT\t\t\t\t_MMIO(0xa188)  \n#define FORCEWAKE_GT_GEN9\t\t\t_MMIO(0xa188)\n#define FORCEWAKE\t\t\t\t_MMIO(0xa18c)\n\n#define VLV_SPAREG2H\t\t\t\t_MMIO(0xa194)\n\n#define GEN9_PG_ENABLE\t\t\t\t_MMIO(0xa210)\n#define   GEN9_RENDER_PG_ENABLE\t\t\tREG_BIT(0)\n#define   GEN9_MEDIA_PG_ENABLE\t\t\tREG_BIT(1)\n#define   GEN11_MEDIA_SAMPLER_PG_ENABLE\t\tREG_BIT(2)\n#define   VDN_HCP_POWERGATE_ENABLE(n)\t\tREG_BIT(3 + 2 * (n))\n#define   VDN_MFX_POWERGATE_ENABLE(n)\t\tREG_BIT(4 + 2 * (n))\n\n#define GEN8_PUSHBUS_CONTROL\t\t\t_MMIO(0xa248)\n#define GEN8_PUSHBUS_ENABLE\t\t\t_MMIO(0xa250)\n#define GEN8_PUSHBUS_SHIFT\t\t\t_MMIO(0xa25c)\n\n \n#define CTC_MODE\t\t\t\t_MMIO(0xa26c)\n#define   CTC_SOURCE_PARAMETER_MASK\t\t1\n#define   CTC_SOURCE_CRYSTAL_CLOCK\t\t0\n#define   CTC_SOURCE_DIVIDE_LOGIC\t\t1\n#define   CTC_SHIFT_PARAMETER_SHIFT\t\t1\n#define   CTC_SHIFT_PARAMETER_MASK\t\t(0x3 << CTC_SHIFT_PARAMETER_SHIFT)\n\n \n#define MSG_IDLE_CS\t\t_MMIO(0x8000)\n#define MSG_IDLE_VCS0\t\t_MMIO(0x8004)\n#define MSG_IDLE_VCS1\t\t_MMIO(0x8008)\n#define MSG_IDLE_BCS\t\t_MMIO(0x800C)\n#define MSG_IDLE_VECS0\t\t_MMIO(0x8010)\n#define MSG_IDLE_VCS2\t\t_MMIO(0x80C0)\n#define MSG_IDLE_VCS3\t\t_MMIO(0x80C4)\n#define MSG_IDLE_VCS4\t\t_MMIO(0x80C8)\n#define MSG_IDLE_VCS5\t\t_MMIO(0x80CC)\n#define MSG_IDLE_VCS6\t\t_MMIO(0x80D0)\n#define MSG_IDLE_VCS7\t\t_MMIO(0x80D4)\n#define MSG_IDLE_VECS1\t\t_MMIO(0x80D8)\n#define MSG_IDLE_VECS2\t\t_MMIO(0x80DC)\n#define MSG_IDLE_VECS3\t\t_MMIO(0x80E0)\n#define  MSG_IDLE_FW_MASK\tREG_GENMASK(13, 9)\n#define  MSG_IDLE_FW_SHIFT\t9\n\n#define\tRC_PSMI_CTRL_GSCCS\t_MMIO(0x11a050)\n#define\t  IDLE_MSG_DISABLE\tREG_BIT(0)\n#define\tPWRCTX_MAXCNT_GSCCS\t_MMIO(0x11a054)\n\n#define FORCEWAKE_MEDIA_GEN9\t\t\t_MMIO(0xa270)\n#define FORCEWAKE_RENDER_GEN9\t\t\t_MMIO(0xa278)\n\n#define VLV_PWRDWNUPCTL\t\t\t\t_MMIO(0xa294)\n\n#define GEN9_PWRGT_DOMAIN_STATUS\t\t_MMIO(0xa2a0)\n#define   GEN9_PWRGT_MEDIA_STATUS_MASK\t\t(1 << 0)\n#define   GEN9_PWRGT_RENDER_STATUS_MASK\t\t(1 << 1)\n\n#define MISC_STATUS0\t\t\t\t_MMIO(0xa500)\n#define MISC_STATUS1\t\t\t\t_MMIO(0xa504)\n\n#define FORCEWAKE_MEDIA_VDBOX_GEN11(n)\t\t_MMIO(0xa540 + (n) * 4)\n#define FORCEWAKE_MEDIA_VEBOX_GEN11(n)\t\t_MMIO(0xa560 + (n) * 4)\n\n#define FORCEWAKE_REQ_GSC\t\t\t_MMIO(0xa618)\n\n#define CHV_POWER_SS0_SIG1\t\t\t_MMIO(0xa720)\n#define CHV_POWER_SS0_SIG2\t\t\t_MMIO(0xa724)\n#define CHV_POWER_SS1_SIG1\t\t\t_MMIO(0xa728)\n#define   CHV_SS_PG_ENABLE\t\t\t(1 << 1)\n#define   CHV_EU08_PG_ENABLE\t\t\t(1 << 9)\n#define   CHV_EU19_PG_ENABLE\t\t\t(1 << 17)\n#define   CHV_EU210_PG_ENABLE\t\t\t(1 << 25)\n#define CHV_POWER_SS1_SIG2\t\t\t_MMIO(0xa72c)\n#define   CHV_EU311_PG_ENABLE\t\t\t(1 << 1)\n\n#define GEN7_SARCHKMD\t\t\t\t_MMIO(0xb000)\n#define   GEN7_DISABLE_DEMAND_PREFETCH\t\t(1 << 31)\n#define   GEN7_DISABLE_SAMPLER_PREFETCH\t\t(1 << 30)\n\n#define GEN8_GARBCNTL\t\t\t\t_MMIO(0xb004)\n#define   GEN11_ARBITRATION_PRIO_ORDER_MASK\tREG_GENMASK(27, 22)\n#define   GEN12_BUS_HASH_CTL_BIT_EXC\t\tREG_BIT(7)\n#define   GEN9_GAPS_TSV_CREDIT_DISABLE\t\tREG_BIT(7)\n#define   GEN11_HASH_CTRL_EXCL_MASK\t\tREG_GENMASK(6, 0)\n#define   GEN11_HASH_CTRL_EXCL_BIT0\t\tREG_FIELD_PREP(GEN11_HASH_CTRL_EXCL_MASK, 0x1)\n\n#define GEN9_SCRATCH_LNCF1\t\t\t_MMIO(0xb008)\n#define   GEN9_LNCF_NONIA_COHERENT_ATOMICS_ENABLE\tREG_BIT(0)\n\n#define GEN7_L3SQCREG1\t\t\t\t_MMIO(0xb010)\n#define   VLV_B0_WA_L3SQCREG1_VALUE\t\t0x00D30000\n\n#define GEN7_L3CNTLREG1\t\t\t\t_MMIO(0xb01c)\n#define   GEN7_WA_FOR_GEN7_L3_CONTROL\t\t0x3C47FF8C\n#define   GEN7_L3AGDIS\t\t\t\t(1 << 19)\n\n#define XEHPC_LNCFMISCCFGREG0\t\t\tMCR_REG(0xb01c)\n#define   XEHPC_HOSTCACHEEN\t\t\tREG_BIT(1)\n#define   XEHPC_OVRLSCCC\t\t\tREG_BIT(0)\n\n#define GEN7_L3CNTLREG2\t\t\t\t_MMIO(0xb020)\n\n \n#define GEN9_LNCFCMOCS(i)\t\t\t_MMIO(0xb020 + (i) * 4)\t \n#define XEHP_LNCFCMOCS(i)\t\t\tMCR_REG(0xb020 + (i) * 4)\n#define LNCFCMOCS_REG_COUNT\t\t\t32\n\n#define GEN7_L3CNTLREG3\t\t\t\t_MMIO(0xb024)\n\n#define GEN7_L3_CHICKEN_MODE_REGISTER\t\t_MMIO(0xb030)\n#define   GEN7_WA_L3_CHICKEN_MODE\t\t0x20000000\n\n#define GEN7_L3SQCREG4\t\t\t\t_MMIO(0xb034)\n#define   L3SQ_URB_READ_CAM_MATCH_DISABLE\t(1 << 27)\n\n#define HSW_SCRATCH1\t\t\t\t_MMIO(0xb038)\n#define   HSW_SCRATCH1_L3_DATA_ATOMICS_DISABLE\t(1 << 27)\n\n#define GEN7_L3LOG(slice, i)\t\t\t_MMIO(0xb070 + (slice) * 0x200 + (i) * 4)\n#define   GEN7_L3LOG_SIZE\t\t\t0x80\n\n#define XEHP_L3NODEARBCFG\t\t\tMCR_REG(0xb0b4)\n#define   XEHP_LNESPARE\t\t\t\tREG_BIT(19)\n\n#define GEN8_L3SQCREG1\t\t\t\tMCR_REG(0xb100)\n \n#define   L3_GENERAL_PRIO_CREDITS(x)\t\t(((x) >> 1) << 19)\n#define   L3_HIGH_PRIO_CREDITS(x)\t\t(((x) >> 1) << 14)\n#define   L3_PRIO_CREDITS_MASK\t\t\t((0x1f << 19) | (0x1f << 14))\n\n#define GEN8_L3SQCREG4\t\t\t\tMCR_REG(0xb118)\n#define   GEN11_LQSC_CLEAN_EVICT_DISABLE\t(1 << 6)\n#define   GEN8_LQSC_RO_PERF_DIS\t\t\t(1 << 27)\n#define   GEN8_LQSC_FLUSH_COHERENT_LINES\t(1 << 21)\n#define   GEN8_LQSQ_NONIA_COHERENT_ATOMICS_ENABLE\tREG_BIT(22)\n\n#define GEN9_SCRATCH1\t\t\t\tMCR_REG(0xb11c)\n#define   EVICTION_PERF_FIX_ENABLE\t\tREG_BIT(8)\n\n#define BDW_SCRATCH1\t\t\t\tMCR_REG(0xb11c)\n#define   GEN9_LBS_SLA_RETRY_TIMER_DECREMENT_ENABLE\t(1 << 2)\n\n#define GEN11_SCRATCH2\t\t\t\tMCR_REG(0xb140)\n#define   GEN11_COHERENT_PARTIAL_WRITE_MERGE_ENABLE\t(1 << 19)\n\n#define XEHP_L3SQCREG5\t\t\t\tMCR_REG(0xb158)\n#define   L3_PWM_TIMER_INIT_VAL_MASK\t\tREG_GENMASK(9, 0)\n\n#define MLTICTXCTL\t\t\t\tMCR_REG(0xb170)\n#define   TDONRENDER\t\t\t\tREG_BIT(2)\n\n#define XEHP_L3SCQREG7\t\t\t\tMCR_REG(0xb188)\n#define   BLEND_FILL_CACHING_OPT_DIS\t\tREG_BIT(3)\n\n#define XEHPC_L3SCRUB\t\t\t\tMCR_REG(0xb18c)\n#define   SCRUB_CL_DWNGRADE_SHARED\t\tREG_BIT(12)\n#define   SCRUB_RATE_PER_BANK_MASK\t\tREG_GENMASK(2, 0)\n#define   SCRUB_RATE_4B_PER_CLK\t\t\tREG_FIELD_PREP(SCRUB_RATE_PER_BANK_MASK, 0x6)\n\n#define L3SQCREG1_CCS0\t\t\t\tMCR_REG(0xb200)\n#define   FLUSHALLNONCOH\t\t\tREG_BIT(5)\n\n#define GEN11_GLBLINVL\t\t\t\t_MMIO(0xb404)\n#define   GEN11_BANK_HASH_ADDR_EXCL_MASK\t(0x7f << 5)\n#define   GEN11_BANK_HASH_ADDR_EXCL_BIT0\t(1 << 5)\n\n#define GEN11_LSN_UNSLCVC\t\t\t_MMIO(0xb43c)\n#define   GEN11_LSN_UNSLCVC_GAFS_HALF_CL2_MAXALLOC\t(1 << 9)\n#define   GEN11_LSN_UNSLCVC_GAFS_HALF_SF_MAXALLOC\t(1 << 7)\n\n#define GUCPMTIMESTAMP\t\t\t\t_MMIO(0xc3e8)\n\n#define __GEN9_RCS0_MOCS0\t\t\t0xc800\n#define GEN9_GFX_MOCS(i)\t\t\t_MMIO(__GEN9_RCS0_MOCS0 + (i) * 4)\n#define __GEN9_VCS0_MOCS0\t\t\t0xc900\n#define GEN9_MFX0_MOCS(i)\t\t\t_MMIO(__GEN9_VCS0_MOCS0 + (i) * 4)\n#define __GEN9_VCS1_MOCS0\t\t\t0xca00\n#define GEN9_MFX1_MOCS(i)\t\t\t_MMIO(__GEN9_VCS1_MOCS0 + (i) * 4)\n#define __GEN9_VECS0_MOCS0\t\t\t0xcb00\n#define GEN9_VEBOX_MOCS(i)\t\t\t_MMIO(__GEN9_VECS0_MOCS0 + (i) * 4)\n#define __GEN9_BCS0_MOCS0\t\t\t0xcc00\n#define GEN9_BLT_MOCS(i)\t\t\t_MMIO(__GEN9_BCS0_MOCS0 + (i) * 4)\n\n#define GEN12_FAULT_TLB_DATA0\t\t\t_MMIO(0xceb8)\n#define XEHP_FAULT_TLB_DATA0\t\t\tMCR_REG(0xceb8)\n#define GEN12_FAULT_TLB_DATA1\t\t\t_MMIO(0xcebc)\n#define XEHP_FAULT_TLB_DATA1\t\t\tMCR_REG(0xcebc)\n#define   FAULT_VA_HIGH_BITS\t\t\t(0xf << 0)\n#define   FAULT_GTT_SEL\t\t\t\t(1 << 4)\n\n#define GEN12_RING_FAULT_REG\t\t\t_MMIO(0xcec4)\n#define XEHP_RING_FAULT_REG\t\t\tMCR_REG(0xcec4)\n#define   GEN8_RING_FAULT_ENGINE_ID(x)\t\t(((x) >> 12) & 0x7)\n#define   RING_FAULT_GTTSEL_MASK\t\t(1 << 11)\n#define   RING_FAULT_SRCID(x)\t\t\t(((x) >> 3) & 0xff)\n#define   RING_FAULT_FAULT_TYPE(x)\t\t(((x) >> 1) & 0x3)\n#define   RING_FAULT_VALID\t\t\t(1 << 0)\n\n#define GEN12_GFX_TLB_INV_CR\t\t\t_MMIO(0xced8)\n#define XEHP_GFX_TLB_INV_CR\t\t\tMCR_REG(0xced8)\n#define GEN12_VD_TLB_INV_CR\t\t\t_MMIO(0xcedc)\n#define XEHP_VD_TLB_INV_CR\t\t\tMCR_REG(0xcedc)\n#define GEN12_VE_TLB_INV_CR\t\t\t_MMIO(0xcee0)\n#define XEHP_VE_TLB_INV_CR\t\t\tMCR_REG(0xcee0)\n#define GEN12_BLT_TLB_INV_CR\t\t\t_MMIO(0xcee4)\n#define XEHP_BLT_TLB_INV_CR\t\t\tMCR_REG(0xcee4)\n#define GEN12_COMPCTX_TLB_INV_CR\t\t_MMIO(0xcf04)\n#define XEHP_COMPCTX_TLB_INV_CR\t\t\tMCR_REG(0xcf04)\n#define XELPMP_GSC_TLB_INV_CR\t\t\t_MMIO(0xcf04)    \n\n#define XEHP_MERT_MOD_CTRL\t\t\tMCR_REG(0xcf28)\n#define RENDER_MOD_CTRL\t\t\t\tMCR_REG(0xcf2c)\n#define COMP_MOD_CTRL\t\t\t\tMCR_REG(0xcf30)\n#define XELPMP_GSC_MOD_CTRL\t\t\t_MMIO(0xcf30)\t \n#define XEHP_VDBX_MOD_CTRL\t\t\tMCR_REG(0xcf34)\n#define XELPMP_VDBX_MOD_CTRL\t\t\t_MMIO(0xcf34)\n#define XEHP_VEBX_MOD_CTRL\t\t\tMCR_REG(0xcf38)\n#define XELPMP_VEBX_MOD_CTRL\t\t\t_MMIO(0xcf38)\n#define   FORCE_MISS_FTLB\t\t\tREG_BIT(3)\n\n#define XEHP_GAMSTLB_CTRL\t\t\tMCR_REG(0xcf4c)\n#define   CONTROL_BLOCK_CLKGATE_DIS\t\tREG_BIT(12)\n#define   EGRESS_BLOCK_CLKGATE_DIS\t\tREG_BIT(11)\n#define   TAG_BLOCK_CLKGATE_DIS\t\t\tREG_BIT(7)\n\n#define XEHP_GAMCNTRL_CTRL\t\t\tMCR_REG(0xcf54)\n#define   INVALIDATION_BROADCAST_MODE_DIS\tREG_BIT(12)\n#define   GLOBAL_INVALIDATION_MODE\t\tREG_BIT(2)\n\n#define GEN12_GAM_DONE\t\t\t\t_MMIO(0xcf68)\n\n#define GEN7_HALF_SLICE_CHICKEN1\t\t_MMIO(0xe100)  \n#define GEN8_HALF_SLICE_CHICKEN1\t\tMCR_REG(0xe100)\n#define   GEN7_MAX_PS_THREAD_DEP\t\t(8 << 12)\n#define   GEN7_SINGLE_SUBSCAN_DISPATCH_ENABLE\t(1 << 10)\n#define   GEN7_SBE_SS_CACHE_DISPATCH_PORT_SHARING_DISABLE\t(1 << 4)\n#define   GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE\t(1 << 3)\n\n#define GEN7_SAMPLER_INSTDONE\t\t\t_MMIO(0xe160)\n#define GEN8_SAMPLER_INSTDONE\t\t\tMCR_REG(0xe160)\n#define GEN7_ROW_INSTDONE\t\t\t_MMIO(0xe164)\n#define GEN8_ROW_INSTDONE\t\t\tMCR_REG(0xe164)\n\n#define HALF_SLICE_CHICKEN2\t\t\tMCR_REG(0xe180)\n#define   GEN8_ST_PO_DISABLE\t\t\t(1 << 13)\n\n#define HSW_HALF_SLICE_CHICKEN3\t\t\t_MMIO(0xe184)\n#define GEN8_HALF_SLICE_CHICKEN3\t\tMCR_REG(0xe184)\n#define   HSW_SAMPLE_C_PERFORMANCE\t\t(1 << 9)\n#define   GEN8_CENTROID_PIXEL_OPT_DIS\t\t(1 << 8)\n#define   GEN9_DISABLE_OCL_OOB_SUPPRESS_LOGIC\t(1 << 5)\n#define   GEN8_SAMPLER_POWER_BYPASS_DIS\t\t(1 << 1)\n\n#define GEN9_HALF_SLICE_CHICKEN5\t\tMCR_REG(0xe188)\n#define   GEN9_DG_MIRROR_FIX_ENABLE\t\t(1 << 5)\n#define   GEN9_CCS_TLB_PREFETCH_ENABLE\t\t(1 << 3)\n\n#define GEN10_SAMPLER_MODE\t\t\tMCR_REG(0xe18c)\n#define   ENABLE_SMALLPL\t\t\tREG_BIT(15)\n#define   SC_DISABLE_POWER_OPTIMIZATION_EBB\tREG_BIT(9)\n#define   GEN11_SAMPLER_ENABLE_HEADLESS_MSG\tREG_BIT(5)\n#define   MTL_DISABLE_SAMPLER_SC_OOO\t\tREG_BIT(3)\n#define   GEN11_INDIRECT_STATE_BASE_ADDR_OVERRIDE\tREG_BIT(0)\n\n#define GEN9_HALF_SLICE_CHICKEN7\t\tMCR_REG(0xe194)\n#define   DG2_DISABLE_ROUND_ENABLE_ALLOW_FOR_SSLA\tREG_BIT(15)\n#define   GEN9_SAMPLER_HASH_COMPRESSED_READ_ADDR\tREG_BIT(8)\n#define   GEN9_ENABLE_YV12_BUGFIX\t\tREG_BIT(4)\n#define   GEN9_ENABLE_GPGPU_PREEMPTION\t\tREG_BIT(2)\n\n#define GEN10_CACHE_MODE_SS\t\t\tMCR_REG(0xe420)\n#define   ENABLE_EU_COUNT_FOR_TDL_FLUSH\t\tREG_BIT(10)\n#define   DISABLE_ECC\t\t\t\tREG_BIT(5)\n#define   FLOAT_BLEND_OPTIMIZATION_ENABLE\tREG_BIT(4)\n \n#define   ENABLE_PREFETCH_INTO_IC\t\tREG_BIT(3)\n#define   DISABLE_PREFETCH_INTO_IC\t\tREG_BIT(3)\n\n#define EU_PERF_CNTL0\t\t\t\tPERF_REG(0xe458)\n#define EU_PERF_CNTL4\t\t\t\tPERF_REG(0xe45c)\n\n#define GEN9_ROW_CHICKEN4\t\t\tMCR_REG(0xe48c)\n#define   GEN12_DISABLE_GRF_CLEAR\t\tREG_BIT(13)\n#define   XEHP_DIS_BBL_SYSPIPE\t\t\tREG_BIT(11)\n#define   GEN12_DISABLE_TDL_PUSH\t\tREG_BIT(9)\n#define   GEN11_DIS_PICK_2ND_EU\t\t\tREG_BIT(7)\n#define   GEN12_DISABLE_HDR_PAST_PAYLOAD_HOLD_FIX\tREG_BIT(4)\n#define   THREAD_EX_ARB_MODE\t\t\tREG_GENMASK(3, 2)\n#define   THREAD_EX_ARB_MODE_RR_AFTER_DEP\tREG_FIELD_PREP(THREAD_EX_ARB_MODE, 0x2)\n\n#define HSW_ROW_CHICKEN3\t\t\t_MMIO(0xe49c)\n#define GEN9_ROW_CHICKEN3\t\t\tMCR_REG(0xe49c)\n#define   HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE\t(1 << 6)\n#define   MTL_DISABLE_FIX_FOR_EOT_FLUSH\t\tREG_BIT(9)\n\n#define GEN8_ROW_CHICKEN\t\t\tMCR_REG(0xe4f0)\n#define   FLOW_CONTROL_ENABLE\t\t\tREG_BIT(15)\n#define   UGM_BACKUP_MODE\t\t\tREG_BIT(13)\n#define   MDQ_ARBITRATION_MODE\t\t\tREG_BIT(12)\n#define   SYSTOLIC_DOP_CLOCK_GATING_DIS\t\tREG_BIT(10)\n#define   PARTIAL_INSTRUCTION_SHOOTDOWN_DISABLE\tREG_BIT(8)\n#define   STALL_DOP_GATING_DISABLE\t\tREG_BIT(5)\n#define   THROTTLE_12_5\t\t\t\tREG_GENMASK(4, 2)\n#define   DISABLE_EARLY_EOT\t\t\tREG_BIT(1)\n\n#define GEN7_ROW_CHICKEN2\t\t\t_MMIO(0xe4f4)\n\n#define GEN8_ROW_CHICKEN2\t\t\tMCR_REG(0xe4f4)\n#define   GEN12_DISABLE_READ_SUPPRESSION\tREG_BIT(15)\n#define   GEN12_DISABLE_EARLY_READ\t\tREG_BIT(14)\n#define   GEN12_ENABLE_LARGE_GRF_MODE\t\tREG_BIT(12)\n#define   GEN12_PUSH_CONST_DEREF_HOLD_DIS\tREG_BIT(8)\n#define   GEN12_DISABLE_DOP_GATING              REG_BIT(0)\n\n#define RT_CTRL\t\t\t\t\tMCR_REG(0xe530)\n#define   DIS_NULL_QUERY\t\t\tREG_BIT(10)\n#define   STACKID_CTRL\t\t\t\tREG_GENMASK(6, 5)\n#define   STACKID_CTRL_512\t\t\tREG_FIELD_PREP(STACKID_CTRL, 0x2)\n\n#define EU_PERF_CNTL1\t\t\t\tPERF_REG(0xe558)\n#define EU_PERF_CNTL5\t\t\t\tPERF_REG(0xe55c)\n\n#define XEHP_HDC_CHICKEN0\t\t\tMCR_REG(0xe5f0)\n#define   LSC_L1_FLUSH_CTL_3D_DATAPORT_FLUSH_EVENTS_MASK\tREG_GENMASK(13, 11)\n#define ICL_HDC_MODE\t\t\t\tMCR_REG(0xe5f4)\n\n#define EU_PERF_CNTL2\t\t\t\tPERF_REG(0xe658)\n#define EU_PERF_CNTL6\t\t\t\tPERF_REG(0xe65c)\n#define EU_PERF_CNTL3\t\t\t\tPERF_REG(0xe758)\n\n#define LSC_CHICKEN_BIT_0\t\t\tMCR_REG(0xe7c8)\n#define   DISABLE_D8_D16_COASLESCE\t\tREG_BIT(30)\n#define   FORCE_1_SUB_MESSAGE_PER_FRAGMENT\tREG_BIT(15)\n#define LSC_CHICKEN_BIT_0_UDW\t\t\tMCR_REG(0xe7c8 + 4)\n#define   DIS_CHAIN_2XSIMD8\t\t\tREG_BIT(55 - 32)\n#define   FORCE_SLM_FENCE_SCOPE_TO_TILE\t\tREG_BIT(42 - 32)\n#define   FORCE_UGM_FENCE_SCOPE_TO_TILE\t\tREG_BIT(41 - 32)\n#define   MAXREQS_PER_BANK\t\t\tREG_GENMASK(39 - 32, 37 - 32)\n#define   DISABLE_128B_EVICTION_COMMAND_UDW\tREG_BIT(36 - 32)\n\n#define SARB_CHICKEN1\t\t\t\tMCR_REG(0xe90c)\n#define   COMP_CKN_IN\t\t\t\tREG_GENMASK(30, 29)\n\n#define GEN7_ROW_CHICKEN2_GT2\t\t\t_MMIO(0xf4f4)\n#define   DOP_CLOCK_GATING_DISABLE\t\t(1 << 0)\n#define   PUSH_CONSTANT_DEREF_DISABLE\t\t(1 << 8)\n#define   GEN11_TDL_CLOCK_GATING_FIX_DISABLE\t(1 << 1)\n\n#define __GEN11_VCS2_MOCS0\t\t\t0x10000\n#define GEN11_MFX2_MOCS(i)\t\t\t_MMIO(__GEN11_VCS2_MOCS0 + (i) * 4)\n\n#define CRSTANDVID\t\t\t\t_MMIO(0x11100)\n#define PXVFREQ(fstart)\t\t\t\t_MMIO(0x11110 + (fstart) * 4)   \n#define   PXVFREQ_PX_MASK\t\t\t0x7f000000\n#define   PXVFREQ_PX_SHIFT\t\t\t24\n#define VIDFREQ_BASE\t\t\t\t_MMIO(0x11110)\n#define VIDFREQ1\t\t\t\t_MMIO(0x11110)  \n#define VIDFREQ2\t\t\t\t_MMIO(0x11114)\n#define VIDFREQ3\t\t\t\t_MMIO(0x11118)\n#define VIDFREQ4\t\t\t\t_MMIO(0x1111c)\n#define   VIDFREQ_P0_MASK\t\t\t0x1f000000\n#define   VIDFREQ_P0_SHIFT\t\t\t24\n#define   VIDFREQ_P0_CSCLK_MASK\t\t\t0x00f00000\n#define   VIDFREQ_P0_CSCLK_SHIFT\t\t20\n#define   VIDFREQ_P0_CRCLK_MASK\t\t\t0x000f0000\n#define   VIDFREQ_P0_CRCLK_SHIFT\t\t16\n#define   VIDFREQ_P1_MASK\t\t\t0x00001f00\n#define   VIDFREQ_P1_SHIFT\t\t\t8\n#define   VIDFREQ_P1_CSCLK_MASK\t\t\t0x000000f0\n#define   VIDFREQ_P1_CSCLK_SHIFT\t\t4\n#define   VIDFREQ_P1_CRCLK_MASK\t\t\t0x0000000f\n#define INTTOEXT_BASE\t\t\t\t_MMIO(0x11120)  \n#define   INTTOEXT_MAP3_SHIFT\t\t\t24\n#define   INTTOEXT_MAP3_MASK\t\t\t(0x1f << INTTOEXT_MAP3_SHIFT)\n#define   INTTOEXT_MAP2_SHIFT\t\t\t16\n#define   INTTOEXT_MAP2_MASK\t\t\t(0x1f << INTTOEXT_MAP2_SHIFT)\n#define   INTTOEXT_MAP1_SHIFT\t\t\t8\n#define   INTTOEXT_MAP1_MASK\t\t\t(0x1f << INTTOEXT_MAP1_SHIFT)\n#define   INTTOEXT_MAP0_SHIFT\t\t\t0\n#define   INTTOEXT_MAP0_MASK\t\t\t(0x1f << INTTOEXT_MAP0_SHIFT)\n#define MEMSWCTL\t\t\t\t_MMIO(0x11170)  \n#define   MEMCTL_CMD_MASK\t\t\t0xe000\n#define   MEMCTL_CMD_SHIFT\t\t\t13\n#define   MEMCTL_CMD_RCLK_OFF\t\t\t0\n#define   MEMCTL_CMD_RCLK_ON\t\t\t1\n#define   MEMCTL_CMD_CHFREQ\t\t\t2\n#define   MEMCTL_CMD_CHVID\t\t\t3\n#define   MEMCTL_CMD_VMMOFF\t\t\t4\n#define   MEMCTL_CMD_VMMON\t\t\t5\n#define   MEMCTL_CMD_STS\t\t\t(1 << 12)  \n#define   MEMCTL_FREQ_MASK\t\t\t0x0f00  \n#define   MEMCTL_FREQ_SHIFT\t\t\t8\n#define   MEMCTL_SFCAVM\t\t\t\t(1 << 7)\n#define   MEMCTL_TGT_VID_MASK\t\t\t0x007f\n#define MEMIHYST\t\t\t\t_MMIO(0x1117c)\n#define MEMINTREN\t\t\t\t_MMIO(0x11180)  \n#define   MEMINT_RSEXIT_EN\t\t\t(1 << 8)\n#define   MEMINT_CX_SUPR_EN\t\t\t(1 << 7)\n#define   MEMINT_CONT_BUSY_EN\t\t\t(1 << 6)\n#define   MEMINT_AVG_BUSY_EN\t\t\t(1 << 5)\n#define   MEMINT_EVAL_CHG_EN\t\t\t(1 << 4)\n#define   MEMINT_MON_IDLE_EN\t\t\t(1 << 3)\n#define   MEMINT_UP_EVAL_EN\t\t\t(1 << 2)\n#define   MEMINT_DOWN_EVAL_EN\t\t\t(1 << 1)\n#define   MEMINT_SW_CMD_EN\t\t\t(1 << 0)\n#define MEMINTRSTR\t\t\t\t_MMIO(0x11182)  \n#define   MEM_RSEXIT_MASK\t\t\t0xc000\n#define   MEM_RSEXIT_SHIFT\t\t\t14\n#define   MEM_CONT_BUSY_MASK\t\t\t0x3000\n#define   MEM_CONT_BUSY_SHIFT\t\t\t12\n#define   MEM_AVG_BUSY_MASK\t\t\t0x0c00\n#define   MEM_AVG_BUSY_SHIFT\t\t\t10\n#define   MEM_EVAL_CHG_MASK\t\t\t0x0300\n#define   MEM_EVAL_BUSY_SHIFT\t\t\t8\n#define   MEM_MON_IDLE_MASK\t\t\t0x00c0\n#define   MEM_MON_IDLE_SHIFT\t\t\t6\n#define   MEM_UP_EVAL_MASK\t\t\t0x0030\n#define   MEM_UP_EVAL_SHIFT\t\t\t4\n#define   MEM_DOWN_EVAL_MASK\t\t\t0x000c\n#define   MEM_DOWN_EVAL_SHIFT\t\t\t2\n#define   MEM_SW_CMD_MASK\t\t\t0x0003\n#define   MEM_INT_STEER_GFX\t\t\t0\n#define   MEM_INT_STEER_CMR\t\t\t1\n#define   MEM_INT_STEER_SMI\t\t\t2\n#define   MEM_INT_STEER_SCI\t\t\t3\n#define MEMINTRSTS\t\t\t\t_MMIO(0x11184)\n#define   MEMINT_RSEXIT\t\t\t\t(1 << 7)\n#define   MEMINT_CONT_BUSY\t\t\t(1 << 6)\n#define   MEMINT_AVG_BUSY\t\t\t(1 << 5)\n#define   MEMINT_EVAL_CHG\t\t\t(1 << 4)\n#define   MEMINT_MON_IDLE\t\t\t(1 << 3)\n#define   MEMINT_UP_EVAL\t\t\t(1 << 2)\n#define   MEMINT_DOWN_EVAL\t\t\t(1 << 1)\n#define   MEMINT_SW_CMD\t\t\t\t(1 << 0)\n#define MEMMODECTL\t\t\t\t_MMIO(0x11190)\n#define   MEMMODE_BOOST_EN\t\t\t(1 << 31)\n#define   MEMMODE_BOOST_FREQ_MASK\t\t0x0f000000  \n#define   MEMMODE_BOOST_FREQ_SHIFT\t\t24\n#define   MEMMODE_IDLE_MODE_MASK\t\t0x00030000\n#define   MEMMODE_IDLE_MODE_SHIFT\t\t16\n#define   MEMMODE_IDLE_MODE_EVAL\t\t0\n#define   MEMMODE_IDLE_MODE_CONT\t\t1\n#define   MEMMODE_HWIDLE_EN\t\t\t(1 << 15)\n#define   MEMMODE_SWMODE_EN\t\t\t(1 << 14)\n#define   MEMMODE_RCLK_GATE\t\t\t(1 << 13)\n#define   MEMMODE_HW_UPDATE\t\t\t(1 << 12)\n#define   MEMMODE_FSTART_MASK\t\t\t0x00000f00  \n#define   MEMMODE_FSTART_SHIFT\t\t\t8\n#define   MEMMODE_FMAX_MASK\t\t\t0x000000f0  \n#define   MEMMODE_FMAX_SHIFT\t\t\t4\n#define   MEMMODE_FMIN_MASK\t\t\t0x0000000f  \n#define RCBMAXAVG\t\t\t\t_MMIO(0x1119c)\n#define MEMSWCTL2\t\t\t\t_MMIO(0x1119e)  \n#define   SWMEMCMD_RENDER_OFF\t\t\t(0 << 13)\n#define   SWMEMCMD_RENDER_ON\t\t\t(1 << 13)\n#define   SWMEMCMD_SWFREQ\t\t\t(2 << 13)\n#define   SWMEMCMD_TARVID\t\t\t(3 << 13)\n#define   SWMEMCMD_VRM_OFF\t\t\t(4 << 13)\n#define   SWMEMCMD_VRM_ON\t\t\t(5 << 13)\n#define   CMDSTS\t\t\t\t(1 << 12)\n#define   SFCAVM\t\t\t\t(1 << 11)\n#define   SWFREQ_MASK\t\t\t\t0x0380  \n#define   SWFREQ_SHIFT\t\t\t\t7\n#define   TARVID_MASK\t\t\t\t0x001f\n#define MEMSTAT_CTG\t\t\t\t_MMIO(0x111a0)\n#define RCBMINAVG\t\t\t\t_MMIO(0x111a0)\n#define RCUPEI\t\t\t\t\t_MMIO(0x111b0)\n#define RCDNEI\t\t\t\t\t_MMIO(0x111b4)\n#define RSTDBYCTL\t\t\t\t_MMIO(0x111b8)\n#define   RS1EN\t\t\t\t\t(1 << 31)\n#define   RS2EN\t\t\t\t\t(1 << 30)\n#define   RS3EN\t\t\t\t\t(1 << 29)\n#define   D3RS3EN\t\t\t\t(1 << 28)  \n#define   SWPROMORSX\t\t\t\t(1 << 27)  \n#define   RCWAKERW\t\t\t\t(1 << 26)  \n#define   DPRSLPVREN\t\t\t\t(1 << 25)  \n#define   GFXTGHYST\t\t\t\t(1 << 24)  \n#define   RCX_SW_EXIT\t\t\t\t(1 << 23)  \n#define   RSX_STATUS_MASK\t\t\t(7 << 20)\n#define   RSX_STATUS_ON\t\t\t\t(0 << 20)\n#define   RSX_STATUS_RC1\t\t\t(1 << 20)\n#define   RSX_STATUS_RC1E\t\t\t(2 << 20)\n#define   RSX_STATUS_RS1\t\t\t(3 << 20)\n#define   RSX_STATUS_RS2\t\t\t(4 << 20)  \n#define   RSX_STATUS_RSVD\t\t\t(5 << 20)  \n#define   RSX_STATUS_RS3\t\t\t(6 << 20)  \n#define   RSX_STATUS_RSVD2\t\t\t(7 << 20)\n#define   UWRCRSXE\t\t\t\t(1 << 19)  \n#define   RSCRP\t\t\t\t\t(1 << 18)  \n#define   JRSC\t\t\t\t\t(1 << 17)  \n#define   RS2INC0\t\t\t\t(1 << 16)  \n#define   RS1CONTSAV_MASK\t\t\t(3 << 14)\n#define   RS1CONTSAV_NO_RS1\t\t\t(0 << 14)  \n#define   RS1CONTSAV_RSVD\t\t\t(1 << 14)\n#define   RS1CONTSAV_SAVE_RS1\t\t\t(2 << 14)  \n#define   RS1CONTSAV_FULL_RS1\t\t\t(3 << 14)  \n#define   NORMSLEXLAT_MASK\t\t\t(3 << 12)\n#define   SLOW_RS123\t\t\t\t(0 << 12)\n#define   SLOW_RS23\t\t\t\t(1 << 12)\n#define   SLOW_RS3\t\t\t\t(2 << 12)\n#define   NORMAL_RS123\t\t\t\t(3 << 12)\n#define   RCMODE_TIMEOUT\t\t\t(1 << 11)  \n#define   IMPROMOEN\t\t\t\t(1 << 10)  \n#define   RCENTSYNC\t\t\t\t(1 << 9)  \n#define   STATELOCK\t\t\t\t(1 << 7)  \n#define   RS_CSTATE_MASK\t\t\t(3 << 4)\n#define   RS_CSTATE_C367_RS1\t\t\t(0 << 4)\n#define   RS_CSTATE_C36_RS1_C7_RS2\t\t(1 << 4)\n#define   RS_CSTATE_RSVD\t\t\t(2 << 4)\n#define   RS_CSTATE_C367_RS2\t\t\t(3 << 4)\n#define   REDSAVES\t\t\t\t(1 << 3)  \n#define   REDRESTORES\t\t\t\t(1 << 2)  \n#define VIDCTL\t\t\t\t\t_MMIO(0x111c0)\n#define VIDSTS\t\t\t\t\t_MMIO(0x111c8)\n#define VIDSTART\t\t\t\t_MMIO(0x111cc)  \n#define MEMSTAT_ILK\t\t\t\t_MMIO(0x111f8)\n#define   MEMSTAT_VID_MASK\t\t\t0x7f00\n#define   MEMSTAT_VID_SHIFT\t\t\t8\n#define   MEMSTAT_PSTATE_MASK\t\t\tREG_GENMASK(7, 3)\n#define   MEMSTAT_MON_ACTV\t\t\t(1 << 2)\n#define   MEMSTAT_SRC_CTL_MASK\t\t\t0x0003\n#define   MEMSTAT_SRC_CTL_CORE\t\t\t0\n#define   MEMSTAT_SRC_CTL_TRB\t\t\t1\n#define   MEMSTAT_SRC_CTL_THM\t\t\t2\n#define   MEMSTAT_SRC_CTL_STDBY\t\t\t3\n#define PMMISC\t\t\t\t\t_MMIO(0x11214)\n#define   MCPPCE_EN\t\t\t\t(1 << 0)  \n#define SDEW\t\t\t\t\t_MMIO(0x1124c)\n#define CSIEW0\t\t\t\t\t_MMIO(0x11250)\n#define CSIEW1\t\t\t\t\t_MMIO(0x11254)\n#define CSIEW2\t\t\t\t\t_MMIO(0x11258)\n#define PEW(i)\t\t\t\t\t_MMIO(0x1125c + (i) * 4)  \n#define DEW(i)\t\t\t\t\t_MMIO(0x11270 + (i) * 4)  \n#define MCHAFE\t\t\t\t\t_MMIO(0x112c0)\n#define CSIEC\t\t\t\t\t_MMIO(0x112e0)\n#define DMIEC\t\t\t\t\t_MMIO(0x112e4)\n#define DDREC\t\t\t\t\t_MMIO(0x112e8)\n#define PEG0EC\t\t\t\t\t_MMIO(0x112ec)\n#define PEG1EC\t\t\t\t\t_MMIO(0x112f0)\n#define GFXEC\t\t\t\t\t_MMIO(0x112f4)\n#define INTTOEXT_BASE_ILK\t\t\t_MMIO(0x11300)\n#define RPPREVBSYTUPAVG\t\t\t\t_MMIO(0x113b8)\n#define RCPREVBSYTUPAVG\t\t\t\t_MMIO(0x113b8)\n#define RCPREVBSYTDNAVG\t\t\t\t_MMIO(0x113bc)\n#define RPPREVBSYTDNAVG\t\t\t\t_MMIO(0x113bc)\n#define ECR\t\t\t\t\t_MMIO(0x11600)\n#define   ECR_GPFE\t\t\t\t(1 << 31)\n#define   ECR_IMONE\t\t\t\t(1 << 30)\n#define   ECR_CAP_MASK\t\t\t\t0x0000001f  \n#define OGW0\t\t\t\t\t_MMIO(0x11608)\n#define OGW1\t\t\t\t\t_MMIO(0x1160c)\n#define EG0\t\t\t\t\t_MMIO(0x11610)\n#define EG1\t\t\t\t\t_MMIO(0x11614)\n#define EG2\t\t\t\t\t_MMIO(0x11618)\n#define EG3\t\t\t\t\t_MMIO(0x1161c)\n#define EG4\t\t\t\t\t_MMIO(0x11620)\n#define EG5\t\t\t\t\t_MMIO(0x11624)\n#define EG6\t\t\t\t\t_MMIO(0x11628)\n#define EG7\t\t\t\t\t_MMIO(0x1162c)\n#define PXW(i)\t\t\t\t\t_MMIO(0x11664 + (i) * 4)  \n#define PXWL(i)\t\t\t\t\t_MMIO(0x11680 + (i) * 8)  \n#define LCFUSE02\t\t\t\t_MMIO(0x116c0)\n#define   LCFUSE_HIV_MASK\t\t\t0x000000ff\n\n#define GAC_ECO_BITS\t\t\t\t_MMIO(0x14090)\n#define   ECOBITS_SNB_BIT\t\t\t(1 << 13)\n#define   ECOBITS_PPGTT_CACHE64B\t\t(3 << 8)\n#define   ECOBITS_PPGTT_CACHE4B\t\t\t(0 << 8)\n\n#define GEN12_RCU_MODE\t\t\t\t_MMIO(0x14800)\n#define   GEN12_RCU_MODE_CCS_ENABLE\t\tREG_BIT(0)\n\n#define CHV_FUSE_GT\t\t\t\t_MMIO(VLV_GUNIT_BASE + 0x2168)\n#define   CHV_FGT_DISABLE_SS0\t\t\t(1 << 10)\n#define   CHV_FGT_DISABLE_SS1\t\t\t(1 << 11)\n#define   CHV_FGT_EU_DIS_SS0_R0_SHIFT\t\t16\n#define   CHV_FGT_EU_DIS_SS0_R0_MASK\t\t(0xf << CHV_FGT_EU_DIS_SS0_R0_SHIFT)\n#define   CHV_FGT_EU_DIS_SS0_R1_SHIFT\t\t20\n#define   CHV_FGT_EU_DIS_SS0_R1_MASK\t\t(0xf << CHV_FGT_EU_DIS_SS0_R1_SHIFT)\n#define   CHV_FGT_EU_DIS_SS1_R0_SHIFT\t\t24\n#define   CHV_FGT_EU_DIS_SS1_R0_MASK\t\t(0xf << CHV_FGT_EU_DIS_SS1_R0_SHIFT)\n#define   CHV_FGT_EU_DIS_SS1_R1_SHIFT\t\t28\n#define   CHV_FGT_EU_DIS_SS1_R1_MASK\t\t(0xf << CHV_FGT_EU_DIS_SS1_R1_SHIFT)\n\n#define BCS_SWCTRL\t\t\t\t_MMIO(0x22200)\n#define   BCS_SRC_Y\t\t\t\tREG_BIT(0)\n#define   BCS_DST_Y\t\t\t\tREG_BIT(1)\n\n#define GAB_CTL\t\t\t\t\t_MMIO(0x24000)\n#define   GAB_CTL_CONT_AFTER_PAGEFAULT\t\t(1 << 8)\n\n#define GEN6_PMISR\t\t\t\t_MMIO(0x44020)\n#define GEN6_PMIMR\t\t\t\t_MMIO(0x44024)  \n#define GEN6_PMIIR\t\t\t\t_MMIO(0x44028)\n#define GEN6_PMIER\t\t\t\t_MMIO(0x4402c)\n#define   GEN6_PM_MBOX_EVENT\t\t\t(1 << 25)\n#define   GEN6_PM_THERMAL_EVENT\t\t\t(1 << 24)\n \n#define   GEN6_PM_RP_DOWN_TIMEOUT\t\t(1 << 6)\n#define   GEN6_PM_RP_UP_THRESHOLD\t\t(1 << 5)\n#define   GEN6_PM_RP_DOWN_THRESHOLD\t\t(1 << 4)\n#define   GEN6_PM_RP_UP_EI_EXPIRED\t\t(1 << 2)\n#define   GEN6_PM_RP_DOWN_EI_EXPIRED\t\t(1 << 1)\n#define   GEN6_PM_RPS_EVENTS\t\t\t(GEN6_PM_RP_UP_EI_EXPIRED   | \\\n\t\t\t\t\t\t GEN6_PM_RP_UP_THRESHOLD    | \\\n\t\t\t\t\t\t GEN6_PM_RP_DOWN_EI_EXPIRED | \\\n\t\t\t\t\t\t GEN6_PM_RP_DOWN_THRESHOLD  | \\\n\t\t\t\t\t\t GEN6_PM_RP_DOWN_TIMEOUT)\n\n#define GEN7_GT_SCRATCH(i)\t\t\t_MMIO(0x4f100 + (i) * 4)\n#define   GEN7_GT_SCRATCH_REG_NUM\t\t8\n\n#define GFX_FLSH_CNTL_GEN6\t\t\t_MMIO(0x101008)\n#define   GFX_FLSH_CNTL_EN\t\t\t(1 << 0)\n\n#define GTFIFODBG\t\t\t\t_MMIO(0x120000)\n#define   GT_FIFO_SBDEDICATE_FREE_ENTRY_CHV\t(0x1f << 20)\n#define   GT_FIFO_FREE_ENTRIES_CHV\t\t(0x7f << 13)\n#define   GT_FIFO_SBDROPERR\t\t\t(1 << 6)\n#define   GT_FIFO_BLOBDROPERR\t\t\t(1 << 5)\n#define   GT_FIFO_SB_READ_ABORTERR\t\t(1 << 4)\n#define   GT_FIFO_DROPERR\t\t\t(1 << 3)\n#define   GT_FIFO_OVFERR\t\t\t(1 << 2)\n#define   GT_FIFO_IAWRERR\t\t\t(1 << 1)\n#define   GT_FIFO_IARDERR\t\t\t(1 << 0)\n\n#define GTFIFOCTL\t\t\t\t_MMIO(0x120008)\n#define   GT_FIFO_FREE_ENTRIES_MASK\t\t0x7f\n#define   GT_FIFO_NUM_RESERVED_ENTRIES\t\t20\n#define   GT_FIFO_CTL_BLOCK_ALL_POLICY_STALL\t(1 << 12)\n#define   GT_FIFO_CTL_RC6_POLICY_STALL\t\t(1 << 11)\n\n#define FORCEWAKE_MT_ACK\t\t\t_MMIO(0x130040)\n#define FORCEWAKE_ACK_HSW\t\t\t_MMIO(0x130044)\n#define FORCEWAKE_ACK_GT_GEN9\t\t\t_MMIO(0x130044)\n#define   FORCEWAKE_KERNEL\t\t\tBIT(0)\n#define   FORCEWAKE_USER\t\t\tBIT(1)\n#define   FORCEWAKE_KERNEL_FALLBACK\t\tBIT(15)\n#define FORCEWAKE_ACK\t\t\t\t_MMIO(0x130090)\n#define VLV_GTLC_WAKE_CTRL\t\t\t_MMIO(0x130090)\n#define   VLV_GTLC_RENDER_CTX_EXISTS\t\t(1 << 25)\n#define   VLV_GTLC_MEDIA_CTX_EXISTS\t\t(1 << 24)\n#define   VLV_GTLC_ALLOWWAKEREQ\t\t\t(1 << 0)\n#define VLV_GTLC_PW_STATUS\t\t\t_MMIO(0x130094)\n#define   VLV_GTLC_ALLOWWAKEACK\t\t\t(1 << 0)\n#define   VLV_GTLC_ALLOWWAKEERR\t\t\t(1 << 1)\n#define   VLV_GTLC_PW_MEDIA_STATUS_MASK\t\t(1 << 5)\n#define   VLV_GTLC_PW_RENDER_STATUS_MASK\t(1 << 7)\n#define VLV_GTLC_SURVIVABILITY_REG\t\t_MMIO(0x130098)\n#define   VLV_GFX_CLK_STATUS_BIT\t\t(1 << 3)\n#define   VLV_GFX_CLK_FORCE_ON_BIT\t\t(1 << 2)\n#define FORCEWAKE_VLV\t\t\t\t_MMIO(0x1300b0)\n#define FORCEWAKE_ACK_VLV\t\t\t_MMIO(0x1300b4)\n#define FORCEWAKE_MEDIA_VLV\t\t\t_MMIO(0x1300b8)\n#define FORCEWAKE_ACK_MEDIA_VLV\t\t\t_MMIO(0x1300bc)\n\n#define MTL_MEDIA_MC6\t\t\t\t_MMIO(0x138048)\n\n#define MTL_GT_ACTIVITY_FACTOR\t\t\t_MMIO(0x138010)\n#define   MTL_GT_L3_EXC_MASK\t\t\tREG_GENMASK(5, 3)\n\n#define GEN6_GT_THREAD_STATUS_REG\t\t_MMIO(0x13805c)\n#define   GEN6_GT_THREAD_STATUS_CORE_MASK\t0x7\n\n#define GEN6_GT_CORE_STATUS\t\t\t_MMIO(0x138060)\n#define   GEN6_CORE_CPD_STATE_MASK\t\t(7 << 4)\n#define   GEN6_RCn_MASK\t\t\t\t7\n#define   GEN6_RC0\t\t\t\t0\n#define   GEN6_RC3\t\t\t\t2\n#define   GEN6_RC6\t\t\t\t3\n#define   GEN6_RC7\t\t\t\t4\n\n#define GEN8_GT_SLICE_INFO\t\t\t_MMIO(0x138064)\n#define   GEN8_LSLICESTAT_MASK\t\t\t0x7\n\n#define GEN6_GT_GFX_RC6_LOCKED\t\t\t_MMIO(0x138104)\n#define VLV_COUNTER_CONTROL\t\t\t_MMIO(0x138104)\n#define   VLV_COUNT_RANGE_HIGH\t\t\t(1 << 15)\n#define   VLV_MEDIA_RC0_COUNT_EN\t\t(1 << 5)\n#define   VLV_RENDER_RC0_COUNT_EN\t\t(1 << 4)\n#define   VLV_MEDIA_RC6_COUNT_EN\t\t(1 << 1)\n#define   VLV_RENDER_RC6_COUNT_EN\t\t(1 << 0)\n#define GEN6_GT_GFX_RC6\t\t\t\t_MMIO(0x138108)\n#define VLV_GT_MEDIA_RC6\t\t\t_MMIO(0x13810c)\n\n#define GEN6_GT_GFX_RC6p\t\t\t_MMIO(0x13810c)\n#define GEN6_GT_GFX_RC6pp\t\t\t_MMIO(0x138110)\n#define VLV_RENDER_C0_COUNT\t\t\t_MMIO(0x138118)\n#define VLV_MEDIA_C0_COUNT\t\t\t_MMIO(0x13811c)\n\n#define GEN12_RPSTAT1\t\t\t\t_MMIO(0x1381b4)\n#define   GEN12_VOLTAGE_MASK\t\t\tREG_GENMASK(10, 0)\n#define   GEN12_CAGF_MASK\t\t\tREG_GENMASK(19, 11)\n\n#define GEN11_GT_INTR_DW(x)\t\t\t_MMIO(0x190018 + ((x) * 4))\n#define   GEN11_CSME\t\t\t\t(31)\n#define   GEN12_HECI_2\t\t\t\t(30)\n#define   GEN11_GUNIT\t\t\t\t(28)\n#define   GEN11_GUC\t\t\t\t(25)\n#define   MTL_MGUC\t\t\t\t(24)\n#define   GEN11_WDPERF\t\t\t\t(20)\n#define   GEN11_KCR\t\t\t\t(19)\n#define   GEN11_GTPM\t\t\t\t(16)\n#define   GEN11_BCS\t\t\t\t(15)\n#define   XEHPC_BCS1\t\t\t\t(14)\n#define   XEHPC_BCS2\t\t\t\t(13)\n#define   XEHPC_BCS3\t\t\t\t(12)\n#define   XEHPC_BCS4\t\t\t\t(11)\n#define   XEHPC_BCS5\t\t\t\t(10)\n#define   XEHPC_BCS6\t\t\t\t(9)\n#define   XEHPC_BCS7\t\t\t\t(8)\n#define   XEHPC_BCS8\t\t\t\t(23)\n#define   GEN12_CCS3\t\t\t\t(7)\n#define   GEN12_CCS2\t\t\t\t(6)\n#define   GEN12_CCS1\t\t\t\t(5)\n#define   GEN12_CCS0\t\t\t\t(4)\n#define   GEN11_RCS0\t\t\t\t(0)\n#define   GEN11_VECS(x)\t\t\t\t(31 - (x))\n#define   GEN11_VCS(x)\t\t\t\t(x)\n\n#define GEN11_RENDER_COPY_INTR_ENABLE\t\t_MMIO(0x190030)\n#define GEN11_VCS_VECS_INTR_ENABLE\t\t_MMIO(0x190034)\n#define GEN11_GUC_SG_INTR_ENABLE\t\t_MMIO(0x190038)\n#define   ENGINE1_MASK\t\t\t\tREG_GENMASK(31, 16)\n#define   ENGINE0_MASK\t\t\t\tREG_GENMASK(15, 0)\n#define GEN11_GPM_WGBOXPERF_INTR_ENABLE\t\t_MMIO(0x19003c)\n#define GEN11_CRYPTO_RSVD_INTR_ENABLE\t\t_MMIO(0x190040)\n#define GEN11_GUNIT_CSME_INTR_ENABLE\t\t_MMIO(0x190044)\n#define GEN12_CCS_RSVD_INTR_ENABLE\t\t_MMIO(0x190048)\n\n#define GEN11_INTR_IDENTITY_REG(x)\t\t_MMIO(0x190060 + ((x) * 4))\n#define   GEN11_INTR_DATA_VALID\t\t\t(1 << 31)\n#define   GEN11_INTR_ENGINE_CLASS(x)\t\t(((x) & GENMASK(18, 16)) >> 16)\n#define   GEN11_INTR_ENGINE_INSTANCE(x)\t\t(((x) & GENMASK(25, 20)) >> 20)\n#define   GEN11_INTR_ENGINE_INTR(x)\t\t((x) & 0xffff)\n \n#define   OTHER_GUC_INSTANCE\t\t\t0\n#define   OTHER_GTPM_INSTANCE\t\t\t1\n#define   OTHER_GSC_HECI_2_INSTANCE\t\t3\n#define   OTHER_KCR_INSTANCE\t\t\t4\n#define   OTHER_GSC_INSTANCE\t\t\t6\n#define   OTHER_MEDIA_GUC_INSTANCE\t\t16\n#define   OTHER_MEDIA_GTPM_INSTANCE\t\t17\n\n#define GEN11_IIR_REG_SELECTOR(x)\t\t_MMIO(0x190070 + ((x) * 4))\n\n#define GEN11_RCS0_RSVD_INTR_MASK\t\t_MMIO(0x190090)\n#define GEN11_BCS_RSVD_INTR_MASK\t\t_MMIO(0x1900a0)\n#define GEN11_VCS0_VCS1_INTR_MASK\t\t_MMIO(0x1900a8)\n#define GEN11_VCS2_VCS3_INTR_MASK\t\t_MMIO(0x1900ac)\n#define GEN12_VCS4_VCS5_INTR_MASK\t\t_MMIO(0x1900b0)\n#define GEN12_VCS6_VCS7_INTR_MASK\t\t_MMIO(0x1900b4)\n#define GEN11_VECS0_VECS1_INTR_MASK\t\t_MMIO(0x1900d0)\n#define GEN12_VECS2_VECS3_INTR_MASK\t\t_MMIO(0x1900d4)\n#define GEN12_HECI2_RSVD_INTR_MASK\t\t_MMIO(0x1900e4)\n#define GEN11_GUC_SG_INTR_MASK\t\t\t_MMIO(0x1900e8)\n#define MTL_GUC_MGUC_INTR_MASK\t\t\t_MMIO(0x1900e8)  \n#define GEN11_GPM_WGBOXPERF_INTR_MASK\t\t_MMIO(0x1900ec)\n#define GEN11_CRYPTO_RSVD_INTR_MASK\t\t_MMIO(0x1900f0)\n#define GEN11_GUNIT_CSME_INTR_MASK\t\t_MMIO(0x1900f4)\n#define GEN12_CCS0_CCS1_INTR_MASK\t\t_MMIO(0x190100)\n#define GEN12_CCS2_CCS3_INTR_MASK\t\t_MMIO(0x190104)\n#define XEHPC_BCS1_BCS2_INTR_MASK\t\t_MMIO(0x190110)\n#define XEHPC_BCS3_BCS4_INTR_MASK\t\t_MMIO(0x190114)\n#define XEHPC_BCS5_BCS6_INTR_MASK\t\t_MMIO(0x190118)\n#define XEHPC_BCS7_BCS8_INTR_MASK\t\t_MMIO(0x19011c)\n\n#define GEN12_SFC_DONE(n)\t\t\t_MMIO(0x1cc000 + (n) * 0x1000)\n\n#define GT0_PACKAGE_ENERGY_STATUS\t\t_MMIO(0x250004)\n#define GT0_PACKAGE_RAPL_LIMIT\t\t\t_MMIO(0x250008)\n#define GT0_PACKAGE_POWER_SKU_UNIT\t\t_MMIO(0x250068)\n#define GT0_PLATFORM_ENERGY_STATUS\t\t_MMIO(0x25006c)\n\n \n#define MTL_MEDIA_GSI_BASE\t\t\t0x380000\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}