
*** Running vivado
    with args -log riscv_final.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_final.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source riscv_final.tcl -notrace
Command: synth_design -top riscv_final -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6720 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1740.938 ; gain = 215.543 ; free physical = 7403 ; free virtual = 27105
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_final' [/auto/fsb/ryan9801/ECEN_323/lab11/riscv_final.sv:22]
	Parameter INITIAL_PC bound to: 4194304 - type: integer 
	Parameter OPCODE_MSB bound to: 6 - type: integer 
	Parameter OPCODE_LSB bound to: 0 - type: integer 
	Parameter R_TYPE_INSTRUCTION bound to: 7'b0110011 
	Parameter I_TYPE_INSTRUCTION bound to: 7'b0010011 
	Parameter S_TYPE_INSTRUCTION bound to: 7'b0100011 
	Parameter B_TYPE_INSTRUCTION bound to: 7'b1100011 
	Parameter LW_TYPE_INSTRUCTION bound to: 7'b0000011 
	Parameter LUI_INSTRUCTION bound to: 7'b0110111 
	Parameter JAL_INSTRUCTION bound to: 7'b1101111 
	Parameter JALR_INSTRUCTION bound to: 7'b1100111 
	Parameter RISB_FUN_THREE_MSB bound to: 14 - type: integer 
	Parameter RISB_FUN_THREE_LSB bound to: 12 - type: integer 
	Parameter RI_RD_MSB bound to: 11 - type: integer 
	Parameter RI_RD_LSB bound to: 7 - type: integer 
	Parameter RISB_RS_ONE_MSB bound to: 19 - type: integer 
	Parameter RISB_RS_ONE_LSB bound to: 15 - type: integer 
	Parameter RSB_RS_TWO_MSB bound to: 24 - type: integer 
	Parameter RSB_RS_TWO_LSB bound to: 20 - type: integer 
	Parameter LUI_IMM_MSB bound to: 31 - type: integer 
	Parameter LUI_IMM_LSB bound to: 12 - type: integer 
	Parameter LUI_LOWER_ZEROS bound to: 12'b000000000000 
	Parameter JAL_IMM_20 bound to: 31 - type: integer 
	Parameter JAL_IMM_19 bound to: 19 - type: integer 
	Parameter JAL_IMM_12 bound to: 12 - type: integer 
	Parameter JAL_IMM_11 bound to: 20 - type: integer 
	Parameter JAL_IMM_10 bound to: 30 - type: integer 
	Parameter JAL_IMM_01 bound to: 21 - type: integer 
	Parameter R_FUN_SEVEN_MSB bound to: 31 - type: integer 
	Parameter R_FUN_SEVEN_LSB bound to: 25 - type: integer 
	Parameter FUNC_SEVEN_SINGLE_BIT bound to: 30 - type: integer 
	Parameter I_IMM_MSB bound to: 31 - type: integer 
	Parameter I_IMM_LSB bound to: 20 - type: integer 
	Parameter S_LWR_IMM_MSB bound to: 11 - type: integer 
	Parameter S_LWR_IMM_LSB bound to: 7 - type: integer 
	Parameter S_UPR_IMM_MSB bound to: 31 - type: integer 
	Parameter S_UPR_IMM_LSB bound to: 25 - type: integer 
	Parameter B_LWR_IMM_MSB bound to: 11 - type: integer 
	Parameter B_LWR_IMM_LSB bound to: 8 - type: integer 
	Parameter B_UPR_IMM_MSB bound to: 30 - type: integer 
	Parameter B_UPR_IMM_LSB bound to: 25 - type: integer 
	Parameter B_IMM_ELEVEN bound to: 7 - type: integer 
	Parameter B_IMM_TWELVE bound to: 31 - type: integer 
	Parameter B_IMM_ZERO bound to: 1'b0 
	Parameter BEQ bound to: 3'b000 
	Parameter BNE bound to: 3'b001 
	Parameter BLT bound to: 3'b100 
	Parameter BGE bound to: 3'b101 
	Parameter ALUOP_AND bound to: 4'b0000 
	Parameter ALUOP_OR bound to: 4'b0001 
	Parameter ALUOP_ADDITION bound to: 4'b0010 
	Parameter ALUOP_SUBTRACTION bound to: 4'b0110 
	Parameter ALUOP_LESS_THAN bound to: 4'b0111 
	Parameter ALUOP_SRL bound to: 4'b1000 
	Parameter ALUOP_SLL bound to: 4'b1001 
	Parameter ALUOP_SRA bound to: 4'b1010 
	Parameter ALUOP_XOR bound to: 4'b1101 
	Parameter FUNCT_3_ADD_SUB bound to: 3'b000 
	Parameter FUNCT_3_SLT bound to: 3'b010 
	Parameter FUNCT_3_SLTU bound to: 3'b011 
	Parameter FUNCT_3_XOR bound to: 3'b100 
	Parameter FUNCT_3_OR bound to: 3'b110 
	Parameter FUNCT_3_AND bound to: 3'b111 
	Parameter FUNCT_3_SLL bound to: 3'b001 
	Parameter FUNCT_3_SRL_SRA bound to: 3'b101 
	Parameter FUNCT_7_ADD bound to: 7'b0000000 
	Parameter FUNCT_7_SUB bound to: 7'b0100000 
	Parameter FUNCT_7_SRL bound to: 7'b0000000 
	Parameter FUNCT_7_SRA bound to: 7'b0100000 
	Parameter FUNCT_3_BEQ bound to: 3'b000 
	Parameter NEXT_INSTRUCTION_OFFSET bound to: 4 - type: integer 
	Parameter FUNCT_ADD bound to: 1'b0 
	Parameter FUNCT_SUB bound to: 1'b1 
	Parameter FUNCT_SRL bound to: 1'b0 
	Parameter FUNCT_SRA bound to: 1'b1 
	Parameter REGISTER_ZERO bound to: 5'b00000 
INFO: [Synth 8-226] default block is never used [/auto/fsb/ryan9801/ECEN_323/lab11/riscv_final.sv:123]
INFO: [Synth 8-226] default block is never used [/auto/fsb/ryan9801/ECEN_323/lab11/riscv_final.sv:126]
INFO: [Synth 8-226] default block is never used [/auto/fsb/ryan9801/ECEN_323/lab11/riscv_final.sv:140]
INFO: [Synth 8-226] default block is never used [/auto/fsb/ryan9801/ECEN_323/lab11/riscv_final.sv:160]
INFO: [Synth 8-226] default block is never used [/auto/fsb/ryan9801/ECEN_323/lab11/riscv_final.sv:170]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/auto/fsb/ryan9801/ECEN_323/lab03/regfile.sv:20]
	Parameter ZERO bound to: 0 - type: integer 
	Parameter NUM_REGISTERS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'regfile' (1#1) [/auto/fsb/ryan9801/ECEN_323/lab03/regfile.sv:20]
INFO: [Synth 8-6157] synthesizing module 'alu' [/auto/fsb/ryan9801/ECEN_323/lab02/alu.sv:19]
	Parameter ALUOP_AND bound to: 4'b0000 
	Parameter ALUOP_OR bound to: 4'b0001 
	Parameter ALUOP_ADDITION bound to: 4'b0010 
	Parameter ALUOP_SUBTRACTION bound to: 4'b0110 
	Parameter ALUOP_LESS_THAN bound to: 4'b0111 
	Parameter ALUOP_SRL bound to: 4'b1000 
	Parameter ALUOP_SLL bound to: 4'b1001 
	Parameter ALUOP_SRA bound to: 4'b1010 
	Parameter ALUOP_XOR bound to: 4'b1101 
	Parameter FUNCT_3_ADD_SUB bound to: 3'b000 
	Parameter FUNCT_3_SLT bound to: 3'b010 
	Parameter FUNCT_3_SLTU bound to: 3'b011 
	Parameter FUNCT_3_XOR bound to: 3'b100 
	Parameter FUNCT_3_OR bound to: 3'b110 
	Parameter FUNCT_3_AND bound to: 3'b111 
	Parameter FUNCT_3_SLL bound to: 3'b001 
	Parameter FUNCT_3_SRL_SRA bound to: 3'b101 
	Parameter FUNCT_7_ADD bound to: 7'b0000000 
	Parameter FUNCT_7_SUB bound to: 7'b0100000 
	Parameter FUNCT_7_SRL bound to: 7'b0000000 
	Parameter FUNCT_7_SRA bound to: 7'b0100000 
	Parameter FUNCT_3_BEQ bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'alu' (2#1) [/auto/fsb/ryan9801/ECEN_323/lab02/alu.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'riscv_final' (3#1) [/auto/fsb/ryan9801/ECEN_323/lab11/riscv_final.sv:22]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1802.688 ; gain = 277.293 ; free physical = 7368 ; free virtual = 27136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1805.656 ; gain = 280.262 ; free physical = 7398 ; free virtual = 27134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1813.660 ; gain = 288.266 ; free physical = 7396 ; free virtual = 27132
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'ex_MemRead_reg' into 'ex_MemtoReg_reg' [/auto/fsb/ryan9801/ECEN_323/lab11/riscv_final.sv:476]
INFO: [Synth 8-4471] merging register 'mem_MemtoReg_reg' into 'mem_MemRead_reg' [/auto/fsb/ryan9801/ECEN_323/lab11/riscv_final.sv:486]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/auto/fsb/ryan9801/ECEN_323/lab11/riscv_final.sv:415]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1830.574 ; gain = 305.180 ; free physical = 7361 ; free virtual = 27083
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   3 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module riscv_final 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 8     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   7 Input     32 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2010.027 ; gain = 484.633 ; free physical = 7118 ; free virtual = 26897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                    | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------------------------+-----------+----------------------+--------------+
|riscv_final | pipeline_regfile/register_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------+-------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2010.027 ; gain = 484.633 ; free physical = 7135 ; free virtual = 26899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+-------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                    | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------------------------+-----------+----------------------+--------------+
|riscv_final | pipeline_regfile/register_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------+-------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2010.027 ; gain = 484.633 ; free physical = 7134 ; free virtual = 26899
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2010.027 ; gain = 484.633 ; free physical = 7425 ; free virtual = 27109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2010.027 ; gain = 484.633 ; free physical = 7425 ; free virtual = 27109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2010.027 ; gain = 484.633 ; free physical = 7425 ; free virtual = 27109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2010.027 ; gain = 484.633 ; free physical = 7425 ; free virtual = 27109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2010.027 ; gain = 484.633 ; free physical = 7425 ; free virtual = 27109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2010.027 ; gain = 484.633 ; free physical = 7425 ; free virtual = 27109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    44|
|3     |LUT1   |     4|
|4     |LUT2   |   110|
|5     |LUT3   |   180|
|6     |LUT4   |   120|
|7     |LUT5   |   126|
|8     |LUT6   |   371|
|9     |MUXF7  |     1|
|10    |RAM32M |    12|
|11    |FDRE   |   369|
|12    |FDSE   |     3|
|13    |IBUF   |    66|
|14    |OBUF   |   163|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+--------+------+
|      |Instance           |Module  |Cells |
+------+-------------------+--------+------+
|1     |top                |        |  1570|
|2     |  pipeline_alu     |alu     |   105|
|3     |  pipeline_regfile |regfile |   801|
+------+-------------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2010.027 ; gain = 484.633 ; free physical = 7425 ; free virtual = 27109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2010.027 ; gain = 484.633 ; free physical = 7428 ; free virtual = 27112
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2010.035 ; gain = 484.633 ; free physical = 7428 ; free virtual = 27112
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2010.234 ; gain = 0.000 ; free physical = 7526 ; free virtual = 27179
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2094.074 ; gain = 0.000 ; free physical = 7455 ; free virtual = 27111
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2094.074 ; gain = 589.605 ; free physical = 7590 ; free virtual = 27245
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2094.074 ; gain = 0.000 ; free physical = 7590 ; free virtual = 27245
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/auto/fsb/ryan9801/ECEN_323/lab11/proj_final_processor/proj_final_processor.runs/synth_1/riscv_final.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_final_utilization_synth.rpt -pb riscv_final_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 27 17:09:26 2023...
