#Timing report of worst 27 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: cnt_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_2.QCK[0] (Q_FRAG)                                                                              14.837    14.837
cnt_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    16.538
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.221    19.759
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    21.165
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.074    24.240
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    25.773
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.626    29.399
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    30.805
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.488    34.293
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    35.544
led_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.958    39.502
led_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    40.753
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                             5.837    46.590
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                              1.305    47.895
cnt_dff_Q_6.QD[0] (Q_FRAG)                                                                                0.000    47.895
data arrival time                                                                                                  47.895

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_6.QCK[0] (Q_FRAG)                                                                              11.339    11.339
clock uncertainty                                                                                         0.000    11.339
cell setup time                                                                                           0.105    11.445
data required time                                                                                                 11.445
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 11.445
data arrival time                                                                                                 -47.895
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -36.451


#Path 2
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                                                  15.690    15.690
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701    17.392
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.418    20.809
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.403
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.936    26.339
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    27.334
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_4_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.918    32.252
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_4_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    33.248
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_2_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.257    37.504
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_2_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    38.500
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_2_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                        2.747    41.247
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_2_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305    42.552
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_2.t_frag.XSL[0] (T_FRAG)                                  4.657    47.209
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                   1.462    48.671
cnt_dff_Q_5.QD[0] (Q_FRAG)                                                                                     0.000    48.671
data arrival time                                                                                                       48.671

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
cnt_dff_Q_5.QCK[0] (Q_FRAG)                                                                                   13.757    13.757
clock uncertainty                                                                                              0.000    13.757
cell setup time                                                                                                0.105    13.862
data required time                                                                                                      13.862
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      13.862
data arrival time                                                                                                      -48.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -34.809


#Path 3
Startpoint: cnt_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_2.QCK[0] (Q_FRAG)                                                                              14.837    14.837
cnt_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    16.538
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.221    19.759
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    21.165
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.074    24.240
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    25.773
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.626    29.399
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    30.805
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.488    34.293
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    35.544
led_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.958    39.502
led_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    40.753
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                             4.078    44.831
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                              1.305    46.137
cnt_dff_Q_8.QD[0] (Q_FRAG)                                                                                0.000    46.137
data arrival time                                                                                                  46.137

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_8.QCK[0] (Q_FRAG)                                                                              11.389    11.389
clock uncertainty                                                                                         0.000    11.389
cell setup time                                                                                           0.105    11.495
data required time                                                                                                 11.495
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 11.495
data arrival time                                                                                                 -46.137
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -34.642


#Path 4
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:greenled.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                           0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                        13.997    13.997
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                        1.701    15.698
$iopadmap$helloworldfpga.greenled.O_DAT[0] (BIDIR_CELL)                            8.028    23.726
$iopadmap$helloworldfpga.greenled.O_PAD_$out[0] (BIDIR_CELL)                       9.809    33.535
out:greenled.outpad[0] (.output)                                                   0.000    33.535
data arrival time                                                                           33.535

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clock uncertainty                                                                  0.000     0.000
output external delay                                                              0.000     0.000
data required time                                                                           0.000
--------------------------------------------------------------------------------------------------
data required time                                                                           0.000
data arrival time                                                                          -33.535
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -33.535


#Path 5
Startpoint: cnt_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_2.QCK[0] (Q_FRAG)                                                                              14.837    14.837
cnt_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    16.538
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.221    19.759
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    21.165
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.074    24.240
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    25.773
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.626    29.399
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    30.805
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.488    34.293
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    35.544
led_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.958    39.502
led_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    40.753
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                             4.174    44.927
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                              1.305    46.232
cnt_dff_Q_13.QD[0] (Q_FRAG)                                                                               0.000    46.232
data arrival time                                                                                                  46.232

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_13.QCK[0] (Q_FRAG)                                                                             13.081    13.081
clock uncertainty                                                                                         0.000    13.081
cell setup time                                                                                           0.105    13.186
data required time                                                                                                 13.186
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 13.186
data arrival time                                                                                                 -46.232
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -33.046


#Path 6
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                                                  15.690    15.690
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701    17.392
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.418    20.809
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.403
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.936    26.339
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    27.334
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_4_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.918    32.252
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_4_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    33.248
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                       3.390    36.638
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        0.996    37.634
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                               3.124    40.757
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                1.251    42.009
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                                  2.400    44.409
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                   1.305    45.714
cnt_dff_Q_1.QD[0] (Q_FRAG)                                                                                     0.000    45.714
data arrival time                                                                                                       45.714

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
cnt_dff_Q_1.QCK[0] (Q_FRAG)                                                                                   13.060    13.060
clock uncertainty                                                                                              0.000    13.060
cell setup time                                                                                                0.105    13.166
data required time                                                                                                      13.166
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      13.166
data arrival time                                                                                                      -45.714
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -32.548


#Path 7
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                                                  15.690    15.690
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701    17.392
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.418    20.809
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.403
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.936    26.339
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    27.334
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_4_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.918    32.252
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_4_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    33.248
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                       3.390    36.638
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        0.996    37.634
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                               3.124    40.757
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                1.251    42.009
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O.t_frag.XAB[0] (T_FRAG)                                    3.094    45.103
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.305    46.408
cnt_dff_Q.QD[0] (Q_FRAG)                                                                                       0.000    46.408
data arrival time                                                                                                       46.408

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
cnt_dff_Q.QCK[0] (Q_FRAG)                                                                                     13.916    13.916
clock uncertainty                                                                                              0.000    13.916
cell setup time                                                                                                0.105    14.022
data required time                                                                                                      14.022
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      14.022
data arrival time                                                                                                      -46.408
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -32.386


#Path 8
Startpoint: cnt_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_2.QCK[0] (Q_FRAG)                                                                              14.837    14.837
cnt_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    16.538
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.221    19.759
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    21.165
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.074    24.240
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    25.773
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.626    29.399
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    30.805
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.488    34.293
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    35.544
led_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.958    39.502
led_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    40.753
led_dffe_Q.QEN[0] (Q_FRAG)                                                                                4.586    45.339
data arrival time                                                                                                  45.339

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                                               13.997    13.997
clock uncertainty                                                                                         0.000    13.997
cell setup time                                                                                          -0.591    13.406
data required time                                                                                                 13.406
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 13.406
data arrival time                                                                                                 -45.339
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -31.934


#Path 9
Startpoint: cnt_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_2.QCK[0] (Q_FRAG)                                                                              14.837    14.837
cnt_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    16.538
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.221    19.759
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    21.165
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.074    24.240
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    25.773
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.626    29.399
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    30.805
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.488    34.293
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    35.544
led_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.958    39.502
led_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    40.753
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                             3.331    44.084
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                              1.305    45.389
cnt_dff_Q_4.QD[0] (Q_FRAG)                                                                                0.000    45.389
data arrival time                                                                                                  45.389

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_4.QCK[0] (Q_FRAG)                                                                              13.941    13.941
clock uncertainty                                                                                         0.000    13.941
cell setup time                                                                                           0.105    14.047
data required time                                                                                                 14.047
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 14.047
data arrival time                                                                                                 -45.389
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -31.342


#Path 10
Startpoint: cnt_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_2.QCK[0] (Q_FRAG)                                                                              14.837    14.837
cnt_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    16.538
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.221    19.759
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    21.165
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.074    24.240
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    25.773
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.626    29.399
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    30.805
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.488    34.293
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    35.544
led_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.958    39.502
led_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    40.753
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O.t_frag.XAB[0] (T_FRAG)                               3.128    43.881
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                                1.305    45.187
cnt_dff_Q_23.QD[0] (Q_FRAG)                                                                               0.000    45.187
data arrival time                                                                                                  45.187

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_23.QCK[0] (Q_FRAG)                                                                             14.007    14.007
clock uncertainty                                                                                         0.000    14.007
cell setup time                                                                                           0.105    14.112
data required time                                                                                                 14.112
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 14.112
data arrival time                                                                                                 -45.187
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -31.074


#Path 11
Startpoint: cnt_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_2.QCK[0] (Q_FRAG)                                                                              14.837    14.837
cnt_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    16.538
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.221    19.759
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    21.165
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.074    24.240
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    25.773
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.626    29.399
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    30.805
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.488    34.293
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    35.544
led_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.958    39.502
led_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    40.753
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT4_O.c_frag.TSL[0] (C_FRAG)                               3.498    44.251
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.593    45.844
cnt_dff_Q_3.QD[0] (Q_FRAG)                                                                                0.000    45.844
data arrival time                                                                                                  45.844

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_3.QCK[0] (Q_FRAG)                                                                              14.830    14.830
clock uncertainty                                                                                         0.000    14.830
cell setup time                                                                                           0.105    14.935
data required time                                                                                                 14.935
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 14.935
data arrival time                                                                                                 -45.844
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -30.909


#Path 12
Startpoint: cnt_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_2.QCK[0] (Q_FRAG)                                                                              14.837    14.837
cnt_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    16.538
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.221    19.759
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    21.165
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.074    24.240
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    25.773
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.626    29.399
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    30.805
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.488    34.293
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    35.544
led_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.958    39.502
led_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    40.753
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_9.t_frag.XAB[0] (T_FRAG)                             3.296    44.049
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                              1.305    45.355
cnt_dff_Q_16.QD[0] (Q_FRAG)                                                                               0.000    45.355
data arrival time                                                                                                  45.355

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_16.QCK[0] (Q_FRAG)                                                                             14.580    14.580
clock uncertainty                                                                                         0.000    14.580
cell setup time                                                                                           0.105    14.686
data required time                                                                                                 14.686
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 14.686
data arrival time                                                                                                 -45.355
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -30.669


#Path 13
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                                                  15.690    15.690
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701    17.392
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.418    20.809
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.403
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.936    26.339
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    27.334
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_4_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.918    32.252
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_4_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    33.248
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_3_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        3.070    36.317
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_3_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.569
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_5.t_frag.XAB[0] (T_FRAG)                                  3.790    41.359
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                   1.305    42.664
cnt_dff_Q_9.QD[0] (Q_FRAG)                                                                                     0.000    42.664
data arrival time                                                                                                       42.664

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
cnt_dff_Q_9.QCK[0] (Q_FRAG)                                                                                   12.250    12.250
clock uncertainty                                                                                              0.000    12.250
cell setup time                                                                                                0.105    12.355
data required time                                                                                                      12.355
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      12.355
data arrival time                                                                                                      -42.664
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -30.309


#Path 14
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                                                  15.690    15.690
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701    17.392
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.418    20.809
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.403
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.936    26.339
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    27.334
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_4_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.918    32.252
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_4_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    33.248
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_3_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        3.070    36.317
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_3_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.569
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_3.t_frag.XAB[0] (T_FRAG)                                  2.400    39.969
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                                   1.305    41.274
cnt_dff_Q_10.QD[0] (Q_FRAG)                                                                                    0.000    41.274
data arrival time                                                                                                       41.274

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
cnt_dff_Q_10.QCK[0] (Q_FRAG)                                                                                  12.177    12.177
clock uncertainty                                                                                              0.000    12.177
cell setup time                                                                                                0.105    12.283
data required time                                                                                                      12.283
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      12.283
data arrival time                                                                                                      -41.274
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -28.991


#Path 15
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                                                  15.690    15.690
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701    17.392
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.418    20.809
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.403
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.936    26.339
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    27.334
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_4_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.918    32.252
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_4_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    33.248
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                       3.390    36.638
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        0.996    37.634
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1.t_frag.XAB[0] (T_FRAG)                                             4.668    42.302
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                                              1.305    43.607
cnt_dff_Q_2.QD[0] (Q_FRAG)                                                                                     0.000    43.607
data arrival time                                                                                                       43.607

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
cnt_dff_Q_2.QCK[0] (Q_FRAG)                                                                                   14.837    14.837
clock uncertainty                                                                                              0.000    14.837
cell setup time                                                                                                0.105    14.942
data required time                                                                                                      14.942
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      14.942
data arrival time                                                                                                      -43.607
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -28.665


#Path 16
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                                                  15.690    15.690
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701    17.392
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.418    20.809
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.403
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.936    26.339
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    27.334
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_4_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.918    32.252
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_4_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    33.248
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_3_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        3.070    36.317
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_3_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.569
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                                  2.982    40.550
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                   1.305    41.856
cnt_dff_Q_7.QD[0] (Q_FRAG)                                                                                     0.000    41.856
data arrival time                                                                                                       41.856

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
cnt_dff_Q_7.QCK[0] (Q_FRAG)                                                                                   13.116    13.116
clock uncertainty                                                                                              0.000    13.116
cell setup time                                                                                                0.105    13.221
data required time                                                                                                      13.221
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      13.221
data arrival time                                                                                                      -41.856
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -28.634


#Path 17
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                                                  15.690    15.690
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701    17.392
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.418    20.809
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.403
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.936    26.339
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    27.334
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        5.710    33.044
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.251    34.295
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_6.t_frag.XAB[0] (T_FRAG)                                  3.106    37.401
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                   1.305    38.706
cnt_dff_Q_12.QD[0] (Q_FRAG)                                                                                    0.000    38.706
data arrival time                                                                                                       38.706

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
cnt_dff_Q_12.QCK[0] (Q_FRAG)                                                                                  12.897    12.897
clock uncertainty                                                                                              0.000    12.897
cell setup time                                                                                                0.105    13.002
data required time                                                                                                      13.002
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      13.002
data arrival time                                                                                                      -38.706
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -25.704


#Path 18
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                                                  15.690    15.690
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701    17.392
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.418    20.809
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.403
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.936    26.339
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    27.334
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_4_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.918    32.252
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_4_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    33.248
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_4.t_frag.XAB[0] (T_FRAG)                                  4.112    37.359
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_4.t_frag.XZ[0] (T_FRAG)                                   1.305    38.665
cnt_dff_Q_11.QD[0] (Q_FRAG)                                                                                    0.000    38.665
data arrival time                                                                                                       38.665

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
cnt_dff_Q_11.QCK[0] (Q_FRAG)                                                                                  13.720    13.720
clock uncertainty                                                                                              0.000    13.720
cell setup time                                                                                                0.105    13.825
data required time                                                                                                      13.825
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      13.825
data arrival time                                                                                                      -38.665
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -24.839


#Path 19
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                                                  15.690    15.690
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701    17.392
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.418    20.809
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.403
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.936    26.339
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    27.334
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        3.182    30.516
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.251    31.767
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                                  3.494    35.261
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                   1.305    36.566
cnt_dff_Q_14.QD[0] (Q_FRAG)                                                                                    0.000    36.566
data arrival time                                                                                                       36.566

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
cnt_dff_Q_14.QCK[0] (Q_FRAG)                                                                                  13.969    13.969
clock uncertainty                                                                                              0.000    13.969
cell setup time                                                                                                0.105    14.075
data required time                                                                                                      14.075
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      14.075
data arrival time                                                                                                      -36.566
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -22.492


#Path 20
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                                                  15.690    15.690
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701    17.392
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.418    20.809
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    22.403
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.936    26.339
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    27.334
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        3.182    30.516
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.251    31.767
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_5.t_frag.XAB[0] (T_FRAG)                                  3.144    34.911
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                                   1.305    36.216
cnt_dff_Q_15.QD[0] (Q_FRAG)                                                                                    0.000    36.216
data arrival time                                                                                                       36.216

clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
cnt_dff_Q_15.QCK[0] (Q_FRAG)                                                                                  14.878    14.878
clock uncertainty                                                                                              0.000    14.878
cell setup time                                                                                                0.105    14.983
data required time                                                                                                      14.983
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      14.983
data arrival time                                                                                                      -36.216
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -21.233


#Path 21
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                                                 15.690    15.690
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                 1.701    17.392
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                       3.418    20.809
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.593    22.403
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_6_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.885    27.288
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_6_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    28.539
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_6.t_frag.XAB[0] (T_FRAG)                                 3.094    31.633
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_6.t_frag.XZ[0] (T_FRAG)                                  1.305    32.939
cnt_dff_Q_18.QD[0] (Q_FRAG)                                                                                   0.000    32.939
data arrival time                                                                                                      32.939

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
cnt_dff_Q_18.QCK[0] (Q_FRAG)                                                                                 16.599    16.599
clock uncertainty                                                                                             0.000    16.599
cell setup time                                                                                               0.105    16.704
data required time                                                                                                     16.704
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     16.704
data arrival time                                                                                                     -32.939
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -16.235


#Path 22
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                                                 15.690    15.690
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                 1.701    17.392
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                       3.418    20.809
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.593    22.403
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_6_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.885    27.288
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_6_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    28.539
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_10.t_frag.XAB[0] (T_FRAG)                                2.400    30.939
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                                 1.305    32.244
cnt_dff_Q_17.QD[0] (Q_FRAG)                                                                                   0.000    32.244
data arrival time                                                                                                      32.244

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
cnt_dff_Q_17.QCK[0] (Q_FRAG)                                                                                 16.338    16.338
clock uncertainty                                                                                             0.000    16.338
cell setup time                                                                                               0.105    16.443
data required time                                                                                                     16.443
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     16.443
data arrival time                                                                                                     -32.244
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -15.801


#Path 23
Startpoint: cnt_dff_Q_22.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
cnt_dff_Q_22.QCK[0] (Q_FRAG)                                                                                 14.903    14.903
cnt_dff_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                                                                 1.701    16.604
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_8_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       5.447    22.051
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_8_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    23.457
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_8.t_frag.XAB[0] (T_FRAG)                                 2.400    25.857
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_8.t_frag.XZ[0] (T_FRAG)                                  1.305    27.163
cnt_dff_Q_20.QD[0] (Q_FRAG)                                                                                   0.000    27.163
data arrival time                                                                                                      27.163

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
cnt_dff_Q_20.QCK[0] (Q_FRAG)                                                                                 14.617    14.617
clock uncertainty                                                                                             0.000    14.617
cell setup time                                                                                               0.105    14.723
data required time                                                                                                     14.723
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     14.723
data arrival time                                                                                                     -27.163
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -12.440


#Path 24
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                                                 15.690    15.690
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                 1.701    17.392
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                       3.418    20.809
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.593    22.403
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7.t_frag.XAB[0] (T_FRAG)                                 5.071    27.473
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                                  1.305    28.779
cnt_dff_Q_19.QD[0] (Q_FRAG)                                                                                   0.000    28.779
data arrival time                                                                                                      28.779

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
cnt_dff_Q_19.QCK[0] (Q_FRAG)                                                                                 16.555    16.555
clock uncertainty                                                                                             0.000    16.555
cell setup time                                                                                               0.105    16.661
data required time                                                                                                     16.661
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     16.661
data arrival time                                                                                                     -28.779
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -12.118


#Path 25
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                      13.997    13.997
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701    15.698
led_LUT1_I0.f_frag.FS[0] (F_FRAG)                                4.981    20.679
led_LUT1_I0.f_frag.FZ[0] (F_FRAG)                                0.612    21.291
led_dffe_Q.QD[0] (Q_FRAG)                                        4.918    26.209
data arrival time                                                         26.209

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                      13.997    13.997
clock uncertainty                                                0.000    13.997
cell setup time                                                  0.105    14.102
data required time                                                        14.102
--------------------------------------------------------------------------------
data required time                                                        14.102
data arrival time                                                        -26.209
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.107


#Path 26
Startpoint: cnt_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
cnt_dff_Q_23.QCK[0] (Q_FRAG)                                                                       14.007    14.007
cnt_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    15.708
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_9.t_frag.XAB[0] (T_FRAG)                       5.270    20.979
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT2_O_9.t_frag.XZ[0] (T_FRAG)                        1.305    22.284
cnt_dff_Q_22.QD[0] (Q_FRAG)                                                                         0.000    22.284
data arrival time                                                                                            22.284

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
cnt_dff_Q_22.QCK[0] (Q_FRAG)                                                                       14.903    14.903
clock uncertainty                                                                                   0.000    14.903
cell setup time                                                                                     0.105    15.008
data required time                                                                                           15.008
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           15.008
data arrival time                                                                                           -22.284
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -7.276


#Path 27
Startpoint: cnt_dff_Q_22.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
cnt_dff_Q_22.QCK[0] (Q_FRAG)                                                                        14.903    14.903
cnt_dff_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                                                        1.701    16.604
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_11.t_frag.XSL[0] (T_FRAG)                       4.207    20.811
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_I1_1_O_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                        1.462    22.273
cnt_dff_Q_21.QD[0] (Q_FRAG)                                                                          0.000    22.273
data arrival time                                                                                             22.273

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                                        15.690    15.690
clock uncertainty                                                                                    0.000    15.690
cell setup time                                                                                      0.105    15.796
data required time                                                                                            15.796
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            15.796
data arrival time                                                                                            -22.273
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -6.477


#End of timing report
