AARCH64_DBG_REG_WCR,VAR_0
AARCH64_DBG_REG_WVR,VAR_1
AARCH64_ESR_ACCESS_MASK,VAR_2
ARM_KERNEL_STEP_ACTIVE,VAR_3
ARM_KERNEL_STEP_NONE,VAR_4
ARM_KERNEL_STEP_SUSPEND,VAR_5
DBG_ACTIVE_EL0,VAR_6
DBG_ACTIVE_EL1,VAR_7
HW_BREAKPOINT_R,VAR_8
HW_BREAKPOINT_W,VAR_9
TIF_SINGLESTEP,VAR_10
core_num_wrps,VAR_11
counter_arch_bp,FUNC_0
current,VAR_12
decode_ctrl_reg,FUNC_1
get_distance_from_watchpoint,FUNC_2
hw_breakpoint_type,FUNC_3
is_default_overflow_handler,FUNC_4
kernel_active_single_step,FUNC_5
kernel_enable_single_step,FUNC_6
perf_bp_event,FUNC_7
rcu_read_lock,FUNC_8
rcu_read_unlock,FUNC_9
read_wb_reg,FUNC_10
stepping_kernel_bp,VAR_13
test_thread_flag,FUNC_11
this_cpu_ptr,FUNC_12
toggle_bp_registers,FUNC_13
user_enable_single_step,FUNC_14
user_mode,FUNC_15
wp_on_reg,VAR_14
watchpoint_handler,FUNC_16
addr,VAR_15
esr,VAR_16
regs,VAR_17
i,VAR_18
step,VAR_19
kernel_step,VAR_20
access,VAR_21
closest_match,VAR_22
min_dist,VAR_23
dist,VAR_24
ctrl_reg,VAR_25
val,VAR_26
wp,VAR_27
slots,VAR_28
debug_info,VAR_29
info,VAR_30
ctrl,VAR_31
