circuit RiscV :
  module LongCounter :
    input clock : Clock
    input reset : Reset
    output io : { value : UInt<64>}

    reg counter : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[Core.scala 26:24]
    node _counter_T = add(counter, UInt<1>("h1")) @[Core.scala 27:22]
    node _counter_T_1 = tail(_counter_T, 1) @[Core.scala 27:22]
    counter <= _counter_T_1 @[Core.scala 27:11]
    io.value <= counter @[Core.scala 28:12]

  module MachineTimer :
    input clock : Clock
    input reset : Reset
    output io : { mem : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, rready : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}, intr : UInt<1>, mtime : UInt<64>}

    reg mtime : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[MachineTimer.scala 14:22]
    reg mtimecmp : UInt<64>, clock with :
      reset => (reset, UInt<64>("hffffffff")) @[MachineTimer.scala 15:25]
    reg intr : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[MachineTimer.scala 16:21]
    node _mtime_T = add(mtime, UInt<1>("h1")) @[MachineTimer.scala 18:18]
    node _mtime_T_1 = tail(_mtime_T, 1) @[MachineTimer.scala 18:18]
    mtime <= _mtime_T_1 @[MachineTimer.scala 18:9]
    node _intr_T = geq(mtime, mtimecmp) @[MachineTimer.scala 19:17]
    intr <= _intr_T @[MachineTimer.scala 19:8]
    io.intr <= intr @[MachineTimer.scala 20:11]
    io.mtime <= mtime @[MachineTimer.scala 21:12]
    when io.mem.ren : @[MachineTimer.scala 23:21]
      node _T = eq(io.mem.raddr, UInt<1>("h0")) @[MachineTimer.scala 24:24]
      when _T : @[MachineTimer.scala 24:33]
        node _io_mem_rdata_T = bits(mtime, 31, 0) @[MachineTimer.scala 25:28]
        io.mem.rdata <= _io_mem_rdata_T @[MachineTimer.scala 25:20]
      else :
        node _T_1 = eq(io.mem.raddr, UInt<3>("h4")) @[MachineTimer.scala 26:30]
        when _T_1 : @[MachineTimer.scala 26:39]
          node _io_mem_rdata_T_1 = bits(mtime, 63, 32) @[MachineTimer.scala 27:28]
          io.mem.rdata <= _io_mem_rdata_T_1 @[MachineTimer.scala 27:20]
        else :
          node _T_2 = eq(io.mem.raddr, UInt<4>("h8")) @[MachineTimer.scala 28:30]
          when _T_2 : @[MachineTimer.scala 28:39]
            node _io_mem_rdata_T_2 = bits(mtimecmp, 31, 0) @[MachineTimer.scala 29:31]
            io.mem.rdata <= _io_mem_rdata_T_2 @[MachineTimer.scala 29:20]
          else :
            node _T_3 = eq(io.mem.raddr, UInt<4>("hc")) @[MachineTimer.scala 30:30]
            when _T_3 : @[MachineTimer.scala 30:40]
              node _io_mem_rdata_T_3 = bits(mtimecmp, 63, 32) @[MachineTimer.scala 31:31]
              io.mem.rdata <= _io_mem_rdata_T_3 @[MachineTimer.scala 31:20]
            else :
              io.mem.rdata <= UInt<32>("h0") @[MachineTimer.scala 33:20]
      io.mem.rvalid <= UInt<1>("h1") @[MachineTimer.scala 35:19]
    else :
      io.mem.rdata <= UInt<32>("h0") @[MachineTimer.scala 37:18]
      io.mem.rvalid <= UInt<1>("h0") @[MachineTimer.scala 38:19]
    io.mem.rready <= UInt<1>("h1") @[MachineTimer.scala 40:17]
    when io.mem.wen : @[MachineTimer.scala 42:21]
      node _T_4 = eq(io.mem.waddr, UInt<1>("h0")) @[MachineTimer.scala 43:24]
      when _T_4 : @[MachineTimer.scala 43:33]
        node _mtime_T_2 = bits(mtime, 63, 32) @[MachineTimer.scala 44:25]
        node _mtime_T_3 = cat(_mtime_T_2, io.mem.wdata) @[Cat.scala 31:58]
        mtime <= _mtime_T_3 @[MachineTimer.scala 44:13]
      else :
        node _T_5 = eq(io.mem.waddr, UInt<3>("h4")) @[MachineTimer.scala 45:30]
        when _T_5 : @[MachineTimer.scala 45:39]
          node _mtime_T_4 = bits(mtime, 31, 0) @[MachineTimer.scala 46:39]
          node _mtime_T_5 = cat(io.mem.wdata, _mtime_T_4) @[Cat.scala 31:58]
          mtime <= _mtime_T_5 @[MachineTimer.scala 46:13]
        else :
          node _T_6 = eq(io.mem.waddr, UInt<4>("h8")) @[MachineTimer.scala 47:30]
          when _T_6 : @[MachineTimer.scala 47:39]
            node _mtimecmp_T = bits(mtimecmp, 63, 32) @[MachineTimer.scala 48:31]
            node _mtimecmp_T_1 = cat(_mtimecmp_T, io.mem.wdata) @[Cat.scala 31:58]
            mtimecmp <= _mtimecmp_T_1 @[MachineTimer.scala 48:16]
          else :
            node _T_7 = eq(io.mem.waddr, UInt<4>("hc")) @[MachineTimer.scala 49:30]
            when _T_7 : @[MachineTimer.scala 49:40]
              node _mtimecmp_T_2 = bits(mtimecmp, 31, 0) @[MachineTimer.scala 50:45]
              node _mtimecmp_T_3 = cat(io.mem.wdata, _mtimecmp_T_2) @[Cat.scala 31:58]
              mtimecmp <= _mtimecmp_T_3 @[MachineTimer.scala 50:16]
    io.mem.wready <= UInt<1>("h1") @[MachineTimer.scala 53:17]

  module BranchPredictor :
    input clock : Clock
    input reset : Reset
    output io : { flip lu : { inst_pc : UInt<32>, flip br_hit : UInt<1>, flip br_pos : UInt<1>, flip br_addr : UInt<32>}, flip up : { update_en : UInt<1>, inst_pc : UInt<32>, br_pos : UInt<1>, br_addr : UInt<32>}}

    cmem bp_cache_hist : UInt<2> [256] @[BranchPredictor.scala 29:26]
    cmem bp_cache_tag : UInt<23> [256] @[BranchPredictor.scala 30:26]
    cmem bp_cache_br : UInt<32> [256] @[BranchPredictor.scala 31:26]
    reg bp_reg_rd_hist : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[BranchPredictor.scala 36:31]
    reg bp_reg_rd_tag : UInt<23>, clock with :
      reset => (reset, UInt<23>("h0")) @[BranchPredictor.scala 37:31]
    reg bp_reg_rd_br : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[BranchPredictor.scala 38:31]
    reg bp_reg_tag : UInt<23>, clock with :
      reset => (reset, UInt<23>("h0")) @[BranchPredictor.scala 39:31]
    node _bp_reg_tag_T = bits(io.lu.inst_pc, 31, 9) @[BranchPredictor.scala 41:30]
    bp_reg_tag <= _bp_reg_tag_T @[BranchPredictor.scala 41:14]
    node bp_index = bits(io.lu.inst_pc, 8, 1) @[BranchPredictor.scala 42:31]
    read mport bp_reg_rd_hist_MPORT = bp_cache_hist[bp_index], clock @[BranchPredictor.scala 43:39]
    bp_reg_rd_hist <= bp_reg_rd_hist_MPORT @[BranchPredictor.scala 43:18]
    read mport bp_reg_rd_tag_MPORT = bp_cache_tag[bp_index], clock @[BranchPredictor.scala 44:37]
    bp_reg_rd_tag <= bp_reg_rd_tag_MPORT @[BranchPredictor.scala 44:17]
    read mport bp_reg_rd_br_MPORT = bp_cache_br[bp_index], clock @[BranchPredictor.scala 45:35]
    bp_reg_rd_br <= bp_reg_rd_br_MPORT @[BranchPredictor.scala 45:16]
    node _bp_cache_do_br_T = bits(bp_reg_rd_hist, 1, 1) @[BranchPredictor.scala 46:38]
    node bp_cache_do_br = bits(_bp_cache_do_br_T, 0, 0) @[BranchPredictor.scala 46:75]
    node _io_lu_br_hit_T = eq(bp_reg_tag, bp_reg_rd_tag) @[BranchPredictor.scala 47:30]
    io.lu.br_hit <= _io_lu_br_hit_T @[BranchPredictor.scala 47:16]
    node _io_lu_br_pos_T = and(bp_cache_do_br, io.lu.br_hit) @[BranchPredictor.scala 48:34]
    io.lu.br_pos <= _io_lu_br_pos_T @[BranchPredictor.scala 48:16]
    wire _io_lu_br_addr_WIRE : UInt<32> @[BranchPredictor.scala 49:23]
    _io_lu_br_addr_WIRE is invalid @[BranchPredictor.scala 49:23]
    node _io_lu_br_addr_T = mux(io.lu.br_pos, bp_reg_rd_br, _io_lu_br_addr_WIRE) @[BranchPredictor.scala 49:23]
    io.lu.br_addr <= _io_lu_br_addr_T @[BranchPredictor.scala 49:17]
    reg bp_reg_update_pos : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[BranchPredictor.scala 52:38]
    reg bp_reg_update_br_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[BranchPredictor.scala 53:38]
    reg bp_reg_update_rd_hist : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[BranchPredictor.scala 54:38]
    reg bp_reg_update_rd_tag : UInt<23>, clock with :
      reset => (reset, UInt<23>("h0")) @[BranchPredictor.scala 55:38]
    reg bp_reg_update_rd_br : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[BranchPredictor.scala 56:38]
    reg bp_reg_update_write : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[BranchPredictor.scala 57:38]
    reg bp_reg_update_tag : UInt<23>, clock with :
      reset => (reset, UInt<23>("h0")) @[BranchPredictor.scala 58:38]
    reg bp_reg_update_index : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[BranchPredictor.scala 59:38]
    reg bp_reg_write_en : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[BranchPredictor.scala 60:38]
    reg bp_reg_write_index : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[BranchPredictor.scala 61:38]
    reg bp_reg_write_hist : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[BranchPredictor.scala 62:38]
    reg bp_reg_write_tag : UInt<23>, clock with :
      reset => (reset, UInt<23>("h0")) @[BranchPredictor.scala 63:38]
    reg bp_reg_write_br_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[BranchPredictor.scala 64:38]
    bp_reg_update_write <= io.up.update_en @[BranchPredictor.scala 65:23]
    bp_reg_update_pos <= io.up.br_pos @[BranchPredictor.scala 66:21]
    bp_reg_update_br_addr <= io.up.br_addr @[BranchPredictor.scala 67:25]
    node _bp_reg_update_tag_T = bits(io.up.inst_pc, 31, 9) @[BranchPredictor.scala 69:37]
    bp_reg_update_tag <= _bp_reg_update_tag_T @[BranchPredictor.scala 69:21]
    node bp_update_index = bits(io.up.inst_pc, 8, 1) @[BranchPredictor.scala 70:38]
    bp_reg_update_index <= bp_update_index @[BranchPredictor.scala 71:23]
    node _bp_update_hist_T = eq(bp_reg_update_rd_tag, bp_reg_update_tag) @[BranchPredictor.scala 72:49]
    node _bp_update_hist_T_1 = eq(bp_reg_update_rd_hist, UInt<2>("h3")) @[BranchPredictor.scala 74:51]
    node _bp_update_hist_T_2 = and(bp_reg_update_pos, _bp_update_hist_T_1) @[BranchPredictor.scala 74:26]
    node _bp_update_hist_T_3 = add(bp_reg_update_rd_hist, UInt<2>("h1")) @[BranchPredictor.scala 75:87]
    node _bp_update_hist_T_4 = tail(_bp_update_hist_T_3, 1) @[BranchPredictor.scala 75:87]
    node _bp_update_hist_T_5 = eq(bp_reg_update_pos, UInt<1>("h0")) @[BranchPredictor.scala 76:8]
    node _bp_update_hist_T_6 = eq(bp_reg_update_rd_hist, UInt<1>("h0")) @[BranchPredictor.scala 76:52]
    node _bp_update_hist_T_7 = and(_bp_update_hist_T_5, _bp_update_hist_T_6) @[BranchPredictor.scala 76:27]
    node _bp_update_hist_T_8 = eq(bp_reg_update_pos, UInt<1>("h0")) @[BranchPredictor.scala 77:7]
    node _bp_update_hist_T_9 = sub(bp_reg_update_rd_hist, UInt<2>("h1")) @[BranchPredictor.scala 77:87]
    node _bp_update_hist_T_10 = tail(_bp_update_hist_T_9, 1) @[BranchPredictor.scala 77:87]
    node _bp_update_hist_T_11 = mux(_bp_update_hist_T_8, _bp_update_hist_T_10, UInt<2>("h0")) @[Mux.scala 101:16]
    node _bp_update_hist_T_12 = mux(_bp_update_hist_T_7, UInt<2>("h0"), _bp_update_hist_T_11) @[Mux.scala 101:16]
    node _bp_update_hist_T_13 = mux(bp_reg_update_pos, _bp_update_hist_T_4, _bp_update_hist_T_12) @[Mux.scala 101:16]
    node _bp_update_hist_T_14 = mux(_bp_update_hist_T_2, UInt<2>("h3"), _bp_update_hist_T_13) @[Mux.scala 101:16]
    node _bp_update_hist_T_15 = mux(bp_reg_update_pos, UInt<2>("h2"), UInt<2>("h1")) @[BranchPredictor.scala 79:8]
    node bp_update_hist = mux(_bp_update_hist_T, _bp_update_hist_T_14, _bp_update_hist_T_15) @[BranchPredictor.scala 72:27]
    node bp_update_next_br_addr = mux(bp_reg_update_pos, bp_reg_update_br_addr, bp_reg_update_rd_br) @[BranchPredictor.scala 81:35]
    bp_reg_write_en <= bp_reg_update_write @[BranchPredictor.scala 82:24]
    bp_reg_write_index <= bp_reg_update_index @[BranchPredictor.scala 83:24]
    bp_reg_write_hist <= bp_update_hist @[BranchPredictor.scala 84:24]
    bp_reg_write_tag <= bp_reg_update_tag @[BranchPredictor.scala 85:24]
    bp_reg_write_br_addr <= bp_update_next_br_addr @[BranchPredictor.scala 86:24]
    node bp_update_rw_index = mux(io.up.update_en, bp_update_index, bp_reg_write_index) @[BranchPredictor.scala 87:31]
    when io.up.update_en : @[BranchPredictor.scala 88:25]
      read mport bp_reg_update_rd_hist_MPORT = bp_cache_hist[bp_update_rw_index], clock @[BranchPredictor.scala 89:48]
      bp_reg_update_rd_hist <= bp_reg_update_rd_hist_MPORT @[BranchPredictor.scala 89:27]
      read mport bp_reg_update_rd_tag_MPORT = bp_cache_tag[bp_update_rw_index], clock @[BranchPredictor.scala 90:47]
      bp_reg_update_rd_tag <= bp_reg_update_rd_tag_MPORT @[BranchPredictor.scala 90:27]
      read mport bp_reg_update_rd_br_MPORT = bp_cache_br[bp_update_rw_index], clock @[BranchPredictor.scala 91:46]
      bp_reg_update_rd_br <= bp_reg_update_rd_br_MPORT @[BranchPredictor.scala 91:27]
    node _T = eq(io.up.update_en, UInt<1>("h0")) @[BranchPredictor.scala 93:8]
    node _T_1 = and(_T, bp_reg_write_en) @[BranchPredictor.scala 93:25]
    when _T_1 : @[BranchPredictor.scala 93:45]
      write mport MPORT = bp_cache_hist[bp_update_rw_index], clock
      MPORT <= bp_reg_write_hist
      write mport MPORT_1 = bp_cache_tag[bp_update_rw_index], clock
      MPORT_1 <= bp_reg_write_tag
      write mport MPORT_2 = bp_cache_br[bp_update_rw_index], clock
      MPORT_2 <= bp_reg_write_br_addr

  module Core :
    input clock : Clock
    input reset : Reset
    output io : { flip imem : { flip addr : UInt<32>, inst : UInt<32>}, flip dmem : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, rready : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}, mtimer_mem : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, rready : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}, flip intr : UInt<1>, gp : UInt<32>, exit : UInt<1>, debug_signal : { mem_reg_pc : UInt<32>, csr_rdata : UInt<32>, mem_reg_csr_addr : UInt<32>, me_intr : UInt<1>, cycle_counter : UInt<64>, instret : UInt<64>}}

    cmem regfile : UInt<32> [32] @[Core.scala 53:20]
    reg csr_trap_vector : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 55:32]
    inst cycle_counter of LongCounter @[Core.scala 56:29]
    cycle_counter.clock <= clock
    cycle_counter.reset <= reset
    inst mtimer of MachineTimer @[Core.scala 57:22]
    mtimer.clock <= clock
    mtimer.reset <= reset
    reg instret : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[Core.scala 58:24]
    reg csr_mcause : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 59:29]
    reg csr_mtval : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 60:29]
    reg csr_mepc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 61:29]
    reg csr_mstatus : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 62:29]
    reg csr_mscratch : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 63:29]
    reg csr_mie : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 64:29]
    reg csr_mip : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 65:29]
    mtimer.io.mem.wdata <= io.mtimer_mem.wdata @[Core.scala 67:17]
    mtimer.io.mem.wstrb <= io.mtimer_mem.wstrb @[Core.scala 67:17]
    io.mtimer_mem.wready <= mtimer.io.mem.wready @[Core.scala 67:17]
    mtimer.io.mem.wen <= io.mtimer_mem.wen @[Core.scala 67:17]
    mtimer.io.mem.waddr <= io.mtimer_mem.waddr @[Core.scala 67:17]
    io.mtimer_mem.rready <= mtimer.io.mem.rready @[Core.scala 67:17]
    io.mtimer_mem.rvalid <= mtimer.io.mem.rvalid @[Core.scala 67:17]
    mtimer.io.mem.ren <= io.mtimer_mem.ren @[Core.scala 67:17]
    io.mtimer_mem.rdata <= mtimer.io.mem.rdata @[Core.scala 67:17]
    mtimer.io.mem.raddr <= io.mtimer_mem.raddr @[Core.scala 67:17]
    reg id_reg_pc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 73:38]
    reg id_reg_pc_cache : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 74:38]
    reg id_reg_inst : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 75:38]
    reg id_reg_stall : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 76:38]
    reg id_reg_is_bp_pos : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 77:38]
    reg id_reg_bp_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 78:38]
    reg id_reg_is_trap : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 79:38]
    reg id_reg_mcause : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 80:38]
    reg id_reg_mtval : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 81:38]
    reg ex1_reg_pc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 84:38]
    reg ex1_reg_wb_addr : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 85:38]
    reg ex1_reg_op1_sel : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 86:38]
    reg ex1_reg_op2_sel : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Core.scala 87:38]
    reg ex1_reg_rs1_addr : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 88:38]
    reg ex1_reg_rs2_addr : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 89:38]
    reg ex1_reg_op1_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 90:38]
    reg ex1_reg_op2_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 91:38]
    reg ex1_reg_rs2_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 92:38]
    reg ex1_reg_exe_fun : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 93:38]
    reg ex1_reg_mem_wen : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Core.scala 94:38]
    reg ex1_reg_rf_wen : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Core.scala 95:38]
    reg ex1_reg_wb_sel : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 96:38]
    reg ex1_reg_csr_addr : UInt<12>, clock with :
      reset => (reset, UInt<12>("h0")) @[Core.scala 97:38]
    reg ex1_reg_csr_cmd : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 98:38]
    reg ex1_reg_imm_b_sext : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 101:38]
    reg ex1_reg_mem_w : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 104:38]
    reg ex1_reg_is_j : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 105:39]
    reg ex1_reg_is_bp_pos : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 106:39]
    reg ex1_reg_bp_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 107:39]
    reg ex1_reg_is_half : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 108:39]
    reg ex1_reg_is_valid_inst : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 109:39]
    reg ex1_reg_is_trap : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 110:39]
    reg ex1_reg_mcause : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 111:39]
    reg ex1_reg_mtval : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 112:39]
    reg ex2_reg_pc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 115:38]
    reg ex2_reg_wb_addr : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 116:38]
    reg ex2_reg_op1_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 117:38]
    reg ex2_reg_op2_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 118:38]
    reg ex2_reg_rs2_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 119:38]
    reg ex2_reg_exe_fun : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 120:38]
    reg ex2_reg_mem_wen : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Core.scala 121:38]
    reg ex2_reg_rf_wen : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Core.scala 122:38]
    reg ex2_reg_wb_sel : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 123:38]
    reg ex2_reg_csr_addr : UInt<12>, clock with :
      reset => (reset, UInt<12>("h0")) @[Core.scala 124:38]
    reg ex2_reg_csr_cmd : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 125:38]
    reg ex2_reg_imm_b_sext : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 126:38]
    reg ex2_reg_mem_w : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 127:38]
    reg ex2_reg_is_j : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 128:38]
    reg ex2_reg_is_bp_pos : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 129:38]
    reg ex2_reg_bp_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 130:38]
    reg ex2_reg_is_half : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 131:38]
    reg ex2_reg_is_valid_inst : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 132:38]
    reg ex2_reg_is_trap : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 133:38]
    reg ex2_reg_mcause : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 134:38]
    reg ex2_reg_mtval : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 135:38]
    reg ex3_reg_bp_en : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 138:41]
    reg ex3_reg_pc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 139:41]
    reg ex3_reg_is_cond_br : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 140:41]
    reg ex3_reg_is_cond_br_inst : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 141:41]
    reg ex3_reg_is_uncond_br : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 142:41]
    reg ex3_reg_cond_br_target : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 143:41]
    reg ex3_reg_uncond_br_target : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 144:41]
    reg ex3_reg_is_j : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 145:41]
    reg ex3_reg_is_bp_pos : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 146:41]
    reg ex3_reg_bp_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 147:41]
    reg ex3_reg_is_half : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 148:41]
    reg mem_reg_en : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 151:38]
    reg mem_reg_pc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 152:38]
    reg mem_reg_wb_addr : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 153:38]
    reg mem_reg_op1_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 154:38]
    reg mem_reg_rs2_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 155:38]
    reg mem_reg_mem_wen : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Core.scala 156:38]
    reg mem_reg_rf_wen : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Core.scala 157:38]
    reg mem_reg_wb_sel : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 158:38]
    reg mem_reg_csr_addr : UInt<12>, clock with :
      reset => (reset, UInt<12>("h0")) @[Core.scala 159:38]
    reg mem_reg_csr_cmd : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 160:38]
    reg mem_reg_alu_out : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 162:38]
    reg mem_reg_mem_w : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 163:38]
    reg mem_reg_mem_wstrb : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Core.scala 164:38]
    reg mem_reg_is_half : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 165:38]
    reg mem_reg_is_valid_inst : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 166:38]
    reg mem_reg_is_trap : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 167:38]
    reg mem_reg_mcause : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 168:38]
    reg mem_reg_mtval : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 169:38]
    reg wb_reg_wb_addr : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 172:38]
    reg wb_reg_rf_wen : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Core.scala 173:38]
    reg wb_reg_wb_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 174:38]
    reg wb_reg_is_valid_inst : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 175:38]
    reg if2_reg_is_bp_pos : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 177:35]
    reg if2_reg_bp_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 178:35]
    wire if2_is_uncond_br : UInt<1> @[Core.scala 179:32]
    wire if2_uncond_br_addr : UInt<32> @[Core.scala 180:32]
    reg if2_reg_is_uncond_br : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 181:39]
    reg if2_reg_uncond_br_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 182:39]
    wire id_stall : UInt<1> @[Core.scala 183:32]
    wire ex1_stall : UInt<1> @[Core.scala 184:32]
    wire mem_stall : UInt<1> @[Core.scala 185:32]
    reg ex3_reg_is_br : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 186:35]
    reg ex3_reg_br_target : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 187:35]
    reg ex3_reg_is_br_before_trap : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 188:42]
    reg ex3_reg_trap_pc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 189:35]
    reg mem_reg_is_br : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 190:35]
    reg mem_reg_br_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 191:35]
    wire ic_addr_en : UInt<1> @[Core.scala 196:29]
    wire ic_addr : UInt<32> @[Core.scala 197:29]
    wire ic_read_en2 : UInt<1> @[Core.scala 198:29]
    wire ic_read_en4 : UInt<1> @[Core.scala 199:29]
    reg ic_reg_read_rdy : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 200:32]
    reg ic_reg_half_rdy : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 201:32]
    wire ic_data_out : UInt<32> @[Core.scala 202:29]
    reg ic_reg_addr_out : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 203:32]
    reg ic_reg_mem_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 205:33]
    reg ic_reg_inst_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 206:33]
    reg ic_reg_half : UInt<16>, clock with :
      reset => (reset, UInt<16>("h0")) @[Core.scala 207:33]
    node _ic_next_addr_T = or(ic_reg_half_rdy, ic_reg_read_rdy) @[Core.scala 211:23]
    node _ic_next_addr_T_1 = and(_ic_next_addr_T, ic_read_en2) @[Core.scala 211:43]
    node _ic_next_addr_T_2 = add(ic_reg_addr_out, UInt<32>("h2")) @[Core.scala 211:79]
    node _ic_next_addr_T_3 = tail(_ic_next_addr_T_2, 1) @[Core.scala 211:79]
    node _ic_next_addr_T_4 = and(ic_reg_read_rdy, ic_read_en4) @[Core.scala 212:22]
    node _ic_next_addr_T_5 = add(ic_reg_addr_out, UInt<32>("h4")) @[Core.scala 212:58]
    node _ic_next_addr_T_6 = tail(_ic_next_addr_T_5, 1) @[Core.scala 212:58]
    node _ic_next_addr_T_7 = mux(_ic_next_addr_T_4, _ic_next_addr_T_6, ic_reg_addr_out) @[Mux.scala 101:16]
    node _ic_next_addr_T_8 = mux(_ic_next_addr_T_1, _ic_next_addr_T_3, _ic_next_addr_T_7) @[Mux.scala 101:16]
    node ic_next_addr = mux(ic_addr_en, ic_addr, _ic_next_addr_T_8) @[Mux.scala 101:16]
    node _ic_fill_half_T = bits(ic_addr, 1, 1) @[Core.scala 214:43]
    node _ic_fill_half_T_1 = bits(_ic_fill_half_T, 0, 0) @[Core.scala 214:47]
    node ic_fill_half = and(ic_addr_en, _ic_fill_half_T_1) @[Core.scala 214:33]
    node _ic_mem_addr_T = bits(ic_next_addr, 31, 2) @[Core.scala 216:21]
    node _ic_mem_addr_T_1 = mux(UInt<1>("h0"), UInt<2>("h3"), UInt<2>("h0")) @[Bitwise.scala 74:12]
    node _ic_mem_addr_T_2 = cat(_ic_mem_addr_T, _ic_mem_addr_T_1) @[Cat.scala 31:58]
    node _ic_mem_addr_T_3 = add(ic_next_addr, UInt<32>("h2")) @[Core.scala 217:23]
    node _ic_mem_addr_T_4 = tail(_ic_mem_addr_T_3, 1) @[Core.scala 217:23]
    node _ic_mem_addr_T_5 = bits(_ic_mem_addr_T_4, 31, 2) @[Core.scala 217:41]
    node _ic_mem_addr_T_6 = mux(UInt<1>("h0"), UInt<2>("h3"), UInt<2>("h0")) @[Bitwise.scala 74:12]
    node _ic_mem_addr_T_7 = cat(_ic_mem_addr_T_5, _ic_mem_addr_T_6) @[Cat.scala 31:58]
    node ic_mem_addr = mux(ic_fill_half, _ic_mem_addr_T_2, _ic_mem_addr_T_7) @[Core.scala 215:24]
    ic_reg_half_rdy <= UInt<1>("h1") @[Core.scala 219:19]
    node _ic_reg_read_rdy_T = bits(ic_addr, 1, 1) @[Core.scala 220:45]
    node _ic_reg_read_rdy_T_1 = bits(_ic_reg_read_rdy_T, 0, 0) @[Core.scala 220:49]
    node _ic_reg_read_rdy_T_2 = and(ic_addr_en, _ic_reg_read_rdy_T_1) @[Core.scala 220:35]
    node _ic_reg_read_rdy_T_3 = eq(_ic_reg_read_rdy_T_2, UInt<1>("h0")) @[Core.scala 220:22]
    ic_reg_read_rdy <= _ic_reg_read_rdy_T_3 @[Core.scala 220:19]
    io.imem.addr <= ic_mem_addr @[Core.scala 221:16]
    ic_reg_addr_out <= ic_next_addr @[Core.scala 222:19]
    node _ic_reg_half_T = eq(ic_reg_read_rdy, UInt<1>("h0")) @[Core.scala 225:6]
    node _ic_reg_half_T_1 = or(_ic_reg_half_T, ic_read_en2) @[Core.scala 225:23]
    node _ic_reg_half_T_2 = or(_ic_reg_half_T_1, ic_read_en4) @[Core.scala 225:38]
    node _ic_reg_half_T_3 = bits(io.imem.inst, 31, 16) @[Core.scala 225:69]
    node _ic_reg_half_T_4 = mux(_ic_reg_half_T_2, _ic_reg_half_T_3, ic_reg_half) @[Mux.scala 101:16]
    ic_reg_half <= _ic_reg_half_T_4 @[Core.scala 224:15]
    node _ic_data_out_T = bits(ic_reg_addr_out, 1, 1) @[Core.scala 228:21]
    node _ic_data_out_T_1 = bits(_ic_data_out_T, 0, 0) @[Core.scala 228:25]
    node _ic_data_out_T_2 = and(_ic_data_out_T_1, ic_reg_read_rdy) @[Core.scala 228:32]
    node _ic_data_out_T_3 = bits(io.imem.inst, 15, 0) @[Core.scala 228:71]
    node _ic_data_out_T_4 = cat(_ic_data_out_T_3, ic_reg_half) @[Cat.scala 31:58]
    node _ic_data_out_T_5 = bits(ic_reg_addr_out, 1, 1) @[Core.scala 229:21]
    node _ic_data_out_T_6 = bits(_ic_data_out_T_5, 0, 0) @[Core.scala 229:25]
    node _ic_data_out_T_7 = eq(ic_reg_read_rdy, UInt<1>("h0")) @[Core.scala 229:35]
    node _ic_data_out_T_8 = and(_ic_data_out_T_6, _ic_data_out_T_7) @[Core.scala 229:32]
    node _ic_data_out_T_9 = mux(UInt<1>("h0"), UInt<16>("hffff"), UInt<16>("h0")) @[Bitwise.scala 74:12]
    node _ic_data_out_T_10 = bits(io.imem.inst, 31, 16) @[Core.scala 229:95]
    node _ic_data_out_T_11 = cat(_ic_data_out_T_9, _ic_data_out_T_10) @[Cat.scala 31:58]
    node _ic_data_out_T_12 = mux(_ic_data_out_T_8, _ic_data_out_T_11, io.imem.inst) @[Mux.scala 101:16]
    node _ic_data_out_T_13 = mux(_ic_data_out_T_2, _ic_data_out_T_4, _ic_data_out_T_12) @[Mux.scala 101:16]
    ic_data_out <= _ic_data_out_T_13 @[Core.scala 227:15]
    inst bp of BranchPredictor @[Core.scala 235:18]
    bp.clock <= clock
    bp.reset <= reset
    reg if1_reg_carib_counter : UInt<18>, clock with :
      reset => (reset, UInt<18>("h3ffff")) @[Core.scala 240:38]
    reg if1_reg_first : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[Core.scala 241:30]
    if1_reg_first <= UInt<1>("h0") @[Core.scala 242:17]
    node _if1_jump_addr_T = mux(if1_reg_first, UInt<28>("h8000000"), UInt<32>("h0")) @[Mux.scala 101:16]
    node _if1_jump_addr_T_1 = mux(if2_reg_is_uncond_br, if2_reg_uncond_br_addr, _if1_jump_addr_T) @[Mux.scala 101:16]
    node _if1_jump_addr_T_2 = mux(if2_reg_is_bp_pos, if2_reg_bp_addr, _if1_jump_addr_T_1) @[Mux.scala 101:16]
    node _if1_jump_addr_T_3 = mux(ex3_reg_is_br, ex3_reg_br_target, _if1_jump_addr_T_2) @[Mux.scala 101:16]
    node if1_jump_addr = mux(mem_reg_is_br, mem_reg_br_addr, _if1_jump_addr_T_3) @[Mux.scala 101:16]
    node _if1_is_jump_T = or(mem_reg_is_br, ex3_reg_is_br) @[Core.scala 256:35]
    node _if1_is_jump_T_1 = or(_if1_is_jump_T, if2_reg_is_bp_pos) @[Core.scala 256:52]
    node _if1_is_jump_T_2 = or(_if1_is_jump_T_1, if2_reg_is_uncond_br) @[Core.scala 256:73]
    node if1_is_jump = or(_if1_is_jump_T_2, if1_reg_first) @[Core.scala 256:97]
    ic_addr_en <= if1_is_jump @[Core.scala 258:15]
    ic_addr <= if1_jump_addr @[Core.scala 259:15]
    reg if1_reg_next_pc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 261:32]
    node if1_next_pc = mux(if1_is_jump, if1_jump_addr, if1_reg_next_pc) @[Core.scala 262:24]
    node _if1_next_pc_4_T = add(if1_next_pc, UInt<32>("h4")) @[Core.scala 263:35]
    node if1_next_pc_4 = tail(_if1_next_pc_4_T, 1) @[Core.scala 263:35]
    node _if1_reg_next_pc_T = mux(id_reg_stall, if1_next_pc, if1_next_pc_4) @[Core.scala 264:25]
    if1_reg_next_pc <= _if1_reg_next_pc_T @[Core.scala 264:19]
    bp.io.lu.inst_pc <= if1_next_pc @[Core.scala 265:20]
    reg if2_reg_pc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h8000000")) @[Core.scala 273:29]
    reg if2_reg_inst : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 274:29]
    node _is_half_inst_T = bits(ic_data_out, 1, 0) @[Core.scala 276:34]
    node is_half_inst = neq(_is_half_inst_T, UInt<2>("h3")) @[Core.scala 276:41]
    node _ic_read_en2_T = eq(id_reg_stall, UInt<1>("h0")) @[Core.scala 277:18]
    node _ic_read_en2_T_1 = and(_ic_read_en2_T, is_half_inst) @[Core.scala 277:32]
    ic_read_en2 <= _ic_read_en2_T_1 @[Core.scala 277:15]
    node _ic_read_en4_T = eq(id_reg_stall, UInt<1>("h0")) @[Core.scala 278:18]
    node _ic_read_en4_T_1 = eq(is_half_inst, UInt<1>("h0")) @[Core.scala 278:35]
    node _ic_read_en4_T_2 = and(_ic_read_en4_T, _ic_read_en4_T_1) @[Core.scala 278:32]
    ic_read_en4 <= _ic_read_en4_T_2 @[Core.scala 278:15]
    node _if2_pc_T = and(ic_reg_half_rdy, is_half_inst) @[Core.scala 279:74]
    node _if2_pc_T_1 = or(ic_reg_read_rdy, _if2_pc_T) @[Core.scala 279:54]
    node _if2_pc_T_2 = eq(_if2_pc_T_1, UInt<1>("h0")) @[Core.scala 279:36]
    node _if2_pc_T_3 = or(id_reg_stall, _if2_pc_T_2) @[Core.scala 279:33]
    node if2_pc = mux(_if2_pc_T_3, if2_reg_pc, ic_reg_addr_out) @[Core.scala 279:19]
    if2_reg_pc <= if2_pc @[Core.scala 283:14]
    node _if2_inst_T = and(ic_reg_half_rdy, is_half_inst) @[Core.scala 292:22]
    node _if2_inst_T_1 = mux(_if2_inst_T, ic_data_out, UInt<32>("h13")) @[Mux.scala 101:16]
    node _if2_inst_T_2 = mux(ic_reg_read_rdy, ic_data_out, _if2_inst_T_1) @[Mux.scala 101:16]
    node _if2_inst_T_3 = mux(if2_reg_is_uncond_br, UInt<32>("h13"), _if2_inst_T_2) @[Mux.scala 101:16]
    node _if2_inst_T_4 = mux(if2_reg_is_bp_pos, UInt<32>("h13"), _if2_inst_T_3) @[Mux.scala 101:16]
    node _if2_inst_T_5 = mux(id_reg_stall, if2_reg_inst, _if2_inst_T_4) @[Mux.scala 101:16]
    node _if2_inst_T_6 = mux(mem_reg_is_br, UInt<32>("h13"), _if2_inst_T_5) @[Mux.scala 101:16]
    node if2_inst = mux(ex3_reg_is_br, UInt<32>("h13"), _if2_inst_T_6) @[Mux.scala 101:16]
    if2_reg_inst <= if2_inst @[Core.scala 294:16]
    node _if2_is_cond_br_w_T = bits(if2_inst, 6, 0) @[Core.scala 295:35]
    node if2_is_cond_br_w = eq(_if2_is_cond_br_w_T, UInt<7>("h63")) @[Core.scala 295:42]
    node _if2_is_cond_br_c_T = bits(if2_inst, 15, 14) @[Core.scala 296:35]
    node _if2_is_cond_br_c_T_1 = eq(_if2_is_cond_br_c_T, UInt<2>("h3")) @[Core.scala 296:44]
    node _if2_is_cond_br_c_T_2 = bits(if2_inst, 1, 0) @[Core.scala 296:63]
    node _if2_is_cond_br_c_T_3 = eq(_if2_is_cond_br_c_T_2, UInt<1>("h1")) @[Core.scala 296:70]
    node if2_is_cond_br_c = and(_if2_is_cond_br_c_T_1, _if2_is_cond_br_c_T_3) @[Core.scala 296:52]
    node if2_is_cond_br = or(if2_is_cond_br_w, if2_is_cond_br_c) @[Core.scala 297:41]
    node _if2_is_jal_w_T = bits(if2_inst, 6, 0) @[Core.scala 298:31]
    node if2_is_jal_w = eq(_if2_is_jal_w_T, UInt<7>("h6f")) @[Core.scala 298:38]
    node _if2_is_jal_c_T = bits(if2_inst, 14, 13) @[Core.scala 299:31]
    node _if2_is_jal_c_T_1 = eq(_if2_is_jal_c_T, UInt<1>("h1")) @[Core.scala 299:40]
    node _if2_is_jal_c_T_2 = bits(if2_inst, 1, 0) @[Core.scala 299:59]
    node _if2_is_jal_c_T_3 = eq(_if2_is_jal_c_T_2, UInt<1>("h1")) @[Core.scala 299:66]
    node if2_is_jal_c = and(_if2_is_jal_c_T_1, _if2_is_jal_c_T_3) @[Core.scala 299:48]
    node if2_is_jal = or(if2_is_jal_w, if2_is_jal_c) @[Core.scala 300:33]
    node _if2_is_jalr_T = bits(if2_inst, 6, 0) @[Core.scala 301:31]
    node _if2_is_jalr_T_1 = eq(_if2_is_jalr_T, UInt<7>("h67")) @[Core.scala 301:38]
    node _if2_is_jalr_T_2 = bits(if2_inst, 15, 13) @[Core.scala 301:62]
    node _if2_is_jalr_T_3 = eq(_if2_is_jalr_T_2, UInt<3>("h4")) @[Core.scala 301:71]
    node _if2_is_jalr_T_4 = bits(if2_inst, 6, 0) @[Core.scala 301:90]
    node _if2_is_jalr_T_5 = eq(_if2_is_jalr_T_4, UInt<2>("h2")) @[Core.scala 301:97]
    node _if2_is_jalr_T_6 = and(_if2_is_jalr_T_3, _if2_is_jalr_T_5) @[Core.scala 301:79]
    node if2_is_jalr = or(_if2_is_jalr_T_1, _if2_is_jalr_T_6) @[Core.scala 301:50]
    node if2_is_bp_br = or(if2_is_cond_br, if2_is_jalr) @[Core.scala 302:37]
    node _if2_w_imm_b_T = bits(if2_inst, 31, 31) @[Core.scala 303:42]
    node _if2_w_imm_b_T_1 = bits(_if2_w_imm_b_T, 0, 0) @[Bitwise.scala 74:15]
    node _if2_w_imm_b_T_2 = mux(_if2_w_imm_b_T_1, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 74:12]
    node _if2_w_imm_b_T_3 = bits(if2_inst, 7, 7) @[Core.scala 303:57]
    node _if2_w_imm_b_T_4 = bits(if2_inst, 30, 25) @[Core.scala 303:70]
    node _if2_w_imm_b_T_5 = bits(if2_inst, 11, 8) @[Core.scala 303:88]
    node if2_w_imm_b_lo = cat(_if2_w_imm_b_T_5, UInt<1>("h0")) @[Cat.scala 31:58]
    node if2_w_imm_b_hi_hi = cat(_if2_w_imm_b_T_2, _if2_w_imm_b_T_3) @[Cat.scala 31:58]
    node if2_w_imm_b_hi = cat(if2_w_imm_b_hi_hi, _if2_w_imm_b_T_4) @[Cat.scala 31:58]
    node if2_w_imm_b = cat(if2_w_imm_b_hi, if2_w_imm_b_lo) @[Cat.scala 31:58]
    node _if2_c_imm_b_T = bits(if2_inst, 12, 12) @[Core.scala 304:42]
    node _if2_c_imm_b_T_1 = bits(_if2_c_imm_b_T, 0, 0) @[Bitwise.scala 74:15]
    node _if2_c_imm_b_T_2 = mux(_if2_c_imm_b_T_1, UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 74:12]
    node _if2_c_imm_b_T_3 = bits(if2_inst, 6, 5) @[Core.scala 304:57]
    node _if2_c_imm_b_T_4 = bits(if2_inst, 2, 2) @[Core.scala 304:73]
    node _if2_c_imm_b_T_5 = bits(if2_inst, 11, 10) @[Core.scala 304:86]
    node _if2_c_imm_b_T_6 = bits(if2_inst, 4, 3) @[Core.scala 304:104]
    node if2_c_imm_b_lo_hi = cat(_if2_c_imm_b_T_5, _if2_c_imm_b_T_6) @[Cat.scala 31:58]
    node if2_c_imm_b_lo = cat(if2_c_imm_b_lo_hi, UInt<1>("h0")) @[Cat.scala 31:58]
    node if2_c_imm_b_hi_hi = cat(_if2_c_imm_b_T_2, _if2_c_imm_b_T_3) @[Cat.scala 31:58]
    node if2_c_imm_b_hi = cat(if2_c_imm_b_hi_hi, _if2_c_imm_b_T_4) @[Cat.scala 31:58]
    node if2_c_imm_b = cat(if2_c_imm_b_hi, if2_c_imm_b_lo) @[Cat.scala 31:58]
    node _if2_w_imm_j_T = bits(if2_inst, 31, 31) @[Core.scala 305:42]
    node _if2_w_imm_j_T_1 = bits(_if2_w_imm_j_T, 0, 0) @[Bitwise.scala 74:15]
    node _if2_w_imm_j_T_2 = mux(_if2_w_imm_j_T_1, UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 74:12]
    node _if2_w_imm_j_T_3 = bits(if2_inst, 19, 12) @[Core.scala 305:57]
    node _if2_w_imm_j_T_4 = bits(if2_inst, 20, 20) @[Core.scala 305:75]
    node _if2_w_imm_j_T_5 = bits(if2_inst, 30, 21) @[Core.scala 305:89]
    node if2_w_imm_j_lo = cat(_if2_w_imm_j_T_5, UInt<1>("h0")) @[Cat.scala 31:58]
    node if2_w_imm_j_hi_hi = cat(_if2_w_imm_j_T_2, _if2_w_imm_j_T_3) @[Cat.scala 31:58]
    node if2_w_imm_j_hi = cat(if2_w_imm_j_hi_hi, _if2_w_imm_j_T_4) @[Cat.scala 31:58]
    node if2_w_imm_j = cat(if2_w_imm_j_hi, if2_w_imm_j_lo) @[Cat.scala 31:58]
    node _if2_c_imm_j_T = bits(if2_inst, 12, 12) @[Core.scala 306:42]
    node _if2_c_imm_j_T_1 = bits(_if2_c_imm_j_T, 0, 0) @[Bitwise.scala 74:15]
    node _if2_c_imm_j_T_2 = mux(_if2_c_imm_j_T_1, UInt<21>("h1fffff"), UInt<21>("h0")) @[Bitwise.scala 74:12]
    node _if2_c_imm_j_T_3 = bits(if2_inst, 8, 8) @[Core.scala 306:57]
    node _if2_c_imm_j_T_4 = bits(if2_inst, 10, 9) @[Core.scala 306:70]
    node _if2_c_imm_j_T_5 = bits(if2_inst, 6, 6) @[Core.scala 306:87]
    node _if2_c_imm_j_T_6 = bits(if2_inst, 7, 7) @[Core.scala 306:100]
    node _if2_c_imm_j_T_7 = bits(if2_inst, 2, 2) @[Core.scala 306:113]
    node _if2_c_imm_j_T_8 = bits(if2_inst, 11, 11) @[Core.scala 306:126]
    node _if2_c_imm_j_T_9 = bits(if2_inst, 5, 3) @[Core.scala 306:140]
    node if2_c_imm_j_lo_lo = cat(_if2_c_imm_j_T_9, UInt<1>("h0")) @[Cat.scala 31:58]
    node if2_c_imm_j_lo_hi = cat(_if2_c_imm_j_T_7, _if2_c_imm_j_T_8) @[Cat.scala 31:58]
    node if2_c_imm_j_lo = cat(if2_c_imm_j_lo_hi, if2_c_imm_j_lo_lo) @[Cat.scala 31:58]
    node if2_c_imm_j_hi_lo = cat(_if2_c_imm_j_T_5, _if2_c_imm_j_T_6) @[Cat.scala 31:58]
    node if2_c_imm_j_hi_hi_hi = cat(_if2_c_imm_j_T_2, _if2_c_imm_j_T_3) @[Cat.scala 31:58]
    node if2_c_imm_j_hi_hi = cat(if2_c_imm_j_hi_hi_hi, _if2_c_imm_j_T_4) @[Cat.scala 31:58]
    node if2_c_imm_j_hi = cat(if2_c_imm_j_hi_hi, if2_c_imm_j_hi_lo) @[Cat.scala 31:58]
    node if2_c_imm_j = cat(if2_c_imm_j_hi, if2_c_imm_j_lo) @[Cat.scala 31:58]
    node if2_imm_b_sext = mux(if2_is_cond_br_w, if2_w_imm_b, if2_c_imm_b) @[Core.scala 307:27]
    node if2_imm_j_sext = mux(if2_is_jal_w, if2_w_imm_j, if2_c_imm_j) @[Core.scala 308:27]
    node _if2_is_uncond_br_T = mux(id_reg_stall, if2_reg_is_uncond_br, if2_is_jal) @[Core.scala 309:26]
    if2_is_uncond_br <= _if2_is_uncond_br_T @[Core.scala 309:20]
    if2_reg_is_uncond_br <= if2_is_uncond_br @[Core.scala 313:24]
    node _if2_jal_addr_T = add(if2_pc, if2_imm_j_sext) @[Core.scala 314:29]
    node if2_jal_addr = tail(_if2_jal_addr_T, 1) @[Core.scala 314:29]
    wire _if2_uncond_br_addr_WIRE : UInt<32> @[Mux.scala 101:16]
    _if2_uncond_br_addr_WIRE is invalid @[Mux.scala 101:16]
    node _if2_uncond_br_addr_T = mux(if2_is_jal, if2_jal_addr, _if2_uncond_br_addr_WIRE) @[Mux.scala 101:16]
    node _if2_uncond_br_addr_T_1 = mux(id_reg_stall, if2_reg_uncond_br_addr, _if2_uncond_br_addr_T) @[Mux.scala 101:16]
    if2_uncond_br_addr <= _if2_uncond_br_addr_T_1 @[Core.scala 315:22]
    if2_reg_uncond_br_addr <= if2_uncond_br_addr @[Core.scala 319:26]
    node _if2_is_bp_pos_T = and(if2_is_bp_br, bp.io.lu.br_pos) @[Core.scala 322:19]
    node _if2_is_bp_pos_T_1 = eq(bp.io.lu.br_hit, UInt<1>("h0")) @[Core.scala 323:26]
    node _if2_is_bp_pos_T_2 = and(if2_is_cond_br, _if2_is_bp_pos_T_1) @[Core.scala 323:23]
    node _if2_is_bp_pos_T_3 = bits(if2_imm_b_sext, 31, 31) @[Core.scala 323:60]
    node _if2_is_bp_pos_T_4 = bits(_if2_is_bp_pos_T_3, 0, 0) @[Core.scala 323:71]
    node _if2_is_bp_pos_T_5 = and(_if2_is_bp_pos_T_2, _if2_is_bp_pos_T_4) @[Core.scala 323:43]
    node _if2_is_bp_pos_T_6 = or(_if2_is_bp_pos_T, _if2_is_bp_pos_T_5) @[Core.scala 322:39]
    node if2_is_bp_pos = mux(id_reg_stall, if2_reg_is_bp_pos, _if2_is_bp_pos_T_6) @[Core.scala 320:26]
    if2_reg_is_bp_pos <= if2_is_bp_pos @[Core.scala 325:21]
    node _if2_cond_br_addr_T = add(if2_pc, if2_imm_b_sext) @[Core.scala 326:33]
    node if2_cond_br_addr = tail(_if2_cond_br_addr_T, 1) @[Core.scala 326:33]
    node _if2_bp_addr_T = and(if2_is_bp_br, bp.io.lu.br_pos) @[Core.scala 329:19]
    node _if2_bp_addr_T_1 = eq(bp.io.lu.br_hit, UInt<1>("h0")) @[Core.scala 330:6]
    node _if2_bp_addr_T_2 = and(_if2_bp_addr_T_1, if2_is_cond_br) @[Core.scala 330:23]
    wire _if2_bp_addr_WIRE : UInt<32> @[Mux.scala 101:16]
    _if2_bp_addr_WIRE is invalid @[Mux.scala 101:16]
    node _if2_bp_addr_T_3 = mux(_if2_bp_addr_T_2, if2_cond_br_addr, _if2_bp_addr_WIRE) @[Mux.scala 101:16]
    node _if2_bp_addr_T_4 = mux(_if2_bp_addr_T, bp.io.lu.br_addr, _if2_bp_addr_T_3) @[Mux.scala 101:16]
    node if2_bp_addr = mux(id_reg_stall, if2_reg_bp_addr, _if2_bp_addr_T_4) @[Mux.scala 101:16]
    if2_reg_bp_addr <= if2_bp_addr @[Core.scala 332:19]
    node _T = asUInt(reset) @[Core.scala 334:9]
    node _T_1 = eq(_T, UInt<1>("h0")) @[Core.scala 334:9]
    when _T_1 : @[Core.scala 334:9]
      printf(clock, UInt<1>("h1"), "ic_reg_addr_out: %x, ic_data_out: %x\n", ic_reg_addr_out, ic_data_out) : printf @[Core.scala 334:9]
    node _T_2 = asUInt(reset) @[Core.scala 335:9]
    node _T_3 = eq(_T_2, UInt<1>("h0")) @[Core.scala 335:9]
    when _T_3 : @[Core.scala 335:9]
      printf(clock, UInt<1>("h1"), "inst: %x, ic_reg_read_rdy: %d, ic_reg_half_rdy: %d\n", if2_inst, ic_reg_read_rdy, ic_reg_half_rdy) : printf_1 @[Core.scala 335:9]
    node _id_reg_pc_T = mux(id_reg_stall, id_reg_pc, if2_pc) @[Mux.scala 101:16]
    id_reg_pc <= _id_reg_pc_T @[Core.scala 339:15]
    id_reg_pc_cache <= if2_pc @[Core.scala 342:20]
    id_reg_inst <= if2_inst @[Core.scala 343:20]
    node _id_reg_is_bp_pos_T = mux(id_reg_stall, id_reg_is_bp_pos, if2_is_bp_pos) @[Mux.scala 101:16]
    id_reg_is_bp_pos <= _id_reg_is_bp_pos_T @[Core.scala 344:20]
    node _id_reg_bp_addr_T = mux(id_reg_stall, id_reg_bp_addr, if2_bp_addr) @[Mux.scala 101:16]
    id_reg_bp_addr <= _id_reg_bp_addr_T @[Core.scala 347:20]
    node _id_stall_T = or(ex1_stall, mem_stall) @[Core.scala 355:25]
    id_stall <= _id_stall_T @[Core.scala 355:12]
    id_reg_stall <= id_stall @[Core.scala 356:16]
    node _id_inst_T = or(mem_reg_is_br, ex3_reg_is_br) @[Core.scala 359:35]
    node id_inst = mux(_id_inst_T, UInt<32>("h13"), id_reg_inst) @[Core.scala 359:20]
    node _id_is_half_T = bits(id_inst, 1, 0) @[Core.scala 361:28]
    node id_is_half = neq(_id_is_half_T, UInt<2>("h3")) @[Core.scala 361:35]
    node id_rs1_addr = bits(id_inst, 19, 15) @[Core.scala 363:28]
    node id_rs2_addr = bits(id_inst, 24, 20) @[Core.scala 364:28]
    node id_w_wb_addr = bits(id_inst, 11, 7) @[Core.scala 365:30]
    wire mem_wb_data : UInt<32> @[Core.scala 367:25]
    infer mport id_rs1_data_MPORT = regfile[id_rs1_addr], clock @[Core.scala 368:36]
    node _id_rs1_data_T = eq(id_rs1_addr, UInt<1>("h0")) @[Core.scala 369:18]
    node id_rs1_data = mux(_id_rs1_data_T, UInt<32>("h0"), id_rs1_data_MPORT) @[Mux.scala 101:16]
    infer mport id_rs2_data_MPORT = regfile[id_rs2_addr], clock @[Core.scala 371:36]
    node _id_rs2_data_T = eq(id_rs2_addr, UInt<1>("h0")) @[Core.scala 372:18]
    node id_rs2_data = mux(_id_rs2_data_T, UInt<32>("h0"), id_rs2_data_MPORT) @[Mux.scala 101:16]
    node id_c_rs1_addr = bits(id_inst, 11, 7) @[Core.scala 375:31]
    node id_c_rs2_addr = bits(id_inst, 6, 2) @[Core.scala 376:31]
    node id_c_wb_addr = bits(id_inst, 11, 7) @[Core.scala 377:31]
    node _id_c_rs1p_addr_T = bits(id_inst, 9, 7) @[Core.scala 378:45]
    node id_c_rs1p_addr = cat(UInt<2>("h1"), _id_c_rs1p_addr_T) @[Cat.scala 31:58]
    node _id_c_rs2p_addr_T = bits(id_inst, 4, 2) @[Core.scala 379:45]
    node id_c_rs2p_addr = cat(UInt<2>("h1"), _id_c_rs2p_addr_T) @[Cat.scala 31:58]
    node _id_c_wb1p_addr_T = bits(id_inst, 9, 7) @[Core.scala 380:45]
    node id_c_wb1p_addr = cat(UInt<2>("h1"), _id_c_wb1p_addr_T) @[Cat.scala 31:58]
    node _id_c_wb2p_addr_T = bits(id_inst, 4, 2) @[Core.scala 381:45]
    node id_c_wb2p_addr = cat(UInt<2>("h1"), _id_c_wb2p_addr_T) @[Cat.scala 31:58]
    infer mport id_c_rs1_data_MPORT = regfile[id_c_rs1_addr], clock @[Core.scala 383:38]
    node _id_c_rs1_data_T = eq(id_c_rs1_addr, UInt<1>("h0")) @[Core.scala 384:20]
    node id_c_rs1_data = mux(_id_c_rs1_data_T, UInt<32>("h0"), id_c_rs1_data_MPORT) @[Mux.scala 101:16]
    infer mport id_c_rs2_data_MPORT = regfile[id_c_rs2_addr], clock @[Core.scala 386:38]
    node _id_c_rs2_data_T = eq(id_c_rs2_addr, UInt<1>("h0")) @[Core.scala 387:20]
    node id_c_rs2_data = mux(_id_c_rs2_data_T, UInt<32>("h0"), id_c_rs2_data_MPORT) @[Mux.scala 101:16]
    infer mport id_c_rs1p_data = regfile[id_c_rs1p_addr], clock @[Core.scala 389:31]
    infer mport id_c_rs2p_data = regfile[id_c_rs2p_addr], clock @[Core.scala 390:31]
    infer mport id_sp_data = regfile[UInt<5>("h2")], clock @[Core.scala 391:27]
    node id_imm_i = bits(id_inst, 31, 20) @[Core.scala 393:25]
    node _id_imm_i_sext_T = bits(id_imm_i, 11, 11) @[Core.scala 394:44]
    node _id_imm_i_sext_T_1 = bits(_id_imm_i_sext_T, 0, 0) @[Bitwise.scala 74:15]
    node _id_imm_i_sext_T_2 = mux(_id_imm_i_sext_T_1, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 74:12]
    node id_imm_i_sext = cat(_id_imm_i_sext_T_2, id_imm_i) @[Cat.scala 31:58]
    node _id_imm_s_T = bits(id_inst, 31, 25) @[Core.scala 395:29]
    node _id_imm_s_T_1 = bits(id_inst, 11, 7) @[Core.scala 395:46]
    node id_imm_s = cat(_id_imm_s_T, _id_imm_s_T_1) @[Cat.scala 31:58]
    node _id_imm_s_sext_T = bits(id_imm_s, 11, 11) @[Core.scala 396:44]
    node _id_imm_s_sext_T_1 = bits(_id_imm_s_sext_T, 0, 0) @[Bitwise.scala 74:15]
    node _id_imm_s_sext_T_2 = mux(_id_imm_s_sext_T_1, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 74:12]
    node id_imm_s_sext = cat(_id_imm_s_sext_T_2, id_imm_s) @[Cat.scala 31:58]
    node _id_imm_b_T = bits(id_inst, 31, 31) @[Core.scala 397:29]
    node _id_imm_b_T_1 = bits(id_inst, 7, 7) @[Core.scala 397:42]
    node _id_imm_b_T_2 = bits(id_inst, 30, 25) @[Core.scala 397:54]
    node _id_imm_b_T_3 = bits(id_inst, 11, 8) @[Core.scala 397:71]
    node id_imm_b_lo = cat(_id_imm_b_T_2, _id_imm_b_T_3) @[Cat.scala 31:58]
    node id_imm_b_hi = cat(_id_imm_b_T, _id_imm_b_T_1) @[Cat.scala 31:58]
    node id_imm_b = cat(id_imm_b_hi, id_imm_b_lo) @[Cat.scala 31:58]
    node _id_imm_b_sext_T = bits(id_imm_b, 11, 11) @[Core.scala 398:44]
    node _id_imm_b_sext_T_1 = bits(_id_imm_b_sext_T, 0, 0) @[Bitwise.scala 74:15]
    node _id_imm_b_sext_T_2 = mux(_id_imm_b_sext_T_1, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 74:12]
    node id_imm_b_sext_hi = cat(_id_imm_b_sext_T_2, id_imm_b) @[Cat.scala 31:58]
    node id_imm_b_sext = cat(id_imm_b_sext_hi, UInt<1>("h0")) @[Cat.scala 31:58]
    node _id_imm_j_T = bits(id_inst, 31, 31) @[Core.scala 399:29]
    node _id_imm_j_T_1 = bits(id_inst, 19, 12) @[Core.scala 399:42]
    node _id_imm_j_T_2 = bits(id_inst, 20, 20) @[Core.scala 399:59]
    node _id_imm_j_T_3 = bits(id_inst, 30, 21) @[Core.scala 399:72]
    node id_imm_j_lo = cat(_id_imm_j_T_2, _id_imm_j_T_3) @[Cat.scala 31:58]
    node id_imm_j_hi = cat(_id_imm_j_T, _id_imm_j_T_1) @[Cat.scala 31:58]
    node id_imm_j = cat(id_imm_j_hi, id_imm_j_lo) @[Cat.scala 31:58]
    node _id_imm_j_sext_T = bits(id_imm_j, 19, 19) @[Core.scala 400:44]
    node _id_imm_j_sext_T_1 = bits(_id_imm_j_sext_T, 0, 0) @[Bitwise.scala 74:15]
    node _id_imm_j_sext_T_2 = mux(_id_imm_j_sext_T_1, UInt<11>("h7ff"), UInt<11>("h0")) @[Bitwise.scala 74:12]
    node id_imm_j_sext_hi = cat(_id_imm_j_sext_T_2, id_imm_j) @[Cat.scala 31:58]
    node id_imm_j_sext = cat(id_imm_j_sext_hi, UInt<1>("h0")) @[Cat.scala 31:58]
    node id_imm_u = bits(id_inst, 31, 12) @[Core.scala 401:25]
    node _id_imm_u_shifted_T = mux(UInt<1>("h0"), UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 74:12]
    node id_imm_u_shifted = cat(id_imm_u, _id_imm_u_shifted_T) @[Cat.scala 31:58]
    node id_imm_z = bits(id_inst, 19, 15) @[Core.scala 403:25]
    node _id_imm_z_uext_T = mux(UInt<1>("h0"), UInt<27>("h7ffffff"), UInt<27>("h0")) @[Bitwise.scala 74:12]
    node id_imm_z_uext = cat(_id_imm_z_uext_T, id_imm_z) @[Cat.scala 31:58]
    node _id_c_imm_i_T = bits(id_inst, 12, 12) @[Core.scala 406:40]
    node _id_c_imm_i_T_1 = bits(_id_c_imm_i_T, 0, 0) @[Bitwise.scala 74:15]
    node _id_c_imm_i_T_2 = mux(_id_c_imm_i_T_1, UInt<27>("h7ffffff"), UInt<27>("h0")) @[Bitwise.scala 74:12]
    node _id_c_imm_i_T_3 = bits(id_inst, 6, 2) @[Core.scala 406:54]
    node id_c_imm_i = cat(_id_c_imm_i_T_2, _id_c_imm_i_T_3) @[Cat.scala 31:58]
    node _id_c_imm_iu_T = bits(id_inst, 12, 12) @[Core.scala 407:41]
    node _id_c_imm_iu_T_1 = bits(_id_c_imm_iu_T, 0, 0) @[Bitwise.scala 74:15]
    node _id_c_imm_iu_T_2 = mux(_id_c_imm_iu_T_1, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 74:12]
    node _id_c_imm_iu_T_3 = bits(id_inst, 6, 2) @[Core.scala 407:55]
    node _id_c_imm_iu_T_4 = mux(UInt<1>("h0"), UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 74:12]
    node id_c_imm_iu_hi = cat(_id_c_imm_iu_T_2, _id_c_imm_iu_T_3) @[Cat.scala 31:58]
    node id_c_imm_iu = cat(id_c_imm_iu_hi, _id_c_imm_iu_T_4) @[Cat.scala 31:58]
    node _id_c_imm_i16_T = bits(id_inst, 12, 12) @[Core.scala 408:42]
    node _id_c_imm_i16_T_1 = bits(_id_c_imm_i16_T, 0, 0) @[Bitwise.scala 74:15]
    node _id_c_imm_i16_T_2 = mux(_id_c_imm_i16_T_1, UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 74:12]
    node _id_c_imm_i16_T_3 = bits(id_inst, 4, 3) @[Core.scala 408:56]
    node _id_c_imm_i16_T_4 = bits(id_inst, 5, 5) @[Core.scala 408:71]
    node _id_c_imm_i16_T_5 = bits(id_inst, 2, 2) @[Core.scala 408:83]
    node _id_c_imm_i16_T_6 = bits(id_inst, 6, 6) @[Core.scala 408:95]
    node _id_c_imm_i16_T_7 = mux(UInt<1>("h0"), UInt<4>("hf"), UInt<4>("h0")) @[Bitwise.scala 74:12]
    node id_c_imm_i16_lo_hi = cat(_id_c_imm_i16_T_5, _id_c_imm_i16_T_6) @[Cat.scala 31:58]
    node id_c_imm_i16_lo = cat(id_c_imm_i16_lo_hi, _id_c_imm_i16_T_7) @[Cat.scala 31:58]
    node id_c_imm_i16_hi_hi = cat(_id_c_imm_i16_T_2, _id_c_imm_i16_T_3) @[Cat.scala 31:58]
    node id_c_imm_i16_hi = cat(id_c_imm_i16_hi_hi, _id_c_imm_i16_T_4) @[Cat.scala 31:58]
    node id_c_imm_i16 = cat(id_c_imm_i16_hi, id_c_imm_i16_lo) @[Cat.scala 31:58]
    node _id_c_imm_sl_T = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 74:12]
    node _id_c_imm_sl_T_1 = bits(id_inst, 3, 2) @[Core.scala 409:47]
    node _id_c_imm_sl_T_2 = bits(id_inst, 12, 12) @[Core.scala 409:62]
    node _id_c_imm_sl_T_3 = bits(id_inst, 6, 4) @[Core.scala 409:75]
    node _id_c_imm_sl_T_4 = mux(UInt<1>("h0"), UInt<2>("h3"), UInt<2>("h0")) @[Bitwise.scala 74:12]
    node id_c_imm_sl_lo = cat(_id_c_imm_sl_T_3, _id_c_imm_sl_T_4) @[Cat.scala 31:58]
    node id_c_imm_sl_hi_hi = cat(_id_c_imm_sl_T, _id_c_imm_sl_T_1) @[Cat.scala 31:58]
    node id_c_imm_sl_hi = cat(id_c_imm_sl_hi_hi, _id_c_imm_sl_T_2) @[Cat.scala 31:58]
    node id_c_imm_sl = cat(id_c_imm_sl_hi, id_c_imm_sl_lo) @[Cat.scala 31:58]
    node _id_c_imm_ss_T = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 74:12]
    node _id_c_imm_ss_T_1 = bits(id_inst, 8, 7) @[Core.scala 410:47]
    node _id_c_imm_ss_T_2 = bits(id_inst, 12, 9) @[Core.scala 410:62]
    node _id_c_imm_ss_T_3 = mux(UInt<1>("h0"), UInt<2>("h3"), UInt<2>("h0")) @[Bitwise.scala 74:12]
    node id_c_imm_ss_lo = cat(_id_c_imm_ss_T_2, _id_c_imm_ss_T_3) @[Cat.scala 31:58]
    node id_c_imm_ss_hi = cat(_id_c_imm_ss_T, _id_c_imm_ss_T_1) @[Cat.scala 31:58]
    node id_c_imm_ss = cat(id_c_imm_ss_hi, id_c_imm_ss_lo) @[Cat.scala 31:58]
    node _id_c_imm_iw_T = mux(UInt<1>("h0"), UInt<22>("h3fffff"), UInt<22>("h0")) @[Bitwise.scala 74:12]
    node _id_c_imm_iw_T_1 = bits(id_inst, 10, 7) @[Core.scala 411:47]
    node _id_c_imm_iw_T_2 = bits(id_inst, 12, 11) @[Core.scala 411:63]
    node _id_c_imm_iw_T_3 = bits(id_inst, 5, 5) @[Core.scala 411:80]
    node _id_c_imm_iw_T_4 = bits(id_inst, 6, 6) @[Core.scala 411:92]
    node _id_c_imm_iw_T_5 = mux(UInt<1>("h0"), UInt<2>("h3"), UInt<2>("h0")) @[Bitwise.scala 74:12]
    node id_c_imm_iw_lo_hi = cat(_id_c_imm_iw_T_3, _id_c_imm_iw_T_4) @[Cat.scala 31:58]
    node id_c_imm_iw_lo = cat(id_c_imm_iw_lo_hi, _id_c_imm_iw_T_5) @[Cat.scala 31:58]
    node id_c_imm_iw_hi_hi = cat(_id_c_imm_iw_T, _id_c_imm_iw_T_1) @[Cat.scala 31:58]
    node id_c_imm_iw_hi = cat(id_c_imm_iw_hi_hi, _id_c_imm_iw_T_2) @[Cat.scala 31:58]
    node id_c_imm_iw = cat(id_c_imm_iw_hi, id_c_imm_iw_lo) @[Cat.scala 31:58]
    node _id_c_imm_ls_T = mux(UInt<1>("h0"), UInt<25>("h1ffffff"), UInt<25>("h0")) @[Bitwise.scala 74:12]
    node _id_c_imm_ls_T_1 = bits(id_inst, 5, 5) @[Core.scala 412:47]
    node _id_c_imm_ls_T_2 = bits(id_inst, 12, 10) @[Core.scala 412:59]
    node _id_c_imm_ls_T_3 = bits(id_inst, 6, 6) @[Core.scala 412:76]
    node _id_c_imm_ls_T_4 = mux(UInt<1>("h0"), UInt<2>("h3"), UInt<2>("h0")) @[Bitwise.scala 74:12]
    node id_c_imm_ls_lo = cat(_id_c_imm_ls_T_3, _id_c_imm_ls_T_4) @[Cat.scala 31:58]
    node id_c_imm_ls_hi_hi = cat(_id_c_imm_ls_T, _id_c_imm_ls_T_1) @[Cat.scala 31:58]
    node id_c_imm_ls_hi = cat(id_c_imm_ls_hi_hi, _id_c_imm_ls_T_2) @[Cat.scala 31:58]
    node id_c_imm_ls = cat(id_c_imm_ls_hi, id_c_imm_ls_lo) @[Cat.scala 31:58]
    node _id_c_imm_b_T = bits(id_inst, 12, 12) @[Core.scala 413:40]
    node _id_c_imm_b_T_1 = bits(_id_c_imm_b_T, 0, 0) @[Bitwise.scala 74:15]
    node _id_c_imm_b_T_2 = mux(_id_c_imm_b_T_1, UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 74:12]
    node _id_c_imm_b_T_3 = bits(id_inst, 6, 5) @[Core.scala 413:54]
    node _id_c_imm_b_T_4 = bits(id_inst, 2, 2) @[Core.scala 413:69]
    node _id_c_imm_b_T_5 = bits(id_inst, 11, 10) @[Core.scala 413:81]
    node _id_c_imm_b_T_6 = bits(id_inst, 4, 3) @[Core.scala 413:98]
    node id_c_imm_b_lo_hi = cat(_id_c_imm_b_T_5, _id_c_imm_b_T_6) @[Cat.scala 31:58]
    node id_c_imm_b_lo = cat(id_c_imm_b_lo_hi, UInt<1>("h0")) @[Cat.scala 31:58]
    node id_c_imm_b_hi_hi = cat(_id_c_imm_b_T_2, _id_c_imm_b_T_3) @[Cat.scala 31:58]
    node id_c_imm_b_hi = cat(id_c_imm_b_hi_hi, _id_c_imm_b_T_4) @[Cat.scala 31:58]
    node id_c_imm_b = cat(id_c_imm_b_hi, id_c_imm_b_lo) @[Cat.scala 31:58]
    node _id_c_imm_j_T = bits(id_inst, 12, 12) @[Core.scala 414:40]
    node _id_c_imm_j_T_1 = bits(_id_c_imm_j_T, 0, 0) @[Bitwise.scala 74:15]
    node _id_c_imm_j_T_2 = mux(_id_c_imm_j_T_1, UInt<21>("h1fffff"), UInt<21>("h0")) @[Bitwise.scala 74:12]
    node _id_c_imm_j_T_3 = bits(id_inst, 8, 8) @[Core.scala 414:54]
    node _id_c_imm_j_T_4 = bits(id_inst, 10, 9) @[Core.scala 414:66]
    node _id_c_imm_j_T_5 = bits(id_inst, 6, 6) @[Core.scala 414:82]
    node _id_c_imm_j_T_6 = bits(id_inst, 7, 7) @[Core.scala 414:94]
    node _id_c_imm_j_T_7 = bits(id_inst, 2, 2) @[Core.scala 414:106]
    node _id_c_imm_j_T_8 = bits(id_inst, 11, 11) @[Core.scala 414:118]
    node _id_c_imm_j_T_9 = bits(id_inst, 5, 3) @[Core.scala 414:131]
    node id_c_imm_j_lo_lo = cat(_id_c_imm_j_T_9, UInt<1>("h0")) @[Cat.scala 31:58]
    node id_c_imm_j_lo_hi = cat(_id_c_imm_j_T_7, _id_c_imm_j_T_8) @[Cat.scala 31:58]
    node id_c_imm_j_lo = cat(id_c_imm_j_lo_hi, id_c_imm_j_lo_lo) @[Cat.scala 31:58]
    node id_c_imm_j_hi_lo = cat(_id_c_imm_j_T_5, _id_c_imm_j_T_6) @[Cat.scala 31:58]
    node id_c_imm_j_hi_hi_hi = cat(_id_c_imm_j_T_2, _id_c_imm_j_T_3) @[Cat.scala 31:58]
    node id_c_imm_j_hi_hi = cat(id_c_imm_j_hi_hi_hi, _id_c_imm_j_T_4) @[Cat.scala 31:58]
    node id_c_imm_j_hi = cat(id_c_imm_j_hi_hi, id_c_imm_j_hi_lo) @[Cat.scala 31:58]
    node id_c_imm_j = cat(id_c_imm_j_hi, id_c_imm_j_lo) @[Cat.scala 31:58]
    node _csignals_T = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_1 = eq(UInt<2>("h3"), _csignals_T) @[Lookup.scala 31:38]
    node _csignals_T_2 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_3 = eq(UInt<15>("h4003"), _csignals_T_2) @[Lookup.scala 31:38]
    node _csignals_T_4 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_5 = eq(UInt<6>("h23"), _csignals_T_4) @[Lookup.scala 31:38]
    node _csignals_T_6 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_7 = eq(UInt<13>("h1003"), _csignals_T_6) @[Lookup.scala 31:38]
    node _csignals_T_8 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_9 = eq(UInt<15>("h5003"), _csignals_T_8) @[Lookup.scala 31:38]
    node _csignals_T_10 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_11 = eq(UInt<13>("h1023"), _csignals_T_10) @[Lookup.scala 31:38]
    node _csignals_T_12 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_13 = eq(UInt<14>("h2003"), _csignals_T_12) @[Lookup.scala 31:38]
    node _csignals_T_14 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_15 = eq(UInt<14>("h2023"), _csignals_T_14) @[Lookup.scala 31:38]
    node _csignals_T_16 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_17 = eq(UInt<6>("h33"), _csignals_T_16) @[Lookup.scala 31:38]
    node _csignals_T_18 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_19 = eq(UInt<5>("h13"), _csignals_T_18) @[Lookup.scala 31:38]
    node _csignals_T_20 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_21 = eq(UInt<31>("h40000033"), _csignals_T_20) @[Lookup.scala 31:38]
    node _csignals_T_22 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_23 = eq(UInt<15>("h7033"), _csignals_T_22) @[Lookup.scala 31:38]
    node _csignals_T_24 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_25 = eq(UInt<15>("h6033"), _csignals_T_24) @[Lookup.scala 31:38]
    node _csignals_T_26 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_27 = eq(UInt<15>("h4033"), _csignals_T_26) @[Lookup.scala 31:38]
    node _csignals_T_28 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_29 = eq(UInt<15>("h7013"), _csignals_T_28) @[Lookup.scala 31:38]
    node _csignals_T_30 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_31 = eq(UInt<15>("h6013"), _csignals_T_30) @[Lookup.scala 31:38]
    node _csignals_T_32 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_33 = eq(UInt<15>("h4013"), _csignals_T_32) @[Lookup.scala 31:38]
    node _csignals_T_34 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_35 = eq(UInt<13>("h1033"), _csignals_T_34) @[Lookup.scala 31:38]
    node _csignals_T_36 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_37 = eq(UInt<15>("h5033"), _csignals_T_36) @[Lookup.scala 31:38]
    node _csignals_T_38 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_39 = eq(UInt<31>("h40005033"), _csignals_T_38) @[Lookup.scala 31:38]
    node _csignals_T_40 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_41 = eq(UInt<13>("h1013"), _csignals_T_40) @[Lookup.scala 31:38]
    node _csignals_T_42 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_43 = eq(UInt<15>("h5013"), _csignals_T_42) @[Lookup.scala 31:38]
    node _csignals_T_44 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_45 = eq(UInt<31>("h40005013"), _csignals_T_44) @[Lookup.scala 31:38]
    node _csignals_T_46 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_47 = eq(UInt<14>("h2033"), _csignals_T_46) @[Lookup.scala 31:38]
    node _csignals_T_48 = and(id_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _csignals_T_49 = eq(UInt<14>("h3033"), _csignals_T_48) @[Lookup.scala 31:38]
    node _csignals_T_50 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_51 = eq(UInt<14>("h2013"), _csignals_T_50) @[Lookup.scala 31:38]
    node _csignals_T_52 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_53 = eq(UInt<14>("h3013"), _csignals_T_52) @[Lookup.scala 31:38]
    node _csignals_T_54 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_55 = eq(UInt<7>("h63"), _csignals_T_54) @[Lookup.scala 31:38]
    node _csignals_T_56 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_57 = eq(UInt<13>("h1063"), _csignals_T_56) @[Lookup.scala 31:38]
    node _csignals_T_58 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_59 = eq(UInt<15>("h5063"), _csignals_T_58) @[Lookup.scala 31:38]
    node _csignals_T_60 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_61 = eq(UInt<15>("h7063"), _csignals_T_60) @[Lookup.scala 31:38]
    node _csignals_T_62 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_63 = eq(UInt<15>("h4063"), _csignals_T_62) @[Lookup.scala 31:38]
    node _csignals_T_64 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_65 = eq(UInt<15>("h6063"), _csignals_T_64) @[Lookup.scala 31:38]
    node _csignals_T_66 = and(id_inst, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _csignals_T_67 = eq(UInt<7>("h6f"), _csignals_T_66) @[Lookup.scala 31:38]
    node _csignals_T_68 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_69 = eq(UInt<7>("h67"), _csignals_T_68) @[Lookup.scala 31:38]
    node _csignals_T_70 = and(id_inst, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _csignals_T_71 = eq(UInt<6>("h37"), _csignals_T_70) @[Lookup.scala 31:38]
    node _csignals_T_72 = and(id_inst, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _csignals_T_73 = eq(UInt<5>("h17"), _csignals_T_72) @[Lookup.scala 31:38]
    node _csignals_T_74 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_75 = eq(UInt<13>("h1073"), _csignals_T_74) @[Lookup.scala 31:38]
    node _csignals_T_76 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_77 = eq(UInt<15>("h5073"), _csignals_T_76) @[Lookup.scala 31:38]
    node _csignals_T_78 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_79 = eq(UInt<14>("h2073"), _csignals_T_78) @[Lookup.scala 31:38]
    node _csignals_T_80 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_81 = eq(UInt<15>("h6073"), _csignals_T_80) @[Lookup.scala 31:38]
    node _csignals_T_82 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_83 = eq(UInt<14>("h3073"), _csignals_T_82) @[Lookup.scala 31:38]
    node _csignals_T_84 = and(id_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _csignals_T_85 = eq(UInt<15>("h7073"), _csignals_T_84) @[Lookup.scala 31:38]
    node _csignals_T_86 = and(id_inst, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _csignals_T_87 = eq(UInt<7>("h73"), _csignals_T_86) @[Lookup.scala 31:38]
    node _csignals_T_88 = and(id_inst, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _csignals_T_89 = eq(UInt<30>("h30200073"), _csignals_T_88) @[Lookup.scala 31:38]
    node _csignals_T_90 = and(id_inst, UInt<16>("hffff")) @[Lookup.scala 31:38]
    node _csignals_T_91 = eq(UInt<1>("h0"), _csignals_T_90) @[Lookup.scala 31:38]
    node _csignals_T_92 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_93 = eq(UInt<1>("h0"), _csignals_T_92) @[Lookup.scala 31:38]
    node _csignals_T_94 = and(id_inst, UInt<16>("hef83")) @[Lookup.scala 31:38]
    node _csignals_T_95 = eq(UInt<15>("h6101"), _csignals_T_94) @[Lookup.scala 31:38]
    node _csignals_T_96 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_97 = eq(UInt<1>("h1"), _csignals_T_96) @[Lookup.scala 31:38]
    node _csignals_T_98 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_99 = eq(UInt<15>("h4000"), _csignals_T_98) @[Lookup.scala 31:38]
    node _csignals_T_100 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_101 = eq(UInt<16>("hc000"), _csignals_T_100) @[Lookup.scala 31:38]
    node _csignals_T_102 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_103 = eq(UInt<15>("h4001"), _csignals_T_102) @[Lookup.scala 31:38]
    node _csignals_T_104 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_105 = eq(UInt<15>("h6001"), _csignals_T_104) @[Lookup.scala 31:38]
    node _csignals_T_106 = and(id_inst, UInt<16>("hec03")) @[Lookup.scala 31:38]
    node _csignals_T_107 = eq(UInt<16>("h8401"), _csignals_T_106) @[Lookup.scala 31:38]
    node _csignals_T_108 = and(id_inst, UInt<16>("hec03")) @[Lookup.scala 31:38]
    node _csignals_T_109 = eq(UInt<16>("h8001"), _csignals_T_108) @[Lookup.scala 31:38]
    node _csignals_T_110 = and(id_inst, UInt<16>("hec03")) @[Lookup.scala 31:38]
    node _csignals_T_111 = eq(UInt<16>("h8801"), _csignals_T_110) @[Lookup.scala 31:38]
    node _csignals_T_112 = and(id_inst, UInt<16>("hfc63")) @[Lookup.scala 31:38]
    node _csignals_T_113 = eq(UInt<16>("h8c01"), _csignals_T_112) @[Lookup.scala 31:38]
    node _csignals_T_114 = and(id_inst, UInt<16>("hfc63")) @[Lookup.scala 31:38]
    node _csignals_T_115 = eq(UInt<16>("h8c21"), _csignals_T_114) @[Lookup.scala 31:38]
    node _csignals_T_116 = and(id_inst, UInt<16>("hfc63")) @[Lookup.scala 31:38]
    node _csignals_T_117 = eq(UInt<16>("h8c41"), _csignals_T_116) @[Lookup.scala 31:38]
    node _csignals_T_118 = and(id_inst, UInt<16>("hfc63")) @[Lookup.scala 31:38]
    node _csignals_T_119 = eq(UInt<16>("h8c61"), _csignals_T_118) @[Lookup.scala 31:38]
    node _csignals_T_120 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_121 = eq(UInt<2>("h2"), _csignals_T_120) @[Lookup.scala 31:38]
    node _csignals_T_122 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_123 = eq(UInt<16>("ha001"), _csignals_T_122) @[Lookup.scala 31:38]
    node _csignals_T_124 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_125 = eq(UInt<16>("hc001"), _csignals_T_124) @[Lookup.scala 31:38]
    node _csignals_T_126 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_127 = eq(UInt<16>("he001"), _csignals_T_126) @[Lookup.scala 31:38]
    node _csignals_T_128 = and(id_inst, UInt<16>("hf07f")) @[Lookup.scala 31:38]
    node _csignals_T_129 = eq(UInt<16>("h8002"), _csignals_T_128) @[Lookup.scala 31:38]
    node _csignals_T_130 = and(id_inst, UInt<16>("hf07f")) @[Lookup.scala 31:38]
    node _csignals_T_131 = eq(UInt<16>("h9002"), _csignals_T_130) @[Lookup.scala 31:38]
    node _csignals_T_132 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_133 = eq(UInt<14>("h2001"), _csignals_T_132) @[Lookup.scala 31:38]
    node _csignals_T_134 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_135 = eq(UInt<15>("h4002"), _csignals_T_134) @[Lookup.scala 31:38]
    node _csignals_T_136 = and(id_inst, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _csignals_T_137 = eq(UInt<16>("hc002"), _csignals_T_136) @[Lookup.scala 31:38]
    node _csignals_T_138 = and(id_inst, UInt<16>("hf003")) @[Lookup.scala 31:38]
    node _csignals_T_139 = eq(UInt<16>("h8002"), _csignals_T_138) @[Lookup.scala 31:38]
    node _csignals_T_140 = and(id_inst, UInt<16>("hf003")) @[Lookup.scala 31:38]
    node _csignals_T_141 = eq(UInt<16>("h9002"), _csignals_T_140) @[Lookup.scala 31:38]
    node _csignals_T_142 = mux(_csignals_T_141, UInt<5>("h1"), UInt<5>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_143 = mux(_csignals_T_139, UInt<5>("h1"), _csignals_T_142) @[Lookup.scala 34:39]
    node _csignals_T_144 = mux(_csignals_T_137, UInt<5>("h1"), _csignals_T_143) @[Lookup.scala 34:39]
    node _csignals_T_145 = mux(_csignals_T_135, UInt<5>("h1"), _csignals_T_144) @[Lookup.scala 34:39]
    node _csignals_T_146 = mux(_csignals_T_133, UInt<5>("h1"), _csignals_T_145) @[Lookup.scala 34:39]
    node _csignals_T_147 = mux(_csignals_T_131, UInt<5>("h11"), _csignals_T_146) @[Lookup.scala 34:39]
    node _csignals_T_148 = mux(_csignals_T_129, UInt<5>("h11"), _csignals_T_147) @[Lookup.scala 34:39]
    node _csignals_T_149 = mux(_csignals_T_127, UInt<5>("hc"), _csignals_T_148) @[Lookup.scala 34:39]
    node _csignals_T_150 = mux(_csignals_T_125, UInt<5>("hb"), _csignals_T_149) @[Lookup.scala 34:39]
    node _csignals_T_151 = mux(_csignals_T_123, UInt<5>("h1"), _csignals_T_150) @[Lookup.scala 34:39]
    node _csignals_T_152 = mux(_csignals_T_121, UInt<5>("h6"), _csignals_T_151) @[Lookup.scala 34:39]
    node _csignals_T_153 = mux(_csignals_T_119, UInt<5>("h3"), _csignals_T_152) @[Lookup.scala 34:39]
    node _csignals_T_154 = mux(_csignals_T_117, UInt<5>("h4"), _csignals_T_153) @[Lookup.scala 34:39]
    node _csignals_T_155 = mux(_csignals_T_115, UInt<5>("h5"), _csignals_T_154) @[Lookup.scala 34:39]
    node _csignals_T_156 = mux(_csignals_T_113, UInt<5>("h2"), _csignals_T_155) @[Lookup.scala 34:39]
    node _csignals_T_157 = mux(_csignals_T_111, UInt<5>("h3"), _csignals_T_156) @[Lookup.scala 34:39]
    node _csignals_T_158 = mux(_csignals_T_109, UInt<5>("h7"), _csignals_T_157) @[Lookup.scala 34:39]
    node _csignals_T_159 = mux(_csignals_T_107, UInt<5>("h8"), _csignals_T_158) @[Lookup.scala 34:39]
    node _csignals_T_160 = mux(_csignals_T_105, UInt<5>("h1"), _csignals_T_159) @[Lookup.scala 34:39]
    node _csignals_T_161 = mux(_csignals_T_103, UInt<5>("h1"), _csignals_T_160) @[Lookup.scala 34:39]
    node _csignals_T_162 = mux(_csignals_T_101, UInt<5>("h1"), _csignals_T_161) @[Lookup.scala 34:39]
    node _csignals_T_163 = mux(_csignals_T_99, UInt<5>("h1"), _csignals_T_162) @[Lookup.scala 34:39]
    node _csignals_T_164 = mux(_csignals_T_97, UInt<5>("h1"), _csignals_T_163) @[Lookup.scala 34:39]
    node _csignals_T_165 = mux(_csignals_T_95, UInt<5>("h1"), _csignals_T_164) @[Lookup.scala 34:39]
    node _csignals_T_166 = mux(_csignals_T_93, UInt<5>("h1"), _csignals_T_165) @[Lookup.scala 34:39]
    node _csignals_T_167 = mux(_csignals_T_91, UInt<5>("h0"), _csignals_T_166) @[Lookup.scala 34:39]
    node _csignals_T_168 = mux(_csignals_T_89, UInt<5>("h0"), _csignals_T_167) @[Lookup.scala 34:39]
    node _csignals_T_169 = mux(_csignals_T_87, UInt<5>("h0"), _csignals_T_168) @[Lookup.scala 34:39]
    node _csignals_T_170 = mux(_csignals_T_85, UInt<5>("h12"), _csignals_T_169) @[Lookup.scala 34:39]
    node _csignals_T_171 = mux(_csignals_T_83, UInt<5>("h12"), _csignals_T_170) @[Lookup.scala 34:39]
    node _csignals_T_172 = mux(_csignals_T_81, UInt<5>("h12"), _csignals_T_171) @[Lookup.scala 34:39]
    node _csignals_T_173 = mux(_csignals_T_79, UInt<5>("h12"), _csignals_T_172) @[Lookup.scala 34:39]
    node _csignals_T_174 = mux(_csignals_T_77, UInt<5>("h12"), _csignals_T_173) @[Lookup.scala 34:39]
    node _csignals_T_175 = mux(_csignals_T_75, UInt<5>("h12"), _csignals_T_174) @[Lookup.scala 34:39]
    node _csignals_T_176 = mux(_csignals_T_73, UInt<5>("h1"), _csignals_T_175) @[Lookup.scala 34:39]
    node _csignals_T_177 = mux(_csignals_T_71, UInt<5>("h1"), _csignals_T_176) @[Lookup.scala 34:39]
    node _csignals_T_178 = mux(_csignals_T_69, UInt<5>("h11"), _csignals_T_177) @[Lookup.scala 34:39]
    node _csignals_T_179 = mux(_csignals_T_67, UInt<5>("h1"), _csignals_T_178) @[Lookup.scala 34:39]
    node _csignals_T_180 = mux(_csignals_T_65, UInt<5>("hf"), _csignals_T_179) @[Lookup.scala 34:39]
    node _csignals_T_181 = mux(_csignals_T_63, UInt<5>("hd"), _csignals_T_180) @[Lookup.scala 34:39]
    node _csignals_T_182 = mux(_csignals_T_61, UInt<5>("h10"), _csignals_T_181) @[Lookup.scala 34:39]
    node _csignals_T_183 = mux(_csignals_T_59, UInt<5>("he"), _csignals_T_182) @[Lookup.scala 34:39]
    node _csignals_T_184 = mux(_csignals_T_57, UInt<5>("hc"), _csignals_T_183) @[Lookup.scala 34:39]
    node _csignals_T_185 = mux(_csignals_T_55, UInt<5>("hb"), _csignals_T_184) @[Lookup.scala 34:39]
    node _csignals_T_186 = mux(_csignals_T_53, UInt<5>("ha"), _csignals_T_185) @[Lookup.scala 34:39]
    node _csignals_T_187 = mux(_csignals_T_51, UInt<5>("h9"), _csignals_T_186) @[Lookup.scala 34:39]
    node _csignals_T_188 = mux(_csignals_T_49, UInt<5>("ha"), _csignals_T_187) @[Lookup.scala 34:39]
    node _csignals_T_189 = mux(_csignals_T_47, UInt<5>("h9"), _csignals_T_188) @[Lookup.scala 34:39]
    node _csignals_T_190 = mux(_csignals_T_45, UInt<5>("h8"), _csignals_T_189) @[Lookup.scala 34:39]
    node _csignals_T_191 = mux(_csignals_T_43, UInt<5>("h7"), _csignals_T_190) @[Lookup.scala 34:39]
    node _csignals_T_192 = mux(_csignals_T_41, UInt<5>("h6"), _csignals_T_191) @[Lookup.scala 34:39]
    node _csignals_T_193 = mux(_csignals_T_39, UInt<5>("h8"), _csignals_T_192) @[Lookup.scala 34:39]
    node _csignals_T_194 = mux(_csignals_T_37, UInt<5>("h7"), _csignals_T_193) @[Lookup.scala 34:39]
    node _csignals_T_195 = mux(_csignals_T_35, UInt<5>("h6"), _csignals_T_194) @[Lookup.scala 34:39]
    node _csignals_T_196 = mux(_csignals_T_33, UInt<5>("h5"), _csignals_T_195) @[Lookup.scala 34:39]
    node _csignals_T_197 = mux(_csignals_T_31, UInt<5>("h4"), _csignals_T_196) @[Lookup.scala 34:39]
    node _csignals_T_198 = mux(_csignals_T_29, UInt<5>("h3"), _csignals_T_197) @[Lookup.scala 34:39]
    node _csignals_T_199 = mux(_csignals_T_27, UInt<5>("h5"), _csignals_T_198) @[Lookup.scala 34:39]
    node _csignals_T_200 = mux(_csignals_T_25, UInt<5>("h4"), _csignals_T_199) @[Lookup.scala 34:39]
    node _csignals_T_201 = mux(_csignals_T_23, UInt<5>("h3"), _csignals_T_200) @[Lookup.scala 34:39]
    node _csignals_T_202 = mux(_csignals_T_21, UInt<5>("h2"), _csignals_T_201) @[Lookup.scala 34:39]
    node _csignals_T_203 = mux(_csignals_T_19, UInt<5>("h1"), _csignals_T_202) @[Lookup.scala 34:39]
    node _csignals_T_204 = mux(_csignals_T_17, UInt<5>("h1"), _csignals_T_203) @[Lookup.scala 34:39]
    node _csignals_T_205 = mux(_csignals_T_15, UInt<5>("h1"), _csignals_T_204) @[Lookup.scala 34:39]
    node _csignals_T_206 = mux(_csignals_T_13, UInt<5>("h1"), _csignals_T_205) @[Lookup.scala 34:39]
    node _csignals_T_207 = mux(_csignals_T_11, UInt<5>("h1"), _csignals_T_206) @[Lookup.scala 34:39]
    node _csignals_T_208 = mux(_csignals_T_9, UInt<5>("h1"), _csignals_T_207) @[Lookup.scala 34:39]
    node _csignals_T_209 = mux(_csignals_T_7, UInt<5>("h1"), _csignals_T_208) @[Lookup.scala 34:39]
    node _csignals_T_210 = mux(_csignals_T_5, UInt<5>("h1"), _csignals_T_209) @[Lookup.scala 34:39]
    node _csignals_T_211 = mux(_csignals_T_3, UInt<5>("h1"), _csignals_T_210) @[Lookup.scala 34:39]
    node csignals_0 = mux(_csignals_T_1, UInt<5>("h1"), _csignals_T_211) @[Lookup.scala 34:39]
    node _csignals_T_212 = mux(_csignals_T_141, UInt<3>("h4"), UInt<3>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_213 = mux(_csignals_T_139, UInt<3>("h2"), _csignals_T_212) @[Lookup.scala 34:39]
    node _csignals_T_214 = mux(_csignals_T_137, UInt<3>("h5"), _csignals_T_213) @[Lookup.scala 34:39]
    node _csignals_T_215 = mux(_csignals_T_135, UInt<3>("h5"), _csignals_T_214) @[Lookup.scala 34:39]
    node _csignals_T_216 = mux(_csignals_T_133, UInt<3>("h1"), _csignals_T_215) @[Lookup.scala 34:39]
    node _csignals_T_217 = mux(_csignals_T_131, UInt<3>("h4"), _csignals_T_216) @[Lookup.scala 34:39]
    node _csignals_T_218 = mux(_csignals_T_129, UInt<3>("h4"), _csignals_T_217) @[Lookup.scala 34:39]
    node _csignals_T_219 = mux(_csignals_T_127, UInt<3>("h6"), _csignals_T_218) @[Lookup.scala 34:39]
    node _csignals_T_220 = mux(_csignals_T_125, UInt<3>("h6"), _csignals_T_219) @[Lookup.scala 34:39]
    node _csignals_T_221 = mux(_csignals_T_123, UInt<3>("h1"), _csignals_T_220) @[Lookup.scala 34:39]
    node _csignals_T_222 = mux(_csignals_T_121, UInt<3>("h4"), _csignals_T_221) @[Lookup.scala 34:39]
    node _csignals_T_223 = mux(_csignals_T_119, UInt<3>("h6"), _csignals_T_222) @[Lookup.scala 34:39]
    node _csignals_T_224 = mux(_csignals_T_117, UInt<3>("h6"), _csignals_T_223) @[Lookup.scala 34:39]
    node _csignals_T_225 = mux(_csignals_T_115, UInt<3>("h6"), _csignals_T_224) @[Lookup.scala 34:39]
    node _csignals_T_226 = mux(_csignals_T_113, UInt<3>("h6"), _csignals_T_225) @[Lookup.scala 34:39]
    node _csignals_T_227 = mux(_csignals_T_111, UInt<3>("h6"), _csignals_T_226) @[Lookup.scala 34:39]
    node _csignals_T_228 = mux(_csignals_T_109, UInt<3>("h6"), _csignals_T_227) @[Lookup.scala 34:39]
    node _csignals_T_229 = mux(_csignals_T_107, UInt<3>("h6"), _csignals_T_228) @[Lookup.scala 34:39]
    node _csignals_T_230 = mux(_csignals_T_105, UInt<3>("h2"), _csignals_T_229) @[Lookup.scala 34:39]
    node _csignals_T_231 = mux(_csignals_T_103, UInt<3>("h2"), _csignals_T_230) @[Lookup.scala 34:39]
    node _csignals_T_232 = mux(_csignals_T_101, UInt<3>("h6"), _csignals_T_231) @[Lookup.scala 34:39]
    node _csignals_T_233 = mux(_csignals_T_99, UInt<3>("h6"), _csignals_T_232) @[Lookup.scala 34:39]
    node _csignals_T_234 = mux(_csignals_T_97, UInt<3>("h4"), _csignals_T_233) @[Lookup.scala 34:39]
    node _csignals_T_235 = mux(_csignals_T_95, UInt<3>("h4"), _csignals_T_234) @[Lookup.scala 34:39]
    node _csignals_T_236 = mux(_csignals_T_93, UInt<3>("h5"), _csignals_T_235) @[Lookup.scala 34:39]
    node _csignals_T_237 = mux(_csignals_T_91, UInt<3>("h4"), _csignals_T_236) @[Lookup.scala 34:39]
    node _csignals_T_238 = mux(_csignals_T_89, UInt<3>("h2"), _csignals_T_237) @[Lookup.scala 34:39]
    node _csignals_T_239 = mux(_csignals_T_87, UInt<3>("h2"), _csignals_T_238) @[Lookup.scala 34:39]
    node _csignals_T_240 = mux(_csignals_T_85, UInt<3>("h3"), _csignals_T_239) @[Lookup.scala 34:39]
    node _csignals_T_241 = mux(_csignals_T_83, UInt<3>("h0"), _csignals_T_240) @[Lookup.scala 34:39]
    node _csignals_T_242 = mux(_csignals_T_81, UInt<3>("h3"), _csignals_T_241) @[Lookup.scala 34:39]
    node _csignals_T_243 = mux(_csignals_T_79, UInt<3>("h0"), _csignals_T_242) @[Lookup.scala 34:39]
    node _csignals_T_244 = mux(_csignals_T_77, UInt<3>("h3"), _csignals_T_243) @[Lookup.scala 34:39]
    node _csignals_T_245 = mux(_csignals_T_75, UInt<3>("h0"), _csignals_T_244) @[Lookup.scala 34:39]
    node _csignals_T_246 = mux(_csignals_T_73, UInt<3>("h1"), _csignals_T_245) @[Lookup.scala 34:39]
    node _csignals_T_247 = mux(_csignals_T_71, UInt<3>("h2"), _csignals_T_246) @[Lookup.scala 34:39]
    node _csignals_T_248 = mux(_csignals_T_69, UInt<3>("h0"), _csignals_T_247) @[Lookup.scala 34:39]
    node _csignals_T_249 = mux(_csignals_T_67, UInt<3>("h1"), _csignals_T_248) @[Lookup.scala 34:39]
    node _csignals_T_250 = mux(_csignals_T_65, UInt<3>("h0"), _csignals_T_249) @[Lookup.scala 34:39]
    node _csignals_T_251 = mux(_csignals_T_63, UInt<3>("h0"), _csignals_T_250) @[Lookup.scala 34:39]
    node _csignals_T_252 = mux(_csignals_T_61, UInt<3>("h0"), _csignals_T_251) @[Lookup.scala 34:39]
    node _csignals_T_253 = mux(_csignals_T_59, UInt<3>("h0"), _csignals_T_252) @[Lookup.scala 34:39]
    node _csignals_T_254 = mux(_csignals_T_57, UInt<3>("h0"), _csignals_T_253) @[Lookup.scala 34:39]
    node _csignals_T_255 = mux(_csignals_T_55, UInt<3>("h0"), _csignals_T_254) @[Lookup.scala 34:39]
    node _csignals_T_256 = mux(_csignals_T_53, UInt<3>("h0"), _csignals_T_255) @[Lookup.scala 34:39]
    node _csignals_T_257 = mux(_csignals_T_51, UInt<3>("h0"), _csignals_T_256) @[Lookup.scala 34:39]
    node _csignals_T_258 = mux(_csignals_T_49, UInt<3>("h0"), _csignals_T_257) @[Lookup.scala 34:39]
    node _csignals_T_259 = mux(_csignals_T_47, UInt<3>("h0"), _csignals_T_258) @[Lookup.scala 34:39]
    node _csignals_T_260 = mux(_csignals_T_45, UInt<3>("h0"), _csignals_T_259) @[Lookup.scala 34:39]
    node _csignals_T_261 = mux(_csignals_T_43, UInt<3>("h0"), _csignals_T_260) @[Lookup.scala 34:39]
    node _csignals_T_262 = mux(_csignals_T_41, UInt<3>("h0"), _csignals_T_261) @[Lookup.scala 34:39]
    node _csignals_T_263 = mux(_csignals_T_39, UInt<3>("h0"), _csignals_T_262) @[Lookup.scala 34:39]
    node _csignals_T_264 = mux(_csignals_T_37, UInt<3>("h0"), _csignals_T_263) @[Lookup.scala 34:39]
    node _csignals_T_265 = mux(_csignals_T_35, UInt<3>("h0"), _csignals_T_264) @[Lookup.scala 34:39]
    node _csignals_T_266 = mux(_csignals_T_33, UInt<3>("h0"), _csignals_T_265) @[Lookup.scala 34:39]
    node _csignals_T_267 = mux(_csignals_T_31, UInt<3>("h0"), _csignals_T_266) @[Lookup.scala 34:39]
    node _csignals_T_268 = mux(_csignals_T_29, UInt<3>("h0"), _csignals_T_267) @[Lookup.scala 34:39]
    node _csignals_T_269 = mux(_csignals_T_27, UInt<3>("h0"), _csignals_T_268) @[Lookup.scala 34:39]
    node _csignals_T_270 = mux(_csignals_T_25, UInt<3>("h0"), _csignals_T_269) @[Lookup.scala 34:39]
    node _csignals_T_271 = mux(_csignals_T_23, UInt<3>("h0"), _csignals_T_270) @[Lookup.scala 34:39]
    node _csignals_T_272 = mux(_csignals_T_21, UInt<3>("h0"), _csignals_T_271) @[Lookup.scala 34:39]
    node _csignals_T_273 = mux(_csignals_T_19, UInt<3>("h0"), _csignals_T_272) @[Lookup.scala 34:39]
    node _csignals_T_274 = mux(_csignals_T_17, UInt<3>("h0"), _csignals_T_273) @[Lookup.scala 34:39]
    node _csignals_T_275 = mux(_csignals_T_15, UInt<3>("h0"), _csignals_T_274) @[Lookup.scala 34:39]
    node _csignals_T_276 = mux(_csignals_T_13, UInt<3>("h0"), _csignals_T_275) @[Lookup.scala 34:39]
    node _csignals_T_277 = mux(_csignals_T_11, UInt<3>("h0"), _csignals_T_276) @[Lookup.scala 34:39]
    node _csignals_T_278 = mux(_csignals_T_9, UInt<3>("h0"), _csignals_T_277) @[Lookup.scala 34:39]
    node _csignals_T_279 = mux(_csignals_T_7, UInt<3>("h0"), _csignals_T_278) @[Lookup.scala 34:39]
    node _csignals_T_280 = mux(_csignals_T_5, UInt<3>("h0"), _csignals_T_279) @[Lookup.scala 34:39]
    node _csignals_T_281 = mux(_csignals_T_3, UInt<3>("h0"), _csignals_T_280) @[Lookup.scala 34:39]
    node csignals_1 = mux(_csignals_T_1, UInt<3>("h0"), _csignals_T_281) @[Lookup.scala 34:39]
    node _csignals_T_282 = mux(_csignals_T_141, UInt<4>("h6"), UInt<4>("h1")) @[Lookup.scala 34:39]
    node _csignals_T_283 = mux(_csignals_T_139, UInt<4>("h6"), _csignals_T_282) @[Lookup.scala 34:39]
    node _csignals_T_284 = mux(_csignals_T_137, UInt<4>("hf"), _csignals_T_283) @[Lookup.scala 34:39]
    node _csignals_T_285 = mux(_csignals_T_135, UInt<4>("he"), _csignals_T_284) @[Lookup.scala 34:39]
    node _csignals_T_286 = mux(_csignals_T_133, UInt<4>("hd"), _csignals_T_285) @[Lookup.scala 34:39]
    node _csignals_T_287 = mux(_csignals_T_131, UInt<4>("h0"), _csignals_T_286) @[Lookup.scala 34:39]
    node _csignals_T_288 = mux(_csignals_T_129, UInt<4>("h0"), _csignals_T_287) @[Lookup.scala 34:39]
    node _csignals_T_289 = mux(_csignals_T_127, UInt<4>("h0"), _csignals_T_288) @[Lookup.scala 34:39]
    node _csignals_T_290 = mux(_csignals_T_125, UInt<4>("h0"), _csignals_T_289) @[Lookup.scala 34:39]
    node _csignals_T_291 = mux(_csignals_T_123, UInt<4>("hd"), _csignals_T_290) @[Lookup.scala 34:39]
    node _csignals_T_292 = mux(_csignals_T_121, UInt<4>("ha"), _csignals_T_291) @[Lookup.scala 34:39]
    node _csignals_T_293 = mux(_csignals_T_119, UInt<4>("h7"), _csignals_T_292) @[Lookup.scala 34:39]
    node _csignals_T_294 = mux(_csignals_T_117, UInt<4>("h7"), _csignals_T_293) @[Lookup.scala 34:39]
    node _csignals_T_295 = mux(_csignals_T_115, UInt<4>("h7"), _csignals_T_294) @[Lookup.scala 34:39]
    node _csignals_T_296 = mux(_csignals_T_113, UInt<4>("h7"), _csignals_T_295) @[Lookup.scala 34:39]
    node _csignals_T_297 = mux(_csignals_T_111, UInt<4>("ha"), _csignals_T_296) @[Lookup.scala 34:39]
    node _csignals_T_298 = mux(_csignals_T_109, UInt<4>("ha"), _csignals_T_297) @[Lookup.scala 34:39]
    node _csignals_T_299 = mux(_csignals_T_107, UInt<4>("ha"), _csignals_T_298) @[Lookup.scala 34:39]
    node _csignals_T_300 = mux(_csignals_T_105, UInt<4>("hc"), _csignals_T_299) @[Lookup.scala 34:39]
    node _csignals_T_301 = mux(_csignals_T_103, UInt<4>("ha"), _csignals_T_300) @[Lookup.scala 34:39]
    node _csignals_T_302 = mux(_csignals_T_101, UInt<4>("hb"), _csignals_T_301) @[Lookup.scala 34:39]
    node _csignals_T_303 = mux(_csignals_T_99, UInt<4>("hb"), _csignals_T_302) @[Lookup.scala 34:39]
    node _csignals_T_304 = mux(_csignals_T_97, UInt<4>("ha"), _csignals_T_303) @[Lookup.scala 34:39]
    node _csignals_T_305 = mux(_csignals_T_95, UInt<4>("h9"), _csignals_T_304) @[Lookup.scala 34:39]
    node _csignals_T_306 = mux(_csignals_T_93, UInt<4>("h8"), _csignals_T_305) @[Lookup.scala 34:39]
    node _csignals_T_307 = mux(_csignals_T_91, UInt<4>("h6"), _csignals_T_306) @[Lookup.scala 34:39]
    node _csignals_T_308 = mux(_csignals_T_89, UInt<4>("h0"), _csignals_T_307) @[Lookup.scala 34:39]
    node _csignals_T_309 = mux(_csignals_T_87, UInt<4>("h0"), _csignals_T_308) @[Lookup.scala 34:39]
    node _csignals_T_310 = mux(_csignals_T_85, UInt<4>("h0"), _csignals_T_309) @[Lookup.scala 34:39]
    node _csignals_T_311 = mux(_csignals_T_83, UInt<4>("h0"), _csignals_T_310) @[Lookup.scala 34:39]
    node _csignals_T_312 = mux(_csignals_T_81, UInt<4>("h0"), _csignals_T_311) @[Lookup.scala 34:39]
    node _csignals_T_313 = mux(_csignals_T_79, UInt<4>("h0"), _csignals_T_312) @[Lookup.scala 34:39]
    node _csignals_T_314 = mux(_csignals_T_77, UInt<4>("h0"), _csignals_T_313) @[Lookup.scala 34:39]
    node _csignals_T_315 = mux(_csignals_T_75, UInt<4>("h0"), _csignals_T_314) @[Lookup.scala 34:39]
    node _csignals_T_316 = mux(_csignals_T_73, UInt<4>("h5"), _csignals_T_315) @[Lookup.scala 34:39]
    node _csignals_T_317 = mux(_csignals_T_71, UInt<4>("h5"), _csignals_T_316) @[Lookup.scala 34:39]
    node _csignals_T_318 = mux(_csignals_T_69, UInt<4>("h2"), _csignals_T_317) @[Lookup.scala 34:39]
    node _csignals_T_319 = mux(_csignals_T_67, UInt<4>("h4"), _csignals_T_318) @[Lookup.scala 34:39]
    node _csignals_T_320 = mux(_csignals_T_65, UInt<4>("h1"), _csignals_T_319) @[Lookup.scala 34:39]
    node _csignals_T_321 = mux(_csignals_T_63, UInt<4>("h1"), _csignals_T_320) @[Lookup.scala 34:39]
    node _csignals_T_322 = mux(_csignals_T_61, UInt<4>("h1"), _csignals_T_321) @[Lookup.scala 34:39]
    node _csignals_T_323 = mux(_csignals_T_59, UInt<4>("h1"), _csignals_T_322) @[Lookup.scala 34:39]
    node _csignals_T_324 = mux(_csignals_T_57, UInt<4>("h1"), _csignals_T_323) @[Lookup.scala 34:39]
    node _csignals_T_325 = mux(_csignals_T_55, UInt<4>("h1"), _csignals_T_324) @[Lookup.scala 34:39]
    node _csignals_T_326 = mux(_csignals_T_53, UInt<4>("h2"), _csignals_T_325) @[Lookup.scala 34:39]
    node _csignals_T_327 = mux(_csignals_T_51, UInt<4>("h2"), _csignals_T_326) @[Lookup.scala 34:39]
    node _csignals_T_328 = mux(_csignals_T_49, UInt<4>("h1"), _csignals_T_327) @[Lookup.scala 34:39]
    node _csignals_T_329 = mux(_csignals_T_47, UInt<4>("h1"), _csignals_T_328) @[Lookup.scala 34:39]
    node _csignals_T_330 = mux(_csignals_T_45, UInt<4>("h2"), _csignals_T_329) @[Lookup.scala 34:39]
    node _csignals_T_331 = mux(_csignals_T_43, UInt<4>("h2"), _csignals_T_330) @[Lookup.scala 34:39]
    node _csignals_T_332 = mux(_csignals_T_41, UInt<4>("h2"), _csignals_T_331) @[Lookup.scala 34:39]
    node _csignals_T_333 = mux(_csignals_T_39, UInt<4>("h1"), _csignals_T_332) @[Lookup.scala 34:39]
    node _csignals_T_334 = mux(_csignals_T_37, UInt<4>("h1"), _csignals_T_333) @[Lookup.scala 34:39]
    node _csignals_T_335 = mux(_csignals_T_35, UInt<4>("h1"), _csignals_T_334) @[Lookup.scala 34:39]
    node _csignals_T_336 = mux(_csignals_T_33, UInt<4>("h2"), _csignals_T_335) @[Lookup.scala 34:39]
    node _csignals_T_337 = mux(_csignals_T_31, UInt<4>("h2"), _csignals_T_336) @[Lookup.scala 34:39]
    node _csignals_T_338 = mux(_csignals_T_29, UInt<4>("h2"), _csignals_T_337) @[Lookup.scala 34:39]
    node _csignals_T_339 = mux(_csignals_T_27, UInt<4>("h1"), _csignals_T_338) @[Lookup.scala 34:39]
    node _csignals_T_340 = mux(_csignals_T_25, UInt<4>("h1"), _csignals_T_339) @[Lookup.scala 34:39]
    node _csignals_T_341 = mux(_csignals_T_23, UInt<4>("h1"), _csignals_T_340) @[Lookup.scala 34:39]
    node _csignals_T_342 = mux(_csignals_T_21, UInt<4>("h1"), _csignals_T_341) @[Lookup.scala 34:39]
    node _csignals_T_343 = mux(_csignals_T_19, UInt<4>("h2"), _csignals_T_342) @[Lookup.scala 34:39]
    node _csignals_T_344 = mux(_csignals_T_17, UInt<4>("h1"), _csignals_T_343) @[Lookup.scala 34:39]
    node _csignals_T_345 = mux(_csignals_T_15, UInt<4>("h3"), _csignals_T_344) @[Lookup.scala 34:39]
    node _csignals_T_346 = mux(_csignals_T_13, UInt<4>("h2"), _csignals_T_345) @[Lookup.scala 34:39]
    node _csignals_T_347 = mux(_csignals_T_11, UInt<4>("h3"), _csignals_T_346) @[Lookup.scala 34:39]
    node _csignals_T_348 = mux(_csignals_T_9, UInt<4>("h2"), _csignals_T_347) @[Lookup.scala 34:39]
    node _csignals_T_349 = mux(_csignals_T_7, UInt<4>("h2"), _csignals_T_348) @[Lookup.scala 34:39]
    node _csignals_T_350 = mux(_csignals_T_5, UInt<4>("h3"), _csignals_T_349) @[Lookup.scala 34:39]
    node _csignals_T_351 = mux(_csignals_T_3, UInt<4>("h2"), _csignals_T_350) @[Lookup.scala 34:39]
    node csignals_2 = mux(_csignals_T_1, UInt<4>("h2"), _csignals_T_351) @[Lookup.scala 34:39]
    node _csignals_T_352 = mux(_csignals_T_141, UInt<2>("h0"), UInt<2>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_353 = mux(_csignals_T_139, UInt<2>("h0"), _csignals_T_352) @[Lookup.scala 34:39]
    node _csignals_T_354 = mux(_csignals_T_137, UInt<2>("h1"), _csignals_T_353) @[Lookup.scala 34:39]
    node _csignals_T_355 = mux(_csignals_T_135, UInt<2>("h0"), _csignals_T_354) @[Lookup.scala 34:39]
    node _csignals_T_356 = mux(_csignals_T_133, UInt<2>("h0"), _csignals_T_355) @[Lookup.scala 34:39]
    node _csignals_T_357 = mux(_csignals_T_131, UInt<2>("h0"), _csignals_T_356) @[Lookup.scala 34:39]
    node _csignals_T_358 = mux(_csignals_T_129, UInt<2>("h0"), _csignals_T_357) @[Lookup.scala 34:39]
    node _csignals_T_359 = mux(_csignals_T_127, UInt<2>("h0"), _csignals_T_358) @[Lookup.scala 34:39]
    node _csignals_T_360 = mux(_csignals_T_125, UInt<2>("h0"), _csignals_T_359) @[Lookup.scala 34:39]
    node _csignals_T_361 = mux(_csignals_T_123, UInt<2>("h0"), _csignals_T_360) @[Lookup.scala 34:39]
    node _csignals_T_362 = mux(_csignals_T_121, UInt<2>("h0"), _csignals_T_361) @[Lookup.scala 34:39]
    node _csignals_T_363 = mux(_csignals_T_119, UInt<2>("h0"), _csignals_T_362) @[Lookup.scala 34:39]
    node _csignals_T_364 = mux(_csignals_T_117, UInt<2>("h0"), _csignals_T_363) @[Lookup.scala 34:39]
    node _csignals_T_365 = mux(_csignals_T_115, UInt<2>("h0"), _csignals_T_364) @[Lookup.scala 34:39]
    node _csignals_T_366 = mux(_csignals_T_113, UInt<2>("h0"), _csignals_T_365) @[Lookup.scala 34:39]
    node _csignals_T_367 = mux(_csignals_T_111, UInt<2>("h0"), _csignals_T_366) @[Lookup.scala 34:39]
    node _csignals_T_368 = mux(_csignals_T_109, UInt<2>("h0"), _csignals_T_367) @[Lookup.scala 34:39]
    node _csignals_T_369 = mux(_csignals_T_107, UInt<2>("h0"), _csignals_T_368) @[Lookup.scala 34:39]
    node _csignals_T_370 = mux(_csignals_T_105, UInt<2>("h0"), _csignals_T_369) @[Lookup.scala 34:39]
    node _csignals_T_371 = mux(_csignals_T_103, UInt<2>("h0"), _csignals_T_370) @[Lookup.scala 34:39]
    node _csignals_T_372 = mux(_csignals_T_101, UInt<2>("h1"), _csignals_T_371) @[Lookup.scala 34:39]
    node _csignals_T_373 = mux(_csignals_T_99, UInt<2>("h0"), _csignals_T_372) @[Lookup.scala 34:39]
    node _csignals_T_374 = mux(_csignals_T_97, UInt<2>("h0"), _csignals_T_373) @[Lookup.scala 34:39]
    node _csignals_T_375 = mux(_csignals_T_95, UInt<2>("h0"), _csignals_T_374) @[Lookup.scala 34:39]
    node _csignals_T_376 = mux(_csignals_T_93, UInt<2>("h0"), _csignals_T_375) @[Lookup.scala 34:39]
    node _csignals_T_377 = mux(_csignals_T_91, UInt<2>("h0"), _csignals_T_376) @[Lookup.scala 34:39]
    node _csignals_T_378 = mux(_csignals_T_89, UInt<2>("h0"), _csignals_T_377) @[Lookup.scala 34:39]
    node _csignals_T_379 = mux(_csignals_T_87, UInt<2>("h0"), _csignals_T_378) @[Lookup.scala 34:39]
    node _csignals_T_380 = mux(_csignals_T_85, UInt<2>("h0"), _csignals_T_379) @[Lookup.scala 34:39]
    node _csignals_T_381 = mux(_csignals_T_83, UInt<2>("h0"), _csignals_T_380) @[Lookup.scala 34:39]
    node _csignals_T_382 = mux(_csignals_T_81, UInt<2>("h0"), _csignals_T_381) @[Lookup.scala 34:39]
    node _csignals_T_383 = mux(_csignals_T_79, UInt<2>("h0"), _csignals_T_382) @[Lookup.scala 34:39]
    node _csignals_T_384 = mux(_csignals_T_77, UInt<2>("h0"), _csignals_T_383) @[Lookup.scala 34:39]
    node _csignals_T_385 = mux(_csignals_T_75, UInt<2>("h0"), _csignals_T_384) @[Lookup.scala 34:39]
    node _csignals_T_386 = mux(_csignals_T_73, UInt<2>("h0"), _csignals_T_385) @[Lookup.scala 34:39]
    node _csignals_T_387 = mux(_csignals_T_71, UInt<2>("h0"), _csignals_T_386) @[Lookup.scala 34:39]
    node _csignals_T_388 = mux(_csignals_T_69, UInt<2>("h0"), _csignals_T_387) @[Lookup.scala 34:39]
    node _csignals_T_389 = mux(_csignals_T_67, UInt<2>("h0"), _csignals_T_388) @[Lookup.scala 34:39]
    node _csignals_T_390 = mux(_csignals_T_65, UInt<2>("h0"), _csignals_T_389) @[Lookup.scala 34:39]
    node _csignals_T_391 = mux(_csignals_T_63, UInt<2>("h0"), _csignals_T_390) @[Lookup.scala 34:39]
    node _csignals_T_392 = mux(_csignals_T_61, UInt<2>("h0"), _csignals_T_391) @[Lookup.scala 34:39]
    node _csignals_T_393 = mux(_csignals_T_59, UInt<2>("h0"), _csignals_T_392) @[Lookup.scala 34:39]
    node _csignals_T_394 = mux(_csignals_T_57, UInt<2>("h0"), _csignals_T_393) @[Lookup.scala 34:39]
    node _csignals_T_395 = mux(_csignals_T_55, UInt<2>("h0"), _csignals_T_394) @[Lookup.scala 34:39]
    node _csignals_T_396 = mux(_csignals_T_53, UInt<2>("h0"), _csignals_T_395) @[Lookup.scala 34:39]
    node _csignals_T_397 = mux(_csignals_T_51, UInt<2>("h0"), _csignals_T_396) @[Lookup.scala 34:39]
    node _csignals_T_398 = mux(_csignals_T_49, UInt<2>("h0"), _csignals_T_397) @[Lookup.scala 34:39]
    node _csignals_T_399 = mux(_csignals_T_47, UInt<2>("h0"), _csignals_T_398) @[Lookup.scala 34:39]
    node _csignals_T_400 = mux(_csignals_T_45, UInt<2>("h0"), _csignals_T_399) @[Lookup.scala 34:39]
    node _csignals_T_401 = mux(_csignals_T_43, UInt<2>("h0"), _csignals_T_400) @[Lookup.scala 34:39]
    node _csignals_T_402 = mux(_csignals_T_41, UInt<2>("h0"), _csignals_T_401) @[Lookup.scala 34:39]
    node _csignals_T_403 = mux(_csignals_T_39, UInt<2>("h0"), _csignals_T_402) @[Lookup.scala 34:39]
    node _csignals_T_404 = mux(_csignals_T_37, UInt<2>("h0"), _csignals_T_403) @[Lookup.scala 34:39]
    node _csignals_T_405 = mux(_csignals_T_35, UInt<2>("h0"), _csignals_T_404) @[Lookup.scala 34:39]
    node _csignals_T_406 = mux(_csignals_T_33, UInt<2>("h0"), _csignals_T_405) @[Lookup.scala 34:39]
    node _csignals_T_407 = mux(_csignals_T_31, UInt<2>("h0"), _csignals_T_406) @[Lookup.scala 34:39]
    node _csignals_T_408 = mux(_csignals_T_29, UInt<2>("h0"), _csignals_T_407) @[Lookup.scala 34:39]
    node _csignals_T_409 = mux(_csignals_T_27, UInt<2>("h0"), _csignals_T_408) @[Lookup.scala 34:39]
    node _csignals_T_410 = mux(_csignals_T_25, UInt<2>("h0"), _csignals_T_409) @[Lookup.scala 34:39]
    node _csignals_T_411 = mux(_csignals_T_23, UInt<2>("h0"), _csignals_T_410) @[Lookup.scala 34:39]
    node _csignals_T_412 = mux(_csignals_T_21, UInt<2>("h0"), _csignals_T_411) @[Lookup.scala 34:39]
    node _csignals_T_413 = mux(_csignals_T_19, UInt<2>("h0"), _csignals_T_412) @[Lookup.scala 34:39]
    node _csignals_T_414 = mux(_csignals_T_17, UInt<2>("h0"), _csignals_T_413) @[Lookup.scala 34:39]
    node _csignals_T_415 = mux(_csignals_T_15, UInt<2>("h1"), _csignals_T_414) @[Lookup.scala 34:39]
    node _csignals_T_416 = mux(_csignals_T_13, UInt<2>("h0"), _csignals_T_415) @[Lookup.scala 34:39]
    node _csignals_T_417 = mux(_csignals_T_11, UInt<2>("h1"), _csignals_T_416) @[Lookup.scala 34:39]
    node _csignals_T_418 = mux(_csignals_T_9, UInt<2>("h0"), _csignals_T_417) @[Lookup.scala 34:39]
    node _csignals_T_419 = mux(_csignals_T_7, UInt<2>("h0"), _csignals_T_418) @[Lookup.scala 34:39]
    node _csignals_T_420 = mux(_csignals_T_5, UInt<2>("h1"), _csignals_T_419) @[Lookup.scala 34:39]
    node _csignals_T_421 = mux(_csignals_T_3, UInt<2>("h0"), _csignals_T_420) @[Lookup.scala 34:39]
    node csignals_3 = mux(_csignals_T_1, UInt<2>("h0"), _csignals_T_421) @[Lookup.scala 34:39]
    node _csignals_T_422 = mux(_csignals_T_141, UInt<2>("h1"), UInt<2>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_423 = mux(_csignals_T_139, UInt<2>("h1"), _csignals_T_422) @[Lookup.scala 34:39]
    node _csignals_T_424 = mux(_csignals_T_137, UInt<2>("h0"), _csignals_T_423) @[Lookup.scala 34:39]
    node _csignals_T_425 = mux(_csignals_T_135, UInt<2>("h1"), _csignals_T_424) @[Lookup.scala 34:39]
    node _csignals_T_426 = mux(_csignals_T_133, UInt<2>("h1"), _csignals_T_425) @[Lookup.scala 34:39]
    node _csignals_T_427 = mux(_csignals_T_131, UInt<2>("h1"), _csignals_T_426) @[Lookup.scala 34:39]
    node _csignals_T_428 = mux(_csignals_T_129, UInt<2>("h1"), _csignals_T_427) @[Lookup.scala 34:39]
    node _csignals_T_429 = mux(_csignals_T_127, UInt<2>("h0"), _csignals_T_428) @[Lookup.scala 34:39]
    node _csignals_T_430 = mux(_csignals_T_125, UInt<2>("h0"), _csignals_T_429) @[Lookup.scala 34:39]
    node _csignals_T_431 = mux(_csignals_T_123, UInt<2>("h1"), _csignals_T_430) @[Lookup.scala 34:39]
    node _csignals_T_432 = mux(_csignals_T_121, UInt<2>("h1"), _csignals_T_431) @[Lookup.scala 34:39]
    node _csignals_T_433 = mux(_csignals_T_119, UInt<2>("h1"), _csignals_T_432) @[Lookup.scala 34:39]
    node _csignals_T_434 = mux(_csignals_T_117, UInt<2>("h1"), _csignals_T_433) @[Lookup.scala 34:39]
    node _csignals_T_435 = mux(_csignals_T_115, UInt<2>("h1"), _csignals_T_434) @[Lookup.scala 34:39]
    node _csignals_T_436 = mux(_csignals_T_113, UInt<2>("h1"), _csignals_T_435) @[Lookup.scala 34:39]
    node _csignals_T_437 = mux(_csignals_T_111, UInt<2>("h1"), _csignals_T_436) @[Lookup.scala 34:39]
    node _csignals_T_438 = mux(_csignals_T_109, UInt<2>("h1"), _csignals_T_437) @[Lookup.scala 34:39]
    node _csignals_T_439 = mux(_csignals_T_107, UInt<2>("h1"), _csignals_T_438) @[Lookup.scala 34:39]
    node _csignals_T_440 = mux(_csignals_T_105, UInt<2>("h1"), _csignals_T_439) @[Lookup.scala 34:39]
    node _csignals_T_441 = mux(_csignals_T_103, UInt<2>("h1"), _csignals_T_440) @[Lookup.scala 34:39]
    node _csignals_T_442 = mux(_csignals_T_101, UInt<2>("h0"), _csignals_T_441) @[Lookup.scala 34:39]
    node _csignals_T_443 = mux(_csignals_T_99, UInt<2>("h1"), _csignals_T_442) @[Lookup.scala 34:39]
    node _csignals_T_444 = mux(_csignals_T_97, UInt<2>("h1"), _csignals_T_443) @[Lookup.scala 34:39]
    node _csignals_T_445 = mux(_csignals_T_95, UInt<2>("h1"), _csignals_T_444) @[Lookup.scala 34:39]
    node _csignals_T_446 = mux(_csignals_T_93, UInt<2>("h1"), _csignals_T_445) @[Lookup.scala 34:39]
    node _csignals_T_447 = mux(_csignals_T_91, UInt<2>("h0"), _csignals_T_446) @[Lookup.scala 34:39]
    node _csignals_T_448 = mux(_csignals_T_89, UInt<2>("h0"), _csignals_T_447) @[Lookup.scala 34:39]
    node _csignals_T_449 = mux(_csignals_T_87, UInt<2>("h0"), _csignals_T_448) @[Lookup.scala 34:39]
    node _csignals_T_450 = mux(_csignals_T_85, UInt<2>("h1"), _csignals_T_449) @[Lookup.scala 34:39]
    node _csignals_T_451 = mux(_csignals_T_83, UInt<2>("h1"), _csignals_T_450) @[Lookup.scala 34:39]
    node _csignals_T_452 = mux(_csignals_T_81, UInt<2>("h1"), _csignals_T_451) @[Lookup.scala 34:39]
    node _csignals_T_453 = mux(_csignals_T_79, UInt<2>("h1"), _csignals_T_452) @[Lookup.scala 34:39]
    node _csignals_T_454 = mux(_csignals_T_77, UInt<2>("h1"), _csignals_T_453) @[Lookup.scala 34:39]
    node _csignals_T_455 = mux(_csignals_T_75, UInt<2>("h1"), _csignals_T_454) @[Lookup.scala 34:39]
    node _csignals_T_456 = mux(_csignals_T_73, UInt<2>("h1"), _csignals_T_455) @[Lookup.scala 34:39]
    node _csignals_T_457 = mux(_csignals_T_71, UInt<2>("h1"), _csignals_T_456) @[Lookup.scala 34:39]
    node _csignals_T_458 = mux(_csignals_T_69, UInt<2>("h1"), _csignals_T_457) @[Lookup.scala 34:39]
    node _csignals_T_459 = mux(_csignals_T_67, UInt<2>("h1"), _csignals_T_458) @[Lookup.scala 34:39]
    node _csignals_T_460 = mux(_csignals_T_65, UInt<2>("h0"), _csignals_T_459) @[Lookup.scala 34:39]
    node _csignals_T_461 = mux(_csignals_T_63, UInt<2>("h0"), _csignals_T_460) @[Lookup.scala 34:39]
    node _csignals_T_462 = mux(_csignals_T_61, UInt<2>("h0"), _csignals_T_461) @[Lookup.scala 34:39]
    node _csignals_T_463 = mux(_csignals_T_59, UInt<2>("h0"), _csignals_T_462) @[Lookup.scala 34:39]
    node _csignals_T_464 = mux(_csignals_T_57, UInt<2>("h0"), _csignals_T_463) @[Lookup.scala 34:39]
    node _csignals_T_465 = mux(_csignals_T_55, UInt<2>("h0"), _csignals_T_464) @[Lookup.scala 34:39]
    node _csignals_T_466 = mux(_csignals_T_53, UInt<2>("h1"), _csignals_T_465) @[Lookup.scala 34:39]
    node _csignals_T_467 = mux(_csignals_T_51, UInt<2>("h1"), _csignals_T_466) @[Lookup.scala 34:39]
    node _csignals_T_468 = mux(_csignals_T_49, UInt<2>("h1"), _csignals_T_467) @[Lookup.scala 34:39]
    node _csignals_T_469 = mux(_csignals_T_47, UInt<2>("h1"), _csignals_T_468) @[Lookup.scala 34:39]
    node _csignals_T_470 = mux(_csignals_T_45, UInt<2>("h1"), _csignals_T_469) @[Lookup.scala 34:39]
    node _csignals_T_471 = mux(_csignals_T_43, UInt<2>("h1"), _csignals_T_470) @[Lookup.scala 34:39]
    node _csignals_T_472 = mux(_csignals_T_41, UInt<2>("h1"), _csignals_T_471) @[Lookup.scala 34:39]
    node _csignals_T_473 = mux(_csignals_T_39, UInt<2>("h1"), _csignals_T_472) @[Lookup.scala 34:39]
    node _csignals_T_474 = mux(_csignals_T_37, UInt<2>("h1"), _csignals_T_473) @[Lookup.scala 34:39]
    node _csignals_T_475 = mux(_csignals_T_35, UInt<2>("h1"), _csignals_T_474) @[Lookup.scala 34:39]
    node _csignals_T_476 = mux(_csignals_T_33, UInt<2>("h1"), _csignals_T_475) @[Lookup.scala 34:39]
    node _csignals_T_477 = mux(_csignals_T_31, UInt<2>("h1"), _csignals_T_476) @[Lookup.scala 34:39]
    node _csignals_T_478 = mux(_csignals_T_29, UInt<2>("h1"), _csignals_T_477) @[Lookup.scala 34:39]
    node _csignals_T_479 = mux(_csignals_T_27, UInt<2>("h1"), _csignals_T_478) @[Lookup.scala 34:39]
    node _csignals_T_480 = mux(_csignals_T_25, UInt<2>("h1"), _csignals_T_479) @[Lookup.scala 34:39]
    node _csignals_T_481 = mux(_csignals_T_23, UInt<2>("h1"), _csignals_T_480) @[Lookup.scala 34:39]
    node _csignals_T_482 = mux(_csignals_T_21, UInt<2>("h1"), _csignals_T_481) @[Lookup.scala 34:39]
    node _csignals_T_483 = mux(_csignals_T_19, UInt<2>("h1"), _csignals_T_482) @[Lookup.scala 34:39]
    node _csignals_T_484 = mux(_csignals_T_17, UInt<2>("h1"), _csignals_T_483) @[Lookup.scala 34:39]
    node _csignals_T_485 = mux(_csignals_T_15, UInt<2>("h0"), _csignals_T_484) @[Lookup.scala 34:39]
    node _csignals_T_486 = mux(_csignals_T_13, UInt<2>("h1"), _csignals_T_485) @[Lookup.scala 34:39]
    node _csignals_T_487 = mux(_csignals_T_11, UInt<2>("h0"), _csignals_T_486) @[Lookup.scala 34:39]
    node _csignals_T_488 = mux(_csignals_T_9, UInt<2>("h1"), _csignals_T_487) @[Lookup.scala 34:39]
    node _csignals_T_489 = mux(_csignals_T_7, UInt<2>("h1"), _csignals_T_488) @[Lookup.scala 34:39]
    node _csignals_T_490 = mux(_csignals_T_5, UInt<2>("h0"), _csignals_T_489) @[Lookup.scala 34:39]
    node _csignals_T_491 = mux(_csignals_T_3, UInt<2>("h1"), _csignals_T_490) @[Lookup.scala 34:39]
    node csignals_4 = mux(_csignals_T_1, UInt<2>("h1"), _csignals_T_491) @[Lookup.scala 34:39]
    node _csignals_T_492 = mux(_csignals_T_141, UInt<3>("h0"), UInt<3>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_493 = mux(_csignals_T_139, UInt<3>("h0"), _csignals_T_492) @[Lookup.scala 34:39]
    node _csignals_T_494 = mux(_csignals_T_137, UInt<3>("h0"), _csignals_T_493) @[Lookup.scala 34:39]
    node _csignals_T_495 = mux(_csignals_T_135, UInt<3>("h1"), _csignals_T_494) @[Lookup.scala 34:39]
    node _csignals_T_496 = mux(_csignals_T_133, UInt<3>("h2"), _csignals_T_495) @[Lookup.scala 34:39]
    node _csignals_T_497 = mux(_csignals_T_131, UInt<3>("h2"), _csignals_T_496) @[Lookup.scala 34:39]
    node _csignals_T_498 = mux(_csignals_T_129, UInt<3>("h0"), _csignals_T_497) @[Lookup.scala 34:39]
    node _csignals_T_499 = mux(_csignals_T_127, UInt<3>("h0"), _csignals_T_498) @[Lookup.scala 34:39]
    node _csignals_T_500 = mux(_csignals_T_125, UInt<3>("h0"), _csignals_T_499) @[Lookup.scala 34:39]
    node _csignals_T_501 = mux(_csignals_T_123, UInt<3>("h0"), _csignals_T_500) @[Lookup.scala 34:39]
    node _csignals_T_502 = mux(_csignals_T_121, UInt<3>("h0"), _csignals_T_501) @[Lookup.scala 34:39]
    node _csignals_T_503 = mux(_csignals_T_119, UInt<3>("h0"), _csignals_T_502) @[Lookup.scala 34:39]
    node _csignals_T_504 = mux(_csignals_T_117, UInt<3>("h0"), _csignals_T_503) @[Lookup.scala 34:39]
    node _csignals_T_505 = mux(_csignals_T_115, UInt<3>("h0"), _csignals_T_504) @[Lookup.scala 34:39]
    node _csignals_T_506 = mux(_csignals_T_113, UInt<3>("h0"), _csignals_T_505) @[Lookup.scala 34:39]
    node _csignals_T_507 = mux(_csignals_T_111, UInt<3>("h0"), _csignals_T_506) @[Lookup.scala 34:39]
    node _csignals_T_508 = mux(_csignals_T_109, UInt<3>("h0"), _csignals_T_507) @[Lookup.scala 34:39]
    node _csignals_T_509 = mux(_csignals_T_107, UInt<3>("h0"), _csignals_T_508) @[Lookup.scala 34:39]
    node _csignals_T_510 = mux(_csignals_T_105, UInt<3>("h0"), _csignals_T_509) @[Lookup.scala 34:39]
    node _csignals_T_511 = mux(_csignals_T_103, UInt<3>("h0"), _csignals_T_510) @[Lookup.scala 34:39]
    node _csignals_T_512 = mux(_csignals_T_101, UInt<3>("h0"), _csignals_T_511) @[Lookup.scala 34:39]
    node _csignals_T_513 = mux(_csignals_T_99, UInt<3>("h1"), _csignals_T_512) @[Lookup.scala 34:39]
    node _csignals_T_514 = mux(_csignals_T_97, UInt<3>("h0"), _csignals_T_513) @[Lookup.scala 34:39]
    node _csignals_T_515 = mux(_csignals_T_95, UInt<3>("h0"), _csignals_T_514) @[Lookup.scala 34:39]
    node _csignals_T_516 = mux(_csignals_T_93, UInt<3>("h0"), _csignals_T_515) @[Lookup.scala 34:39]
    node _csignals_T_517 = mux(_csignals_T_91, UInt<3>("h0"), _csignals_T_516) @[Lookup.scala 34:39]
    node _csignals_T_518 = mux(_csignals_T_89, UInt<3>("h0"), _csignals_T_517) @[Lookup.scala 34:39]
    node _csignals_T_519 = mux(_csignals_T_87, UInt<3>("h0"), _csignals_T_518) @[Lookup.scala 34:39]
    node _csignals_T_520 = mux(_csignals_T_85, UInt<3>("h3"), _csignals_T_519) @[Lookup.scala 34:39]
    node _csignals_T_521 = mux(_csignals_T_83, UInt<3>("h3"), _csignals_T_520) @[Lookup.scala 34:39]
    node _csignals_T_522 = mux(_csignals_T_81, UInt<3>("h3"), _csignals_T_521) @[Lookup.scala 34:39]
    node _csignals_T_523 = mux(_csignals_T_79, UInt<3>("h3"), _csignals_T_522) @[Lookup.scala 34:39]
    node _csignals_T_524 = mux(_csignals_T_77, UInt<3>("h3"), _csignals_T_523) @[Lookup.scala 34:39]
    node _csignals_T_525 = mux(_csignals_T_75, UInt<3>("h3"), _csignals_T_524) @[Lookup.scala 34:39]
    node _csignals_T_526 = mux(_csignals_T_73, UInt<3>("h0"), _csignals_T_525) @[Lookup.scala 34:39]
    node _csignals_T_527 = mux(_csignals_T_71, UInt<3>("h0"), _csignals_T_526) @[Lookup.scala 34:39]
    node _csignals_T_528 = mux(_csignals_T_69, UInt<3>("h2"), _csignals_T_527) @[Lookup.scala 34:39]
    node _csignals_T_529 = mux(_csignals_T_67, UInt<3>("h2"), _csignals_T_528) @[Lookup.scala 34:39]
    node _csignals_T_530 = mux(_csignals_T_65, UInt<3>("h0"), _csignals_T_529) @[Lookup.scala 34:39]
    node _csignals_T_531 = mux(_csignals_T_63, UInt<3>("h0"), _csignals_T_530) @[Lookup.scala 34:39]
    node _csignals_T_532 = mux(_csignals_T_61, UInt<3>("h0"), _csignals_T_531) @[Lookup.scala 34:39]
    node _csignals_T_533 = mux(_csignals_T_59, UInt<3>("h0"), _csignals_T_532) @[Lookup.scala 34:39]
    node _csignals_T_534 = mux(_csignals_T_57, UInt<3>("h0"), _csignals_T_533) @[Lookup.scala 34:39]
    node _csignals_T_535 = mux(_csignals_T_55, UInt<3>("h0"), _csignals_T_534) @[Lookup.scala 34:39]
    node _csignals_T_536 = mux(_csignals_T_53, UInt<3>("h0"), _csignals_T_535) @[Lookup.scala 34:39]
    node _csignals_T_537 = mux(_csignals_T_51, UInt<3>("h0"), _csignals_T_536) @[Lookup.scala 34:39]
    node _csignals_T_538 = mux(_csignals_T_49, UInt<3>("h0"), _csignals_T_537) @[Lookup.scala 34:39]
    node _csignals_T_539 = mux(_csignals_T_47, UInt<3>("h0"), _csignals_T_538) @[Lookup.scala 34:39]
    node _csignals_T_540 = mux(_csignals_T_45, UInt<3>("h0"), _csignals_T_539) @[Lookup.scala 34:39]
    node _csignals_T_541 = mux(_csignals_T_43, UInt<3>("h0"), _csignals_T_540) @[Lookup.scala 34:39]
    node _csignals_T_542 = mux(_csignals_T_41, UInt<3>("h0"), _csignals_T_541) @[Lookup.scala 34:39]
    node _csignals_T_543 = mux(_csignals_T_39, UInt<3>("h0"), _csignals_T_542) @[Lookup.scala 34:39]
    node _csignals_T_544 = mux(_csignals_T_37, UInt<3>("h0"), _csignals_T_543) @[Lookup.scala 34:39]
    node _csignals_T_545 = mux(_csignals_T_35, UInt<3>("h0"), _csignals_T_544) @[Lookup.scala 34:39]
    node _csignals_T_546 = mux(_csignals_T_33, UInt<3>("h0"), _csignals_T_545) @[Lookup.scala 34:39]
    node _csignals_T_547 = mux(_csignals_T_31, UInt<3>("h0"), _csignals_T_546) @[Lookup.scala 34:39]
    node _csignals_T_548 = mux(_csignals_T_29, UInt<3>("h0"), _csignals_T_547) @[Lookup.scala 34:39]
    node _csignals_T_549 = mux(_csignals_T_27, UInt<3>("h0"), _csignals_T_548) @[Lookup.scala 34:39]
    node _csignals_T_550 = mux(_csignals_T_25, UInt<3>("h0"), _csignals_T_549) @[Lookup.scala 34:39]
    node _csignals_T_551 = mux(_csignals_T_23, UInt<3>("h0"), _csignals_T_550) @[Lookup.scala 34:39]
    node _csignals_T_552 = mux(_csignals_T_21, UInt<3>("h0"), _csignals_T_551) @[Lookup.scala 34:39]
    node _csignals_T_553 = mux(_csignals_T_19, UInt<3>("h0"), _csignals_T_552) @[Lookup.scala 34:39]
    node _csignals_T_554 = mux(_csignals_T_17, UInt<3>("h0"), _csignals_T_553) @[Lookup.scala 34:39]
    node _csignals_T_555 = mux(_csignals_T_15, UInt<3>("h0"), _csignals_T_554) @[Lookup.scala 34:39]
    node _csignals_T_556 = mux(_csignals_T_13, UInt<3>("h1"), _csignals_T_555) @[Lookup.scala 34:39]
    node _csignals_T_557 = mux(_csignals_T_11, UInt<3>("h0"), _csignals_T_556) @[Lookup.scala 34:39]
    node _csignals_T_558 = mux(_csignals_T_9, UInt<3>("h1"), _csignals_T_557) @[Lookup.scala 34:39]
    node _csignals_T_559 = mux(_csignals_T_7, UInt<3>("h1"), _csignals_T_558) @[Lookup.scala 34:39]
    node _csignals_T_560 = mux(_csignals_T_5, UInt<3>("h0"), _csignals_T_559) @[Lookup.scala 34:39]
    node _csignals_T_561 = mux(_csignals_T_3, UInt<3>("h1"), _csignals_T_560) @[Lookup.scala 34:39]
    node csignals_5 = mux(_csignals_T_1, UInt<3>("h1"), _csignals_T_561) @[Lookup.scala 34:39]
    node _csignals_T_562 = mux(_csignals_T_141, UInt<3>("h1"), UInt<3>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_563 = mux(_csignals_T_139, UInt<3>("h1"), _csignals_T_562) @[Lookup.scala 34:39]
    node _csignals_T_564 = mux(_csignals_T_137, UInt<3>("h1"), _csignals_T_563) @[Lookup.scala 34:39]
    node _csignals_T_565 = mux(_csignals_T_135, UInt<3>("h1"), _csignals_T_564) @[Lookup.scala 34:39]
    node _csignals_T_566 = mux(_csignals_T_133, UInt<3>("h4"), _csignals_T_565) @[Lookup.scala 34:39]
    node _csignals_T_567 = mux(_csignals_T_131, UInt<3>("h4"), _csignals_T_566) @[Lookup.scala 34:39]
    node _csignals_T_568 = mux(_csignals_T_129, UInt<3>("h1"), _csignals_T_567) @[Lookup.scala 34:39]
    node _csignals_T_569 = mux(_csignals_T_127, UInt<3>("h1"), _csignals_T_568) @[Lookup.scala 34:39]
    node _csignals_T_570 = mux(_csignals_T_125, UInt<3>("h1"), _csignals_T_569) @[Lookup.scala 34:39]
    node _csignals_T_571 = mux(_csignals_T_123, UInt<3>("h1"), _csignals_T_570) @[Lookup.scala 34:39]
    node _csignals_T_572 = mux(_csignals_T_121, UInt<3>("h1"), _csignals_T_571) @[Lookup.scala 34:39]
    node _csignals_T_573 = mux(_csignals_T_119, UInt<3>("h2"), _csignals_T_572) @[Lookup.scala 34:39]
    node _csignals_T_574 = mux(_csignals_T_117, UInt<3>("h2"), _csignals_T_573) @[Lookup.scala 34:39]
    node _csignals_T_575 = mux(_csignals_T_115, UInt<3>("h2"), _csignals_T_574) @[Lookup.scala 34:39]
    node _csignals_T_576 = mux(_csignals_T_113, UInt<3>("h2"), _csignals_T_575) @[Lookup.scala 34:39]
    node _csignals_T_577 = mux(_csignals_T_111, UInt<3>("h2"), _csignals_T_576) @[Lookup.scala 34:39]
    node _csignals_T_578 = mux(_csignals_T_109, UInt<3>("h2"), _csignals_T_577) @[Lookup.scala 34:39]
    node _csignals_T_579 = mux(_csignals_T_107, UInt<3>("h2"), _csignals_T_578) @[Lookup.scala 34:39]
    node _csignals_T_580 = mux(_csignals_T_105, UInt<3>("h1"), _csignals_T_579) @[Lookup.scala 34:39]
    node _csignals_T_581 = mux(_csignals_T_103, UInt<3>("h1"), _csignals_T_580) @[Lookup.scala 34:39]
    node _csignals_T_582 = mux(_csignals_T_101, UInt<3>("h1"), _csignals_T_581) @[Lookup.scala 34:39]
    node _csignals_T_583 = mux(_csignals_T_99, UInt<3>("h3"), _csignals_T_582) @[Lookup.scala 34:39]
    node _csignals_T_584 = mux(_csignals_T_97, UInt<3>("h1"), _csignals_T_583) @[Lookup.scala 34:39]
    node _csignals_T_585 = mux(_csignals_T_95, UInt<3>("h1"), _csignals_T_584) @[Lookup.scala 34:39]
    node _csignals_T_586 = mux(_csignals_T_93, UInt<3>("h3"), _csignals_T_585) @[Lookup.scala 34:39]
    node _csignals_T_587 = mux(_csignals_T_91, UInt<3>("h1"), _csignals_T_586) @[Lookup.scala 34:39]
    node _csignals_T_588 = mux(_csignals_T_89, UInt<3>("h0"), _csignals_T_587) @[Lookup.scala 34:39]
    node _csignals_T_589 = mux(_csignals_T_87, UInt<3>("h0"), _csignals_T_588) @[Lookup.scala 34:39]
    node _csignals_T_590 = mux(_csignals_T_85, UInt<3>("h0"), _csignals_T_589) @[Lookup.scala 34:39]
    node _csignals_T_591 = mux(_csignals_T_83, UInt<3>("h0"), _csignals_T_590) @[Lookup.scala 34:39]
    node _csignals_T_592 = mux(_csignals_T_81, UInt<3>("h0"), _csignals_T_591) @[Lookup.scala 34:39]
    node _csignals_T_593 = mux(_csignals_T_79, UInt<3>("h0"), _csignals_T_592) @[Lookup.scala 34:39]
    node _csignals_T_594 = mux(_csignals_T_77, UInt<3>("h0"), _csignals_T_593) @[Lookup.scala 34:39]
    node _csignals_T_595 = mux(_csignals_T_75, UInt<3>("h0"), _csignals_T_594) @[Lookup.scala 34:39]
    node _csignals_T_596 = mux(_csignals_T_73, UInt<3>("h0"), _csignals_T_595) @[Lookup.scala 34:39]
    node _csignals_T_597 = mux(_csignals_T_71, UInt<3>("h0"), _csignals_T_596) @[Lookup.scala 34:39]
    node _csignals_T_598 = mux(_csignals_T_69, UInt<3>("h0"), _csignals_T_597) @[Lookup.scala 34:39]
    node _csignals_T_599 = mux(_csignals_T_67, UInt<3>("h0"), _csignals_T_598) @[Lookup.scala 34:39]
    node _csignals_T_600 = mux(_csignals_T_65, UInt<3>("h0"), _csignals_T_599) @[Lookup.scala 34:39]
    node _csignals_T_601 = mux(_csignals_T_63, UInt<3>("h0"), _csignals_T_600) @[Lookup.scala 34:39]
    node _csignals_T_602 = mux(_csignals_T_61, UInt<3>("h0"), _csignals_T_601) @[Lookup.scala 34:39]
    node _csignals_T_603 = mux(_csignals_T_59, UInt<3>("h0"), _csignals_T_602) @[Lookup.scala 34:39]
    node _csignals_T_604 = mux(_csignals_T_57, UInt<3>("h0"), _csignals_T_603) @[Lookup.scala 34:39]
    node _csignals_T_605 = mux(_csignals_T_55, UInt<3>("h0"), _csignals_T_604) @[Lookup.scala 34:39]
    node _csignals_T_606 = mux(_csignals_T_53, UInt<3>("h0"), _csignals_T_605) @[Lookup.scala 34:39]
    node _csignals_T_607 = mux(_csignals_T_51, UInt<3>("h0"), _csignals_T_606) @[Lookup.scala 34:39]
    node _csignals_T_608 = mux(_csignals_T_49, UInt<3>("h0"), _csignals_T_607) @[Lookup.scala 34:39]
    node _csignals_T_609 = mux(_csignals_T_47, UInt<3>("h0"), _csignals_T_608) @[Lookup.scala 34:39]
    node _csignals_T_610 = mux(_csignals_T_45, UInt<3>("h0"), _csignals_T_609) @[Lookup.scala 34:39]
    node _csignals_T_611 = mux(_csignals_T_43, UInt<3>("h0"), _csignals_T_610) @[Lookup.scala 34:39]
    node _csignals_T_612 = mux(_csignals_T_41, UInt<3>("h0"), _csignals_T_611) @[Lookup.scala 34:39]
    node _csignals_T_613 = mux(_csignals_T_39, UInt<3>("h0"), _csignals_T_612) @[Lookup.scala 34:39]
    node _csignals_T_614 = mux(_csignals_T_37, UInt<3>("h0"), _csignals_T_613) @[Lookup.scala 34:39]
    node _csignals_T_615 = mux(_csignals_T_35, UInt<3>("h0"), _csignals_T_614) @[Lookup.scala 34:39]
    node _csignals_T_616 = mux(_csignals_T_33, UInt<3>("h0"), _csignals_T_615) @[Lookup.scala 34:39]
    node _csignals_T_617 = mux(_csignals_T_31, UInt<3>("h0"), _csignals_T_616) @[Lookup.scala 34:39]
    node _csignals_T_618 = mux(_csignals_T_29, UInt<3>("h0"), _csignals_T_617) @[Lookup.scala 34:39]
    node _csignals_T_619 = mux(_csignals_T_27, UInt<3>("h0"), _csignals_T_618) @[Lookup.scala 34:39]
    node _csignals_T_620 = mux(_csignals_T_25, UInt<3>("h0"), _csignals_T_619) @[Lookup.scala 34:39]
    node _csignals_T_621 = mux(_csignals_T_23, UInt<3>("h0"), _csignals_T_620) @[Lookup.scala 34:39]
    node _csignals_T_622 = mux(_csignals_T_21, UInt<3>("h0"), _csignals_T_621) @[Lookup.scala 34:39]
    node _csignals_T_623 = mux(_csignals_T_19, UInt<3>("h0"), _csignals_T_622) @[Lookup.scala 34:39]
    node _csignals_T_624 = mux(_csignals_T_17, UInt<3>("h0"), _csignals_T_623) @[Lookup.scala 34:39]
    node _csignals_T_625 = mux(_csignals_T_15, UInt<3>("h0"), _csignals_T_624) @[Lookup.scala 34:39]
    node _csignals_T_626 = mux(_csignals_T_13, UInt<3>("h0"), _csignals_T_625) @[Lookup.scala 34:39]
    node _csignals_T_627 = mux(_csignals_T_11, UInt<3>("h0"), _csignals_T_626) @[Lookup.scala 34:39]
    node _csignals_T_628 = mux(_csignals_T_9, UInt<3>("h0"), _csignals_T_627) @[Lookup.scala 34:39]
    node _csignals_T_629 = mux(_csignals_T_7, UInt<3>("h0"), _csignals_T_628) @[Lookup.scala 34:39]
    node _csignals_T_630 = mux(_csignals_T_5, UInt<3>("h0"), _csignals_T_629) @[Lookup.scala 34:39]
    node _csignals_T_631 = mux(_csignals_T_3, UInt<3>("h0"), _csignals_T_630) @[Lookup.scala 34:39]
    node csignals_6 = mux(_csignals_T_1, UInt<3>("h0"), _csignals_T_631) @[Lookup.scala 34:39]
    node _csignals_T_632 = mux(_csignals_T_141, UInt<3>("h0"), UInt<3>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_633 = mux(_csignals_T_139, UInt<3>("h0"), _csignals_T_632) @[Lookup.scala 34:39]
    node _csignals_T_634 = mux(_csignals_T_137, UInt<3>("h0"), _csignals_T_633) @[Lookup.scala 34:39]
    node _csignals_T_635 = mux(_csignals_T_135, UInt<3>("h0"), _csignals_T_634) @[Lookup.scala 34:39]
    node _csignals_T_636 = mux(_csignals_T_133, UInt<3>("h0"), _csignals_T_635) @[Lookup.scala 34:39]
    node _csignals_T_637 = mux(_csignals_T_131, UInt<3>("h0"), _csignals_T_636) @[Lookup.scala 34:39]
    node _csignals_T_638 = mux(_csignals_T_129, UInt<3>("h0"), _csignals_T_637) @[Lookup.scala 34:39]
    node _csignals_T_639 = mux(_csignals_T_127, UInt<3>("h0"), _csignals_T_638) @[Lookup.scala 34:39]
    node _csignals_T_640 = mux(_csignals_T_125, UInt<3>("h0"), _csignals_T_639) @[Lookup.scala 34:39]
    node _csignals_T_641 = mux(_csignals_T_123, UInt<3>("h0"), _csignals_T_640) @[Lookup.scala 34:39]
    node _csignals_T_642 = mux(_csignals_T_121, UInt<3>("h0"), _csignals_T_641) @[Lookup.scala 34:39]
    node _csignals_T_643 = mux(_csignals_T_119, UInt<3>("h0"), _csignals_T_642) @[Lookup.scala 34:39]
    node _csignals_T_644 = mux(_csignals_T_117, UInt<3>("h0"), _csignals_T_643) @[Lookup.scala 34:39]
    node _csignals_T_645 = mux(_csignals_T_115, UInt<3>("h0"), _csignals_T_644) @[Lookup.scala 34:39]
    node _csignals_T_646 = mux(_csignals_T_113, UInt<3>("h0"), _csignals_T_645) @[Lookup.scala 34:39]
    node _csignals_T_647 = mux(_csignals_T_111, UInt<3>("h0"), _csignals_T_646) @[Lookup.scala 34:39]
    node _csignals_T_648 = mux(_csignals_T_109, UInt<3>("h0"), _csignals_T_647) @[Lookup.scala 34:39]
    node _csignals_T_649 = mux(_csignals_T_107, UInt<3>("h0"), _csignals_T_648) @[Lookup.scala 34:39]
    node _csignals_T_650 = mux(_csignals_T_105, UInt<3>("h0"), _csignals_T_649) @[Lookup.scala 34:39]
    node _csignals_T_651 = mux(_csignals_T_103, UInt<3>("h0"), _csignals_T_650) @[Lookup.scala 34:39]
    node _csignals_T_652 = mux(_csignals_T_101, UInt<3>("h0"), _csignals_T_651) @[Lookup.scala 34:39]
    node _csignals_T_653 = mux(_csignals_T_99, UInt<3>("h0"), _csignals_T_652) @[Lookup.scala 34:39]
    node _csignals_T_654 = mux(_csignals_T_97, UInt<3>("h0"), _csignals_T_653) @[Lookup.scala 34:39]
    node _csignals_T_655 = mux(_csignals_T_95, UInt<3>("h0"), _csignals_T_654) @[Lookup.scala 34:39]
    node _csignals_T_656 = mux(_csignals_T_93, UInt<3>("h0"), _csignals_T_655) @[Lookup.scala 34:39]
    node _csignals_T_657 = mux(_csignals_T_91, UInt<3>("h0"), _csignals_T_656) @[Lookup.scala 34:39]
    node _csignals_T_658 = mux(_csignals_T_89, UInt<3>("h6"), _csignals_T_657) @[Lookup.scala 34:39]
    node _csignals_T_659 = mux(_csignals_T_87, UInt<3>("h4"), _csignals_T_658) @[Lookup.scala 34:39]
    node _csignals_T_660 = mux(_csignals_T_85, UInt<3>("h3"), _csignals_T_659) @[Lookup.scala 34:39]
    node _csignals_T_661 = mux(_csignals_T_83, UInt<3>("h3"), _csignals_T_660) @[Lookup.scala 34:39]
    node _csignals_T_662 = mux(_csignals_T_81, UInt<3>("h2"), _csignals_T_661) @[Lookup.scala 34:39]
    node _csignals_T_663 = mux(_csignals_T_79, UInt<3>("h2"), _csignals_T_662) @[Lookup.scala 34:39]
    node _csignals_T_664 = mux(_csignals_T_77, UInt<3>("h1"), _csignals_T_663) @[Lookup.scala 34:39]
    node _csignals_T_665 = mux(_csignals_T_75, UInt<3>("h1"), _csignals_T_664) @[Lookup.scala 34:39]
    node _csignals_T_666 = mux(_csignals_T_73, UInt<3>("h0"), _csignals_T_665) @[Lookup.scala 34:39]
    node _csignals_T_667 = mux(_csignals_T_71, UInt<3>("h0"), _csignals_T_666) @[Lookup.scala 34:39]
    node _csignals_T_668 = mux(_csignals_T_69, UInt<3>("h0"), _csignals_T_667) @[Lookup.scala 34:39]
    node _csignals_T_669 = mux(_csignals_T_67, UInt<3>("h0"), _csignals_T_668) @[Lookup.scala 34:39]
    node _csignals_T_670 = mux(_csignals_T_65, UInt<3>("h0"), _csignals_T_669) @[Lookup.scala 34:39]
    node _csignals_T_671 = mux(_csignals_T_63, UInt<3>("h0"), _csignals_T_670) @[Lookup.scala 34:39]
    node _csignals_T_672 = mux(_csignals_T_61, UInt<3>("h0"), _csignals_T_671) @[Lookup.scala 34:39]
    node _csignals_T_673 = mux(_csignals_T_59, UInt<3>("h0"), _csignals_T_672) @[Lookup.scala 34:39]
    node _csignals_T_674 = mux(_csignals_T_57, UInt<3>("h0"), _csignals_T_673) @[Lookup.scala 34:39]
    node _csignals_T_675 = mux(_csignals_T_55, UInt<3>("h0"), _csignals_T_674) @[Lookup.scala 34:39]
    node _csignals_T_676 = mux(_csignals_T_53, UInt<3>("h0"), _csignals_T_675) @[Lookup.scala 34:39]
    node _csignals_T_677 = mux(_csignals_T_51, UInt<3>("h0"), _csignals_T_676) @[Lookup.scala 34:39]
    node _csignals_T_678 = mux(_csignals_T_49, UInt<3>("h0"), _csignals_T_677) @[Lookup.scala 34:39]
    node _csignals_T_679 = mux(_csignals_T_47, UInt<3>("h0"), _csignals_T_678) @[Lookup.scala 34:39]
    node _csignals_T_680 = mux(_csignals_T_45, UInt<3>("h0"), _csignals_T_679) @[Lookup.scala 34:39]
    node _csignals_T_681 = mux(_csignals_T_43, UInt<3>("h0"), _csignals_T_680) @[Lookup.scala 34:39]
    node _csignals_T_682 = mux(_csignals_T_41, UInt<3>("h0"), _csignals_T_681) @[Lookup.scala 34:39]
    node _csignals_T_683 = mux(_csignals_T_39, UInt<3>("h0"), _csignals_T_682) @[Lookup.scala 34:39]
    node _csignals_T_684 = mux(_csignals_T_37, UInt<3>("h0"), _csignals_T_683) @[Lookup.scala 34:39]
    node _csignals_T_685 = mux(_csignals_T_35, UInt<3>("h0"), _csignals_T_684) @[Lookup.scala 34:39]
    node _csignals_T_686 = mux(_csignals_T_33, UInt<3>("h0"), _csignals_T_685) @[Lookup.scala 34:39]
    node _csignals_T_687 = mux(_csignals_T_31, UInt<3>("h0"), _csignals_T_686) @[Lookup.scala 34:39]
    node _csignals_T_688 = mux(_csignals_T_29, UInt<3>("h0"), _csignals_T_687) @[Lookup.scala 34:39]
    node _csignals_T_689 = mux(_csignals_T_27, UInt<3>("h0"), _csignals_T_688) @[Lookup.scala 34:39]
    node _csignals_T_690 = mux(_csignals_T_25, UInt<3>("h0"), _csignals_T_689) @[Lookup.scala 34:39]
    node _csignals_T_691 = mux(_csignals_T_23, UInt<3>("h0"), _csignals_T_690) @[Lookup.scala 34:39]
    node _csignals_T_692 = mux(_csignals_T_21, UInt<3>("h0"), _csignals_T_691) @[Lookup.scala 34:39]
    node _csignals_T_693 = mux(_csignals_T_19, UInt<3>("h0"), _csignals_T_692) @[Lookup.scala 34:39]
    node _csignals_T_694 = mux(_csignals_T_17, UInt<3>("h0"), _csignals_T_693) @[Lookup.scala 34:39]
    node _csignals_T_695 = mux(_csignals_T_15, UInt<3>("h0"), _csignals_T_694) @[Lookup.scala 34:39]
    node _csignals_T_696 = mux(_csignals_T_13, UInt<3>("h0"), _csignals_T_695) @[Lookup.scala 34:39]
    node _csignals_T_697 = mux(_csignals_T_11, UInt<3>("h0"), _csignals_T_696) @[Lookup.scala 34:39]
    node _csignals_T_698 = mux(_csignals_T_9, UInt<3>("h0"), _csignals_T_697) @[Lookup.scala 34:39]
    node _csignals_T_699 = mux(_csignals_T_7, UInt<3>("h0"), _csignals_T_698) @[Lookup.scala 34:39]
    node _csignals_T_700 = mux(_csignals_T_5, UInt<3>("h0"), _csignals_T_699) @[Lookup.scala 34:39]
    node _csignals_T_701 = mux(_csignals_T_3, UInt<3>("h0"), _csignals_T_700) @[Lookup.scala 34:39]
    node csignals_7 = mux(_csignals_T_1, UInt<3>("h0"), _csignals_T_701) @[Lookup.scala 34:39]
    node _csignals_T_702 = mux(_csignals_T_141, UInt<3>("h0"), UInt<3>("h0")) @[Lookup.scala 34:39]
    node _csignals_T_703 = mux(_csignals_T_139, UInt<3>("h0"), _csignals_T_702) @[Lookup.scala 34:39]
    node _csignals_T_704 = mux(_csignals_T_137, UInt<3>("h1"), _csignals_T_703) @[Lookup.scala 34:39]
    node _csignals_T_705 = mux(_csignals_T_135, UInt<3>("h1"), _csignals_T_704) @[Lookup.scala 34:39]
    node _csignals_T_706 = mux(_csignals_T_133, UInt<3>("h0"), _csignals_T_705) @[Lookup.scala 34:39]
    node _csignals_T_707 = mux(_csignals_T_131, UInt<3>("h0"), _csignals_T_706) @[Lookup.scala 34:39]
    node _csignals_T_708 = mux(_csignals_T_129, UInt<3>("h0"), _csignals_T_707) @[Lookup.scala 34:39]
    node _csignals_T_709 = mux(_csignals_T_127, UInt<3>("h0"), _csignals_T_708) @[Lookup.scala 34:39]
    node _csignals_T_710 = mux(_csignals_T_125, UInt<3>("h0"), _csignals_T_709) @[Lookup.scala 34:39]
    node _csignals_T_711 = mux(_csignals_T_123, UInt<3>("h0"), _csignals_T_710) @[Lookup.scala 34:39]
    node _csignals_T_712 = mux(_csignals_T_121, UInt<3>("h0"), _csignals_T_711) @[Lookup.scala 34:39]
    node _csignals_T_713 = mux(_csignals_T_119, UInt<3>("h0"), _csignals_T_712) @[Lookup.scala 34:39]
    node _csignals_T_714 = mux(_csignals_T_117, UInt<3>("h0"), _csignals_T_713) @[Lookup.scala 34:39]
    node _csignals_T_715 = mux(_csignals_T_115, UInt<3>("h0"), _csignals_T_714) @[Lookup.scala 34:39]
    node _csignals_T_716 = mux(_csignals_T_113, UInt<3>("h0"), _csignals_T_715) @[Lookup.scala 34:39]
    node _csignals_T_717 = mux(_csignals_T_111, UInt<3>("h0"), _csignals_T_716) @[Lookup.scala 34:39]
    node _csignals_T_718 = mux(_csignals_T_109, UInt<3>("h0"), _csignals_T_717) @[Lookup.scala 34:39]
    node _csignals_T_719 = mux(_csignals_T_107, UInt<3>("h0"), _csignals_T_718) @[Lookup.scala 34:39]
    node _csignals_T_720 = mux(_csignals_T_105, UInt<3>("h0"), _csignals_T_719) @[Lookup.scala 34:39]
    node _csignals_T_721 = mux(_csignals_T_103, UInt<3>("h0"), _csignals_T_720) @[Lookup.scala 34:39]
    node _csignals_T_722 = mux(_csignals_T_101, UInt<3>("h1"), _csignals_T_721) @[Lookup.scala 34:39]
    node _csignals_T_723 = mux(_csignals_T_99, UInt<3>("h1"), _csignals_T_722) @[Lookup.scala 34:39]
    node _csignals_T_724 = mux(_csignals_T_97, UInt<3>("h0"), _csignals_T_723) @[Lookup.scala 34:39]
    node _csignals_T_725 = mux(_csignals_T_95, UInt<3>("h0"), _csignals_T_724) @[Lookup.scala 34:39]
    node _csignals_T_726 = mux(_csignals_T_93, UInt<3>("h0"), _csignals_T_725) @[Lookup.scala 34:39]
    node _csignals_T_727 = mux(_csignals_T_91, UInt<3>("h0"), _csignals_T_726) @[Lookup.scala 34:39]
    node _csignals_T_728 = mux(_csignals_T_89, UInt<3>("h0"), _csignals_T_727) @[Lookup.scala 34:39]
    node _csignals_T_729 = mux(_csignals_T_87, UInt<3>("h0"), _csignals_T_728) @[Lookup.scala 34:39]
    node _csignals_T_730 = mux(_csignals_T_85, UInt<3>("h0"), _csignals_T_729) @[Lookup.scala 34:39]
    node _csignals_T_731 = mux(_csignals_T_83, UInt<3>("h0"), _csignals_T_730) @[Lookup.scala 34:39]
    node _csignals_T_732 = mux(_csignals_T_81, UInt<3>("h0"), _csignals_T_731) @[Lookup.scala 34:39]
    node _csignals_T_733 = mux(_csignals_T_79, UInt<3>("h0"), _csignals_T_732) @[Lookup.scala 34:39]
    node _csignals_T_734 = mux(_csignals_T_77, UInt<3>("h0"), _csignals_T_733) @[Lookup.scala 34:39]
    node _csignals_T_735 = mux(_csignals_T_75, UInt<3>("h0"), _csignals_T_734) @[Lookup.scala 34:39]
    node _csignals_T_736 = mux(_csignals_T_73, UInt<3>("h0"), _csignals_T_735) @[Lookup.scala 34:39]
    node _csignals_T_737 = mux(_csignals_T_71, UInt<3>("h0"), _csignals_T_736) @[Lookup.scala 34:39]
    node _csignals_T_738 = mux(_csignals_T_69, UInt<3>("h0"), _csignals_T_737) @[Lookup.scala 34:39]
    node _csignals_T_739 = mux(_csignals_T_67, UInt<3>("h0"), _csignals_T_738) @[Lookup.scala 34:39]
    node _csignals_T_740 = mux(_csignals_T_65, UInt<3>("h0"), _csignals_T_739) @[Lookup.scala 34:39]
    node _csignals_T_741 = mux(_csignals_T_63, UInt<3>("h0"), _csignals_T_740) @[Lookup.scala 34:39]
    node _csignals_T_742 = mux(_csignals_T_61, UInt<3>("h0"), _csignals_T_741) @[Lookup.scala 34:39]
    node _csignals_T_743 = mux(_csignals_T_59, UInt<3>("h0"), _csignals_T_742) @[Lookup.scala 34:39]
    node _csignals_T_744 = mux(_csignals_T_57, UInt<3>("h0"), _csignals_T_743) @[Lookup.scala 34:39]
    node _csignals_T_745 = mux(_csignals_T_55, UInt<3>("h0"), _csignals_T_744) @[Lookup.scala 34:39]
    node _csignals_T_746 = mux(_csignals_T_53, UInt<3>("h0"), _csignals_T_745) @[Lookup.scala 34:39]
    node _csignals_T_747 = mux(_csignals_T_51, UInt<3>("h0"), _csignals_T_746) @[Lookup.scala 34:39]
    node _csignals_T_748 = mux(_csignals_T_49, UInt<3>("h0"), _csignals_T_747) @[Lookup.scala 34:39]
    node _csignals_T_749 = mux(_csignals_T_47, UInt<3>("h0"), _csignals_T_748) @[Lookup.scala 34:39]
    node _csignals_T_750 = mux(_csignals_T_45, UInt<3>("h0"), _csignals_T_749) @[Lookup.scala 34:39]
    node _csignals_T_751 = mux(_csignals_T_43, UInt<3>("h0"), _csignals_T_750) @[Lookup.scala 34:39]
    node _csignals_T_752 = mux(_csignals_T_41, UInt<3>("h0"), _csignals_T_751) @[Lookup.scala 34:39]
    node _csignals_T_753 = mux(_csignals_T_39, UInt<3>("h0"), _csignals_T_752) @[Lookup.scala 34:39]
    node _csignals_T_754 = mux(_csignals_T_37, UInt<3>("h0"), _csignals_T_753) @[Lookup.scala 34:39]
    node _csignals_T_755 = mux(_csignals_T_35, UInt<3>("h0"), _csignals_T_754) @[Lookup.scala 34:39]
    node _csignals_T_756 = mux(_csignals_T_33, UInt<3>("h0"), _csignals_T_755) @[Lookup.scala 34:39]
    node _csignals_T_757 = mux(_csignals_T_31, UInt<3>("h0"), _csignals_T_756) @[Lookup.scala 34:39]
    node _csignals_T_758 = mux(_csignals_T_29, UInt<3>("h0"), _csignals_T_757) @[Lookup.scala 34:39]
    node _csignals_T_759 = mux(_csignals_T_27, UInt<3>("h0"), _csignals_T_758) @[Lookup.scala 34:39]
    node _csignals_T_760 = mux(_csignals_T_25, UInt<3>("h0"), _csignals_T_759) @[Lookup.scala 34:39]
    node _csignals_T_761 = mux(_csignals_T_23, UInt<3>("h0"), _csignals_T_760) @[Lookup.scala 34:39]
    node _csignals_T_762 = mux(_csignals_T_21, UInt<3>("h0"), _csignals_T_761) @[Lookup.scala 34:39]
    node _csignals_T_763 = mux(_csignals_T_19, UInt<3>("h0"), _csignals_T_762) @[Lookup.scala 34:39]
    node _csignals_T_764 = mux(_csignals_T_17, UInt<3>("h0"), _csignals_T_763) @[Lookup.scala 34:39]
    node _csignals_T_765 = mux(_csignals_T_15, UInt<3>("h1"), _csignals_T_764) @[Lookup.scala 34:39]
    node _csignals_T_766 = mux(_csignals_T_13, UInt<3>("h1"), _csignals_T_765) @[Lookup.scala 34:39]
    node _csignals_T_767 = mux(_csignals_T_11, UInt<3>("h2"), _csignals_T_766) @[Lookup.scala 34:39]
    node _csignals_T_768 = mux(_csignals_T_9, UInt<3>("h4"), _csignals_T_767) @[Lookup.scala 34:39]
    node _csignals_T_769 = mux(_csignals_T_7, UInt<3>("h2"), _csignals_T_768) @[Lookup.scala 34:39]
    node _csignals_T_770 = mux(_csignals_T_5, UInt<3>("h3"), _csignals_T_769) @[Lookup.scala 34:39]
    node _csignals_T_771 = mux(_csignals_T_3, UInt<3>("h5"), _csignals_T_770) @[Lookup.scala 34:39]
    node csignals_8 = mux(_csignals_T_1, UInt<3>("h3"), _csignals_T_771) @[Lookup.scala 34:39]
    node _id_wb_addr_T = eq(csignals_6, UInt<3>("h1")) @[Core.scala 495:13]
    node _id_wb_addr_T_1 = eq(csignals_6, UInt<3>("h2")) @[Core.scala 496:13]
    node _id_wb_addr_T_2 = eq(csignals_6, UInt<3>("h3")) @[Core.scala 497:13]
    node _id_wb_addr_T_3 = eq(csignals_6, UInt<3>("h4")) @[Core.scala 498:13]
    node _id_wb_addr_T_4 = mux(_id_wb_addr_T_3, UInt<5>("h1"), id_w_wb_addr) @[Mux.scala 101:16]
    node _id_wb_addr_T_5 = mux(_id_wb_addr_T_2, id_c_wb2p_addr, _id_wb_addr_T_4) @[Mux.scala 101:16]
    node _id_wb_addr_T_6 = mux(_id_wb_addr_T_1, id_c_wb1p_addr, _id_wb_addr_T_5) @[Mux.scala 101:16]
    node id_wb_addr = mux(_id_wb_addr_T, id_c_wb_addr, _id_wb_addr_T_6) @[Mux.scala 101:16]
    node _id_op1_data_T = eq(csignals_1, UInt<3>("h0")) @[Core.scala 502:17]
    node _id_op1_data_T_1 = eq(csignals_1, UInt<3>("h1")) @[Core.scala 503:17]
    node _id_op1_data_T_2 = eq(csignals_1, UInt<3>("h3")) @[Core.scala 504:17]
    node _id_op1_data_T_3 = eq(csignals_1, UInt<3>("h4")) @[Core.scala 505:17]
    node _id_op1_data_T_4 = eq(csignals_1, UInt<3>("h5")) @[Core.scala 506:17]
    node _id_op1_data_T_5 = eq(csignals_1, UInt<3>("h6")) @[Core.scala 507:17]
    node _id_op1_data_T_6 = mux(_id_op1_data_T_5, id_c_rs1p_data, UInt<32>("h0")) @[Mux.scala 101:16]
    node _id_op1_data_T_7 = mux(_id_op1_data_T_4, id_sp_data, _id_op1_data_T_6) @[Mux.scala 101:16]
    node _id_op1_data_T_8 = mux(_id_op1_data_T_3, id_c_rs1_data, _id_op1_data_T_7) @[Mux.scala 101:16]
    node _id_op1_data_T_9 = mux(_id_op1_data_T_2, id_imm_z_uext, _id_op1_data_T_8) @[Mux.scala 101:16]
    node _id_op1_data_T_10 = mux(_id_op1_data_T_1, id_reg_pc, _id_op1_data_T_9) @[Mux.scala 101:16]
    node id_op1_data = mux(_id_op1_data_T, id_rs1_data, _id_op1_data_T_10) @[Mux.scala 101:16]
    node _id_op2_data_T = eq(csignals_2, UInt<4>("h1")) @[Core.scala 510:17]
    node _id_op2_data_T_1 = eq(csignals_2, UInt<4>("h2")) @[Core.scala 511:17]
    node _id_op2_data_T_2 = eq(csignals_2, UInt<4>("h3")) @[Core.scala 512:17]
    node _id_op2_data_T_3 = eq(csignals_2, UInt<4>("h4")) @[Core.scala 513:17]
    node _id_op2_data_T_4 = eq(csignals_2, UInt<4>("h5")) @[Core.scala 514:17]
    node _id_op2_data_T_5 = eq(csignals_2, UInt<4>("h6")) @[Core.scala 515:17]
    node _id_op2_data_T_6 = eq(csignals_2, UInt<4>("h7")) @[Core.scala 516:17]
    node _id_op2_data_T_7 = eq(csignals_2, UInt<4>("h8")) @[Core.scala 517:17]
    node _id_op2_data_T_8 = eq(csignals_2, UInt<4>("h9")) @[Core.scala 518:17]
    node _id_op2_data_T_9 = eq(csignals_2, UInt<4>("ha")) @[Core.scala 519:17]
    node _id_op2_data_T_10 = eq(csignals_2, UInt<4>("hb")) @[Core.scala 520:17]
    node _id_op2_data_T_11 = eq(csignals_2, UInt<4>("hc")) @[Core.scala 521:17]
    node _id_op2_data_T_12 = eq(csignals_2, UInt<4>("hd")) @[Core.scala 522:17]
    node _id_op2_data_T_13 = eq(csignals_2, UInt<4>("he")) @[Core.scala 523:17]
    node _id_op2_data_T_14 = eq(csignals_2, UInt<4>("hf")) @[Core.scala 524:17]
    node _id_op2_data_T_15 = mux(_id_op2_data_T_14, id_c_imm_ss, UInt<32>("h0")) @[Mux.scala 101:16]
    node _id_op2_data_T_16 = mux(_id_op2_data_T_13, id_c_imm_sl, _id_op2_data_T_15) @[Mux.scala 101:16]
    node _id_op2_data_T_17 = mux(_id_op2_data_T_12, id_c_imm_j, _id_op2_data_T_16) @[Mux.scala 101:16]
    node _id_op2_data_T_18 = mux(_id_op2_data_T_11, id_c_imm_iu, _id_op2_data_T_17) @[Mux.scala 101:16]
    node _id_op2_data_T_19 = mux(_id_op2_data_T_10, id_c_imm_ls, _id_op2_data_T_18) @[Mux.scala 101:16]
    node _id_op2_data_T_20 = mux(_id_op2_data_T_9, id_c_imm_i, _id_op2_data_T_19) @[Mux.scala 101:16]
    node _id_op2_data_T_21 = mux(_id_op2_data_T_8, id_c_imm_i16, _id_op2_data_T_20) @[Mux.scala 101:16]
    node _id_op2_data_T_22 = mux(_id_op2_data_T_7, id_c_imm_iw, _id_op2_data_T_21) @[Mux.scala 101:16]
    node _id_op2_data_T_23 = mux(_id_op2_data_T_6, id_c_rs2p_data, _id_op2_data_T_22) @[Mux.scala 101:16]
    node _id_op2_data_T_24 = mux(_id_op2_data_T_5, id_c_rs2_data, _id_op2_data_T_23) @[Mux.scala 101:16]
    node _id_op2_data_T_25 = mux(_id_op2_data_T_4, id_imm_u_shifted, _id_op2_data_T_24) @[Mux.scala 101:16]
    node _id_op2_data_T_26 = mux(_id_op2_data_T_3, id_imm_j_sext, _id_op2_data_T_25) @[Mux.scala 101:16]
    node _id_op2_data_T_27 = mux(_id_op2_data_T_2, id_imm_s_sext, _id_op2_data_T_26) @[Mux.scala 101:16]
    node _id_op2_data_T_28 = mux(_id_op2_data_T_1, id_imm_i_sext, _id_op2_data_T_27) @[Mux.scala 101:16]
    node id_op2_data = mux(_id_op2_data_T, id_rs2_data, _id_op2_data_T_28) @[Mux.scala 101:16]
    node _id_csr_addr_T = eq(csignals_7, UInt<3>("h4")) @[Core.scala 527:36]
    node _id_csr_addr_T_1 = bits(id_inst, 31, 20) @[Core.scala 527:71]
    node id_csr_addr = mux(_id_csr_addr_T, UInt<12>("h342"), _id_csr_addr_T_1) @[Core.scala 527:24]
    node _id_m_op1_sel_T = eq(csignals_1, UInt<3>("h4")) @[Core.scala 530:17]
    node _id_m_op1_sel_T_1 = eq(csignals_1, UInt<3>("h5")) @[Core.scala 531:17]
    node _id_m_op1_sel_T_2 = eq(csignals_1, UInt<3>("h6")) @[Core.scala 532:17]
    node _id_m_op1_sel_T_3 = mux(_id_m_op1_sel_T_2, UInt<3>("h0"), csignals_1) @[Mux.scala 101:16]
    node _id_m_op1_sel_T_4 = mux(_id_m_op1_sel_T_1, UInt<3>("h0"), _id_m_op1_sel_T_3) @[Mux.scala 101:16]
    node id_m_op1_sel = mux(_id_m_op1_sel_T, UInt<3>("h0"), _id_m_op1_sel_T_4) @[Mux.scala 101:16]
    node _id_m_op2_sel_T = eq(csignals_2, UInt<4>("h6")) @[Core.scala 535:17]
    node _id_m_op2_sel_T_1 = eq(csignals_2, UInt<4>("h7")) @[Core.scala 536:17]
    node _id_m_op2_sel_T_2 = mux(_id_m_op2_sel_T_1, UInt<4>("h1"), csignals_2) @[Mux.scala 101:16]
    node id_m_op2_sel = mux(_id_m_op2_sel_T, UInt<4>("h1"), _id_m_op2_sel_T_2) @[Mux.scala 101:16]
    node _id_m_rs1_addr_T = eq(csignals_1, UInt<3>("h4")) @[Core.scala 539:17]
    node _id_m_rs1_addr_T_1 = eq(csignals_1, UInt<3>("h5")) @[Core.scala 540:17]
    node _id_m_rs1_addr_T_2 = eq(csignals_1, UInt<3>("h6")) @[Core.scala 541:17]
    node _id_m_rs1_addr_T_3 = mux(_id_m_rs1_addr_T_2, id_c_rs1p_addr, id_rs1_addr) @[Mux.scala 101:16]
    node _id_m_rs1_addr_T_4 = mux(_id_m_rs1_addr_T_1, UInt<5>("h2"), _id_m_rs1_addr_T_3) @[Mux.scala 101:16]
    node id_m_rs1_addr = mux(_id_m_rs1_addr_T, id_c_rs1_addr, _id_m_rs1_addr_T_4) @[Mux.scala 101:16]
    node _id_m_rs2_addr_T = eq(csignals_2, UInt<4>("h6")) @[Core.scala 544:17]
    node _id_m_rs2_addr_T_1 = eq(csignals_2, UInt<4>("h7")) @[Core.scala 545:17]
    node _id_m_rs2_addr_T_2 = eq(csignals_2, UInt<4>("hb")) @[Core.scala 546:17]
    node _id_m_rs2_addr_T_3 = eq(csignals_2, UInt<4>("hf")) @[Core.scala 547:17]
    node _id_m_rs2_addr_T_4 = mux(_id_m_rs2_addr_T_3, id_c_rs2_addr, id_rs2_addr) @[Mux.scala 101:16]
    node _id_m_rs2_addr_T_5 = mux(_id_m_rs2_addr_T_2, id_c_rs2p_addr, _id_m_rs2_addr_T_4) @[Mux.scala 101:16]
    node _id_m_rs2_addr_T_6 = mux(_id_m_rs2_addr_T_1, id_c_rs2p_addr, _id_m_rs2_addr_T_5) @[Mux.scala 101:16]
    node id_m_rs2_addr = mux(_id_m_rs2_addr_T, id_c_rs2_addr, _id_m_rs2_addr_T_6) @[Mux.scala 101:16]
    node _id_m_rs2_data_T = eq(csignals_2, UInt<4>("hb")) @[Core.scala 550:17]
    node _id_m_rs2_data_T_1 = eq(csignals_2, UInt<4>("hf")) @[Core.scala 551:17]
    node _id_m_rs2_data_T_2 = mux(_id_m_rs2_data_T_1, id_c_rs2_data, id_rs2_data) @[Mux.scala 101:16]
    node id_m_rs2_data = mux(_id_m_rs2_data_T, id_c_rs2p_data, _id_m_rs2_data_T_2) @[Mux.scala 101:16]
    node _id_m_imm_b_sext_T = eq(csignals_6, UInt<3>("h1")) @[Core.scala 554:13]
    node id_m_imm_b_sext = mux(_id_m_imm_b_sext_T, id_c_imm_b, id_imm_b_sext) @[Mux.scala 101:16]
    node _id_is_j_T = eq(csignals_2, UInt<4>("h4")) @[Core.scala 557:29]
    node _id_is_j_T_1 = eq(csignals_2, UInt<4>("hd")) @[Core.scala 557:57]
    node id_is_j = or(_id_is_j_T, _id_is_j_T_1) @[Core.scala 557:42]
    node id_is_trap = eq(csignals_7, UInt<3>("h4")) @[Core.scala 558:32]
    reg id_reg_pc_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 562:40]
    reg id_reg_wb_addr_delay : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 563:40]
    reg id_reg_op1_sel_delay : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 564:40]
    reg id_reg_op2_sel_delay : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Core.scala 565:40]
    reg id_reg_rs1_addr_delay : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 566:40]
    reg id_reg_rs2_addr_delay : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 567:40]
    reg id_reg_op1_data_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 568:40]
    reg id_reg_op2_data_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 569:40]
    reg id_reg_rs2_data_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 570:40]
    reg id_reg_exe_fun_delay : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 571:40]
    reg id_reg_mem_wen_delay : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Core.scala 572:40]
    reg id_reg_rf_wen_delay : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Core.scala 573:40]
    reg id_reg_wb_sel_delay : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 574:40]
    reg id_reg_csr_addr_delay : UInt<12>, clock with :
      reset => (reset, UInt<12>("h0")) @[Core.scala 575:40]
    reg id_reg_csr_cmd_delay : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Core.scala 576:40]
    reg id_reg_imm_b_sext_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 579:40]
    reg id_reg_mem_w_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 582:40]
    reg id_reg_is_j_delay : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 583:40]
    reg id_reg_is_bp_pos_delay : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 584:40]
    reg id_reg_bp_addr_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 585:40]
    reg id_reg_is_half_delay : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 586:40]
    reg id_reg_is_valid_inst_delay : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 587:43]
    reg id_reg_is_trap_delay : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 588:40]
    reg id_reg_mcause_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 589:40]
    reg id_reg_mtval_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 590:40]
    node _T_4 = or(mem_reg_is_br, ex3_reg_is_br) @[Core.scala 592:23]
    when _T_4 : @[Core.scala 592:41]
      node _T_5 = eq(id_reg_stall, UInt<1>("h0")) @[Core.scala 593:11]
      when _T_5 : @[Core.scala 593:26]
        id_reg_pc_delay <= id_reg_pc @[Core.scala 594:32]
      id_reg_rf_wen_delay <= UInt<2>("h0") @[Core.scala 596:32]
      id_reg_exe_fun_delay <= UInt<5>("h1") @[Core.scala 597:32]
      id_reg_wb_sel_delay <= UInt<3>("h0") @[Core.scala 598:32]
      id_reg_csr_cmd_delay <= UInt<3>("h0") @[Core.scala 599:32]
      id_reg_mem_wen_delay <= UInt<2>("h0") @[Core.scala 600:32]
      id_reg_mem_w_delay <= UInt<3>("h0") @[Core.scala 601:32]
      id_reg_is_j_delay <= UInt<1>("h0") @[Core.scala 602:32]
      id_reg_is_bp_pos_delay <= UInt<1>("h0") @[Core.scala 603:32]
      id_reg_is_valid_inst_delay <= UInt<1>("h0") @[Core.scala 604:32]
      id_reg_is_trap_delay <= UInt<1>("h0") @[Core.scala 605:32]
    else :
      node _T_6 = eq(id_reg_stall, UInt<1>("h0")) @[Core.scala 606:15]
      when _T_6 : @[Core.scala 606:30]
        id_reg_pc_delay <= id_reg_pc @[Core.scala 607:29]
        id_reg_op1_sel_delay <= id_m_op1_sel @[Core.scala 608:29]
        id_reg_op2_sel_delay <= id_m_op2_sel @[Core.scala 609:29]
        id_reg_rs1_addr_delay <= id_m_rs1_addr @[Core.scala 610:29]
        id_reg_rs2_addr_delay <= id_m_rs2_addr @[Core.scala 611:29]
        id_reg_op1_data_delay <= id_op1_data @[Core.scala 612:29]
        id_reg_op2_data_delay <= id_op2_data @[Core.scala 613:29]
        id_reg_rs2_data_delay <= id_m_rs2_data @[Core.scala 614:29]
        id_reg_wb_addr_delay <= id_wb_addr @[Core.scala 615:29]
        id_reg_rf_wen_delay <= csignals_4 @[Core.scala 616:29]
        id_reg_exe_fun_delay <= csignals_0 @[Core.scala 617:29]
        id_reg_wb_sel_delay <= csignals_5 @[Core.scala 618:29]
        id_reg_imm_b_sext_delay <= id_m_imm_b_sext @[Core.scala 621:29]
        id_reg_csr_addr_delay <= id_csr_addr @[Core.scala 624:29]
        id_reg_csr_cmd_delay <= csignals_7 @[Core.scala 625:29]
        id_reg_mem_wen_delay <= csignals_3 @[Core.scala 626:29]
        id_reg_mem_w_delay <= csignals_8 @[Core.scala 627:29]
        id_reg_is_j_delay <= id_is_j @[Core.scala 628:29]
        id_reg_is_bp_pos_delay <= id_reg_is_bp_pos @[Core.scala 629:29]
        id_reg_bp_addr_delay <= id_reg_bp_addr @[Core.scala 630:29]
        id_reg_is_half_delay <= id_is_half @[Core.scala 631:29]
        node _id_reg_is_valid_inst_delay_T = neq(id_inst, UInt<32>("h13")) @[Core.scala 632:43]
        id_reg_is_valid_inst_delay <= _id_reg_is_valid_inst_delay_T @[Core.scala 632:32]
        id_reg_is_trap_delay <= id_is_trap @[Core.scala 633:29]
        id_reg_mcause_delay <= UInt<32>("hb") @[Core.scala 634:29]
        id_reg_mtval_delay <= UInt<32>("h0") @[Core.scala 635:29]
    node _T_7 = or(mem_reg_is_br, ex3_reg_is_br) @[Core.scala 640:23]
    when _T_7 : @[Core.scala 640:41]
      when id_reg_stall : @[Core.scala 641:24]
        ex1_reg_pc <= id_reg_pc_delay @[Core.scala 642:29]
        ex1_reg_op1_sel <= id_reg_op1_sel_delay @[Core.scala 643:29]
        ex1_reg_op2_sel <= id_reg_op2_sel_delay @[Core.scala 644:29]
        ex1_reg_rs1_addr <= id_reg_rs1_addr_delay @[Core.scala 645:29]
        ex1_reg_rs2_addr <= id_reg_rs2_addr_delay @[Core.scala 646:29]
        ex1_reg_op1_data <= id_reg_op1_data_delay @[Core.scala 647:29]
        ex1_reg_op2_data <= id_reg_op2_data_delay @[Core.scala 648:29]
        ex1_reg_rs2_data <= id_reg_rs2_data_delay @[Core.scala 649:29]
        ex1_reg_wb_addr <= id_reg_wb_addr_delay @[Core.scala 650:29]
        ex1_reg_rf_wen <= UInt<2>("h0") @[Core.scala 651:29]
        ex1_reg_exe_fun <= UInt<5>("h1") @[Core.scala 652:29]
        ex1_reg_wb_sel <= UInt<3>("h0") @[Core.scala 653:29]
        ex1_reg_imm_b_sext <= id_reg_imm_b_sext_delay @[Core.scala 654:29]
        ex1_reg_csr_addr <= id_reg_csr_addr_delay @[Core.scala 655:29]
        ex1_reg_csr_cmd <= UInt<3>("h0") @[Core.scala 656:29]
        ex1_reg_mem_wen <= UInt<2>("h0") @[Core.scala 657:29]
        ex1_reg_mem_w <= UInt<3>("h0") @[Core.scala 658:29]
        ex1_reg_is_j <= UInt<1>("h0") @[Core.scala 659:29]
        ex1_reg_is_bp_pos <= UInt<1>("h0") @[Core.scala 660:29]
        ex1_reg_bp_addr <= id_reg_bp_addr_delay @[Core.scala 661:29]
        ex1_reg_is_half <= id_reg_is_half_delay @[Core.scala 662:29]
        ex1_reg_is_valid_inst <= UInt<1>("h0") @[Core.scala 663:29]
        ex1_reg_is_trap <= UInt<1>("h0") @[Core.scala 664:29]
        ex1_reg_mcause <= id_reg_mcause_delay @[Core.scala 665:29]
        ex1_reg_mtval <= id_reg_mtval_delay @[Core.scala 666:29]
      else :
        ex1_reg_pc <= id_reg_pc @[Core.scala 668:29]
        ex1_reg_op1_sel <= id_m_op1_sel @[Core.scala 669:29]
        ex1_reg_op2_sel <= id_m_op2_sel @[Core.scala 670:29]
        ex1_reg_rs1_addr <= id_m_rs1_addr @[Core.scala 671:29]
        ex1_reg_rs2_addr <= id_m_rs2_addr @[Core.scala 672:29]
        ex1_reg_op1_data <= id_op1_data @[Core.scala 673:29]
        ex1_reg_op2_data <= id_op2_data @[Core.scala 674:29]
        ex1_reg_rs2_data <= id_m_rs2_data @[Core.scala 675:29]
        ex1_reg_wb_addr <= id_wb_addr @[Core.scala 676:29]
        ex1_reg_rf_wen <= UInt<2>("h0") @[Core.scala 677:29]
        ex1_reg_exe_fun <= UInt<5>("h1") @[Core.scala 678:29]
        ex1_reg_wb_sel <= UInt<3>("h0") @[Core.scala 679:29]
        ex1_reg_imm_b_sext <= id_m_imm_b_sext @[Core.scala 680:29]
        ex1_reg_csr_addr <= id_csr_addr @[Core.scala 681:29]
        ex1_reg_csr_cmd <= UInt<3>("h0") @[Core.scala 682:29]
        ex1_reg_mem_wen <= UInt<2>("h0") @[Core.scala 683:29]
        ex1_reg_mem_w <= UInt<3>("h0") @[Core.scala 684:29]
        ex1_reg_is_j <= UInt<1>("h0") @[Core.scala 685:29]
        ex1_reg_is_bp_pos <= UInt<1>("h0") @[Core.scala 686:29]
        ex1_reg_bp_addr <= id_reg_bp_addr @[Core.scala 687:29]
        ex1_reg_is_half <= id_is_half @[Core.scala 688:29]
        ex1_reg_is_valid_inst <= UInt<1>("h0") @[Core.scala 689:29]
        ex1_reg_is_trap <= UInt<1>("h0") @[Core.scala 690:29]
        ex1_reg_mcause <= UInt<32>("hb") @[Core.scala 691:29]
        ex1_reg_mtval <= UInt<32>("h0") @[Core.scala 692:29]
    else :
      node _T_8 = eq(ex1_stall, UInt<1>("h0")) @[Core.scala 694:14]
      node _T_9 = eq(mem_stall, UInt<1>("h0")) @[Core.scala 694:28]
      node _T_10 = and(_T_8, _T_9) @[Core.scala 694:25]
      when _T_10 : @[Core.scala 694:40]
        when id_reg_stall : @[Core.scala 696:24]
          ex1_reg_pc <= id_reg_pc_delay @[Core.scala 697:29]
          ex1_reg_op1_sel <= id_reg_op1_sel_delay @[Core.scala 698:29]
          ex1_reg_op2_sel <= id_reg_op2_sel_delay @[Core.scala 699:29]
          ex1_reg_rs1_addr <= id_reg_rs1_addr_delay @[Core.scala 700:29]
          ex1_reg_rs2_addr <= id_reg_rs2_addr_delay @[Core.scala 701:29]
          ex1_reg_op1_data <= id_reg_op1_data_delay @[Core.scala 702:29]
          ex1_reg_op2_data <= id_reg_op2_data_delay @[Core.scala 703:29]
          ex1_reg_rs2_data <= id_reg_rs2_data_delay @[Core.scala 704:29]
          ex1_reg_wb_addr <= id_reg_wb_addr_delay @[Core.scala 705:29]
          ex1_reg_rf_wen <= id_reg_rf_wen_delay @[Core.scala 706:29]
          ex1_reg_exe_fun <= id_reg_exe_fun_delay @[Core.scala 707:29]
          ex1_reg_wb_sel <= id_reg_wb_sel_delay @[Core.scala 708:29]
          ex1_reg_imm_b_sext <= id_reg_imm_b_sext_delay @[Core.scala 711:29]
          ex1_reg_csr_addr <= id_reg_csr_addr_delay @[Core.scala 714:29]
          ex1_reg_csr_cmd <= id_reg_csr_cmd_delay @[Core.scala 715:29]
          ex1_reg_mem_wen <= id_reg_mem_wen_delay @[Core.scala 716:29]
          ex1_reg_mem_w <= id_reg_mem_w_delay @[Core.scala 717:29]
          ex1_reg_is_j <= id_reg_is_j_delay @[Core.scala 718:29]
          ex1_reg_is_bp_pos <= id_reg_is_bp_pos_delay @[Core.scala 719:29]
          ex1_reg_bp_addr <= id_reg_bp_addr_delay @[Core.scala 720:29]
          ex1_reg_is_half <= id_reg_is_half_delay @[Core.scala 721:29]
          ex1_reg_is_valid_inst <= id_reg_is_valid_inst_delay @[Core.scala 722:29]
          ex1_reg_is_trap <= id_reg_is_trap_delay @[Core.scala 723:29]
          ex1_reg_mcause <= id_reg_mcause_delay @[Core.scala 724:29]
          ex1_reg_mtval <= id_reg_mtval_delay @[Core.scala 725:29]
        else :
          ex1_reg_pc <= id_reg_pc @[Core.scala 727:29]
          ex1_reg_op1_sel <= id_m_op1_sel @[Core.scala 728:29]
          ex1_reg_op2_sel <= id_m_op2_sel @[Core.scala 729:29]
          ex1_reg_rs1_addr <= id_m_rs1_addr @[Core.scala 730:29]
          ex1_reg_rs2_addr <= id_m_rs2_addr @[Core.scala 731:29]
          ex1_reg_op1_data <= id_op1_data @[Core.scala 732:29]
          ex1_reg_op2_data <= id_op2_data @[Core.scala 733:29]
          ex1_reg_rs2_data <= id_m_rs2_data @[Core.scala 734:29]
          ex1_reg_wb_addr <= id_wb_addr @[Core.scala 735:29]
          ex1_reg_rf_wen <= csignals_4 @[Core.scala 736:29]
          ex1_reg_exe_fun <= csignals_0 @[Core.scala 737:29]
          ex1_reg_wb_sel <= csignals_5 @[Core.scala 738:29]
          ex1_reg_imm_b_sext <= id_m_imm_b_sext @[Core.scala 741:29]
          ex1_reg_csr_addr <= id_csr_addr @[Core.scala 744:29]
          ex1_reg_csr_cmd <= csignals_7 @[Core.scala 745:29]
          ex1_reg_mem_wen <= csignals_3 @[Core.scala 746:29]
          ex1_reg_mem_w <= csignals_8 @[Core.scala 747:29]
          ex1_reg_is_j <= id_is_j @[Core.scala 748:29]
          ex1_reg_is_bp_pos <= id_reg_is_bp_pos @[Core.scala 749:29]
          ex1_reg_bp_addr <= id_reg_bp_addr @[Core.scala 750:29]
          ex1_reg_is_half <= id_is_half @[Core.scala 751:29]
          node _ex1_reg_is_valid_inst_T = neq(id_inst, UInt<32>("h13")) @[Core.scala 752:40]
          ex1_reg_is_valid_inst <= _ex1_reg_is_valid_inst_T @[Core.scala 752:29]
          ex1_reg_is_trap <= id_is_trap @[Core.scala 753:29]
          ex1_reg_mcause <= UInt<32>("hb") @[Core.scala 754:29]
          ex1_reg_mtval <= UInt<32>("h0") @[Core.scala 755:29]
    reg ex1_reg_fw_en : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 761:38]
    reg ex1_reg_hazard : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 762:38]
    wire ex1_fw_data : UInt<32> @[Core.scala 763:35]
    reg ex2_reg_fw_en : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 764:38]
    reg ex2_reg_hazard : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 765:38]
    reg ex2_reg_fw_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 766:38]
    reg mem_reg_rf_wen_delay : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Core.scala 767:38]
    wire mem_wb_addr_delay : UInt<5> @[Core.scala 768:35]
    reg mem_reg_wb_data_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 769:38]
    reg wb_reg_rf_wen_delay : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Core.scala 770:38]
    reg wb_reg_wb_addr_delay : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Core.scala 771:38]
    reg wb_reg_wb_data_delay : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Core.scala 772:38]
    node _ex1_stall_T = eq(ex1_reg_op1_sel, UInt<3>("h0")) @[Core.scala 776:23]
    node _ex1_stall_T_1 = and(ex1_reg_hazard, _ex1_stall_T) @[Core.scala 775:21]
    node _ex1_stall_T_2 = eq(ex1_reg_rs1_addr, ex2_reg_wb_addr) @[Core.scala 777:24]
    node _ex1_stall_T_3 = and(_ex1_stall_T_1, _ex1_stall_T_2) @[Core.scala 776:36]
    node _ex1_stall_T_4 = eq(ex1_reg_op1_sel, UInt<3>("h0")) @[Core.scala 779:23]
    node _ex1_stall_T_5 = and(ex2_reg_hazard, _ex1_stall_T_4) @[Core.scala 778:21]
    node _ex1_stall_T_6 = eq(ex1_reg_rs1_addr, mem_reg_wb_addr) @[Core.scala 780:24]
    node _ex1_stall_T_7 = and(_ex1_stall_T_5, _ex1_stall_T_6) @[Core.scala 779:36]
    node _ex1_stall_T_8 = or(_ex1_stall_T_3, _ex1_stall_T_7) @[Core.scala 777:46]
    node _ex1_stall_T_9 = eq(ex1_reg_op2_sel, UInt<4>("h1")) @[Core.scala 782:23]
    node _ex1_stall_T_10 = eq(ex1_reg_mem_wen, UInt<2>("h1")) @[Core.scala 782:54]
    node _ex1_stall_T_11 = or(_ex1_stall_T_9, _ex1_stall_T_10) @[Core.scala 782:35]
    node _ex1_stall_T_12 = and(ex1_reg_hazard, _ex1_stall_T_11) @[Core.scala 781:21]
    node _ex1_stall_T_13 = eq(ex1_reg_rs2_addr, ex2_reg_wb_addr) @[Core.scala 783:24]
    node _ex1_stall_T_14 = and(_ex1_stall_T_12, _ex1_stall_T_13) @[Core.scala 782:65]
    node _ex1_stall_T_15 = or(_ex1_stall_T_8, _ex1_stall_T_14) @[Core.scala 780:46]
    node _ex1_stall_T_16 = eq(ex1_reg_op2_sel, UInt<4>("h1")) @[Core.scala 785:23]
    node _ex1_stall_T_17 = eq(ex1_reg_mem_wen, UInt<2>("h1")) @[Core.scala 785:54]
    node _ex1_stall_T_18 = or(_ex1_stall_T_16, _ex1_stall_T_17) @[Core.scala 785:35]
    node _ex1_stall_T_19 = and(ex2_reg_hazard, _ex1_stall_T_18) @[Core.scala 784:21]
    node _ex1_stall_T_20 = eq(ex1_reg_rs2_addr, mem_reg_wb_addr) @[Core.scala 786:24]
    node _ex1_stall_T_21 = and(_ex1_stall_T_19, _ex1_stall_T_20) @[Core.scala 785:65]
    node _ex1_stall_T_22 = or(_ex1_stall_T_15, _ex1_stall_T_21) @[Core.scala 783:46]
    ex1_stall <= _ex1_stall_T_22 @[Core.scala 774:13]
    node _ex1_op1_data_T = eq(ex1_reg_op1_sel, UInt<3>("h0")) @[Core.scala 789:22]
    node _ex1_op1_data_T_1 = eq(ex1_reg_rs1_addr, UInt<1>("h0")) @[Core.scala 789:54]
    node _ex1_op1_data_T_2 = and(_ex1_op1_data_T, _ex1_op1_data_T_1) @[Core.scala 789:34]
    node _ex1_op1_data_T_3 = eq(ex1_reg_op1_sel, UInt<3>("h0")) @[Core.scala 791:23]
    node _ex1_op1_data_T_4 = and(ex1_reg_fw_en, _ex1_op1_data_T_3) @[Core.scala 790:20]
    node _ex1_op1_data_T_5 = eq(ex1_reg_rs1_addr, ex2_reg_wb_addr) @[Core.scala 792:24]
    node _ex1_op1_data_T_6 = and(_ex1_op1_data_T_4, _ex1_op1_data_T_5) @[Core.scala 791:36]
    node _ex1_op1_data_T_7 = eq(ex1_reg_op1_sel, UInt<3>("h0")) @[Core.scala 794:23]
    node _ex1_op1_data_T_8 = and(ex2_reg_fw_en, _ex1_op1_data_T_7) @[Core.scala 793:20]
    node _ex1_op1_data_T_9 = eq(ex1_reg_rs1_addr, mem_reg_wb_addr) @[Core.scala 795:24]
    node _ex1_op1_data_T_10 = and(_ex1_op1_data_T_8, _ex1_op1_data_T_9) @[Core.scala 794:36]
    node _ex1_op1_data_T_11 = eq(mem_reg_rf_wen_delay, UInt<2>("h1")) @[Core.scala 796:28]
    node _ex1_op1_data_T_12 = eq(ex1_reg_op1_sel, UInt<3>("h0")) @[Core.scala 797:23]
    node _ex1_op1_data_T_13 = and(_ex1_op1_data_T_11, _ex1_op1_data_T_12) @[Core.scala 796:39]
    node _ex1_op1_data_T_14 = eq(ex1_reg_rs1_addr, mem_wb_addr_delay) @[Core.scala 798:24]
    node _ex1_op1_data_T_15 = and(_ex1_op1_data_T_13, _ex1_op1_data_T_14) @[Core.scala 797:36]
    node _ex1_op1_data_T_16 = eq(wb_reg_rf_wen_delay, UInt<2>("h1")) @[Core.scala 799:27]
    node _ex1_op1_data_T_17 = eq(ex1_reg_op1_sel, UInt<3>("h0")) @[Core.scala 800:23]
    node _ex1_op1_data_T_18 = and(_ex1_op1_data_T_16, _ex1_op1_data_T_17) @[Core.scala 799:38]
    node _ex1_op1_data_T_19 = eq(ex1_reg_rs1_addr, wb_reg_wb_addr_delay) @[Core.scala 801:24]
    node _ex1_op1_data_T_20 = and(_ex1_op1_data_T_18, _ex1_op1_data_T_19) @[Core.scala 800:36]
    node _ex1_op1_data_T_21 = eq(ex1_reg_op1_sel, UInt<3>("h0")) @[Core.scala 802:22]
    infer mport ex1_op1_data_MPORT = regfile[ex1_reg_rs1_addr], clock @[Core.scala 802:45]
    node _ex1_op1_data_T_22 = mux(_ex1_op1_data_T_21, ex1_op1_data_MPORT, ex1_reg_op1_data) @[Mux.scala 101:16]
    node _ex1_op1_data_T_23 = mux(_ex1_op1_data_T_20, wb_reg_wb_data_delay, _ex1_op1_data_T_22) @[Mux.scala 101:16]
    node _ex1_op1_data_T_24 = mux(_ex1_op1_data_T_15, mem_reg_wb_data_delay, _ex1_op1_data_T_23) @[Mux.scala 101:16]
    node _ex1_op1_data_T_25 = mux(_ex1_op1_data_T_10, ex2_reg_fw_data, _ex1_op1_data_T_24) @[Mux.scala 101:16]
    node _ex1_op1_data_T_26 = mux(_ex1_op1_data_T_6, ex1_fw_data, _ex1_op1_data_T_25) @[Mux.scala 101:16]
    node ex1_op1_data = mux(_ex1_op1_data_T_2, UInt<32>("h0"), _ex1_op1_data_T_26) @[Mux.scala 101:16]
    node _ex1_op2_data_T = eq(ex1_reg_op2_sel, UInt<4>("h1")) @[Core.scala 805:22]
    node _ex1_op2_data_T_1 = eq(ex1_reg_rs2_addr, UInt<1>("h0")) @[Core.scala 805:54]
    node _ex1_op2_data_T_2 = and(_ex1_op2_data_T, _ex1_op2_data_T_1) @[Core.scala 805:34]
    node _ex1_op2_data_T_3 = eq(ex1_reg_op2_sel, UInt<4>("h1")) @[Core.scala 807:23]
    node _ex1_op2_data_T_4 = and(ex1_reg_fw_en, _ex1_op2_data_T_3) @[Core.scala 806:20]
    node _ex1_op2_data_T_5 = eq(ex1_reg_rs2_addr, ex2_reg_wb_addr) @[Core.scala 808:24]
    node _ex1_op2_data_T_6 = and(_ex1_op2_data_T_4, _ex1_op2_data_T_5) @[Core.scala 807:36]
    node _ex1_op2_data_T_7 = eq(ex1_reg_op2_sel, UInt<4>("h1")) @[Core.scala 810:23]
    node _ex1_op2_data_T_8 = and(ex2_reg_fw_en, _ex1_op2_data_T_7) @[Core.scala 809:20]
    node _ex1_op2_data_T_9 = eq(ex1_reg_rs2_addr, mem_reg_wb_addr) @[Core.scala 811:24]
    node _ex1_op2_data_T_10 = and(_ex1_op2_data_T_8, _ex1_op2_data_T_9) @[Core.scala 810:36]
    node _ex1_op2_data_T_11 = eq(mem_reg_rf_wen_delay, UInt<2>("h1")) @[Core.scala 812:28]
    node _ex1_op2_data_T_12 = eq(ex1_reg_op2_sel, UInt<4>("h1")) @[Core.scala 813:23]
    node _ex1_op2_data_T_13 = and(_ex1_op2_data_T_11, _ex1_op2_data_T_12) @[Core.scala 812:39]
    node _ex1_op2_data_T_14 = eq(ex1_reg_rs2_addr, mem_wb_addr_delay) @[Core.scala 814:24]
    node _ex1_op2_data_T_15 = and(_ex1_op2_data_T_13, _ex1_op2_data_T_14) @[Core.scala 813:36]
    node _ex1_op2_data_T_16 = eq(wb_reg_rf_wen_delay, UInt<2>("h1")) @[Core.scala 815:27]
    node _ex1_op2_data_T_17 = eq(ex1_reg_op2_sel, UInt<4>("h1")) @[Core.scala 816:23]
    node _ex1_op2_data_T_18 = and(_ex1_op2_data_T_16, _ex1_op2_data_T_17) @[Core.scala 815:38]
    node _ex1_op2_data_T_19 = eq(ex1_reg_rs2_addr, wb_reg_wb_addr_delay) @[Core.scala 817:24]
    node _ex1_op2_data_T_20 = and(_ex1_op2_data_T_18, _ex1_op2_data_T_19) @[Core.scala 816:36]
    node _ex1_op2_data_T_21 = eq(ex1_reg_op2_sel, UInt<4>("h1")) @[Core.scala 818:22]
    infer mport ex1_op2_data_MPORT = regfile[ex1_reg_rs2_addr], clock @[Core.scala 818:45]
    node _ex1_op2_data_T_22 = mux(_ex1_op2_data_T_21, ex1_op2_data_MPORT, ex1_reg_op2_data) @[Mux.scala 101:16]
    node _ex1_op2_data_T_23 = mux(_ex1_op2_data_T_20, wb_reg_wb_data_delay, _ex1_op2_data_T_22) @[Mux.scala 101:16]
    node _ex1_op2_data_T_24 = mux(_ex1_op2_data_T_15, mem_reg_wb_data_delay, _ex1_op2_data_T_23) @[Mux.scala 101:16]
    node _ex1_op2_data_T_25 = mux(_ex1_op2_data_T_10, ex2_reg_fw_data, _ex1_op2_data_T_24) @[Mux.scala 101:16]
    node _ex1_op2_data_T_26 = mux(_ex1_op2_data_T_6, ex1_fw_data, _ex1_op2_data_T_25) @[Mux.scala 101:16]
    node ex1_op2_data = mux(_ex1_op2_data_T_2, UInt<32>("h0"), _ex1_op2_data_T_26) @[Mux.scala 101:16]
    infer mport ex1_rs2_data_MPORT = regfile[ex1_reg_rs2_addr], clock @[Core.scala 820:37]
    node _ex1_rs2_data_T = eq(ex1_reg_rs2_addr, UInt<1>("h0")) @[Core.scala 821:23]
    node _ex1_rs2_data_T_1 = eq(ex1_reg_rs2_addr, ex2_reg_wb_addr) @[Core.scala 823:24]
    node _ex1_rs2_data_T_2 = and(ex1_reg_fw_en, _ex1_rs2_data_T_1) @[Core.scala 822:20]
    node _ex1_rs2_data_T_3 = eq(ex1_reg_rs2_addr, mem_reg_wb_addr) @[Core.scala 825:24]
    node _ex1_rs2_data_T_4 = and(ex2_reg_fw_en, _ex1_rs2_data_T_3) @[Core.scala 824:20]
    node _ex1_rs2_data_T_5 = eq(mem_reg_rf_wen_delay, UInt<2>("h1")) @[Core.scala 826:28]
    node _ex1_rs2_data_T_6 = eq(ex1_reg_rs2_addr, mem_wb_addr_delay) @[Core.scala 827:24]
    node _ex1_rs2_data_T_7 = and(_ex1_rs2_data_T_5, _ex1_rs2_data_T_6) @[Core.scala 826:39]
    node _ex1_rs2_data_T_8 = eq(wb_reg_rf_wen_delay, UInt<2>("h1")) @[Core.scala 828:27]
    node _ex1_rs2_data_T_9 = eq(ex1_reg_rs2_addr, wb_reg_wb_addr_delay) @[Core.scala 829:24]
    node _ex1_rs2_data_T_10 = and(_ex1_rs2_data_T_8, _ex1_rs2_data_T_9) @[Core.scala 828:38]
    node _ex1_rs2_data_T_11 = mux(_ex1_rs2_data_T_10, wb_reg_wb_data_delay, ex1_rs2_data_MPORT) @[Mux.scala 101:16]
    node _ex1_rs2_data_T_12 = mux(_ex1_rs2_data_T_7, mem_reg_wb_data_delay, _ex1_rs2_data_T_11) @[Mux.scala 101:16]
    node _ex1_rs2_data_T_13 = mux(_ex1_rs2_data_T_4, ex2_reg_fw_data, _ex1_rs2_data_T_12) @[Mux.scala 101:16]
    node _ex1_rs2_data_T_14 = mux(_ex1_rs2_data_T_2, ex1_fw_data, _ex1_rs2_data_T_13) @[Mux.scala 101:16]
    node ex1_rs2_data = mux(_ex1_rs2_data_T, UInt<32>("h0"), _ex1_rs2_data_T_14) @[Mux.scala 101:16]
    node _T_11 = eq(mem_stall, UInt<1>("h0")) @[Core.scala 838:8]
    when _T_11 : @[Core.scala 838:20]
      node _ex1_hazard_T = eq(ex1_reg_rf_wen, UInt<2>("h1")) @[Core.scala 839:38]
      node _ex1_hazard_T_1 = neq(ex1_reg_wb_addr, UInt<1>("h0")) @[Core.scala 839:69]
      node _ex1_hazard_T_2 = and(_ex1_hazard_T, _ex1_hazard_T_1) @[Core.scala 839:49]
      node _ex1_hazard_T_3 = eq(mem_reg_is_br, UInt<1>("h0")) @[Core.scala 839:81]
      node _ex1_hazard_T_4 = and(_ex1_hazard_T_2, _ex1_hazard_T_3) @[Core.scala 839:78]
      node _ex1_hazard_T_5 = eq(ex3_reg_is_br, UInt<1>("h0")) @[Core.scala 839:99]
      node ex1_hazard = and(_ex1_hazard_T_4, _ex1_hazard_T_5) @[Core.scala 839:96]
      node _ex1_reg_fw_en_T = eq(ex1_stall, UInt<1>("h0")) @[Core.scala 840:22]
      node _ex1_reg_fw_en_T_1 = and(_ex1_reg_fw_en_T, ex1_hazard) @[Core.scala 840:33]
      node _ex1_reg_fw_en_T_2 = neq(ex1_reg_wb_sel, UInt<3>("h1")) @[Core.scala 840:66]
      node _ex1_reg_fw_en_T_3 = and(_ex1_reg_fw_en_T_1, _ex1_reg_fw_en_T_2) @[Core.scala 840:47]
      node _ex1_reg_fw_en_T_4 = neq(ex1_reg_wb_sel, UInt<3>("h3")) @[Core.scala 840:97]
      node _ex1_reg_fw_en_T_5 = and(_ex1_reg_fw_en_T_3, _ex1_reg_fw_en_T_4) @[Core.scala 840:78]
      ex1_reg_fw_en <= _ex1_reg_fw_en_T_5 @[Core.scala 840:19]
      node _ex1_reg_hazard_T = eq(ex1_reg_wb_sel, UInt<3>("h1")) @[Core.scala 841:54]
      node _ex1_reg_hazard_T_1 = eq(ex1_reg_wb_sel, UInt<3>("h3")) @[Core.scala 841:85]
      node _ex1_reg_hazard_T_2 = or(_ex1_reg_hazard_T, _ex1_reg_hazard_T_1) @[Core.scala 841:66]
      node _ex1_reg_hazard_T_3 = and(ex1_hazard, _ex1_reg_hazard_T_2) @[Core.scala 841:34]
      ex1_reg_hazard <= _ex1_reg_hazard_T_3 @[Core.scala 841:20]
    node _T_12 = eq(mem_stall, UInt<1>("h0")) @[Core.scala 846:8]
    when _T_12 : @[Core.scala 846:20]
      node _ex_is_bubble_T = or(ex1_stall, mem_reg_is_br) @[Core.scala 847:34]
      node ex_is_bubble = or(_ex_is_bubble_T, ex3_reg_is_br) @[Core.scala 847:51]
      ex2_reg_pc <= ex1_reg_pc @[Core.scala 848:27]
      ex2_reg_op1_data <= ex1_op1_data @[Core.scala 849:27]
      ex2_reg_op2_data <= ex1_op2_data @[Core.scala 850:27]
      ex2_reg_rs2_data <= ex1_rs2_data @[Core.scala 851:27]
      ex2_reg_wb_addr <= ex1_reg_wb_addr @[Core.scala 852:27]
      node _ex2_reg_rf_wen_T = mux(ex_is_bubble, UInt<2>("h0"), ex1_reg_rf_wen) @[Core.scala 853:33]
      ex2_reg_rf_wen <= _ex2_reg_rf_wen_T @[Core.scala 853:27]
      node _ex2_reg_exe_fun_T = mux(ex_is_bubble, UInt<5>("h1"), ex1_reg_exe_fun) @[Core.scala 854:33]
      ex2_reg_exe_fun <= _ex2_reg_exe_fun_T @[Core.scala 854:27]
      node _ex2_reg_wb_sel_T = mux(ex_is_bubble, UInt<3>("h0"), ex1_reg_wb_sel) @[Core.scala 855:33]
      ex2_reg_wb_sel <= _ex2_reg_wb_sel_T @[Core.scala 855:27]
      ex2_reg_imm_b_sext <= ex1_reg_imm_b_sext @[Core.scala 856:27]
      ex2_reg_csr_addr <= ex1_reg_csr_addr @[Core.scala 857:27]
      node _ex2_reg_csr_cmd_T = mux(ex_is_bubble, UInt<3>("h0"), ex1_reg_csr_cmd) @[Core.scala 858:33]
      ex2_reg_csr_cmd <= _ex2_reg_csr_cmd_T @[Core.scala 858:27]
      node _ex2_reg_mem_wen_T = mux(ex_is_bubble, UInt<2>("h0"), ex1_reg_mem_wen) @[Core.scala 859:33]
      ex2_reg_mem_wen <= _ex2_reg_mem_wen_T @[Core.scala 859:27]
      ex2_reg_mem_w <= ex1_reg_mem_w @[Core.scala 860:27]
      ex2_reg_is_j <= ex1_reg_is_j @[Core.scala 861:27]
      ex2_reg_is_bp_pos <= ex1_reg_is_bp_pos @[Core.scala 862:27]
      ex2_reg_bp_addr <= ex1_reg_bp_addr @[Core.scala 863:27]
      ex2_reg_is_half <= ex1_reg_is_half @[Core.scala 864:27]
      node _ex2_reg_is_valid_inst_T = eq(ex_is_bubble, UInt<1>("h0")) @[Core.scala 865:55]
      node _ex2_reg_is_valid_inst_T_1 = and(ex1_reg_is_valid_inst, _ex2_reg_is_valid_inst_T) @[Core.scala 865:52]
      ex2_reg_is_valid_inst <= _ex2_reg_is_valid_inst_T_1 @[Core.scala 865:27]
      node _ex2_reg_is_trap_T = mux(ex_is_bubble, UInt<1>("h0"), ex1_reg_is_trap) @[Core.scala 866:33]
      ex2_reg_is_trap <= _ex2_reg_is_trap_T @[Core.scala 866:27]
      ex2_reg_mcause <= ex1_reg_mcause @[Core.scala 867:27]
      ex2_reg_mtval <= ex1_reg_mtval @[Core.scala 868:27]
    node _ex2_alu_out_T = eq(ex2_reg_exe_fun, UInt<5>("h1")) @[Core.scala 875:22]
    node _ex2_alu_out_T_1 = add(ex2_reg_op1_data, ex2_reg_op2_data) @[Core.scala 875:58]
    node _ex2_alu_out_T_2 = tail(_ex2_alu_out_T_1, 1) @[Core.scala 875:58]
    node _ex2_alu_out_T_3 = eq(ex2_reg_exe_fun, UInt<5>("h2")) @[Core.scala 876:22]
    node _ex2_alu_out_T_4 = sub(ex2_reg_op1_data, ex2_reg_op2_data) @[Core.scala 876:58]
    node _ex2_alu_out_T_5 = tail(_ex2_alu_out_T_4, 1) @[Core.scala 876:58]
    node _ex2_alu_out_T_6 = eq(ex2_reg_exe_fun, UInt<5>("h3")) @[Core.scala 877:22]
    node _ex2_alu_out_T_7 = and(ex2_reg_op1_data, ex2_reg_op2_data) @[Core.scala 877:58]
    node _ex2_alu_out_T_8 = eq(ex2_reg_exe_fun, UInt<5>("h4")) @[Core.scala 878:22]
    node _ex2_alu_out_T_9 = or(ex2_reg_op1_data, ex2_reg_op2_data) @[Core.scala 878:58]
    node _ex2_alu_out_T_10 = eq(ex2_reg_exe_fun, UInt<5>("h5")) @[Core.scala 879:22]
    node _ex2_alu_out_T_11 = xor(ex2_reg_op1_data, ex2_reg_op2_data) @[Core.scala 879:58]
    node _ex2_alu_out_T_12 = eq(ex2_reg_exe_fun, UInt<5>("h6")) @[Core.scala 880:22]
    node _ex2_alu_out_T_13 = bits(ex2_reg_op2_data, 4, 0) @[Core.scala 880:77]
    node _ex2_alu_out_T_14 = dshl(ex2_reg_op1_data, _ex2_alu_out_T_13) @[Core.scala 880:58]
    node _ex2_alu_out_T_15 = bits(_ex2_alu_out_T_14, 31, 0) @[Core.scala 880:84]
    node _ex2_alu_out_T_16 = eq(ex2_reg_exe_fun, UInt<5>("h7")) @[Core.scala 881:22]
    node _ex2_alu_out_T_17 = bits(ex2_reg_op2_data, 4, 0) @[Core.scala 881:77]
    node _ex2_alu_out_T_18 = dshr(ex2_reg_op1_data, _ex2_alu_out_T_17) @[Core.scala 881:58]
    node _ex2_alu_out_T_19 = eq(ex2_reg_exe_fun, UInt<5>("h8")) @[Core.scala 882:22]
    node _ex2_alu_out_T_20 = asSInt(ex2_reg_op1_data) @[Core.scala 882:64]
    node _ex2_alu_out_T_21 = bits(ex2_reg_op2_data, 4, 0) @[Core.scala 882:86]
    node _ex2_alu_out_T_22 = dshr(_ex2_alu_out_T_20, _ex2_alu_out_T_21) @[Core.scala 882:67]
    node _ex2_alu_out_T_23 = asUInt(_ex2_alu_out_T_22) @[Core.scala 882:100]
    node _ex2_alu_out_T_24 = eq(ex2_reg_exe_fun, UInt<5>("h9")) @[Core.scala 883:22]
    node _ex2_alu_out_T_25 = asSInt(ex2_reg_op1_data) @[Core.scala 883:64]
    node _ex2_alu_out_T_26 = asSInt(ex2_reg_op2_data) @[Core.scala 883:92]
    node _ex2_alu_out_T_27 = lt(_ex2_alu_out_T_25, _ex2_alu_out_T_26) @[Core.scala 883:67]
    node _ex2_alu_out_T_28 = eq(ex2_reg_exe_fun, UInt<5>("ha")) @[Core.scala 884:22]
    node _ex2_alu_out_T_29 = lt(ex2_reg_op1_data, ex2_reg_op2_data) @[Core.scala 884:58]
    node _ex2_alu_out_T_30 = eq(ex2_reg_exe_fun, UInt<5>("h11")) @[Core.scala 885:22]
    node _ex2_alu_out_T_31 = add(ex2_reg_op1_data, ex2_reg_op2_data) @[Core.scala 885:59]
    node _ex2_alu_out_T_32 = tail(_ex2_alu_out_T_31, 1) @[Core.scala 885:59]
    node _ex2_alu_out_T_33 = not(UInt<32>("h1")) @[Core.scala 885:81]
    node _ex2_alu_out_T_34 = and(_ex2_alu_out_T_32, _ex2_alu_out_T_33) @[Core.scala 885:79]
    node _ex2_alu_out_T_35 = eq(ex2_reg_exe_fun, UInt<5>("h12")) @[Core.scala 886:22]
    node _ex2_alu_out_T_36 = mux(_ex2_alu_out_T_35, ex2_reg_op1_data, UInt<32>("h0")) @[Mux.scala 101:16]
    node _ex2_alu_out_T_37 = mux(_ex2_alu_out_T_30, _ex2_alu_out_T_34, _ex2_alu_out_T_36) @[Mux.scala 101:16]
    node _ex2_alu_out_T_38 = mux(_ex2_alu_out_T_28, _ex2_alu_out_T_29, _ex2_alu_out_T_37) @[Mux.scala 101:16]
    node _ex2_alu_out_T_39 = mux(_ex2_alu_out_T_24, _ex2_alu_out_T_27, _ex2_alu_out_T_38) @[Mux.scala 101:16]
    node _ex2_alu_out_T_40 = mux(_ex2_alu_out_T_19, _ex2_alu_out_T_23, _ex2_alu_out_T_39) @[Mux.scala 101:16]
    node _ex2_alu_out_T_41 = mux(_ex2_alu_out_T_16, _ex2_alu_out_T_18, _ex2_alu_out_T_40) @[Mux.scala 101:16]
    node _ex2_alu_out_T_42 = mux(_ex2_alu_out_T_12, _ex2_alu_out_T_15, _ex2_alu_out_T_41) @[Mux.scala 101:16]
    node _ex2_alu_out_T_43 = mux(_ex2_alu_out_T_10, _ex2_alu_out_T_11, _ex2_alu_out_T_42) @[Mux.scala 101:16]
    node _ex2_alu_out_T_44 = mux(_ex2_alu_out_T_8, _ex2_alu_out_T_9, _ex2_alu_out_T_43) @[Mux.scala 101:16]
    node _ex2_alu_out_T_45 = mux(_ex2_alu_out_T_6, _ex2_alu_out_T_7, _ex2_alu_out_T_44) @[Mux.scala 101:16]
    node _ex2_alu_out_T_46 = mux(_ex2_alu_out_T_3, _ex2_alu_out_T_5, _ex2_alu_out_T_45) @[Mux.scala 101:16]
    node ex2_alu_out = mux(_ex2_alu_out_T, _ex2_alu_out_T_2, _ex2_alu_out_T_46) @[Mux.scala 101:16]
    node _ex2_is_cond_br_T = eq(ex2_reg_exe_fun, UInt<5>("hb")) @[Core.scala 891:22]
    node _ex2_is_cond_br_T_1 = eq(ex2_reg_op1_data, ex2_reg_op2_data) @[Core.scala 891:57]
    node _ex2_is_cond_br_T_2 = eq(ex2_reg_exe_fun, UInt<5>("hc")) @[Core.scala 892:22]
    node _ex2_is_cond_br_T_3 = eq(ex2_reg_op1_data, ex2_reg_op2_data) @[Core.scala 892:57]
    node _ex2_is_cond_br_T_4 = eq(_ex2_is_cond_br_T_3, UInt<1>("h0")) @[Core.scala 892:38]
    node _ex2_is_cond_br_T_5 = eq(ex2_reg_exe_fun, UInt<5>("hd")) @[Core.scala 893:22]
    node _ex2_is_cond_br_T_6 = asSInt(ex2_reg_op1_data) @[Core.scala 893:63]
    node _ex2_is_cond_br_T_7 = asSInt(ex2_reg_op2_data) @[Core.scala 893:91]
    node _ex2_is_cond_br_T_8 = lt(_ex2_is_cond_br_T_6, _ex2_is_cond_br_T_7) @[Core.scala 893:66]
    node _ex2_is_cond_br_T_9 = eq(ex2_reg_exe_fun, UInt<5>("he")) @[Core.scala 894:22]
    node _ex2_is_cond_br_T_10 = asSInt(ex2_reg_op1_data) @[Core.scala 894:63]
    node _ex2_is_cond_br_T_11 = asSInt(ex2_reg_op2_data) @[Core.scala 894:91]
    node _ex2_is_cond_br_T_12 = lt(_ex2_is_cond_br_T_10, _ex2_is_cond_br_T_11) @[Core.scala 894:66]
    node _ex2_is_cond_br_T_13 = eq(_ex2_is_cond_br_T_12, UInt<1>("h0")) @[Core.scala 894:38]
    node _ex2_is_cond_br_T_14 = eq(ex2_reg_exe_fun, UInt<5>("hf")) @[Core.scala 895:22]
    node _ex2_is_cond_br_T_15 = lt(ex2_reg_op1_data, ex2_reg_op2_data) @[Core.scala 895:57]
    node _ex2_is_cond_br_T_16 = eq(ex2_reg_exe_fun, UInt<5>("h10")) @[Core.scala 896:22]
    node _ex2_is_cond_br_T_17 = lt(ex2_reg_op1_data, ex2_reg_op2_data) @[Core.scala 896:57]
    node _ex2_is_cond_br_T_18 = eq(_ex2_is_cond_br_T_17, UInt<1>("h0")) @[Core.scala 896:38]
    node _ex2_is_cond_br_T_19 = mux(_ex2_is_cond_br_T_16, _ex2_is_cond_br_T_18, UInt<1>("h0")) @[Mux.scala 101:16]
    node _ex2_is_cond_br_T_20 = mux(_ex2_is_cond_br_T_14, _ex2_is_cond_br_T_15, _ex2_is_cond_br_T_19) @[Mux.scala 101:16]
    node _ex2_is_cond_br_T_21 = mux(_ex2_is_cond_br_T_9, _ex2_is_cond_br_T_13, _ex2_is_cond_br_T_20) @[Mux.scala 101:16]
    node _ex2_is_cond_br_T_22 = mux(_ex2_is_cond_br_T_5, _ex2_is_cond_br_T_8, _ex2_is_cond_br_T_21) @[Mux.scala 101:16]
    node _ex2_is_cond_br_T_23 = mux(_ex2_is_cond_br_T_2, _ex2_is_cond_br_T_4, _ex2_is_cond_br_T_22) @[Mux.scala 101:16]
    node ex2_is_cond_br = mux(_ex2_is_cond_br_T, _ex2_is_cond_br_T_1, _ex2_is_cond_br_T_23) @[Mux.scala 101:16]
    node _ex2_is_cond_br_inst_T = eq(ex2_reg_exe_fun, UInt<5>("hb")) @[Core.scala 899:22]
    node _ex2_is_cond_br_inst_T_1 = eq(ex2_reg_exe_fun, UInt<5>("hc")) @[Core.scala 900:22]
    node _ex2_is_cond_br_inst_T_2 = or(_ex2_is_cond_br_inst_T, _ex2_is_cond_br_inst_T_1) @[Core.scala 899:34]
    node _ex2_is_cond_br_inst_T_3 = eq(ex2_reg_exe_fun, UInt<5>("hd")) @[Core.scala 901:22]
    node _ex2_is_cond_br_inst_T_4 = or(_ex2_is_cond_br_inst_T_2, _ex2_is_cond_br_inst_T_3) @[Core.scala 900:34]
    node _ex2_is_cond_br_inst_T_5 = eq(ex2_reg_exe_fun, UInt<5>("he")) @[Core.scala 902:22]
    node _ex2_is_cond_br_inst_T_6 = or(_ex2_is_cond_br_inst_T_4, _ex2_is_cond_br_inst_T_5) @[Core.scala 901:34]
    node _ex2_is_cond_br_inst_T_7 = eq(ex2_reg_exe_fun, UInt<5>("hf")) @[Core.scala 903:22]
    node _ex2_is_cond_br_inst_T_8 = or(_ex2_is_cond_br_inst_T_6, _ex2_is_cond_br_inst_T_7) @[Core.scala 902:34]
    node _ex2_is_cond_br_inst_T_9 = eq(ex2_reg_exe_fun, UInt<5>("h10")) @[Core.scala 904:22]
    node ex2_is_cond_br_inst = or(_ex2_is_cond_br_inst_T_8, _ex2_is_cond_br_inst_T_9) @[Core.scala 903:35]
    node ex2_is_uncond_br = eq(ex2_reg_exe_fun, UInt<5>("h11")) @[Core.scala 906:42]
    node _ex2_cond_br_target_T = add(ex2_reg_pc, ex2_reg_imm_b_sext) @[Core.scala 907:39]
    node ex2_cond_br_target = tail(_ex2_cond_br_target_T, 1) @[Core.scala 907:39]
    node _ex1_fw_data_T = eq(ex2_reg_wb_sel, UInt<3>("h2")) @[Core.scala 911:21]
    node _ex1_fw_data_T_1 = add(ex2_reg_pc, UInt<32>("h2")) @[Core.scala 912:18]
    node _ex1_fw_data_T_2 = tail(_ex1_fw_data_T_1, 1) @[Core.scala 912:18]
    node _ex1_fw_data_T_3 = add(ex2_reg_pc, UInt<32>("h4")) @[Core.scala 913:18]
    node _ex1_fw_data_T_4 = tail(_ex1_fw_data_T_3, 1) @[Core.scala 913:18]
    node _ex1_fw_data_T_5 = mux(ex2_reg_is_half, _ex1_fw_data_T_2, _ex1_fw_data_T_4) @[Core.scala 911:38]
    node _ex1_fw_data_T_6 = mux(_ex1_fw_data_T, _ex1_fw_data_T_5, ex2_alu_out) @[Mux.scala 101:16]
    ex1_fw_data <= _ex1_fw_data_T_6 @[Core.scala 910:15]
    ex2_reg_fw_data <= ex1_fw_data @[Core.scala 916:19]
    node _T_13 = eq(mem_stall, UInt<1>("h0")) @[Core.scala 917:8]
    when _T_13 : @[Core.scala 917:20]
      node _ex2_hazard_T = eq(ex2_reg_rf_wen, UInt<2>("h1")) @[Core.scala 918:38]
      node _ex2_hazard_T_1 = neq(ex2_reg_wb_addr, UInt<1>("h0")) @[Core.scala 918:69]
      node _ex2_hazard_T_2 = and(_ex2_hazard_T, _ex2_hazard_T_1) @[Core.scala 918:49]
      node _ex2_hazard_T_3 = eq(mem_reg_is_br, UInt<1>("h0")) @[Core.scala 918:81]
      node _ex2_hazard_T_4 = and(_ex2_hazard_T_2, _ex2_hazard_T_3) @[Core.scala 918:78]
      node _ex2_hazard_T_5 = eq(ex3_reg_is_br, UInt<1>("h0")) @[Core.scala 918:99]
      node ex2_hazard = and(_ex2_hazard_T_4, _ex2_hazard_T_5) @[Core.scala 918:96]
      node _ex2_reg_fw_en_T = neq(ex2_reg_wb_sel, UInt<3>("h1")) @[Core.scala 919:52]
      node _ex2_reg_fw_en_T_1 = and(ex2_hazard, _ex2_reg_fw_en_T) @[Core.scala 919:33]
      node _ex2_reg_fw_en_T_2 = neq(ex2_reg_wb_sel, UInt<3>("h3")) @[Core.scala 919:83]
      node _ex2_reg_fw_en_T_3 = and(_ex2_reg_fw_en_T_1, _ex2_reg_fw_en_T_2) @[Core.scala 919:64]
      ex2_reg_fw_en <= _ex2_reg_fw_en_T_3 @[Core.scala 919:19]
      node _ex2_reg_hazard_T = eq(ex2_reg_wb_sel, UInt<3>("h1")) @[Core.scala 920:54]
      node _ex2_reg_hazard_T_1 = eq(ex2_reg_wb_sel, UInt<3>("h3")) @[Core.scala 920:85]
      node _ex2_reg_hazard_T_2 = or(_ex2_reg_hazard_T, _ex2_reg_hazard_T_1) @[Core.scala 920:66]
      node _ex2_reg_hazard_T_3 = and(ex2_hazard, _ex2_reg_hazard_T_2) @[Core.scala 920:34]
      ex2_reg_hazard <= _ex2_reg_hazard_T_3 @[Core.scala 920:20]
    node _ex3_reg_bp_en_T = eq(mem_reg_is_br, UInt<1>("h0")) @[Core.scala 925:31]
    node _ex3_reg_bp_en_T_1 = eq(ex3_reg_is_br, UInt<1>("h0")) @[Core.scala 925:49]
    node _ex3_reg_bp_en_T_2 = and(_ex3_reg_bp_en_T, _ex3_reg_bp_en_T_1) @[Core.scala 925:46]
    ex3_reg_bp_en <= _ex3_reg_bp_en_T_2 @[Core.scala 925:28]
    ex3_reg_pc <= ex2_reg_pc @[Core.scala 926:28]
    ex3_reg_is_j <= ex2_reg_is_j @[Core.scala 927:28]
    ex3_reg_is_cond_br <= ex2_is_cond_br @[Core.scala 928:28]
    ex3_reg_is_cond_br_inst <= ex2_is_cond_br_inst @[Core.scala 929:28]
    ex3_reg_is_uncond_br <= ex2_is_uncond_br @[Core.scala 930:28]
    ex3_reg_cond_br_target <= ex2_cond_br_target @[Core.scala 931:28]
    ex3_reg_uncond_br_target <= ex2_alu_out @[Core.scala 932:28]
    ex3_reg_is_j <= ex2_reg_is_j @[Core.scala 933:28]
    ex3_reg_is_bp_pos <= ex2_reg_is_bp_pos @[Core.scala 934:28]
    ex3_reg_bp_addr <= ex2_reg_bp_addr @[Core.scala 935:28]
    ex3_reg_is_half <= ex2_reg_is_half @[Core.scala 936:28]
    node _ex3_bp_en_T = eq(mem_reg_is_br, UInt<1>("h0")) @[Core.scala 941:36]
    node _ex3_bp_en_T_1 = and(ex3_reg_bp_en, _ex3_bp_en_T) @[Core.scala 941:33]
    node _ex3_bp_en_T_2 = eq(ex3_reg_is_br, UInt<1>("h0")) @[Core.scala 941:54]
    node ex3_bp_en = and(_ex3_bp_en_T_1, _ex3_bp_en_T_2) @[Core.scala 941:51]
    node _ex3_cond_bp_fail_T = eq(ex3_reg_is_bp_pos, UInt<1>("h0")) @[Core.scala 943:6]
    node _ex3_cond_bp_fail_T_1 = and(_ex3_cond_bp_fail_T, ex3_reg_is_cond_br) @[Core.scala 943:25]
    node _ex3_cond_bp_fail_T_2 = and(ex3_reg_is_bp_pos, ex3_reg_is_cond_br) @[Core.scala 944:24]
    node _ex3_cond_bp_fail_T_3 = neq(ex3_reg_bp_addr, ex3_reg_cond_br_target) @[Core.scala 944:66]
    node _ex3_cond_bp_fail_T_4 = and(_ex3_cond_bp_fail_T_2, _ex3_cond_bp_fail_T_3) @[Core.scala 944:46]
    node _ex3_cond_bp_fail_T_5 = or(_ex3_cond_bp_fail_T_1, _ex3_cond_bp_fail_T_4) @[Core.scala 943:48]
    node ex3_cond_bp_fail = and(ex3_bp_en, _ex3_cond_bp_fail_T_5) @[Core.scala 942:36]
    node _ex3_cond_nbp_fail_T = and(ex3_bp_en, ex3_reg_is_bp_pos) @[Core.scala 946:37]
    node _ex3_cond_nbp_fail_T_1 = and(_ex3_cond_nbp_fail_T, ex3_reg_is_cond_br_inst) @[Core.scala 946:58]
    node _ex3_cond_nbp_fail_T_2 = eq(ex3_reg_is_cond_br, UInt<1>("h0")) @[Core.scala 946:88]
    node ex3_cond_nbp_fail = and(_ex3_cond_nbp_fail_T_1, _ex3_cond_nbp_fail_T_2) @[Core.scala 946:85]
    node _ex3_uncond_bp_fail_T = and(ex3_bp_en, ex3_reg_is_uncond_br) @[Core.scala 947:39]
    node _ex3_uncond_bp_fail_T_1 = eq(ex3_reg_is_bp_pos, UInt<1>("h0")) @[Core.scala 948:5]
    node _ex3_uncond_bp_fail_T_2 = neq(ex3_reg_bp_addr, ex3_reg_uncond_br_target) @[Core.scala 949:44]
    node _ex3_uncond_bp_fail_T_3 = and(ex3_reg_is_bp_pos, _ex3_uncond_bp_fail_T_2) @[Core.scala 949:24]
    node _ex3_uncond_bp_fail_T_4 = or(_ex3_uncond_bp_fail_T_1, _ex3_uncond_bp_fail_T_3) @[Core.scala 948:24]
    node ex3_uncond_bp_fail = and(_ex3_uncond_bp_fail_T, _ex3_uncond_bp_fail_T_4) @[Core.scala 947:64]
    node _ex3_reg_br_target_T = add(ex3_reg_pc, UInt<32>("h2")) @[Core.scala 953:59]
    node _ex3_reg_br_target_T_1 = tail(_ex3_reg_br_target_T, 1) @[Core.scala 953:59]
    node _ex3_reg_br_target_T_2 = add(ex3_reg_pc, UInt<32>("h4")) @[Core.scala 953:89]
    node _ex3_reg_br_target_T_3 = tail(_ex3_reg_br_target_T_2, 1) @[Core.scala 953:89]
    node _ex3_reg_br_target_T_4 = mux(ex3_reg_is_half, _ex3_reg_br_target_T_1, _ex3_reg_br_target_T_3) @[Core.scala 953:30]
    wire _ex3_reg_br_target_WIRE : UInt<32> @[Mux.scala 101:16]
    _ex3_reg_br_target_WIRE is invalid @[Mux.scala 101:16]
    node _ex3_reg_br_target_T_5 = mux(ex3_uncond_bp_fail, ex3_reg_uncond_br_target, _ex3_reg_br_target_WIRE) @[Mux.scala 101:16]
    node _ex3_reg_br_target_T_6 = mux(ex3_cond_nbp_fail, _ex3_reg_br_target_T_4, _ex3_reg_br_target_T_5) @[Mux.scala 101:16]
    node _ex3_reg_br_target_T_7 = mux(ex3_cond_bp_fail, ex3_reg_cond_br_target, _ex3_reg_br_target_T_6) @[Mux.scala 101:16]
    ex3_reg_br_target <= _ex3_reg_br_target_T_7 @[Core.scala 951:21]
    node _ex3_reg_is_br_T = or(ex3_cond_bp_fail, ex3_cond_nbp_fail) @[Core.scala 956:37]
    node _ex3_reg_is_br_T_1 = or(_ex3_reg_is_br_T, ex3_uncond_bp_fail) @[Core.scala 956:58]
    ex3_reg_is_br <= _ex3_reg_is_br_T_1 @[Core.scala 956:17]
    node _bp_io_up_update_en_T = or(ex3_reg_is_cond_br_inst, ex3_reg_is_uncond_br) @[Core.scala 958:63]
    node _bp_io_up_update_en_T_1 = and(ex3_bp_en, _bp_io_up_update_en_T) @[Core.scala 958:35]
    bp.io.up.update_en <= _bp_io_up_update_en_T_1 @[Core.scala 958:22]
    bp.io.up.inst_pc <= ex3_reg_pc @[Core.scala 959:20]
    node _bp_io_up_br_pos_T = or(ex3_reg_is_cond_br, ex3_reg_is_uncond_br) @[Core.scala 960:41]
    bp.io.up.br_pos <= _bp_io_up_br_pos_T @[Core.scala 960:19]
    wire _bp_io_up_br_addr_WIRE : UInt<32> @[Mux.scala 101:16]
    _bp_io_up_br_addr_WIRE is invalid @[Mux.scala 101:16]
    node _bp_io_up_br_addr_T = mux(ex3_reg_is_uncond_br, ex3_reg_uncond_br_target, _bp_io_up_br_addr_WIRE) @[Mux.scala 101:16]
    node _bp_io_up_br_addr_T_1 = mux(ex3_reg_is_cond_br, ex3_reg_cond_br_target, _bp_io_up_br_addr_T) @[Mux.scala 101:16]
    bp.io.up.br_addr <= _bp_io_up_br_addr_T_1 @[Core.scala 961:20]
    node _ex3_cond_bp_success_T = and(ex3_bp_en, ex3_reg_is_cond_br) @[Core.scala 966:39]
    node _ex3_cond_bp_success_T_1 = eq(ex3_reg_bp_addr, ex3_reg_cond_br_target) @[Core.scala 967:43]
    node _ex3_cond_bp_success_T_2 = and(ex3_reg_is_bp_pos, _ex3_cond_bp_success_T_1) @[Core.scala 967:23]
    node ex3_cond_bp_success = and(_ex3_cond_bp_success_T, _ex3_cond_bp_success_T_2) @[Core.scala 966:61]
    node _ex3_uncond_bp_success_T = and(ex3_bp_en, ex3_reg_is_uncond_br) @[Core.scala 969:41]
    node _ex3_uncond_bp_success_T_1 = eq(ex3_reg_bp_addr, ex3_reg_uncond_br_target) @[Core.scala 970:43]
    node _ex3_uncond_bp_success_T_2 = and(ex3_reg_is_bp_pos, _ex3_uncond_bp_success_T_1) @[Core.scala 970:23]
    node ex3_uncond_bp_success = and(_ex3_uncond_bp_success_T, _ex3_uncond_bp_success_T_2) @[Core.scala 969:65]
    node ex3_j_success = and(ex3_bp_en, ex3_reg_is_j) @[Core.scala 972:33]
    node _ex3_reg_is_br_before_trap_T = or(ex3_cond_bp_success, ex3_uncond_bp_success) @[Core.scala 973:52]
    node _ex3_reg_is_br_before_trap_T_1 = or(_ex3_reg_is_br_before_trap_T, ex3_j_success) @[Core.scala 973:77]
    ex3_reg_is_br_before_trap <= _ex3_reg_is_br_before_trap_T_1 @[Core.scala 973:29]
    wire _ex3_reg_trap_pc_WIRE : UInt<32> @[Mux.scala 101:16]
    _ex3_reg_trap_pc_WIRE is invalid @[Mux.scala 101:16]
    node _ex3_reg_trap_pc_T = mux(ex3_j_success, ex3_reg_uncond_br_target, _ex3_reg_trap_pc_WIRE) @[Mux.scala 101:16]
    node _ex3_reg_trap_pc_T_1 = mux(ex3_uncond_bp_success, ex3_reg_uncond_br_target, _ex3_reg_trap_pc_T) @[Mux.scala 101:16]
    node _ex3_reg_trap_pc_T_2 = mux(ex3_cond_bp_success, ex3_reg_cond_br_target, _ex3_reg_trap_pc_T_1) @[Mux.scala 101:16]
    ex3_reg_trap_pc <= _ex3_reg_trap_pc_T_2 @[Core.scala 974:19]
    node _T_14 = eq(mem_stall, UInt<1>("h0")) @[Core.scala 982:9]
    when _T_14 : @[Core.scala 982:22]
      node _mem_reg_en_T = eq(mem_reg_is_br, UInt<1>("h0")) @[Core.scala 983:27]
      node _mem_reg_en_T_1 = eq(ex3_reg_is_br, UInt<1>("h0")) @[Core.scala 983:45]
      node _mem_reg_en_T_2 = and(_mem_reg_en_T, _mem_reg_en_T_1) @[Core.scala 983:42]
      mem_reg_en <= _mem_reg_en_T_2 @[Core.scala 983:24]
      mem_reg_pc <= ex2_reg_pc @[Core.scala 984:24]
      mem_reg_op1_data <= ex2_reg_op1_data @[Core.scala 985:24]
      mem_reg_rs2_data <= ex2_reg_rs2_data @[Core.scala 986:24]
      mem_reg_wb_addr <= ex2_reg_wb_addr @[Core.scala 987:24]
      mem_reg_alu_out <= ex2_alu_out @[Core.scala 988:24]
      mem_reg_rf_wen <= ex2_reg_rf_wen @[Core.scala 989:24]
      mem_reg_wb_sel <= ex2_reg_wb_sel @[Core.scala 990:24]
      mem_reg_csr_addr <= ex2_reg_csr_addr @[Core.scala 991:24]
      mem_reg_csr_cmd <= ex2_reg_csr_cmd @[Core.scala 992:24]
      mem_reg_mem_wen <= ex2_reg_mem_wen @[Core.scala 994:24]
      mem_reg_mem_w <= ex2_reg_mem_w @[Core.scala 995:24]
      node _mem_reg_mem_wstrb_T = eq(ex2_reg_mem_w, UInt<3>("h3")) @[Core.scala 997:22]
      node _mem_reg_mem_wstrb_T_1 = eq(ex2_reg_mem_w, UInt<3>("h2")) @[Core.scala 998:22]
      node _mem_reg_mem_wstrb_T_2 = eq(ex2_reg_mem_w, UInt<3>("h1")) @[Core.scala 999:22]
      node _mem_reg_mem_wstrb_T_3 = mux(_mem_reg_mem_wstrb_T_2, UInt<4>("hf"), UInt<4>("hf")) @[Mux.scala 101:16]
      node _mem_reg_mem_wstrb_T_4 = mux(_mem_reg_mem_wstrb_T_1, UInt<2>("h3"), _mem_reg_mem_wstrb_T_3) @[Mux.scala 101:16]
      node _mem_reg_mem_wstrb_T_5 = mux(_mem_reg_mem_wstrb_T, UInt<1>("h1"), _mem_reg_mem_wstrb_T_4) @[Mux.scala 101:16]
      node _mem_reg_mem_wstrb_T_6 = bits(ex2_alu_out, 1, 0) @[Core.scala 1000:23]
      node _mem_reg_mem_wstrb_T_7 = dshl(_mem_reg_mem_wstrb_T_5, _mem_reg_mem_wstrb_T_6) @[Core.scala 1000:8]
      node _mem_reg_mem_wstrb_T_8 = bits(_mem_reg_mem_wstrb_T_7, 3, 0) @[Core.scala 1000:31]
      mem_reg_mem_wstrb <= _mem_reg_mem_wstrb_T_8 @[Core.scala 996:24]
      mem_reg_is_half <= ex2_reg_is_half @[Core.scala 1001:24]
      node _mem_reg_is_valid_inst_T = eq(mem_reg_is_br, UInt<1>("h0")) @[Core.scala 1002:55]
      node _mem_reg_is_valid_inst_T_1 = and(ex2_reg_is_valid_inst, _mem_reg_is_valid_inst_T) @[Core.scala 1002:52]
      node _mem_reg_is_valid_inst_T_2 = eq(ex3_reg_is_br, UInt<1>("h0")) @[Core.scala 1002:73]
      node _mem_reg_is_valid_inst_T_3 = and(_mem_reg_is_valid_inst_T_1, _mem_reg_is_valid_inst_T_2) @[Core.scala 1002:70]
      mem_reg_is_valid_inst <= _mem_reg_is_valid_inst_T_3 @[Core.scala 1002:27]
      mem_reg_is_trap <= ex2_reg_is_trap @[Core.scala 1003:24]
      mem_reg_mcause <= ex2_reg_mcause @[Core.scala 1004:24]
      mem_reg_mtval <= ex2_reg_mtval @[Core.scala 1005:24]
    node _mem_is_valid_inst_T = eq(mem_reg_is_br, UInt<1>("h0")) @[Core.scala 1011:53]
    node _mem_is_valid_inst_T_1 = eq(ex3_reg_is_br, UInt<1>("h0")) @[Core.scala 1011:71]
    node _mem_is_valid_inst_T_2 = and(_mem_is_valid_inst_T, _mem_is_valid_inst_T_1) @[Core.scala 1011:68]
    node mem_is_valid_inst = and(mem_reg_is_valid_inst, _mem_is_valid_inst_T_2) @[Core.scala 1011:49]
    node _mem_is_meintr_T = bits(csr_mstatus, 3, 3) @[Core.scala 1012:34]
    node _mem_is_meintr_T_1 = bits(_mem_is_meintr_T, 0, 0) @[Core.scala 1012:38]
    node _mem_is_meintr_T_2 = bits(csr_mie, 11, 11) @[Core.scala 1012:67]
    node _mem_is_meintr_T_3 = and(io.intr, _mem_is_meintr_T_2) @[Core.scala 1012:57]
    node _mem_is_meintr_T_4 = and(_mem_is_meintr_T_1, _mem_is_meintr_T_3) @[Core.scala 1012:45]
    node mem_is_meintr = and(_mem_is_meintr_T_4, mem_is_valid_inst) @[Core.scala 1012:73]
    node _mem_is_mtintr_T = bits(csr_mstatus, 3, 3) @[Core.scala 1013:34]
    node _mem_is_mtintr_T_1 = bits(_mem_is_mtintr_T, 0, 0) @[Core.scala 1013:38]
    node _mem_is_mtintr_T_2 = bits(csr_mie, 7, 7) @[Core.scala 1013:74]
    node _mem_is_mtintr_T_3 = and(mtimer.io.intr, _mem_is_mtintr_T_2) @[Core.scala 1013:64]
    node _mem_is_mtintr_T_4 = and(_mem_is_mtintr_T_1, _mem_is_mtintr_T_3) @[Core.scala 1013:45]
    node mem_is_mtintr = and(_mem_is_mtintr_T_4, mem_is_valid_inst) @[Core.scala 1013:79]
    node _mem_is_trap_T = and(mem_reg_is_trap, mem_is_valid_inst) @[Core.scala 1014:37]
    node _mem_is_trap_T_1 = eq(mem_is_meintr, UInt<1>("h0")) @[Core.scala 1014:61]
    node _mem_is_trap_T_2 = and(_mem_is_trap_T, _mem_is_trap_T_1) @[Core.scala 1014:58]
    node _mem_is_trap_T_3 = eq(mem_is_mtintr, UInt<1>("h0")) @[Core.scala 1014:79]
    node mem_is_trap = and(_mem_is_trap_T_2, _mem_is_trap_T_3) @[Core.scala 1014:76]
    node _mem_en_T = eq(mem_reg_is_br, UInt<1>("h0")) @[Core.scala 1015:30]
    node _mem_en_T_1 = and(mem_reg_en, _mem_en_T) @[Core.scala 1015:27]
    node _mem_en_T_2 = eq(ex3_reg_is_br, UInt<1>("h0")) @[Core.scala 1015:48]
    node _mem_en_T_3 = and(_mem_en_T_1, _mem_en_T_2) @[Core.scala 1015:45]
    node _mem_en_T_4 = eq(mem_reg_is_trap, UInt<1>("h0")) @[Core.scala 1015:66]
    node _mem_en_T_5 = and(_mem_en_T_3, _mem_en_T_4) @[Core.scala 1015:63]
    node _mem_en_T_6 = eq(mem_is_meintr, UInt<1>("h0")) @[Core.scala 1015:86]
    node _mem_en_T_7 = and(_mem_en_T_5, _mem_en_T_6) @[Core.scala 1015:83]
    node _mem_en_T_8 = eq(mem_is_mtintr, UInt<1>("h0")) @[Core.scala 1015:104]
    node mem_en = and(_mem_en_T_7, _mem_en_T_8) @[Core.scala 1015:101]
    node mem_rf_wen = mux(mem_en, mem_reg_rf_wen, UInt<2>("h0")) @[Core.scala 1016:23]
    node mem_wb_sel = mux(mem_en, mem_reg_wb_sel, UInt<3>("h0")) @[Core.scala 1017:23]
    node mem_csr_cmd = mux(mem_en, mem_reg_csr_cmd, UInt<3>("h0")) @[Core.scala 1018:24]
    node mem_mem_wen = mux(mem_en, mem_reg_mem_wen, UInt<2>("h0")) @[Core.scala 1019:24]
    reg mem_stall_delay : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 1020:32]
    io.dmem.raddr <= mem_reg_alu_out @[Core.scala 1022:17]
    io.dmem.waddr <= mem_reg_alu_out @[Core.scala 1023:17]
    node _io_dmem_ren_T = eq(mem_wb_sel, UInt<3>("h1")) @[Core.scala 1024:50]
    node _io_dmem_ren_T_1 = and(io.dmem.rready, _io_dmem_ren_T) @[Core.scala 1024:35]
    io.dmem.ren <= _io_dmem_ren_T_1 @[Core.scala 1024:17]
    node _io_dmem_wen_T = eq(mem_mem_wen, UInt<2>("h1")) @[Core.scala 1025:51]
    node _io_dmem_wen_T_1 = and(io.dmem.wready, _io_dmem_wen_T) @[Core.scala 1025:35]
    io.dmem.wen <= _io_dmem_wen_T_1 @[Core.scala 1025:17]
    io.dmem.wstrb <= mem_reg_mem_wstrb @[Core.scala 1026:17]
    node _io_dmem_wdata_T = bits(mem_reg_alu_out, 1, 0) @[Core.scala 1027:63]
    node _io_dmem_wdata_T_1 = mul(UInt<4>("h8"), _io_dmem_wdata_T) @[Core.scala 1027:46]
    node _io_dmem_wdata_T_2 = dshl(mem_reg_rs2_data, _io_dmem_wdata_T_1) @[Core.scala 1027:38]
    node _io_dmem_wdata_T_3 = bits(_io_dmem_wdata_T_2, 31, 0) @[Core.scala 1027:71]
    io.dmem.wdata <= _io_dmem_wdata_T_3 @[Core.scala 1027:17]
    node _mem_stall_T = eq(mem_wb_sel, UInt<3>("h1")) @[Core.scala 1028:29]
    node _mem_stall_T_1 = eq(io.dmem.rvalid, UInt<1>("h0")) @[Core.scala 1028:45]
    node _mem_stall_T_2 = eq(io.dmem.rready, UInt<1>("h0")) @[Core.scala 1028:64]
    node _mem_stall_T_3 = or(_mem_stall_T_1, _mem_stall_T_2) @[Core.scala 1028:61]
    node _mem_stall_T_4 = or(_mem_stall_T_3, mem_stall_delay) @[Core.scala 1028:80]
    node _mem_stall_T_5 = and(_mem_stall_T, _mem_stall_T_4) @[Core.scala 1028:41]
    node _mem_stall_T_6 = eq(mem_mem_wen, UInt<2>("h1")) @[Core.scala 1028:118]
    node _mem_stall_T_7 = eq(io.dmem.wready, UInt<1>("h0")) @[Core.scala 1028:132]
    node _mem_stall_T_8 = and(_mem_stall_T_6, _mem_stall_T_7) @[Core.scala 1028:129]
    node _mem_stall_T_9 = or(_mem_stall_T_5, _mem_stall_T_8) @[Core.scala 1028:101]
    mem_stall <= _mem_stall_T_9 @[Core.scala 1028:13]
    node _mem_stall_delay_T = eq(mem_wb_sel, UInt<3>("h1")) @[Core.scala 1029:34]
    node _mem_stall_delay_T_1 = and(_mem_stall_delay_T, io.dmem.rvalid) @[Core.scala 1029:46]
    node _mem_stall_delay_T_2 = eq(mem_stall, UInt<1>("h0")) @[Core.scala 1029:67]
    node _mem_stall_delay_T_3 = and(_mem_stall_delay_T_1, _mem_stall_delay_T_2) @[Core.scala 1029:64]
    mem_stall_delay <= _mem_stall_delay_T_3 @[Core.scala 1029:19]
    node _csr_rdata_T = bits(mtimer.io.mtime, 31, 0) @[Core.scala 1034:41]
    node _csr_rdata_T_1 = bits(cycle_counter.io.value, 31, 0) @[Core.scala 1035:48]
    node _csr_rdata_T_2 = bits(instret, 31, 0) @[Core.scala 1036:33]
    node _csr_rdata_T_3 = bits(cycle_counter.io.value, 63, 32) @[Core.scala 1037:48]
    node _csr_rdata_T_4 = bits(mtimer.io.mtime, 63, 32) @[Core.scala 1038:41]
    node _csr_rdata_T_5 = bits(instret, 63, 32) @[Core.scala 1039:33]
    node _csr_rdata_T_6 = eq(UInt<12>("h305"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_7 = mux(_csr_rdata_T_6, csr_trap_vector, UInt<32>("h0")) @[Mux.scala 81:58]
    node _csr_rdata_T_8 = eq(UInt<12>("hc01"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_9 = mux(_csr_rdata_T_8, _csr_rdata_T, _csr_rdata_T_7) @[Mux.scala 81:58]
    node _csr_rdata_T_10 = eq(UInt<12>("hc00"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_11 = mux(_csr_rdata_T_10, _csr_rdata_T_1, _csr_rdata_T_9) @[Mux.scala 81:58]
    node _csr_rdata_T_12 = eq(UInt<12>("hc02"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_13 = mux(_csr_rdata_T_12, _csr_rdata_T_2, _csr_rdata_T_11) @[Mux.scala 81:58]
    node _csr_rdata_T_14 = eq(UInt<12>("hc80"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_15 = mux(_csr_rdata_T_14, _csr_rdata_T_3, _csr_rdata_T_13) @[Mux.scala 81:58]
    node _csr_rdata_T_16 = eq(UInt<12>("hc81"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_17 = mux(_csr_rdata_T_16, _csr_rdata_T_4, _csr_rdata_T_15) @[Mux.scala 81:58]
    node _csr_rdata_T_18 = eq(UInt<12>("hc82"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_19 = mux(_csr_rdata_T_18, _csr_rdata_T_5, _csr_rdata_T_17) @[Mux.scala 81:58]
    node _csr_rdata_T_20 = eq(UInt<12>("h341"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_21 = mux(_csr_rdata_T_20, csr_mepc, _csr_rdata_T_19) @[Mux.scala 81:58]
    node _csr_rdata_T_22 = eq(UInt<12>("h342"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_23 = mux(_csr_rdata_T_22, csr_mcause, _csr_rdata_T_21) @[Mux.scala 81:58]
    node _csr_rdata_T_24 = eq(UInt<12>("h343"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_25 = mux(_csr_rdata_T_24, csr_mtval, _csr_rdata_T_23) @[Mux.scala 81:58]
    node _csr_rdata_T_26 = eq(UInt<12>("h300"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_27 = mux(_csr_rdata_T_26, csr_mstatus, _csr_rdata_T_25) @[Mux.scala 81:58]
    node _csr_rdata_T_28 = eq(UInt<12>("h340"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_29 = mux(_csr_rdata_T_28, csr_mscratch, _csr_rdata_T_27) @[Mux.scala 81:58]
    node _csr_rdata_T_30 = eq(UInt<12>("h304"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node _csr_rdata_T_31 = mux(_csr_rdata_T_30, csr_mie, _csr_rdata_T_29) @[Mux.scala 81:58]
    node _csr_rdata_T_32 = eq(UInt<12>("h344"), mem_reg_csr_addr) @[Mux.scala 81:61]
    node csr_rdata = mux(_csr_rdata_T_32, csr_mip, _csr_rdata_T_31) @[Mux.scala 81:58]
    node _csr_wdata_T = eq(mem_csr_cmd, UInt<3>("h1")) @[Core.scala 1050:18]
    node _csr_wdata_T_1 = eq(mem_csr_cmd, UInt<3>("h2")) @[Core.scala 1051:18]
    node _csr_wdata_T_2 = or(csr_rdata, mem_reg_op1_data) @[Core.scala 1051:43]
    node _csr_wdata_T_3 = eq(mem_csr_cmd, UInt<3>("h3")) @[Core.scala 1052:18]
    node _csr_wdata_T_4 = not(mem_reg_op1_data) @[Core.scala 1052:45]
    node _csr_wdata_T_5 = and(csr_rdata, _csr_wdata_T_4) @[Core.scala 1052:43]
    node _csr_wdata_T_6 = mux(_csr_wdata_T_3, _csr_wdata_T_5, UInt<32>("h0")) @[Mux.scala 101:16]
    node _csr_wdata_T_7 = mux(_csr_wdata_T_1, _csr_wdata_T_2, _csr_wdata_T_6) @[Mux.scala 101:16]
    node csr_wdata = mux(_csr_wdata_T, mem_reg_op1_data, _csr_wdata_T_7) @[Mux.scala 101:16]
    node _T_15 = eq(mem_csr_cmd, UInt<3>("h1")) @[Core.scala 1055:21]
    node _T_16 = eq(mem_csr_cmd, UInt<3>("h2")) @[Core.scala 1055:46]
    node _T_17 = or(_T_15, _T_16) @[Core.scala 1055:31]
    node _T_18 = eq(mem_csr_cmd, UInt<3>("h3")) @[Core.scala 1055:71]
    node _T_19 = or(_T_17, _T_18) @[Core.scala 1055:56]
    when _T_19 : @[Core.scala 1055:82]
      node _T_20 = eq(mem_reg_csr_addr, UInt<12>("h305")) @[Core.scala 1056:28]
      when _T_20 : @[Core.scala 1056:48]
        csr_trap_vector <= csr_wdata @[Core.scala 1057:23]
      else :
        node _T_21 = eq(mem_reg_csr_addr, UInt<12>("h341")) @[Core.scala 1058:34]
        when _T_21 : @[Core.scala 1058:53]
          csr_mepc <= csr_wdata @[Core.scala 1059:16]
        else :
          node _T_22 = eq(mem_reg_csr_addr, UInt<12>("h300")) @[Core.scala 1060:34]
          when _T_22 : @[Core.scala 1060:56]
            csr_mstatus <= csr_wdata @[Core.scala 1061:19]
          else :
            node _T_23 = eq(mem_reg_csr_addr, UInt<12>("h340")) @[Core.scala 1062:34]
            when _T_23 : @[Core.scala 1062:57]
              csr_mscratch <= csr_wdata @[Core.scala 1063:20]
            else :
              node _T_24 = eq(mem_reg_csr_addr, UInt<12>("h304")) @[Core.scala 1064:34]
              when _T_24 : @[Core.scala 1064:52]
                csr_mie <= csr_wdata @[Core.scala 1065:15]
    node _csr_mip_T = bits(csr_mip, 31, 12) @[Core.scala 1069:25]
    node _csr_mip_T_1 = bits(csr_mip, 10, 8) @[Core.scala 1069:58]
    node _csr_mip_T_2 = bits(csr_mip, 6, 0) @[Core.scala 1069:97]
    node csr_mip_lo = cat(mtimer.io.intr, _csr_mip_T_2) @[Cat.scala 31:58]
    node csr_mip_hi_hi = cat(_csr_mip_T, io.intr) @[Cat.scala 31:58]
    node csr_mip_hi = cat(csr_mip_hi_hi, _csr_mip_T_1) @[Cat.scala 31:58]
    node _csr_mip_T_3 = cat(csr_mip_hi, csr_mip_lo) @[Cat.scala 31:58]
    csr_mip <= _csr_mip_T_3 @[Core.scala 1069:11]
    when mem_is_meintr : @[Core.scala 1071:24]
      csr_mcause <= UInt<32>("h8000000b") @[Core.scala 1072:21]
      csr_mtval <= UInt<32>("h0") @[Core.scala 1073:21]
      csr_mepc <= mem_reg_pc @[Core.scala 1074:21]
      node _csr_mstatus_T = bits(csr_mstatus, 31, 8) @[Core.scala 1080:39]
      node _csr_mstatus_T_1 = bits(csr_mstatus, 3, 3) @[Core.scala 1080:59]
      node _csr_mstatus_T_2 = bits(csr_mstatus, 6, 4) @[Core.scala 1080:75]
      node _csr_mstatus_T_3 = bits(csr_mstatus, 2, 0) @[Core.scala 1080:104]
      node csr_mstatus_lo = cat(UInt<1>("h0"), _csr_mstatus_T_3) @[Cat.scala 31:58]
      node csr_mstatus_hi_hi = cat(_csr_mstatus_T, _csr_mstatus_T_1) @[Cat.scala 31:58]
      node csr_mstatus_hi = cat(csr_mstatus_hi_hi, _csr_mstatus_T_2) @[Cat.scala 31:58]
      node _csr_mstatus_T_4 = cat(csr_mstatus_hi, csr_mstatus_lo) @[Cat.scala 31:58]
      csr_mstatus <= _csr_mstatus_T_4 @[Core.scala 1080:21]
      mem_reg_is_br <= UInt<1>("h1") @[Core.scala 1081:21]
      mem_reg_br_addr <= csr_trap_vector @[Core.scala 1082:21]
    else :
      when mem_is_mtintr : @[Core.scala 1083:30]
        csr_mcause <= UInt<32>("h80000007") @[Core.scala 1084:21]
        csr_mtval <= UInt<32>("h0") @[Core.scala 1085:21]
        csr_mepc <= mem_reg_pc @[Core.scala 1086:21]
        node _csr_mstatus_T_5 = bits(csr_mstatus, 31, 8) @[Core.scala 1092:39]
        node _csr_mstatus_T_6 = bits(csr_mstatus, 3, 3) @[Core.scala 1092:59]
        node _csr_mstatus_T_7 = bits(csr_mstatus, 6, 4) @[Core.scala 1092:75]
        node _csr_mstatus_T_8 = bits(csr_mstatus, 2, 0) @[Core.scala 1092:104]
        node csr_mstatus_lo_1 = cat(UInt<1>("h0"), _csr_mstatus_T_8) @[Cat.scala 31:58]
        node csr_mstatus_hi_hi_1 = cat(_csr_mstatus_T_5, _csr_mstatus_T_6) @[Cat.scala 31:58]
        node csr_mstatus_hi_1 = cat(csr_mstatus_hi_hi_1, _csr_mstatus_T_7) @[Cat.scala 31:58]
        node _csr_mstatus_T_9 = cat(csr_mstatus_hi_1, csr_mstatus_lo_1) @[Cat.scala 31:58]
        csr_mstatus <= _csr_mstatus_T_9 @[Core.scala 1092:21]
        mem_reg_is_br <= UInt<1>("h1") @[Core.scala 1093:21]
        mem_reg_br_addr <= csr_trap_vector @[Core.scala 1094:21]
      else :
        when mem_is_trap : @[Core.scala 1095:28]
          csr_mcause <= mem_reg_mcause @[Core.scala 1096:21]
          csr_mtval <= mem_reg_mtval @[Core.scala 1097:21]
          csr_mepc <= mem_reg_pc @[Core.scala 1098:21]
          node _csr_mstatus_T_10 = bits(csr_mstatus, 31, 8) @[Core.scala 1104:39]
          node _csr_mstatus_T_11 = bits(csr_mstatus, 3, 3) @[Core.scala 1104:59]
          node _csr_mstatus_T_12 = bits(csr_mstatus, 6, 4) @[Core.scala 1104:75]
          node _csr_mstatus_T_13 = bits(csr_mstatus, 2, 0) @[Core.scala 1104:104]
          node csr_mstatus_lo_2 = cat(UInt<1>("h0"), _csr_mstatus_T_13) @[Cat.scala 31:58]
          node csr_mstatus_hi_hi_2 = cat(_csr_mstatus_T_10, _csr_mstatus_T_11) @[Cat.scala 31:58]
          node csr_mstatus_hi_2 = cat(csr_mstatus_hi_hi_2, _csr_mstatus_T_12) @[Cat.scala 31:58]
          node _csr_mstatus_T_14 = cat(csr_mstatus_hi_2, csr_mstatus_lo_2) @[Cat.scala 31:58]
          csr_mstatus <= _csr_mstatus_T_14 @[Core.scala 1104:21]
          mem_reg_is_br <= UInt<1>("h1") @[Core.scala 1105:21]
          mem_reg_br_addr <= csr_trap_vector @[Core.scala 1106:21]
        else :
          node _T_25 = eq(mem_csr_cmd, UInt<3>("h6")) @[Core.scala 1107:27]
          when _T_25 : @[Core.scala 1107:38]
            node _csr_mstatus_T_15 = bits(csr_mstatus, 31, 8) @[Core.scala 1108:39]
            node _csr_mstatus_T_16 = bits(csr_mstatus, 6, 4) @[Core.scala 1108:69]
            node _csr_mstatus_T_17 = bits(csr_mstatus, 7, 7) @[Core.scala 1108:88]
            node _csr_mstatus_T_18 = bits(csr_mstatus, 2, 0) @[Core.scala 1108:104]
            node csr_mstatus_lo_3 = cat(_csr_mstatus_T_17, _csr_mstatus_T_18) @[Cat.scala 31:58]
            node csr_mstatus_hi_hi_3 = cat(_csr_mstatus_T_15, UInt<1>("h1")) @[Cat.scala 31:58]
            node csr_mstatus_hi_3 = cat(csr_mstatus_hi_hi_3, _csr_mstatus_T_16) @[Cat.scala 31:58]
            node _csr_mstatus_T_19 = cat(csr_mstatus_hi_3, csr_mstatus_lo_3) @[Cat.scala 31:58]
            csr_mstatus <= _csr_mstatus_T_19 @[Core.scala 1108:21]
            mem_reg_is_br <= UInt<1>("h1") @[Core.scala 1109:21]
            mem_reg_br_addr <= csr_mepc @[Core.scala 1110:21]
          else :
            mem_reg_is_br <= UInt<1>("h0") @[Core.scala 1112:21]
    node mem_wb_byte_offset = bits(mem_reg_alu_out, 1, 0) @[Core.scala 1122:43]
    node _mem_wb_rdata_T = mul(UInt<4>("h8"), mem_wb_byte_offset) @[Core.scala 1123:44]
    node mem_wb_rdata = dshr(io.dmem.rdata, _mem_wb_rdata_T) @[Core.scala 1123:36]
    node _mem_wb_data_load_T = eq(mem_reg_mem_w, UInt<3>("h3")) @[Core.scala 1125:20]
    node _mem_wb_data_load_T_1 = bits(mem_wb_rdata, 7, 7) @[Core.scala 1116:31]
    node _mem_wb_data_load_T_2 = bits(_mem_wb_data_load_T_1, 0, 0) @[Bitwise.scala 74:15]
    node _mem_wb_data_load_T_3 = mux(_mem_wb_data_load_T_2, UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 74:12]
    node _mem_wb_data_load_T_4 = bits(mem_wb_rdata, 7, 0) @[Core.scala 1116:48]
    node _mem_wb_data_load_T_5 = cat(_mem_wb_data_load_T_3, _mem_wb_data_load_T_4) @[Core.scala 1116:40]
    node _mem_wb_data_load_T_6 = eq(mem_reg_mem_w, UInt<3>("h2")) @[Core.scala 1126:20]
    node _mem_wb_data_load_T_7 = bits(mem_wb_rdata, 15, 15) @[Core.scala 1116:31]
    node _mem_wb_data_load_T_8 = bits(_mem_wb_data_load_T_7, 0, 0) @[Bitwise.scala 74:15]
    node _mem_wb_data_load_T_9 = mux(_mem_wb_data_load_T_8, UInt<16>("hffff"), UInt<16>("h0")) @[Bitwise.scala 74:12]
    node _mem_wb_data_load_T_10 = bits(mem_wb_rdata, 15, 0) @[Core.scala 1116:48]
    node _mem_wb_data_load_T_11 = cat(_mem_wb_data_load_T_9, _mem_wb_data_load_T_10) @[Core.scala 1116:40]
    node _mem_wb_data_load_T_12 = eq(mem_reg_mem_w, UInt<3>("h5")) @[Core.scala 1127:20]
    node _mem_wb_data_load_T_13 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 74:12]
    node _mem_wb_data_load_T_14 = bits(mem_wb_rdata, 7, 0) @[Core.scala 1119:39]
    node _mem_wb_data_load_T_15 = cat(_mem_wb_data_load_T_13, _mem_wb_data_load_T_14) @[Core.scala 1119:31]
    node _mem_wb_data_load_T_16 = eq(mem_reg_mem_w, UInt<3>("h4")) @[Core.scala 1128:20]
    node _mem_wb_data_load_T_17 = mux(UInt<1>("h0"), UInt<16>("hffff"), UInt<16>("h0")) @[Bitwise.scala 74:12]
    node _mem_wb_data_load_T_18 = bits(mem_wb_rdata, 15, 0) @[Core.scala 1119:39]
    node _mem_wb_data_load_T_19 = cat(_mem_wb_data_load_T_17, _mem_wb_data_load_T_18) @[Core.scala 1119:31]
    node _mem_wb_data_load_T_20 = mux(_mem_wb_data_load_T_16, _mem_wb_data_load_T_19, mem_wb_rdata) @[Mux.scala 101:16]
    node _mem_wb_data_load_T_21 = mux(_mem_wb_data_load_T_12, _mem_wb_data_load_T_15, _mem_wb_data_load_T_20) @[Mux.scala 101:16]
    node _mem_wb_data_load_T_22 = mux(_mem_wb_data_load_T_6, _mem_wb_data_load_T_11, _mem_wb_data_load_T_21) @[Mux.scala 101:16]
    node mem_wb_data_load = mux(_mem_wb_data_load_T, _mem_wb_data_load_T_5, _mem_wb_data_load_T_22) @[Mux.scala 101:16]
    node _mem_wb_data_T = eq(mem_reg_wb_sel, UInt<3>("h1")) @[Core.scala 1132:21]
    node _mem_wb_data_T_1 = eq(mem_reg_wb_sel, UInt<3>("h2")) @[Core.scala 1133:21]
    node _mem_wb_data_T_2 = add(mem_reg_pc, UInt<32>("h2")) @[Core.scala 1133:68]
    node _mem_wb_data_T_3 = tail(_mem_wb_data_T_2, 1) @[Core.scala 1133:68]
    node _mem_wb_data_T_4 = add(mem_reg_pc, UInt<32>("h4")) @[Core.scala 1133:98]
    node _mem_wb_data_T_5 = tail(_mem_wb_data_T_4, 1) @[Core.scala 1133:98]
    node _mem_wb_data_T_6 = mux(mem_reg_is_half, _mem_wb_data_T_3, _mem_wb_data_T_5) @[Core.scala 1133:39]
    node _mem_wb_data_T_7 = eq(mem_reg_wb_sel, UInt<3>("h3")) @[Core.scala 1134:21]
    node _mem_wb_data_T_8 = mux(_mem_wb_data_T_7, csr_rdata, mem_reg_alu_out) @[Mux.scala 101:16]
    node _mem_wb_data_T_9 = mux(_mem_wb_data_T_1, _mem_wb_data_T_6, _mem_wb_data_T_8) @[Mux.scala 101:16]
    node _mem_wb_data_T_10 = mux(_mem_wb_data_T, mem_wb_data_load, _mem_wb_data_T_9) @[Mux.scala 101:16]
    mem_wb_data <= _mem_wb_data_T_10 @[Core.scala 1131:15]
    mem_reg_rf_wen_delay <= mem_rf_wen @[Core.scala 1137:25]
    mem_wb_addr_delay <= wb_reg_wb_addr @[Core.scala 1138:25]
    mem_reg_wb_data_delay <= mem_wb_data @[Core.scala 1140:25]
    wb_reg_wb_addr <= mem_reg_wb_addr @[Core.scala 1144:18]
    node _wb_reg_rf_wen_T = eq(mem_stall, UInt<1>("h0")) @[Core.scala 1145:25]
    node _wb_reg_rf_wen_T_1 = mux(_wb_reg_rf_wen_T, mem_rf_wen, UInt<2>("h0")) @[Core.scala 1145:24]
    wb_reg_rf_wen <= _wb_reg_rf_wen_T_1 @[Core.scala 1145:18]
    wb_reg_wb_data <= mem_wb_data @[Core.scala 1146:18]
    node _wb_reg_is_valid_inst_T = eq(mem_stall, UInt<1>("h0")) @[Core.scala 1147:52]
    node _wb_reg_is_valid_inst_T_1 = and(mem_reg_is_valid_inst, _wb_reg_is_valid_inst_T) @[Core.scala 1147:49]
    node _wb_reg_is_valid_inst_T_2 = eq(mem_reg_is_trap, UInt<1>("h0")) @[Core.scala 1147:66]
    node _wb_reg_is_valid_inst_T_3 = and(_wb_reg_is_valid_inst_T_1, _wb_reg_is_valid_inst_T_2) @[Core.scala 1147:63]
    node _wb_reg_is_valid_inst_T_4 = eq(mem_is_meintr, UInt<1>("h0")) @[Core.scala 1147:86]
    node _wb_reg_is_valid_inst_T_5 = and(_wb_reg_is_valid_inst_T_3, _wb_reg_is_valid_inst_T_4) @[Core.scala 1147:83]
    node _wb_reg_is_valid_inst_T_6 = eq(mem_is_mtintr, UInt<1>("h0")) @[Core.scala 1147:104]
    node _wb_reg_is_valid_inst_T_7 = and(_wb_reg_is_valid_inst_T_5, _wb_reg_is_valid_inst_T_6) @[Core.scala 1147:101]
    wb_reg_is_valid_inst <= _wb_reg_is_valid_inst_T_7 @[Core.scala 1147:24]
    node _T_26 = eq(wb_reg_rf_wen, UInt<2>("h1")) @[Core.scala 1153:22]
    when _T_26 : @[Core.scala 1153:33]
      infer mport MPORT = regfile[wb_reg_wb_addr], clock @[Core.scala 1154:12]
      MPORT <= wb_reg_wb_data @[Core.scala 1154:29]
    wb_reg_rf_wen_delay <= wb_reg_rf_wen @[Core.scala 1157:24]
    wb_reg_wb_addr_delay <= wb_reg_wb_addr @[Core.scala 1158:24]
    wb_reg_wb_data_delay <= wb_reg_wb_data @[Core.scala 1159:24]
    when wb_reg_is_valid_inst : @[Core.scala 1161:31]
      node _instret_T = add(instret, UInt<1>("h1")) @[Core.scala 1162:24]
      node _instret_T_1 = tail(_instret_T, 1) @[Core.scala 1162:24]
      instret <= _instret_T_1 @[Core.scala 1162:13]
    io.debug_signal.cycle_counter <= cycle_counter.io.value @[Core.scala 1166:33]
    io.debug_signal.instret <= instret @[Core.scala 1167:27]
    io.debug_signal.csr_rdata <= csr_rdata @[Core.scala 1168:29]
    io.debug_signal.mem_reg_csr_addr <= mem_reg_csr_addr @[Core.scala 1169:36]
    io.debug_signal.mem_reg_pc <= mem_reg_pc @[Core.scala 1170:30]
    io.debug_signal.me_intr <= mem_is_meintr @[Core.scala 1171:27]
    infer mport io_gp_MPORT = regfile[UInt<2>("h3")], clock @[Core.scala 1175:19]
    io.gp <= io_gp_MPORT @[Core.scala 1175:9]
    reg do_exit : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 1176:24]
    reg do_exit_delay : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Core.scala 1177:30]
    node _do_exit_T = eq(mem_reg_mcause, UInt<32>("hb")) @[Core.scala 1178:49]
    node _do_exit_T_1 = and(mem_reg_is_trap, _do_exit_T) @[Core.scala 1178:30]
    infer mport do_exit_MPORT = regfile[UInt<5>("h11")], clock @[Core.scala 1178:84]
    node _do_exit_T_2 = eq(do_exit_MPORT, UInt<32>("h5d")) @[Core.scala 1178:89]
    node _do_exit_T_3 = and(_do_exit_T_1, _do_exit_T_2) @[Core.scala 1178:73]
    do_exit <= _do_exit_T_3 @[Core.scala 1178:11]
    do_exit_delay <= do_exit @[Core.scala 1179:17]
    io.exit <= do_exit_delay @[Core.scala 1180:11]
    node _T_27 = asUInt(reset) @[Core.scala 1182:9]
    node _T_28 = eq(_T_27, UInt<1>("h0")) @[Core.scala 1182:9]
    when _T_28 : @[Core.scala 1182:9]
      printf(clock, UInt<1>("h1"), "if2_reg_pc       : 0x%x\n", if2_reg_pc) : printf_2 @[Core.scala 1182:9]
    node _T_29 = asUInt(reset) @[Core.scala 1183:9]
    node _T_30 = eq(_T_29, UInt<1>("h0")) @[Core.scala 1183:9]
    when _T_30 : @[Core.scala 1183:9]
      printf(clock, UInt<1>("h1"), "if2_inst         : 0x%x\n", if2_inst) : printf_3 @[Core.scala 1183:9]
    node _T_31 = asUInt(reset) @[Core.scala 1184:9]
    node _T_32 = eq(_T_31, UInt<1>("h0")) @[Core.scala 1184:9]
    when _T_32 : @[Core.scala 1184:9]
      printf(clock, UInt<1>("h1"), "bp.io.lu.br_hit  : 0x%x\n", bp.io.lu.br_hit) : printf_4 @[Core.scala 1184:9]
    node _T_33 = asUInt(reset) @[Core.scala 1185:9]
    node _T_34 = eq(_T_33, UInt<1>("h0")) @[Core.scala 1185:9]
    when _T_34 : @[Core.scala 1185:9]
      printf(clock, UInt<1>("h1"), "bp.io.lu.br_pos  : 0x%x\n", bp.io.lu.br_pos) : printf_5 @[Core.scala 1185:9]
    node _T_35 = asUInt(reset) @[Core.scala 1186:9]
    node _T_36 = eq(_T_35, UInt<1>("h0")) @[Core.scala 1186:9]
    when _T_36 : @[Core.scala 1186:9]
      printf(clock, UInt<1>("h1"), "id_reg_pc        : 0x%x\n", id_reg_pc) : printf_6 @[Core.scala 1186:9]
    node _T_37 = asUInt(reset) @[Core.scala 1187:9]
    node _T_38 = eq(_T_37, UInt<1>("h0")) @[Core.scala 1187:9]
    when _T_38 : @[Core.scala 1187:9]
      printf(clock, UInt<1>("h1"), "id_reg_inst      : 0x%x\n", id_reg_inst) : printf_7 @[Core.scala 1187:9]
    node _T_39 = asUInt(reset) @[Core.scala 1188:9]
    node _T_40 = eq(_T_39, UInt<1>("h0")) @[Core.scala 1188:9]
    when _T_40 : @[Core.scala 1188:9]
      printf(clock, UInt<1>("h1"), "id_stall         : 0x%x\n", id_stall) : printf_8 @[Core.scala 1188:9]
    node _T_41 = asUInt(reset) @[Core.scala 1189:9]
    node _T_42 = eq(_T_41, UInt<1>("h0")) @[Core.scala 1189:9]
    when _T_42 : @[Core.scala 1189:9]
      printf(clock, UInt<1>("h1"), "id_inst          : 0x%x\n", id_inst) : printf_9 @[Core.scala 1189:9]
    node _T_43 = asUInt(reset) @[Core.scala 1190:9]
    node _T_44 = eq(_T_43, UInt<1>("h0")) @[Core.scala 1190:9]
    when _T_44 : @[Core.scala 1190:9]
      printf(clock, UInt<1>("h1"), "id_rs1_data      : 0x%x\n", id_rs1_data) : printf_10 @[Core.scala 1190:9]
    node _T_45 = asUInt(reset) @[Core.scala 1191:9]
    node _T_46 = eq(_T_45, UInt<1>("h0")) @[Core.scala 1191:9]
    when _T_46 : @[Core.scala 1191:9]
      printf(clock, UInt<1>("h1"), "id_rs2_data      : 0x%x\n", id_rs2_data) : printf_11 @[Core.scala 1191:9]
    node _T_47 = asUInt(reset) @[Core.scala 1192:9]
    node _T_48 = eq(_T_47, UInt<1>("h0")) @[Core.scala 1192:9]
    when _T_48 : @[Core.scala 1192:9]
      printf(clock, UInt<1>("h1"), "id_wb_addr       : 0x%x\n", id_wb_addr) : printf_12 @[Core.scala 1192:9]
    node _T_49 = asUInt(reset) @[Core.scala 1193:9]
    node _T_50 = eq(_T_49, UInt<1>("h0")) @[Core.scala 1193:9]
    when _T_50 : @[Core.scala 1193:9]
      printf(clock, UInt<1>("h1"), "ex1_reg_pc       : 0x%x\n", ex1_reg_pc) : printf_13 @[Core.scala 1193:9]
    node _T_51 = asUInt(reset) @[Core.scala 1194:9]
    node _T_52 = eq(_T_51, UInt<1>("h0")) @[Core.scala 1194:9]
    when _T_52 : @[Core.scala 1194:9]
      printf(clock, UInt<1>("h1"), "ex1_stall        : 0x%x\n", ex1_stall) : printf_14 @[Core.scala 1194:9]
    node _T_53 = asUInt(reset) @[Core.scala 1195:9]
    node _T_54 = eq(_T_53, UInt<1>("h0")) @[Core.scala 1195:9]
    when _T_54 : @[Core.scala 1195:9]
      printf(clock, UInt<1>("h1"), "ex1_op1_data     : 0x%x\n", ex1_op1_data) : printf_15 @[Core.scala 1195:9]
    node _T_55 = asUInt(reset) @[Core.scala 1196:9]
    node _T_56 = eq(_T_55, UInt<1>("h0")) @[Core.scala 1196:9]
    when _T_56 : @[Core.scala 1196:9]
      printf(clock, UInt<1>("h1"), "ex1_op2_data     : 0x%x\n", ex1_op2_data) : printf_16 @[Core.scala 1196:9]
    node _T_57 = asUInt(reset) @[Core.scala 1199:9]
    node _T_58 = eq(_T_57, UInt<1>("h0")) @[Core.scala 1199:9]
    when _T_58 : @[Core.scala 1199:9]
      printf(clock, UInt<1>("h1"), "ex2_reg_pc       : 0x%x\n", ex2_reg_pc) : printf_17 @[Core.scala 1199:9]
    node _T_59 = asUInt(reset) @[Core.scala 1200:9]
    node _T_60 = eq(_T_59, UInt<1>("h0")) @[Core.scala 1200:9]
    when _T_60 : @[Core.scala 1200:9]
      printf(clock, UInt<1>("h1"), "ex2_reg_op1_data : 0x%x\n", ex2_reg_op1_data) : printf_18 @[Core.scala 1200:9]
    node _T_61 = asUInt(reset) @[Core.scala 1201:9]
    node _T_62 = eq(_T_61, UInt<1>("h0")) @[Core.scala 1201:9]
    when _T_62 : @[Core.scala 1201:9]
      printf(clock, UInt<1>("h1"), "ex2_reg_op2_data : 0x%x\n", ex2_reg_op2_data) : printf_19 @[Core.scala 1201:9]
    node _T_63 = asUInt(reset) @[Core.scala 1202:9]
    node _T_64 = eq(_T_63, UInt<1>("h0")) @[Core.scala 1202:9]
    when _T_64 : @[Core.scala 1202:9]
      printf(clock, UInt<1>("h1"), "ex2_alu_out      : 0x%x\n", ex2_alu_out) : printf_20 @[Core.scala 1202:9]
    node _T_65 = asUInt(reset) @[Core.scala 1203:9]
    node _T_66 = eq(_T_65, UInt<1>("h0")) @[Core.scala 1203:9]
    when _T_66 : @[Core.scala 1203:9]
      printf(clock, UInt<1>("h1"), "ex2_reg_exe_fun  : 0x%x\n", ex2_reg_exe_fun) : printf_21 @[Core.scala 1203:9]
    node _T_67 = asUInt(reset) @[Core.scala 1204:9]
    node _T_68 = eq(_T_67, UInt<1>("h0")) @[Core.scala 1204:9]
    when _T_68 : @[Core.scala 1204:9]
      printf(clock, UInt<1>("h1"), "ex2_reg_wb_sel   : 0x%x\n", ex2_reg_wb_sel) : printf_22 @[Core.scala 1204:9]
    node _T_69 = asUInt(reset) @[Core.scala 1205:9]
    node _T_70 = eq(_T_69, UInt<1>("h0")) @[Core.scala 1205:9]
    when _T_70 : @[Core.scala 1205:9]
      printf(clock, UInt<1>("h1"), "ex2_reg_is_bp_pos : 0x%x\n", ex2_reg_is_bp_pos) : printf_23 @[Core.scala 1205:9]
    node _T_71 = asUInt(reset) @[Core.scala 1206:9]
    node _T_72 = eq(_T_71, UInt<1>("h0")) @[Core.scala 1206:9]
    when _T_72 : @[Core.scala 1206:9]
      printf(clock, UInt<1>("h1"), "ex2_reg_bp_addr  : 0x%x\n", ex2_reg_bp_addr) : printf_24 @[Core.scala 1206:9]
    node _T_73 = asUInt(reset) @[Core.scala 1207:9]
    node _T_74 = eq(_T_73, UInt<1>("h0")) @[Core.scala 1207:9]
    when _T_74 : @[Core.scala 1207:9]
      printf(clock, UInt<1>("h1"), "ex3_reg_pc       : 0x%x\n", ex3_reg_pc) : printf_25 @[Core.scala 1207:9]
    node _T_75 = asUInt(reset) @[Core.scala 1208:9]
    node _T_76 = eq(_T_75, UInt<1>("h0")) @[Core.scala 1208:9]
    when _T_76 : @[Core.scala 1208:9]
      printf(clock, UInt<1>("h1"), "ex3_reg_is_br    : 0x%x\n", ex3_reg_is_br) : printf_26 @[Core.scala 1208:9]
    node _T_77 = asUInt(reset) @[Core.scala 1209:9]
    node _T_78 = eq(_T_77, UInt<1>("h0")) @[Core.scala 1209:9]
    when _T_78 : @[Core.scala 1209:9]
      printf(clock, UInt<1>("h1"), "ex3_reg_br_target : 0x%x\n", ex3_reg_br_target) : printf_27 @[Core.scala 1209:9]
    node _T_79 = asUInt(reset) @[Core.scala 1210:9]
    node _T_80 = eq(_T_79, UInt<1>("h0")) @[Core.scala 1210:9]
    when _T_80 : @[Core.scala 1210:9]
      printf(clock, UInt<1>("h1"), "mem_reg_pc       : 0x%x\n", mem_reg_pc) : printf_28 @[Core.scala 1210:9]
    node _T_81 = asUInt(reset) @[Core.scala 1211:9]
    node _T_82 = eq(_T_81, UInt<1>("h0")) @[Core.scala 1211:9]
    when _T_82 : @[Core.scala 1211:9]
      printf(clock, UInt<1>("h1"), "mem_stall        : 0x%x\n", mem_stall) : printf_29 @[Core.scala 1211:9]
    node _T_83 = asUInt(reset) @[Core.scala 1212:9]
    node _T_84 = eq(_T_83, UInt<1>("h0")) @[Core.scala 1212:9]
    when _T_84 : @[Core.scala 1212:9]
      printf(clock, UInt<1>("h1"), "mem_wb_data      : 0x%x\n", mem_wb_data) : printf_30 @[Core.scala 1212:9]
    node _T_85 = asUInt(reset) @[Core.scala 1213:9]
    node _T_86 = eq(_T_85, UInt<1>("h0")) @[Core.scala 1213:9]
    when _T_86 : @[Core.scala 1213:9]
      printf(clock, UInt<1>("h1"), "mem_reg_mem_w    : 0x%x\n", mem_reg_mem_w) : printf_31 @[Core.scala 1213:9]
    node _T_87 = asUInt(reset) @[Core.scala 1214:9]
    node _T_88 = eq(_T_87, UInt<1>("h0")) @[Core.scala 1214:9]
    when _T_88 : @[Core.scala 1214:9]
      printf(clock, UInt<1>("h1"), "mem_reg_wb_addr  : 0x%x\n", mem_reg_wb_addr) : printf_32 @[Core.scala 1214:9]
    node _T_89 = asUInt(reset) @[Core.scala 1215:9]
    node _T_90 = eq(_T_89, UInt<1>("h0")) @[Core.scala 1215:9]
    when _T_90 : @[Core.scala 1215:9]
      printf(clock, UInt<1>("h1"), "mem_is_meintr    : %d\n", mem_is_meintr) : printf_33 @[Core.scala 1215:9]
    node _T_91 = asUInt(reset) @[Core.scala 1216:9]
    node _T_92 = eq(_T_91, UInt<1>("h0")) @[Core.scala 1216:9]
    when _T_92 : @[Core.scala 1216:9]
      printf(clock, UInt<1>("h1"), "mem_is_mtintr    : %d\n", mem_is_mtintr) : printf_34 @[Core.scala 1216:9]
    node _T_93 = asUInt(reset) @[Core.scala 1217:9]
    node _T_94 = eq(_T_93, UInt<1>("h0")) @[Core.scala 1217:9]
    when _T_94 : @[Core.scala 1217:9]
      printf(clock, UInt<1>("h1"), "mem_reg_rf_wen_delay : 0x%x\n", mem_reg_rf_wen_delay) : printf_35 @[Core.scala 1217:9]
    node _T_95 = asUInt(reset) @[Core.scala 1218:9]
    node _T_96 = eq(_T_95, UInt<1>("h0")) @[Core.scala 1218:9]
    when _T_96 : @[Core.scala 1218:9]
      printf(clock, UInt<1>("h1"), "mem_wb_addr_delay : 0x%x\n", mem_wb_addr_delay) : printf_36 @[Core.scala 1218:9]
    node _T_97 = asUInt(reset) @[Core.scala 1219:9]
    node _T_98 = eq(_T_97, UInt<1>("h0")) @[Core.scala 1219:9]
    when _T_98 : @[Core.scala 1219:9]
      printf(clock, UInt<1>("h1"), "mem_reg_wb_data_delay : 0x%x\n", mem_reg_wb_data_delay) : printf_37 @[Core.scala 1219:9]
    node _T_99 = asUInt(reset) @[Core.scala 1220:9]
    node _T_100 = eq(_T_99, UInt<1>("h0")) @[Core.scala 1220:9]
    when _T_100 : @[Core.scala 1220:9]
      printf(clock, UInt<1>("h1"), "wb_reg_wb_addr   : 0x%x\n", wb_reg_wb_addr) : printf_38 @[Core.scala 1220:9]
    node _T_101 = asUInt(reset) @[Core.scala 1221:9]
    node _T_102 = eq(_T_101, UInt<1>("h0")) @[Core.scala 1221:9]
    when _T_102 : @[Core.scala 1221:9]
      printf(clock, UInt<1>("h1"), "wb_reg_wb_data   : 0x%x\n", wb_reg_wb_data) : printf_39 @[Core.scala 1221:9]
    node _T_103 = asUInt(reset) @[Core.scala 1222:9]
    node _T_104 = eq(_T_103, UInt<1>("h0")) @[Core.scala 1222:9]
    when _T_104 : @[Core.scala 1222:9]
      printf(clock, UInt<1>("h1"), "instret          : %d\n", instret) : printf_40 @[Core.scala 1222:9]
    node _T_105 = asUInt(reset) @[Core.scala 1223:9]
    node _T_106 = eq(_T_105, UInt<1>("h0")) @[Core.scala 1223:9]
    when _T_106 : @[Core.scala 1223:9]
      printf(clock, UInt<1>("h1"), "cycle_counter(%d) : %d\n", do_exit, io.debug_signal.cycle_counter) : printf_41 @[Core.scala 1223:9]
    node _T_107 = asUInt(reset) @[Core.scala 1224:9]
    node _T_108 = eq(_T_107, UInt<1>("h0")) @[Core.scala 1224:9]
    when _T_108 : @[Core.scala 1224:9]
      printf(clock, UInt<1>("h1"), "---------\n") : printf_42 @[Core.scala 1224:9]

  module Memory :
    input clock : Clock
    input reset : Reset
    output io : { imem : { flip addr : UInt<32>, inst : UInt<32>}, dmem : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, rready : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}, imemReadPort : { address : UInt<9>, flip data : UInt<32>, enable : UInt<1>}, flip dramPort : { flip ren : UInt<1>, flip wen : UInt<1>, flip addr : UInt<28>, flip wdata : UInt<128>, flip wmask : UInt<16>, flip user_busy : UInt<1>, init_calib_complete : UInt<1>, rdata : UInt<128>, rdata_valid : UInt<1>, busy : UInt<1>}, flip cache_array1 : { flip en : UInt<1>, flip we : UInt<32>, flip addr : UInt<7>, flip wdata : UInt<256>, rdata : UInt<256>}, flip cache_array2 : { flip en : UInt<1>, flip we : UInt<32>, flip addr : UInt<7>, flip wdata : UInt<256>, rdata : UInt<256>}}

    io.imem.inst <= io.imemReadPort.data @[Memory.scala 89:16]
    node _io_imemReadPort_address_T = bits(io.imem.addr, 31, 2) @[Memory.scala 90:42]
    io.imemReadPort.address <= _io_imemReadPort_address_T @[Memory.scala 90:27]
    io.imemReadPort.enable <= UInt<1>("h1") @[Memory.scala 91:26]
    cmem tag_array : UInt<20>[2] [128] @[Memory.scala 93:22]
    cmem lru_array : { way_hot : UInt<1>, dirty1 : UInt<1>, dirty2 : UInt<1>} [128] @[Memory.scala 94:22]
    reg dcache_state : UInt<4>, clock with :
      reset => (reset, UInt<1>("h0")) @[Memory.scala 96:29]
    wire _reg_tag_WIRE : UInt<20>[2] @[Memory.scala 97:32]
    _reg_tag_WIRE[0] <= UInt<20>("h0") @[Memory.scala 97:32]
    _reg_tag_WIRE[1] <= UInt<20>("h0") @[Memory.scala 97:32]
    reg reg_tag : UInt<20>[2], clock with :
      reset => (reset, _reg_tag_WIRE) @[Memory.scala 97:24]
    reg reg_line1 : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[Memory.scala 98:26]
    reg reg_line2 : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[Memory.scala 99:26]
    wire _reg_lru_WIRE : { way_hot : UInt<1>, dirty1 : UInt<1>, dirty2 : UInt<1>} @[Memory.scala 100:37]
    _reg_lru_WIRE.dirty2 <= UInt<1>("h0") @[Memory.scala 100:37]
    _reg_lru_WIRE.dirty1 <= UInt<1>("h0") @[Memory.scala 100:37]
    _reg_lru_WIRE.way_hot <= UInt<1>("h0") @[Memory.scala 100:37]
    reg reg_lru : { way_hot : UInt<1>, dirty1 : UInt<1>, dirty2 : UInt<1>}, clock with :
      reset => (reset, _reg_lru_WIRE) @[Memory.scala 100:24]
    wire _reg_req_addr_WIRE : { tag : UInt<20>, index : UInt<7>, line_off : UInt<5>} @[Memory.scala 101:42]
    _reg_req_addr_WIRE.line_off <= UInt<5>("h0") @[Memory.scala 101:42]
    _reg_req_addr_WIRE.index <= UInt<7>("h0") @[Memory.scala 101:42]
    _reg_req_addr_WIRE.tag <= UInt<20>("h0") @[Memory.scala 101:42]
    reg reg_req_addr : { tag : UInt<20>, index : UInt<7>, line_off : UInt<5>}, clock with :
      reset => (reset, _reg_req_addr_WIRE) @[Memory.scala 101:29]
    reg reg_wdata : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Memory.scala 102:26]
    reg reg_wstrb : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Memory.scala 103:26]
    reg reg_ren : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[Memory.scala 104:24]
    reg reg_dcache_read : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Memory.scala 105:32]
    reg reg_read_word : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Memory.scala 106:30]
    io.dmem.rready <= UInt<1>("h0") @[Memory.scala 108:18]
    io.dmem.wready <= UInt<1>("h0") @[Memory.scala 109:18]
    io.dmem.rvalid <= UInt<1>("h0") @[Memory.scala 110:18]
    io.dmem.rdata is invalid @[Memory.scala 111:18]
    io.dramPort.ren <= UInt<1>("h0") @[Memory.scala 112:19]
    io.dramPort.wen <= UInt<1>("h0") @[Memory.scala 113:19]
    io.dramPort.addr is invalid @[Memory.scala 114:20]
    io.dramPort.wdata is invalid @[Memory.scala 115:21]
    io.dramPort.wmask <= UInt<1>("h0") @[Memory.scala 116:21]
    io.dramPort.user_busy <= UInt<1>("h0") @[Memory.scala 117:25]
    io.cache_array1.en <= UInt<1>("h0") @[Memory.scala 118:25]
    io.cache_array1.we is invalid @[Memory.scala 119:25]
    io.cache_array1.addr is invalid @[Memory.scala 120:25]
    io.cache_array1.wdata is invalid @[Memory.scala 121:25]
    io.cache_array2.en <= UInt<1>("h0") @[Memory.scala 122:25]
    io.cache_array2.we is invalid @[Memory.scala 123:25]
    io.cache_array2.addr is invalid @[Memory.scala 124:25]
    io.cache_array2.wdata is invalid @[Memory.scala 125:25]
    reg_dcache_read <= UInt<1>("h0") @[Memory.scala 126:19]
    node _T = asUInt(UInt<1>("h0")) @[Memory.scala 141:25]
    node _T_1 = asUInt(dcache_state) @[Memory.scala 141:25]
    node _T_2 = eq(_T, _T_1) @[Memory.scala 141:25]
    when _T_2 : @[Memory.scala 141:25]
      io.dmem.rready <= UInt<1>("h1") @[Memory.scala 143:22]
      io.dmem.wready <= UInt<1>("h1") @[Memory.scala 144:22]
      node _req_addr_T = mux(io.dmem.ren, io.dmem.raddr, io.dmem.waddr) @[Memory.scala 145:25]
      wire req_addr : { tag : UInt<20>, index : UInt<7>, line_off : UInt<5>} @[Memory.scala 145:77]
      wire _req_addr_WIRE : UInt<32>
      _req_addr_WIRE <= _req_addr_T
      node _req_addr_T_1 = bits(_req_addr_WIRE, 4, 0) @[Memory.scala 145:77]
      req_addr.line_off <= _req_addr_T_1 @[Memory.scala 145:77]
      node _req_addr_T_2 = bits(_req_addr_WIRE, 11, 5) @[Memory.scala 145:77]
      req_addr.index <= _req_addr_T_2 @[Memory.scala 145:77]
      node _req_addr_T_3 = bits(_req_addr_WIRE, 31, 12) @[Memory.scala 145:77]
      req_addr.tag <= _req_addr_T_3 @[Memory.scala 145:77]
      reg_req_addr.line_off <= req_addr.line_off @[Memory.scala 146:20]
      reg_req_addr.index <= req_addr.index @[Memory.scala 146:20]
      reg_req_addr.tag <= req_addr.tag @[Memory.scala 146:20]
      reg_wdata <= io.dmem.wdata @[Memory.scala 147:17]
      reg_wstrb <= io.dmem.wstrb @[Memory.scala 148:17]
      reg_ren <= io.dmem.ren @[Memory.scala 149:15]
      node _T_3 = or(io.dmem.ren, io.dmem.wen) @[Memory.scala 150:25]
      when _T_3 : @[Memory.scala 150:41]
        read mport MPORT = tag_array[req_addr.index], clock @[Memory.scala 151:34]
        reg_tag[0] <= MPORT[0] @[Memory.scala 151:17]
        reg_tag[1] <= MPORT[1] @[Memory.scala 151:17]
        io.cache_array1.en <= UInt<1>("h1") @[Memory.scala 152:28]
        io.cache_array1.addr <= req_addr.index @[Memory.scala 153:30]
        io.cache_array1.we <= UInt<1>("h0") @[Memory.scala 154:28]
        io.cache_array2.en <= UInt<1>("h1") @[Memory.scala 155:28]
        io.cache_array2.addr <= req_addr.index @[Memory.scala 156:30]
        io.cache_array2.we <= UInt<1>("h0") @[Memory.scala 157:28]
        reg_dcache_read <= UInt<1>("h1") @[Memory.scala 158:25]
        read mport reg_lru_MPORT = lru_array[req_addr.index], clock @[Memory.scala 159:34]
        reg_lru.dirty2 <= reg_lru_MPORT.dirty2 @[Memory.scala 159:17]
        reg_lru.dirty1 <= reg_lru_MPORT.dirty1 @[Memory.scala 159:17]
        reg_lru.way_hot <= reg_lru_MPORT.way_hot @[Memory.scala 159:17]
        when io.dmem.ren : @[Memory.scala 160:28]
          dcache_state <= UInt<1>("h1") @[Memory.scala 161:24]
        else :
          dcache_state <= UInt<2>("h2") @[Memory.scala 163:24]
    else :
      node _T_4 = asUInt(UInt<1>("h1")) @[Memory.scala 141:25]
      node _T_5 = asUInt(dcache_state) @[Memory.scala 141:25]
      node _T_6 = eq(_T_4, _T_5) @[Memory.scala 141:25]
      when _T_6 : @[Memory.scala 141:25]
        when reg_dcache_read : @[Memory.scala 168:30]
          reg_line1 <= io.cache_array1.rdata @[Memory.scala 169:19]
          reg_line2 <= io.cache_array2.rdata @[Memory.scala 170:19]
        node line1 = mux(reg_dcache_read, io.cache_array1.rdata, reg_line1) @[Memory.scala 172:22]
        node line2 = mux(reg_dcache_read, io.cache_array2.rdata, reg_line2) @[Memory.scala 173:22]
        node _T_7 = eq(reg_tag[0], reg_req_addr.tag) @[Memory.scala 174:24]
        when _T_7 : @[Memory.scala 174:46]
          node _reg_read_word_T = bits(reg_req_addr.line_off, 4, 2) @[Memory.scala 175:61]
          node _reg_read_word_T_1 = cat(_reg_read_word_T, UInt<5>("h0")) @[Cat.scala 31:58]
          node _reg_read_word_T_2 = dshr(line1, _reg_read_word_T_1) @[Memory.scala 175:33]
          node _reg_read_word_T_3 = bits(_reg_read_word_T_2, 31, 0) @[Memory.scala 175:96]
          reg_read_word <= _reg_read_word_T_3 @[Memory.scala 175:23]
          dcache_state <= UInt<2>("h3") @[Memory.scala 176:22]
        else :
          node _T_8 = eq(reg_tag[1], reg_req_addr.tag) @[Memory.scala 177:30]
          when _T_8 : @[Memory.scala 177:52]
            node _reg_read_word_T_4 = bits(reg_req_addr.line_off, 4, 2) @[Memory.scala 178:61]
            node _reg_read_word_T_5 = cat(_reg_read_word_T_4, UInt<5>("h0")) @[Cat.scala 31:58]
            node _reg_read_word_T_6 = dshr(line2, _reg_read_word_T_5) @[Memory.scala 178:33]
            node _reg_read_word_T_7 = bits(_reg_read_word_T_6, 31, 0) @[Memory.scala 178:96]
            reg_read_word <= _reg_read_word_T_7 @[Memory.scala 178:23]
            dcache_state <= UInt<2>("h3") @[Memory.scala 179:22]
          else :
            node _T_9 = eq(reg_lru.way_hot, UInt<1>("h1")) @[Memory.scala 180:36]
            node _T_10 = and(_T_9, reg_lru.dirty1) @[Memory.scala 180:44]
            node _T_11 = eq(reg_lru.way_hot, UInt<1>("h0")) @[Memory.scala 180:83]
            node _T_12 = and(_T_11, reg_lru.dirty2) @[Memory.scala 180:91]
            node _T_13 = or(_T_10, _T_12) @[Memory.scala 180:63]
            when _T_13 : @[Memory.scala 180:111]
              node _T_14 = eq(io.dramPort.busy, UInt<1>("h0")) @[Memory.scala 181:50]
              node _T_15 = and(io.dramPort.init_calib_complete, _T_14) @[Memory.scala 181:47]
              when _T_15 : @[Memory.scala 181:69]
                io.dramPort.ren <= UInt<1>("h0") @[Memory.scala 182:27]
                io.dramPort.wen <= UInt<1>("h1") @[Memory.scala 183:27]
                node _T_16 = eq(reg_lru.way_hot, UInt<1>("h1")) @[Memory.scala 184:33]
                when _T_16 : @[Memory.scala 184:42]
                  node _io_dramPort_addr_T = bits(reg_tag[0], 15, 0) @[Memory.scala 185:47]
                  node io_dramPort_addr_hi = cat(_io_dramPort_addr_T, reg_req_addr.index) @[Cat.scala 31:58]
                  node _io_dramPort_addr_T_1 = cat(io_dramPort_addr_hi, UInt<4>("h0")) @[Cat.scala 31:58]
                  io.dramPort.addr <= _io_dramPort_addr_T_1 @[Memory.scala 185:30]
                  wire _io_dramPort_wdata_WIRE : { line_u : UInt<128>, line_l : UInt<128>} @[Memory.scala 186:48]
                  wire _io_dramPort_wdata_WIRE_1 : UInt<256>
                  _io_dramPort_wdata_WIRE_1 <= line1
                  node _io_dramPort_wdata_T = bits(_io_dramPort_wdata_WIRE_1, 127, 0) @[Memory.scala 186:48]
                  _io_dramPort_wdata_WIRE.line_l <= _io_dramPort_wdata_T @[Memory.scala 186:48]
                  node _io_dramPort_wdata_T_1 = bits(_io_dramPort_wdata_WIRE_1, 255, 128) @[Memory.scala 186:48]
                  _io_dramPort_wdata_WIRE.line_u <= _io_dramPort_wdata_T_1 @[Memory.scala 186:48]
                  io.dramPort.wdata <= _io_dramPort_wdata_WIRE.line_l @[Memory.scala 186:31]
                else :
                  node _io_dramPort_addr_T_2 = bits(reg_tag[1], 15, 0) @[Memory.scala 188:47]
                  node io_dramPort_addr_hi_1 = cat(_io_dramPort_addr_T_2, reg_req_addr.index) @[Cat.scala 31:58]
                  node _io_dramPort_addr_T_3 = cat(io_dramPort_addr_hi_1, UInt<4>("h0")) @[Cat.scala 31:58]
                  io.dramPort.addr <= _io_dramPort_addr_T_3 @[Memory.scala 188:30]
                  wire _io_dramPort_wdata_WIRE_2 : { line_u : UInt<128>, line_l : UInt<128>} @[Memory.scala 189:48]
                  wire _io_dramPort_wdata_WIRE_3 : UInt<256>
                  _io_dramPort_wdata_WIRE_3 <= line2
                  node _io_dramPort_wdata_T_2 = bits(_io_dramPort_wdata_WIRE_3, 127, 0) @[Memory.scala 189:48]
                  _io_dramPort_wdata_WIRE_2.line_l <= _io_dramPort_wdata_T_2 @[Memory.scala 189:48]
                  node _io_dramPort_wdata_T_3 = bits(_io_dramPort_wdata_WIRE_3, 255, 128) @[Memory.scala 189:48]
                  _io_dramPort_wdata_WIRE_2.line_u <= _io_dramPort_wdata_T_3 @[Memory.scala 189:48]
                  io.dramPort.wdata <= _io_dramPort_wdata_WIRE_2.line_l @[Memory.scala 189:31]
                io.dramPort.wmask <= UInt<1>("h0") @[Memory.scala 191:29]
                dcache_state <= UInt<3>("h4") @[Memory.scala 192:24]
            else :
              node _T_17 = eq(io.dramPort.busy, UInt<1>("h0")) @[Memory.scala 195:50]
              node _T_18 = and(io.dramPort.init_calib_complete, _T_17) @[Memory.scala 195:47]
              when _T_18 : @[Memory.scala 195:69]
                io.dramPort.ren <= UInt<1>("h1") @[Memory.scala 196:27]
                io.dramPort.wen <= UInt<1>("h0") @[Memory.scala 197:27]
                node _io_dramPort_addr_T_4 = bits(reg_req_addr.tag, 15, 0) @[Memory.scala 198:51]
                node io_dramPort_addr_hi_2 = cat(_io_dramPort_addr_T_4, reg_req_addr.index) @[Cat.scala 31:58]
                node _io_dramPort_addr_T_5 = cat(io_dramPort_addr_hi_2, UInt<4>("h0")) @[Cat.scala 31:58]
                io.dramPort.addr <= _io_dramPort_addr_T_5 @[Memory.scala 198:28]
                dcache_state <= UInt<3>("h6") @[Memory.scala 199:24]
      else :
        node _T_19 = asUInt(UInt<2>("h3")) @[Memory.scala 141:25]
        node _T_20 = asUInt(dcache_state) @[Memory.scala 141:25]
        node _T_21 = eq(_T_19, _T_20) @[Memory.scala 141:25]
        when _T_21 : @[Memory.scala 141:25]
          io.dmem.rready <= UInt<1>("h1") @[Memory.scala 204:24]
          io.dmem.wready <= UInt<1>("h0") @[Memory.scala 205:24]
          io.dmem.rvalid <= UInt<1>("h1") @[Memory.scala 206:24]
          io.dmem.rdata <= reg_read_word @[Memory.scala 207:23]
          dcache_state <= UInt<1>("h0") @[Memory.scala 208:22]
        else :
          node _T_22 = asUInt(UInt<2>("h2")) @[Memory.scala 141:25]
          node _T_23 = asUInt(dcache_state) @[Memory.scala 141:25]
          node _T_24 = eq(_T_22, _T_23) @[Memory.scala 141:25]
          when _T_24 : @[Memory.scala 141:25]
            when reg_dcache_read : @[Memory.scala 211:30]
              reg_line1 <= io.cache_array1.rdata @[Memory.scala 212:19]
              reg_line2 <= io.cache_array2.rdata @[Memory.scala 213:19]
            node line1_1 = mux(reg_dcache_read, io.cache_array1.rdata, reg_line1) @[Memory.scala 215:22]
            node line2_1 = mux(reg_dcache_read, io.cache_array2.rdata, reg_line2) @[Memory.scala 216:22]
            node _T_25 = eq(reg_tag[0], reg_req_addr.tag) @[Memory.scala 217:24]
            when _T_25 : @[Memory.scala 217:46]
              node _wstrb_T = bits(reg_req_addr.line_off, 4, 2) @[Memory.scala 218:71]
              node _wstrb_T_1 = cat(_wstrb_T, UInt<2>("h0")) @[Cat.scala 31:58]
              node _wstrb_T_2 = mux(UInt<1>("h0"), UInt<28>("hfffffff"), UInt<28>("h0")) @[Bitwise.scala 74:12]
              node _wstrb_T_3 = cat(_wstrb_T_2, reg_wstrb) @[Memory.scala 135:38]
              node _wstrb_T_4 = dshl(_wstrb_T_3, _wstrb_T_1) @[Memory.scala 138:30]
              node wstrb = bits(_wstrb_T_4, 31, 0) @[Memory.scala 138:39]
              node _wdata_T = mux(UInt<1>("h0"), UInt<224>("hffffffffffffffffffffffffffffffffffffffffffffffffffffffff"), UInt<224>("h0")) @[Bitwise.scala 74:12]
              node _wdata_T_1 = cat(_wdata_T, reg_wdata) @[Memory.scala 132:43]
              node _wdata_T_2 = bits(reg_req_addr.line_off, 4, 2) @[Memory.scala 219:74]
              node _wdata_T_3 = cat(_wdata_T_2, UInt<5>("h0")) @[Cat.scala 31:58]
              node _wdata_T_4 = dshl(_wdata_T_1, _wdata_T_3) @[Memory.scala 219:46]
              node wdata = bits(_wdata_T_4, 255, 0) @[Memory.scala 219:109]
              io.cache_array1.en <= UInt<1>("h1") @[Memory.scala 220:28]
              io.cache_array1.we <= wstrb @[Memory.scala 221:28]
              io.cache_array1.addr <= reg_req_addr.index @[Memory.scala 222:30]
              io.cache_array1.wdata <= wdata @[Memory.scala 223:31]
              node hi = cat(UInt<1>("h0"), UInt<1>("h1")) @[Cat.scala 31:58]
              node _T_26 = cat(hi, reg_lru.dirty2) @[Cat.scala 31:58]
              wire _WIRE : { way_hot : UInt<1>, dirty1 : UInt<1>, dirty2 : UInt<1>} @[Memory.scala 224:86]
              wire _WIRE_1 : UInt<3>
              _WIRE_1 <= _T_26
              node _T_27 = bits(_WIRE_1, 0, 0) @[Memory.scala 224:86]
              _WIRE.dirty2 <= _T_27 @[Memory.scala 224:86]
              node _T_28 = bits(_WIRE_1, 1, 1) @[Memory.scala 224:86]
              _WIRE.dirty1 <= _T_28 @[Memory.scala 224:86]
              node _T_29 = bits(_WIRE_1, 2, 2) @[Memory.scala 224:86]
              _WIRE.way_hot <= _T_29 @[Memory.scala 224:86]
              write mport MPORT_1 = lru_array[reg_req_addr.index], clock
              MPORT_1.dirty2 <= _WIRE.dirty2
              MPORT_1.dirty1 <= _WIRE.dirty1
              MPORT_1.way_hot <= _WIRE.way_hot
              dcache_state <= UInt<1>("h0") @[Memory.scala 225:22]
            else :
              node _T_30 = eq(reg_tag[1], reg_req_addr.tag) @[Memory.scala 226:30]
              when _T_30 : @[Memory.scala 226:52]
                node _wstrb_T_5 = bits(reg_req_addr.line_off, 4, 2) @[Memory.scala 227:71]
                node _wstrb_T_6 = cat(_wstrb_T_5, UInt<2>("h0")) @[Cat.scala 31:58]
                node _wstrb_T_7 = mux(UInt<1>("h0"), UInt<28>("hfffffff"), UInt<28>("h0")) @[Bitwise.scala 74:12]
                node _wstrb_T_8 = cat(_wstrb_T_7, reg_wstrb) @[Memory.scala 135:38]
                node _wstrb_T_9 = dshl(_wstrb_T_8, _wstrb_T_6) @[Memory.scala 138:30]
                node wstrb_1 = bits(_wstrb_T_9, 31, 0) @[Memory.scala 138:39]
                node _wdata_T_5 = mux(UInt<1>("h0"), UInt<224>("hffffffffffffffffffffffffffffffffffffffffffffffffffffffff"), UInt<224>("h0")) @[Bitwise.scala 74:12]
                node _wdata_T_6 = cat(_wdata_T_5, reg_wdata) @[Memory.scala 132:43]
                node _wdata_T_7 = bits(reg_req_addr.line_off, 4, 2) @[Memory.scala 228:73]
                node _wdata_T_8 = cat(_wdata_T_7, UInt<5>("h0")) @[Cat.scala 31:58]
                node wdata_1 = dshl(_wdata_T_6, _wdata_T_8) @[Memory.scala 228:45]
                io.cache_array2.en <= UInt<1>("h1") @[Memory.scala 229:28]
                io.cache_array2.we <= wstrb_1 @[Memory.scala 230:28]
                io.cache_array2.addr <= reg_req_addr.index @[Memory.scala 231:30]
                io.cache_array2.wdata <= wdata_1 @[Memory.scala 232:31]
                node hi_1 = cat(UInt<1>("h1"), reg_lru.dirty1) @[Cat.scala 31:58]
                node _T_31 = cat(hi_1, UInt<1>("h1")) @[Cat.scala 31:58]
                wire _WIRE_2 : { way_hot : UInt<1>, dirty1 : UInt<1>, dirty2 : UInt<1>} @[Memory.scala 233:86]
                wire _WIRE_3 : UInt<3>
                _WIRE_3 <= _T_31
                node _T_32 = bits(_WIRE_3, 0, 0) @[Memory.scala 233:86]
                _WIRE_2.dirty2 <= _T_32 @[Memory.scala 233:86]
                node _T_33 = bits(_WIRE_3, 1, 1) @[Memory.scala 233:86]
                _WIRE_2.dirty1 <= _T_33 @[Memory.scala 233:86]
                node _T_34 = bits(_WIRE_3, 2, 2) @[Memory.scala 233:86]
                _WIRE_2.way_hot <= _T_34 @[Memory.scala 233:86]
                write mport MPORT_2 = lru_array[reg_req_addr.index], clock
                MPORT_2.dirty2 <= _WIRE_2.dirty2
                MPORT_2.dirty1 <= _WIRE_2.dirty1
                MPORT_2.way_hot <= _WIRE_2.way_hot
                dcache_state <= UInt<1>("h0") @[Memory.scala 234:22]
              else :
                node _T_35 = eq(reg_lru.way_hot, UInt<1>("h1")) @[Memory.scala 235:36]
                node _T_36 = and(_T_35, reg_lru.dirty1) @[Memory.scala 235:44]
                node _T_37 = eq(reg_lru.way_hot, UInt<1>("h0")) @[Memory.scala 235:83]
                node _T_38 = and(_T_37, reg_lru.dirty2) @[Memory.scala 235:91]
                node _T_39 = or(_T_36, _T_38) @[Memory.scala 235:63]
                when _T_39 : @[Memory.scala 235:111]
                  node _T_40 = eq(io.dramPort.busy, UInt<1>("h0")) @[Memory.scala 236:50]
                  node _T_41 = and(io.dramPort.init_calib_complete, _T_40) @[Memory.scala 236:47]
                  when _T_41 : @[Memory.scala 236:69]
                    io.dramPort.ren <= UInt<1>("h0") @[Memory.scala 237:27]
                    io.dramPort.wen <= UInt<1>("h1") @[Memory.scala 238:27]
                    node _T_42 = eq(reg_lru.way_hot, UInt<1>("h1")) @[Memory.scala 239:33]
                    when _T_42 : @[Memory.scala 239:42]
                      node _io_dramPort_addr_T_6 = bits(reg_tag[0], 15, 0) @[Memory.scala 240:47]
                      node io_dramPort_addr_hi_3 = cat(_io_dramPort_addr_T_6, reg_req_addr.index) @[Cat.scala 31:58]
                      node _io_dramPort_addr_T_7 = cat(io_dramPort_addr_hi_3, UInt<4>("h0")) @[Cat.scala 31:58]
                      io.dramPort.addr <= _io_dramPort_addr_T_7 @[Memory.scala 240:30]
                      wire _io_dramPort_wdata_WIRE_4 : { line_u : UInt<128>, line_l : UInt<128>} @[Memory.scala 241:48]
                      wire _io_dramPort_wdata_WIRE_5 : UInt<256>
                      _io_dramPort_wdata_WIRE_5 <= line1_1
                      node _io_dramPort_wdata_T_4 = bits(_io_dramPort_wdata_WIRE_5, 127, 0) @[Memory.scala 241:48]
                      _io_dramPort_wdata_WIRE_4.line_l <= _io_dramPort_wdata_T_4 @[Memory.scala 241:48]
                      node _io_dramPort_wdata_T_5 = bits(_io_dramPort_wdata_WIRE_5, 255, 128) @[Memory.scala 241:48]
                      _io_dramPort_wdata_WIRE_4.line_u <= _io_dramPort_wdata_T_5 @[Memory.scala 241:48]
                      io.dramPort.wdata <= _io_dramPort_wdata_WIRE_4.line_l @[Memory.scala 241:31]
                    else :
                      node _io_dramPort_addr_T_8 = bits(reg_tag[1], 15, 0) @[Memory.scala 243:47]
                      node io_dramPort_addr_hi_4 = cat(_io_dramPort_addr_T_8, reg_req_addr.index) @[Cat.scala 31:58]
                      node _io_dramPort_addr_T_9 = cat(io_dramPort_addr_hi_4, UInt<4>("h0")) @[Cat.scala 31:58]
                      io.dramPort.addr <= _io_dramPort_addr_T_9 @[Memory.scala 243:30]
                      wire _io_dramPort_wdata_WIRE_6 : { line_u : UInt<128>, line_l : UInt<128>} @[Memory.scala 244:48]
                      wire _io_dramPort_wdata_WIRE_7 : UInt<256>
                      _io_dramPort_wdata_WIRE_7 <= line2_1
                      node _io_dramPort_wdata_T_6 = bits(_io_dramPort_wdata_WIRE_7, 127, 0) @[Memory.scala 244:48]
                      _io_dramPort_wdata_WIRE_6.line_l <= _io_dramPort_wdata_T_6 @[Memory.scala 244:48]
                      node _io_dramPort_wdata_T_7 = bits(_io_dramPort_wdata_WIRE_7, 255, 128) @[Memory.scala 244:48]
                      _io_dramPort_wdata_WIRE_6.line_u <= _io_dramPort_wdata_T_7 @[Memory.scala 244:48]
                      io.dramPort.wdata <= _io_dramPort_wdata_WIRE_6.line_l @[Memory.scala 244:31]
                    io.dramPort.wmask <= UInt<1>("h0") @[Memory.scala 246:29]
                    dcache_state <= UInt<3>("h4") @[Memory.scala 247:24]
                else :
                  node _T_43 = eq(io.dramPort.busy, UInt<1>("h0")) @[Memory.scala 250:50]
                  node _T_44 = and(io.dramPort.init_calib_complete, _T_43) @[Memory.scala 250:47]
                  when _T_44 : @[Memory.scala 250:69]
                    io.dramPort.ren <= UInt<1>("h1") @[Memory.scala 251:27]
                    io.dramPort.wen <= UInt<1>("h0") @[Memory.scala 252:27]
                    node _io_dramPort_addr_T_10 = bits(reg_req_addr.tag, 15, 0) @[Memory.scala 253:51]
                    node io_dramPort_addr_hi_5 = cat(_io_dramPort_addr_T_10, reg_req_addr.index) @[Cat.scala 31:58]
                    node _io_dramPort_addr_T_11 = cat(io_dramPort_addr_hi_5, UInt<4>("h0")) @[Cat.scala 31:58]
                    io.dramPort.addr <= _io_dramPort_addr_T_11 @[Memory.scala 253:28]
                    dcache_state <= UInt<3>("h6") @[Memory.scala 254:24]
          else :
            node _T_45 = asUInt(UInt<3>("h4")) @[Memory.scala 141:25]
            node _T_46 = asUInt(dcache_state) @[Memory.scala 141:25]
            node _T_47 = eq(_T_45, _T_46) @[Memory.scala 141:25]
            when _T_47 : @[Memory.scala 141:25]
              node _T_48 = eq(io.dramPort.busy, UInt<1>("h0")) @[Memory.scala 259:48]
              node _T_49 = and(io.dramPort.init_calib_complete, _T_48) @[Memory.scala 259:45]
              when _T_49 : @[Memory.scala 259:67]
                io.dramPort.ren <= UInt<1>("h0") @[Memory.scala 260:25]
                io.dramPort.wen <= UInt<1>("h1") @[Memory.scala 261:25]
                node _T_50 = eq(reg_lru.way_hot, UInt<1>("h1")) @[Memory.scala 262:31]
                when _T_50 : @[Memory.scala 262:40]
                  node _io_dramPort_addr_T_12 = bits(reg_tag[0], 15, 0) @[Memory.scala 263:45]
                  node io_dramPort_addr_hi_6 = cat(_io_dramPort_addr_T_12, reg_req_addr.index) @[Cat.scala 31:58]
                  node _io_dramPort_addr_T_13 = cat(io_dramPort_addr_hi_6, UInt<4>("h8")) @[Cat.scala 31:58]
                  io.dramPort.addr <= _io_dramPort_addr_T_13 @[Memory.scala 263:28]
                  wire _io_dramPort_wdata_WIRE_8 : { line_u : UInt<128>, line_l : UInt<128>} @[Memory.scala 264:50]
                  wire _io_dramPort_wdata_WIRE_9 : UInt<256>
                  _io_dramPort_wdata_WIRE_9 <= reg_line1
                  node _io_dramPort_wdata_T_8 = bits(_io_dramPort_wdata_WIRE_9, 127, 0) @[Memory.scala 264:50]
                  _io_dramPort_wdata_WIRE_8.line_l <= _io_dramPort_wdata_T_8 @[Memory.scala 264:50]
                  node _io_dramPort_wdata_T_9 = bits(_io_dramPort_wdata_WIRE_9, 255, 128) @[Memory.scala 264:50]
                  _io_dramPort_wdata_WIRE_8.line_u <= _io_dramPort_wdata_T_9 @[Memory.scala 264:50]
                  io.dramPort.wdata <= _io_dramPort_wdata_WIRE_8.line_u @[Memory.scala 264:29]
                else :
                  node _io_dramPort_addr_T_14 = bits(reg_tag[1], 15, 0) @[Memory.scala 266:45]
                  node io_dramPort_addr_hi_7 = cat(_io_dramPort_addr_T_14, reg_req_addr.index) @[Cat.scala 31:58]
                  node _io_dramPort_addr_T_15 = cat(io_dramPort_addr_hi_7, UInt<4>("h8")) @[Cat.scala 31:58]
                  io.dramPort.addr <= _io_dramPort_addr_T_15 @[Memory.scala 266:28]
                  wire _io_dramPort_wdata_WIRE_10 : { line_u : UInt<128>, line_l : UInt<128>} @[Memory.scala 267:50]
                  wire _io_dramPort_wdata_WIRE_11 : UInt<256>
                  _io_dramPort_wdata_WIRE_11 <= reg_line2
                  node _io_dramPort_wdata_T_10 = bits(_io_dramPort_wdata_WIRE_11, 127, 0) @[Memory.scala 267:50]
                  _io_dramPort_wdata_WIRE_10.line_l <= _io_dramPort_wdata_T_10 @[Memory.scala 267:50]
                  node _io_dramPort_wdata_T_11 = bits(_io_dramPort_wdata_WIRE_11, 255, 128) @[Memory.scala 267:50]
                  _io_dramPort_wdata_WIRE_10.line_u <= _io_dramPort_wdata_T_11 @[Memory.scala 267:50]
                  io.dramPort.wdata <= _io_dramPort_wdata_WIRE_10.line_u @[Memory.scala 267:29]
                io.dramPort.wmask <= UInt<1>("h0") @[Memory.scala 269:27]
                dcache_state <= UInt<3>("h5") @[Memory.scala 270:22]
            else :
              node _T_51 = asUInt(UInt<3>("h5")) @[Memory.scala 141:25]
              node _T_52 = asUInt(dcache_state) @[Memory.scala 141:25]
              node _T_53 = eq(_T_51, _T_52) @[Memory.scala 141:25]
              when _T_53 : @[Memory.scala 141:25]
                node _T_54 = eq(io.dramPort.busy, UInt<1>("h0")) @[Memory.scala 274:48]
                node _T_55 = and(io.dramPort.init_calib_complete, _T_54) @[Memory.scala 274:45]
                when _T_55 : @[Memory.scala 274:67]
                  io.dramPort.ren <= UInt<1>("h1") @[Memory.scala 275:25]
                  io.dramPort.wen <= UInt<1>("h0") @[Memory.scala 276:25]
                  node _io_dramPort_addr_T_16 = bits(reg_req_addr.tag, 15, 0) @[Memory.scala 277:49]
                  node io_dramPort_addr_hi_8 = cat(_io_dramPort_addr_T_16, reg_req_addr.index) @[Cat.scala 31:58]
                  node _io_dramPort_addr_T_17 = cat(io_dramPort_addr_hi_8, UInt<4>("h0")) @[Cat.scala 31:58]
                  io.dramPort.addr <= _io_dramPort_addr_T_17 @[Memory.scala 277:26]
                  dcache_state <= UInt<3>("h6") @[Memory.scala 278:22]
              else :
                node _T_56 = asUInt(UInt<3>("h6")) @[Memory.scala 141:25]
                node _T_57 = asUInt(dcache_state) @[Memory.scala 141:25]
                node _T_58 = eq(_T_56, _T_57) @[Memory.scala 141:25]
                when _T_58 : @[Memory.scala 141:25]
                  node _T_59 = eq(io.dramPort.busy, UInt<1>("h0")) @[Memory.scala 282:48]
                  node _T_60 = and(io.dramPort.init_calib_complete, _T_59) @[Memory.scala 282:45]
                  when _T_60 : @[Memory.scala 282:67]
                    io.dramPort.ren <= UInt<1>("h1") @[Memory.scala 283:25]
                    io.dramPort.wen <= UInt<1>("h0") @[Memory.scala 284:25]
                    node _io_dramPort_addr_T_18 = bits(reg_req_addr.tag, 15, 0) @[Memory.scala 285:49]
                    node io_dramPort_addr_hi_9 = cat(_io_dramPort_addr_T_18, reg_req_addr.index) @[Cat.scala 31:58]
                    node _io_dramPort_addr_T_19 = cat(io_dramPort_addr_hi_9, UInt<4>("h8")) @[Cat.scala 31:58]
                    io.dramPort.addr <= _io_dramPort_addr_T_19 @[Memory.scala 285:26]
                    when io.dramPort.rdata_valid : @[Memory.scala 286:40]
                      wire line : { line_u : UInt<128>, line_l : UInt<128>} @[Memory.scala 287:40]
                      wire _line_WIRE : UInt<256>
                      _line_WIRE <= reg_line1
                      node _line_T = bits(_line_WIRE, 127, 0) @[Memory.scala 287:40]
                      line.line_l <= _line_T @[Memory.scala 287:40]
                      node _line_T_1 = bits(_line_WIRE, 255, 128) @[Memory.scala 287:40]
                      line.line_u <= _line_T_1 @[Memory.scala 287:40]
                      line.line_l <= io.dramPort.rdata @[Memory.scala 288:23]
                      node _reg_line1_T = cat(line.line_u, line.line_l) @[Memory.scala 289:29]
                      reg_line1 <= _reg_line1_T @[Memory.scala 289:21]
                      dcache_state <= UInt<4>("h9") @[Memory.scala 290:24]
                    else :
                      dcache_state <= UInt<4>("h8") @[Memory.scala 292:24]
                  else :
                    when io.dramPort.rdata_valid : @[Memory.scala 294:44]
                      wire line_1 : { line_u : UInt<128>, line_l : UInt<128>} @[Memory.scala 295:38]
                      wire _line_WIRE_1 : UInt<256>
                      _line_WIRE_1 <= reg_line1
                      node _line_T_2 = bits(_line_WIRE_1, 127, 0) @[Memory.scala 295:38]
                      line_1.line_l <= _line_T_2 @[Memory.scala 295:38]
                      node _line_T_3 = bits(_line_WIRE_1, 255, 128) @[Memory.scala 295:38]
                      line_1.line_u <= _line_T_3 @[Memory.scala 295:38]
                      line_1.line_l <= io.dramPort.rdata @[Memory.scala 296:21]
                      node _reg_line1_T_1 = cat(line_1.line_u, line_1.line_l) @[Memory.scala 297:27]
                      reg_line1 <= _reg_line1_T_1 @[Memory.scala 297:19]
                      dcache_state <= UInt<3>("h6") @[Memory.scala 298:22]
                else :
                  node _T_61 = asUInt(UInt<3>("h7")) @[Memory.scala 141:25]
                  node _T_62 = asUInt(dcache_state) @[Memory.scala 141:25]
                  node _T_63 = eq(_T_61, _T_62) @[Memory.scala 141:25]
                  when _T_63 : @[Memory.scala 141:25]
                    node _T_64 = eq(io.dramPort.busy, UInt<1>("h0")) @[Memory.scala 302:48]
                    node _T_65 = and(io.dramPort.init_calib_complete, _T_64) @[Memory.scala 302:45]
                    when _T_65 : @[Memory.scala 302:67]
                      io.dramPort.ren <= UInt<1>("h1") @[Memory.scala 303:25]
                      io.dramPort.wen <= UInt<1>("h0") @[Memory.scala 304:25]
                      node _io_dramPort_addr_T_20 = bits(reg_req_addr.tag, 15, 0) @[Memory.scala 305:49]
                      node io_dramPort_addr_hi_10 = cat(_io_dramPort_addr_T_20, reg_req_addr.index) @[Cat.scala 31:58]
                      node _io_dramPort_addr_T_21 = cat(io_dramPort_addr_hi_10, UInt<4>("h8")) @[Cat.scala 31:58]
                      io.dramPort.addr <= _io_dramPort_addr_T_21 @[Memory.scala 305:26]
                      dcache_state <= UInt<4>("h9") @[Memory.scala 306:22]
                  else :
                    node _T_66 = asUInt(UInt<4>("h8")) @[Memory.scala 141:25]
                    node _T_67 = asUInt(dcache_state) @[Memory.scala 141:25]
                    node _T_68 = eq(_T_66, _T_67) @[Memory.scala 141:25]
                    when _T_68 : @[Memory.scala 141:25]
                      when io.dramPort.rdata_valid : @[Memory.scala 310:38]
                        wire line_2 : { line_u : UInt<128>, line_l : UInt<128>} @[Memory.scala 311:38]
                        wire _line_WIRE_2 : UInt<256>
                        _line_WIRE_2 <= reg_line1
                        node _line_T_4 = bits(_line_WIRE_2, 127, 0) @[Memory.scala 311:38]
                        line_2.line_l <= _line_T_4 @[Memory.scala 311:38]
                        node _line_T_5 = bits(_line_WIRE_2, 255, 128) @[Memory.scala 311:38]
                        line_2.line_u <= _line_T_5 @[Memory.scala 311:38]
                        line_2.line_l <= io.dramPort.rdata @[Memory.scala 312:21]
                        node _reg_line1_T_2 = cat(line_2.line_u, line_2.line_l) @[Memory.scala 313:27]
                        reg_line1 <= _reg_line1_T_2 @[Memory.scala 313:19]
                        dcache_state <= UInt<4>("h9") @[Memory.scala 314:22]
                    else :
                      node _T_69 = asUInt(UInt<4>("h9")) @[Memory.scala 141:25]
                      node _T_70 = asUInt(dcache_state) @[Memory.scala 141:25]
                      node _T_71 = eq(_T_69, _T_70) @[Memory.scala 141:25]
                      when _T_71 : @[Memory.scala 141:25]
                        when io.dramPort.rdata_valid : @[Memory.scala 318:38]
                          wire line_3 : { line_u : UInt<128>, line_l : UInt<128>} @[Memory.scala 319:38]
                          wire _line_WIRE_3 : UInt<256>
                          _line_WIRE_3 <= reg_line1
                          node _line_T_6 = bits(_line_WIRE_3, 127, 0) @[Memory.scala 319:38]
                          line_3.line_l <= _line_T_6 @[Memory.scala 319:38]
                          node _line_T_7 = bits(_line_WIRE_3, 255, 128) @[Memory.scala 319:38]
                          line_3.line_u <= _line_T_7 @[Memory.scala 319:38]
                          line_3.line_u <= io.dramPort.rdata @[Memory.scala 320:21]
                          io.dmem.rready <= reg_ren @[Memory.scala 321:24]
                          io.dmem.wready <= UInt<1>("h0") @[Memory.scala 322:24]
                          node _T_72 = and(reg_ren, io.dmem.ren) @[Memory.scala 323:23]
                          node hi_2 = cat(reg_req_addr.tag, reg_req_addr.index) @[Memory.scala 323:72]
                          node _T_73 = cat(hi_2, reg_req_addr.line_off) @[Memory.scala 323:72]
                          node _T_74 = eq(io.dmem.raddr, _T_73) @[Memory.scala 323:55]
                          node _T_75 = and(_T_72, _T_74) @[Memory.scala 323:38]
                          when _T_75 : @[Memory.scala 323:80]
                            io.dmem.rvalid <= UInt<1>("h1") @[Memory.scala 324:26]
                            node _io_dmem_rdata_T = cat(line_3.line_u, line_3.line_l) @[Memory.scala 325:33]
                            node _io_dmem_rdata_T_1 = bits(reg_req_addr.line_off, 4, 2) @[Memory.scala 325:68]
                            node _io_dmem_rdata_T_2 = cat(_io_dmem_rdata_T_1, UInt<5>("h0")) @[Cat.scala 31:58]
                            node _io_dmem_rdata_T_3 = dshl(_io_dmem_rdata_T, _io_dmem_rdata_T_2) @[Memory.scala 325:40]
                            io.dmem.rdata <= _io_dmem_rdata_T_3 @[Memory.scala 325:25]
                          node _T_76 = eq(reg_lru.way_hot, UInt<1>("h1")) @[Memory.scala 327:31]
                          node _T_77 = and(_T_76, reg_ren) @[Memory.scala 327:39]
                          when _T_77 : @[Memory.scala 327:51]
                            wire _WIRE_4 : UInt<20>[2] @[Memory.scala 328:54]
                            _WIRE_4[0] <= reg_req_addr.tag @[Memory.scala 328:54]
                            _WIRE_4[1] <= reg_tag[1] @[Memory.scala 328:54]
                            write mport MPORT_3 = tag_array[reg_req_addr.index], clock
                            MPORT_3[0] <= _WIRE_4[0]
                            MPORT_3[1] <= _WIRE_4[1]
                            io.cache_array1.en <= UInt<1>("h1") @[Memory.scala 329:30]
                            node _io_cache_array1_we_T = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
                            io.cache_array1.we <= _io_cache_array1_we_T @[Memory.scala 330:30]
                            io.cache_array1.addr <= reg_req_addr.index @[Memory.scala 331:32]
                            node _io_cache_array1_wdata_T = cat(line_3.line_u, line_3.line_l) @[Memory.scala 332:41]
                            io.cache_array1.wdata <= _io_cache_array1_wdata_T @[Memory.scala 332:33]
                            node hi_3 = cat(UInt<1>("h0"), UInt<1>("h0")) @[Cat.scala 31:58]
                            node _T_78 = cat(hi_3, reg_lru.dirty2) @[Cat.scala 31:58]
                            wire _WIRE_5 : { way_hot : UInt<1>, dirty1 : UInt<1>, dirty2 : UInt<1>} @[Memory.scala 333:89]
                            wire _WIRE_6 : UInt<3>
                            _WIRE_6 <= _T_78
                            node _T_79 = bits(_WIRE_6, 0, 0) @[Memory.scala 333:89]
                            _WIRE_5.dirty2 <= _T_79 @[Memory.scala 333:89]
                            node _T_80 = bits(_WIRE_6, 1, 1) @[Memory.scala 333:89]
                            _WIRE_5.dirty1 <= _T_80 @[Memory.scala 333:89]
                            node _T_81 = bits(_WIRE_6, 2, 2) @[Memory.scala 333:89]
                            _WIRE_5.way_hot <= _T_81 @[Memory.scala 333:89]
                            write mport MPORT_4 = lru_array[reg_req_addr.index], clock
                            MPORT_4.dirty2 <= _WIRE_5.dirty2
                            MPORT_4.dirty1 <= _WIRE_5.dirty1
                            MPORT_4.way_hot <= _WIRE_5.way_hot
                          else :
                            node _T_82 = eq(reg_lru.way_hot, UInt<1>("h0")) @[Memory.scala 334:37]
                            node _T_83 = and(_T_82, reg_ren) @[Memory.scala 334:45]
                            when _T_83 : @[Memory.scala 334:57]
                              wire _WIRE_7 : UInt<20>[2] @[Memory.scala 335:54]
                              _WIRE_7[0] <= reg_tag[0] @[Memory.scala 335:54]
                              _WIRE_7[1] <= reg_req_addr.tag @[Memory.scala 335:54]
                              write mport MPORT_5 = tag_array[reg_req_addr.index], clock
                              MPORT_5[0] <= _WIRE_7[0]
                              MPORT_5[1] <= _WIRE_7[1]
                              io.cache_array2.en <= UInt<1>("h1") @[Memory.scala 336:30]
                              node _io_cache_array2_we_T = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
                              io.cache_array2.we <= _io_cache_array2_we_T @[Memory.scala 337:30]
                              io.cache_array2.addr <= reg_req_addr.index @[Memory.scala 338:32]
                              node _io_cache_array2_wdata_T = cat(line_3.line_u, line_3.line_l) @[Memory.scala 339:41]
                              io.cache_array2.wdata <= _io_cache_array2_wdata_T @[Memory.scala 339:33]
                              node hi_4 = cat(UInt<1>("h1"), reg_lru.dirty1) @[Cat.scala 31:58]
                              node _T_84 = cat(hi_4, UInt<1>("h0")) @[Cat.scala 31:58]
                              wire _WIRE_8 : { way_hot : UInt<1>, dirty1 : UInt<1>, dirty2 : UInt<1>} @[Memory.scala 340:89]
                              wire _WIRE_9 : UInt<3>
                              _WIRE_9 <= _T_84
                              node _T_85 = bits(_WIRE_9, 0, 0) @[Memory.scala 340:89]
                              _WIRE_8.dirty2 <= _T_85 @[Memory.scala 340:89]
                              node _T_86 = bits(_WIRE_9, 1, 1) @[Memory.scala 340:89]
                              _WIRE_8.dirty1 <= _T_86 @[Memory.scala 340:89]
                              node _T_87 = bits(_WIRE_9, 2, 2) @[Memory.scala 340:89]
                              _WIRE_8.way_hot <= _T_87 @[Memory.scala 340:89]
                              write mport MPORT_6 = lru_array[reg_req_addr.index], clock
                              MPORT_6.dirty2 <= _WIRE_8.dirty2
                              MPORT_6.dirty1 <= _WIRE_8.dirty1
                              MPORT_6.way_hot <= _WIRE_8.way_hot
                            else :
                              node _wstrb_T_10 = bits(reg_req_addr.line_off, 4, 2) @[Memory.scala 342:73]
                              node _wstrb_T_11 = cat(_wstrb_T_10, UInt<2>("h0")) @[Cat.scala 31:58]
                              node _wstrb_T_12 = mux(UInt<1>("h0"), UInt<28>("hfffffff"), UInt<28>("h0")) @[Bitwise.scala 74:12]
                              node _wstrb_T_13 = cat(_wstrb_T_12, reg_wstrb) @[Memory.scala 135:38]
                              node _wstrb_T_14 = dshl(_wstrb_T_13, _wstrb_T_11) @[Memory.scala 138:30]
                              node wstrb_2 = bits(_wstrb_T_14, 31, 0) @[Memory.scala 138:39]
                              node _wdata_T_9 = mux(UInt<1>("h0"), UInt<224>("hffffffffffffffffffffffffffffffffffffffffffffffffffffffff"), UInt<224>("h0")) @[Bitwise.scala 74:12]
                              node _wdata_T_10 = cat(_wdata_T_9, reg_wdata) @[Memory.scala 132:43]
                              node _wdata_T_11 = bits(reg_req_addr.line_off, 4, 2) @[Memory.scala 343:75]
                              node _wdata_T_12 = cat(_wdata_T_11, UInt<5>("h0")) @[Cat.scala 31:58]
                              node wdata_2 = dshl(_wdata_T_10, _wdata_T_12) @[Memory.scala 343:47]
                              node _T_88 = eq(reg_lru.way_hot, UInt<1>("h1")) @[Memory.scala 344:33]
                              when _T_88 : @[Memory.scala 344:42]
                                wire _WIRE_10 : UInt<20>[2] @[Memory.scala 345:56]
                                _WIRE_10[0] <= reg_req_addr.tag @[Memory.scala 345:56]
                                _WIRE_10[1] <= reg_tag[1] @[Memory.scala 345:56]
                                write mport MPORT_7 = tag_array[reg_req_addr.index], clock
                                MPORT_7[0] <= _WIRE_10[0]
                                MPORT_7[1] <= _WIRE_10[1]
                                io.cache_array1.en <= UInt<1>("h1") @[Memory.scala 346:32]
                                node _io_cache_array1_we_T_1 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
                                io.cache_array1.we <= _io_cache_array1_we_T_1 @[Memory.scala 347:32]
                                io.cache_array1.addr <= reg_req_addr.index @[Memory.scala 348:34]
                                node _io_cache_array1_wdata_T_1 = bits(wstrb_2, 0, 0) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_2 = bits(wdata_2, 7, 0) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_3 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_4 = bits(_io_cache_array1_wdata_T_3, 7, 0) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_5 = mux(_io_cache_array1_wdata_T_1, _io_cache_array1_wdata_T_2, _io_cache_array1_wdata_T_4) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_6 = bits(wstrb_2, 1, 1) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_7 = bits(wdata_2, 15, 8) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_8 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_9 = bits(_io_cache_array1_wdata_T_8, 15, 8) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_10 = mux(_io_cache_array1_wdata_T_6, _io_cache_array1_wdata_T_7, _io_cache_array1_wdata_T_9) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_11 = bits(wstrb_2, 2, 2) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_12 = bits(wdata_2, 23, 16) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_13 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_14 = bits(_io_cache_array1_wdata_T_13, 23, 16) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_15 = mux(_io_cache_array1_wdata_T_11, _io_cache_array1_wdata_T_12, _io_cache_array1_wdata_T_14) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_16 = bits(wstrb_2, 3, 3) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_17 = bits(wdata_2, 31, 24) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_18 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_19 = bits(_io_cache_array1_wdata_T_18, 31, 24) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_20 = mux(_io_cache_array1_wdata_T_16, _io_cache_array1_wdata_T_17, _io_cache_array1_wdata_T_19) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_21 = bits(wstrb_2, 4, 4) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_22 = bits(wdata_2, 39, 32) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_23 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_24 = bits(_io_cache_array1_wdata_T_23, 39, 32) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_25 = mux(_io_cache_array1_wdata_T_21, _io_cache_array1_wdata_T_22, _io_cache_array1_wdata_T_24) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_26 = bits(wstrb_2, 5, 5) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_27 = bits(wdata_2, 47, 40) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_28 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_29 = bits(_io_cache_array1_wdata_T_28, 47, 40) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_30 = mux(_io_cache_array1_wdata_T_26, _io_cache_array1_wdata_T_27, _io_cache_array1_wdata_T_29) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_31 = bits(wstrb_2, 6, 6) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_32 = bits(wdata_2, 55, 48) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_33 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_34 = bits(_io_cache_array1_wdata_T_33, 55, 48) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_35 = mux(_io_cache_array1_wdata_T_31, _io_cache_array1_wdata_T_32, _io_cache_array1_wdata_T_34) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_36 = bits(wstrb_2, 7, 7) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_37 = bits(wdata_2, 63, 56) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_38 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_39 = bits(_io_cache_array1_wdata_T_38, 63, 56) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_40 = mux(_io_cache_array1_wdata_T_36, _io_cache_array1_wdata_T_37, _io_cache_array1_wdata_T_39) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_41 = bits(wstrb_2, 8, 8) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_42 = bits(wdata_2, 71, 64) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_43 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_44 = bits(_io_cache_array1_wdata_T_43, 71, 64) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_45 = mux(_io_cache_array1_wdata_T_41, _io_cache_array1_wdata_T_42, _io_cache_array1_wdata_T_44) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_46 = bits(wstrb_2, 9, 9) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_47 = bits(wdata_2, 79, 72) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_48 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_49 = bits(_io_cache_array1_wdata_T_48, 79, 72) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_50 = mux(_io_cache_array1_wdata_T_46, _io_cache_array1_wdata_T_47, _io_cache_array1_wdata_T_49) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_51 = bits(wstrb_2, 10, 10) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_52 = bits(wdata_2, 87, 80) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_53 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_54 = bits(_io_cache_array1_wdata_T_53, 87, 80) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_55 = mux(_io_cache_array1_wdata_T_51, _io_cache_array1_wdata_T_52, _io_cache_array1_wdata_T_54) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_56 = bits(wstrb_2, 11, 11) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_57 = bits(wdata_2, 95, 88) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_58 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_59 = bits(_io_cache_array1_wdata_T_58, 95, 88) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_60 = mux(_io_cache_array1_wdata_T_56, _io_cache_array1_wdata_T_57, _io_cache_array1_wdata_T_59) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_61 = bits(wstrb_2, 12, 12) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_62 = bits(wdata_2, 103, 96) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_63 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_64 = bits(_io_cache_array1_wdata_T_63, 103, 96) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_65 = mux(_io_cache_array1_wdata_T_61, _io_cache_array1_wdata_T_62, _io_cache_array1_wdata_T_64) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_66 = bits(wstrb_2, 13, 13) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_67 = bits(wdata_2, 111, 104) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_68 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_69 = bits(_io_cache_array1_wdata_T_68, 111, 104) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_70 = mux(_io_cache_array1_wdata_T_66, _io_cache_array1_wdata_T_67, _io_cache_array1_wdata_T_69) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_71 = bits(wstrb_2, 14, 14) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_72 = bits(wdata_2, 119, 112) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_73 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_74 = bits(_io_cache_array1_wdata_T_73, 119, 112) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_75 = mux(_io_cache_array1_wdata_T_71, _io_cache_array1_wdata_T_72, _io_cache_array1_wdata_T_74) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_76 = bits(wstrb_2, 15, 15) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_77 = bits(wdata_2, 127, 120) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_78 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_79 = bits(_io_cache_array1_wdata_T_78, 127, 120) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_80 = mux(_io_cache_array1_wdata_T_76, _io_cache_array1_wdata_T_77, _io_cache_array1_wdata_T_79) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_81 = bits(wstrb_2, 16, 16) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_82 = bits(wdata_2, 135, 128) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_83 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_84 = bits(_io_cache_array1_wdata_T_83, 135, 128) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_85 = mux(_io_cache_array1_wdata_T_81, _io_cache_array1_wdata_T_82, _io_cache_array1_wdata_T_84) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_86 = bits(wstrb_2, 17, 17) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_87 = bits(wdata_2, 143, 136) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_88 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_89 = bits(_io_cache_array1_wdata_T_88, 143, 136) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_90 = mux(_io_cache_array1_wdata_T_86, _io_cache_array1_wdata_T_87, _io_cache_array1_wdata_T_89) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_91 = bits(wstrb_2, 18, 18) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_92 = bits(wdata_2, 151, 144) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_93 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_94 = bits(_io_cache_array1_wdata_T_93, 151, 144) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_95 = mux(_io_cache_array1_wdata_T_91, _io_cache_array1_wdata_T_92, _io_cache_array1_wdata_T_94) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_96 = bits(wstrb_2, 19, 19) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_97 = bits(wdata_2, 159, 152) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_98 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_99 = bits(_io_cache_array1_wdata_T_98, 159, 152) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_100 = mux(_io_cache_array1_wdata_T_96, _io_cache_array1_wdata_T_97, _io_cache_array1_wdata_T_99) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_101 = bits(wstrb_2, 20, 20) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_102 = bits(wdata_2, 167, 160) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_103 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_104 = bits(_io_cache_array1_wdata_T_103, 167, 160) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_105 = mux(_io_cache_array1_wdata_T_101, _io_cache_array1_wdata_T_102, _io_cache_array1_wdata_T_104) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_106 = bits(wstrb_2, 21, 21) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_107 = bits(wdata_2, 175, 168) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_108 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_109 = bits(_io_cache_array1_wdata_T_108, 175, 168) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_110 = mux(_io_cache_array1_wdata_T_106, _io_cache_array1_wdata_T_107, _io_cache_array1_wdata_T_109) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_111 = bits(wstrb_2, 22, 22) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_112 = bits(wdata_2, 183, 176) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_113 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_114 = bits(_io_cache_array1_wdata_T_113, 183, 176) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_115 = mux(_io_cache_array1_wdata_T_111, _io_cache_array1_wdata_T_112, _io_cache_array1_wdata_T_114) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_116 = bits(wstrb_2, 23, 23) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_117 = bits(wdata_2, 191, 184) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_118 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_119 = bits(_io_cache_array1_wdata_T_118, 191, 184) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_120 = mux(_io_cache_array1_wdata_T_116, _io_cache_array1_wdata_T_117, _io_cache_array1_wdata_T_119) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_121 = bits(wstrb_2, 24, 24) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_122 = bits(wdata_2, 199, 192) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_123 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_124 = bits(_io_cache_array1_wdata_T_123, 199, 192) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_125 = mux(_io_cache_array1_wdata_T_121, _io_cache_array1_wdata_T_122, _io_cache_array1_wdata_T_124) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_126 = bits(wstrb_2, 25, 25) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_127 = bits(wdata_2, 207, 200) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_128 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_129 = bits(_io_cache_array1_wdata_T_128, 207, 200) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_130 = mux(_io_cache_array1_wdata_T_126, _io_cache_array1_wdata_T_127, _io_cache_array1_wdata_T_129) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_131 = bits(wstrb_2, 26, 26) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_132 = bits(wdata_2, 215, 208) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_133 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_134 = bits(_io_cache_array1_wdata_T_133, 215, 208) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_135 = mux(_io_cache_array1_wdata_T_131, _io_cache_array1_wdata_T_132, _io_cache_array1_wdata_T_134) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_136 = bits(wstrb_2, 27, 27) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_137 = bits(wdata_2, 223, 216) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_138 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_139 = bits(_io_cache_array1_wdata_T_138, 223, 216) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_140 = mux(_io_cache_array1_wdata_T_136, _io_cache_array1_wdata_T_137, _io_cache_array1_wdata_T_139) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_141 = bits(wstrb_2, 28, 28) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_142 = bits(wdata_2, 231, 224) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_143 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_144 = bits(_io_cache_array1_wdata_T_143, 231, 224) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_145 = mux(_io_cache_array1_wdata_T_141, _io_cache_array1_wdata_T_142, _io_cache_array1_wdata_T_144) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_146 = bits(wstrb_2, 29, 29) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_147 = bits(wdata_2, 239, 232) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_148 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_149 = bits(_io_cache_array1_wdata_T_148, 239, 232) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_150 = mux(_io_cache_array1_wdata_T_146, _io_cache_array1_wdata_T_147, _io_cache_array1_wdata_T_149) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_151 = bits(wstrb_2, 30, 30) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_152 = bits(wdata_2, 247, 240) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_153 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_154 = bits(_io_cache_array1_wdata_T_153, 247, 240) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_155 = mux(_io_cache_array1_wdata_T_151, _io_cache_array1_wdata_T_152, _io_cache_array1_wdata_T_154) @[Memory.scala 350:18]
                                node _io_cache_array1_wdata_T_156 = bits(wstrb_2, 31, 31) @[Memory.scala 350:24]
                                node _io_cache_array1_wdata_T_157 = bits(wdata_2, 255, 248) @[Memory.scala 350:34]
                                node _io_cache_array1_wdata_T_158 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 350:53]
                                node _io_cache_array1_wdata_T_159 = bits(_io_cache_array1_wdata_T_158, 255, 248) @[Memory.scala 350:59]
                                node _io_cache_array1_wdata_T_160 = mux(_io_cache_array1_wdata_T_156, _io_cache_array1_wdata_T_157, _io_cache_array1_wdata_T_159) @[Memory.scala 350:18]
                                node io_cache_array1_wdata_lo_lo_lo_lo = cat(_io_cache_array1_wdata_T_10, _io_cache_array1_wdata_T_5) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_lo_lo_lo_hi = cat(_io_cache_array1_wdata_T_20, _io_cache_array1_wdata_T_15) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_lo_lo_lo = cat(io_cache_array1_wdata_lo_lo_lo_hi, io_cache_array1_wdata_lo_lo_lo_lo) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_lo_lo_hi_lo = cat(_io_cache_array1_wdata_T_30, _io_cache_array1_wdata_T_25) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_lo_lo_hi_hi = cat(_io_cache_array1_wdata_T_40, _io_cache_array1_wdata_T_35) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_lo_lo_hi = cat(io_cache_array1_wdata_lo_lo_hi_hi, io_cache_array1_wdata_lo_lo_hi_lo) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_lo_lo = cat(io_cache_array1_wdata_lo_lo_hi, io_cache_array1_wdata_lo_lo_lo) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_lo_hi_lo_lo = cat(_io_cache_array1_wdata_T_50, _io_cache_array1_wdata_T_45) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_lo_hi_lo_hi = cat(_io_cache_array1_wdata_T_60, _io_cache_array1_wdata_T_55) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_lo_hi_lo = cat(io_cache_array1_wdata_lo_hi_lo_hi, io_cache_array1_wdata_lo_hi_lo_lo) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_lo_hi_hi_lo = cat(_io_cache_array1_wdata_T_70, _io_cache_array1_wdata_T_65) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_lo_hi_hi_hi = cat(_io_cache_array1_wdata_T_80, _io_cache_array1_wdata_T_75) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_lo_hi_hi = cat(io_cache_array1_wdata_lo_hi_hi_hi, io_cache_array1_wdata_lo_hi_hi_lo) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_lo_hi = cat(io_cache_array1_wdata_lo_hi_hi, io_cache_array1_wdata_lo_hi_lo) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_lo = cat(io_cache_array1_wdata_lo_hi, io_cache_array1_wdata_lo_lo) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_hi_lo_lo_lo = cat(_io_cache_array1_wdata_T_90, _io_cache_array1_wdata_T_85) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_hi_lo_lo_hi = cat(_io_cache_array1_wdata_T_100, _io_cache_array1_wdata_T_95) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_hi_lo_lo = cat(io_cache_array1_wdata_hi_lo_lo_hi, io_cache_array1_wdata_hi_lo_lo_lo) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_hi_lo_hi_lo = cat(_io_cache_array1_wdata_T_110, _io_cache_array1_wdata_T_105) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_hi_lo_hi_hi = cat(_io_cache_array1_wdata_T_120, _io_cache_array1_wdata_T_115) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_hi_lo_hi = cat(io_cache_array1_wdata_hi_lo_hi_hi, io_cache_array1_wdata_hi_lo_hi_lo) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_hi_lo = cat(io_cache_array1_wdata_hi_lo_hi, io_cache_array1_wdata_hi_lo_lo) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_hi_hi_lo_lo = cat(_io_cache_array1_wdata_T_130, _io_cache_array1_wdata_T_125) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_hi_hi_lo_hi = cat(_io_cache_array1_wdata_T_140, _io_cache_array1_wdata_T_135) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_hi_hi_lo = cat(io_cache_array1_wdata_hi_hi_lo_hi, io_cache_array1_wdata_hi_hi_lo_lo) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_hi_hi_hi_lo = cat(_io_cache_array1_wdata_T_150, _io_cache_array1_wdata_T_145) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_hi_hi_hi_hi = cat(_io_cache_array1_wdata_T_160, _io_cache_array1_wdata_T_155) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_hi_hi_hi = cat(io_cache_array1_wdata_hi_hi_hi_hi, io_cache_array1_wdata_hi_hi_hi_lo) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_hi_hi = cat(io_cache_array1_wdata_hi_hi_hi, io_cache_array1_wdata_hi_hi_lo) @[Cat.scala 31:58]
                                node io_cache_array1_wdata_hi = cat(io_cache_array1_wdata_hi_hi, io_cache_array1_wdata_hi_lo) @[Cat.scala 31:58]
                                node _io_cache_array1_wdata_T_161 = cat(io_cache_array1_wdata_hi, io_cache_array1_wdata_lo) @[Cat.scala 31:58]
                                io.cache_array1.wdata <= _io_cache_array1_wdata_T_161 @[Memory.scala 349:35]
                                node hi_5 = cat(UInt<1>("h0"), UInt<1>("h1")) @[Cat.scala 31:58]
                                node _T_89 = cat(hi_5, reg_lru.dirty2) @[Cat.scala 31:58]
                                wire _WIRE_11 : { way_hot : UInt<1>, dirty1 : UInt<1>, dirty2 : UInt<1>} @[Memory.scala 352:90]
                                wire _WIRE_12 : UInt<3>
                                _WIRE_12 <= _T_89
                                node _T_90 = bits(_WIRE_12, 0, 0) @[Memory.scala 352:90]
                                _WIRE_11.dirty2 <= _T_90 @[Memory.scala 352:90]
                                node _T_91 = bits(_WIRE_12, 1, 1) @[Memory.scala 352:90]
                                _WIRE_11.dirty1 <= _T_91 @[Memory.scala 352:90]
                                node _T_92 = bits(_WIRE_12, 2, 2) @[Memory.scala 352:90]
                                _WIRE_11.way_hot <= _T_92 @[Memory.scala 352:90]
                                write mport MPORT_8 = lru_array[reg_req_addr.index], clock
                                MPORT_8.dirty2 <= _WIRE_11.dirty2
                                MPORT_8.dirty1 <= _WIRE_11.dirty1
                                MPORT_8.way_hot <= _WIRE_11.way_hot
                              else :
                                wire _WIRE_13 : UInt<20>[2] @[Memory.scala 354:56]
                                _WIRE_13[0] <= reg_tag[0] @[Memory.scala 354:56]
                                _WIRE_13[1] <= reg_req_addr.tag @[Memory.scala 354:56]
                                write mport MPORT_9 = tag_array[reg_req_addr.index], clock
                                MPORT_9[0] <= _WIRE_13[0]
                                MPORT_9[1] <= _WIRE_13[1]
                                io.cache_array2.en <= UInt<1>("h1") @[Memory.scala 355:32]
                                node _io_cache_array2_we_T_1 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
                                io.cache_array2.we <= _io_cache_array2_we_T_1 @[Memory.scala 356:32]
                                io.cache_array2.addr <= reg_req_addr.index @[Memory.scala 357:34]
                                node _io_cache_array2_wdata_T_1 = bits(wstrb_2, 0, 0) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_2 = bits(wdata_2, 7, 0) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_3 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_4 = bits(_io_cache_array2_wdata_T_3, 7, 0) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_5 = mux(_io_cache_array2_wdata_T_1, _io_cache_array2_wdata_T_2, _io_cache_array2_wdata_T_4) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_6 = bits(wstrb_2, 1, 1) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_7 = bits(wdata_2, 15, 8) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_8 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_9 = bits(_io_cache_array2_wdata_T_8, 15, 8) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_10 = mux(_io_cache_array2_wdata_T_6, _io_cache_array2_wdata_T_7, _io_cache_array2_wdata_T_9) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_11 = bits(wstrb_2, 2, 2) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_12 = bits(wdata_2, 23, 16) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_13 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_14 = bits(_io_cache_array2_wdata_T_13, 23, 16) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_15 = mux(_io_cache_array2_wdata_T_11, _io_cache_array2_wdata_T_12, _io_cache_array2_wdata_T_14) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_16 = bits(wstrb_2, 3, 3) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_17 = bits(wdata_2, 31, 24) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_18 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_19 = bits(_io_cache_array2_wdata_T_18, 31, 24) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_20 = mux(_io_cache_array2_wdata_T_16, _io_cache_array2_wdata_T_17, _io_cache_array2_wdata_T_19) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_21 = bits(wstrb_2, 4, 4) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_22 = bits(wdata_2, 39, 32) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_23 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_24 = bits(_io_cache_array2_wdata_T_23, 39, 32) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_25 = mux(_io_cache_array2_wdata_T_21, _io_cache_array2_wdata_T_22, _io_cache_array2_wdata_T_24) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_26 = bits(wstrb_2, 5, 5) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_27 = bits(wdata_2, 47, 40) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_28 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_29 = bits(_io_cache_array2_wdata_T_28, 47, 40) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_30 = mux(_io_cache_array2_wdata_T_26, _io_cache_array2_wdata_T_27, _io_cache_array2_wdata_T_29) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_31 = bits(wstrb_2, 6, 6) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_32 = bits(wdata_2, 55, 48) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_33 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_34 = bits(_io_cache_array2_wdata_T_33, 55, 48) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_35 = mux(_io_cache_array2_wdata_T_31, _io_cache_array2_wdata_T_32, _io_cache_array2_wdata_T_34) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_36 = bits(wstrb_2, 7, 7) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_37 = bits(wdata_2, 63, 56) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_38 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_39 = bits(_io_cache_array2_wdata_T_38, 63, 56) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_40 = mux(_io_cache_array2_wdata_T_36, _io_cache_array2_wdata_T_37, _io_cache_array2_wdata_T_39) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_41 = bits(wstrb_2, 8, 8) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_42 = bits(wdata_2, 71, 64) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_43 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_44 = bits(_io_cache_array2_wdata_T_43, 71, 64) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_45 = mux(_io_cache_array2_wdata_T_41, _io_cache_array2_wdata_T_42, _io_cache_array2_wdata_T_44) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_46 = bits(wstrb_2, 9, 9) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_47 = bits(wdata_2, 79, 72) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_48 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_49 = bits(_io_cache_array2_wdata_T_48, 79, 72) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_50 = mux(_io_cache_array2_wdata_T_46, _io_cache_array2_wdata_T_47, _io_cache_array2_wdata_T_49) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_51 = bits(wstrb_2, 10, 10) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_52 = bits(wdata_2, 87, 80) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_53 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_54 = bits(_io_cache_array2_wdata_T_53, 87, 80) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_55 = mux(_io_cache_array2_wdata_T_51, _io_cache_array2_wdata_T_52, _io_cache_array2_wdata_T_54) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_56 = bits(wstrb_2, 11, 11) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_57 = bits(wdata_2, 95, 88) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_58 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_59 = bits(_io_cache_array2_wdata_T_58, 95, 88) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_60 = mux(_io_cache_array2_wdata_T_56, _io_cache_array2_wdata_T_57, _io_cache_array2_wdata_T_59) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_61 = bits(wstrb_2, 12, 12) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_62 = bits(wdata_2, 103, 96) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_63 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_64 = bits(_io_cache_array2_wdata_T_63, 103, 96) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_65 = mux(_io_cache_array2_wdata_T_61, _io_cache_array2_wdata_T_62, _io_cache_array2_wdata_T_64) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_66 = bits(wstrb_2, 13, 13) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_67 = bits(wdata_2, 111, 104) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_68 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_69 = bits(_io_cache_array2_wdata_T_68, 111, 104) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_70 = mux(_io_cache_array2_wdata_T_66, _io_cache_array2_wdata_T_67, _io_cache_array2_wdata_T_69) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_71 = bits(wstrb_2, 14, 14) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_72 = bits(wdata_2, 119, 112) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_73 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_74 = bits(_io_cache_array2_wdata_T_73, 119, 112) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_75 = mux(_io_cache_array2_wdata_T_71, _io_cache_array2_wdata_T_72, _io_cache_array2_wdata_T_74) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_76 = bits(wstrb_2, 15, 15) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_77 = bits(wdata_2, 127, 120) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_78 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_79 = bits(_io_cache_array2_wdata_T_78, 127, 120) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_80 = mux(_io_cache_array2_wdata_T_76, _io_cache_array2_wdata_T_77, _io_cache_array2_wdata_T_79) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_81 = bits(wstrb_2, 16, 16) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_82 = bits(wdata_2, 135, 128) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_83 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_84 = bits(_io_cache_array2_wdata_T_83, 135, 128) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_85 = mux(_io_cache_array2_wdata_T_81, _io_cache_array2_wdata_T_82, _io_cache_array2_wdata_T_84) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_86 = bits(wstrb_2, 17, 17) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_87 = bits(wdata_2, 143, 136) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_88 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_89 = bits(_io_cache_array2_wdata_T_88, 143, 136) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_90 = mux(_io_cache_array2_wdata_T_86, _io_cache_array2_wdata_T_87, _io_cache_array2_wdata_T_89) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_91 = bits(wstrb_2, 18, 18) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_92 = bits(wdata_2, 151, 144) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_93 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_94 = bits(_io_cache_array2_wdata_T_93, 151, 144) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_95 = mux(_io_cache_array2_wdata_T_91, _io_cache_array2_wdata_T_92, _io_cache_array2_wdata_T_94) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_96 = bits(wstrb_2, 19, 19) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_97 = bits(wdata_2, 159, 152) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_98 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_99 = bits(_io_cache_array2_wdata_T_98, 159, 152) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_100 = mux(_io_cache_array2_wdata_T_96, _io_cache_array2_wdata_T_97, _io_cache_array2_wdata_T_99) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_101 = bits(wstrb_2, 20, 20) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_102 = bits(wdata_2, 167, 160) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_103 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_104 = bits(_io_cache_array2_wdata_T_103, 167, 160) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_105 = mux(_io_cache_array2_wdata_T_101, _io_cache_array2_wdata_T_102, _io_cache_array2_wdata_T_104) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_106 = bits(wstrb_2, 21, 21) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_107 = bits(wdata_2, 175, 168) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_108 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_109 = bits(_io_cache_array2_wdata_T_108, 175, 168) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_110 = mux(_io_cache_array2_wdata_T_106, _io_cache_array2_wdata_T_107, _io_cache_array2_wdata_T_109) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_111 = bits(wstrb_2, 22, 22) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_112 = bits(wdata_2, 183, 176) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_113 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_114 = bits(_io_cache_array2_wdata_T_113, 183, 176) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_115 = mux(_io_cache_array2_wdata_T_111, _io_cache_array2_wdata_T_112, _io_cache_array2_wdata_T_114) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_116 = bits(wstrb_2, 23, 23) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_117 = bits(wdata_2, 191, 184) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_118 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_119 = bits(_io_cache_array2_wdata_T_118, 191, 184) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_120 = mux(_io_cache_array2_wdata_T_116, _io_cache_array2_wdata_T_117, _io_cache_array2_wdata_T_119) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_121 = bits(wstrb_2, 24, 24) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_122 = bits(wdata_2, 199, 192) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_123 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_124 = bits(_io_cache_array2_wdata_T_123, 199, 192) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_125 = mux(_io_cache_array2_wdata_T_121, _io_cache_array2_wdata_T_122, _io_cache_array2_wdata_T_124) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_126 = bits(wstrb_2, 25, 25) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_127 = bits(wdata_2, 207, 200) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_128 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_129 = bits(_io_cache_array2_wdata_T_128, 207, 200) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_130 = mux(_io_cache_array2_wdata_T_126, _io_cache_array2_wdata_T_127, _io_cache_array2_wdata_T_129) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_131 = bits(wstrb_2, 26, 26) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_132 = bits(wdata_2, 215, 208) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_133 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_134 = bits(_io_cache_array2_wdata_T_133, 215, 208) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_135 = mux(_io_cache_array2_wdata_T_131, _io_cache_array2_wdata_T_132, _io_cache_array2_wdata_T_134) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_136 = bits(wstrb_2, 27, 27) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_137 = bits(wdata_2, 223, 216) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_138 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_139 = bits(_io_cache_array2_wdata_T_138, 223, 216) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_140 = mux(_io_cache_array2_wdata_T_136, _io_cache_array2_wdata_T_137, _io_cache_array2_wdata_T_139) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_141 = bits(wstrb_2, 28, 28) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_142 = bits(wdata_2, 231, 224) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_143 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_144 = bits(_io_cache_array2_wdata_T_143, 231, 224) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_145 = mux(_io_cache_array2_wdata_T_141, _io_cache_array2_wdata_T_142, _io_cache_array2_wdata_T_144) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_146 = bits(wstrb_2, 29, 29) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_147 = bits(wdata_2, 239, 232) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_148 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_149 = bits(_io_cache_array2_wdata_T_148, 239, 232) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_150 = mux(_io_cache_array2_wdata_T_146, _io_cache_array2_wdata_T_147, _io_cache_array2_wdata_T_149) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_151 = bits(wstrb_2, 30, 30) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_152 = bits(wdata_2, 247, 240) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_153 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_154 = bits(_io_cache_array2_wdata_T_153, 247, 240) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_155 = mux(_io_cache_array2_wdata_T_151, _io_cache_array2_wdata_T_152, _io_cache_array2_wdata_T_154) @[Memory.scala 359:18]
                                node _io_cache_array2_wdata_T_156 = bits(wstrb_2, 31, 31) @[Memory.scala 359:24]
                                node _io_cache_array2_wdata_T_157 = bits(wdata_2, 255, 248) @[Memory.scala 359:34]
                                node _io_cache_array2_wdata_T_158 = cat(line_3.line_u, line_3.line_l) @[Memory.scala 359:53]
                                node _io_cache_array2_wdata_T_159 = bits(_io_cache_array2_wdata_T_158, 255, 248) @[Memory.scala 359:59]
                                node _io_cache_array2_wdata_T_160 = mux(_io_cache_array2_wdata_T_156, _io_cache_array2_wdata_T_157, _io_cache_array2_wdata_T_159) @[Memory.scala 359:18]
                                node io_cache_array2_wdata_lo_lo_lo_lo = cat(_io_cache_array2_wdata_T_10, _io_cache_array2_wdata_T_5) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_lo_lo_lo_hi = cat(_io_cache_array2_wdata_T_20, _io_cache_array2_wdata_T_15) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_lo_lo_lo = cat(io_cache_array2_wdata_lo_lo_lo_hi, io_cache_array2_wdata_lo_lo_lo_lo) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_lo_lo_hi_lo = cat(_io_cache_array2_wdata_T_30, _io_cache_array2_wdata_T_25) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_lo_lo_hi_hi = cat(_io_cache_array2_wdata_T_40, _io_cache_array2_wdata_T_35) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_lo_lo_hi = cat(io_cache_array2_wdata_lo_lo_hi_hi, io_cache_array2_wdata_lo_lo_hi_lo) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_lo_lo = cat(io_cache_array2_wdata_lo_lo_hi, io_cache_array2_wdata_lo_lo_lo) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_lo_hi_lo_lo = cat(_io_cache_array2_wdata_T_50, _io_cache_array2_wdata_T_45) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_lo_hi_lo_hi = cat(_io_cache_array2_wdata_T_60, _io_cache_array2_wdata_T_55) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_lo_hi_lo = cat(io_cache_array2_wdata_lo_hi_lo_hi, io_cache_array2_wdata_lo_hi_lo_lo) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_lo_hi_hi_lo = cat(_io_cache_array2_wdata_T_70, _io_cache_array2_wdata_T_65) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_lo_hi_hi_hi = cat(_io_cache_array2_wdata_T_80, _io_cache_array2_wdata_T_75) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_lo_hi_hi = cat(io_cache_array2_wdata_lo_hi_hi_hi, io_cache_array2_wdata_lo_hi_hi_lo) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_lo_hi = cat(io_cache_array2_wdata_lo_hi_hi, io_cache_array2_wdata_lo_hi_lo) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_lo = cat(io_cache_array2_wdata_lo_hi, io_cache_array2_wdata_lo_lo) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_hi_lo_lo_lo = cat(_io_cache_array2_wdata_T_90, _io_cache_array2_wdata_T_85) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_hi_lo_lo_hi = cat(_io_cache_array2_wdata_T_100, _io_cache_array2_wdata_T_95) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_hi_lo_lo = cat(io_cache_array2_wdata_hi_lo_lo_hi, io_cache_array2_wdata_hi_lo_lo_lo) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_hi_lo_hi_lo = cat(_io_cache_array2_wdata_T_110, _io_cache_array2_wdata_T_105) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_hi_lo_hi_hi = cat(_io_cache_array2_wdata_T_120, _io_cache_array2_wdata_T_115) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_hi_lo_hi = cat(io_cache_array2_wdata_hi_lo_hi_hi, io_cache_array2_wdata_hi_lo_hi_lo) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_hi_lo = cat(io_cache_array2_wdata_hi_lo_hi, io_cache_array2_wdata_hi_lo_lo) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_hi_hi_lo_lo = cat(_io_cache_array2_wdata_T_130, _io_cache_array2_wdata_T_125) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_hi_hi_lo_hi = cat(_io_cache_array2_wdata_T_140, _io_cache_array2_wdata_T_135) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_hi_hi_lo = cat(io_cache_array2_wdata_hi_hi_lo_hi, io_cache_array2_wdata_hi_hi_lo_lo) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_hi_hi_hi_lo = cat(_io_cache_array2_wdata_T_150, _io_cache_array2_wdata_T_145) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_hi_hi_hi_hi = cat(_io_cache_array2_wdata_T_160, _io_cache_array2_wdata_T_155) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_hi_hi_hi = cat(io_cache_array2_wdata_hi_hi_hi_hi, io_cache_array2_wdata_hi_hi_hi_lo) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_hi_hi = cat(io_cache_array2_wdata_hi_hi_hi, io_cache_array2_wdata_hi_hi_lo) @[Cat.scala 31:58]
                                node io_cache_array2_wdata_hi = cat(io_cache_array2_wdata_hi_hi, io_cache_array2_wdata_hi_lo) @[Cat.scala 31:58]
                                node _io_cache_array2_wdata_T_161 = cat(io_cache_array2_wdata_hi, io_cache_array2_wdata_lo) @[Cat.scala 31:58]
                                io.cache_array2.wdata <= _io_cache_array2_wdata_T_161 @[Memory.scala 358:35]
                                node hi_6 = cat(UInt<1>("h1"), reg_lru.dirty1) @[Cat.scala 31:58]
                                node _T_93 = cat(hi_6, UInt<1>("h1")) @[Cat.scala 31:58]
                                wire _WIRE_14 : { way_hot : UInt<1>, dirty1 : UInt<1>, dirty2 : UInt<1>} @[Memory.scala 361:90]
                                wire _WIRE_15 : UInt<3>
                                _WIRE_15 <= _T_93
                                node _T_94 = bits(_WIRE_15, 0, 0) @[Memory.scala 361:90]
                                _WIRE_14.dirty2 <= _T_94 @[Memory.scala 361:90]
                                node _T_95 = bits(_WIRE_15, 1, 1) @[Memory.scala 361:90]
                                _WIRE_14.dirty1 <= _T_95 @[Memory.scala 361:90]
                                node _T_96 = bits(_WIRE_15, 2, 2) @[Memory.scala 361:90]
                                _WIRE_14.way_hot <= _T_96 @[Memory.scala 361:90]
                                write mport MPORT_10 = lru_array[reg_req_addr.index], clock
                                MPORT_10.dirty2 <= _WIRE_14.dirty2
                                MPORT_10.dirty1 <= _WIRE_14.dirty1
                                MPORT_10.way_hot <= _WIRE_14.way_hot
                          dcache_state <= UInt<1>("h0") @[Memory.scala 364:22]
    node _T_97 = asUInt(reset) @[Memory.scala 369:9]
    node _T_98 = eq(_T_97, UInt<1>("h0")) @[Memory.scala 369:9]
    when _T_98 : @[Memory.scala 369:9]
      printf(clock, UInt<1>("h1"), "io.dmem.rready  : %d\n", io.dmem.rready) : printf @[Memory.scala 369:9]
    node _T_99 = asUInt(reset) @[Memory.scala 370:9]
    node _T_100 = eq(_T_99, UInt<1>("h0")) @[Memory.scala 370:9]
    when _T_100 : @[Memory.scala 370:9]
      printf(clock, UInt<1>("h1"), "io.dmem.wready  : %d\n", io.dmem.wready) : printf_1 @[Memory.scala 370:9]
    node _T_101 = asUInt(reset) @[Memory.scala 371:9]
    node _T_102 = eq(_T_101, UInt<1>("h0")) @[Memory.scala 371:9]
    when _T_102 : @[Memory.scala 371:9]
      printf(clock, UInt<1>("h1"), "io.dmem.ren     : %d\n", io.dmem.ren) : printf_2 @[Memory.scala 371:9]
    node _T_103 = asUInt(reset) @[Memory.scala 372:9]
    node _T_104 = eq(_T_103, UInt<1>("h0")) @[Memory.scala 372:9]
    when _T_104 : @[Memory.scala 372:9]
      printf(clock, UInt<1>("h1"), "io.dmem.wen     : %d\n", io.dmem.wen) : printf_3 @[Memory.scala 372:9]
    node _T_105 = asUInt(reset) @[Memory.scala 373:9]
    node _T_106 = eq(_T_105, UInt<1>("h0")) @[Memory.scala 373:9]
    when _T_106 : @[Memory.scala 373:9]
      printf(clock, UInt<1>("h1"), "io.dmem.raddr   : 0x%x\n", io.dmem.raddr) : printf_4 @[Memory.scala 373:9]
    node _T_107 = asUInt(reset) @[Memory.scala 374:9]
    node _T_108 = eq(_T_107, UInt<1>("h0")) @[Memory.scala 374:9]
    when _T_108 : @[Memory.scala 374:9]
      printf(clock, UInt<1>("h1"), "io.dmem.waddr   : 0x%x\n", io.dmem.waddr) : printf_5 @[Memory.scala 374:9]
    node hi_7 = cat(reg_req_addr.tag, reg_req_addr.index) @[Memory.scala 375:59]
    node _T_109 = cat(hi_7, reg_req_addr.line_off) @[Memory.scala 375:59]
    node _T_110 = asUInt(reset) @[Memory.scala 375:9]
    node _T_111 = eq(_T_110, UInt<1>("h0")) @[Memory.scala 375:9]
    when _T_111 : @[Memory.scala 375:9]
      printf(clock, UInt<1>("h1"), "reg_req_addr    : 0x%x\n", _T_109) : printf_6 @[Memory.scala 375:9]
    node _T_112 = asUInt(reset) @[Memory.scala 376:9]
    node _T_113 = eq(_T_112, UInt<1>("h0")) @[Memory.scala 376:9]
    when _T_113 : @[Memory.scala 376:9]
      printf(clock, UInt<1>("h1"), "reg_req_addr.tag: 0x%x\n", reg_req_addr.tag) : printf_7 @[Memory.scala 376:9]
    node _T_114 = asUInt(reset) @[Memory.scala 377:9]
    node _T_115 = eq(_T_114, UInt<1>("h0")) @[Memory.scala 377:9]
    when _T_115 : @[Memory.scala 377:9]
      printf(clock, UInt<1>("h1"), "reg_req_addr.ind: 0x%x\n", reg_req_addr.index) : printf_8 @[Memory.scala 377:9]
    node _T_116 = asUInt(reset) @[Memory.scala 378:9]
    node _T_117 = eq(_T_116, UInt<1>("h0")) @[Memory.scala 378:9]
    when _T_117 : @[Memory.scala 378:9]
      printf(clock, UInt<1>("h1"), "reg_req_addr.off: 0x%x\n", reg_req_addr.line_off) : printf_9 @[Memory.scala 378:9]
    node _T_118 = asUInt(reset) @[Memory.scala 379:9]
    node _T_119 = eq(_T_118, UInt<1>("h0")) @[Memory.scala 379:9]
    when _T_119 : @[Memory.scala 379:9]
      printf(clock, UInt<1>("h1"), "reg_tag(0)      : 0x%x\n", reg_tag[0]) : printf_10 @[Memory.scala 379:9]
    node _T_120 = asUInt(reset) @[Memory.scala 380:9]
    node _T_121 = eq(_T_120, UInt<1>("h0")) @[Memory.scala 380:9]
    when _T_121 : @[Memory.scala 380:9]
      printf(clock, UInt<1>("h1"), "reg_tag(1)      : 0x%x\n", reg_tag[1]) : printf_11 @[Memory.scala 380:9]
    node hi_8 = cat(reg_lru.way_hot, reg_lru.dirty1) @[Memory.scala 381:54]
    node _T_122 = cat(hi_8, reg_lru.dirty2) @[Memory.scala 381:54]
    node _T_123 = asUInt(reset) @[Memory.scala 381:9]
    node _T_124 = eq(_T_123, UInt<1>("h0")) @[Memory.scala 381:9]
    when _T_124 : @[Memory.scala 381:9]
      printf(clock, UInt<1>("h1"), "reg_lru         : 0x%x\n", _T_122) : printf_12 @[Memory.scala 381:9]
    node _T_125 = asUInt(dcache_state) @[Memory.scala 384:45]
    node _T_126 = asUInt(reset) @[Memory.scala 384:9]
    node _T_127 = eq(_T_126, UInt<1>("h0")) @[Memory.scala 384:9]
    when _T_127 : @[Memory.scala 384:9]
      printf(clock, UInt<1>("h1"), "dcache_state    : %d\n", _T_125) : printf_13 @[Memory.scala 384:9]

  module SingleCycleMem :
    input clock : Clock
    input reset : Reset
    output io : { mem : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, rready : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}, read : { address : UInt<9>, flip data : UInt<32>, enable : UInt<1>}, write : { address : UInt<9>, data : UInt<32>, enable : UInt<1>}}

    node _io_read_address_T = bits(io.mem.raddr, 11, 2) @[SingleCycleMem.scala 15:34]
    io.read.address <= _io_read_address_T @[SingleCycleMem.scala 15:19]
    io.read.enable <= io.mem.ren @[SingleCycleMem.scala 16:18]
    io.mem.rdata <= io.read.data @[SingleCycleMem.scala 17:16]
    reg io_mem_rvalid_REG : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[SingleCycleMem.scala 18:27]
    io_mem_rvalid_REG <= io.mem.ren @[SingleCycleMem.scala 18:27]
    io.mem.rvalid <= io_mem_rvalid_REG @[SingleCycleMem.scala 18:17]
    io.mem.rready <= UInt<1>("h1") @[SingleCycleMem.scala 19:17]
    node _io_write_address_T = bits(io.mem.waddr, 11, 2) @[SingleCycleMem.scala 21:35]
    io.write.address <= _io_write_address_T @[SingleCycleMem.scala 21:20]
    io.write.enable <= io.mem.wen @[SingleCycleMem.scala 22:19]
    io.write.data <= io.mem.wdata @[SingleCycleMem.scala 23:17]
    io.mem.wready <= UInt<1>("h1") @[SingleCycleMem.scala 24:17]

  extmodule SRAM :
    input clock : Clock
    input en : UInt<1>
    input we : UInt<32>
    input addr : UInt<7>
    input wdata : UInt<256>
    output rdata : UInt<256>
    defname = SRAM
    parameter NUM_COL = 32
    parameter COL_WIDTH = 8
    parameter ADDR_WIDTH = 7
    parameter DATA_WIDTH = 256

  extmodule SRAM_1 :
    input clock : Clock
    input en : UInt<1>
    input we : UInt<32>
    input addr : UInt<7>
    input wdata : UInt<256>
    output rdata : UInt<256>
    defname = SRAM
    parameter NUM_COL = 32
    parameter COL_WIDTH = 8
    parameter ADDR_WIDTH = 7
    parameter DATA_WIDTH = 256

  module Gpio :
    input clock : Clock
    input reset : Reset
    output io : { mem : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, rready : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}, gpio : UInt<32>}

    reg output : UInt<32>, clock with :
      reset => (reset, UInt<32>("hff")) @[Gpio.scala 14:23]
    io.gpio <= output @[Gpio.scala 15:11]
    io.mem.rdata <= UInt<32>("hdeadbeef") @[Gpio.scala 17:16]
    io.mem.rvalid <= UInt<1>("h1") @[Gpio.scala 18:17]
    io.mem.rready <= UInt<1>("h1") @[Gpio.scala 19:17]
    io.mem.wready <= UInt<1>("h1") @[Gpio.scala 20:17]
    when io.mem.wen : @[Gpio.scala 21:20]
      output <= io.mem.wdata @[Gpio.scala 22:12]

  module UartTx :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}, tx : UInt<1>}

    reg rateCounter : UInt<10>, clock with :
      reset => (reset, UInt<10>("h0")) @[Uart.scala 13:30]
    reg bitCounter : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Uart.scala 14:29]
    reg bits : UInt<1>[10], clock with :
      reset => (UInt<1>("h0"), bits) @[Uart.scala 15:19]
    node _io_tx_T = eq(bitCounter, UInt<1>("h0")) @[Uart.scala 17:25]
    node _io_tx_T_1 = or(_io_tx_T, bits[0]) @[Uart.scala 17:33]
    io.tx <= _io_tx_T_1 @[Uart.scala 17:11]
    node _io_in_ready_T = eq(bitCounter, UInt<1>("h0")) @[Uart.scala 18:31]
    io.in.ready <= _io_in_ready_T @[Uart.scala 18:17]
    node _T = and(io.in.valid, io.in.ready) @[Uart.scala 20:22]
    when _T : @[Uart.scala 20:38]
      node hi = cat(UInt<1>("h1"), io.in.bits) @[Cat.scala 31:58]
      node _T_1 = cat(hi, UInt<1>("h0")) @[Cat.scala 31:58]
      node _T_2 = bits(_T_1, 0, 0) @[Uart.scala 21:43]
      node _T_3 = bits(_T_1, 1, 1) @[Uart.scala 21:43]
      node _T_4 = bits(_T_1, 2, 2) @[Uart.scala 21:43]
      node _T_5 = bits(_T_1, 3, 3) @[Uart.scala 21:43]
      node _T_6 = bits(_T_1, 4, 4) @[Uart.scala 21:43]
      node _T_7 = bits(_T_1, 5, 5) @[Uart.scala 21:43]
      node _T_8 = bits(_T_1, 6, 6) @[Uart.scala 21:43]
      node _T_9 = bits(_T_1, 7, 7) @[Uart.scala 21:43]
      node _T_10 = bits(_T_1, 8, 8) @[Uart.scala 21:43]
      node _T_11 = bits(_T_1, 9, 9) @[Uart.scala 21:43]
      bits[0] <= _T_2 @[Uart.scala 21:14]
      bits[1] <= _T_3 @[Uart.scala 21:14]
      bits[2] <= _T_4 @[Uart.scala 21:14]
      bits[3] <= _T_5 @[Uart.scala 21:14]
      bits[4] <= _T_6 @[Uart.scala 21:14]
      bits[5] <= _T_7 @[Uart.scala 21:14]
      bits[6] <= _T_8 @[Uart.scala 21:14]
      bits[7] <= _T_9 @[Uart.scala 21:14]
      bits[8] <= _T_10 @[Uart.scala 21:14]
      bits[9] <= _T_11 @[Uart.scala 21:14]
      bitCounter <= UInt<4>("ha") @[Uart.scala 22:20]
      rateCounter <= UInt<10>("h363") @[Uart.scala 23:21]
    node _T_12 = gt(bitCounter, UInt<1>("h0")) @[Uart.scala 26:22]
    when _T_12 : @[Uart.scala 26:30]
      node _T_13 = eq(rateCounter, UInt<1>("h0")) @[Uart.scala 27:26]
      when _T_13 : @[Uart.scala 27:35]
        bits[0] <= bits[1] @[Uart.scala 29:54]
        bits[1] <= bits[2] @[Uart.scala 29:54]
        bits[2] <= bits[3] @[Uart.scala 29:54]
        bits[3] <= bits[4] @[Uart.scala 29:54]
        bits[4] <= bits[5] @[Uart.scala 29:54]
        bits[5] <= bits[6] @[Uart.scala 29:54]
        bits[6] <= bits[7] @[Uart.scala 29:54]
        bits[7] <= bits[8] @[Uart.scala 29:54]
        bits[8] <= bits[9] @[Uart.scala 29:54]
        node _bitCounter_T = sub(bitCounter, UInt<1>("h1")) @[Uart.scala 30:38]
        node _bitCounter_T_1 = tail(_bitCounter_T, 1) @[Uart.scala 30:38]
        bitCounter <= _bitCounter_T_1 @[Uart.scala 30:24]
        rateCounter <= UInt<10>("h363") @[Uart.scala 31:25]
      else :
        node _rateCounter_T = sub(rateCounter, UInt<1>("h1")) @[Uart.scala 33:40]
        node _rateCounter_T_1 = tail(_rateCounter_T, 1) @[Uart.scala 33:40]
        rateCounter <= _rateCounter_T_1 @[Uart.scala 33:25]

  module Uart :
    input clock : Clock
    input reset : Reset
    output io : { mem : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, rready : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}, intr : UInt<1>, tx : UInt<1>}

    inst tx of UartTx @[Uart.scala 101:18]
    tx.clock <= clock
    tx.reset <= reset
    reg tx_empty : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[Uart.scala 102:25]
    wire tx_ready : UInt<1>
    tx_ready <= tx.io.in.ready
    reg tx_data : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[Uart.scala 104:24]
    reg tx_intr_en : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Uart.scala 105:27]
    node _tx_io_in_valid_T = eq(tx_empty, UInt<1>("h0")) @[Uart.scala 106:21]
    tx.io.in.valid <= _tx_io_in_valid_T @[Uart.scala 106:18]
    tx.io.in.bits <= tx_data @[Uart.scala 107:17]
    when io.mem.ren : @[Uart.scala 109:21]
      node _T = eq(io.mem.raddr, UInt<1>("h0")) @[Uart.scala 110:24]
      when _T : @[Uart.scala 110:33]
        node _io_mem_rdata_T = eq(tx_empty, UInt<1>("h0")) @[Uart.scala 111:39]
        node io_mem_rdata_lo = cat(UInt<1>("h0"), tx_intr_en) @[Cat.scala 31:58]
        node io_mem_rdata_hi = cat(UInt<29>("h0"), _io_mem_rdata_T) @[Cat.scala 31:58]
        node _io_mem_rdata_T_1 = cat(io_mem_rdata_hi, io_mem_rdata_lo) @[Cat.scala 31:58]
        io.mem.rdata <= _io_mem_rdata_T_1 @[Uart.scala 111:20]
      else :
        io.mem.rdata <= UInt<32>("h0") @[Uart.scala 113:20]
      io.mem.rvalid <= UInt<1>("h1") @[Uart.scala 115:19]
    else :
      io.mem.rdata <= UInt<32>("h0") @[Uart.scala 117:18]
      io.mem.rvalid <= UInt<1>("h0") @[Uart.scala 118:19]
    io.mem.rready <= UInt<1>("h1") @[Uart.scala 120:17]
    when io.mem.wen : @[Uart.scala 122:21]
      node _T_1 = eq(io.mem.waddr, UInt<1>("h0")) @[Uart.scala 123:24]
      when _T_1 : @[Uart.scala 123:33]
        node _tx_intr_en_T = bits(io.mem.wdata, 0, 0) @[Uart.scala 124:33]
        node _tx_intr_en_T_1 = bits(_tx_intr_en_T, 0, 0) @[Uart.scala 124:37]
        tx_intr_en <= _tx_intr_en_T_1 @[Uart.scala 124:18]
      else :
        node _T_2 = eq(io.mem.waddr, UInt<3>("h4")) @[Uart.scala 125:30]
        when _T_2 : @[Uart.scala 125:39]
          when tx_empty : @[Uart.scala 126:23]
            tx_empty <= UInt<1>("h0") @[Uart.scala 127:18]
            tx_data <= io.mem.wdata @[Uart.scala 128:17]
    io.mem.wready <= UInt<1>("h1") @[Uart.scala 132:17]
    node _T_3 = eq(tx_empty, UInt<1>("h0")) @[Uart.scala 134:8]
    node _T_4 = and(_T_3, tx_ready) @[Uart.scala 134:18]
    when _T_4 : @[Uart.scala 134:31]
      tx_empty <= UInt<1>("h1") @[Uart.scala 135:14]
    node _io_intr_T = and(tx_empty, tx_intr_en) @[Uart.scala 138:23]
    io.intr <= _io_intr_T @[Uart.scala 138:11]
    io.tx <= tx.io.tx @[Uart.scala 139:9]

  module Config :
    input clock : Clock
    input reset : Reset
    output io : { mem : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, rready : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}}

    node _io_mem_rdata_T = bits(io.mem.raddr, 2, 2) @[Top.scala 18:41]
    node _io_mem_rdata_T_1 = eq(UInt<1>("h1"), _io_mem_rdata_T) @[Mux.scala 81:61]
    node _io_mem_rdata_T_2 = mux(_io_mem_rdata_T_1, UInt<27>("h5f678fe"), UInt<25>("h1234567")) @[Mux.scala 81:58]
    io.mem.rdata <= _io_mem_rdata_T_2 @[Top.scala 18:16]
    io.mem.rvalid <= UInt<1>("h1") @[Top.scala 22:17]
    io.mem.rready <= UInt<1>("h1") @[Top.scala 23:17]
    io.mem.wready <= UInt<1>("h1") @[Top.scala 24:17]

  module DMemDecoder :
    input clock : Clock
    input reset : Reset
    output io : { initiator : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, rready : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}, flip targets : { flip raddr : UInt<32>, rdata : UInt<32>, flip ren : UInt<1>, rvalid : UInt<1>, rready : UInt<1>, flip waddr : UInt<32>, flip wen : UInt<1>, wready : UInt<1>, flip wstrb : UInt<4>, flip wdata : UInt<32>}[6]}

    wire rvalid : UInt<1>
    rvalid <= UInt<1>("h1")
    wire rdata : UInt<32>
    rdata <= UInt<32>("hdeadbeef")
    wire rready : UInt<1>
    rready <= UInt<1>("h0")
    wire wready : UInt<1>
    wready <= UInt<1>("h0")
    io.initiator.rvalid <= rvalid @[Decoder.scala 19:23]
    io.initiator.rdata <= rdata @[Decoder.scala 20:22]
    io.initiator.rready <= rready @[Decoder.scala 21:23]
    io.initiator.wready <= wready @[Decoder.scala 22:23]
    wire raddr : UInt<32>
    raddr <= UInt<32>("h0")
    wire ren : UInt<1>
    ren <= UInt<1>("h0")
    wire waddr : UInt<32>
    waddr <= UInt<32>("h0")
    wire wen : UInt<1>
    wen <= UInt<1>("h0")
    wire wdata : UInt<32>
    wdata <= UInt<32>("hdeadbeef")
    wire wstrb : UInt<4>
    wstrb <= UInt<4>("hf")
    io.targets[0].raddr <= raddr @[Decoder.scala 34:18]
    io.targets[0].ren <= ren @[Decoder.scala 35:16]
    io.targets[0].waddr <= waddr @[Decoder.scala 36:18]
    io.targets[0].wen <= wen @[Decoder.scala 37:16]
    io.targets[0].wdata <= wdata @[Decoder.scala 38:18]
    io.targets[0].wstrb <= wstrb @[Decoder.scala 39:18]
    node _T = leq(UInt<28>("h8000000"), io.initiator.raddr) @[Decoder.scala 41:18]
    node _T_1 = lt(io.initiator.raddr, UInt<28>("h8000800")) @[Decoder.scala 41:62]
    node _T_2 = and(_T, _T_1) @[Decoder.scala 41:40]
    when _T_2 : @[Decoder.scala 41:85]
      node _raddr_T = sub(io.initiator.raddr, UInt<28>("h8000000")) @[Decoder.scala 42:35]
      node _raddr_T_1 = tail(_raddr_T, 1) @[Decoder.scala 42:35]
      raddr <= _raddr_T_1 @[Decoder.scala 42:13]
      ren <= io.initiator.ren @[Decoder.scala 43:11]
      rvalid <= io.targets[0].rvalid @[Decoder.scala 44:14]
      rdata <= io.targets[0].rdata @[Decoder.scala 45:13]
      rready <= io.targets[0].rready @[Decoder.scala 46:14]
    node _T_3 = leq(UInt<28>("h8000000"), io.initiator.waddr) @[Decoder.scala 48:18]
    node _T_4 = lt(io.initiator.waddr, UInt<28>("h8000800")) @[Decoder.scala 48:62]
    node _T_5 = and(_T_3, _T_4) @[Decoder.scala 48:40]
    when _T_5 : @[Decoder.scala 48:85]
      node _waddr_T = sub(io.initiator.waddr, UInt<28>("h8000000")) @[Decoder.scala 49:35]
      node _waddr_T_1 = tail(_waddr_T, 1) @[Decoder.scala 49:35]
      waddr <= _waddr_T_1 @[Decoder.scala 49:13]
      wen <= io.initiator.wen @[Decoder.scala 50:11]
      wdata <= io.initiator.wdata @[Decoder.scala 51:13]
      wstrb <= io.initiator.wstrb @[Decoder.scala 52:13]
      wready <= io.targets[0].wready @[Decoder.scala 53:14]
    wire raddr_1 : UInt<32>
    raddr_1 <= UInt<32>("h0")
    wire ren_1 : UInt<1>
    ren_1 <= UInt<1>("h0")
    wire waddr_1 : UInt<32>
    waddr_1 <= UInt<32>("h0")
    wire wen_1 : UInt<1>
    wen_1 <= UInt<1>("h0")
    wire wdata_1 : UInt<32>
    wdata_1 <= UInt<32>("hdeadbeef")
    wire wstrb_1 : UInt<4>
    wstrb_1 <= UInt<4>("hf")
    io.targets[1].raddr <= raddr_1 @[Decoder.scala 34:18]
    io.targets[1].ren <= ren_1 @[Decoder.scala 35:16]
    io.targets[1].waddr <= waddr_1 @[Decoder.scala 36:18]
    io.targets[1].wen <= wen_1 @[Decoder.scala 37:16]
    io.targets[1].wdata <= wdata_1 @[Decoder.scala 38:18]
    io.targets[1].wstrb <= wstrb_1 @[Decoder.scala 39:18]
    node _T_6 = leq(UInt<30>("h20000000"), io.initiator.raddr) @[Decoder.scala 41:18]
    node _T_7 = lt(io.initiator.raddr, UInt<30>("h30000000")) @[Decoder.scala 41:62]
    node _T_8 = and(_T_6, _T_7) @[Decoder.scala 41:40]
    when _T_8 : @[Decoder.scala 41:85]
      node _raddr_T_2 = sub(io.initiator.raddr, UInt<30>("h20000000")) @[Decoder.scala 42:35]
      node _raddr_T_3 = tail(_raddr_T_2, 1) @[Decoder.scala 42:35]
      raddr_1 <= _raddr_T_3 @[Decoder.scala 42:13]
      ren_1 <= io.initiator.ren @[Decoder.scala 43:11]
      rvalid <= io.targets[1].rvalid @[Decoder.scala 44:14]
      rdata <= io.targets[1].rdata @[Decoder.scala 45:13]
      rready <= io.targets[1].rready @[Decoder.scala 46:14]
    node _T_9 = leq(UInt<30>("h20000000"), io.initiator.waddr) @[Decoder.scala 48:18]
    node _T_10 = lt(io.initiator.waddr, UInt<30>("h30000000")) @[Decoder.scala 48:62]
    node _T_11 = and(_T_9, _T_10) @[Decoder.scala 48:40]
    when _T_11 : @[Decoder.scala 48:85]
      node _waddr_T_2 = sub(io.initiator.waddr, UInt<30>("h20000000")) @[Decoder.scala 49:35]
      node _waddr_T_3 = tail(_waddr_T_2, 1) @[Decoder.scala 49:35]
      waddr_1 <= _waddr_T_3 @[Decoder.scala 49:13]
      wen_1 <= io.initiator.wen @[Decoder.scala 50:11]
      wdata_1 <= io.initiator.wdata @[Decoder.scala 51:13]
      wstrb_1 <= io.initiator.wstrb @[Decoder.scala 52:13]
      wready <= io.targets[1].wready @[Decoder.scala 53:14]
    wire raddr_2 : UInt<32>
    raddr_2 <= UInt<32>("h0")
    wire ren_2 : UInt<1>
    ren_2 <= UInt<1>("h0")
    wire waddr_2 : UInt<32>
    waddr_2 <= UInt<32>("h0")
    wire wen_2 : UInt<1>
    wen_2 <= UInt<1>("h0")
    wire wdata_2 : UInt<32>
    wdata_2 <= UInt<32>("hdeadbeef")
    wire wstrb_2 : UInt<4>
    wstrb_2 <= UInt<4>("hf")
    io.targets[2].raddr <= raddr_2 @[Decoder.scala 34:18]
    io.targets[2].ren <= ren_2 @[Decoder.scala 35:16]
    io.targets[2].waddr <= waddr_2 @[Decoder.scala 36:18]
    io.targets[2].wen <= wen_2 @[Decoder.scala 37:16]
    io.targets[2].wdata <= wdata_2 @[Decoder.scala 38:18]
    io.targets[2].wstrb <= wstrb_2 @[Decoder.scala 39:18]
    node _T_12 = leq(UInt<30>("h30000000"), io.initiator.raddr) @[Decoder.scala 41:18]
    node _T_13 = lt(io.initiator.raddr, UInt<30>("h30000040")) @[Decoder.scala 41:62]
    node _T_14 = and(_T_12, _T_13) @[Decoder.scala 41:40]
    when _T_14 : @[Decoder.scala 41:85]
      node _raddr_T_4 = sub(io.initiator.raddr, UInt<30>("h30000000")) @[Decoder.scala 42:35]
      node _raddr_T_5 = tail(_raddr_T_4, 1) @[Decoder.scala 42:35]
      raddr_2 <= _raddr_T_5 @[Decoder.scala 42:13]
      ren_2 <= io.initiator.ren @[Decoder.scala 43:11]
      rvalid <= io.targets[2].rvalid @[Decoder.scala 44:14]
      rdata <= io.targets[2].rdata @[Decoder.scala 45:13]
      rready <= io.targets[2].rready @[Decoder.scala 46:14]
    node _T_15 = leq(UInt<30>("h30000000"), io.initiator.waddr) @[Decoder.scala 48:18]
    node _T_16 = lt(io.initiator.waddr, UInt<30>("h30000040")) @[Decoder.scala 48:62]
    node _T_17 = and(_T_15, _T_16) @[Decoder.scala 48:40]
    when _T_17 : @[Decoder.scala 48:85]
      node _waddr_T_4 = sub(io.initiator.waddr, UInt<30>("h30000000")) @[Decoder.scala 49:35]
      node _waddr_T_5 = tail(_waddr_T_4, 1) @[Decoder.scala 49:35]
      waddr_2 <= _waddr_T_5 @[Decoder.scala 49:13]
      wen_2 <= io.initiator.wen @[Decoder.scala 50:11]
      wdata_2 <= io.initiator.wdata @[Decoder.scala 51:13]
      wstrb_2 <= io.initiator.wstrb @[Decoder.scala 52:13]
      wready <= io.targets[2].wready @[Decoder.scala 53:14]
    wire raddr_3 : UInt<32>
    raddr_3 <= UInt<32>("h0")
    wire ren_3 : UInt<1>
    ren_3 <= UInt<1>("h0")
    wire waddr_3 : UInt<32>
    waddr_3 <= UInt<32>("h0")
    wire wen_3 : UInt<1>
    wen_3 <= UInt<1>("h0")
    wire wdata_3 : UInt<32>
    wdata_3 <= UInt<32>("hdeadbeef")
    wire wstrb_3 : UInt<4>
    wstrb_3 <= UInt<4>("hf")
    io.targets[3].raddr <= raddr_3 @[Decoder.scala 34:18]
    io.targets[3].ren <= ren_3 @[Decoder.scala 35:16]
    io.targets[3].waddr <= waddr_3 @[Decoder.scala 36:18]
    io.targets[3].wen <= wen_3 @[Decoder.scala 37:16]
    io.targets[3].wdata <= wdata_3 @[Decoder.scala 38:18]
    io.targets[3].wstrb <= wstrb_3 @[Decoder.scala 39:18]
    node _T_18 = leq(UInt<30>("h30001000"), io.initiator.raddr) @[Decoder.scala 41:18]
    node _T_19 = lt(io.initiator.raddr, UInt<30>("h30001040")) @[Decoder.scala 41:62]
    node _T_20 = and(_T_18, _T_19) @[Decoder.scala 41:40]
    when _T_20 : @[Decoder.scala 41:85]
      node _raddr_T_6 = sub(io.initiator.raddr, UInt<30>("h30001000")) @[Decoder.scala 42:35]
      node _raddr_T_7 = tail(_raddr_T_6, 1) @[Decoder.scala 42:35]
      raddr_3 <= _raddr_T_7 @[Decoder.scala 42:13]
      ren_3 <= io.initiator.ren @[Decoder.scala 43:11]
      rvalid <= io.targets[3].rvalid @[Decoder.scala 44:14]
      rdata <= io.targets[3].rdata @[Decoder.scala 45:13]
      rready <= io.targets[3].rready @[Decoder.scala 46:14]
    node _T_21 = leq(UInt<30>("h30001000"), io.initiator.waddr) @[Decoder.scala 48:18]
    node _T_22 = lt(io.initiator.waddr, UInt<30>("h30001040")) @[Decoder.scala 48:62]
    node _T_23 = and(_T_21, _T_22) @[Decoder.scala 48:40]
    when _T_23 : @[Decoder.scala 48:85]
      node _waddr_T_6 = sub(io.initiator.waddr, UInt<30>("h30001000")) @[Decoder.scala 49:35]
      node _waddr_T_7 = tail(_waddr_T_6, 1) @[Decoder.scala 49:35]
      waddr_3 <= _waddr_T_7 @[Decoder.scala 49:13]
      wen_3 <= io.initiator.wen @[Decoder.scala 50:11]
      wdata_3 <= io.initiator.wdata @[Decoder.scala 51:13]
      wstrb_3 <= io.initiator.wstrb @[Decoder.scala 52:13]
      wready <= io.targets[3].wready @[Decoder.scala 53:14]
    wire raddr_4 : UInt<32>
    raddr_4 <= UInt<32>("h0")
    wire ren_4 : UInt<1>
    ren_4 <= UInt<1>("h0")
    wire waddr_4 : UInt<32>
    waddr_4 <= UInt<32>("h0")
    wire wen_4 : UInt<1>
    wen_4 <= UInt<1>("h0")
    wire wdata_4 : UInt<32>
    wdata_4 <= UInt<32>("hdeadbeef")
    wire wstrb_4 : UInt<4>
    wstrb_4 <= UInt<4>("hf")
    io.targets[4].raddr <= raddr_4 @[Decoder.scala 34:18]
    io.targets[4].ren <= ren_4 @[Decoder.scala 35:16]
    io.targets[4].waddr <= waddr_4 @[Decoder.scala 36:18]
    io.targets[4].wen <= wen_4 @[Decoder.scala 37:16]
    io.targets[4].wdata <= wdata_4 @[Decoder.scala 38:18]
    io.targets[4].wstrb <= wstrb_4 @[Decoder.scala 39:18]
    node _T_24 = leq(UInt<30>("h30002000"), io.initiator.raddr) @[Decoder.scala 41:18]
    node _T_25 = lt(io.initiator.raddr, UInt<30>("h30002040")) @[Decoder.scala 41:62]
    node _T_26 = and(_T_24, _T_25) @[Decoder.scala 41:40]
    when _T_26 : @[Decoder.scala 41:85]
      node _raddr_T_8 = sub(io.initiator.raddr, UInt<30>("h30002000")) @[Decoder.scala 42:35]
      node _raddr_T_9 = tail(_raddr_T_8, 1) @[Decoder.scala 42:35]
      raddr_4 <= _raddr_T_9 @[Decoder.scala 42:13]
      ren_4 <= io.initiator.ren @[Decoder.scala 43:11]
      rvalid <= io.targets[4].rvalid @[Decoder.scala 44:14]
      rdata <= io.targets[4].rdata @[Decoder.scala 45:13]
      rready <= io.targets[4].rready @[Decoder.scala 46:14]
    node _T_27 = leq(UInt<30>("h30002000"), io.initiator.waddr) @[Decoder.scala 48:18]
    node _T_28 = lt(io.initiator.waddr, UInt<30>("h30002040")) @[Decoder.scala 48:62]
    node _T_29 = and(_T_27, _T_28) @[Decoder.scala 48:40]
    when _T_29 : @[Decoder.scala 48:85]
      node _waddr_T_8 = sub(io.initiator.waddr, UInt<30>("h30002000")) @[Decoder.scala 49:35]
      node _waddr_T_9 = tail(_waddr_T_8, 1) @[Decoder.scala 49:35]
      waddr_4 <= _waddr_T_9 @[Decoder.scala 49:13]
      wen_4 <= io.initiator.wen @[Decoder.scala 50:11]
      wdata_4 <= io.initiator.wdata @[Decoder.scala 51:13]
      wstrb_4 <= io.initiator.wstrb @[Decoder.scala 52:13]
      wready <= io.targets[4].wready @[Decoder.scala 53:14]
    wire raddr_5 : UInt<32>
    raddr_5 <= UInt<32>("h0")
    wire ren_5 : UInt<1>
    ren_5 <= UInt<1>("h0")
    wire waddr_5 : UInt<32>
    waddr_5 <= UInt<32>("h0")
    wire wen_5 : UInt<1>
    wen_5 <= UInt<1>("h0")
    wire wdata_5 : UInt<32>
    wdata_5 <= UInt<32>("hdeadbeef")
    wire wstrb_5 : UInt<4>
    wstrb_5 <= UInt<4>("hf")
    io.targets[5].raddr <= raddr_5 @[Decoder.scala 34:18]
    io.targets[5].ren <= ren_5 @[Decoder.scala 35:16]
    io.targets[5].waddr <= waddr_5 @[Decoder.scala 36:18]
    io.targets[5].wen <= wen_5 @[Decoder.scala 37:16]
    io.targets[5].wdata <= wdata_5 @[Decoder.scala 38:18]
    io.targets[5].wstrb <= wstrb_5 @[Decoder.scala 39:18]
    node _T_30 = leq(UInt<31>("h40000000"), io.initiator.raddr) @[Decoder.scala 41:18]
    node _T_31 = lt(io.initiator.raddr, UInt<31>("h40000040")) @[Decoder.scala 41:62]
    node _T_32 = and(_T_30, _T_31) @[Decoder.scala 41:40]
    when _T_32 : @[Decoder.scala 41:85]
      node _raddr_T_10 = sub(io.initiator.raddr, UInt<31>("h40000000")) @[Decoder.scala 42:35]
      node _raddr_T_11 = tail(_raddr_T_10, 1) @[Decoder.scala 42:35]
      raddr_5 <= _raddr_T_11 @[Decoder.scala 42:13]
      ren_5 <= io.initiator.ren @[Decoder.scala 43:11]
      rvalid <= io.targets[5].rvalid @[Decoder.scala 44:14]
      rdata <= io.targets[5].rdata @[Decoder.scala 45:13]
      rready <= io.targets[5].rready @[Decoder.scala 46:14]
    node _T_33 = leq(UInt<31>("h40000000"), io.initiator.waddr) @[Decoder.scala 48:18]
    node _T_34 = lt(io.initiator.waddr, UInt<31>("h40000040")) @[Decoder.scala 48:62]
    node _T_35 = and(_T_33, _T_34) @[Decoder.scala 48:40]
    when _T_35 : @[Decoder.scala 48:85]
      node _waddr_T_10 = sub(io.initiator.waddr, UInt<31>("h40000000")) @[Decoder.scala 49:35]
      node _waddr_T_11 = tail(_waddr_T_10, 1) @[Decoder.scala 49:35]
      waddr_5 <= _waddr_T_11 @[Decoder.scala 49:13]
      wen_5 <= io.initiator.wen @[Decoder.scala 50:11]
      wdata_5 <= io.initiator.wdata @[Decoder.scala 51:13]
      wstrb_5 <= io.initiator.wstrb @[Decoder.scala 52:13]
      wready <= io.targets[5].wready @[Decoder.scala 53:14]

  module RiscV :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip dram : { flip ren : UInt<1>, flip wen : UInt<1>, flip addr : UInt<28>, flip wdata : UInt<128>, flip wmask : UInt<16>, flip user_busy : UInt<1>, init_calib_complete : UInt<1>, rdata : UInt<128>, rdata_valid : UInt<1>, busy : UInt<1>}, gpio : UInt<8>, uart_tx : UInt<1>, exit : UInt<1>, debugSignals : { core : { mem_reg_pc : UInt<32>, csr_rdata : UInt<32>, mem_reg_csr_addr : UInt<32>, me_intr : UInt<1>, cycle_counter : UInt<64>, instret : UInt<64>}, raddr : UInt<32>, rdata : UInt<32>, ren : UInt<1>, rvalid : UInt<1>, waddr : UInt<32>, wen : UInt<1>, wready : UInt<1>, wstrb : UInt<4>, wdata : UInt<32>, dram_init_calib_complete : UInt<1>, dram_rdata_valid : UInt<1>, dram_busy : UInt<1>, dram_ren : UInt<1>, sram1_en : UInt<1>, sram1_we : UInt<32>, sram1_addr : UInt<7>, sram2_en : UInt<1>, sram2_we : UInt<32>, sram2_addr : UInt<7>}}

    inst core of Core @[Top.scala 66:20]
    core.clock <= clock
    core.reset <= reset
    inst memory of Memory @[Top.scala 68:22]
    memory.clock <= clock
    memory.reset <= reset
    inst imem_dbus of SingleCycleMem @[Top.scala 69:25]
    imem_dbus.clock <= clock
    imem_dbus.reset <= reset
    inst sram1 of SRAM @[Top.scala 70:21]
    sram1.rdata is invalid
    sram1.wdata is invalid
    sram1.addr is invalid
    sram1.we is invalid
    sram1.en is invalid
    sram1.clock is invalid
    inst sram2 of SRAM_1 @[Top.scala 71:21]
    sram2.rdata is invalid
    sram2.wdata is invalid
    sram2.addr is invalid
    sram2.we is invalid
    sram2.en is invalid
    sram2.clock is invalid
    inst gpio of Gpio @[Top.scala 72:20]
    gpio.clock <= clock
    gpio.reset <= reset
    inst uart of Uart @[Top.scala 73:20]
    uart.clock <= clock
    uart.reset <= reset
    inst config of Config @[Top.scala 74:22]
    config.clock <= clock
    config.reset <= reset
    inst decoder of DMemDecoder @[Top.scala 76:23]
    decoder.clock <= clock
    decoder.reset <= reset
    imem_dbus.io.mem.wdata <= decoder.io.targets[0].wdata @[Top.scala 84:25]
    imem_dbus.io.mem.wstrb <= decoder.io.targets[0].wstrb @[Top.scala 84:25]
    decoder.io.targets[0].wready <= imem_dbus.io.mem.wready @[Top.scala 84:25]
    imem_dbus.io.mem.wen <= decoder.io.targets[0].wen @[Top.scala 84:25]
    imem_dbus.io.mem.waddr <= decoder.io.targets[0].waddr @[Top.scala 84:25]
    decoder.io.targets[0].rready <= imem_dbus.io.mem.rready @[Top.scala 84:25]
    decoder.io.targets[0].rvalid <= imem_dbus.io.mem.rvalid @[Top.scala 84:25]
    imem_dbus.io.mem.ren <= decoder.io.targets[0].ren @[Top.scala 84:25]
    decoder.io.targets[0].rdata <= imem_dbus.io.mem.rdata @[Top.scala 84:25]
    imem_dbus.io.mem.raddr <= decoder.io.targets[0].raddr @[Top.scala 84:25]
    memory.io.dmem.wdata <= decoder.io.targets[1].wdata @[Top.scala 85:25]
    memory.io.dmem.wstrb <= decoder.io.targets[1].wstrb @[Top.scala 85:25]
    decoder.io.targets[1].wready <= memory.io.dmem.wready @[Top.scala 85:25]
    memory.io.dmem.wen <= decoder.io.targets[1].wen @[Top.scala 85:25]
    memory.io.dmem.waddr <= decoder.io.targets[1].waddr @[Top.scala 85:25]
    decoder.io.targets[1].rready <= memory.io.dmem.rready @[Top.scala 85:25]
    decoder.io.targets[1].rvalid <= memory.io.dmem.rvalid @[Top.scala 85:25]
    memory.io.dmem.ren <= decoder.io.targets[1].ren @[Top.scala 85:25]
    decoder.io.targets[1].rdata <= memory.io.dmem.rdata @[Top.scala 85:25]
    memory.io.dmem.raddr <= decoder.io.targets[1].raddr @[Top.scala 85:25]
    gpio.io.mem.wdata <= decoder.io.targets[2].wdata @[Top.scala 86:25]
    gpio.io.mem.wstrb <= decoder.io.targets[2].wstrb @[Top.scala 86:25]
    decoder.io.targets[2].wready <= gpio.io.mem.wready @[Top.scala 86:25]
    gpio.io.mem.wen <= decoder.io.targets[2].wen @[Top.scala 86:25]
    gpio.io.mem.waddr <= decoder.io.targets[2].waddr @[Top.scala 86:25]
    decoder.io.targets[2].rready <= gpio.io.mem.rready @[Top.scala 86:25]
    decoder.io.targets[2].rvalid <= gpio.io.mem.rvalid @[Top.scala 86:25]
    gpio.io.mem.ren <= decoder.io.targets[2].ren @[Top.scala 86:25]
    decoder.io.targets[2].rdata <= gpio.io.mem.rdata @[Top.scala 86:25]
    gpio.io.mem.raddr <= decoder.io.targets[2].raddr @[Top.scala 86:25]
    uart.io.mem.wdata <= decoder.io.targets[3].wdata @[Top.scala 87:25]
    uart.io.mem.wstrb <= decoder.io.targets[3].wstrb @[Top.scala 87:25]
    decoder.io.targets[3].wready <= uart.io.mem.wready @[Top.scala 87:25]
    uart.io.mem.wen <= decoder.io.targets[3].wen @[Top.scala 87:25]
    uart.io.mem.waddr <= decoder.io.targets[3].waddr @[Top.scala 87:25]
    decoder.io.targets[3].rready <= uart.io.mem.rready @[Top.scala 87:25]
    decoder.io.targets[3].rvalid <= uart.io.mem.rvalid @[Top.scala 87:25]
    uart.io.mem.ren <= decoder.io.targets[3].ren @[Top.scala 87:25]
    decoder.io.targets[3].rdata <= uart.io.mem.rdata @[Top.scala 87:25]
    uart.io.mem.raddr <= decoder.io.targets[3].raddr @[Top.scala 87:25]
    core.io.mtimer_mem.wdata <= decoder.io.targets[4].wdata @[Top.scala 88:25]
    core.io.mtimer_mem.wstrb <= decoder.io.targets[4].wstrb @[Top.scala 88:25]
    decoder.io.targets[4].wready <= core.io.mtimer_mem.wready @[Top.scala 88:25]
    core.io.mtimer_mem.wen <= decoder.io.targets[4].wen @[Top.scala 88:25]
    core.io.mtimer_mem.waddr <= decoder.io.targets[4].waddr @[Top.scala 88:25]
    decoder.io.targets[4].rready <= core.io.mtimer_mem.rready @[Top.scala 88:25]
    decoder.io.targets[4].rvalid <= core.io.mtimer_mem.rvalid @[Top.scala 88:25]
    core.io.mtimer_mem.ren <= decoder.io.targets[4].ren @[Top.scala 88:25]
    decoder.io.targets[4].rdata <= core.io.mtimer_mem.rdata @[Top.scala 88:25]
    core.io.mtimer_mem.raddr <= decoder.io.targets[4].raddr @[Top.scala 88:25]
    config.io.mem.wdata <= decoder.io.targets[5].wdata @[Top.scala 89:25]
    config.io.mem.wstrb <= decoder.io.targets[5].wstrb @[Top.scala 89:25]
    decoder.io.targets[5].wready <= config.io.mem.wready @[Top.scala 89:25]
    config.io.mem.wen <= decoder.io.targets[5].wen @[Top.scala 89:25]
    config.io.mem.waddr <= decoder.io.targets[5].waddr @[Top.scala 89:25]
    decoder.io.targets[5].rready <= config.io.mem.rready @[Top.scala 89:25]
    decoder.io.targets[5].rvalid <= config.io.mem.rvalid @[Top.scala 89:25]
    config.io.mem.ren <= decoder.io.targets[5].ren @[Top.scala 89:25]
    decoder.io.targets[5].rdata <= config.io.mem.rdata @[Top.scala 89:25]
    config.io.mem.raddr <= decoder.io.targets[5].raddr @[Top.scala 89:25]
    reg imem_rdata : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Top.scala 91:27]
    reg imem_rdata2 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[Top.scala 92:28]
    memory.io.imemReadPort.data <= imem_rdata @[Top.scala 93:31]
    imem_dbus.io.read.data <= imem_rdata2 @[Top.scala 94:26]
    cmem imem : UInt<32> [512] @[Top.scala 101:17]
    when memory.io.imemReadPort.enable : @[Top.scala 103:40]
      node _imem_rdata_T = bits(memory.io.imemReadPort.address, 8, 0) @[Top.scala 104:59]
      read mport imem_rdata_MPORT = imem[_imem_rdata_T], clock @[Top.scala 104:28]
      imem_rdata <= imem_rdata_MPORT @[Top.scala 104:16]
    node rwaddr = mux(imem_dbus.io.write.enable, imem_dbus.io.write.address, imem_dbus.io.read.address) @[Top.scala 106:19]
    when imem_dbus.io.write.enable : @[Top.scala 107:36]
      write mport MPORT = imem[rwaddr], clock
      MPORT <= imem_dbus.io.write.data
    node _T = eq(imem_dbus.io.write.enable, UInt<1>("h0")) @[Top.scala 110:9]
    node _T_1 = and(_T, imem_dbus.io.read.enable) @[Top.scala 110:36]
    when _T_1 : @[Top.scala 110:65]
      read mport imem_rdata2_MPORT = imem[rwaddr], clock @[Top.scala 111:29]
      imem_rdata2 <= imem_rdata2_MPORT @[Top.scala 111:17]
    core.io.imem.inst <= memory.io.imem.inst @[Top.scala 114:16]
    memory.io.imem.addr <= core.io.imem.addr @[Top.scala 114:16]
    decoder.io.initiator.wdata <= core.io.dmem.wdata @[Top.scala 116:16]
    decoder.io.initiator.wstrb <= core.io.dmem.wstrb @[Top.scala 116:16]
    core.io.dmem.wready <= decoder.io.initiator.wready @[Top.scala 116:16]
    decoder.io.initiator.wen <= core.io.dmem.wen @[Top.scala 116:16]
    decoder.io.initiator.waddr <= core.io.dmem.waddr @[Top.scala 116:16]
    core.io.dmem.rready <= decoder.io.initiator.rready @[Top.scala 116:16]
    core.io.dmem.rvalid <= decoder.io.initiator.rvalid @[Top.scala 116:16]
    decoder.io.initiator.ren <= core.io.dmem.ren @[Top.scala 116:16]
    core.io.dmem.rdata <= decoder.io.initiator.rdata @[Top.scala 116:16]
    decoder.io.initiator.raddr <= core.io.dmem.raddr @[Top.scala 116:16]
    memory.io.dramPort.busy <= io.dram.busy @[Top.scala 119:11]
    memory.io.dramPort.rdata_valid <= io.dram.rdata_valid @[Top.scala 119:11]
    memory.io.dramPort.rdata <= io.dram.rdata @[Top.scala 119:11]
    memory.io.dramPort.init_calib_complete <= io.dram.init_calib_complete @[Top.scala 119:11]
    io.dram.user_busy <= memory.io.dramPort.user_busy @[Top.scala 119:11]
    io.dram.wmask <= memory.io.dramPort.wmask @[Top.scala 119:11]
    io.dram.wdata <= memory.io.dramPort.wdata @[Top.scala 119:11]
    io.dram.addr <= memory.io.dramPort.addr @[Top.scala 119:11]
    io.dram.wen <= memory.io.dramPort.wen @[Top.scala 119:11]
    io.dram.ren <= memory.io.dramPort.ren @[Top.scala 119:11]
    sram1.clock <= clock @[Top.scala 121:18]
    sram1.en <= memory.io.cache_array1.en @[Top.scala 122:15]
    sram1.we <= memory.io.cache_array1.we @[Top.scala 123:15]
    sram1.addr <= memory.io.cache_array1.addr @[Top.scala 124:17]
    sram1.wdata <= memory.io.cache_array1.wdata @[Top.scala 125:18]
    memory.io.cache_array1.rdata <= sram1.rdata @[Top.scala 126:32]
    sram2.clock <= clock @[Top.scala 127:18]
    sram2.en <= memory.io.cache_array2.en @[Top.scala 128:15]
    sram2.we <= memory.io.cache_array2.we @[Top.scala 129:15]
    sram2.addr <= memory.io.cache_array2.addr @[Top.scala 130:17]
    sram2.wdata <= memory.io.cache_array2.wdata @[Top.scala 131:18]
    memory.io.cache_array2.rdata <= sram2.rdata @[Top.scala 132:32]
    io.debugSignals.core.instret <= core.io.debug_signal.instret @[Top.scala 135:24]
    io.debugSignals.core.cycle_counter <= core.io.debug_signal.cycle_counter @[Top.scala 135:24]
    io.debugSignals.core.me_intr <= core.io.debug_signal.me_intr @[Top.scala 135:24]
    io.debugSignals.core.mem_reg_csr_addr <= core.io.debug_signal.mem_reg_csr_addr @[Top.scala 135:24]
    io.debugSignals.core.csr_rdata <= core.io.debug_signal.csr_rdata @[Top.scala 135:24]
    io.debugSignals.core.mem_reg_pc <= core.io.debug_signal.mem_reg_pc @[Top.scala 135:24]
    io.debugSignals.raddr <= core.io.dmem.raddr @[Top.scala 136:26]
    io.debugSignals.rdata <= decoder.io.initiator.rdata @[Top.scala 137:26]
    io.debugSignals.ren <= core.io.dmem.ren @[Top.scala 138:26]
    io.debugSignals.rvalid <= decoder.io.initiator.rvalid @[Top.scala 139:26]
    io.debugSignals.waddr <= core.io.dmem.waddr @[Top.scala 140:26]
    io.debugSignals.wdata <= core.io.dmem.wdata @[Top.scala 141:26]
    io.debugSignals.wen <= core.io.dmem.wen @[Top.scala 142:26]
    io.debugSignals.wready <= decoder.io.initiator.wready @[Top.scala 143:26]
    io.debugSignals.wstrb <= core.io.dmem.wstrb @[Top.scala 144:26]
    io.debugSignals.dram_init_calib_complete <= io.dram.init_calib_complete @[Top.scala 146:44]
    io.debugSignals.dram_rdata_valid <= io.dram.rdata_valid @[Top.scala 147:44]
    io.debugSignals.dram_busy <= io.dram.busy @[Top.scala 148:44]
    io.debugSignals.dram_ren <= io.dram.ren @[Top.scala 149:44]
    io.debugSignals.sram1_en <= memory.io.cache_array1.en @[Top.scala 151:28]
    io.debugSignals.sram1_we <= memory.io.cache_array1.we @[Top.scala 152:28]
    io.debugSignals.sram1_addr <= memory.io.cache_array1.addr @[Top.scala 153:30]
    io.debugSignals.sram2_en <= memory.io.cache_array2.en @[Top.scala 154:28]
    io.debugSignals.sram2_we <= memory.io.cache_array2.we @[Top.scala 155:28]
    io.debugSignals.sram2_addr <= memory.io.cache_array2.addr @[Top.scala 156:30]
    io.exit <= core.io.exit @[Top.scala 158:11]
    io.gpio <= gpio.io.gpio @[Top.scala 159:11]
    io.uart_tx <= uart.io.tx @[Top.scala 160:14]
    core.io.intr <= uart.io.intr @[Top.scala 161:16]

