{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587331570201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587331570221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 19 14:26:09 2020 " "Processing started: Sun Apr 19 14:26:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587331570221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331570221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Keyboard -c Keyboard " "Command: quartus_map --read_settings_files=on --write_settings_files=off Keyboard -c Keyboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331570221 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587331572259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587331572259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "../Verilog/tb.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/tb.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587331603494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331603494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "../Verilog/hex_display.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/hex_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587331603514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331603514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/my_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/my_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_dff " "Found entity 1: my_dff" {  } { { "../Verilog/my_dff.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/my_dff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587331603531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331603531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/edge_det.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/edge_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_det " "Found entity 1: edge_det" {  } { { "../Verilog/edge_det.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/edge_det.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587331603549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331603549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/sr11.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/sr11.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr11 " "Found entity 1: sr11" {  } { { "../Verilog/sr11.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/sr11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587331603566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331603566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/buffer8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/buffer8.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer8 " "Found entity 1: buffer8" {  } { { "../Verilog/buffer8.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/buffer8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587331603584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331603584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/counter4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/counter4.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Found entity 1: counter4" {  } { { "../Verilog/counter4.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/counter4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587331603602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331603602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Found entity 1: Keyboard" {  } { { "../Verilog/Keyboard.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/Keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587331603622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331603622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/keyboard_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/keyboard_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_tb " "Found entity 1: keyboard_tb" {  } { { "../Verilog/keyboard_tb.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/keyboard_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587331603639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331603639 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sr11_tb.v(15) " "Verilog HDL information at sr11_tb.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "../Verilog/sr11_tb.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/sr11_tb.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1587331603655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/sr11_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/sr11_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr11_tb " "Found entity 1: sr11_tb" {  } { { "../Verilog/sr11_tb.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/sr11_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587331603659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331603659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/counter4_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/school/sfsu/semester5 s20/engr 378/lab5/lab5/verilog/counter4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter4_tb " "Found entity 1: counter4_tb" {  } { { "../Verilog/counter4_tb.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/counter4_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587331603677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331603677 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "keyboard_tb " "Elaborating entity \"keyboard_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587331603799 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "ps2c keyboard_tb.v(11) " "Verilog HDL warning at keyboard_tb.v(11): assignments to ps2c create a combinational loop" {  } { { "../Verilog/keyboard_tb.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/keyboard_tb.v" 11 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1587331603804 "|keyboard_tb"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk keyboard_tb.v(12) " "Verilog HDL warning at keyboard_tb.v(12): assignments to clk create a combinational loop" {  } { { "../Verilog/keyboard_tb.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/keyboard_tb.v" 12 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1587331603804 "|keyboard_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "keyboard_tb.v(45) " "Verilog HDL warning at keyboard_tb.v(45): ignoring unsupported system task" {  } { { "../Verilog/keyboard_tb.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/keyboard_tb.v" 45 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1587331603807 "|keyboard_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard Keyboard:i0 " "Elaborating entity \"Keyboard\" for hierarchy \"Keyboard:i0\"" {  } { { "../Verilog/keyboard_tb.v" "i0" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/keyboard_tb.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587331603865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_det Keyboard:i0\|edge_det:i0 " "Elaborating entity \"edge_det\" for hierarchy \"Keyboard:i0\|edge_det:i0\"" {  } { { "../Verilog/Keyboard.v" "i0" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/Keyboard.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587331603874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff Keyboard:i0\|edge_det:i0\|my_dff:i0 " "Elaborating entity \"my_dff\" for hierarchy \"Keyboard:i0\|edge_det:i0\|my_dff:i0\"" {  } { { "../Verilog/edge_det.v" "i0" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/edge_det.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587331603884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr11 Keyboard:i0\|sr11:i1 " "Elaborating entity \"sr11\" for hierarchy \"Keyboard:i0\|sr11:i1\"" {  } { { "../Verilog/Keyboard.v" "i1" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/Keyboard.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587331603902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4 Keyboard:i0\|counter4:i2 " "Elaborating entity \"counter4\" for hierarchy \"Keyboard:i0\|counter4:i2\"" {  } { { "../Verilog/Keyboard.v" "i2" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/Keyboard.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587331603911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer8 Keyboard:i0\|buffer8:i3 " "Elaborating entity \"buffer8\" for hierarchy \"Keyboard:i0\|buffer8:i3\"" {  } { { "../Verilog/Keyboard.v" "i3" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/Keyboard.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587331603926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display Keyboard:i0\|hex_display:h0 " "Elaborating entity \"hex_display\" for hierarchy \"Keyboard:i0\|hex_display:h0\"" {  } { { "../Verilog/Keyboard.v" "h0" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/Keyboard.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587331603941 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ps2c " "Net \"ps2c\" is missing source, defaulting to GND" {  } { { "../Verilog/keyboard_tb.v" "ps2c" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/keyboard_tb.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1587331604054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "../Verilog/keyboard_tb.v" "clk" { Text "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/keyboard_tb.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1587331604054 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1587331604054 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1587331604991 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1587331605020 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Quartus/output_files/Keyboard.map.smsg " "Generated suppressed messages file C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Quartus/output_files/Keyboard.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331605149 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587331605424 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 19 14:26:45 2020 " "Processing ended: Sun Apr 19 14:26:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587331605424 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587331605424 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587331605424 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331605424 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587331606514 ""}
