  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /primary/HLS/Alex_Net/Alex_Net 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h' from /primary/HLS/Alex_Net/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h' from /primary/HLS/Alex_Net/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h' from /primary/HLS/Alex_Net/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(16)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.h' from /primary/HLS/Alex_Net/hls_config.cfg(17)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(18)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.h' from /primary/HLS/Alex_Net/hls_config.cfg(19)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(20)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h' from /primary/HLS/Alex_Net/hls_config.cfg(21)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(22)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h' from /primary/HLS/Alex_Net/hls_config.cfg(23)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(24)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h' from /primary/HLS/Alex_Net/hls_config.cfg(25)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(26)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h' from /primary/HLS/Alex_Net/hls_config.cfg(27)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad3/src/pad3.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(28)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad3/src/pad3.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad3/src/pad3.h' from /primary/HLS/Alex_Net/hls_config.cfg(29)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad3/src/pad3.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad4/src/pad4.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(30)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad4/src/pad4.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pad4/src/pad4.h' from /primary/HLS/Alex_Net/hls_config.cfg(31)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pad4/src/pad4.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(32)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h' from /primary/HLS/Alex_Net/hls_config.cfg(33)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(34)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.h' from /primary/HLS/Alex_Net/hls_config.cfg(35)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(36)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.h' from /primary/HLS/Alex_Net/hls_config.cfg(37)
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=Wrap_up.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(38)
INFO: [HLS 200-10] Adding design file '/primary/HLS/Alex_Net/Wrap_up.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=NN.h' from /primary/HLS/Alex_Net/hls_config.cfg(39)
INFO: [HLS 200-10] Adding design file '/primary/HLS/Alex_Net/NN.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/testbench.cpp' from /primary/HLS/Alex_Net/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file '/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/testbench.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=NN' from /primary/HLS/Alex_Net/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /primary/HLS/Alex_Net/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu7ev-fbvb900-3-e' from /primary/HLS/Alex_Net/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-fbvb900-3-e'
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /primary/HLS/Alex_Net/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /primary/HLS/Alex_Net/hls_config.cfg(5)
INFO: [SIM 211-200] Executing Code Analyzer instead of classic HLS C simulation
INFO: [HLS 211-200] Compiling source code ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp as hardware code with instrumentation
INFO: [HLS 211-200] Compiling source code ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp as hardware code with instrumentation
INFO: [HLS 211-200] Compiling source code ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp as hardware code with instrumentation
INFO: [HLS 211-200] Compiling source code ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp as hardware code with instrumentation
INFO: [HLS 211-200] Compiling source code ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp as hardware code with instrumentation
INFO: [HLS 211-200] Compiling source code ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp as hardware code with instrumentation
INFO: [HLS 211-200] Compiling source code ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp as hardware code with instrumentation
INFO: [HLS 211-200] Compiling source code ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp as hardware code with instrumentation
INFO: [HLS 211-200] Compiling source code ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp as hardware code with instrumentation
INFO: [HLS 211-200] Compiling source code ../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp as hardware code with instrumentation
INFO: [HLS 211-200] Compiling source code ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp as hardware code with instrumentation
INFO: [HLS 211-200] Compiling source code ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp as hardware code with instrumentation
INFO: [HLS 211-200] Compiling source code ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp as hardware code with instrumentation
INFO: [HLS 211-200] Compiling source code ../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp as hardware code with instrumentation
INFO: [HLS 211-200] Compiling source code Wrap_up.cpp as hardware code with instrumentation
INFO: [HLS 211-200] Compiling source code /primary/HLS/AlexNet-FPGA-implementation/Conv2/src/testbench.cpp as test bench code with instrumentation
INFO: [HLS 211-200] Compiling source code ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp as test bench code with instrumentation
INFO: [HLS 211-200] Compiling source code ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp as test bench code with instrumentation
