verilog work "../../libsrc/hdl/ocpi/ClockInvToBool.v"
verilog work "../../libsrc/hdl/ocpi/arSRLFIFO.v"
verilog work "../../libsrc/hdl/ocpi/arSRLFIFOD.v"
verilog work "../../libsrc/hdl/ocpi/Ethernet_v6.v"

verilog work "../../libsrc/hdl/bsv/FIFO10.v"
verilog work "../../libsrc/hdl/bsv/FIFO20.v"
verilog work "../../libsrc/hdl/bsv/FIFO1.v"
verilog work "../../libsrc/hdl/bsv/FIFO2.v"
verilog work "../../libsrc/hdl/bsv/SyncFIFO.v"
verilog work "../../libsrc/hdl/bsv/SizedFIFO.v"
verilog work "../../libsrc/hdl/bsv/BRAM2.v"
verilog work "../../libsrc/hdl/bsv/SyncRegister.v"
verilog work "../../libsrc/hdl/bsv/SyncHandshake.v"
verilog work "../../libsrc/hdl/bsv/SyncResetA.v"
verilog work "../../libsrc/hdl/bsv/SyncReset0.v"
verilog work "../../libsrc/hdl/bsv/SyncBit.v"
verilog work "../../libsrc/hdl/bsv/TriState.v"
verilog work "../../libsrc/hdl/bsv/ResetInverter.v"
verilog work "../../libsrc/hdl/bsv/ResetEither.v"
verilog work "../../libsrc/hdl/bsv/MakeResetA.v"
verilog work "../../libsrc/hdl/bsv/ClockDiv.v"

verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/axi_basic_rx_null_gen.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/axi_basic_rx_pipeline.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/axi_basic_rx.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/axi_basic_top.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/axi_basic_tx_pipeline.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/axi_basic_tx_thrtl_ctl.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/axi_basic_tx.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/gtx_wrapper.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/pcie_2_1_7x.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/pcie_7x_v1_1.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/pcie_bram_7x.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/pcie_brams_7x.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/pcie_bram_top_7x.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/pcie_gtx_7x.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/pcie_pipe_2_1.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/pcie_pipe_lane_v7.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/pcie_pipe_misc_v7.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/pcie_pipe_v7.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/pipe_clock.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/pipe_drp.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/pipe_rate.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/pipe_reset.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/pipe_sync.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/pipe_user.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/pipe_wrapper.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/qpll_drp.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/qpll_reset.v"
verilog work "../../coregen/pcie_4243_axi_k7_gtx_x4_125/source/qpll_wrapper.v"


verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/ecc/ecc_gen.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/ecc/ecc_merge_enc.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/ecc/ecc_dec_fix.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/ecc/ecc_buf.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/ui/ui_cmd.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/ui/ui_top.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/ui/ui_wr_data.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/ui/ui_rd_data.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/controller/arb_mux.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/controller/arb_row_col.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/controller/arb_select.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/controller/bank_cntrl.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/controller/bank_common.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/controller/bank_compare.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/controller/bank_mach.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/controller/bank_queue.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/controller/bank_state.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/controller/col_mach.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/controller/mc.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/controller/rank_cntrl.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/controller/rank_common.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/controller/rank_mach.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/controller/round_robin_arb.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/phy/phy_top.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/phy/phy_wrcal.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/phy/phy_4lanes.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/phy/mc_phy.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/phy/calib_top.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/phy/phy_wrlvl.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/phy/prbs_gen.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/phy/if_post_fifo.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/phy/phy_dqs_found_cal.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/phy/mc_phy_wrapper.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/phy/phy_rdlvl.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/phy/of_pre_fifo.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/phy/byte_group_io.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/phy/byte_lane.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/phy/phy_init.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/clocking/clk_ibuf.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/clocking/iodelay_ctrl.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/clocking/infrastructure.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/ip_top/mem_intfc.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/ip_top/memc_ui_top_std.v"
verilog work "../../coregen/dram_k7_mig12/mig_7series_v1_2/user_design/rtl/mig_7series_v1_2.v


verilog work "../../rtl/mkSMAdapter4B.v"
verilog work "../../rtl/mkSMAdapter16B.v"
verilog work "../../libsrc/hdl/ocpi/duc_ddc_compiler_v1_0.v"
verilog work "../../rtl/mkBiasWorker4B.v"
verilog work "../../rtl/mkBiasWorker16B.v"
verilog work "../../rtl/mkGbeWorker.v"
verilog work "../../rtl/mkICAPWorker.v"
verilog work "../../rtl/mkLCDController.v"
verilog work "../../rtl/mkFlashWorker.v"
verilog work "../../rtl/mkDramServer_k7.v"

verilog work "../../rtl/mkTLPSM.v"
verilog work "../../rtl/mkTLPCM.v"
verilog work "../../rtl/mkPktFork.v"
verilog work "../../rtl/mkPktMerge.v"
verilog work "../../rtl/mkUUID.v"
verilog work "../../rtl/mkOCCP.v"
verilog work "../../rtl/mkOCDP4B.v"
verilog work "../../rtl/mkOCDP16B.v"
verilog work "../../rtl/mkOCInf4B.v"
verilog work "../../rtl/mkOCInf16B.v"
verilog work "../../rtl/mkOCApp16B.v"
verilog work "../../rtl/mkCTop4B.v"
verilog work "../../rtl/mkCTop16B.v"

verilog work "../../rtl/mkWciMonitor.v"

verilog work "../../rtl/mkFTop_kc705.v"

verilog work "../../libsrc/hdl/ocpi/fpgaTop_kc705.v"
