Classic Timing Analyzer report for exp_ram
Tue Mar 09 13:13:12 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                ; To                                                                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.438 ns                                       ; we                                                                                  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg       ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.774 ns                                      ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg7 ; dout[6]                                                                             ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.054 ns                                       ; addr[6]                                                                             ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg6 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a7~porta_memory_reg0  ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                     ;                                                                                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                               ; To                                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg0 ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg1 ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a1~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg2 ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a2~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg3 ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a3~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg4 ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a4~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg5 ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a5~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg6 ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a6~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg7 ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a7~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                          ;
+-------+--------------+------------+---------+-------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                                                                                  ; To Clock ;
+-------+--------------+------------+---------+-------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.438 ns   ; we      ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg       ; clk      ;
; N/A   ; None         ; 5.283 ns   ; addr[2] ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A   ; None         ; 5.276 ns   ; addr[0] ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
; N/A   ; None         ; 5.189 ns   ; din[0]  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg0  ; clk      ;
; N/A   ; None         ; 5.182 ns   ; din[2]  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg2  ; clk      ;
; N/A   ; None         ; 5.099 ns   ; din[3]  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg3  ; clk      ;
; N/A   ; None         ; 4.809 ns   ; din[7]  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg7  ; clk      ;
; N/A   ; None         ; 4.804 ns   ; addr[3] ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A   ; None         ; 4.791 ns   ; addr[4] ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A   ; None         ; 4.769 ns   ; din[4]  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg4  ; clk      ;
; N/A   ; None         ; 4.758 ns   ; addr[1] ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
; N/A   ; None         ; 4.755 ns   ; din[5]  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg5  ; clk      ;
; N/A   ; None         ; 4.746 ns   ; din[6]  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg6  ; clk      ;
; N/A   ; None         ; 0.650 ns   ; addr[7] ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A   ; None         ; 0.609 ns   ; din[1]  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg1  ; clk      ;
; N/A   ; None         ; 0.287 ns   ; addr[5] ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg5 ; clk      ;
; N/A   ; None         ; 0.259 ns   ; addr[6] ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
+-------+--------------+------------+---------+-------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                            ;
+-------+--------------+------------+-------------------------------------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                ; To      ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------+---------+------------+
; N/A   ; None         ; 12.774 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg       ; dout[6] ; clk        ;
; N/A   ; None         ; 12.774 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg0 ; dout[6] ; clk        ;
; N/A   ; None         ; 12.774 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg1 ; dout[6] ; clk        ;
; N/A   ; None         ; 12.774 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg2 ; dout[6] ; clk        ;
; N/A   ; None         ; 12.774 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg3 ; dout[6] ; clk        ;
; N/A   ; None         ; 12.774 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg4 ; dout[6] ; clk        ;
; N/A   ; None         ; 12.774 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg5 ; dout[6] ; clk        ;
; N/A   ; None         ; 12.774 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg6 ; dout[6] ; clk        ;
; N/A   ; None         ; 12.774 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg7 ; dout[6] ; clk        ;
; N/A   ; None         ; 12.477 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg       ; dout[2] ; clk        ;
; N/A   ; None         ; 12.477 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg0 ; dout[2] ; clk        ;
; N/A   ; None         ; 12.477 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg1 ; dout[2] ; clk        ;
; N/A   ; None         ; 12.477 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg2 ; dout[2] ; clk        ;
; N/A   ; None         ; 12.477 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg3 ; dout[2] ; clk        ;
; N/A   ; None         ; 12.477 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg4 ; dout[2] ; clk        ;
; N/A   ; None         ; 12.477 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg5 ; dout[2] ; clk        ;
; N/A   ; None         ; 12.477 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg6 ; dout[2] ; clk        ;
; N/A   ; None         ; 12.477 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg7 ; dout[2] ; clk        ;
; N/A   ; None         ; 12.154 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg       ; dout[5] ; clk        ;
; N/A   ; None         ; 12.154 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg0 ; dout[5] ; clk        ;
; N/A   ; None         ; 12.154 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg1 ; dout[5] ; clk        ;
; N/A   ; None         ; 12.154 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg2 ; dout[5] ; clk        ;
; N/A   ; None         ; 12.154 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg3 ; dout[5] ; clk        ;
; N/A   ; None         ; 12.154 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg4 ; dout[5] ; clk        ;
; N/A   ; None         ; 12.154 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg5 ; dout[5] ; clk        ;
; N/A   ; None         ; 12.154 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg6 ; dout[5] ; clk        ;
; N/A   ; None         ; 12.154 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg7 ; dout[5] ; clk        ;
; N/A   ; None         ; 12.146 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg       ; dout[4] ; clk        ;
; N/A   ; None         ; 12.146 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg0 ; dout[4] ; clk        ;
; N/A   ; None         ; 12.146 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg1 ; dout[4] ; clk        ;
; N/A   ; None         ; 12.146 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg2 ; dout[4] ; clk        ;
; N/A   ; None         ; 12.146 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg3 ; dout[4] ; clk        ;
; N/A   ; None         ; 12.146 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg4 ; dout[4] ; clk        ;
; N/A   ; None         ; 12.146 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg5 ; dout[4] ; clk        ;
; N/A   ; None         ; 12.146 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg6 ; dout[4] ; clk        ;
; N/A   ; None         ; 12.146 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg7 ; dout[4] ; clk        ;
; N/A   ; None         ; 11.965 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg       ; dout[7] ; clk        ;
; N/A   ; None         ; 11.965 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg0 ; dout[7] ; clk        ;
; N/A   ; None         ; 11.965 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg1 ; dout[7] ; clk        ;
; N/A   ; None         ; 11.965 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg2 ; dout[7] ; clk        ;
; N/A   ; None         ; 11.965 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg3 ; dout[7] ; clk        ;
; N/A   ; None         ; 11.965 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg4 ; dout[7] ; clk        ;
; N/A   ; None         ; 11.965 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg5 ; dout[7] ; clk        ;
; N/A   ; None         ; 11.965 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg6 ; dout[7] ; clk        ;
; N/A   ; None         ; 11.965 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg7 ; dout[7] ; clk        ;
; N/A   ; None         ; 11.961 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg       ; dout[1] ; clk        ;
; N/A   ; None         ; 11.961 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg0 ; dout[1] ; clk        ;
; N/A   ; None         ; 11.961 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg1 ; dout[1] ; clk        ;
; N/A   ; None         ; 11.961 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg2 ; dout[1] ; clk        ;
; N/A   ; None         ; 11.961 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg3 ; dout[1] ; clk        ;
; N/A   ; None         ; 11.961 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg4 ; dout[1] ; clk        ;
; N/A   ; None         ; 11.961 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg5 ; dout[1] ; clk        ;
; N/A   ; None         ; 11.961 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg6 ; dout[1] ; clk        ;
; N/A   ; None         ; 11.961 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg7 ; dout[1] ; clk        ;
; N/A   ; None         ; 11.778 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg       ; dout[0] ; clk        ;
; N/A   ; None         ; 11.778 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg0 ; dout[0] ; clk        ;
; N/A   ; None         ; 11.778 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg1 ; dout[0] ; clk        ;
; N/A   ; None         ; 11.778 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg2 ; dout[0] ; clk        ;
; N/A   ; None         ; 11.778 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg3 ; dout[0] ; clk        ;
; N/A   ; None         ; 11.778 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg4 ; dout[0] ; clk        ;
; N/A   ; None         ; 11.778 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg5 ; dout[0] ; clk        ;
; N/A   ; None         ; 11.778 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg6 ; dout[0] ; clk        ;
; N/A   ; None         ; 11.778 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg7 ; dout[0] ; clk        ;
; N/A   ; None         ; 11.550 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg       ; dout[3] ; clk        ;
; N/A   ; None         ; 11.550 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg0 ; dout[3] ; clk        ;
; N/A   ; None         ; 11.550 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg1 ; dout[3] ; clk        ;
; N/A   ; None         ; 11.550 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg2 ; dout[3] ; clk        ;
; N/A   ; None         ; 11.550 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg3 ; dout[3] ; clk        ;
; N/A   ; None         ; 11.550 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg4 ; dout[3] ; clk        ;
; N/A   ; None         ; 11.550 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg5 ; dout[3] ; clk        ;
; N/A   ; None         ; 11.550 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg6 ; dout[3] ; clk        ;
; N/A   ; None         ; 11.550 ns  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg7 ; dout[3] ; clk        ;
+-------+--------------+------------+-------------------------------------------------------------------------------------+---------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                 ;
+---------------+-------------+-----------+---------+-------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                                                                                  ; To Clock ;
+---------------+-------------+-----------+---------+-------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.054 ns  ; addr[6] ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
; N/A           ; None        ; 0.026 ns  ; addr[5] ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg5 ; clk      ;
; N/A           ; None        ; -0.296 ns ; din[1]  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg1  ; clk      ;
; N/A           ; None        ; -0.337 ns ; addr[7] ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A           ; None        ; -4.433 ns ; din[6]  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg6  ; clk      ;
; N/A           ; None        ; -4.442 ns ; din[5]  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg5  ; clk      ;
; N/A           ; None        ; -4.445 ns ; addr[1] ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
; N/A           ; None        ; -4.456 ns ; din[4]  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg4  ; clk      ;
; N/A           ; None        ; -4.478 ns ; addr[4] ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A           ; None        ; -4.491 ns ; addr[3] ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A           ; None        ; -4.496 ns ; din[7]  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg7  ; clk      ;
; N/A           ; None        ; -4.786 ns ; din[3]  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg3  ; clk      ;
; N/A           ; None        ; -4.869 ns ; din[2]  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg2  ; clk      ;
; N/A           ; None        ; -4.876 ns ; din[0]  ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg0  ; clk      ;
; N/A           ; None        ; -4.963 ns ; addr[0] ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
; N/A           ; None        ; -4.970 ns ; addr[2] ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A           ; None        ; -5.125 ns ; we      ; altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg       ; clk      ;
+---------------+-------------+-----------+---------+-------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 09 13:13:11 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp_ram -c exp_ram --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 163.03 MHz between source memory "altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.931 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X11_Y4; Fanout = 0; MEM Node = 'altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 2.931 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.019 ns
            Info: + Shortest clock path from clock "clk" to destination memory is 2.824 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.766 ns) + CELL(0.815 ns) = 2.824 ns; Loc. = M4K_X11_Y4; Fanout = 0; MEM Node = 'altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.915 ns ( 67.81 % )
                Info: Total interconnect delay = 0.909 ns ( 32.19 % )
            Info: - Longest clock path from clock "clk" to source memory is 2.843 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.766 ns) + CELL(0.834 ns) = 2.843 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.934 ns ( 68.03 % )
                Info: Total interconnect delay = 0.909 ns ( 31.97 % )
        Info: + Micro clock to output delay of source is 0.260 ns
        Info: + Micro setup delay of destination is 0.046 ns
Info: tsu for memory "altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg" (data pin = "we", clock pin = "clk") is 5.438 ns
    Info: + Longest pin to memory delay is 8.236 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_93; Fanout = 1; PIN Node = 'we'
        Info: 2: + IC(6.907 ns) + CELL(0.384 ns) = 8.236 ns; Loc. = M4K_X11_Y4; Fanout = 8; MEM Node = 'altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.329 ns ( 16.14 % )
        Info: Total interconnect delay = 6.907 ns ( 83.86 % )
    Info: + Micro setup delay of destination is 0.046 ns
    Info: - Shortest clock path from clock "clk" to destination memory is 2.844 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.766 ns) + CELL(0.835 ns) = 2.844 ns; Loc. = M4K_X11_Y4; Fanout = 8; MEM Node = 'altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.935 ns ( 68.04 % )
        Info: Total interconnect delay = 0.909 ns ( 31.96 % )
Info: tco from clock "clk" to destination pin "dout[6]" through memory "altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg" is 12.774 ns
    Info: + Longest clock path from clock "clk" to source memory is 2.844 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.766 ns) + CELL(0.835 ns) = 2.844 ns; Loc. = M4K_X11_Y4; Fanout = 8; MEM Node = 'altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.935 ns ( 68.04 % )
        Info: Total interconnect delay = 0.909 ns ( 31.96 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Longest memory to pin delay is 9.670 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y4; Fanout = 8; MEM Node = 'altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a6'
        Info: 3: + IC(2.843 ns) + CELL(3.066 ns) = 9.670 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'dout[6]'
        Info: Total cell delay = 6.827 ns ( 70.60 % )
        Info: Total interconnect delay = 2.843 ns ( 29.40 % )
Info: th for memory "altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg6" (data pin = "addr[6]", clock pin = "clk") is 0.054 ns
    Info: + Longest clock path from clock "clk" to destination memory is 2.844 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.766 ns) + CELL(0.835 ns) = 2.844 ns; Loc. = M4K_X11_Y4; Fanout = 8; MEM Node = 'altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg6'
        Info: Total cell delay = 1.935 ns ( 68.04 % )
        Info: Total interconnect delay = 0.909 ns ( 31.96 % )
    Info: + Micro hold delay of destination is 0.267 ns
    Info: - Shortest pin to memory delay is 3.057 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; PIN Node = 'addr[6]'
        Info: 2: + IC(1.771 ns) + CELL(0.176 ns) = 3.057 ns; Loc. = M4K_X11_Y4; Fanout = 8; MEM Node = 'altsyncram:ram_rtl_0|altsyncram_ia61:auto_generated|ram_block1a0~porta_address_reg6'
        Info: Total cell delay = 1.286 ns ( 42.07 % )
        Info: Total interconnect delay = 1.771 ns ( 57.93 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 191 megabytes
    Info: Processing ended: Tue Mar 09 13:13:12 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


