Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 34 for port 'in' [C:/Users/ledbe/Documents/FPGA/Jane2/Jane2.srcs/sim_1/new/top.v:41]
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 50 for port 'invCnt' [C:/Users/ledbe/Documents/FPGA/Jane2/Jane2.srcs/sim_1/new/top.v:49]
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 34 for port 'in' [C:/Users/ledbe/Documents/FPGA/Jane2/Jane2.srcs/sim_1/new/top.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lengFind
Compiling module xil_defaultlib.minMaxAdj
Compiling module xil_defaultlib.invalidCntr
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
