=====
SETUP
8.038
12.787
20.826
clk_27mhz_ibuf
0.000
0.982
bit_loop_2_s2
1.226
1.684
n1112_s3
2.537
3.569
n676_s21
6.040
6.862
n678_s18
7.676
8.708
n682_s31
10.008
10.830
n682_s21
11.965
12.787
spi_data_0_s2
12.787
=====
SETUP
8.092
12.734
20.826
clk_27mhz_ibuf
0.000
0.982
bit_loop_2_s2
1.226
1.684
n1112_s3
2.537
3.569
n676_s21
6.040
6.862
n678_s18
7.676
8.708
n680_s15
10.008
11.107
n680_s13
11.912
12.734
spi_data_1_s2
12.734
=====
SETUP
8.712
12.113
20.826
clk_27mhz_ibuf
0.000
0.982
clk_cnt_14_s1
1.226
1.684
n1111_s9
2.507
3.539
n1111_s4
4.828
5.860
init_state_2_s10
7.153
8.214
init_state_2_s7
8.633
9.665
n638_s7
11.081
12.113
clk_cnt_7_s1
12.113
=====
SETUP
8.741
12.085
20.826
clk_27mhz_ibuf
0.000
0.982
bit_loop_2_s2
1.226
1.684
n1112_s3
2.537
3.569
n676_s21
6.040
6.862
n668_s21
7.676
8.708
n668_s15
9.529
10.155
n670_s13
10.986
12.085
spi_data_6_s2
12.085
=====
SETUP
8.741
12.085
20.826
clk_27mhz_ibuf
0.000
0.982
bit_loop_2_s2
1.226
1.684
n1112_s3
2.537
3.569
n676_s21
6.040
6.862
n668_s21
7.676
8.708
n668_s15
9.529
10.155
n668_s13
10.986
12.085
spi_data_7_s2
12.085
=====
SETUP
8.761
12.064
20.826
clk_27mhz_ibuf
0.000
0.982
clk_cnt_14_s1
1.226
1.684
n1111_s9
2.507
3.539
n1111_s4
4.828
5.860
init_state_2_s10
7.153
8.214
init_state_2_s7
8.633
9.665
n616_s7
11.032
12.064
clk_cnt_18_s1
12.064
=====
SETUP
8.787
12.039
20.826
clk_27mhz_ibuf
0.000
0.982
clk_cnt_14_s1
1.226
1.684
n1111_s9
2.507
3.539
n1111_s4
4.828
5.860
init_state_2_s10
7.153
8.214
init_state_2_s7
8.633
9.665
n640_s7
11.007
12.039
clk_cnt_6_s1
12.039
=====
SETUP
8.787
12.039
20.826
clk_27mhz_ibuf
0.000
0.982
clk_cnt_14_s1
1.226
1.684
n1111_s9
2.507
3.539
n1111_s4
4.828
5.860
init_state_2_s10
7.153
8.214
init_state_2_s7
8.633
9.665
n602_s7
11.007
12.039
clk_cnt_25_s1
12.039
=====
SETUP
8.806
12.020
20.826
clk_27mhz_ibuf
0.000
0.982
pixel_cnt_6_s0
1.226
1.684
n1119_s8
3.485
4.517
n1119_s4
5.338
6.437
n1119_s10
7.313
8.374
n1119_s11
8.796
9.618
n664_s13
10.921
12.020
lcd_cs_r_s2
12.020
=====
SETUP
8.830
11.996
20.826
clk_27mhz_ibuf
0.000
0.982
bit_loop_2_s2
1.226
1.684
n1112_s3
2.537
3.569
n676_s21
6.040
6.862
n678_s18
7.676
8.708
n678_s15
9.694
10.755
n678_s13
11.174
11.996
spi_data_2_s2
11.996
=====
SETUP
8.874
11.951
20.826
clk_27mhz_ibuf
0.000
0.982
clk_cnt_14_s1
1.226
1.684
n1111_s9
2.507
3.539
n1111_s4
4.828
5.860
init_state_2_s10
7.153
8.214
init_state_2_s7
8.633
9.665
n626_s7
10.852
11.951
clk_cnt_13_s1
11.951
=====
SETUP
8.874
11.951
20.826
clk_27mhz_ibuf
0.000
0.982
clk_cnt_14_s1
1.226
1.684
n1111_s9
2.507
3.539
n1111_s4
4.828
5.860
init_state_2_s10
7.153
8.214
init_state_2_s7
8.633
9.665
n596_s7
10.852
11.951
clk_cnt_28_s1
11.951
=====
SETUP
9.002
11.824
20.826
clk_27mhz_ibuf
0.000
0.982
clk_cnt_14_s1
1.226
1.684
n1111_s9
2.507
3.539
n1111_s4
4.828
5.860
init_state_2_s10
7.153
8.214
init_state_2_s7
8.633
9.665
n634_s7
11.002
11.824
clk_cnt_9_s1
11.824
=====
SETUP
9.078
11.748
20.826
clk_27mhz_ibuf
0.000
0.982
init_state_2_s4
1.226
1.684
n690_s11
2.525
3.624
n664_s17
5.287
6.386
n674_s22
8.192
9.253
n674_s15
9.672
10.297
n674_s13
10.716
11.748
spi_data_4_s2
11.748
=====
SETUP
9.130
11.696
20.826
clk_27mhz_ibuf
0.000
0.982
clk_cnt_14_s1
1.226
1.684
n1111_s9
2.507
3.539
n1111_s4
4.828
5.860
init_state_2_s10
7.153
8.214
init_state_2_s7
8.633
9.665
n600_s7
10.597
11.696
clk_cnt_26_s1
11.696
=====
SETUP
9.135
11.691
20.826
clk_27mhz_ibuf
0.000
0.982
clk_cnt_14_s1
1.226
1.684
n1111_s9
2.507
3.539
n1111_s4
4.828
5.860
init_state_2_s10
7.153
8.214
init_state_2_s7
8.633
9.665
n628_s7
10.592
11.691
clk_cnt_12_s1
11.691
=====
SETUP
9.159
11.667
20.826
clk_27mhz_ibuf
0.000
0.982
clk_cnt_14_s1
1.226
1.684
n1111_s9
2.507
3.539
n1111_s4
4.828
5.860
init_state_2_s10
7.153
8.214
init_state_2_s7
8.633
9.665
n644_s7
10.568
11.667
clk_cnt_4_s1
11.667
=====
SETUP
9.159
11.667
20.826
clk_27mhz_ibuf
0.000
0.982
clk_cnt_14_s1
1.226
1.684
n1111_s9
2.507
3.539
n1111_s4
4.828
5.860
init_state_2_s10
7.153
8.214
init_state_2_s7
8.633
9.665
n612_s8
10.568
11.667
clk_cnt_20_s1
11.667
=====
SETUP
9.197
11.629
20.826
clk_27mhz_ibuf
0.000
0.982
clk_cnt_14_s1
1.226
1.684
n1111_s9
2.507
3.539
n1111_s4
4.828
5.860
init_state_2_s10
7.153
8.214
init_state_2_s7
8.633
9.665
n610_s7
10.597
11.629
clk_cnt_21_s1
11.629
=====
SETUP
9.202
11.624
20.826
clk_27mhz_ibuf
0.000
0.982
clk_cnt_14_s1
1.226
1.684
n1111_s9
2.507
3.539
n1111_s4
4.828
5.860
init_state_2_s10
7.153
8.214
init_state_2_s7
8.633
9.665
n604_s7
10.592
11.624
clk_cnt_24_s1
11.624
=====
SETUP
9.226
11.600
20.826
clk_27mhz_ibuf
0.000
0.982
clk_cnt_14_s1
1.226
1.684
n1111_s9
2.507
3.539
n1111_s4
4.828
5.860
init_state_2_s10
7.153
8.214
init_state_2_s7
8.633
9.665
n636_s8
10.568
11.600
clk_cnt_8_s1
11.600
=====
SETUP
9.226
11.600
20.826
clk_27mhz_ibuf
0.000
0.982
clk_cnt_14_s1
1.226
1.684
n1111_s9
2.507
3.539
n1111_s4
4.828
5.860
init_state_2_s10
7.153
8.214
init_state_2_s7
8.633
9.665
n632_s7
10.568
11.600
clk_cnt_10_s1
11.600
=====
SETUP
9.264
11.562
20.826
clk_27mhz_ibuf
0.000
0.982
clk_cnt_14_s1
1.226
1.684
n1111_s9
2.507
3.539
n1111_s4
4.828
5.860
init_state_2_s10
7.153
8.214
init_state_2_s7
8.633
9.665
n598_s7
10.530
11.562
clk_cnt_27_s1
11.562
=====
SETUP
9.473
11.353
20.826
clk_27mhz_ibuf
0.000
0.982
bit_loop_2_s2
1.226
1.684
n1112_s3
2.537
3.569
n676_s21
6.040
6.862
n676_s32
6.873
7.905
n666_s10
9.216
10.248
n666_s9
10.254
11.353
lcd_rs_r_s2
11.353
=====
SETUP
9.479
11.346
20.826
clk_27mhz_ibuf
0.000
0.982
clk_cnt_14_s1
1.226
1.684
n1111_s9
2.507
3.539
n1111_s4
4.828
5.860
init_state_2_s10
7.153
8.214
init_state_2_s7
8.633
9.665
n624_s8
10.524
11.346
clk_cnt_14_s1
11.346
=====
HOLD
0.708
1.737
1.029
clk_27mhz_ibuf
0.000
0.844
pixel_cnt_0_s1
1.029
1.362
n444_s3
1.365
1.737
pixel_cnt_0_s1
1.737
=====
HOLD
0.708
1.737
1.029
clk_27mhz_ibuf
0.000
0.844
clk_cnt_25_s1
1.029
1.362
n602_s7
1.365
1.737
clk_cnt_25_s1
1.737
=====
HOLD
0.708
1.737
1.029
clk_27mhz_ibuf
0.000
0.844
clk_cnt_27_s1
1.029
1.362
n598_s7
1.365
1.737
clk_cnt_27_s1
1.737
=====
HOLD
0.709
1.738
1.029
clk_27mhz_ibuf
0.000
0.844
clk_cnt_12_s1
1.029
1.362
n628_s7
1.366
1.738
clk_cnt_12_s1
1.738
=====
HOLD
0.709
1.738
1.029
clk_27mhz_ibuf
0.000
0.844
clk_cnt_23_s1
1.029
1.362
n606_s8
1.366
1.738
clk_cnt_23_s1
1.738
=====
HOLD
0.709
1.738
1.029
clk_27mhz_ibuf
0.000
0.844
clk_cnt_28_s1
1.029
1.362
n596_s7
1.366
1.738
clk_cnt_28_s1
1.738
=====
HOLD
0.710
1.739
1.029
clk_27mhz_ibuf
0.000
0.844
clk_cnt_6_s1
1.029
1.362
n640_s7
1.367
1.739
clk_cnt_6_s1
1.739
=====
HOLD
0.710
1.739
1.029
clk_27mhz_ibuf
0.000
0.844
clk_cnt_7_s1
1.029
1.362
n638_s7
1.367
1.739
clk_cnt_7_s1
1.739
=====
HOLD
0.710
1.739
1.029
clk_27mhz_ibuf
0.000
0.844
clk_cnt_21_s1
1.029
1.362
n610_s7
1.367
1.739
clk_cnt_21_s1
1.739
=====
HOLD
0.711
1.740
1.029
clk_27mhz_ibuf
0.000
0.844
spi_data_4_s2
1.029
1.362
n674_s13
1.368
1.740
spi_data_4_s2
1.740
=====
HOLD
0.711
1.740
1.029
clk_27mhz_ibuf
0.000
0.844
clk_cnt_8_s1
1.029
1.362
n636_s8
1.368
1.740
clk_cnt_8_s1
1.740
=====
HOLD
0.711
1.740
1.029
clk_27mhz_ibuf
0.000
0.844
clk_cnt_13_s1
1.029
1.362
n626_s7
1.368
1.740
clk_cnt_13_s1
1.740
=====
HOLD
0.711
1.740
1.029
clk_27mhz_ibuf
0.000
0.844
clk_cnt_18_s1
1.029
1.362
n616_s7
1.368
1.740
clk_cnt_18_s1
1.740
=====
HOLD
0.717
1.746
1.029
clk_27mhz_ibuf
0.000
0.844
bit_loop_3_s2
1.029
1.362
n686_s9
1.374
1.746
bit_loop_3_s2
1.746
=====
HOLD
0.718
1.747
1.029
clk_27mhz_ibuf
0.000
0.844
cmd_index_0_s0
1.029
1.362
n337_s2
1.375
1.747
cmd_index_0_s0
1.747
=====
HOLD
0.730
1.759
1.029
clk_27mhz_ibuf
0.000
0.844
pixel_cnt_2_s0
1.029
1.362
n442_s
1.365
1.759
pixel_cnt_2_s0
1.759
=====
HOLD
0.731
1.760
1.029
clk_27mhz_ibuf
0.000
0.844
pixel_cnt_6_s0
1.029
1.362
n438_s
1.366
1.760
pixel_cnt_6_s0
1.760
=====
HOLD
0.731
1.760
1.029
clk_27mhz_ibuf
0.000
0.844
pixel_cnt_12_s0
1.029
1.362
n432_s
1.366
1.760
pixel_cnt_12_s0
1.760
=====
HOLD
0.732
1.761
1.029
clk_27mhz_ibuf
0.000
0.844
pixel_cnt_8_s0
1.029
1.362
n436_s
1.367
1.761
pixel_cnt_8_s0
1.761
=====
HOLD
0.732
1.761
1.029
clk_27mhz_ibuf
0.000
0.844
pixel_cnt_14_s0
1.029
1.362
n430_s
1.367
1.761
pixel_cnt_14_s0
1.761
=====
HOLD
0.733
1.762
1.029
clk_27mhz_ibuf
0.000
0.844
cmd_index_3_s0
1.029
1.362
n334_s
1.368
1.762
cmd_index_3_s0
1.762
=====
HOLD
0.853
1.882
1.029
clk_27mhz_ibuf
0.000
0.844
pixel_cnt_1_s0
1.029
1.362
n443_s
1.365
1.882
pixel_cnt_1_s0
1.882
=====
HOLD
0.892
1.921
1.029
clk_27mhz_ibuf
0.000
0.844
clk_cnt_2_s1
1.029
1.362
n648_s8
1.365
1.921
clk_cnt_2_s1
1.921
=====
HOLD
0.893
1.922
1.029
clk_27mhz_ibuf
0.000
0.844
clk_cnt_24_s1
1.029
1.362
n604_s7
1.366
1.922
clk_cnt_24_s1
1.922
=====
HOLD
0.894
1.923
1.029
clk_27mhz_ibuf
0.000
0.844
clk_cnt_20_s1
1.029
1.362
n612_s8
1.367
1.923
clk_cnt_20_s1
1.923
