

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Tue Dec  3 08:47:11 2024

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og1 
     1                           	processor	16F876
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     7                           	psect	text1,local,class=CODE,space=0,merge=1,delta=2
     8                           	psect	text2,local,class=CODE,space=0,merge=1,delta=2
     9                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    10                           	dabs	1,0x7E,2
    11     0000                     
    12                           ; Generated 12/10/2023 GMT
    13                           ; 
    14                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    15                           ; All rights reserved.
    16                           ; 
    17                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    18                           ; 
    19                           ; Redistribution and use in source and binary forms, with or without modification, are
    20                           ; permitted provided that the following conditions are met:
    21                           ; 
    22                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    23                           ;        conditions and the following disclaimer.
    24                           ; 
    25                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    26                           ;        of conditions and the following disclaimer in the documentation and/or other
    27                           ;        materials provided with the distribution. Publication is not required when
    28                           ;        this file is used in an embedded application.
    29                           ; 
    30                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    31                           ;        software without specific prior written permission.
    32                           ; 
    33                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    34                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    35                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    36                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    37                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    38                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    39                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    40                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    41                           ; 
    42                           ; 
    43                           ; Code-generator required, PIC16F876 Definitions
    44                           ; 
    45                           ; SFR Addresses
    46     0004                     fsr             equ	4
    47     0004                     fsr0            equ	4
    48     0000                     indf            equ	0
    49     0000                     indf0           equ	0
    50     0002                     pc              equ	2
    51     0002                     pcl             equ	2
    52     000A                     pclath          equ	10
    53     0003                     status          equ	3
    54     0000                     INDF            equ	0	;# 
    55     0001                     TMR0            equ	1	;# 
    56     0002                     PCL             equ	2	;# 
    57     0003                     STATUS          equ	3	;# 
    58     0004                     FSR             equ	4	;# 
    59     0005                     PORTA           equ	5	;# 
    60     0006                     PORTB           equ	6	;# 
    61     0007                     PORTC           equ	7	;# 
    62     000A                     PCLATH          equ	10	;# 
    63     000B                     INTCON          equ	11	;# 
    64     000C                     PIR1            equ	12	;# 
    65     000D                     PIR2            equ	13	;# 
    66     000E                     TMR1            equ	14	;# 
    67     000E                     TMR1L           equ	14	;# 
    68     000F                     TMR1H           equ	15	;# 
    69     0010                     T1CON           equ	16	;# 
    70     0011                     TMR2            equ	17	;# 
    71     0012                     T2CON           equ	18	;# 
    72     0013                     SSPBUF          equ	19	;# 
    73     0014                     SSPCON          equ	20	;# 
    74     0015                     CCPR1           equ	21	;# 
    75     0015                     CCPR1L          equ	21	;# 
    76     0016                     CCPR1H          equ	22	;# 
    77     0017                     CCP1CON         equ	23	;# 
    78     0018                     RCSTA           equ	24	;# 
    79     0019                     TXREG           equ	25	;# 
    80     001A                     RCREG           equ	26	;# 
    81     001B                     CCPR2           equ	27	;# 
    82     001B                     CCPR2L          equ	27	;# 
    83     001C                     CCPR2H          equ	28	;# 
    84     001D                     CCP2CON         equ	29	;# 
    85     001E                     ADRESH          equ	30	;# 
    86     001F                     ADCON0          equ	31	;# 
    87     0081                     OPTION_REG      equ	129	;# 
    88     0085                     TRISA           equ	133	;# 
    89     0086                     TRISB           equ	134	;# 
    90     0087                     TRISC           equ	135	;# 
    91     008C                     PIE1            equ	140	;# 
    92     008D                     PIE2            equ	141	;# 
    93     008E                     PCON            equ	142	;# 
    94     0091                     SSPCON2         equ	145	;# 
    95     0092                     PR2             equ	146	;# 
    96     0093                     SSPADD          equ	147	;# 
    97     0094                     SSPSTAT         equ	148	;# 
    98     0098                     TXSTA           equ	152	;# 
    99     0099                     SPBRG           equ	153	;# 
   100     009E                     ADRESL          equ	158	;# 
   101     009F                     ADCON1          equ	159	;# 
   102     010C                     EEDATA          equ	268	;# 
   103     010D                     EEADR           equ	269	;# 
   104     010E                     EEDATH          equ	270	;# 
   105     010F                     EEADRH          equ	271	;# 
   106     018C                     EECON1          equ	396	;# 
   107     018D                     EECON2          equ	397	;# 
   108     0000                     INDF            equ	0	;# 
   109     0001                     TMR0            equ	1	;# 
   110     0002                     PCL             equ	2	;# 
   111     0003                     STATUS          equ	3	;# 
   112     0004                     FSR             equ	4	;# 
   113     0005                     PORTA           equ	5	;# 
   114     0006                     PORTB           equ	6	;# 
   115     0007                     PORTC           equ	7	;# 
   116     000A                     PCLATH          equ	10	;# 
   117     000B                     INTCON          equ	11	;# 
   118     000C                     PIR1            equ	12	;# 
   119     000D                     PIR2            equ	13	;# 
   120     000E                     TMR1            equ	14	;# 
   121     000E                     TMR1L           equ	14	;# 
   122     000F                     TMR1H           equ	15	;# 
   123     0010                     T1CON           equ	16	;# 
   124     0011                     TMR2            equ	17	;# 
   125     0012                     T2CON           equ	18	;# 
   126     0013                     SSPBUF          equ	19	;# 
   127     0014                     SSPCON          equ	20	;# 
   128     0015                     CCPR1           equ	21	;# 
   129     0015                     CCPR1L          equ	21	;# 
   130     0016                     CCPR1H          equ	22	;# 
   131     0017                     CCP1CON         equ	23	;# 
   132     0018                     RCSTA           equ	24	;# 
   133     0019                     TXREG           equ	25	;# 
   134     001A                     RCREG           equ	26	;# 
   135     001B                     CCPR2           equ	27	;# 
   136     001B                     CCPR2L          equ	27	;# 
   137     001C                     CCPR2H          equ	28	;# 
   138     001D                     CCP2CON         equ	29	;# 
   139     001E                     ADRESH          equ	30	;# 
   140     001F                     ADCON0          equ	31	;# 
   141     0081                     OPTION_REG      equ	129	;# 
   142     0085                     TRISA           equ	133	;# 
   143     0086                     TRISB           equ	134	;# 
   144     0087                     TRISC           equ	135	;# 
   145     008C                     PIE1            equ	140	;# 
   146     008D                     PIE2            equ	141	;# 
   147     008E                     PCON            equ	142	;# 
   148     0091                     SSPCON2         equ	145	;# 
   149     0092                     PR2             equ	146	;# 
   150     0093                     SSPADD          equ	147	;# 
   151     0094                     SSPSTAT         equ	148	;# 
   152     0098                     TXSTA           equ	152	;# 
   153     0099                     SPBRG           equ	153	;# 
   154     009E                     ADRESL          equ	158	;# 
   155     009F                     ADCON1          equ	159	;# 
   156     010C                     EEDATA          equ	268	;# 
   157     010D                     EEADR           equ	269	;# 
   158     010E                     EEDATH          equ	270	;# 
   159     010F                     EEADRH          equ	271	;# 
   160     018C                     EECON1          equ	396	;# 
   161     018D                     EECON2          equ	397	;# 
   162     0000                     INDF            equ	0	;# 
   163     0001                     TMR0            equ	1	;# 
   164     0002                     PCL             equ	2	;# 
   165     0003                     STATUS          equ	3	;# 
   166     0004                     FSR             equ	4	;# 
   167     0005                     PORTA           equ	5	;# 
   168     0006                     PORTB           equ	6	;# 
   169     0007                     PORTC           equ	7	;# 
   170     000A                     PCLATH          equ	10	;# 
   171     000B                     INTCON          equ	11	;# 
   172     000C                     PIR1            equ	12	;# 
   173     000D                     PIR2            equ	13	;# 
   174     000E                     TMR1            equ	14	;# 
   175     000E                     TMR1L           equ	14	;# 
   176     000F                     TMR1H           equ	15	;# 
   177     0010                     T1CON           equ	16	;# 
   178     0011                     TMR2            equ	17	;# 
   179     0012                     T2CON           equ	18	;# 
   180     0013                     SSPBUF          equ	19	;# 
   181     0014                     SSPCON          equ	20	;# 
   182     0015                     CCPR1           equ	21	;# 
   183     0015                     CCPR1L          equ	21	;# 
   184     0016                     CCPR1H          equ	22	;# 
   185     0017                     CCP1CON         equ	23	;# 
   186     0018                     RCSTA           equ	24	;# 
   187     0019                     TXREG           equ	25	;# 
   188     001A                     RCREG           equ	26	;# 
   189     001B                     CCPR2           equ	27	;# 
   190     001B                     CCPR2L          equ	27	;# 
   191     001C                     CCPR2H          equ	28	;# 
   192     001D                     CCP2CON         equ	29	;# 
   193     001E                     ADRESH          equ	30	;# 
   194     001F                     ADCON0          equ	31	;# 
   195     0081                     OPTION_REG      equ	129	;# 
   196     0085                     TRISA           equ	133	;# 
   197     0086                     TRISB           equ	134	;# 
   198     0087                     TRISC           equ	135	;# 
   199     008C                     PIE1            equ	140	;# 
   200     008D                     PIE2            equ	141	;# 
   201     008E                     PCON            equ	142	;# 
   202     0091                     SSPCON2         equ	145	;# 
   203     0092                     PR2             equ	146	;# 
   204     0093                     SSPADD          equ	147	;# 
   205     0094                     SSPSTAT         equ	148	;# 
   206     0098                     TXSTA           equ	152	;# 
   207     0099                     SPBRG           equ	153	;# 
   208     009E                     ADRESL          equ	158	;# 
   209     009F                     ADCON1          equ	159	;# 
   210     010C                     EEDATA          equ	268	;# 
   211     010D                     EEADR           equ	269	;# 
   212     010E                     EEDATH          equ	270	;# 
   213     010F                     EEADRH          equ	271	;# 
   214     018C                     EECON1          equ	396	;# 
   215     018D                     EECON2          equ	397	;# 
   216     0005                     _PORTA          set	5
   217     0006                     _PORTB          set	6
   218     0087                     _TRISC          set	135
   219     0085                     _TRISA          set	133
   220     0086                     _TRISB          set	134
   221                           
   222                           	psect	cinit
   223     07FC                     start_initialization:	
   224                           ; #config settings
   225                           
   226     07FC                     __initialization:
   227     07FC                     end_of_initialization:	
   228                           ;End of C runtime variable initialization code
   229                           
   230     07FC                     __end_of__initialization:
   231     07FC  0183               	clrf	3
   232     07FD  120A  118A  2FEE   	ljmp	_main	;jump to C main() function
   233                           
   234                           	psect	cstackCOMMON
   235     0000                     __pcstackCOMMON:
   236     0000                     ?_PortAInit:
   237     0000                     ?_PortBInit:	
   238                           ; 1 bytes @ 0x0
   239                           
   240     0000                     ?_main:	
   241                           ; 1 bytes @ 0x0
   242                           
   243     0000                     ??_PortAInit:	
   244                           ; 1 bytes @ 0x0
   245                           
   246     0000                     ??_PortBInit:	
   247                           ; 1 bytes @ 0x0
   248                           
   249     0000                     ??_main:	
   250                           ; 1 bytes @ 0x0
   251                           
   252                           
   253                           	psect	maintext
   254     07EE                     __pmaintext:	
   255                           ; 1 bytes @ 0x0
   256 ;;
   257 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   258 ;;
   259 ;; *************** function _main *****************
   260 ;; Defined at:
   261 ;;		line 4 in file "main.c"
   262 ;; Parameters:    Size  Location     Type
   263 ;;		None
   264 ;; Auto vars:     Size  Location     Type
   265 ;;		None
   266 ;; Return value:  Size  Location     Type
   267 ;;                  1    wreg      void 
   268 ;; Registers used:
   269 ;;		status,2, status,0, pclath, cstack
   270 ;; Tracked objects:
   271 ;;		On entry : B00/0
   272 ;;		On exit  : 0/0
   273 ;;		Unchanged: 0/0
   274 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   275 ;;      Params:         0       0       0       0       0
   276 ;;      Locals:         0       0       0       0       0
   277 ;;      Temps:          0       0       0       0       0
   278 ;;      Totals:         0       0       0       0       0
   279 ;;Total ram usage:        0 bytes
   280 ;; Hardware stack levels required when called: 1
   281 ;; This function calls:
   282 ;;		_PortAInit
   283 ;;		_PortBInit
   284 ;; This function is called by:
   285 ;;		Startup code after reset
   286 ;; This function uses a non-reentrant model
   287 ;;
   288                           
   289     07EE                     _main:	
   290                           ;psect for function _main
   291                           
   292     07EE                     l579:	
   293                           ;incstack = 0
   294                           ; Regs used in _main: [status,2+status,0+pclath+cstack]
   295                           
   296                           
   297                           ;main.c: 5:     PortAInit();
   298     07EE  120A  118A  27E0  120A  118A  	fcall	_PortAInit
   299                           
   300                           ;main.c: 6:     PortBInit();
   301     07F3  120A  118A  27E7  120A  118A  	fcall	_PortBInit
   302     07F8                     l9:	
   303                           ;main.c: 7:     while(1){
   304                           
   305     07F8                     l10:	
   306                           ;main.c: 9:     }
   307                           
   308     07F8  2FF8               	goto	l9
   309     07F9  120A  118A  2800   	ljmp	start
   310     07FC                     __end_of_main:
   311                           
   312                           	psect	text1
   313     07E7                     __ptext1:	
   314 ;; *************** function _PortBInit *****************
   315 ;; Defined at:
   316 ;;		line 6 in file "portsinit.c"
   317 ;; Parameters:    Size  Location     Type
   318 ;;		None
   319 ;; Auto vars:     Size  Location     Type
   320 ;;		None
   321 ;; Return value:  Size  Location     Type
   322 ;;                  1    wreg      void 
   323 ;; Registers used:
   324 ;;		status,2
   325 ;; Tracked objects:
   326 ;;		On entry : 0/0
   327 ;;		On exit  : 0/0
   328 ;;		Unchanged: 0/0
   329 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   330 ;;      Params:         0       0       0       0       0
   331 ;;      Locals:         0       0       0       0       0
   332 ;;      Temps:          0       0       0       0       0
   333 ;;      Totals:         0       0       0       0       0
   334 ;;Total ram usage:        0 bytes
   335 ;; Hardware stack levels used: 1
   336 ;; This function calls:
   337 ;;		Nothing
   338 ;; This function is called by:
   339 ;;		_main
   340 ;; This function uses a non-reentrant model
   341 ;;
   342                           
   343     07E7                     _PortBInit:	
   344                           ;psect for function _PortBInit
   345                           
   346     07E7                     l577:	
   347                           ;incstack = 0
   348                           ; Regs used in _PortBInit: [status,2]
   349                           
   350                           
   351                           ;portsinit.c: 7:     TRISB = 0x00;
   352     07E7  1683               	bsf	3,5	;RP0=1, select bank1
   353     07E8  1303               	bcf	3,6	;RP1=0, select bank1
   354     07E9  0186               	clrf	6	;volatile
   355                           
   356                           ;portsinit.c: 8:     PORTB = 0x00;
   357     07EA  1283               	bcf	3,5	;RP0=0, select bank0
   358     07EB  1303               	bcf	3,6	;RP1=0, select bank0
   359     07EC  0186               	clrf	6	;volatile
   360     07ED                     l25:
   361     07ED  0008               	return
   362     07EE                     __end_of_PortBInit:
   363                           
   364                           	psect	text2
   365     07E0                     __ptext2:	
   366 ;; *************** function _PortAInit *****************
   367 ;; Defined at:
   368 ;;		line 11 in file "portsinit.c"
   369 ;; Parameters:    Size  Location     Type
   370 ;;		None
   371 ;; Auto vars:     Size  Location     Type
   372 ;;		None
   373 ;; Return value:  Size  Location     Type
   374 ;;                  1    wreg      void 
   375 ;; Registers used:
   376 ;;		status,2
   377 ;; Tracked objects:
   378 ;;		On entry : 0/0
   379 ;;		On exit  : 0/0
   380 ;;		Unchanged: 0/0
   381 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   382 ;;      Params:         0       0       0       0       0
   383 ;;      Locals:         0       0       0       0       0
   384 ;;      Temps:          0       0       0       0       0
   385 ;;      Totals:         0       0       0       0       0
   386 ;;Total ram usage:        0 bytes
   387 ;; Hardware stack levels used: 1
   388 ;; This function calls:
   389 ;;		Nothing
   390 ;; This function is called by:
   391 ;;		_main
   392 ;; This function uses a non-reentrant model
   393 ;;
   394                           
   395     07E0                     _PortAInit:	
   396                           ;psect for function _PortAInit
   397                           
   398     07E0                     l575:	
   399                           ;incstack = 0
   400                           ; Regs used in _PortAInit: [status,2]
   401                           
   402                           
   403                           ;portsinit.c: 12:     TRISA = 0x00;
   404     07E0  1683               	bsf	3,5	;RP0=1, select bank1
   405     07E1  1303               	bcf	3,6	;RP1=0, select bank1
   406     07E2  0185               	clrf	5	;volatile
   407                           
   408                           ;portsinit.c: 13:     PORTA = 0x00;
   409     07E3  1283               	bcf	3,5	;RP0=0, select bank0
   410     07E4  1303               	bcf	3,6	;RP1=0, select bank0
   411     07E5  0185               	clrf	5	;volatile
   412     07E6                     l28:
   413     07E6  0008               	return
   414     07E7                     __end_of_PortAInit:
   415     0002                     ___latbits      equ	2
   416     007E                     btemp           set	126	;btemp
   417     007E                     wtemp0          set	126
   418                           
   419                           	psect	config
   420                           
   421                           ;Config register CONFIG @ 0x2007
   422                           ;	Oscillator Selection bits
   423                           ;	FOSC = HS, HS oscillator
   424                           ;	Watchdog Timer Enable bit
   425                           ;	WDTE = OFF, WDT disabled
   426                           ;	Power-up Timer Enable bit
   427                           ;	PWRTE = OFF, PWRT disabled
   428                           ;	FLASH Program Memory Code Protection bits
   429                           ;	CP = OFF, Code protection off
   430                           ;	Brown-out Reset Enable bit
   431                           ;	BOREN = OFF, BOR disabled
   432                           ;	Low Voltage In-Circuit Serial Programming Enable bit
   433                           ;	LVP = OFF, RB3 is digital I/O, HV on MCLR must be used for programming
   434                           ;	Data EE Memory Code Protection
   435                           ;	CPD = OFF, Code Protection off
   436                           ;	FLASH Program Memory Write Enable
   437                           ;	WRT = OFF, Unprotected program memory may not be written to by EECON control
   438                           ;	In-Circuit Debugger Mode bit
   439                           ;	DEBUG = 0x1, unprogrammed default
   440     2007                     	org	8199
   441     2007  3D3A               	dw	15674

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      0       0
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                          _PortAInit
                          _PortBInit
 ---------------------------------------------------------------------------------
 (1) _PortBInit                                            0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _PortAInit                                            0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _PortAInit
   _PortBInit

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      0       0      0.0%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       0      0.0%


Microchip Technology PIC Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Tue Dec  3 08:47:11 2024

                      l9 07F8                       l10 07F8                       l25 07ED  
                     l28 07E6                      l575 07E0                      l577 07E7  
                    l579 07EE                     _main 07EE                     btemp 007E  
                   start 0000                    ?_main 0000                    _PORTA 0005  
                  _PORTB 0006                    _TRISA 0085                    _TRISB 0086  
                  _TRISC 0087                    status 0003                    wtemp0 007E  
        __initialization 07FC             __end_of_main 07FC                   ??_main 0000  
__end_of__initialization 07FC           __pcstackCOMMON 0000        __end_of_PortAInit 07E7  
      __end_of_PortBInit 07EE               __pmaintext 07EE                  __ptext1 07E7  
                __ptext2 07E0     end_of_initialization 07FC      start_initialization 07FC  
              _PortAInit 07E0                _PortBInit 07E7                ___latbits 0002  
             ?_PortAInit 0000               ?_PortBInit 0000              ??_PortAInit 0000  
            ??_PortBInit 0000  
