Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Tue Mar  7 23:45:51 2017
| Host         : Aoide-ThinkPad-T410 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vgademo1_bars_top_timing_summary_routed.rpt -rpx vgademo1_bars_top_timing_summary_routed.rpx
| Design       : vgademo1_bars_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 144 register/latch pins with no clock driven by root clock pin: v1/VS_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 348 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.087      -72.285                     12                  156        0.084        0.000                      0                  156        3.000        0.000                       0                    91  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100MHz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -6.087      -72.285                     12                  156        0.084        0.000                      0                  156       19.020        0.000                       0                    87  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -6.087ns,  Total Violation      -72.285ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.087ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Blue_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.350ns  (logic 28.733ns (63.359%)  route 16.617ns (36.641%))
  Logic Levels:           91  (CARRY4=67 DSP48E1=2 LUT1=2 LUT2=8 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          1.555    -0.957    v1/clk_out1
    SLICE_X15Y21         FDRE                                         r  v1/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  v1/hcounter_reg[0]/Q
                         net (fo=23, routed)          0.475    -0.025    v1/d0__3[0]
    SLICE_X14Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.099 r  v1/d0__2_i_14/O
                         net (fo=1, routed)           0.000     0.099    v1/d0__2_i_14_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.612 r  v1/d0__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.612    v1/d0__2_i_3_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.729 r  v1/d0__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.729    v1/d0__2_i_2_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.044 r  v1/d0__2_i_1/O[3]
                         net (fo=60, routed)          0.845     1.888    S1/O[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.219     6.107 r  S1/d0__3/PCOUT[47]
                         net (fo=1, routed)           0.056     6.163    S1/d0__3_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.681 r  S1/d0__4/P[4]
                         net (fo=2, routed)           1.096     8.777    S1/d0__4_n_101
    SLICE_X13Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.901 r  S1/Red[3]_i_870/O
                         net (fo=1, routed)           0.000     8.901    S1/Red[3]_i_870_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.451 r  S1/Red_reg[3]_i_729/CO[3]
                         net (fo=1, routed)           0.000     9.451    S1/Red_reg[3]_i_729_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.690 f  S1/Red_reg[3]_i_581/O[2]
                         net (fo=1, routed)           0.432    10.121    S1_n_90
    SLICE_X12Y24         LUT1 (Prop_lut1_I0_O)        0.302    10.423 r  Red[3]_i_466/O
                         net (fo=1, routed)           0.000    10.423    S1/d0__4_3[1]
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.956 r  S1/Red_reg[3]_i_381/CO[3]
                         net (fo=1, routed)           0.009    10.965    S1/Red_reg[3]_i_381_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.184 f  S1/Red_reg[3]_i_287/O[0]
                         net (fo=2, routed)           0.625    11.810    S1_n_127
    SLICE_X13Y25         LUT1 (Prop_lut1_I0_O)        0.295    12.105 r  Red[3]_i_474/O
                         net (fo=1, routed)           0.000    12.105    Red[3]_i_474_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.637 r  Red_reg[3]_i_385/CO[3]
                         net (fo=1, routed)           0.000    12.637    Red_reg[3]_i_385_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.908 r  Red_reg[3]_i_288/CO[0]
                         net (fo=18, routed)          0.650    13.558    Red_reg[3]_i_288_n_3
    SLICE_X15Y24         LUT2 (Prop_lut2_I1_O)        0.373    13.931 r  Red[3]_i_476/O
                         net (fo=1, routed)           0.000    13.931    Red[3]_i_476_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.332 r  Red_reg[3]_i_386/CO[3]
                         net (fo=1, routed)           0.009    14.341    Red_reg[3]_i_386_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  Red_reg[3]_i_289/CO[3]
                         net (fo=18, routed)          0.866    15.321    Red_reg[3]_i_289_n_0
    SLICE_X14Y25         LUT2 (Prop_lut2_I1_O)        0.124    15.445 r  Red[3]_i_485/O
                         net (fo=1, routed)           0.000    15.445    Red[3]_i_485_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.053 r  Red_reg[3]_i_390/O[3]
                         net (fo=3, routed)           0.807    16.859    Red_reg[3]_i_390_n_4
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.307    17.166 r  Red[3]_i_559/O
                         net (fo=1, routed)           0.000    17.166    Red[3]_i_559_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.699 r  Red_reg[3]_i_452/CO[3]
                         net (fo=1, routed)           0.000    17.699    Red_reg[3]_i_452_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.856 r  Red_reg[3]_i_377/CO[1]
                         net (fo=18, routed)          0.779    18.635    Red_reg[3]_i_377_n_2
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.332    18.967 r  Red[3]_i_711/O
                         net (fo=1, routed)           0.000    18.967    Red[3]_i_711_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.365 r  Red_reg[3]_i_561/CO[3]
                         net (fo=1, routed)           0.000    19.365    Red_reg[3]_i_561_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.479 r  Red_reg[3]_i_454/CO[3]
                         net (fo=1, routed)           0.000    19.479    Red_reg[3]_i_454_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.593 r  Red_reg[3]_i_378/CO[3]
                         net (fo=17, routed)          0.984    20.578    Red_reg[3]_i_378_n_0
    SLICE_X15Y29         LUT2 (Prop_lut2_I1_O)        0.124    20.702 r  Red[3]_i_853/O
                         net (fo=1, routed)           0.000    20.702    Red[3]_i_853_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.103 r  Red_reg[3]_i_714/CO[3]
                         net (fo=1, routed)           0.000    21.103    Red_reg[3]_i_714_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.217 r  Red_reg[3]_i_566/CO[3]
                         net (fo=1, routed)           0.000    21.217    Red_reg[3]_i_566_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  Red_reg[3]_i_459/CO[3]
                         net (fo=1, routed)           0.000    21.331    Red_reg[3]_i_459_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.553 r  Red_reg[3]_i_379/O[0]
                         net (fo=18, routed)          0.528    22.081    Red_reg[3]_i_379_n_7
    SLICE_X14Y32         LUT3 (Prop_lut3_I1_O)        0.299    22.380 r  Red[3]_i_860/O
                         net (fo=1, routed)           0.000    22.380    Red[3]_i_860_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.913 r  Red_reg[3]_i_719/CO[3]
                         net (fo=1, routed)           0.000    22.913    Red_reg[3]_i_719_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.030 r  Red_reg[3]_i_571/CO[3]
                         net (fo=1, routed)           0.000    23.030    Red_reg[3]_i_571_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.147 r  Red_reg[3]_i_461/CO[3]
                         net (fo=1, routed)           0.000    23.147    Red_reg[3]_i_461_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.366 r  Red_reg[3]_i_380/O[0]
                         net (fo=18, routed)          0.623    23.989    Red_reg[3]_i_380_n_7
    SLICE_X13Y31         LUT3 (Prop_lut3_I1_O)        0.295    24.284 r  Red[3]_i_1025/O
                         net (fo=1, routed)           0.000    24.284    Red[3]_i_1025_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.685 r  Red_reg[3]_i_929/CO[3]
                         net (fo=1, routed)           0.000    24.685    Red_reg[3]_i_929_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.799 r  Red_reg[3]_i_803/CO[3]
                         net (fo=1, routed)           0.000    24.799    Red_reg[3]_i_803_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.913 r  Red_reg[3]_i_662/CO[3]
                         net (fo=1, routed)           0.000    24.913    Red_reg[3]_i_662_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.027 r  Red_reg[3]_i_540/CO[3]
                         net (fo=1, routed)           0.000    25.027    Red_reg[3]_i_540_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.249 r  Red_reg[3]_i_444/O[0]
                         net (fo=18, routed)          0.662    25.912    Red_reg[3]_i_444_n_7
    SLICE_X12Y32         LUT3 (Prop_lut3_I1_O)        0.299    26.211 r  Red[3]_i_1029/O
                         net (fo=1, routed)           0.000    26.211    Red[3]_i_1029_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.587 r  Red_reg[3]_i_934/CO[3]
                         net (fo=1, routed)           0.000    26.587    Red_reg[3]_i_934_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.704 r  Red_reg[3]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.704    Red_reg[3]_i_808_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.821 r  Red_reg[3]_i_667/CO[3]
                         net (fo=1, routed)           0.000    26.821    Red_reg[3]_i_667_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.938 r  Red_reg[3]_i_542/CO[3]
                         net (fo=1, routed)           0.000    26.938    Red_reg[3]_i_542_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.157 r  Red_reg[3]_i_445/O[0]
                         net (fo=18, routed)          0.658    27.814    Red_reg[3]_i_445_n_7
    SLICE_X12Y37         LUT3 (Prop_lut3_I1_O)        0.295    28.109 r  Red[3]_i_1034/O
                         net (fo=1, routed)           0.000    28.109    Red[3]_i_1034_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.489 r  Red_reg[3]_i_939/CO[3]
                         net (fo=1, routed)           0.000    28.489    Red_reg[3]_i_939_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.606 r  Red_reg[3]_i_813/CO[3]
                         net (fo=1, routed)           0.000    28.606    Red_reg[3]_i_813_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.723 r  Red_reg[3]_i_672/CO[3]
                         net (fo=1, routed)           0.000    28.723    Red_reg[3]_i_672_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.840 r  Red_reg[3]_i_544/CO[3]
                         net (fo=1, routed)           0.000    28.840    Red_reg[3]_i_544_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.059 r  Red_reg[3]_i_446/O[0]
                         net (fo=18, routed)          0.789    29.849    Red_reg[3]_i_446_n_7
    SLICE_X13Y36         LUT3 (Prop_lut3_I1_O)        0.295    30.144 r  Red[3]_i_1037/O
                         net (fo=1, routed)           0.000    30.144    Red[3]_i_1037_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.545 r  Red_reg[3]_i_944/CO[3]
                         net (fo=1, routed)           0.000    30.545    Red_reg[3]_i_944_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.659 r  Red_reg[3]_i_818/CO[3]
                         net (fo=1, routed)           0.000    30.659    Red_reg[3]_i_818_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.773 r  Red_reg[3]_i_677/CO[3]
                         net (fo=1, routed)           0.000    30.773    Red_reg[3]_i_677_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.887 r  Red_reg[3]_i_546/CO[3]
                         net (fo=1, routed)           0.000    30.887    Red_reg[3]_i_546_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.109 r  Red_reg[3]_i_447/O[0]
                         net (fo=18, routed)          0.690    31.799    Red_reg[3]_i_447_n_7
    SLICE_X14Y37         LUT3 (Prop_lut3_I1_O)        0.299    32.098 r  Red[3]_i_1041/O
                         net (fo=1, routed)           0.000    32.098    Red[3]_i_1041_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.474 r  Red_reg[3]_i_949/CO[3]
                         net (fo=1, routed)           0.000    32.474    Red_reg[3]_i_949_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.591 r  Red_reg[3]_i_823/CO[3]
                         net (fo=1, routed)           0.000    32.591    Red_reg[3]_i_823_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.708 r  Red_reg[3]_i_682/CO[3]
                         net (fo=1, routed)           0.000    32.708    Red_reg[3]_i_682_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.825 r  Red_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000    32.825    Red_reg[3]_i_548_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.044 r  Red_reg[3]_i_448/O[0]
                         net (fo=18, routed)          0.724    33.768    Red_reg[3]_i_448_n_7
    SLICE_X15Y41         LUT3 (Prop_lut3_I1_O)        0.295    34.063 r  Red[3]_i_831/O
                         net (fo=1, routed)           0.000    34.063    Red[3]_i_831_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.613 r  Red_reg[3]_i_687/CO[3]
                         net (fo=1, routed)           0.000    34.613    Red_reg[3]_i_687_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.727 r  Red_reg[3]_i_550/CO[3]
                         net (fo=1, routed)           0.000    34.727    Red_reg[3]_i_550_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.949 r  Red_reg[3]_i_449/O[0]
                         net (fo=18, routed)          0.590    35.539    Red_reg[3]_i_449_n_7
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.299    35.838 r  Red[3]_i_960/O
                         net (fo=1, routed)           0.000    35.838    Red[3]_i_960_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.214 r  Red_reg[3]_i_833/CO[3]
                         net (fo=1, routed)           0.000    36.214    Red_reg[3]_i_833_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.331 r  Red_reg[3]_i_692/CO[3]
                         net (fo=1, routed)           0.000    36.331    Red_reg[3]_i_692_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.448 r  Red_reg[3]_i_552/CO[3]
                         net (fo=1, routed)           0.000    36.448    Red_reg[3]_i_552_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.667 r  Red_reg[3]_i_450/O[0]
                         net (fo=17, routed)          0.741    37.409    Red_reg[3]_i_450_n_7
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.295    37.704 r  Red[3]_i_1054/O
                         net (fo=1, routed)           0.000    37.704    S1/d0__3_2[3]
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.105 r  S1/Red_reg[3]_i_964/CO[3]
                         net (fo=1, routed)           0.000    38.105    S1/Red_reg[3]_i_964_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.219 r  S1/Red_reg[3]_i_838/CO[3]
                         net (fo=1, routed)           0.000    38.219    S1/Red_reg[3]_i_838_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.333 r  S1/Red_reg[3]_i_697/CO[3]
                         net (fo=1, routed)           0.000    38.333    S1/Red_reg[3]_i_697_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.447 r  S1/Red_reg[3]_i_554/CO[3]
                         net (fo=1, routed)           0.000    38.447    S1/Red_reg[3]_i_554_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.669 r  S1/Red_reg[3]_i_451/O[0]
                         net (fo=2, routed)           0.445    39.113    S1/Red_reg[3]_i_451_n_7
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.299    39.412 r  S1/Red[3]_i_376/O
                         net (fo=1, routed)           0.000    39.412    S1/Red[3]_i_376_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.925 r  S1/Red_reg[3]_i_282/CO[3]
                         net (fo=1, routed)           0.000    39.925    S1/Red_reg[3]_i_282_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.042 r  S1/Red_reg[3]_i_281/CO[3]
                         net (fo=1, routed)           0.000    40.042    S1/Red_reg[3]_i_281_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.281 r  S1/Red_reg[3]_i_182/O[2]
                         net (fo=5, routed)           0.897    41.178    v1/Green15[10]
    SLICE_X14Y51         LUT3 (Prop_lut3_I0_O)        0.301    41.479 r  v1/Red[3]_i_98/O
                         net (fo=1, routed)           0.000    41.479    v1/Red[3]_i_98_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.012 r  v1/Red_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.012    v1/Red_reg[3]_i_30_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.266 f  v1/Red_reg[3]_i_7/CO[0]
                         net (fo=1, routed)           1.017    43.283    v1/Red_reg[3]_i_7_n_3
    SLICE_X11Y55         LUT6 (Prop_lut6_I0_O)        0.367    43.650 r  v1/Red[3]_i_2/O
                         net (fo=1, routed)           0.264    43.914    v1/Red[3]_i_2_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I0_O)        0.124    44.038 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.355    44.393    S1/SR[0]
    SLICE_X8Y55          FDRE                                         r  S1/Blue_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          1.440    38.444    S1/clk_out1
    SLICE_X8Y55          FDRE                                         r  S1/Blue_reg[0]/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.098    38.830    
    SLICE_X8Y55          FDRE (Setup_fdre_C_R)       -0.524    38.306    S1/Blue_reg[0]
  -------------------------------------------------------------------
                         required time                         38.306    
                         arrival time                         -44.393    
  -------------------------------------------------------------------
                         slack                                 -6.087    

Slack (VIOLATED) :        -6.087ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Blue_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.350ns  (logic 28.733ns (63.359%)  route 16.617ns (36.641%))
  Logic Levels:           91  (CARRY4=67 DSP48E1=2 LUT1=2 LUT2=8 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          1.555    -0.957    v1/clk_out1
    SLICE_X15Y21         FDRE                                         r  v1/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  v1/hcounter_reg[0]/Q
                         net (fo=23, routed)          0.475    -0.025    v1/d0__3[0]
    SLICE_X14Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.099 r  v1/d0__2_i_14/O
                         net (fo=1, routed)           0.000     0.099    v1/d0__2_i_14_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.612 r  v1/d0__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.612    v1/d0__2_i_3_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.729 r  v1/d0__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.729    v1/d0__2_i_2_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.044 r  v1/d0__2_i_1/O[3]
                         net (fo=60, routed)          0.845     1.888    S1/O[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.219     6.107 r  S1/d0__3/PCOUT[47]
                         net (fo=1, routed)           0.056     6.163    S1/d0__3_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.681 r  S1/d0__4/P[4]
                         net (fo=2, routed)           1.096     8.777    S1/d0__4_n_101
    SLICE_X13Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.901 r  S1/Red[3]_i_870/O
                         net (fo=1, routed)           0.000     8.901    S1/Red[3]_i_870_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.451 r  S1/Red_reg[3]_i_729/CO[3]
                         net (fo=1, routed)           0.000     9.451    S1/Red_reg[3]_i_729_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.690 f  S1/Red_reg[3]_i_581/O[2]
                         net (fo=1, routed)           0.432    10.121    S1_n_90
    SLICE_X12Y24         LUT1 (Prop_lut1_I0_O)        0.302    10.423 r  Red[3]_i_466/O
                         net (fo=1, routed)           0.000    10.423    S1/d0__4_3[1]
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.956 r  S1/Red_reg[3]_i_381/CO[3]
                         net (fo=1, routed)           0.009    10.965    S1/Red_reg[3]_i_381_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.184 f  S1/Red_reg[3]_i_287/O[0]
                         net (fo=2, routed)           0.625    11.810    S1_n_127
    SLICE_X13Y25         LUT1 (Prop_lut1_I0_O)        0.295    12.105 r  Red[3]_i_474/O
                         net (fo=1, routed)           0.000    12.105    Red[3]_i_474_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.637 r  Red_reg[3]_i_385/CO[3]
                         net (fo=1, routed)           0.000    12.637    Red_reg[3]_i_385_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.908 r  Red_reg[3]_i_288/CO[0]
                         net (fo=18, routed)          0.650    13.558    Red_reg[3]_i_288_n_3
    SLICE_X15Y24         LUT2 (Prop_lut2_I1_O)        0.373    13.931 r  Red[3]_i_476/O
                         net (fo=1, routed)           0.000    13.931    Red[3]_i_476_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.332 r  Red_reg[3]_i_386/CO[3]
                         net (fo=1, routed)           0.009    14.341    Red_reg[3]_i_386_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  Red_reg[3]_i_289/CO[3]
                         net (fo=18, routed)          0.866    15.321    Red_reg[3]_i_289_n_0
    SLICE_X14Y25         LUT2 (Prop_lut2_I1_O)        0.124    15.445 r  Red[3]_i_485/O
                         net (fo=1, routed)           0.000    15.445    Red[3]_i_485_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.053 r  Red_reg[3]_i_390/O[3]
                         net (fo=3, routed)           0.807    16.859    Red_reg[3]_i_390_n_4
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.307    17.166 r  Red[3]_i_559/O
                         net (fo=1, routed)           0.000    17.166    Red[3]_i_559_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.699 r  Red_reg[3]_i_452/CO[3]
                         net (fo=1, routed)           0.000    17.699    Red_reg[3]_i_452_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.856 r  Red_reg[3]_i_377/CO[1]
                         net (fo=18, routed)          0.779    18.635    Red_reg[3]_i_377_n_2
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.332    18.967 r  Red[3]_i_711/O
                         net (fo=1, routed)           0.000    18.967    Red[3]_i_711_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.365 r  Red_reg[3]_i_561/CO[3]
                         net (fo=1, routed)           0.000    19.365    Red_reg[3]_i_561_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.479 r  Red_reg[3]_i_454/CO[3]
                         net (fo=1, routed)           0.000    19.479    Red_reg[3]_i_454_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.593 r  Red_reg[3]_i_378/CO[3]
                         net (fo=17, routed)          0.984    20.578    Red_reg[3]_i_378_n_0
    SLICE_X15Y29         LUT2 (Prop_lut2_I1_O)        0.124    20.702 r  Red[3]_i_853/O
                         net (fo=1, routed)           0.000    20.702    Red[3]_i_853_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.103 r  Red_reg[3]_i_714/CO[3]
                         net (fo=1, routed)           0.000    21.103    Red_reg[3]_i_714_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.217 r  Red_reg[3]_i_566/CO[3]
                         net (fo=1, routed)           0.000    21.217    Red_reg[3]_i_566_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  Red_reg[3]_i_459/CO[3]
                         net (fo=1, routed)           0.000    21.331    Red_reg[3]_i_459_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.553 r  Red_reg[3]_i_379/O[0]
                         net (fo=18, routed)          0.528    22.081    Red_reg[3]_i_379_n_7
    SLICE_X14Y32         LUT3 (Prop_lut3_I1_O)        0.299    22.380 r  Red[3]_i_860/O
                         net (fo=1, routed)           0.000    22.380    Red[3]_i_860_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.913 r  Red_reg[3]_i_719/CO[3]
                         net (fo=1, routed)           0.000    22.913    Red_reg[3]_i_719_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.030 r  Red_reg[3]_i_571/CO[3]
                         net (fo=1, routed)           0.000    23.030    Red_reg[3]_i_571_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.147 r  Red_reg[3]_i_461/CO[3]
                         net (fo=1, routed)           0.000    23.147    Red_reg[3]_i_461_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.366 r  Red_reg[3]_i_380/O[0]
                         net (fo=18, routed)          0.623    23.989    Red_reg[3]_i_380_n_7
    SLICE_X13Y31         LUT3 (Prop_lut3_I1_O)        0.295    24.284 r  Red[3]_i_1025/O
                         net (fo=1, routed)           0.000    24.284    Red[3]_i_1025_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.685 r  Red_reg[3]_i_929/CO[3]
                         net (fo=1, routed)           0.000    24.685    Red_reg[3]_i_929_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.799 r  Red_reg[3]_i_803/CO[3]
                         net (fo=1, routed)           0.000    24.799    Red_reg[3]_i_803_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.913 r  Red_reg[3]_i_662/CO[3]
                         net (fo=1, routed)           0.000    24.913    Red_reg[3]_i_662_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.027 r  Red_reg[3]_i_540/CO[3]
                         net (fo=1, routed)           0.000    25.027    Red_reg[3]_i_540_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.249 r  Red_reg[3]_i_444/O[0]
                         net (fo=18, routed)          0.662    25.912    Red_reg[3]_i_444_n_7
    SLICE_X12Y32         LUT3 (Prop_lut3_I1_O)        0.299    26.211 r  Red[3]_i_1029/O
                         net (fo=1, routed)           0.000    26.211    Red[3]_i_1029_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.587 r  Red_reg[3]_i_934/CO[3]
                         net (fo=1, routed)           0.000    26.587    Red_reg[3]_i_934_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.704 r  Red_reg[3]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.704    Red_reg[3]_i_808_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.821 r  Red_reg[3]_i_667/CO[3]
                         net (fo=1, routed)           0.000    26.821    Red_reg[3]_i_667_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.938 r  Red_reg[3]_i_542/CO[3]
                         net (fo=1, routed)           0.000    26.938    Red_reg[3]_i_542_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.157 r  Red_reg[3]_i_445/O[0]
                         net (fo=18, routed)          0.658    27.814    Red_reg[3]_i_445_n_7
    SLICE_X12Y37         LUT3 (Prop_lut3_I1_O)        0.295    28.109 r  Red[3]_i_1034/O
                         net (fo=1, routed)           0.000    28.109    Red[3]_i_1034_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.489 r  Red_reg[3]_i_939/CO[3]
                         net (fo=1, routed)           0.000    28.489    Red_reg[3]_i_939_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.606 r  Red_reg[3]_i_813/CO[3]
                         net (fo=1, routed)           0.000    28.606    Red_reg[3]_i_813_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.723 r  Red_reg[3]_i_672/CO[3]
                         net (fo=1, routed)           0.000    28.723    Red_reg[3]_i_672_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.840 r  Red_reg[3]_i_544/CO[3]
                         net (fo=1, routed)           0.000    28.840    Red_reg[3]_i_544_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.059 r  Red_reg[3]_i_446/O[0]
                         net (fo=18, routed)          0.789    29.849    Red_reg[3]_i_446_n_7
    SLICE_X13Y36         LUT3 (Prop_lut3_I1_O)        0.295    30.144 r  Red[3]_i_1037/O
                         net (fo=1, routed)           0.000    30.144    Red[3]_i_1037_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.545 r  Red_reg[3]_i_944/CO[3]
                         net (fo=1, routed)           0.000    30.545    Red_reg[3]_i_944_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.659 r  Red_reg[3]_i_818/CO[3]
                         net (fo=1, routed)           0.000    30.659    Red_reg[3]_i_818_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.773 r  Red_reg[3]_i_677/CO[3]
                         net (fo=1, routed)           0.000    30.773    Red_reg[3]_i_677_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.887 r  Red_reg[3]_i_546/CO[3]
                         net (fo=1, routed)           0.000    30.887    Red_reg[3]_i_546_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.109 r  Red_reg[3]_i_447/O[0]
                         net (fo=18, routed)          0.690    31.799    Red_reg[3]_i_447_n_7
    SLICE_X14Y37         LUT3 (Prop_lut3_I1_O)        0.299    32.098 r  Red[3]_i_1041/O
                         net (fo=1, routed)           0.000    32.098    Red[3]_i_1041_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.474 r  Red_reg[3]_i_949/CO[3]
                         net (fo=1, routed)           0.000    32.474    Red_reg[3]_i_949_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.591 r  Red_reg[3]_i_823/CO[3]
                         net (fo=1, routed)           0.000    32.591    Red_reg[3]_i_823_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.708 r  Red_reg[3]_i_682/CO[3]
                         net (fo=1, routed)           0.000    32.708    Red_reg[3]_i_682_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.825 r  Red_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000    32.825    Red_reg[3]_i_548_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.044 r  Red_reg[3]_i_448/O[0]
                         net (fo=18, routed)          0.724    33.768    Red_reg[3]_i_448_n_7
    SLICE_X15Y41         LUT3 (Prop_lut3_I1_O)        0.295    34.063 r  Red[3]_i_831/O
                         net (fo=1, routed)           0.000    34.063    Red[3]_i_831_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.613 r  Red_reg[3]_i_687/CO[3]
                         net (fo=1, routed)           0.000    34.613    Red_reg[3]_i_687_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.727 r  Red_reg[3]_i_550/CO[3]
                         net (fo=1, routed)           0.000    34.727    Red_reg[3]_i_550_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.949 r  Red_reg[3]_i_449/O[0]
                         net (fo=18, routed)          0.590    35.539    Red_reg[3]_i_449_n_7
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.299    35.838 r  Red[3]_i_960/O
                         net (fo=1, routed)           0.000    35.838    Red[3]_i_960_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.214 r  Red_reg[3]_i_833/CO[3]
                         net (fo=1, routed)           0.000    36.214    Red_reg[3]_i_833_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.331 r  Red_reg[3]_i_692/CO[3]
                         net (fo=1, routed)           0.000    36.331    Red_reg[3]_i_692_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.448 r  Red_reg[3]_i_552/CO[3]
                         net (fo=1, routed)           0.000    36.448    Red_reg[3]_i_552_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.667 r  Red_reg[3]_i_450/O[0]
                         net (fo=17, routed)          0.741    37.409    Red_reg[3]_i_450_n_7
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.295    37.704 r  Red[3]_i_1054/O
                         net (fo=1, routed)           0.000    37.704    S1/d0__3_2[3]
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.105 r  S1/Red_reg[3]_i_964/CO[3]
                         net (fo=1, routed)           0.000    38.105    S1/Red_reg[3]_i_964_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.219 r  S1/Red_reg[3]_i_838/CO[3]
                         net (fo=1, routed)           0.000    38.219    S1/Red_reg[3]_i_838_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.333 r  S1/Red_reg[3]_i_697/CO[3]
                         net (fo=1, routed)           0.000    38.333    S1/Red_reg[3]_i_697_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.447 r  S1/Red_reg[3]_i_554/CO[3]
                         net (fo=1, routed)           0.000    38.447    S1/Red_reg[3]_i_554_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.669 r  S1/Red_reg[3]_i_451/O[0]
                         net (fo=2, routed)           0.445    39.113    S1/Red_reg[3]_i_451_n_7
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.299    39.412 r  S1/Red[3]_i_376/O
                         net (fo=1, routed)           0.000    39.412    S1/Red[3]_i_376_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.925 r  S1/Red_reg[3]_i_282/CO[3]
                         net (fo=1, routed)           0.000    39.925    S1/Red_reg[3]_i_282_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.042 r  S1/Red_reg[3]_i_281/CO[3]
                         net (fo=1, routed)           0.000    40.042    S1/Red_reg[3]_i_281_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.281 r  S1/Red_reg[3]_i_182/O[2]
                         net (fo=5, routed)           0.897    41.178    v1/Green15[10]
    SLICE_X14Y51         LUT3 (Prop_lut3_I0_O)        0.301    41.479 r  v1/Red[3]_i_98/O
                         net (fo=1, routed)           0.000    41.479    v1/Red[3]_i_98_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.012 r  v1/Red_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.012    v1/Red_reg[3]_i_30_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.266 f  v1/Red_reg[3]_i_7/CO[0]
                         net (fo=1, routed)           1.017    43.283    v1/Red_reg[3]_i_7_n_3
    SLICE_X11Y55         LUT6 (Prop_lut6_I0_O)        0.367    43.650 r  v1/Red[3]_i_2/O
                         net (fo=1, routed)           0.264    43.914    v1/Red[3]_i_2_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I0_O)        0.124    44.038 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.355    44.393    S1/SR[0]
    SLICE_X8Y55          FDRE                                         r  S1/Blue_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          1.440    38.444    S1/clk_out1
    SLICE_X8Y55          FDRE                                         r  S1/Blue_reg[2]/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.098    38.830    
    SLICE_X8Y55          FDRE (Setup_fdre_C_R)       -0.524    38.306    S1/Blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.306    
                         arrival time                         -44.393    
  -------------------------------------------------------------------
                         slack                                 -6.087    

Slack (VIOLATED) :        -6.087ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Blue_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.350ns  (logic 28.733ns (63.359%)  route 16.617ns (36.641%))
  Logic Levels:           91  (CARRY4=67 DSP48E1=2 LUT1=2 LUT2=8 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          1.555    -0.957    v1/clk_out1
    SLICE_X15Y21         FDRE                                         r  v1/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  v1/hcounter_reg[0]/Q
                         net (fo=23, routed)          0.475    -0.025    v1/d0__3[0]
    SLICE_X14Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.099 r  v1/d0__2_i_14/O
                         net (fo=1, routed)           0.000     0.099    v1/d0__2_i_14_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.612 r  v1/d0__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.612    v1/d0__2_i_3_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.729 r  v1/d0__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.729    v1/d0__2_i_2_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.044 r  v1/d0__2_i_1/O[3]
                         net (fo=60, routed)          0.845     1.888    S1/O[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.219     6.107 r  S1/d0__3/PCOUT[47]
                         net (fo=1, routed)           0.056     6.163    S1/d0__3_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.681 r  S1/d0__4/P[4]
                         net (fo=2, routed)           1.096     8.777    S1/d0__4_n_101
    SLICE_X13Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.901 r  S1/Red[3]_i_870/O
                         net (fo=1, routed)           0.000     8.901    S1/Red[3]_i_870_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.451 r  S1/Red_reg[3]_i_729/CO[3]
                         net (fo=1, routed)           0.000     9.451    S1/Red_reg[3]_i_729_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.690 f  S1/Red_reg[3]_i_581/O[2]
                         net (fo=1, routed)           0.432    10.121    S1_n_90
    SLICE_X12Y24         LUT1 (Prop_lut1_I0_O)        0.302    10.423 r  Red[3]_i_466/O
                         net (fo=1, routed)           0.000    10.423    S1/d0__4_3[1]
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.956 r  S1/Red_reg[3]_i_381/CO[3]
                         net (fo=1, routed)           0.009    10.965    S1/Red_reg[3]_i_381_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.184 f  S1/Red_reg[3]_i_287/O[0]
                         net (fo=2, routed)           0.625    11.810    S1_n_127
    SLICE_X13Y25         LUT1 (Prop_lut1_I0_O)        0.295    12.105 r  Red[3]_i_474/O
                         net (fo=1, routed)           0.000    12.105    Red[3]_i_474_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.637 r  Red_reg[3]_i_385/CO[3]
                         net (fo=1, routed)           0.000    12.637    Red_reg[3]_i_385_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.908 r  Red_reg[3]_i_288/CO[0]
                         net (fo=18, routed)          0.650    13.558    Red_reg[3]_i_288_n_3
    SLICE_X15Y24         LUT2 (Prop_lut2_I1_O)        0.373    13.931 r  Red[3]_i_476/O
                         net (fo=1, routed)           0.000    13.931    Red[3]_i_476_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.332 r  Red_reg[3]_i_386/CO[3]
                         net (fo=1, routed)           0.009    14.341    Red_reg[3]_i_386_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  Red_reg[3]_i_289/CO[3]
                         net (fo=18, routed)          0.866    15.321    Red_reg[3]_i_289_n_0
    SLICE_X14Y25         LUT2 (Prop_lut2_I1_O)        0.124    15.445 r  Red[3]_i_485/O
                         net (fo=1, routed)           0.000    15.445    Red[3]_i_485_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.053 r  Red_reg[3]_i_390/O[3]
                         net (fo=3, routed)           0.807    16.859    Red_reg[3]_i_390_n_4
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.307    17.166 r  Red[3]_i_559/O
                         net (fo=1, routed)           0.000    17.166    Red[3]_i_559_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.699 r  Red_reg[3]_i_452/CO[3]
                         net (fo=1, routed)           0.000    17.699    Red_reg[3]_i_452_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.856 r  Red_reg[3]_i_377/CO[1]
                         net (fo=18, routed)          0.779    18.635    Red_reg[3]_i_377_n_2
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.332    18.967 r  Red[3]_i_711/O
                         net (fo=1, routed)           0.000    18.967    Red[3]_i_711_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.365 r  Red_reg[3]_i_561/CO[3]
                         net (fo=1, routed)           0.000    19.365    Red_reg[3]_i_561_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.479 r  Red_reg[3]_i_454/CO[3]
                         net (fo=1, routed)           0.000    19.479    Red_reg[3]_i_454_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.593 r  Red_reg[3]_i_378/CO[3]
                         net (fo=17, routed)          0.984    20.578    Red_reg[3]_i_378_n_0
    SLICE_X15Y29         LUT2 (Prop_lut2_I1_O)        0.124    20.702 r  Red[3]_i_853/O
                         net (fo=1, routed)           0.000    20.702    Red[3]_i_853_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.103 r  Red_reg[3]_i_714/CO[3]
                         net (fo=1, routed)           0.000    21.103    Red_reg[3]_i_714_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.217 r  Red_reg[3]_i_566/CO[3]
                         net (fo=1, routed)           0.000    21.217    Red_reg[3]_i_566_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  Red_reg[3]_i_459/CO[3]
                         net (fo=1, routed)           0.000    21.331    Red_reg[3]_i_459_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.553 r  Red_reg[3]_i_379/O[0]
                         net (fo=18, routed)          0.528    22.081    Red_reg[3]_i_379_n_7
    SLICE_X14Y32         LUT3 (Prop_lut3_I1_O)        0.299    22.380 r  Red[3]_i_860/O
                         net (fo=1, routed)           0.000    22.380    Red[3]_i_860_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.913 r  Red_reg[3]_i_719/CO[3]
                         net (fo=1, routed)           0.000    22.913    Red_reg[3]_i_719_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.030 r  Red_reg[3]_i_571/CO[3]
                         net (fo=1, routed)           0.000    23.030    Red_reg[3]_i_571_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.147 r  Red_reg[3]_i_461/CO[3]
                         net (fo=1, routed)           0.000    23.147    Red_reg[3]_i_461_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.366 r  Red_reg[3]_i_380/O[0]
                         net (fo=18, routed)          0.623    23.989    Red_reg[3]_i_380_n_7
    SLICE_X13Y31         LUT3 (Prop_lut3_I1_O)        0.295    24.284 r  Red[3]_i_1025/O
                         net (fo=1, routed)           0.000    24.284    Red[3]_i_1025_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.685 r  Red_reg[3]_i_929/CO[3]
                         net (fo=1, routed)           0.000    24.685    Red_reg[3]_i_929_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.799 r  Red_reg[3]_i_803/CO[3]
                         net (fo=1, routed)           0.000    24.799    Red_reg[3]_i_803_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.913 r  Red_reg[3]_i_662/CO[3]
                         net (fo=1, routed)           0.000    24.913    Red_reg[3]_i_662_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.027 r  Red_reg[3]_i_540/CO[3]
                         net (fo=1, routed)           0.000    25.027    Red_reg[3]_i_540_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.249 r  Red_reg[3]_i_444/O[0]
                         net (fo=18, routed)          0.662    25.912    Red_reg[3]_i_444_n_7
    SLICE_X12Y32         LUT3 (Prop_lut3_I1_O)        0.299    26.211 r  Red[3]_i_1029/O
                         net (fo=1, routed)           0.000    26.211    Red[3]_i_1029_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.587 r  Red_reg[3]_i_934/CO[3]
                         net (fo=1, routed)           0.000    26.587    Red_reg[3]_i_934_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.704 r  Red_reg[3]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.704    Red_reg[3]_i_808_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.821 r  Red_reg[3]_i_667/CO[3]
                         net (fo=1, routed)           0.000    26.821    Red_reg[3]_i_667_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.938 r  Red_reg[3]_i_542/CO[3]
                         net (fo=1, routed)           0.000    26.938    Red_reg[3]_i_542_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.157 r  Red_reg[3]_i_445/O[0]
                         net (fo=18, routed)          0.658    27.814    Red_reg[3]_i_445_n_7
    SLICE_X12Y37         LUT3 (Prop_lut3_I1_O)        0.295    28.109 r  Red[3]_i_1034/O
                         net (fo=1, routed)           0.000    28.109    Red[3]_i_1034_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.489 r  Red_reg[3]_i_939/CO[3]
                         net (fo=1, routed)           0.000    28.489    Red_reg[3]_i_939_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.606 r  Red_reg[3]_i_813/CO[3]
                         net (fo=1, routed)           0.000    28.606    Red_reg[3]_i_813_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.723 r  Red_reg[3]_i_672/CO[3]
                         net (fo=1, routed)           0.000    28.723    Red_reg[3]_i_672_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.840 r  Red_reg[3]_i_544/CO[3]
                         net (fo=1, routed)           0.000    28.840    Red_reg[3]_i_544_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.059 r  Red_reg[3]_i_446/O[0]
                         net (fo=18, routed)          0.789    29.849    Red_reg[3]_i_446_n_7
    SLICE_X13Y36         LUT3 (Prop_lut3_I1_O)        0.295    30.144 r  Red[3]_i_1037/O
                         net (fo=1, routed)           0.000    30.144    Red[3]_i_1037_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.545 r  Red_reg[3]_i_944/CO[3]
                         net (fo=1, routed)           0.000    30.545    Red_reg[3]_i_944_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.659 r  Red_reg[3]_i_818/CO[3]
                         net (fo=1, routed)           0.000    30.659    Red_reg[3]_i_818_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.773 r  Red_reg[3]_i_677/CO[3]
                         net (fo=1, routed)           0.000    30.773    Red_reg[3]_i_677_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.887 r  Red_reg[3]_i_546/CO[3]
                         net (fo=1, routed)           0.000    30.887    Red_reg[3]_i_546_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.109 r  Red_reg[3]_i_447/O[0]
                         net (fo=18, routed)          0.690    31.799    Red_reg[3]_i_447_n_7
    SLICE_X14Y37         LUT3 (Prop_lut3_I1_O)        0.299    32.098 r  Red[3]_i_1041/O
                         net (fo=1, routed)           0.000    32.098    Red[3]_i_1041_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.474 r  Red_reg[3]_i_949/CO[3]
                         net (fo=1, routed)           0.000    32.474    Red_reg[3]_i_949_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.591 r  Red_reg[3]_i_823/CO[3]
                         net (fo=1, routed)           0.000    32.591    Red_reg[3]_i_823_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.708 r  Red_reg[3]_i_682/CO[3]
                         net (fo=1, routed)           0.000    32.708    Red_reg[3]_i_682_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.825 r  Red_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000    32.825    Red_reg[3]_i_548_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.044 r  Red_reg[3]_i_448/O[0]
                         net (fo=18, routed)          0.724    33.768    Red_reg[3]_i_448_n_7
    SLICE_X15Y41         LUT3 (Prop_lut3_I1_O)        0.295    34.063 r  Red[3]_i_831/O
                         net (fo=1, routed)           0.000    34.063    Red[3]_i_831_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.613 r  Red_reg[3]_i_687/CO[3]
                         net (fo=1, routed)           0.000    34.613    Red_reg[3]_i_687_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.727 r  Red_reg[3]_i_550/CO[3]
                         net (fo=1, routed)           0.000    34.727    Red_reg[3]_i_550_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.949 r  Red_reg[3]_i_449/O[0]
                         net (fo=18, routed)          0.590    35.539    Red_reg[3]_i_449_n_7
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.299    35.838 r  Red[3]_i_960/O
                         net (fo=1, routed)           0.000    35.838    Red[3]_i_960_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.214 r  Red_reg[3]_i_833/CO[3]
                         net (fo=1, routed)           0.000    36.214    Red_reg[3]_i_833_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.331 r  Red_reg[3]_i_692/CO[3]
                         net (fo=1, routed)           0.000    36.331    Red_reg[3]_i_692_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.448 r  Red_reg[3]_i_552/CO[3]
                         net (fo=1, routed)           0.000    36.448    Red_reg[3]_i_552_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.667 r  Red_reg[3]_i_450/O[0]
                         net (fo=17, routed)          0.741    37.409    Red_reg[3]_i_450_n_7
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.295    37.704 r  Red[3]_i_1054/O
                         net (fo=1, routed)           0.000    37.704    S1/d0__3_2[3]
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.105 r  S1/Red_reg[3]_i_964/CO[3]
                         net (fo=1, routed)           0.000    38.105    S1/Red_reg[3]_i_964_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.219 r  S1/Red_reg[3]_i_838/CO[3]
                         net (fo=1, routed)           0.000    38.219    S1/Red_reg[3]_i_838_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.333 r  S1/Red_reg[3]_i_697/CO[3]
                         net (fo=1, routed)           0.000    38.333    S1/Red_reg[3]_i_697_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.447 r  S1/Red_reg[3]_i_554/CO[3]
                         net (fo=1, routed)           0.000    38.447    S1/Red_reg[3]_i_554_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.669 r  S1/Red_reg[3]_i_451/O[0]
                         net (fo=2, routed)           0.445    39.113    S1/Red_reg[3]_i_451_n_7
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.299    39.412 r  S1/Red[3]_i_376/O
                         net (fo=1, routed)           0.000    39.412    S1/Red[3]_i_376_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.925 r  S1/Red_reg[3]_i_282/CO[3]
                         net (fo=1, routed)           0.000    39.925    S1/Red_reg[3]_i_282_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.042 r  S1/Red_reg[3]_i_281/CO[3]
                         net (fo=1, routed)           0.000    40.042    S1/Red_reg[3]_i_281_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.281 r  S1/Red_reg[3]_i_182/O[2]
                         net (fo=5, routed)           0.897    41.178    v1/Green15[10]
    SLICE_X14Y51         LUT3 (Prop_lut3_I0_O)        0.301    41.479 r  v1/Red[3]_i_98/O
                         net (fo=1, routed)           0.000    41.479    v1/Red[3]_i_98_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.012 r  v1/Red_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.012    v1/Red_reg[3]_i_30_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.266 f  v1/Red_reg[3]_i_7/CO[0]
                         net (fo=1, routed)           1.017    43.283    v1/Red_reg[3]_i_7_n_3
    SLICE_X11Y55         LUT6 (Prop_lut6_I0_O)        0.367    43.650 r  v1/Red[3]_i_2/O
                         net (fo=1, routed)           0.264    43.914    v1/Red[3]_i_2_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I0_O)        0.124    44.038 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.355    44.393    S1/SR[0]
    SLICE_X8Y55          FDRE                                         r  S1/Blue_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          1.440    38.444    S1/clk_out1
    SLICE_X8Y55          FDRE                                         r  S1/Blue_reg[3]/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.098    38.830    
    SLICE_X8Y55          FDRE (Setup_fdre_C_R)       -0.524    38.306    S1/Blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.306    
                         arrival time                         -44.393    
  -------------------------------------------------------------------
                         slack                                 -6.087    

Slack (VIOLATED) :        -6.087ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Green_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.350ns  (logic 28.733ns (63.359%)  route 16.617ns (36.641%))
  Logic Levels:           91  (CARRY4=67 DSP48E1=2 LUT1=2 LUT2=8 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          1.555    -0.957    v1/clk_out1
    SLICE_X15Y21         FDRE                                         r  v1/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  v1/hcounter_reg[0]/Q
                         net (fo=23, routed)          0.475    -0.025    v1/d0__3[0]
    SLICE_X14Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.099 r  v1/d0__2_i_14/O
                         net (fo=1, routed)           0.000     0.099    v1/d0__2_i_14_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.612 r  v1/d0__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.612    v1/d0__2_i_3_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.729 r  v1/d0__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.729    v1/d0__2_i_2_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.044 r  v1/d0__2_i_1/O[3]
                         net (fo=60, routed)          0.845     1.888    S1/O[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.219     6.107 r  S1/d0__3/PCOUT[47]
                         net (fo=1, routed)           0.056     6.163    S1/d0__3_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.681 r  S1/d0__4/P[4]
                         net (fo=2, routed)           1.096     8.777    S1/d0__4_n_101
    SLICE_X13Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.901 r  S1/Red[3]_i_870/O
                         net (fo=1, routed)           0.000     8.901    S1/Red[3]_i_870_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.451 r  S1/Red_reg[3]_i_729/CO[3]
                         net (fo=1, routed)           0.000     9.451    S1/Red_reg[3]_i_729_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.690 f  S1/Red_reg[3]_i_581/O[2]
                         net (fo=1, routed)           0.432    10.121    S1_n_90
    SLICE_X12Y24         LUT1 (Prop_lut1_I0_O)        0.302    10.423 r  Red[3]_i_466/O
                         net (fo=1, routed)           0.000    10.423    S1/d0__4_3[1]
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.956 r  S1/Red_reg[3]_i_381/CO[3]
                         net (fo=1, routed)           0.009    10.965    S1/Red_reg[3]_i_381_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.184 f  S1/Red_reg[3]_i_287/O[0]
                         net (fo=2, routed)           0.625    11.810    S1_n_127
    SLICE_X13Y25         LUT1 (Prop_lut1_I0_O)        0.295    12.105 r  Red[3]_i_474/O
                         net (fo=1, routed)           0.000    12.105    Red[3]_i_474_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.637 r  Red_reg[3]_i_385/CO[3]
                         net (fo=1, routed)           0.000    12.637    Red_reg[3]_i_385_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.908 r  Red_reg[3]_i_288/CO[0]
                         net (fo=18, routed)          0.650    13.558    Red_reg[3]_i_288_n_3
    SLICE_X15Y24         LUT2 (Prop_lut2_I1_O)        0.373    13.931 r  Red[3]_i_476/O
                         net (fo=1, routed)           0.000    13.931    Red[3]_i_476_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.332 r  Red_reg[3]_i_386/CO[3]
                         net (fo=1, routed)           0.009    14.341    Red_reg[3]_i_386_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  Red_reg[3]_i_289/CO[3]
                         net (fo=18, routed)          0.866    15.321    Red_reg[3]_i_289_n_0
    SLICE_X14Y25         LUT2 (Prop_lut2_I1_O)        0.124    15.445 r  Red[3]_i_485/O
                         net (fo=1, routed)           0.000    15.445    Red[3]_i_485_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.053 r  Red_reg[3]_i_390/O[3]
                         net (fo=3, routed)           0.807    16.859    Red_reg[3]_i_390_n_4
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.307    17.166 r  Red[3]_i_559/O
                         net (fo=1, routed)           0.000    17.166    Red[3]_i_559_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.699 r  Red_reg[3]_i_452/CO[3]
                         net (fo=1, routed)           0.000    17.699    Red_reg[3]_i_452_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.856 r  Red_reg[3]_i_377/CO[1]
                         net (fo=18, routed)          0.779    18.635    Red_reg[3]_i_377_n_2
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.332    18.967 r  Red[3]_i_711/O
                         net (fo=1, routed)           0.000    18.967    Red[3]_i_711_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.365 r  Red_reg[3]_i_561/CO[3]
                         net (fo=1, routed)           0.000    19.365    Red_reg[3]_i_561_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.479 r  Red_reg[3]_i_454/CO[3]
                         net (fo=1, routed)           0.000    19.479    Red_reg[3]_i_454_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.593 r  Red_reg[3]_i_378/CO[3]
                         net (fo=17, routed)          0.984    20.578    Red_reg[3]_i_378_n_0
    SLICE_X15Y29         LUT2 (Prop_lut2_I1_O)        0.124    20.702 r  Red[3]_i_853/O
                         net (fo=1, routed)           0.000    20.702    Red[3]_i_853_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.103 r  Red_reg[3]_i_714/CO[3]
                         net (fo=1, routed)           0.000    21.103    Red_reg[3]_i_714_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.217 r  Red_reg[3]_i_566/CO[3]
                         net (fo=1, routed)           0.000    21.217    Red_reg[3]_i_566_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  Red_reg[3]_i_459/CO[3]
                         net (fo=1, routed)           0.000    21.331    Red_reg[3]_i_459_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.553 r  Red_reg[3]_i_379/O[0]
                         net (fo=18, routed)          0.528    22.081    Red_reg[3]_i_379_n_7
    SLICE_X14Y32         LUT3 (Prop_lut3_I1_O)        0.299    22.380 r  Red[3]_i_860/O
                         net (fo=1, routed)           0.000    22.380    Red[3]_i_860_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.913 r  Red_reg[3]_i_719/CO[3]
                         net (fo=1, routed)           0.000    22.913    Red_reg[3]_i_719_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.030 r  Red_reg[3]_i_571/CO[3]
                         net (fo=1, routed)           0.000    23.030    Red_reg[3]_i_571_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.147 r  Red_reg[3]_i_461/CO[3]
                         net (fo=1, routed)           0.000    23.147    Red_reg[3]_i_461_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.366 r  Red_reg[3]_i_380/O[0]
                         net (fo=18, routed)          0.623    23.989    Red_reg[3]_i_380_n_7
    SLICE_X13Y31         LUT3 (Prop_lut3_I1_O)        0.295    24.284 r  Red[3]_i_1025/O
                         net (fo=1, routed)           0.000    24.284    Red[3]_i_1025_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.685 r  Red_reg[3]_i_929/CO[3]
                         net (fo=1, routed)           0.000    24.685    Red_reg[3]_i_929_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.799 r  Red_reg[3]_i_803/CO[3]
                         net (fo=1, routed)           0.000    24.799    Red_reg[3]_i_803_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.913 r  Red_reg[3]_i_662/CO[3]
                         net (fo=1, routed)           0.000    24.913    Red_reg[3]_i_662_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.027 r  Red_reg[3]_i_540/CO[3]
                         net (fo=1, routed)           0.000    25.027    Red_reg[3]_i_540_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.249 r  Red_reg[3]_i_444/O[0]
                         net (fo=18, routed)          0.662    25.912    Red_reg[3]_i_444_n_7
    SLICE_X12Y32         LUT3 (Prop_lut3_I1_O)        0.299    26.211 r  Red[3]_i_1029/O
                         net (fo=1, routed)           0.000    26.211    Red[3]_i_1029_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.587 r  Red_reg[3]_i_934/CO[3]
                         net (fo=1, routed)           0.000    26.587    Red_reg[3]_i_934_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.704 r  Red_reg[3]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.704    Red_reg[3]_i_808_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.821 r  Red_reg[3]_i_667/CO[3]
                         net (fo=1, routed)           0.000    26.821    Red_reg[3]_i_667_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.938 r  Red_reg[3]_i_542/CO[3]
                         net (fo=1, routed)           0.000    26.938    Red_reg[3]_i_542_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.157 r  Red_reg[3]_i_445/O[0]
                         net (fo=18, routed)          0.658    27.814    Red_reg[3]_i_445_n_7
    SLICE_X12Y37         LUT3 (Prop_lut3_I1_O)        0.295    28.109 r  Red[3]_i_1034/O
                         net (fo=1, routed)           0.000    28.109    Red[3]_i_1034_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.489 r  Red_reg[3]_i_939/CO[3]
                         net (fo=1, routed)           0.000    28.489    Red_reg[3]_i_939_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.606 r  Red_reg[3]_i_813/CO[3]
                         net (fo=1, routed)           0.000    28.606    Red_reg[3]_i_813_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.723 r  Red_reg[3]_i_672/CO[3]
                         net (fo=1, routed)           0.000    28.723    Red_reg[3]_i_672_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.840 r  Red_reg[3]_i_544/CO[3]
                         net (fo=1, routed)           0.000    28.840    Red_reg[3]_i_544_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.059 r  Red_reg[3]_i_446/O[0]
                         net (fo=18, routed)          0.789    29.849    Red_reg[3]_i_446_n_7
    SLICE_X13Y36         LUT3 (Prop_lut3_I1_O)        0.295    30.144 r  Red[3]_i_1037/O
                         net (fo=1, routed)           0.000    30.144    Red[3]_i_1037_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.545 r  Red_reg[3]_i_944/CO[3]
                         net (fo=1, routed)           0.000    30.545    Red_reg[3]_i_944_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.659 r  Red_reg[3]_i_818/CO[3]
                         net (fo=1, routed)           0.000    30.659    Red_reg[3]_i_818_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.773 r  Red_reg[3]_i_677/CO[3]
                         net (fo=1, routed)           0.000    30.773    Red_reg[3]_i_677_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.887 r  Red_reg[3]_i_546/CO[3]
                         net (fo=1, routed)           0.000    30.887    Red_reg[3]_i_546_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.109 r  Red_reg[3]_i_447/O[0]
                         net (fo=18, routed)          0.690    31.799    Red_reg[3]_i_447_n_7
    SLICE_X14Y37         LUT3 (Prop_lut3_I1_O)        0.299    32.098 r  Red[3]_i_1041/O
                         net (fo=1, routed)           0.000    32.098    Red[3]_i_1041_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.474 r  Red_reg[3]_i_949/CO[3]
                         net (fo=1, routed)           0.000    32.474    Red_reg[3]_i_949_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.591 r  Red_reg[3]_i_823/CO[3]
                         net (fo=1, routed)           0.000    32.591    Red_reg[3]_i_823_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.708 r  Red_reg[3]_i_682/CO[3]
                         net (fo=1, routed)           0.000    32.708    Red_reg[3]_i_682_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.825 r  Red_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000    32.825    Red_reg[3]_i_548_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.044 r  Red_reg[3]_i_448/O[0]
                         net (fo=18, routed)          0.724    33.768    Red_reg[3]_i_448_n_7
    SLICE_X15Y41         LUT3 (Prop_lut3_I1_O)        0.295    34.063 r  Red[3]_i_831/O
                         net (fo=1, routed)           0.000    34.063    Red[3]_i_831_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.613 r  Red_reg[3]_i_687/CO[3]
                         net (fo=1, routed)           0.000    34.613    Red_reg[3]_i_687_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.727 r  Red_reg[3]_i_550/CO[3]
                         net (fo=1, routed)           0.000    34.727    Red_reg[3]_i_550_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.949 r  Red_reg[3]_i_449/O[0]
                         net (fo=18, routed)          0.590    35.539    Red_reg[3]_i_449_n_7
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.299    35.838 r  Red[3]_i_960/O
                         net (fo=1, routed)           0.000    35.838    Red[3]_i_960_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.214 r  Red_reg[3]_i_833/CO[3]
                         net (fo=1, routed)           0.000    36.214    Red_reg[3]_i_833_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.331 r  Red_reg[3]_i_692/CO[3]
                         net (fo=1, routed)           0.000    36.331    Red_reg[3]_i_692_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.448 r  Red_reg[3]_i_552/CO[3]
                         net (fo=1, routed)           0.000    36.448    Red_reg[3]_i_552_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.667 r  Red_reg[3]_i_450/O[0]
                         net (fo=17, routed)          0.741    37.409    Red_reg[3]_i_450_n_7
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.295    37.704 r  Red[3]_i_1054/O
                         net (fo=1, routed)           0.000    37.704    S1/d0__3_2[3]
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.105 r  S1/Red_reg[3]_i_964/CO[3]
                         net (fo=1, routed)           0.000    38.105    S1/Red_reg[3]_i_964_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.219 r  S1/Red_reg[3]_i_838/CO[3]
                         net (fo=1, routed)           0.000    38.219    S1/Red_reg[3]_i_838_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.333 r  S1/Red_reg[3]_i_697/CO[3]
                         net (fo=1, routed)           0.000    38.333    S1/Red_reg[3]_i_697_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.447 r  S1/Red_reg[3]_i_554/CO[3]
                         net (fo=1, routed)           0.000    38.447    S1/Red_reg[3]_i_554_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.669 r  S1/Red_reg[3]_i_451/O[0]
                         net (fo=2, routed)           0.445    39.113    S1/Red_reg[3]_i_451_n_7
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.299    39.412 r  S1/Red[3]_i_376/O
                         net (fo=1, routed)           0.000    39.412    S1/Red[3]_i_376_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.925 r  S1/Red_reg[3]_i_282/CO[3]
                         net (fo=1, routed)           0.000    39.925    S1/Red_reg[3]_i_282_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.042 r  S1/Red_reg[3]_i_281/CO[3]
                         net (fo=1, routed)           0.000    40.042    S1/Red_reg[3]_i_281_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.281 r  S1/Red_reg[3]_i_182/O[2]
                         net (fo=5, routed)           0.897    41.178    v1/Green15[10]
    SLICE_X14Y51         LUT3 (Prop_lut3_I0_O)        0.301    41.479 r  v1/Red[3]_i_98/O
                         net (fo=1, routed)           0.000    41.479    v1/Red[3]_i_98_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.012 r  v1/Red_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.012    v1/Red_reg[3]_i_30_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.266 f  v1/Red_reg[3]_i_7/CO[0]
                         net (fo=1, routed)           1.017    43.283    v1/Red_reg[3]_i_7_n_3
    SLICE_X11Y55         LUT6 (Prop_lut6_I0_O)        0.367    43.650 r  v1/Red[3]_i_2/O
                         net (fo=1, routed)           0.264    43.914    v1/Red[3]_i_2_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I0_O)        0.124    44.038 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.355    44.393    S1/SR[0]
    SLICE_X8Y55          FDRE                                         r  S1/Green_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          1.440    38.444    S1/clk_out1
    SLICE_X8Y55          FDRE                                         r  S1/Green_reg[3]/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.098    38.830    
    SLICE_X8Y55          FDRE (Setup_fdre_C_R)       -0.524    38.306    S1/Green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.306    
                         arrival time                         -44.393    
  -------------------------------------------------------------------
                         slack                                 -6.087    

Slack (VIOLATED) :        -5.992ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Blue_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.350ns  (logic 28.733ns (63.359%)  route 16.617ns (36.641%))
  Logic Levels:           91  (CARRY4=67 DSP48E1=2 LUT1=2 LUT2=8 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          1.555    -0.957    v1/clk_out1
    SLICE_X15Y21         FDRE                                         r  v1/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  v1/hcounter_reg[0]/Q
                         net (fo=23, routed)          0.475    -0.025    v1/d0__3[0]
    SLICE_X14Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.099 r  v1/d0__2_i_14/O
                         net (fo=1, routed)           0.000     0.099    v1/d0__2_i_14_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.612 r  v1/d0__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.612    v1/d0__2_i_3_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.729 r  v1/d0__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.729    v1/d0__2_i_2_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.044 r  v1/d0__2_i_1/O[3]
                         net (fo=60, routed)          0.845     1.888    S1/O[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.219     6.107 r  S1/d0__3/PCOUT[47]
                         net (fo=1, routed)           0.056     6.163    S1/d0__3_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.681 r  S1/d0__4/P[4]
                         net (fo=2, routed)           1.096     8.777    S1/d0__4_n_101
    SLICE_X13Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.901 r  S1/Red[3]_i_870/O
                         net (fo=1, routed)           0.000     8.901    S1/Red[3]_i_870_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.451 r  S1/Red_reg[3]_i_729/CO[3]
                         net (fo=1, routed)           0.000     9.451    S1/Red_reg[3]_i_729_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.690 f  S1/Red_reg[3]_i_581/O[2]
                         net (fo=1, routed)           0.432    10.121    S1_n_90
    SLICE_X12Y24         LUT1 (Prop_lut1_I0_O)        0.302    10.423 r  Red[3]_i_466/O
                         net (fo=1, routed)           0.000    10.423    S1/d0__4_3[1]
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.956 r  S1/Red_reg[3]_i_381/CO[3]
                         net (fo=1, routed)           0.009    10.965    S1/Red_reg[3]_i_381_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.184 f  S1/Red_reg[3]_i_287/O[0]
                         net (fo=2, routed)           0.625    11.810    S1_n_127
    SLICE_X13Y25         LUT1 (Prop_lut1_I0_O)        0.295    12.105 r  Red[3]_i_474/O
                         net (fo=1, routed)           0.000    12.105    Red[3]_i_474_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.637 r  Red_reg[3]_i_385/CO[3]
                         net (fo=1, routed)           0.000    12.637    Red_reg[3]_i_385_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.908 r  Red_reg[3]_i_288/CO[0]
                         net (fo=18, routed)          0.650    13.558    Red_reg[3]_i_288_n_3
    SLICE_X15Y24         LUT2 (Prop_lut2_I1_O)        0.373    13.931 r  Red[3]_i_476/O
                         net (fo=1, routed)           0.000    13.931    Red[3]_i_476_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.332 r  Red_reg[3]_i_386/CO[3]
                         net (fo=1, routed)           0.009    14.341    Red_reg[3]_i_386_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  Red_reg[3]_i_289/CO[3]
                         net (fo=18, routed)          0.866    15.321    Red_reg[3]_i_289_n_0
    SLICE_X14Y25         LUT2 (Prop_lut2_I1_O)        0.124    15.445 r  Red[3]_i_485/O
                         net (fo=1, routed)           0.000    15.445    Red[3]_i_485_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.053 r  Red_reg[3]_i_390/O[3]
                         net (fo=3, routed)           0.807    16.859    Red_reg[3]_i_390_n_4
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.307    17.166 r  Red[3]_i_559/O
                         net (fo=1, routed)           0.000    17.166    Red[3]_i_559_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.699 r  Red_reg[3]_i_452/CO[3]
                         net (fo=1, routed)           0.000    17.699    Red_reg[3]_i_452_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.856 r  Red_reg[3]_i_377/CO[1]
                         net (fo=18, routed)          0.779    18.635    Red_reg[3]_i_377_n_2
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.332    18.967 r  Red[3]_i_711/O
                         net (fo=1, routed)           0.000    18.967    Red[3]_i_711_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.365 r  Red_reg[3]_i_561/CO[3]
                         net (fo=1, routed)           0.000    19.365    Red_reg[3]_i_561_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.479 r  Red_reg[3]_i_454/CO[3]
                         net (fo=1, routed)           0.000    19.479    Red_reg[3]_i_454_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.593 r  Red_reg[3]_i_378/CO[3]
                         net (fo=17, routed)          0.984    20.578    Red_reg[3]_i_378_n_0
    SLICE_X15Y29         LUT2 (Prop_lut2_I1_O)        0.124    20.702 r  Red[3]_i_853/O
                         net (fo=1, routed)           0.000    20.702    Red[3]_i_853_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.103 r  Red_reg[3]_i_714/CO[3]
                         net (fo=1, routed)           0.000    21.103    Red_reg[3]_i_714_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.217 r  Red_reg[3]_i_566/CO[3]
                         net (fo=1, routed)           0.000    21.217    Red_reg[3]_i_566_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  Red_reg[3]_i_459/CO[3]
                         net (fo=1, routed)           0.000    21.331    Red_reg[3]_i_459_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.553 r  Red_reg[3]_i_379/O[0]
                         net (fo=18, routed)          0.528    22.081    Red_reg[3]_i_379_n_7
    SLICE_X14Y32         LUT3 (Prop_lut3_I1_O)        0.299    22.380 r  Red[3]_i_860/O
                         net (fo=1, routed)           0.000    22.380    Red[3]_i_860_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.913 r  Red_reg[3]_i_719/CO[3]
                         net (fo=1, routed)           0.000    22.913    Red_reg[3]_i_719_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.030 r  Red_reg[3]_i_571/CO[3]
                         net (fo=1, routed)           0.000    23.030    Red_reg[3]_i_571_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.147 r  Red_reg[3]_i_461/CO[3]
                         net (fo=1, routed)           0.000    23.147    Red_reg[3]_i_461_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.366 r  Red_reg[3]_i_380/O[0]
                         net (fo=18, routed)          0.623    23.989    Red_reg[3]_i_380_n_7
    SLICE_X13Y31         LUT3 (Prop_lut3_I1_O)        0.295    24.284 r  Red[3]_i_1025/O
                         net (fo=1, routed)           0.000    24.284    Red[3]_i_1025_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.685 r  Red_reg[3]_i_929/CO[3]
                         net (fo=1, routed)           0.000    24.685    Red_reg[3]_i_929_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.799 r  Red_reg[3]_i_803/CO[3]
                         net (fo=1, routed)           0.000    24.799    Red_reg[3]_i_803_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.913 r  Red_reg[3]_i_662/CO[3]
                         net (fo=1, routed)           0.000    24.913    Red_reg[3]_i_662_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.027 r  Red_reg[3]_i_540/CO[3]
                         net (fo=1, routed)           0.000    25.027    Red_reg[3]_i_540_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.249 r  Red_reg[3]_i_444/O[0]
                         net (fo=18, routed)          0.662    25.912    Red_reg[3]_i_444_n_7
    SLICE_X12Y32         LUT3 (Prop_lut3_I1_O)        0.299    26.211 r  Red[3]_i_1029/O
                         net (fo=1, routed)           0.000    26.211    Red[3]_i_1029_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.587 r  Red_reg[3]_i_934/CO[3]
                         net (fo=1, routed)           0.000    26.587    Red_reg[3]_i_934_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.704 r  Red_reg[3]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.704    Red_reg[3]_i_808_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.821 r  Red_reg[3]_i_667/CO[3]
                         net (fo=1, routed)           0.000    26.821    Red_reg[3]_i_667_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.938 r  Red_reg[3]_i_542/CO[3]
                         net (fo=1, routed)           0.000    26.938    Red_reg[3]_i_542_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.157 r  Red_reg[3]_i_445/O[0]
                         net (fo=18, routed)          0.658    27.814    Red_reg[3]_i_445_n_7
    SLICE_X12Y37         LUT3 (Prop_lut3_I1_O)        0.295    28.109 r  Red[3]_i_1034/O
                         net (fo=1, routed)           0.000    28.109    Red[3]_i_1034_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.489 r  Red_reg[3]_i_939/CO[3]
                         net (fo=1, routed)           0.000    28.489    Red_reg[3]_i_939_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.606 r  Red_reg[3]_i_813/CO[3]
                         net (fo=1, routed)           0.000    28.606    Red_reg[3]_i_813_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.723 r  Red_reg[3]_i_672/CO[3]
                         net (fo=1, routed)           0.000    28.723    Red_reg[3]_i_672_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.840 r  Red_reg[3]_i_544/CO[3]
                         net (fo=1, routed)           0.000    28.840    Red_reg[3]_i_544_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.059 r  Red_reg[3]_i_446/O[0]
                         net (fo=18, routed)          0.789    29.849    Red_reg[3]_i_446_n_7
    SLICE_X13Y36         LUT3 (Prop_lut3_I1_O)        0.295    30.144 r  Red[3]_i_1037/O
                         net (fo=1, routed)           0.000    30.144    Red[3]_i_1037_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.545 r  Red_reg[3]_i_944/CO[3]
                         net (fo=1, routed)           0.000    30.545    Red_reg[3]_i_944_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.659 r  Red_reg[3]_i_818/CO[3]
                         net (fo=1, routed)           0.000    30.659    Red_reg[3]_i_818_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.773 r  Red_reg[3]_i_677/CO[3]
                         net (fo=1, routed)           0.000    30.773    Red_reg[3]_i_677_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.887 r  Red_reg[3]_i_546/CO[3]
                         net (fo=1, routed)           0.000    30.887    Red_reg[3]_i_546_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.109 r  Red_reg[3]_i_447/O[0]
                         net (fo=18, routed)          0.690    31.799    Red_reg[3]_i_447_n_7
    SLICE_X14Y37         LUT3 (Prop_lut3_I1_O)        0.299    32.098 r  Red[3]_i_1041/O
                         net (fo=1, routed)           0.000    32.098    Red[3]_i_1041_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.474 r  Red_reg[3]_i_949/CO[3]
                         net (fo=1, routed)           0.000    32.474    Red_reg[3]_i_949_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.591 r  Red_reg[3]_i_823/CO[3]
                         net (fo=1, routed)           0.000    32.591    Red_reg[3]_i_823_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.708 r  Red_reg[3]_i_682/CO[3]
                         net (fo=1, routed)           0.000    32.708    Red_reg[3]_i_682_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.825 r  Red_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000    32.825    Red_reg[3]_i_548_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.044 r  Red_reg[3]_i_448/O[0]
                         net (fo=18, routed)          0.724    33.768    Red_reg[3]_i_448_n_7
    SLICE_X15Y41         LUT3 (Prop_lut3_I1_O)        0.295    34.063 r  Red[3]_i_831/O
                         net (fo=1, routed)           0.000    34.063    Red[3]_i_831_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.613 r  Red_reg[3]_i_687/CO[3]
                         net (fo=1, routed)           0.000    34.613    Red_reg[3]_i_687_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.727 r  Red_reg[3]_i_550/CO[3]
                         net (fo=1, routed)           0.000    34.727    Red_reg[3]_i_550_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.949 r  Red_reg[3]_i_449/O[0]
                         net (fo=18, routed)          0.590    35.539    Red_reg[3]_i_449_n_7
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.299    35.838 r  Red[3]_i_960/O
                         net (fo=1, routed)           0.000    35.838    Red[3]_i_960_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.214 r  Red_reg[3]_i_833/CO[3]
                         net (fo=1, routed)           0.000    36.214    Red_reg[3]_i_833_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.331 r  Red_reg[3]_i_692/CO[3]
                         net (fo=1, routed)           0.000    36.331    Red_reg[3]_i_692_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.448 r  Red_reg[3]_i_552/CO[3]
                         net (fo=1, routed)           0.000    36.448    Red_reg[3]_i_552_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.667 r  Red_reg[3]_i_450/O[0]
                         net (fo=17, routed)          0.741    37.409    Red_reg[3]_i_450_n_7
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.295    37.704 r  Red[3]_i_1054/O
                         net (fo=1, routed)           0.000    37.704    S1/d0__3_2[3]
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.105 r  S1/Red_reg[3]_i_964/CO[3]
                         net (fo=1, routed)           0.000    38.105    S1/Red_reg[3]_i_964_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.219 r  S1/Red_reg[3]_i_838/CO[3]
                         net (fo=1, routed)           0.000    38.219    S1/Red_reg[3]_i_838_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.333 r  S1/Red_reg[3]_i_697/CO[3]
                         net (fo=1, routed)           0.000    38.333    S1/Red_reg[3]_i_697_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.447 r  S1/Red_reg[3]_i_554/CO[3]
                         net (fo=1, routed)           0.000    38.447    S1/Red_reg[3]_i_554_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.669 r  S1/Red_reg[3]_i_451/O[0]
                         net (fo=2, routed)           0.445    39.113    S1/Red_reg[3]_i_451_n_7
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.299    39.412 r  S1/Red[3]_i_376/O
                         net (fo=1, routed)           0.000    39.412    S1/Red[3]_i_376_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.925 r  S1/Red_reg[3]_i_282/CO[3]
                         net (fo=1, routed)           0.000    39.925    S1/Red_reg[3]_i_282_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.042 r  S1/Red_reg[3]_i_281/CO[3]
                         net (fo=1, routed)           0.000    40.042    S1/Red_reg[3]_i_281_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.281 r  S1/Red_reg[3]_i_182/O[2]
                         net (fo=5, routed)           0.897    41.178    v1/Green15[10]
    SLICE_X14Y51         LUT3 (Prop_lut3_I0_O)        0.301    41.479 r  v1/Red[3]_i_98/O
                         net (fo=1, routed)           0.000    41.479    v1/Red[3]_i_98_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.012 r  v1/Red_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.012    v1/Red_reg[3]_i_30_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.266 f  v1/Red_reg[3]_i_7/CO[0]
                         net (fo=1, routed)           1.017    43.283    v1/Red_reg[3]_i_7_n_3
    SLICE_X11Y55         LUT6 (Prop_lut6_I0_O)        0.367    43.650 r  v1/Red[3]_i_2/O
                         net (fo=1, routed)           0.264    43.914    v1/Red[3]_i_2_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I0_O)        0.124    44.038 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.355    44.393    S1/SR[0]
    SLICE_X9Y55          FDRE                                         r  S1/Blue_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          1.440    38.444    S1/clk_out1
    SLICE_X9Y55          FDRE                                         r  S1/Blue_reg[1]/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.098    38.830    
    SLICE_X9Y55          FDRE (Setup_fdre_C_R)       -0.429    38.401    S1/Blue_reg[1]
  -------------------------------------------------------------------
                         required time                         38.401    
                         arrival time                         -44.393    
  -------------------------------------------------------------------
                         slack                                 -5.992    

Slack (VIOLATED) :        -5.992ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Green_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.350ns  (logic 28.733ns (63.359%)  route 16.617ns (36.641%))
  Logic Levels:           91  (CARRY4=67 DSP48E1=2 LUT1=2 LUT2=8 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          1.555    -0.957    v1/clk_out1
    SLICE_X15Y21         FDRE                                         r  v1/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  v1/hcounter_reg[0]/Q
                         net (fo=23, routed)          0.475    -0.025    v1/d0__3[0]
    SLICE_X14Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.099 r  v1/d0__2_i_14/O
                         net (fo=1, routed)           0.000     0.099    v1/d0__2_i_14_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.612 r  v1/d0__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.612    v1/d0__2_i_3_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.729 r  v1/d0__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.729    v1/d0__2_i_2_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.044 r  v1/d0__2_i_1/O[3]
                         net (fo=60, routed)          0.845     1.888    S1/O[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.219     6.107 r  S1/d0__3/PCOUT[47]
                         net (fo=1, routed)           0.056     6.163    S1/d0__3_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.681 r  S1/d0__4/P[4]
                         net (fo=2, routed)           1.096     8.777    S1/d0__4_n_101
    SLICE_X13Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.901 r  S1/Red[3]_i_870/O
                         net (fo=1, routed)           0.000     8.901    S1/Red[3]_i_870_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.451 r  S1/Red_reg[3]_i_729/CO[3]
                         net (fo=1, routed)           0.000     9.451    S1/Red_reg[3]_i_729_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.690 f  S1/Red_reg[3]_i_581/O[2]
                         net (fo=1, routed)           0.432    10.121    S1_n_90
    SLICE_X12Y24         LUT1 (Prop_lut1_I0_O)        0.302    10.423 r  Red[3]_i_466/O
                         net (fo=1, routed)           0.000    10.423    S1/d0__4_3[1]
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.956 r  S1/Red_reg[3]_i_381/CO[3]
                         net (fo=1, routed)           0.009    10.965    S1/Red_reg[3]_i_381_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.184 f  S1/Red_reg[3]_i_287/O[0]
                         net (fo=2, routed)           0.625    11.810    S1_n_127
    SLICE_X13Y25         LUT1 (Prop_lut1_I0_O)        0.295    12.105 r  Red[3]_i_474/O
                         net (fo=1, routed)           0.000    12.105    Red[3]_i_474_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.637 r  Red_reg[3]_i_385/CO[3]
                         net (fo=1, routed)           0.000    12.637    Red_reg[3]_i_385_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.908 r  Red_reg[3]_i_288/CO[0]
                         net (fo=18, routed)          0.650    13.558    Red_reg[3]_i_288_n_3
    SLICE_X15Y24         LUT2 (Prop_lut2_I1_O)        0.373    13.931 r  Red[3]_i_476/O
                         net (fo=1, routed)           0.000    13.931    Red[3]_i_476_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.332 r  Red_reg[3]_i_386/CO[3]
                         net (fo=1, routed)           0.009    14.341    Red_reg[3]_i_386_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  Red_reg[3]_i_289/CO[3]
                         net (fo=18, routed)          0.866    15.321    Red_reg[3]_i_289_n_0
    SLICE_X14Y25         LUT2 (Prop_lut2_I1_O)        0.124    15.445 r  Red[3]_i_485/O
                         net (fo=1, routed)           0.000    15.445    Red[3]_i_485_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.053 r  Red_reg[3]_i_390/O[3]
                         net (fo=3, routed)           0.807    16.859    Red_reg[3]_i_390_n_4
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.307    17.166 r  Red[3]_i_559/O
                         net (fo=1, routed)           0.000    17.166    Red[3]_i_559_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.699 r  Red_reg[3]_i_452/CO[3]
                         net (fo=1, routed)           0.000    17.699    Red_reg[3]_i_452_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.856 r  Red_reg[3]_i_377/CO[1]
                         net (fo=18, routed)          0.779    18.635    Red_reg[3]_i_377_n_2
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.332    18.967 r  Red[3]_i_711/O
                         net (fo=1, routed)           0.000    18.967    Red[3]_i_711_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.365 r  Red_reg[3]_i_561/CO[3]
                         net (fo=1, routed)           0.000    19.365    Red_reg[3]_i_561_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.479 r  Red_reg[3]_i_454/CO[3]
                         net (fo=1, routed)           0.000    19.479    Red_reg[3]_i_454_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.593 r  Red_reg[3]_i_378/CO[3]
                         net (fo=17, routed)          0.984    20.578    Red_reg[3]_i_378_n_0
    SLICE_X15Y29         LUT2 (Prop_lut2_I1_O)        0.124    20.702 r  Red[3]_i_853/O
                         net (fo=1, routed)           0.000    20.702    Red[3]_i_853_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.103 r  Red_reg[3]_i_714/CO[3]
                         net (fo=1, routed)           0.000    21.103    Red_reg[3]_i_714_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.217 r  Red_reg[3]_i_566/CO[3]
                         net (fo=1, routed)           0.000    21.217    Red_reg[3]_i_566_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  Red_reg[3]_i_459/CO[3]
                         net (fo=1, routed)           0.000    21.331    Red_reg[3]_i_459_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.553 r  Red_reg[3]_i_379/O[0]
                         net (fo=18, routed)          0.528    22.081    Red_reg[3]_i_379_n_7
    SLICE_X14Y32         LUT3 (Prop_lut3_I1_O)        0.299    22.380 r  Red[3]_i_860/O
                         net (fo=1, routed)           0.000    22.380    Red[3]_i_860_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.913 r  Red_reg[3]_i_719/CO[3]
                         net (fo=1, routed)           0.000    22.913    Red_reg[3]_i_719_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.030 r  Red_reg[3]_i_571/CO[3]
                         net (fo=1, routed)           0.000    23.030    Red_reg[3]_i_571_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.147 r  Red_reg[3]_i_461/CO[3]
                         net (fo=1, routed)           0.000    23.147    Red_reg[3]_i_461_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.366 r  Red_reg[3]_i_380/O[0]
                         net (fo=18, routed)          0.623    23.989    Red_reg[3]_i_380_n_7
    SLICE_X13Y31         LUT3 (Prop_lut3_I1_O)        0.295    24.284 r  Red[3]_i_1025/O
                         net (fo=1, routed)           0.000    24.284    Red[3]_i_1025_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.685 r  Red_reg[3]_i_929/CO[3]
                         net (fo=1, routed)           0.000    24.685    Red_reg[3]_i_929_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.799 r  Red_reg[3]_i_803/CO[3]
                         net (fo=1, routed)           0.000    24.799    Red_reg[3]_i_803_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.913 r  Red_reg[3]_i_662/CO[3]
                         net (fo=1, routed)           0.000    24.913    Red_reg[3]_i_662_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.027 r  Red_reg[3]_i_540/CO[3]
                         net (fo=1, routed)           0.000    25.027    Red_reg[3]_i_540_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.249 r  Red_reg[3]_i_444/O[0]
                         net (fo=18, routed)          0.662    25.912    Red_reg[3]_i_444_n_7
    SLICE_X12Y32         LUT3 (Prop_lut3_I1_O)        0.299    26.211 r  Red[3]_i_1029/O
                         net (fo=1, routed)           0.000    26.211    Red[3]_i_1029_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.587 r  Red_reg[3]_i_934/CO[3]
                         net (fo=1, routed)           0.000    26.587    Red_reg[3]_i_934_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.704 r  Red_reg[3]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.704    Red_reg[3]_i_808_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.821 r  Red_reg[3]_i_667/CO[3]
                         net (fo=1, routed)           0.000    26.821    Red_reg[3]_i_667_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.938 r  Red_reg[3]_i_542/CO[3]
                         net (fo=1, routed)           0.000    26.938    Red_reg[3]_i_542_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.157 r  Red_reg[3]_i_445/O[0]
                         net (fo=18, routed)          0.658    27.814    Red_reg[3]_i_445_n_7
    SLICE_X12Y37         LUT3 (Prop_lut3_I1_O)        0.295    28.109 r  Red[3]_i_1034/O
                         net (fo=1, routed)           0.000    28.109    Red[3]_i_1034_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.489 r  Red_reg[3]_i_939/CO[3]
                         net (fo=1, routed)           0.000    28.489    Red_reg[3]_i_939_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.606 r  Red_reg[3]_i_813/CO[3]
                         net (fo=1, routed)           0.000    28.606    Red_reg[3]_i_813_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.723 r  Red_reg[3]_i_672/CO[3]
                         net (fo=1, routed)           0.000    28.723    Red_reg[3]_i_672_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.840 r  Red_reg[3]_i_544/CO[3]
                         net (fo=1, routed)           0.000    28.840    Red_reg[3]_i_544_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.059 r  Red_reg[3]_i_446/O[0]
                         net (fo=18, routed)          0.789    29.849    Red_reg[3]_i_446_n_7
    SLICE_X13Y36         LUT3 (Prop_lut3_I1_O)        0.295    30.144 r  Red[3]_i_1037/O
                         net (fo=1, routed)           0.000    30.144    Red[3]_i_1037_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.545 r  Red_reg[3]_i_944/CO[3]
                         net (fo=1, routed)           0.000    30.545    Red_reg[3]_i_944_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.659 r  Red_reg[3]_i_818/CO[3]
                         net (fo=1, routed)           0.000    30.659    Red_reg[3]_i_818_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.773 r  Red_reg[3]_i_677/CO[3]
                         net (fo=1, routed)           0.000    30.773    Red_reg[3]_i_677_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.887 r  Red_reg[3]_i_546/CO[3]
                         net (fo=1, routed)           0.000    30.887    Red_reg[3]_i_546_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.109 r  Red_reg[3]_i_447/O[0]
                         net (fo=18, routed)          0.690    31.799    Red_reg[3]_i_447_n_7
    SLICE_X14Y37         LUT3 (Prop_lut3_I1_O)        0.299    32.098 r  Red[3]_i_1041/O
                         net (fo=1, routed)           0.000    32.098    Red[3]_i_1041_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.474 r  Red_reg[3]_i_949/CO[3]
                         net (fo=1, routed)           0.000    32.474    Red_reg[3]_i_949_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.591 r  Red_reg[3]_i_823/CO[3]
                         net (fo=1, routed)           0.000    32.591    Red_reg[3]_i_823_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.708 r  Red_reg[3]_i_682/CO[3]
                         net (fo=1, routed)           0.000    32.708    Red_reg[3]_i_682_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.825 r  Red_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000    32.825    Red_reg[3]_i_548_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.044 r  Red_reg[3]_i_448/O[0]
                         net (fo=18, routed)          0.724    33.768    Red_reg[3]_i_448_n_7
    SLICE_X15Y41         LUT3 (Prop_lut3_I1_O)        0.295    34.063 r  Red[3]_i_831/O
                         net (fo=1, routed)           0.000    34.063    Red[3]_i_831_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.613 r  Red_reg[3]_i_687/CO[3]
                         net (fo=1, routed)           0.000    34.613    Red_reg[3]_i_687_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.727 r  Red_reg[3]_i_550/CO[3]
                         net (fo=1, routed)           0.000    34.727    Red_reg[3]_i_550_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.949 r  Red_reg[3]_i_449/O[0]
                         net (fo=18, routed)          0.590    35.539    Red_reg[3]_i_449_n_7
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.299    35.838 r  Red[3]_i_960/O
                         net (fo=1, routed)           0.000    35.838    Red[3]_i_960_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.214 r  Red_reg[3]_i_833/CO[3]
                         net (fo=1, routed)           0.000    36.214    Red_reg[3]_i_833_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.331 r  Red_reg[3]_i_692/CO[3]
                         net (fo=1, routed)           0.000    36.331    Red_reg[3]_i_692_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.448 r  Red_reg[3]_i_552/CO[3]
                         net (fo=1, routed)           0.000    36.448    Red_reg[3]_i_552_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.667 r  Red_reg[3]_i_450/O[0]
                         net (fo=17, routed)          0.741    37.409    Red_reg[3]_i_450_n_7
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.295    37.704 r  Red[3]_i_1054/O
                         net (fo=1, routed)           0.000    37.704    S1/d0__3_2[3]
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.105 r  S1/Red_reg[3]_i_964/CO[3]
                         net (fo=1, routed)           0.000    38.105    S1/Red_reg[3]_i_964_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.219 r  S1/Red_reg[3]_i_838/CO[3]
                         net (fo=1, routed)           0.000    38.219    S1/Red_reg[3]_i_838_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.333 r  S1/Red_reg[3]_i_697/CO[3]
                         net (fo=1, routed)           0.000    38.333    S1/Red_reg[3]_i_697_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.447 r  S1/Red_reg[3]_i_554/CO[3]
                         net (fo=1, routed)           0.000    38.447    S1/Red_reg[3]_i_554_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.669 r  S1/Red_reg[3]_i_451/O[0]
                         net (fo=2, routed)           0.445    39.113    S1/Red_reg[3]_i_451_n_7
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.299    39.412 r  S1/Red[3]_i_376/O
                         net (fo=1, routed)           0.000    39.412    S1/Red[3]_i_376_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.925 r  S1/Red_reg[3]_i_282/CO[3]
                         net (fo=1, routed)           0.000    39.925    S1/Red_reg[3]_i_282_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.042 r  S1/Red_reg[3]_i_281/CO[3]
                         net (fo=1, routed)           0.000    40.042    S1/Red_reg[3]_i_281_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.281 r  S1/Red_reg[3]_i_182/O[2]
                         net (fo=5, routed)           0.897    41.178    v1/Green15[10]
    SLICE_X14Y51         LUT3 (Prop_lut3_I0_O)        0.301    41.479 r  v1/Red[3]_i_98/O
                         net (fo=1, routed)           0.000    41.479    v1/Red[3]_i_98_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.012 r  v1/Red_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.012    v1/Red_reg[3]_i_30_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.266 f  v1/Red_reg[3]_i_7/CO[0]
                         net (fo=1, routed)           1.017    43.283    v1/Red_reg[3]_i_7_n_3
    SLICE_X11Y55         LUT6 (Prop_lut6_I0_O)        0.367    43.650 r  v1/Red[3]_i_2/O
                         net (fo=1, routed)           0.264    43.914    v1/Red[3]_i_2_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I0_O)        0.124    44.038 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.355    44.393    S1/SR[0]
    SLICE_X9Y55          FDRE                                         r  S1/Green_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          1.440    38.444    S1/clk_out1
    SLICE_X9Y55          FDRE                                         r  S1/Green_reg[0]/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.098    38.830    
    SLICE_X9Y55          FDRE (Setup_fdre_C_R)       -0.429    38.401    S1/Green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.401    
                         arrival time                         -44.393    
  -------------------------------------------------------------------
                         slack                                 -5.992    

Slack (VIOLATED) :        -5.992ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Green_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.350ns  (logic 28.733ns (63.359%)  route 16.617ns (36.641%))
  Logic Levels:           91  (CARRY4=67 DSP48E1=2 LUT1=2 LUT2=8 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          1.555    -0.957    v1/clk_out1
    SLICE_X15Y21         FDRE                                         r  v1/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  v1/hcounter_reg[0]/Q
                         net (fo=23, routed)          0.475    -0.025    v1/d0__3[0]
    SLICE_X14Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.099 r  v1/d0__2_i_14/O
                         net (fo=1, routed)           0.000     0.099    v1/d0__2_i_14_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.612 r  v1/d0__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.612    v1/d0__2_i_3_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.729 r  v1/d0__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.729    v1/d0__2_i_2_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.044 r  v1/d0__2_i_1/O[3]
                         net (fo=60, routed)          0.845     1.888    S1/O[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.219     6.107 r  S1/d0__3/PCOUT[47]
                         net (fo=1, routed)           0.056     6.163    S1/d0__3_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.681 r  S1/d0__4/P[4]
                         net (fo=2, routed)           1.096     8.777    S1/d0__4_n_101
    SLICE_X13Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.901 r  S1/Red[3]_i_870/O
                         net (fo=1, routed)           0.000     8.901    S1/Red[3]_i_870_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.451 r  S1/Red_reg[3]_i_729/CO[3]
                         net (fo=1, routed)           0.000     9.451    S1/Red_reg[3]_i_729_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.690 f  S1/Red_reg[3]_i_581/O[2]
                         net (fo=1, routed)           0.432    10.121    S1_n_90
    SLICE_X12Y24         LUT1 (Prop_lut1_I0_O)        0.302    10.423 r  Red[3]_i_466/O
                         net (fo=1, routed)           0.000    10.423    S1/d0__4_3[1]
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.956 r  S1/Red_reg[3]_i_381/CO[3]
                         net (fo=1, routed)           0.009    10.965    S1/Red_reg[3]_i_381_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.184 f  S1/Red_reg[3]_i_287/O[0]
                         net (fo=2, routed)           0.625    11.810    S1_n_127
    SLICE_X13Y25         LUT1 (Prop_lut1_I0_O)        0.295    12.105 r  Red[3]_i_474/O
                         net (fo=1, routed)           0.000    12.105    Red[3]_i_474_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.637 r  Red_reg[3]_i_385/CO[3]
                         net (fo=1, routed)           0.000    12.637    Red_reg[3]_i_385_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.908 r  Red_reg[3]_i_288/CO[0]
                         net (fo=18, routed)          0.650    13.558    Red_reg[3]_i_288_n_3
    SLICE_X15Y24         LUT2 (Prop_lut2_I1_O)        0.373    13.931 r  Red[3]_i_476/O
                         net (fo=1, routed)           0.000    13.931    Red[3]_i_476_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.332 r  Red_reg[3]_i_386/CO[3]
                         net (fo=1, routed)           0.009    14.341    Red_reg[3]_i_386_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  Red_reg[3]_i_289/CO[3]
                         net (fo=18, routed)          0.866    15.321    Red_reg[3]_i_289_n_0
    SLICE_X14Y25         LUT2 (Prop_lut2_I1_O)        0.124    15.445 r  Red[3]_i_485/O
                         net (fo=1, routed)           0.000    15.445    Red[3]_i_485_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.053 r  Red_reg[3]_i_390/O[3]
                         net (fo=3, routed)           0.807    16.859    Red_reg[3]_i_390_n_4
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.307    17.166 r  Red[3]_i_559/O
                         net (fo=1, routed)           0.000    17.166    Red[3]_i_559_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.699 r  Red_reg[3]_i_452/CO[3]
                         net (fo=1, routed)           0.000    17.699    Red_reg[3]_i_452_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.856 r  Red_reg[3]_i_377/CO[1]
                         net (fo=18, routed)          0.779    18.635    Red_reg[3]_i_377_n_2
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.332    18.967 r  Red[3]_i_711/O
                         net (fo=1, routed)           0.000    18.967    Red[3]_i_711_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.365 r  Red_reg[3]_i_561/CO[3]
                         net (fo=1, routed)           0.000    19.365    Red_reg[3]_i_561_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.479 r  Red_reg[3]_i_454/CO[3]
                         net (fo=1, routed)           0.000    19.479    Red_reg[3]_i_454_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.593 r  Red_reg[3]_i_378/CO[3]
                         net (fo=17, routed)          0.984    20.578    Red_reg[3]_i_378_n_0
    SLICE_X15Y29         LUT2 (Prop_lut2_I1_O)        0.124    20.702 r  Red[3]_i_853/O
                         net (fo=1, routed)           0.000    20.702    Red[3]_i_853_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.103 r  Red_reg[3]_i_714/CO[3]
                         net (fo=1, routed)           0.000    21.103    Red_reg[3]_i_714_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.217 r  Red_reg[3]_i_566/CO[3]
                         net (fo=1, routed)           0.000    21.217    Red_reg[3]_i_566_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  Red_reg[3]_i_459/CO[3]
                         net (fo=1, routed)           0.000    21.331    Red_reg[3]_i_459_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.553 r  Red_reg[3]_i_379/O[0]
                         net (fo=18, routed)          0.528    22.081    Red_reg[3]_i_379_n_7
    SLICE_X14Y32         LUT3 (Prop_lut3_I1_O)        0.299    22.380 r  Red[3]_i_860/O
                         net (fo=1, routed)           0.000    22.380    Red[3]_i_860_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.913 r  Red_reg[3]_i_719/CO[3]
                         net (fo=1, routed)           0.000    22.913    Red_reg[3]_i_719_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.030 r  Red_reg[3]_i_571/CO[3]
                         net (fo=1, routed)           0.000    23.030    Red_reg[3]_i_571_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.147 r  Red_reg[3]_i_461/CO[3]
                         net (fo=1, routed)           0.000    23.147    Red_reg[3]_i_461_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.366 r  Red_reg[3]_i_380/O[0]
                         net (fo=18, routed)          0.623    23.989    Red_reg[3]_i_380_n_7
    SLICE_X13Y31         LUT3 (Prop_lut3_I1_O)        0.295    24.284 r  Red[3]_i_1025/O
                         net (fo=1, routed)           0.000    24.284    Red[3]_i_1025_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.685 r  Red_reg[3]_i_929/CO[3]
                         net (fo=1, routed)           0.000    24.685    Red_reg[3]_i_929_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.799 r  Red_reg[3]_i_803/CO[3]
                         net (fo=1, routed)           0.000    24.799    Red_reg[3]_i_803_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.913 r  Red_reg[3]_i_662/CO[3]
                         net (fo=1, routed)           0.000    24.913    Red_reg[3]_i_662_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.027 r  Red_reg[3]_i_540/CO[3]
                         net (fo=1, routed)           0.000    25.027    Red_reg[3]_i_540_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.249 r  Red_reg[3]_i_444/O[0]
                         net (fo=18, routed)          0.662    25.912    Red_reg[3]_i_444_n_7
    SLICE_X12Y32         LUT3 (Prop_lut3_I1_O)        0.299    26.211 r  Red[3]_i_1029/O
                         net (fo=1, routed)           0.000    26.211    Red[3]_i_1029_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.587 r  Red_reg[3]_i_934/CO[3]
                         net (fo=1, routed)           0.000    26.587    Red_reg[3]_i_934_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.704 r  Red_reg[3]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.704    Red_reg[3]_i_808_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.821 r  Red_reg[3]_i_667/CO[3]
                         net (fo=1, routed)           0.000    26.821    Red_reg[3]_i_667_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.938 r  Red_reg[3]_i_542/CO[3]
                         net (fo=1, routed)           0.000    26.938    Red_reg[3]_i_542_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.157 r  Red_reg[3]_i_445/O[0]
                         net (fo=18, routed)          0.658    27.814    Red_reg[3]_i_445_n_7
    SLICE_X12Y37         LUT3 (Prop_lut3_I1_O)        0.295    28.109 r  Red[3]_i_1034/O
                         net (fo=1, routed)           0.000    28.109    Red[3]_i_1034_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.489 r  Red_reg[3]_i_939/CO[3]
                         net (fo=1, routed)           0.000    28.489    Red_reg[3]_i_939_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.606 r  Red_reg[3]_i_813/CO[3]
                         net (fo=1, routed)           0.000    28.606    Red_reg[3]_i_813_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.723 r  Red_reg[3]_i_672/CO[3]
                         net (fo=1, routed)           0.000    28.723    Red_reg[3]_i_672_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.840 r  Red_reg[3]_i_544/CO[3]
                         net (fo=1, routed)           0.000    28.840    Red_reg[3]_i_544_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.059 r  Red_reg[3]_i_446/O[0]
                         net (fo=18, routed)          0.789    29.849    Red_reg[3]_i_446_n_7
    SLICE_X13Y36         LUT3 (Prop_lut3_I1_O)        0.295    30.144 r  Red[3]_i_1037/O
                         net (fo=1, routed)           0.000    30.144    Red[3]_i_1037_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.545 r  Red_reg[3]_i_944/CO[3]
                         net (fo=1, routed)           0.000    30.545    Red_reg[3]_i_944_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.659 r  Red_reg[3]_i_818/CO[3]
                         net (fo=1, routed)           0.000    30.659    Red_reg[3]_i_818_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.773 r  Red_reg[3]_i_677/CO[3]
                         net (fo=1, routed)           0.000    30.773    Red_reg[3]_i_677_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.887 r  Red_reg[3]_i_546/CO[3]
                         net (fo=1, routed)           0.000    30.887    Red_reg[3]_i_546_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.109 r  Red_reg[3]_i_447/O[0]
                         net (fo=18, routed)          0.690    31.799    Red_reg[3]_i_447_n_7
    SLICE_X14Y37         LUT3 (Prop_lut3_I1_O)        0.299    32.098 r  Red[3]_i_1041/O
                         net (fo=1, routed)           0.000    32.098    Red[3]_i_1041_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.474 r  Red_reg[3]_i_949/CO[3]
                         net (fo=1, routed)           0.000    32.474    Red_reg[3]_i_949_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.591 r  Red_reg[3]_i_823/CO[3]
                         net (fo=1, routed)           0.000    32.591    Red_reg[3]_i_823_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.708 r  Red_reg[3]_i_682/CO[3]
                         net (fo=1, routed)           0.000    32.708    Red_reg[3]_i_682_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.825 r  Red_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000    32.825    Red_reg[3]_i_548_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.044 r  Red_reg[3]_i_448/O[0]
                         net (fo=18, routed)          0.724    33.768    Red_reg[3]_i_448_n_7
    SLICE_X15Y41         LUT3 (Prop_lut3_I1_O)        0.295    34.063 r  Red[3]_i_831/O
                         net (fo=1, routed)           0.000    34.063    Red[3]_i_831_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.613 r  Red_reg[3]_i_687/CO[3]
                         net (fo=1, routed)           0.000    34.613    Red_reg[3]_i_687_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.727 r  Red_reg[3]_i_550/CO[3]
                         net (fo=1, routed)           0.000    34.727    Red_reg[3]_i_550_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.949 r  Red_reg[3]_i_449/O[0]
                         net (fo=18, routed)          0.590    35.539    Red_reg[3]_i_449_n_7
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.299    35.838 r  Red[3]_i_960/O
                         net (fo=1, routed)           0.000    35.838    Red[3]_i_960_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.214 r  Red_reg[3]_i_833/CO[3]
                         net (fo=1, routed)           0.000    36.214    Red_reg[3]_i_833_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.331 r  Red_reg[3]_i_692/CO[3]
                         net (fo=1, routed)           0.000    36.331    Red_reg[3]_i_692_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.448 r  Red_reg[3]_i_552/CO[3]
                         net (fo=1, routed)           0.000    36.448    Red_reg[3]_i_552_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.667 r  Red_reg[3]_i_450/O[0]
                         net (fo=17, routed)          0.741    37.409    Red_reg[3]_i_450_n_7
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.295    37.704 r  Red[3]_i_1054/O
                         net (fo=1, routed)           0.000    37.704    S1/d0__3_2[3]
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.105 r  S1/Red_reg[3]_i_964/CO[3]
                         net (fo=1, routed)           0.000    38.105    S1/Red_reg[3]_i_964_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.219 r  S1/Red_reg[3]_i_838/CO[3]
                         net (fo=1, routed)           0.000    38.219    S1/Red_reg[3]_i_838_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.333 r  S1/Red_reg[3]_i_697/CO[3]
                         net (fo=1, routed)           0.000    38.333    S1/Red_reg[3]_i_697_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.447 r  S1/Red_reg[3]_i_554/CO[3]
                         net (fo=1, routed)           0.000    38.447    S1/Red_reg[3]_i_554_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.669 r  S1/Red_reg[3]_i_451/O[0]
                         net (fo=2, routed)           0.445    39.113    S1/Red_reg[3]_i_451_n_7
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.299    39.412 r  S1/Red[3]_i_376/O
                         net (fo=1, routed)           0.000    39.412    S1/Red[3]_i_376_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.925 r  S1/Red_reg[3]_i_282/CO[3]
                         net (fo=1, routed)           0.000    39.925    S1/Red_reg[3]_i_282_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.042 r  S1/Red_reg[3]_i_281/CO[3]
                         net (fo=1, routed)           0.000    40.042    S1/Red_reg[3]_i_281_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.281 r  S1/Red_reg[3]_i_182/O[2]
                         net (fo=5, routed)           0.897    41.178    v1/Green15[10]
    SLICE_X14Y51         LUT3 (Prop_lut3_I0_O)        0.301    41.479 r  v1/Red[3]_i_98/O
                         net (fo=1, routed)           0.000    41.479    v1/Red[3]_i_98_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.012 r  v1/Red_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.012    v1/Red_reg[3]_i_30_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.266 f  v1/Red_reg[3]_i_7/CO[0]
                         net (fo=1, routed)           1.017    43.283    v1/Red_reg[3]_i_7_n_3
    SLICE_X11Y55         LUT6 (Prop_lut6_I0_O)        0.367    43.650 r  v1/Red[3]_i_2/O
                         net (fo=1, routed)           0.264    43.914    v1/Red[3]_i_2_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I0_O)        0.124    44.038 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.355    44.393    S1/SR[0]
    SLICE_X9Y55          FDRE                                         r  S1/Green_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          1.440    38.444    S1/clk_out1
    SLICE_X9Y55          FDRE                                         r  S1/Green_reg[1]/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.098    38.830    
    SLICE_X9Y55          FDRE (Setup_fdre_C_R)       -0.429    38.401    S1/Green_reg[1]
  -------------------------------------------------------------------
                         required time                         38.401    
                         arrival time                         -44.393    
  -------------------------------------------------------------------
                         slack                                 -5.992    

Slack (VIOLATED) :        -5.992ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Green_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.350ns  (logic 28.733ns (63.359%)  route 16.617ns (36.641%))
  Logic Levels:           91  (CARRY4=67 DSP48E1=2 LUT1=2 LUT2=8 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          1.555    -0.957    v1/clk_out1
    SLICE_X15Y21         FDRE                                         r  v1/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  v1/hcounter_reg[0]/Q
                         net (fo=23, routed)          0.475    -0.025    v1/d0__3[0]
    SLICE_X14Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.099 r  v1/d0__2_i_14/O
                         net (fo=1, routed)           0.000     0.099    v1/d0__2_i_14_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.612 r  v1/d0__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.612    v1/d0__2_i_3_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.729 r  v1/d0__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.729    v1/d0__2_i_2_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.044 r  v1/d0__2_i_1/O[3]
                         net (fo=60, routed)          0.845     1.888    S1/O[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.219     6.107 r  S1/d0__3/PCOUT[47]
                         net (fo=1, routed)           0.056     6.163    S1/d0__3_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.681 r  S1/d0__4/P[4]
                         net (fo=2, routed)           1.096     8.777    S1/d0__4_n_101
    SLICE_X13Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.901 r  S1/Red[3]_i_870/O
                         net (fo=1, routed)           0.000     8.901    S1/Red[3]_i_870_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.451 r  S1/Red_reg[3]_i_729/CO[3]
                         net (fo=1, routed)           0.000     9.451    S1/Red_reg[3]_i_729_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.690 f  S1/Red_reg[3]_i_581/O[2]
                         net (fo=1, routed)           0.432    10.121    S1_n_90
    SLICE_X12Y24         LUT1 (Prop_lut1_I0_O)        0.302    10.423 r  Red[3]_i_466/O
                         net (fo=1, routed)           0.000    10.423    S1/d0__4_3[1]
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.956 r  S1/Red_reg[3]_i_381/CO[3]
                         net (fo=1, routed)           0.009    10.965    S1/Red_reg[3]_i_381_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.184 f  S1/Red_reg[3]_i_287/O[0]
                         net (fo=2, routed)           0.625    11.810    S1_n_127
    SLICE_X13Y25         LUT1 (Prop_lut1_I0_O)        0.295    12.105 r  Red[3]_i_474/O
                         net (fo=1, routed)           0.000    12.105    Red[3]_i_474_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.637 r  Red_reg[3]_i_385/CO[3]
                         net (fo=1, routed)           0.000    12.637    Red_reg[3]_i_385_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.908 r  Red_reg[3]_i_288/CO[0]
                         net (fo=18, routed)          0.650    13.558    Red_reg[3]_i_288_n_3
    SLICE_X15Y24         LUT2 (Prop_lut2_I1_O)        0.373    13.931 r  Red[3]_i_476/O
                         net (fo=1, routed)           0.000    13.931    Red[3]_i_476_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.332 r  Red_reg[3]_i_386/CO[3]
                         net (fo=1, routed)           0.009    14.341    Red_reg[3]_i_386_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  Red_reg[3]_i_289/CO[3]
                         net (fo=18, routed)          0.866    15.321    Red_reg[3]_i_289_n_0
    SLICE_X14Y25         LUT2 (Prop_lut2_I1_O)        0.124    15.445 r  Red[3]_i_485/O
                         net (fo=1, routed)           0.000    15.445    Red[3]_i_485_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.053 r  Red_reg[3]_i_390/O[3]
                         net (fo=3, routed)           0.807    16.859    Red_reg[3]_i_390_n_4
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.307    17.166 r  Red[3]_i_559/O
                         net (fo=1, routed)           0.000    17.166    Red[3]_i_559_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.699 r  Red_reg[3]_i_452/CO[3]
                         net (fo=1, routed)           0.000    17.699    Red_reg[3]_i_452_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.856 r  Red_reg[3]_i_377/CO[1]
                         net (fo=18, routed)          0.779    18.635    Red_reg[3]_i_377_n_2
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.332    18.967 r  Red[3]_i_711/O
                         net (fo=1, routed)           0.000    18.967    Red[3]_i_711_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.365 r  Red_reg[3]_i_561/CO[3]
                         net (fo=1, routed)           0.000    19.365    Red_reg[3]_i_561_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.479 r  Red_reg[3]_i_454/CO[3]
                         net (fo=1, routed)           0.000    19.479    Red_reg[3]_i_454_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.593 r  Red_reg[3]_i_378/CO[3]
                         net (fo=17, routed)          0.984    20.578    Red_reg[3]_i_378_n_0
    SLICE_X15Y29         LUT2 (Prop_lut2_I1_O)        0.124    20.702 r  Red[3]_i_853/O
                         net (fo=1, routed)           0.000    20.702    Red[3]_i_853_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.103 r  Red_reg[3]_i_714/CO[3]
                         net (fo=1, routed)           0.000    21.103    Red_reg[3]_i_714_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.217 r  Red_reg[3]_i_566/CO[3]
                         net (fo=1, routed)           0.000    21.217    Red_reg[3]_i_566_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  Red_reg[3]_i_459/CO[3]
                         net (fo=1, routed)           0.000    21.331    Red_reg[3]_i_459_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.553 r  Red_reg[3]_i_379/O[0]
                         net (fo=18, routed)          0.528    22.081    Red_reg[3]_i_379_n_7
    SLICE_X14Y32         LUT3 (Prop_lut3_I1_O)        0.299    22.380 r  Red[3]_i_860/O
                         net (fo=1, routed)           0.000    22.380    Red[3]_i_860_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.913 r  Red_reg[3]_i_719/CO[3]
                         net (fo=1, routed)           0.000    22.913    Red_reg[3]_i_719_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.030 r  Red_reg[3]_i_571/CO[3]
                         net (fo=1, routed)           0.000    23.030    Red_reg[3]_i_571_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.147 r  Red_reg[3]_i_461/CO[3]
                         net (fo=1, routed)           0.000    23.147    Red_reg[3]_i_461_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.366 r  Red_reg[3]_i_380/O[0]
                         net (fo=18, routed)          0.623    23.989    Red_reg[3]_i_380_n_7
    SLICE_X13Y31         LUT3 (Prop_lut3_I1_O)        0.295    24.284 r  Red[3]_i_1025/O
                         net (fo=1, routed)           0.000    24.284    Red[3]_i_1025_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.685 r  Red_reg[3]_i_929/CO[3]
                         net (fo=1, routed)           0.000    24.685    Red_reg[3]_i_929_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.799 r  Red_reg[3]_i_803/CO[3]
                         net (fo=1, routed)           0.000    24.799    Red_reg[3]_i_803_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.913 r  Red_reg[3]_i_662/CO[3]
                         net (fo=1, routed)           0.000    24.913    Red_reg[3]_i_662_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.027 r  Red_reg[3]_i_540/CO[3]
                         net (fo=1, routed)           0.000    25.027    Red_reg[3]_i_540_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.249 r  Red_reg[3]_i_444/O[0]
                         net (fo=18, routed)          0.662    25.912    Red_reg[3]_i_444_n_7
    SLICE_X12Y32         LUT3 (Prop_lut3_I1_O)        0.299    26.211 r  Red[3]_i_1029/O
                         net (fo=1, routed)           0.000    26.211    Red[3]_i_1029_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.587 r  Red_reg[3]_i_934/CO[3]
                         net (fo=1, routed)           0.000    26.587    Red_reg[3]_i_934_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.704 r  Red_reg[3]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.704    Red_reg[3]_i_808_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.821 r  Red_reg[3]_i_667/CO[3]
                         net (fo=1, routed)           0.000    26.821    Red_reg[3]_i_667_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.938 r  Red_reg[3]_i_542/CO[3]
                         net (fo=1, routed)           0.000    26.938    Red_reg[3]_i_542_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.157 r  Red_reg[3]_i_445/O[0]
                         net (fo=18, routed)          0.658    27.814    Red_reg[3]_i_445_n_7
    SLICE_X12Y37         LUT3 (Prop_lut3_I1_O)        0.295    28.109 r  Red[3]_i_1034/O
                         net (fo=1, routed)           0.000    28.109    Red[3]_i_1034_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.489 r  Red_reg[3]_i_939/CO[3]
                         net (fo=1, routed)           0.000    28.489    Red_reg[3]_i_939_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.606 r  Red_reg[3]_i_813/CO[3]
                         net (fo=1, routed)           0.000    28.606    Red_reg[3]_i_813_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.723 r  Red_reg[3]_i_672/CO[3]
                         net (fo=1, routed)           0.000    28.723    Red_reg[3]_i_672_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.840 r  Red_reg[3]_i_544/CO[3]
                         net (fo=1, routed)           0.000    28.840    Red_reg[3]_i_544_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.059 r  Red_reg[3]_i_446/O[0]
                         net (fo=18, routed)          0.789    29.849    Red_reg[3]_i_446_n_7
    SLICE_X13Y36         LUT3 (Prop_lut3_I1_O)        0.295    30.144 r  Red[3]_i_1037/O
                         net (fo=1, routed)           0.000    30.144    Red[3]_i_1037_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.545 r  Red_reg[3]_i_944/CO[3]
                         net (fo=1, routed)           0.000    30.545    Red_reg[3]_i_944_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.659 r  Red_reg[3]_i_818/CO[3]
                         net (fo=1, routed)           0.000    30.659    Red_reg[3]_i_818_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.773 r  Red_reg[3]_i_677/CO[3]
                         net (fo=1, routed)           0.000    30.773    Red_reg[3]_i_677_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.887 r  Red_reg[3]_i_546/CO[3]
                         net (fo=1, routed)           0.000    30.887    Red_reg[3]_i_546_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.109 r  Red_reg[3]_i_447/O[0]
                         net (fo=18, routed)          0.690    31.799    Red_reg[3]_i_447_n_7
    SLICE_X14Y37         LUT3 (Prop_lut3_I1_O)        0.299    32.098 r  Red[3]_i_1041/O
                         net (fo=1, routed)           0.000    32.098    Red[3]_i_1041_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.474 r  Red_reg[3]_i_949/CO[3]
                         net (fo=1, routed)           0.000    32.474    Red_reg[3]_i_949_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.591 r  Red_reg[3]_i_823/CO[3]
                         net (fo=1, routed)           0.000    32.591    Red_reg[3]_i_823_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.708 r  Red_reg[3]_i_682/CO[3]
                         net (fo=1, routed)           0.000    32.708    Red_reg[3]_i_682_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.825 r  Red_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000    32.825    Red_reg[3]_i_548_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.044 r  Red_reg[3]_i_448/O[0]
                         net (fo=18, routed)          0.724    33.768    Red_reg[3]_i_448_n_7
    SLICE_X15Y41         LUT3 (Prop_lut3_I1_O)        0.295    34.063 r  Red[3]_i_831/O
                         net (fo=1, routed)           0.000    34.063    Red[3]_i_831_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.613 r  Red_reg[3]_i_687/CO[3]
                         net (fo=1, routed)           0.000    34.613    Red_reg[3]_i_687_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.727 r  Red_reg[3]_i_550/CO[3]
                         net (fo=1, routed)           0.000    34.727    Red_reg[3]_i_550_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.949 r  Red_reg[3]_i_449/O[0]
                         net (fo=18, routed)          0.590    35.539    Red_reg[3]_i_449_n_7
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.299    35.838 r  Red[3]_i_960/O
                         net (fo=1, routed)           0.000    35.838    Red[3]_i_960_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.214 r  Red_reg[3]_i_833/CO[3]
                         net (fo=1, routed)           0.000    36.214    Red_reg[3]_i_833_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.331 r  Red_reg[3]_i_692/CO[3]
                         net (fo=1, routed)           0.000    36.331    Red_reg[3]_i_692_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.448 r  Red_reg[3]_i_552/CO[3]
                         net (fo=1, routed)           0.000    36.448    Red_reg[3]_i_552_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.667 r  Red_reg[3]_i_450/O[0]
                         net (fo=17, routed)          0.741    37.409    Red_reg[3]_i_450_n_7
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.295    37.704 r  Red[3]_i_1054/O
                         net (fo=1, routed)           0.000    37.704    S1/d0__3_2[3]
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.105 r  S1/Red_reg[3]_i_964/CO[3]
                         net (fo=1, routed)           0.000    38.105    S1/Red_reg[3]_i_964_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.219 r  S1/Red_reg[3]_i_838/CO[3]
                         net (fo=1, routed)           0.000    38.219    S1/Red_reg[3]_i_838_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.333 r  S1/Red_reg[3]_i_697/CO[3]
                         net (fo=1, routed)           0.000    38.333    S1/Red_reg[3]_i_697_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.447 r  S1/Red_reg[3]_i_554/CO[3]
                         net (fo=1, routed)           0.000    38.447    S1/Red_reg[3]_i_554_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.669 r  S1/Red_reg[3]_i_451/O[0]
                         net (fo=2, routed)           0.445    39.113    S1/Red_reg[3]_i_451_n_7
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.299    39.412 r  S1/Red[3]_i_376/O
                         net (fo=1, routed)           0.000    39.412    S1/Red[3]_i_376_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.925 r  S1/Red_reg[3]_i_282/CO[3]
                         net (fo=1, routed)           0.000    39.925    S1/Red_reg[3]_i_282_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.042 r  S1/Red_reg[3]_i_281/CO[3]
                         net (fo=1, routed)           0.000    40.042    S1/Red_reg[3]_i_281_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.281 r  S1/Red_reg[3]_i_182/O[2]
                         net (fo=5, routed)           0.897    41.178    v1/Green15[10]
    SLICE_X14Y51         LUT3 (Prop_lut3_I0_O)        0.301    41.479 r  v1/Red[3]_i_98/O
                         net (fo=1, routed)           0.000    41.479    v1/Red[3]_i_98_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.012 r  v1/Red_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.012    v1/Red_reg[3]_i_30_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.266 f  v1/Red_reg[3]_i_7/CO[0]
                         net (fo=1, routed)           1.017    43.283    v1/Red_reg[3]_i_7_n_3
    SLICE_X11Y55         LUT6 (Prop_lut6_I0_O)        0.367    43.650 r  v1/Red[3]_i_2/O
                         net (fo=1, routed)           0.264    43.914    v1/Red[3]_i_2_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I0_O)        0.124    44.038 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.355    44.393    S1/SR[0]
    SLICE_X9Y55          FDRE                                         r  S1/Green_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          1.440    38.444    S1/clk_out1
    SLICE_X9Y55          FDRE                                         r  S1/Green_reg[2]/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.098    38.830    
    SLICE_X9Y55          FDRE (Setup_fdre_C_R)       -0.429    38.401    S1/Green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.401    
                         arrival time                         -44.393    
  -------------------------------------------------------------------
                         slack                                 -5.992    

Slack (VIOLATED) :        -5.992ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Red_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.350ns  (logic 28.733ns (63.359%)  route 16.617ns (36.641%))
  Logic Levels:           91  (CARRY4=67 DSP48E1=2 LUT1=2 LUT2=8 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          1.555    -0.957    v1/clk_out1
    SLICE_X15Y21         FDRE                                         r  v1/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  v1/hcounter_reg[0]/Q
                         net (fo=23, routed)          0.475    -0.025    v1/d0__3[0]
    SLICE_X14Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.099 r  v1/d0__2_i_14/O
                         net (fo=1, routed)           0.000     0.099    v1/d0__2_i_14_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.612 r  v1/d0__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.612    v1/d0__2_i_3_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.729 r  v1/d0__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.729    v1/d0__2_i_2_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.044 r  v1/d0__2_i_1/O[3]
                         net (fo=60, routed)          0.845     1.888    S1/O[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.219     6.107 r  S1/d0__3/PCOUT[47]
                         net (fo=1, routed)           0.056     6.163    S1/d0__3_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.681 r  S1/d0__4/P[4]
                         net (fo=2, routed)           1.096     8.777    S1/d0__4_n_101
    SLICE_X13Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.901 r  S1/Red[3]_i_870/O
                         net (fo=1, routed)           0.000     8.901    S1/Red[3]_i_870_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.451 r  S1/Red_reg[3]_i_729/CO[3]
                         net (fo=1, routed)           0.000     9.451    S1/Red_reg[3]_i_729_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.690 f  S1/Red_reg[3]_i_581/O[2]
                         net (fo=1, routed)           0.432    10.121    S1_n_90
    SLICE_X12Y24         LUT1 (Prop_lut1_I0_O)        0.302    10.423 r  Red[3]_i_466/O
                         net (fo=1, routed)           0.000    10.423    S1/d0__4_3[1]
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.956 r  S1/Red_reg[3]_i_381/CO[3]
                         net (fo=1, routed)           0.009    10.965    S1/Red_reg[3]_i_381_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.184 f  S1/Red_reg[3]_i_287/O[0]
                         net (fo=2, routed)           0.625    11.810    S1_n_127
    SLICE_X13Y25         LUT1 (Prop_lut1_I0_O)        0.295    12.105 r  Red[3]_i_474/O
                         net (fo=1, routed)           0.000    12.105    Red[3]_i_474_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.637 r  Red_reg[3]_i_385/CO[3]
                         net (fo=1, routed)           0.000    12.637    Red_reg[3]_i_385_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.908 r  Red_reg[3]_i_288/CO[0]
                         net (fo=18, routed)          0.650    13.558    Red_reg[3]_i_288_n_3
    SLICE_X15Y24         LUT2 (Prop_lut2_I1_O)        0.373    13.931 r  Red[3]_i_476/O
                         net (fo=1, routed)           0.000    13.931    Red[3]_i_476_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.332 r  Red_reg[3]_i_386/CO[3]
                         net (fo=1, routed)           0.009    14.341    Red_reg[3]_i_386_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  Red_reg[3]_i_289/CO[3]
                         net (fo=18, routed)          0.866    15.321    Red_reg[3]_i_289_n_0
    SLICE_X14Y25         LUT2 (Prop_lut2_I1_O)        0.124    15.445 r  Red[3]_i_485/O
                         net (fo=1, routed)           0.000    15.445    Red[3]_i_485_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.053 r  Red_reg[3]_i_390/O[3]
                         net (fo=3, routed)           0.807    16.859    Red_reg[3]_i_390_n_4
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.307    17.166 r  Red[3]_i_559/O
                         net (fo=1, routed)           0.000    17.166    Red[3]_i_559_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.699 r  Red_reg[3]_i_452/CO[3]
                         net (fo=1, routed)           0.000    17.699    Red_reg[3]_i_452_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.856 r  Red_reg[3]_i_377/CO[1]
                         net (fo=18, routed)          0.779    18.635    Red_reg[3]_i_377_n_2
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.332    18.967 r  Red[3]_i_711/O
                         net (fo=1, routed)           0.000    18.967    Red[3]_i_711_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.365 r  Red_reg[3]_i_561/CO[3]
                         net (fo=1, routed)           0.000    19.365    Red_reg[3]_i_561_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.479 r  Red_reg[3]_i_454/CO[3]
                         net (fo=1, routed)           0.000    19.479    Red_reg[3]_i_454_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.593 r  Red_reg[3]_i_378/CO[3]
                         net (fo=17, routed)          0.984    20.578    Red_reg[3]_i_378_n_0
    SLICE_X15Y29         LUT2 (Prop_lut2_I1_O)        0.124    20.702 r  Red[3]_i_853/O
                         net (fo=1, routed)           0.000    20.702    Red[3]_i_853_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.103 r  Red_reg[3]_i_714/CO[3]
                         net (fo=1, routed)           0.000    21.103    Red_reg[3]_i_714_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.217 r  Red_reg[3]_i_566/CO[3]
                         net (fo=1, routed)           0.000    21.217    Red_reg[3]_i_566_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  Red_reg[3]_i_459/CO[3]
                         net (fo=1, routed)           0.000    21.331    Red_reg[3]_i_459_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.553 r  Red_reg[3]_i_379/O[0]
                         net (fo=18, routed)          0.528    22.081    Red_reg[3]_i_379_n_7
    SLICE_X14Y32         LUT3 (Prop_lut3_I1_O)        0.299    22.380 r  Red[3]_i_860/O
                         net (fo=1, routed)           0.000    22.380    Red[3]_i_860_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.913 r  Red_reg[3]_i_719/CO[3]
                         net (fo=1, routed)           0.000    22.913    Red_reg[3]_i_719_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.030 r  Red_reg[3]_i_571/CO[3]
                         net (fo=1, routed)           0.000    23.030    Red_reg[3]_i_571_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.147 r  Red_reg[3]_i_461/CO[3]
                         net (fo=1, routed)           0.000    23.147    Red_reg[3]_i_461_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.366 r  Red_reg[3]_i_380/O[0]
                         net (fo=18, routed)          0.623    23.989    Red_reg[3]_i_380_n_7
    SLICE_X13Y31         LUT3 (Prop_lut3_I1_O)        0.295    24.284 r  Red[3]_i_1025/O
                         net (fo=1, routed)           0.000    24.284    Red[3]_i_1025_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.685 r  Red_reg[3]_i_929/CO[3]
                         net (fo=1, routed)           0.000    24.685    Red_reg[3]_i_929_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.799 r  Red_reg[3]_i_803/CO[3]
                         net (fo=1, routed)           0.000    24.799    Red_reg[3]_i_803_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.913 r  Red_reg[3]_i_662/CO[3]
                         net (fo=1, routed)           0.000    24.913    Red_reg[3]_i_662_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.027 r  Red_reg[3]_i_540/CO[3]
                         net (fo=1, routed)           0.000    25.027    Red_reg[3]_i_540_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.249 r  Red_reg[3]_i_444/O[0]
                         net (fo=18, routed)          0.662    25.912    Red_reg[3]_i_444_n_7
    SLICE_X12Y32         LUT3 (Prop_lut3_I1_O)        0.299    26.211 r  Red[3]_i_1029/O
                         net (fo=1, routed)           0.000    26.211    Red[3]_i_1029_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.587 r  Red_reg[3]_i_934/CO[3]
                         net (fo=1, routed)           0.000    26.587    Red_reg[3]_i_934_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.704 r  Red_reg[3]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.704    Red_reg[3]_i_808_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.821 r  Red_reg[3]_i_667/CO[3]
                         net (fo=1, routed)           0.000    26.821    Red_reg[3]_i_667_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.938 r  Red_reg[3]_i_542/CO[3]
                         net (fo=1, routed)           0.000    26.938    Red_reg[3]_i_542_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.157 r  Red_reg[3]_i_445/O[0]
                         net (fo=18, routed)          0.658    27.814    Red_reg[3]_i_445_n_7
    SLICE_X12Y37         LUT3 (Prop_lut3_I1_O)        0.295    28.109 r  Red[3]_i_1034/O
                         net (fo=1, routed)           0.000    28.109    Red[3]_i_1034_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.489 r  Red_reg[3]_i_939/CO[3]
                         net (fo=1, routed)           0.000    28.489    Red_reg[3]_i_939_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.606 r  Red_reg[3]_i_813/CO[3]
                         net (fo=1, routed)           0.000    28.606    Red_reg[3]_i_813_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.723 r  Red_reg[3]_i_672/CO[3]
                         net (fo=1, routed)           0.000    28.723    Red_reg[3]_i_672_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.840 r  Red_reg[3]_i_544/CO[3]
                         net (fo=1, routed)           0.000    28.840    Red_reg[3]_i_544_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.059 r  Red_reg[3]_i_446/O[0]
                         net (fo=18, routed)          0.789    29.849    Red_reg[3]_i_446_n_7
    SLICE_X13Y36         LUT3 (Prop_lut3_I1_O)        0.295    30.144 r  Red[3]_i_1037/O
                         net (fo=1, routed)           0.000    30.144    Red[3]_i_1037_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.545 r  Red_reg[3]_i_944/CO[3]
                         net (fo=1, routed)           0.000    30.545    Red_reg[3]_i_944_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.659 r  Red_reg[3]_i_818/CO[3]
                         net (fo=1, routed)           0.000    30.659    Red_reg[3]_i_818_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.773 r  Red_reg[3]_i_677/CO[3]
                         net (fo=1, routed)           0.000    30.773    Red_reg[3]_i_677_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.887 r  Red_reg[3]_i_546/CO[3]
                         net (fo=1, routed)           0.000    30.887    Red_reg[3]_i_546_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.109 r  Red_reg[3]_i_447/O[0]
                         net (fo=18, routed)          0.690    31.799    Red_reg[3]_i_447_n_7
    SLICE_X14Y37         LUT3 (Prop_lut3_I1_O)        0.299    32.098 r  Red[3]_i_1041/O
                         net (fo=1, routed)           0.000    32.098    Red[3]_i_1041_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.474 r  Red_reg[3]_i_949/CO[3]
                         net (fo=1, routed)           0.000    32.474    Red_reg[3]_i_949_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.591 r  Red_reg[3]_i_823/CO[3]
                         net (fo=1, routed)           0.000    32.591    Red_reg[3]_i_823_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.708 r  Red_reg[3]_i_682/CO[3]
                         net (fo=1, routed)           0.000    32.708    Red_reg[3]_i_682_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.825 r  Red_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000    32.825    Red_reg[3]_i_548_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.044 r  Red_reg[3]_i_448/O[0]
                         net (fo=18, routed)          0.724    33.768    Red_reg[3]_i_448_n_7
    SLICE_X15Y41         LUT3 (Prop_lut3_I1_O)        0.295    34.063 r  Red[3]_i_831/O
                         net (fo=1, routed)           0.000    34.063    Red[3]_i_831_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.613 r  Red_reg[3]_i_687/CO[3]
                         net (fo=1, routed)           0.000    34.613    Red_reg[3]_i_687_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.727 r  Red_reg[3]_i_550/CO[3]
                         net (fo=1, routed)           0.000    34.727    Red_reg[3]_i_550_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.949 r  Red_reg[3]_i_449/O[0]
                         net (fo=18, routed)          0.590    35.539    Red_reg[3]_i_449_n_7
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.299    35.838 r  Red[3]_i_960/O
                         net (fo=1, routed)           0.000    35.838    Red[3]_i_960_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.214 r  Red_reg[3]_i_833/CO[3]
                         net (fo=1, routed)           0.000    36.214    Red_reg[3]_i_833_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.331 r  Red_reg[3]_i_692/CO[3]
                         net (fo=1, routed)           0.000    36.331    Red_reg[3]_i_692_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.448 r  Red_reg[3]_i_552/CO[3]
                         net (fo=1, routed)           0.000    36.448    Red_reg[3]_i_552_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.667 r  Red_reg[3]_i_450/O[0]
                         net (fo=17, routed)          0.741    37.409    Red_reg[3]_i_450_n_7
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.295    37.704 r  Red[3]_i_1054/O
                         net (fo=1, routed)           0.000    37.704    S1/d0__3_2[3]
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.105 r  S1/Red_reg[3]_i_964/CO[3]
                         net (fo=1, routed)           0.000    38.105    S1/Red_reg[3]_i_964_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.219 r  S1/Red_reg[3]_i_838/CO[3]
                         net (fo=1, routed)           0.000    38.219    S1/Red_reg[3]_i_838_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.333 r  S1/Red_reg[3]_i_697/CO[3]
                         net (fo=1, routed)           0.000    38.333    S1/Red_reg[3]_i_697_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.447 r  S1/Red_reg[3]_i_554/CO[3]
                         net (fo=1, routed)           0.000    38.447    S1/Red_reg[3]_i_554_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.669 r  S1/Red_reg[3]_i_451/O[0]
                         net (fo=2, routed)           0.445    39.113    S1/Red_reg[3]_i_451_n_7
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.299    39.412 r  S1/Red[3]_i_376/O
                         net (fo=1, routed)           0.000    39.412    S1/Red[3]_i_376_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.925 r  S1/Red_reg[3]_i_282/CO[3]
                         net (fo=1, routed)           0.000    39.925    S1/Red_reg[3]_i_282_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.042 r  S1/Red_reg[3]_i_281/CO[3]
                         net (fo=1, routed)           0.000    40.042    S1/Red_reg[3]_i_281_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.281 r  S1/Red_reg[3]_i_182/O[2]
                         net (fo=5, routed)           0.897    41.178    v1/Green15[10]
    SLICE_X14Y51         LUT3 (Prop_lut3_I0_O)        0.301    41.479 r  v1/Red[3]_i_98/O
                         net (fo=1, routed)           0.000    41.479    v1/Red[3]_i_98_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.012 r  v1/Red_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.012    v1/Red_reg[3]_i_30_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.266 f  v1/Red_reg[3]_i_7/CO[0]
                         net (fo=1, routed)           1.017    43.283    v1/Red_reg[3]_i_7_n_3
    SLICE_X11Y55         LUT6 (Prop_lut6_I0_O)        0.367    43.650 r  v1/Red[3]_i_2/O
                         net (fo=1, routed)           0.264    43.914    v1/Red[3]_i_2_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I0_O)        0.124    44.038 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.355    44.393    S1/SR[0]
    SLICE_X9Y55          FDRE                                         r  S1/Red_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          1.440    38.444    S1/clk_out1
    SLICE_X9Y55          FDRE                                         r  S1/Red_reg[0]/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.098    38.830    
    SLICE_X9Y55          FDRE (Setup_fdre_C_R)       -0.429    38.401    S1/Red_reg[0]
  -------------------------------------------------------------------
                         required time                         38.401    
                         arrival time                         -44.393    
  -------------------------------------------------------------------
                         slack                                 -5.992    

Slack (VIOLATED) :        -5.992ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Red_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.350ns  (logic 28.733ns (63.359%)  route 16.617ns (36.641%))
  Logic Levels:           91  (CARRY4=67 DSP48E1=2 LUT1=2 LUT2=8 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          1.555    -0.957    v1/clk_out1
    SLICE_X15Y21         FDRE                                         r  v1/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  v1/hcounter_reg[0]/Q
                         net (fo=23, routed)          0.475    -0.025    v1/d0__3[0]
    SLICE_X14Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.099 r  v1/d0__2_i_14/O
                         net (fo=1, routed)           0.000     0.099    v1/d0__2_i_14_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.612 r  v1/d0__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.612    v1/d0__2_i_3_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.729 r  v1/d0__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.729    v1/d0__2_i_2_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.044 r  v1/d0__2_i_1/O[3]
                         net (fo=60, routed)          0.845     1.888    S1/O[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.219     6.107 r  S1/d0__3/PCOUT[47]
                         net (fo=1, routed)           0.056     6.163    S1/d0__3_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.681 r  S1/d0__4/P[4]
                         net (fo=2, routed)           1.096     8.777    S1/d0__4_n_101
    SLICE_X13Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.901 r  S1/Red[3]_i_870/O
                         net (fo=1, routed)           0.000     8.901    S1/Red[3]_i_870_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.451 r  S1/Red_reg[3]_i_729/CO[3]
                         net (fo=1, routed)           0.000     9.451    S1/Red_reg[3]_i_729_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.690 f  S1/Red_reg[3]_i_581/O[2]
                         net (fo=1, routed)           0.432    10.121    S1_n_90
    SLICE_X12Y24         LUT1 (Prop_lut1_I0_O)        0.302    10.423 r  Red[3]_i_466/O
                         net (fo=1, routed)           0.000    10.423    S1/d0__4_3[1]
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.956 r  S1/Red_reg[3]_i_381/CO[3]
                         net (fo=1, routed)           0.009    10.965    S1/Red_reg[3]_i_381_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.184 f  S1/Red_reg[3]_i_287/O[0]
                         net (fo=2, routed)           0.625    11.810    S1_n_127
    SLICE_X13Y25         LUT1 (Prop_lut1_I0_O)        0.295    12.105 r  Red[3]_i_474/O
                         net (fo=1, routed)           0.000    12.105    Red[3]_i_474_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.637 r  Red_reg[3]_i_385/CO[3]
                         net (fo=1, routed)           0.000    12.637    Red_reg[3]_i_385_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.908 r  Red_reg[3]_i_288/CO[0]
                         net (fo=18, routed)          0.650    13.558    Red_reg[3]_i_288_n_3
    SLICE_X15Y24         LUT2 (Prop_lut2_I1_O)        0.373    13.931 r  Red[3]_i_476/O
                         net (fo=1, routed)           0.000    13.931    Red[3]_i_476_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.332 r  Red_reg[3]_i_386/CO[3]
                         net (fo=1, routed)           0.009    14.341    Red_reg[3]_i_386_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  Red_reg[3]_i_289/CO[3]
                         net (fo=18, routed)          0.866    15.321    Red_reg[3]_i_289_n_0
    SLICE_X14Y25         LUT2 (Prop_lut2_I1_O)        0.124    15.445 r  Red[3]_i_485/O
                         net (fo=1, routed)           0.000    15.445    Red[3]_i_485_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.053 r  Red_reg[3]_i_390/O[3]
                         net (fo=3, routed)           0.807    16.859    Red_reg[3]_i_390_n_4
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.307    17.166 r  Red[3]_i_559/O
                         net (fo=1, routed)           0.000    17.166    Red[3]_i_559_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.699 r  Red_reg[3]_i_452/CO[3]
                         net (fo=1, routed)           0.000    17.699    Red_reg[3]_i_452_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.856 r  Red_reg[3]_i_377/CO[1]
                         net (fo=18, routed)          0.779    18.635    Red_reg[3]_i_377_n_2
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.332    18.967 r  Red[3]_i_711/O
                         net (fo=1, routed)           0.000    18.967    Red[3]_i_711_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.365 r  Red_reg[3]_i_561/CO[3]
                         net (fo=1, routed)           0.000    19.365    Red_reg[3]_i_561_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.479 r  Red_reg[3]_i_454/CO[3]
                         net (fo=1, routed)           0.000    19.479    Red_reg[3]_i_454_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.593 r  Red_reg[3]_i_378/CO[3]
                         net (fo=17, routed)          0.984    20.578    Red_reg[3]_i_378_n_0
    SLICE_X15Y29         LUT2 (Prop_lut2_I1_O)        0.124    20.702 r  Red[3]_i_853/O
                         net (fo=1, routed)           0.000    20.702    Red[3]_i_853_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.103 r  Red_reg[3]_i_714/CO[3]
                         net (fo=1, routed)           0.000    21.103    Red_reg[3]_i_714_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.217 r  Red_reg[3]_i_566/CO[3]
                         net (fo=1, routed)           0.000    21.217    Red_reg[3]_i_566_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  Red_reg[3]_i_459/CO[3]
                         net (fo=1, routed)           0.000    21.331    Red_reg[3]_i_459_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.553 r  Red_reg[3]_i_379/O[0]
                         net (fo=18, routed)          0.528    22.081    Red_reg[3]_i_379_n_7
    SLICE_X14Y32         LUT3 (Prop_lut3_I1_O)        0.299    22.380 r  Red[3]_i_860/O
                         net (fo=1, routed)           0.000    22.380    Red[3]_i_860_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.913 r  Red_reg[3]_i_719/CO[3]
                         net (fo=1, routed)           0.000    22.913    Red_reg[3]_i_719_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.030 r  Red_reg[3]_i_571/CO[3]
                         net (fo=1, routed)           0.000    23.030    Red_reg[3]_i_571_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.147 r  Red_reg[3]_i_461/CO[3]
                         net (fo=1, routed)           0.000    23.147    Red_reg[3]_i_461_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.366 r  Red_reg[3]_i_380/O[0]
                         net (fo=18, routed)          0.623    23.989    Red_reg[3]_i_380_n_7
    SLICE_X13Y31         LUT3 (Prop_lut3_I1_O)        0.295    24.284 r  Red[3]_i_1025/O
                         net (fo=1, routed)           0.000    24.284    Red[3]_i_1025_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.685 r  Red_reg[3]_i_929/CO[3]
                         net (fo=1, routed)           0.000    24.685    Red_reg[3]_i_929_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.799 r  Red_reg[3]_i_803/CO[3]
                         net (fo=1, routed)           0.000    24.799    Red_reg[3]_i_803_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.913 r  Red_reg[3]_i_662/CO[3]
                         net (fo=1, routed)           0.000    24.913    Red_reg[3]_i_662_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.027 r  Red_reg[3]_i_540/CO[3]
                         net (fo=1, routed)           0.000    25.027    Red_reg[3]_i_540_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.249 r  Red_reg[3]_i_444/O[0]
                         net (fo=18, routed)          0.662    25.912    Red_reg[3]_i_444_n_7
    SLICE_X12Y32         LUT3 (Prop_lut3_I1_O)        0.299    26.211 r  Red[3]_i_1029/O
                         net (fo=1, routed)           0.000    26.211    Red[3]_i_1029_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.587 r  Red_reg[3]_i_934/CO[3]
                         net (fo=1, routed)           0.000    26.587    Red_reg[3]_i_934_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.704 r  Red_reg[3]_i_808/CO[3]
                         net (fo=1, routed)           0.000    26.704    Red_reg[3]_i_808_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.821 r  Red_reg[3]_i_667/CO[3]
                         net (fo=1, routed)           0.000    26.821    Red_reg[3]_i_667_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.938 r  Red_reg[3]_i_542/CO[3]
                         net (fo=1, routed)           0.000    26.938    Red_reg[3]_i_542_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.157 r  Red_reg[3]_i_445/O[0]
                         net (fo=18, routed)          0.658    27.814    Red_reg[3]_i_445_n_7
    SLICE_X12Y37         LUT3 (Prop_lut3_I1_O)        0.295    28.109 r  Red[3]_i_1034/O
                         net (fo=1, routed)           0.000    28.109    Red[3]_i_1034_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.489 r  Red_reg[3]_i_939/CO[3]
                         net (fo=1, routed)           0.000    28.489    Red_reg[3]_i_939_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.606 r  Red_reg[3]_i_813/CO[3]
                         net (fo=1, routed)           0.000    28.606    Red_reg[3]_i_813_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.723 r  Red_reg[3]_i_672/CO[3]
                         net (fo=1, routed)           0.000    28.723    Red_reg[3]_i_672_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.840 r  Red_reg[3]_i_544/CO[3]
                         net (fo=1, routed)           0.000    28.840    Red_reg[3]_i_544_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.059 r  Red_reg[3]_i_446/O[0]
                         net (fo=18, routed)          0.789    29.849    Red_reg[3]_i_446_n_7
    SLICE_X13Y36         LUT3 (Prop_lut3_I1_O)        0.295    30.144 r  Red[3]_i_1037/O
                         net (fo=1, routed)           0.000    30.144    Red[3]_i_1037_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.545 r  Red_reg[3]_i_944/CO[3]
                         net (fo=1, routed)           0.000    30.545    Red_reg[3]_i_944_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.659 r  Red_reg[3]_i_818/CO[3]
                         net (fo=1, routed)           0.000    30.659    Red_reg[3]_i_818_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.773 r  Red_reg[3]_i_677/CO[3]
                         net (fo=1, routed)           0.000    30.773    Red_reg[3]_i_677_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.887 r  Red_reg[3]_i_546/CO[3]
                         net (fo=1, routed)           0.000    30.887    Red_reg[3]_i_546_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.109 r  Red_reg[3]_i_447/O[0]
                         net (fo=18, routed)          0.690    31.799    Red_reg[3]_i_447_n_7
    SLICE_X14Y37         LUT3 (Prop_lut3_I1_O)        0.299    32.098 r  Red[3]_i_1041/O
                         net (fo=1, routed)           0.000    32.098    Red[3]_i_1041_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.474 r  Red_reg[3]_i_949/CO[3]
                         net (fo=1, routed)           0.000    32.474    Red_reg[3]_i_949_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.591 r  Red_reg[3]_i_823/CO[3]
                         net (fo=1, routed)           0.000    32.591    Red_reg[3]_i_823_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.708 r  Red_reg[3]_i_682/CO[3]
                         net (fo=1, routed)           0.000    32.708    Red_reg[3]_i_682_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.825 r  Red_reg[3]_i_548/CO[3]
                         net (fo=1, routed)           0.000    32.825    Red_reg[3]_i_548_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.044 r  Red_reg[3]_i_448/O[0]
                         net (fo=18, routed)          0.724    33.768    Red_reg[3]_i_448_n_7
    SLICE_X15Y41         LUT3 (Prop_lut3_I1_O)        0.295    34.063 r  Red[3]_i_831/O
                         net (fo=1, routed)           0.000    34.063    Red[3]_i_831_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.613 r  Red_reg[3]_i_687/CO[3]
                         net (fo=1, routed)           0.000    34.613    Red_reg[3]_i_687_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.727 r  Red_reg[3]_i_550/CO[3]
                         net (fo=1, routed)           0.000    34.727    Red_reg[3]_i_550_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.949 r  Red_reg[3]_i_449/O[0]
                         net (fo=18, routed)          0.590    35.539    Red_reg[3]_i_449_n_7
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.299    35.838 r  Red[3]_i_960/O
                         net (fo=1, routed)           0.000    35.838    Red[3]_i_960_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.214 r  Red_reg[3]_i_833/CO[3]
                         net (fo=1, routed)           0.000    36.214    Red_reg[3]_i_833_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.331 r  Red_reg[3]_i_692/CO[3]
                         net (fo=1, routed)           0.000    36.331    Red_reg[3]_i_692_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.448 r  Red_reg[3]_i_552/CO[3]
                         net (fo=1, routed)           0.000    36.448    Red_reg[3]_i_552_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.667 r  Red_reg[3]_i_450/O[0]
                         net (fo=17, routed)          0.741    37.409    Red_reg[3]_i_450_n_7
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.295    37.704 r  Red[3]_i_1054/O
                         net (fo=1, routed)           0.000    37.704    S1/d0__3_2[3]
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.105 r  S1/Red_reg[3]_i_964/CO[3]
                         net (fo=1, routed)           0.000    38.105    S1/Red_reg[3]_i_964_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.219 r  S1/Red_reg[3]_i_838/CO[3]
                         net (fo=1, routed)           0.000    38.219    S1/Red_reg[3]_i_838_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.333 r  S1/Red_reg[3]_i_697/CO[3]
                         net (fo=1, routed)           0.000    38.333    S1/Red_reg[3]_i_697_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.447 r  S1/Red_reg[3]_i_554/CO[3]
                         net (fo=1, routed)           0.000    38.447    S1/Red_reg[3]_i_554_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.669 r  S1/Red_reg[3]_i_451/O[0]
                         net (fo=2, routed)           0.445    39.113    S1/Red_reg[3]_i_451_n_7
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.299    39.412 r  S1/Red[3]_i_376/O
                         net (fo=1, routed)           0.000    39.412    S1/Red[3]_i_376_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.925 r  S1/Red_reg[3]_i_282/CO[3]
                         net (fo=1, routed)           0.000    39.925    S1/Red_reg[3]_i_282_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.042 r  S1/Red_reg[3]_i_281/CO[3]
                         net (fo=1, routed)           0.000    40.042    S1/Red_reg[3]_i_281_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.281 r  S1/Red_reg[3]_i_182/O[2]
                         net (fo=5, routed)           0.897    41.178    v1/Green15[10]
    SLICE_X14Y51         LUT3 (Prop_lut3_I0_O)        0.301    41.479 r  v1/Red[3]_i_98/O
                         net (fo=1, routed)           0.000    41.479    v1/Red[3]_i_98_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.012 r  v1/Red_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.012    v1/Red_reg[3]_i_30_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.266 f  v1/Red_reg[3]_i_7/CO[0]
                         net (fo=1, routed)           1.017    43.283    v1/Red_reg[3]_i_7_n_3
    SLICE_X11Y55         LUT6 (Prop_lut6_I0_O)        0.367    43.650 r  v1/Red[3]_i_2/O
                         net (fo=1, routed)           0.264    43.914    v1/Red[3]_i_2_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I0_O)        0.124    44.038 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.355    44.393    S1/SR[0]
    SLICE_X9Y55          FDRE                                         r  S1/Red_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          1.440    38.444    S1/clk_out1
    SLICE_X9Y55          FDRE                                         r  S1/Red_reg[1]/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.098    38.830    
    SLICE_X9Y55          FDRE (Setup_fdre_C_R)       -0.429    38.401    S1/Red_reg[1]
  -------------------------------------------------------------------
                         required time                         38.401    
                         arrival time                         -44.393    
  -------------------------------------------------------------------
                         slack                                 -5.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.163%)  route 0.157ns (48.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          0.556    -0.625    W1/clk_out1
    SLICE_X8Y28          FDRE                                         r  W1/ROM_ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  W1/ROM_ADDRESS_reg[0]/Q
                         net (fo=2, routed)           0.157    -0.305    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          0.863    -0.826    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.572    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.389    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.686%)  route 0.211ns (56.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          0.556    -0.625    W1/clk_out1
    SLICE_X8Y27          FDRE                                         r  W1/ROM_ADDRESS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  W1/ROM_ADDRESS_reg[6]/Q
                         net (fo=2, routed)           0.211    -0.250    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          0.866    -0.823    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.569    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.386    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.868%)  route 0.210ns (56.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          0.556    -0.625    W1/clk_out1
    SLICE_X8Y27          FDRE                                         r  W1/ROM_ADDRESS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  W1/ROM_ADDRESS_reg[6]/Q
                         net (fo=2, routed)           0.210    -0.252    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          0.863    -0.826    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.572    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.389    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.678%)  route 0.220ns (57.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          0.553    -0.628    W1/clk_out1
    SLICE_X8Y25          FDRE                                         r  W1/ROM_ADDRESS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  W1/ROM_ADDRESS_reg[2]/Q
                         net (fo=2, routed)           0.220    -0.244    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          0.866    -0.823    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.569    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.386    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.678%)  route 0.220ns (57.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          0.554    -0.627    W1/clk_out1
    SLICE_X8Y26          FDRE                                         r  W1/ROM_ADDRESS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  W1/ROM_ADDRESS_reg[4]/Q
                         net (fo=2, routed)           0.220    -0.243    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          0.866    -0.823    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.569    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.386    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.866%)  route 0.219ns (57.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          0.556    -0.625    W1/clk_out1
    SLICE_X8Y28          FDRE                                         r  W1/ROM_ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  W1/ROM_ADDRESS_reg[0]/Q
                         net (fo=2, routed)           0.219    -0.243    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          0.866    -0.823    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.569    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.386    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.852%)  route 0.219ns (57.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          0.553    -0.628    W1/clk_out1
    SLICE_X8Y25          FDRE                                         r  W1/ROM_ADDRESS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  W1/ROM_ADDRESS_reg[2]/Q
                         net (fo=2, routed)           0.219    -0.246    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          0.863    -0.826    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.572    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.389    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.767%)  route 0.219ns (57.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          0.556    -0.625    W1/clk_out1
    SLICE_X8Y28          FDRE                                         r  W1/ROM_ADDRESS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  W1/ROM_ADDRESS_reg[1]/Q
                         net (fo=2, routed)           0.219    -0.242    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          0.866    -0.823    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.569    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.386    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.852%)  route 0.219ns (57.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          0.554    -0.627    W1/clk_out1
    SLICE_X8Y26          FDRE                                         r  W1/ROM_ADDRESS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  W1/ROM_ADDRESS_reg[4]/Q
                         net (fo=2, routed)           0.219    -0.245    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          0.863    -0.826    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.572    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.389    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.594%)  route 0.221ns (57.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          0.556    -0.625    W1/clk_out1
    SLICE_X8Y28          FDRE                                         r  W1/ROM_ADDRESS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  W1/ROM_ADDRESS_reg[3]/Q
                         net (fo=2, routed)           0.221    -0.240    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=85, routed)          0.866    -0.823    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.569    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.386    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { c1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y10     W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y10     W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    c1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y26      W1/INTENSITY_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y28      W1/ROM_ADDRESS_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y28      W1/ROM_ADDRESS_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y25      W1/ROM_ADDRESS_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y28      W1/ROM_ADDRESS_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y26      W1/ROM_ADDRESS_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y26      W1/col1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y26      W1/col1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y26      W1/col1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y26      W1/col1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y26      W1/col1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y26      W1/col1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y26      W1/col1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y26      W1/col1_reg[3]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y25      W1/ROM_ADDRESS_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y26      W1/INTENSITY_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y26      W1/col1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y26      W1/col1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y26      W1/col1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y26      W1/col1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y26      W1/col1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y26      W1/col1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y26      W1/col1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y26      W1/col1_reg[3]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y26      W1/INTENSITY_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y26      W1/INTENSITY_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    c1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBOUT



