$date
	Thu Dec 01 14:33:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module askhsh5_test $end
$var wire 1 ! tick $end
$var wire 3 " slow_cnt [2:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x$
0#
bx "
x!
$end
#5000
0!
1#
#10000
0#
#14000
1$
#15000
b0 "
1#
#19000
0$
#20000
0#
#25000
1#
#30000
0#
#35000
b1 "
1!
1#
#40000
0#
#45000
0!
1#
#50000
0#
#55000
1#
#60000
0#
#65000
b10 "
1!
1#
#70000
0#
#75000
0!
1#
#80000
0#
#85000
1#
#90000
0#
#95000
b11 "
1!
1#
#100000
0#
#105000
0!
1#
#110000
0#
#115000
1#
#119000
