
*** Running vivado
    with args -log AES_wiring_SubBytes_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AES_wiring_SubBytes_0_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source AES_wiring_SubBytes_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 485.535 ; gain = 199.711
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/AMDSOFT/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: AES_wiring_SubBytes_0_0
Command: synth_design -top AES_wiring_SubBytes_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12976
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 931.535 ; gain = 406.500
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AES_wiring_SubBytes_0_0' [d:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.gen/sources_1/bd/AES_wiring/ip/AES_wiring_SubBytes_0_0/synth/AES_wiring_SubBytes_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'SubBytes' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/SubBytes.vhd:14]
INFO: [Synth 8-3491] module 'S_box' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/S_box.vhd:5' bound to instance 'Sb' of component 'S_box' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/SubBytes.vhd:23]
INFO: [Synth 8-638] synthesizing module 'S_box' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/S_box.vhd:10]
INFO: [Synth 8-226] default block is never used [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/S_box.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'S_box' (0#1) [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/S_box.vhd:10]
INFO: [Synth 8-3491] module 'S_box' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/S_box.vhd:5' bound to instance 'Sb' of component 'S_box' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/SubBytes.vhd:23]
INFO: [Synth 8-3491] module 'S_box' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/S_box.vhd:5' bound to instance 'Sb' of component 'S_box' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/SubBytes.vhd:23]
INFO: [Synth 8-3491] module 'S_box' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/S_box.vhd:5' bound to instance 'Sb' of component 'S_box' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/SubBytes.vhd:23]
INFO: [Synth 8-3491] module 'S_box' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/S_box.vhd:5' bound to instance 'Sb' of component 'S_box' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/SubBytes.vhd:23]
INFO: [Synth 8-3491] module 'S_box' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/S_box.vhd:5' bound to instance 'Sb' of component 'S_box' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/SubBytes.vhd:23]
INFO: [Synth 8-3491] module 'S_box' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/S_box.vhd:5' bound to instance 'Sb' of component 'S_box' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/SubBytes.vhd:23]
INFO: [Synth 8-3491] module 'S_box' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/S_box.vhd:5' bound to instance 'Sb' of component 'S_box' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/SubBytes.vhd:23]
INFO: [Synth 8-3491] module 'S_box' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/S_box.vhd:5' bound to instance 'Sb' of component 'S_box' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/SubBytes.vhd:23]
INFO: [Synth 8-3491] module 'S_box' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/S_box.vhd:5' bound to instance 'Sb' of component 'S_box' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/SubBytes.vhd:23]
INFO: [Synth 8-3491] module 'S_box' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/S_box.vhd:5' bound to instance 'Sb' of component 'S_box' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/SubBytes.vhd:23]
INFO: [Synth 8-3491] module 'S_box' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/S_box.vhd:5' bound to instance 'Sb' of component 'S_box' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/SubBytes.vhd:23]
INFO: [Synth 8-3491] module 'S_box' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/S_box.vhd:5' bound to instance 'Sb' of component 'S_box' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/SubBytes.vhd:23]
INFO: [Synth 8-3491] module 'S_box' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/S_box.vhd:5' bound to instance 'Sb' of component 'S_box' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/SubBytes.vhd:23]
INFO: [Synth 8-3491] module 'S_box' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/S_box.vhd:5' bound to instance 'Sb' of component 'S_box' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/SubBytes.vhd:23]
INFO: [Synth 8-3491] module 'S_box' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/S_box.vhd:5' bound to instance 'Sb' of component 'S_box' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/SubBytes.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'SubBytes' (0#1) [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/SubBytes.vhd:14]
INFO: [Synth 8-6155] done synthesizing module 'AES_wiring_SubBytes_0_0' (0#1) [d:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.gen/sources_1/bd/AES_wiring/ip/AES_wiring_SubBytes_0_0/synth/AES_wiring_SubBytes_0_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1022.820 ; gain = 497.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1022.820 ; gain = 497.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1022.820 ; gain = 497.785
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1022.820 ; gain = 497.785
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1218.648 ; gain = 693.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------------+----------------------------+---------------+----------------+
|Module Name             | RTL Object                 | Depth x Width | Implemented As | 
+------------------------+----------------------------+---------------+----------------+
|S_box                   | byte_out                   | 256x8         | LUT            | 
|AES_wiring_SubBytes_0_0 | inst/SBoxs[0].Sb/byte_out  | 256x8         | LUT            | 
|AES_wiring_SubBytes_0_0 | inst/SBoxs[1].Sb/byte_out  | 256x8         | LUT            | 
|AES_wiring_SubBytes_0_0 | inst/SBoxs[2].Sb/byte_out  | 256x8         | LUT            | 
|AES_wiring_SubBytes_0_0 | inst/SBoxs[3].Sb/byte_out  | 256x8         | LUT            | 
|AES_wiring_SubBytes_0_0 | inst/SBoxs[4].Sb/byte_out  | 256x8         | LUT            | 
|AES_wiring_SubBytes_0_0 | inst/SBoxs[5].Sb/byte_out  | 256x8         | LUT            | 
|AES_wiring_SubBytes_0_0 | inst/SBoxs[6].Sb/byte_out  | 256x8         | LUT            | 
|AES_wiring_SubBytes_0_0 | inst/SBoxs[7].Sb/byte_out  | 256x8         | LUT            | 
|AES_wiring_SubBytes_0_0 | inst/SBoxs[8].Sb/byte_out  | 256x8         | LUT            | 
|AES_wiring_SubBytes_0_0 | inst/SBoxs[9].Sb/byte_out  | 256x8         | LUT            | 
|AES_wiring_SubBytes_0_0 | inst/SBoxs[10].Sb/byte_out | 256x8         | LUT            | 
|AES_wiring_SubBytes_0_0 | inst/SBoxs[11].Sb/byte_out | 256x8         | LUT            | 
|AES_wiring_SubBytes_0_0 | inst/SBoxs[12].Sb/byte_out | 256x8         | LUT            | 
|AES_wiring_SubBytes_0_0 | inst/SBoxs[13].Sb/byte_out | 256x8         | LUT            | 
|AES_wiring_SubBytes_0_0 | inst/SBoxs[14].Sb/byte_out | 256x8         | LUT            | 
|AES_wiring_SubBytes_0_0 | inst/SBoxs[15].Sb/byte_out | 256x8         | LUT            | 
+------------------------+----------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1218.648 ; gain = 693.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1218.648 ; gain = 693.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1218.648 ; gain = 693.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1218.648 ; gain = 693.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1218.648 ; gain = 693.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1218.648 ; gain = 693.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1218.648 ; gain = 693.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1218.648 ; gain = 693.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT6 |   640|
+------+-----+------+

Report Instance Areas: 
+------+-------------------+---------+------+
|      |Instance           |Module   |Cells |
+------+-------------------+---------+------+
|1     |top                |         |   640|
|2     |  inst             |SubBytes |   640|
|3     |    \SBoxs[0].Sb   |S_box    |    40|
|4     |    \SBoxs[10].Sb  |S_box_0  |    40|
|5     |    \SBoxs[11].Sb  |S_box_1  |    40|
|6     |    \SBoxs[12].Sb  |S_box_2  |    40|
|7     |    \SBoxs[13].Sb  |S_box_3  |    40|
|8     |    \SBoxs[14].Sb  |S_box_4  |    40|
|9     |    \SBoxs[15].Sb  |S_box_5  |    40|
|10    |    \SBoxs[1].Sb   |S_box_6  |    40|
|11    |    \SBoxs[2].Sb   |S_box_7  |    40|
|12    |    \SBoxs[3].Sb   |S_box_8  |    40|
|13    |    \SBoxs[4].Sb   |S_box_9  |    40|
|14    |    \SBoxs[5].Sb   |S_box_10 |    40|
|15    |    \SBoxs[6].Sb   |S_box_11 |    40|
|16    |    \SBoxs[7].Sb   |S_box_12 |    40|
|17    |    \SBoxs[8].Sb   |S_box_13 |    40|
|18    |    \SBoxs[9].Sb   |S_box_14 |    40|
+------+-------------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1218.648 ; gain = 693.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1218.648 ; gain = 693.613
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1218.648 ; gain = 693.613
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1229.188 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1314.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: edbcbd37
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1314.398 ; gain = 796.484
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.runs/AES_wiring_SubBytes_0_0_synth_1/AES_wiring_SubBytes_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1647.926 ; gain = 333.527
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP AES_wiring_SubBytes_0_0, cache-ID = 891489c95462a08b
INFO: [Coretcl 2-1174] Renamed 17 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.runs/AES_wiring_SubBytes_0_0_synth_1/AES_wiring_SubBytes_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AES_wiring_SubBytes_0_0_utilization_synth.rpt -pb AES_wiring_SubBytes_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 16 16:43:55 2023...
