<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SURF: mapping Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SURF
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classMasterAxiLiteIpIntegrator_1_1mapping.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Attributes">Attributes</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle">
<div class="title">mapping Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:add29f2d1af66c1779932100120202d9f"><td class="memItemLeft" align="right" valign="top"><a id="add29f2d1af66c1779932100120202d9f"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#add29f2d1af66c1779932100120202d9f">M_AXI_ReadMaster</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteReadMasterType</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LITE_READ_MASTER_INIT_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa2130e9c8735320b65cc1125e667ca5f"><td class="memItemLeft" align="right" valign="top"><a id="aa2130e9c8735320b65cc1125e667ca5f"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#aa2130e9c8735320b65cc1125e667ca5f">M_AXI_ReadSlave</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteReadSlaveType</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LITE_READ_SLAVE_INIT_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a48c8416cf707fdf02e432df389b3fe20"><td class="memItemLeft" align="right" valign="top"><a id="a48c8416cf707fdf02e432df389b3fe20"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a48c8416cf707fdf02e432df389b3fe20">M_AXI_WriteMaster</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteWriteMasterType</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LITE_WRITE_MASTER_INIT_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1e23c00150d187b1df6adf407cc6a674"><td class="memItemLeft" align="right" valign="top"><a id="a1e23c00150d187b1df6adf407cc6a674"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a1e23c00150d187b1df6adf407cc6a674">M_AXI_WriteSlave</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteWriteSlaveType</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LITE_WRITE_SLAVE_INIT_C</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Attributes"></a>
Attributes</h2></td></tr>
 <tr class="memitem:aebfa153a20b52acba2dd237cdd347b59"><td class="memItemLeft" align="right" valign="top"><a id="aebfa153a20b52acba2dd237cdd347b59"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#aebfa153a20b52acba2dd237cdd347b59">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">string</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abf60fc0ffd2582b8f580330e90b480c0"><td class="memItemLeft" align="right" valign="top"><a id="abf60fc0ffd2582b8f580330e90b480c0"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#abf60fc0ffd2582b8f580330e90b480c0">X_INTERFACE_PARAMETER</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">string</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8019cd6c2bc0493b782fcec816742194"><td class="memItemLeft" align="right" valign="top"><a id="a8019cd6c2bc0493b782fcec816742194"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a8019cd6c2bc0493b782fcec816742194">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">M_AXI_RREADY</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  RREADY &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1c292f0cecb5104f0b8e836f73c49556"><td class="memItemLeft" align="right" valign="top"><a id="a1c292f0cecb5104f0b8e836f73c49556"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a1c292f0cecb5104f0b8e836f73c49556">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">M_AXI_RVALID</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  RVALID &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa735adfc2a673ab92c27b8f2dc16ecff"><td class="memItemLeft" align="right" valign="top"><a id="aa735adfc2a673ab92c27b8f2dc16ecff"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#aa735adfc2a673ab92c27b8f2dc16ecff">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">M_AXI_RRESP</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  RRESP &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4ec40609ea6a23adc9232b30e2ca759b"><td class="memItemLeft" align="right" valign="top"><a id="a4ec40609ea6a23adc9232b30e2ca759b"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a4ec40609ea6a23adc9232b30e2ca759b">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">M_AXI_RDATA</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  RDATA &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac851e633540f100d2dd485bd3c9a2daf"><td class="memItemLeft" align="right" valign="top"><a id="ac851e633540f100d2dd485bd3c9a2daf"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#ac851e633540f100d2dd485bd3c9a2daf">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">M_AXI_ARREADY</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  ARREADY &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aceb54c7eee1d5d018712ebec003ef86b"><td class="memItemLeft" align="right" valign="top"><a id="aceb54c7eee1d5d018712ebec003ef86b"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#aceb54c7eee1d5d018712ebec003ef86b">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">M_AXI_ARVALID</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  ARVALID &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab676a8e41d1b958d1736fc3866f4bd53"><td class="memItemLeft" align="right" valign="top"><a id="ab676a8e41d1b958d1736fc3866f4bd53"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#ab676a8e41d1b958d1736fc3866f4bd53">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">M_AXI_ARADDR</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  ARADDR &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a96e5c28a3a747199e9de3ae0b159f2cc"><td class="memItemLeft" align="right" valign="top"><a id="a96e5c28a3a747199e9de3ae0b159f2cc"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a96e5c28a3a747199e9de3ae0b159f2cc">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">M_AXI_ARPROT</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  ARPROT &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a34c173782c05364306f48c63f3456b60"><td class="memItemLeft" align="right" valign="top"><a id="a34c173782c05364306f48c63f3456b60"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a34c173782c05364306f48c63f3456b60">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">M_AXI_BREADY</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  BREADY &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:adc4433a94a453a12ad7719b8397de64d"><td class="memItemLeft" align="right" valign="top"><a id="adc4433a94a453a12ad7719b8397de64d"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#adc4433a94a453a12ad7719b8397de64d">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">M_AXI_BVALID</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  BVALID &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3dea959cc286f467d9451aafca1298cf"><td class="memItemLeft" align="right" valign="top"><a id="a3dea959cc286f467d9451aafca1298cf"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a3dea959cc286f467d9451aafca1298cf">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">M_AXI_BRESP</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  BRESP &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abf189419f5be6b38571239f907730e1c"><td class="memItemLeft" align="right" valign="top"><a id="abf189419f5be6b38571239f907730e1c"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#abf189419f5be6b38571239f907730e1c">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">M_AXI_WREADY</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  WREADY &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2fefd555b7f5b9113127f6090925db08"><td class="memItemLeft" align="right" valign="top"><a id="a2fefd555b7f5b9113127f6090925db08"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a2fefd555b7f5b9113127f6090925db08">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">M_AXI_WVALID</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  WVALID &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad14da7a85afe2542bc6a7e0e5d662f64"><td class="memItemLeft" align="right" valign="top"><a id="ad14da7a85afe2542bc6a7e0e5d662f64"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#ad14da7a85afe2542bc6a7e0e5d662f64">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">M_AXI_WDATA</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  WDATA &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa700a1f8c5aad8153516e468d39d6b94"><td class="memItemLeft" align="right" valign="top"><a id="aa700a1f8c5aad8153516e468d39d6b94"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#aa700a1f8c5aad8153516e468d39d6b94">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">M_AXI_WSTRB</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  WSTRB &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af215c42d05e4f0b9dbaa2b3ff07813f4"><td class="memItemLeft" align="right" valign="top"><a id="af215c42d05e4f0b9dbaa2b3ff07813f4"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#af215c42d05e4f0b9dbaa2b3ff07813f4">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">M_AXI_AWREADY</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  AWREADY &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0027a8803e4fba98fd794aee83488ac3"><td class="memItemLeft" align="right" valign="top"><a id="a0027a8803e4fba98fd794aee83488ac3"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a0027a8803e4fba98fd794aee83488ac3">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">M_AXI_AWVALID</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  AWVALID &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6b0422e203936ebd319e8da482276a9a"><td class="memItemLeft" align="right" valign="top"><a id="a6b0422e203936ebd319e8da482276a9a"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a6b0422e203936ebd319e8da482276a9a">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">M_AXI_AWPROT</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  AWPROT &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ada4e42d5a80d88e4a9c7cdf2eb5480ea"><td class="memItemLeft" align="right" valign="top"><a id="ada4e42d5a80d88e4a9c7cdf2eb5480ea"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#ada4e42d5a80d88e4a9c7cdf2eb5480ea">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">M_AXI_AWADDR</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : aximm : 1.0 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot;  AWADDR &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6e2d49d63aa2fd0c369a1b1a929b90aa"><td class="memItemLeft" align="right" valign="top"><a id="a6e2d49d63aa2fd0c369a1b1a929b90aa"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a6e2d49d63aa2fd0c369a1b1a929b90aa">X_INTERFACE_PARAMETER</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">M_AXI_AWADDR</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; XIL_INTERFACENAME &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; PROTOCOL AXI4LITE ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; DATA_WIDTH 32 ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; HAS_PROT &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlkeyword">image</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">HAS_PROT</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; HAS_WSTRB &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlkeyword">image</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">HAS_WSTRB</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; MAX_BURST_LENGTH 1 ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ADDR_WIDTH &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlkeyword">image</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_WIDTH</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; FREQ_HZ &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlkeyword">image</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">FREQ_HZ</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af258ea02f999dd53735283cb183fb451"><td class="memItemLeft" align="right" valign="top"><a id="af258ea02f999dd53735283cb183fb451"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#af258ea02f999dd53735283cb183fb451">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">M_AXI_ARESETN</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : signal : reset : 1.0 RST. &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; _ARESETN RST &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a95dba9e85c5c6736491c8e43ea6bb1bb"><td class="memItemLeft" align="right" valign="top"><a id="a95dba9e85c5c6736491c8e43ea6bb1bb"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a95dba9e85c5c6736491c8e43ea6bb1bb">X_INTERFACE_PARAMETER</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">M_AXI_ARESETN</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; XIL_INTERFACENAME RST. &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; _ARESETN ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; POLARITY ACTIVE_LOW &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad4d6f944c67d38862b2804b5ae9a442e"><td class="memItemLeft" align="right" valign="top"><a id="ad4d6f944c67d38862b2804b5ae9a442e"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#ad4d6f944c67d38862b2804b5ae9a442e">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">M_AXI_ACLK</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : signal : clock : 1.0 CLK. &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; _ACLK CLK &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:acd0612942604a5903fc4ea0c1518f9fc"><td class="memItemLeft" align="right" valign="top"><a id="acd0612942604a5903fc4ea0c1518f9fc"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#acd0612942604a5903fc4ea0c1518f9fc">X_INTERFACE_PARAMETER</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">M_AXI_ACLK</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; XIL_INTERFACENAME CLK. &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; _ACLK ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ASSOCIATED_BUSIF &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ASSOCIATED_RESET &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">INTERFACENAME</span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; _ARESETN ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; FREQ_HZ &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlkeyword">image</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">FREQ_HZ</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:a6a6f7fa76563fff872b11b808a48227c"><td class="memItemLeft" align="right" valign="top"><a id="a6a6f7fa76563fff872b11b808a48227c"></a>
<a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html#a6a6f7fa76563fff872b11b808a48227c">u_rstsync</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>RstSync</b>  <em><a class="el" href="classRstSync.html">&lt;Entity RstSync&gt;</a></em></td></tr>
</table>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>axi/axi-lite/ip_integrator/MasterAxiLiteIpIntegrator.vhd</li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classMasterAxiLiteIpIntegrator.html">MasterAxiLiteIpIntegrator</a></li><li class="navelem"><a class="el" href="classMasterAxiLiteIpIntegrator_1_1mapping.html">mapping</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
