# top_level.fdo: Top Level Function simulation file
# Copyright (C) 2007 CESNET
# Author: Petr Kobiersky <xkobie00@stud.fit.vutbr.cz>
#
# This program is free software; you can redistribute it and/or
# modify it under the terms of the OpenIPCore Hardware General Public
# License as published by the OpenIPCore Organization; either version
# 0.20-15092000 of the License, or (at your option) any later version.
#
# This program is distributed in the hope that it will be useful, but
# WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# OpenIPCore Hardware General Public License for more details.
#
# You should have received a copy of the OpenIPCore Hardware Public
# License along with this program; if not, download it from
# OpenCores.org (http://www.opencores.org/OIPC/OHGPL.shtml).
#
# $Id: top_level.fdo 285 2007-08-25 15:51:58Z xkobie00 $
#

# For whole design testing
set FIRMWARE_BASE      "../../../.."
set CLKGEN_BASE        "$FIRMWARE_BASE/comp/base/misc/clk_gen"
set IB_SIM_BASE        "$FIRMWARE_BASE/comp/ics/internal_bus/comp/ib_sim"
set ICS_TEST_APP_BASE  "$FIRMWARE_BASE/comp/ics/test"

set TB_FILE           "./testbench.vhd"
set SIG_FILE          "./signals_sig.fdo"

set SIM_COMPONENTS [list [list "CLKGEN"       $CLKGEN_BASE       "FULL"] \
                         [list "IB_SIM"       $IB_SIM_BASE       "FULL"] \
                         [list "ICS_TEST_APP" $ICS_TEST_APP_BASE "FULL"]]

set MOD $FIRMWARE_BASE/comp/ics/test/synth/top_level.vhd

set COMPONENTS $SIM_COMPONENTS


# Global include file for compilation
source "$FIRMWARE_BASE/build/Modelsim.inc.fdo"

# Suppress warnings from arithm library
puts "Std Arith Warnings - Disabled"
set  StdArithNoWarnings 1

# File with signals
source $SIG_FILE
