

================================================================
== Vivado HLS Report for 'imGreyNormalization'
================================================================
* Date:           Wed Dec 16 08:39:51 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        Task_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.72|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |   10|  84964810|   10|  84964810|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+----------+-----------+-----------+-----------+----------+----------+
        |          |     Latency    | Iteration |  Initiation Interval  |   Trip   |          |
        | Loop Name| min |    max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +----------+-----+----------+-----------+-----------+-----------+----------+----------+
        |- L22     |    0|   5762400|  2 ~ 4802 |          -|          -| 0 ~ 1200 |    no    |
        | + L33    |    0|      4800|          4|          -|          -| 0 ~ 1200 |    no    |
        |- L44     |    0|  79202400| 2 ~ 66002 |          -|          -| 0 ~ 1200 |    no    |
        | + L55    |    0|     66000|         55|          -|          -| 0 ~ 1200 |    no    |
        +----------+-----+----------+-----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1194|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      7|    4068|   5452|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    478|
|Register         |        -|      -|     967|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      7|    5035|   7124|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|       4|     13|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+------+------+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------+----------------------+---------+-------+------+------+
    |imTemplateMatchinbkb_x_U10  |imTemplateMatchinbkb  |        0|      3|   445|  1149|
    |imTemplateMatchindEe_x_U12  |imTemplateMatchindEe  |        0|      0|   412|   645|
    |imTemplateMatchineOg_U11    |imTemplateMatchineOg  |        0|      0|  3211|  3658|
    |imTemplateMatchinfYi_U13    |imTemplateMatchinfYi  |        0|      4|     0|     0|
    +----------------------------+----------------------+---------+-------+------+------+
    |Total                       |                      |        0|      7|  4068|  5452|
    +----------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |col_2_fu_270_p2        |     +    |      0|  0|   31|          31|           1|
    |col_3_fu_382_p2        |     +    |      0|  0|   31|          31|           1|
    |next_mul3_fu_352_p2    |     +    |      0|  0|   42|          11|          42|
    |next_mul_fu_233_p2     |     +    |      0|  0|   42|          11|          42|
    |row_2_fu_248_p2        |     +    |      0|  0|   31|           1|          31|
    |row_3_fu_367_p2        |     +    |      0|  0|   31|           1|          31|
    |sh_assign_fu_468_p2    |     +    |      0|  0|   12|          11|          12|
    |tmp_16_fu_392_p2       |     +    |      0|  0|   22|          22|          22|
    |tmp_6_fu_280_p2        |     +    |      0|  0|   22|          22|          22|
    |p_Val2_i_i_fu_554_p2   |     -    |      0|  0|   32|           1|          32|
    |tmp_12_fu_410_p2       |     -    |      0|  0|   32|          32|          32|
    |tmp_13_fu_421_p2       |     -    |      0|  0|   32|          32|          32|
    |tmp_2_fu_254_p2        |     -    |      0|  0|   32|          32|          32|
    |tmp_i_i_13_fu_482_p2   |     -    |      0|  0|   11|          10|          11|
    |tmp_4_fu_265_p2        |   icmp   |      0|  0|   11|          32|          32|
    |tmp_5_fu_362_p2        |   icmp   |      0|  0|   11|          32|          32|
    |tmp_7_fu_324_p2        |   icmp   |      0|  0|   11|          32|          32|
    |tmp_8_fu_302_p2        |   icmp   |      0|  0|   11|          32|          32|
    |tmp_9_fu_377_p2        |   icmp   |      0|  0|   11|          32|          32|
    |tmp_fu_243_p2          |   icmp   |      0|  0|   11|          32|          32|
    |tmp_67_i_i_fu_512_p2   |   lshr   |      0|  0|  157|          53|          53|
    |max_4_fu_330_p3        |  select  |      0|  0|   32|           1|          32|
    |max_6_max_1_fu_312_p3  |  select  |      0|  0|   31|           1|          31|
    |p_Val2_4_fu_546_p3     |  select  |      0|  0|   32|           1|          32|
    |p_Val2_s_fu_559_p3     |  select  |      0|  0|   32|           1|          32|
    |sh_assign_1_fu_492_p3  |  select  |      0|  0|   12|           1|          12|
    |tmp_68_i_i_fu_518_p2   |    shl   |      0|  0|  429|         136|         136|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |      0|  0| 1194|         634|         863|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm         |  154|         71|    1|         71|
    |col_1_reg_182     |   31|          2|   31|         62|
    |col_reg_149       |   31|          2|   31|         62|
    |grp_fu_202_p0     |   32|          3|   32|         96|
    |imINPUT_address0  |   21|          5|   21|        105|
    |max_1_fu_78       |   32|          2|   32|         64|
    |max_fu_82         |   31|          2|   31|         62|
    |phi_mul2_reg_171  |   42|          2|   42|         84|
    |phi_mul_reg_138   |   42|          2|   42|         84|
    |row_1_reg_160     |   31|          2|   31|         62|
    |row_reg_127       |   31|          2|   31|         62|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  478|         95|  325|        814|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  70|   0|   70|          0|
    |col_1_reg_182            |  31|   0|   31|          0|
    |col_2_reg_628            |  31|   0|   31|          0|
    |col_3_reg_664            |  31|   0|   31|          0|
    |col_reg_149              |  31|   0|   31|          0|
    |imOUTPUT_addr_1_reg_669  |  21|   0|   21|          0|
    |max_1_fu_78              |  32|   0|   32|          0|
    |max_fu_82                |  31|   0|   32|          1|
    |next_mul3_reg_648        |  42|   0|   42|          0|
    |next_mul_reg_607         |  42|   0|   42|          0|
    |p_Result_s_reg_700       |   1|   0|    1|          0|
    |p_Val2_4_reg_705         |  32|   0|   32|          0|
    |p_Val2_s_reg_711         |  32|   0|   32|          0|
    |phi_mul2_reg_171         |  42|   0|   42|          0|
    |phi_mul_reg_138          |  42|   0|   42|          0|
    |row_1_reg_160            |  31|   0|   31|          0|
    |row_2_reg_615            |  31|   0|   31|          0|
    |row_3_reg_656            |  31|   0|   31|          0|
    |row_reg_127              |  31|   0|   31|          0|
    |tmp_12_reg_674           |  32|   0|   32|          0|
    |tmp_14_reg_685           |  64|   0|   64|          0|
    |tmp_15_reg_690           |  64|   0|   64|          0|
    |tmp_22_reg_602           |  22|   0|   22|          0|
    |tmp_24_reg_643           |  22|   0|   22|          0|
    |tmp_3_reg_638            |  64|   0|   64|          0|
    |x_assign_reg_695         |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 967|   0|  968|          1|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------+-----+-----+------------+---------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | imGreyNormalization | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | imGreyNormalization | return value |
|ap_start          |  in |    1| ap_ctrl_hs | imGreyNormalization | return value |
|ap_done           | out |    1| ap_ctrl_hs | imGreyNormalization | return value |
|ap_idle           | out |    1| ap_ctrl_hs | imGreyNormalization | return value |
|ap_ready          | out |    1| ap_ctrl_hs | imGreyNormalization | return value |
|imINPUT_address0  | out |   21|  ap_memory |       imINPUT       |     array    |
|imINPUT_ce0       | out |    1|  ap_memory |       imINPUT       |     array    |
|imINPUT_we0       | out |    1|  ap_memory |       imINPUT       |     array    |
|imINPUT_d0        | out |   32|  ap_memory |       imINPUT       |     array    |
|imINPUT_q0        |  in |   32|  ap_memory |       imINPUT       |     array    |
|imHeight          |  in |   32|   ap_none  |       imHeight      |    scalar    |
|imWidth           |  in |   32|   ap_none  |       imWidth       |    scalar    |
+------------------+-----+-----+------------+---------------------+--------------+

