set_min_delay 30 -rise -from clk1 -through and1 -rise_to port2 -ignore_clock_latency -probe -reset_path
