#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Dec  4 10:38:33 2016
# Process ID: 31429
# Log file: /home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 768 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0.xdc] for cell 'design_1_i/hier_bram_0/axi_cdma_0/U0'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0.xdc] for cell 'design_1_i/hier_bram_0/axi_cdma_0/U0'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_2/design_1_axi_cdma_0_2.xdc] for cell 'design_1_i/hier_bram_1/axi_cdma_0/U0'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_2/design_1_axi_cdma_0_2.xdc] for cell 'design_1_i/hier_bram_1/axi_cdma_0/U0'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_3/design_1_axi_cdma_0_3.xdc] for cell 'design_1_i/hier_bram_2/axi_cdma_0/U0'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_3/design_1_axi_cdma_0_3.xdc] for cell 'design_1_i/hier_bram_2/axi_cdma_0/U0'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_1/design_1_axi_cdma_0_1.xdc] for cell 'design_1_i/hier_bram_3/axi_cdma_0/U0'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_1/design_1_axi_cdma_0_1.xdc] for cell 'design_1_i/hier_bram_3/axi_cdma_0/U0'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/hier_bram_0/axi_mem_intercon/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/hier_bram_0/axi_mem_intercon/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/hier_bram_0/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/hier_bram_0/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/hier_bram_1/axi_mem_intercon/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/hier_bram_1/axi_mem_intercon/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/hier_bram_1/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/hier_bram_1/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc] for cell 'design_1_i/hier_bram_2/axi_mem_intercon/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc] for cell 'design_1_i/hier_bram_2/axi_mem_intercon/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/hier_bram_2/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/hier_bram_2/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_clocks.xdc] for cell 'design_1_i/hier_bram_3/axi_mem_intercon/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_clocks.xdc] for cell 'design_1_i/hier_bram_3/axi_mem_intercon/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/hier_bram_3/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/hier_bram_3/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 56 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances

link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1357.020 ; gain = 422.902 ; free physical = 1716 ; free virtual = 5102
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -126 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1373.035 ; gain = 7.012 ; free physical = 1712 ; free virtual = 5098
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1417014bc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1879.543 ; gain = 0.000 ; free physical = 1296 ; free virtual = 4683

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 294 cells.
Phase 2 Constant Propagation | Checksum: ca3ad9dd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1879.543 ; gain = 0.000 ; free physical = 1295 ; free virtual = 4681

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/obj_detector_0/inst/obj_detector_fadd_32ns_32ns_32_5_full_dsp_U1/obj_detector_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/obj_detector_0/inst/obj_detector_fadd_32ns_32ns_32_5_full_dsp_U2/obj_detector_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/obj_detector_0/inst/obj_detector_fadd_32ns_32ns_32_5_full_dsp_U3/obj_detector_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/obj_detector_0/inst/obj_detector_fadd_32ns_32ns_32_5_full_dsp_U4/obj_detector_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/obj_detector_0/inst/obj_detector_fadd_32ns_32ns_32_5_full_dsp_U5/obj_detector_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
INFO: [Opt 31-12] Eliminated 4941 unconnected nets.
INFO: [Opt 31-11] Eliminated 1636 unconnected cells.
Phase 3 Sweep | Checksum: d2133f7c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1879.543 ; gain = 0.000 ; free physical = 1295 ; free virtual = 4681

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1879.543 ; gain = 0.000 ; free physical = 1295 ; free virtual = 4681
Ending Logic Optimization Task | Checksum: d2133f7c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1879.543 ; gain = 0.000 ; free physical = 1295 ; free virtual = 4681
Implement Debug Cores | Checksum: d94571ff
Logic Optimization | Checksum: d94571ff

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 16 BRAM(s) out of a total of 105 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 210
Ending PowerOpt Patch Enables Task | Checksum: d2133f7c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2076.738 ; gain = 0.000 ; free physical = 1041 ; free virtual = 4427
Ending Power Optimization Task | Checksum: d2133f7c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2076.738 ; gain = 197.195 ; free physical = 1041 ; free virtual = 4427
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:12 . Memory (MB): peak = 2076.738 ; gain = 719.719 ; free physical = 1041 ; free virtual = 4427
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2108.754 ; gain = 0.000 ; free physical = 1039 ; free virtual = 4428
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2108.754 ; gain = 32.016 ; free physical = 1027 ; free virtual = 4425
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -126 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: cb317bed

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2108.758 ; gain = 0.000 ; free physical = 1014 ; free virtual = 4420

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2108.758 ; gain = 0.000 ; free physical = 1014 ; free virtual = 4420
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2108.758 ; gain = 0.000 ; free physical = 1014 ; free virtual = 4420

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 4589089f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2108.758 ; gain = 0.000 ; free physical = 1014 ; free virtual = 4420
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 4589089f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2108.758 ; gain = 0.000 ; free physical = 1013 ; free virtual = 4420

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 4589089f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2108.758 ; gain = 0.000 ; free physical = 1013 ; free virtual = 4420

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: da62e959

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2108.758 ; gain = 0.000 ; free physical = 1013 ; free virtual = 4420
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 147726e5b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2108.758 ; gain = 0.000 ; free physical = 1013 ; free virtual = 4420

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1fe2d6fcd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2108.758 ; gain = 0.000 ; free physical = 1013 ; free virtual = 4420
Phase 2.2.1 Place Init Design | Checksum: 27a19d50d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 2189.855 ; gain = 81.098 ; free physical = 933 ; free virtual = 4340
Phase 2.2 Build Placer Netlist Model | Checksum: 27a19d50d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 2189.855 ; gain = 81.098 ; free physical = 933 ; free virtual = 4340

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 27a19d50d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 2189.855 ; gain = 81.098 ; free physical = 933 ; free virtual = 4340
Phase 2.3 Constrain Clocks/Macros | Checksum: 27a19d50d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 2189.855 ; gain = 81.098 ; free physical = 933 ; free virtual = 4340
Phase 2 Placer Initialization | Checksum: 27a19d50d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 2189.855 ; gain = 81.098 ; free physical = 933 ; free virtual = 4340

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1a6c1f65b

Time (s): cpu = 00:02:27 ; elapsed = 00:01:16 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 840 ; free virtual = 4247

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1a6c1f65b

Time (s): cpu = 00:02:28 ; elapsed = 00:01:16 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 840 ; free virtual = 4247

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 23d54e33c

Time (s): cpu = 00:02:57 ; elapsed = 00:01:27 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 840 ; free virtual = 4247

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 2582f1226

Time (s): cpu = 00:02:59 ; elapsed = 00:01:28 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 840 ; free virtual = 4247

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 2582f1226

Time (s): cpu = 00:02:59 ; elapsed = 00:01:28 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 840 ; free virtual = 4247

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1d7fd39b3

Time (s): cpu = 00:03:10 ; elapsed = 00:01:31 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 840 ; free virtual = 4247

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 23bb08f46

Time (s): cpu = 00:03:11 ; elapsed = 00:01:32 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 840 ; free virtual = 4247

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1eb191d4f

Time (s): cpu = 00:03:46 ; elapsed = 00:01:52 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 839 ; free virtual = 4246
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1eb191d4f

Time (s): cpu = 00:03:46 ; elapsed = 00:01:52 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 839 ; free virtual = 4246

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1eb191d4f

Time (s): cpu = 00:03:47 ; elapsed = 00:01:53 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 839 ; free virtual = 4246

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1eb191d4f

Time (s): cpu = 00:03:47 ; elapsed = 00:01:53 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 839 ; free virtual = 4246
Phase 4.6 Small Shape Detail Placement | Checksum: 1eb191d4f

Time (s): cpu = 00:03:47 ; elapsed = 00:01:53 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 839 ; free virtual = 4246

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1eb191d4f

Time (s): cpu = 00:03:49 ; elapsed = 00:01:55 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 839 ; free virtual = 4246
Phase 4 Detail Placement | Checksum: 1eb191d4f

Time (s): cpu = 00:03:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 839 ; free virtual = 4246

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1e88f0bc0

Time (s): cpu = 00:03:50 ; elapsed = 00:01:56 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 839 ; free virtual = 4246

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1e88f0bc0

Time (s): cpu = 00:03:50 ; elapsed = 00:01:56 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 839 ; free virtual = 4246

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 195894f8c

Time (s): cpu = 00:04:25 ; elapsed = 00:02:15 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 839 ; free virtual = 4245

Phase 5.2.2.1.2 updateTiming after Restore Best Placement
Phase 5.2.2.1.2 updateTiming after Restore Best Placement | Checksum: 195894f8c

Time (s): cpu = 00:04:25 ; elapsed = 00:02:16 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 839 ; free virtual = 4245
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.012. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 195894f8c

Time (s): cpu = 00:04:25 ; elapsed = 00:02:16 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 839 ; free virtual = 4245
Phase 5.2.2 Post Placement Optimization | Checksum: 195894f8c

Time (s): cpu = 00:04:25 ; elapsed = 00:02:16 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 839 ; free virtual = 4245
Phase 5.2 Post Commit Optimization | Checksum: 195894f8c

Time (s): cpu = 00:04:25 ; elapsed = 00:02:16 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 839 ; free virtual = 4245

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 195894f8c

Time (s): cpu = 00:04:26 ; elapsed = 00:02:16 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 839 ; free virtual = 4245

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 195894f8c

Time (s): cpu = 00:04:26 ; elapsed = 00:02:16 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 839 ; free virtual = 4245

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 195894f8c

Time (s): cpu = 00:04:26 ; elapsed = 00:02:16 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 839 ; free virtual = 4245
Phase 5.5 Placer Reporting | Checksum: 195894f8c

Time (s): cpu = 00:04:26 ; elapsed = 00:02:16 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 839 ; free virtual = 4245

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 179e9c3fc

Time (s): cpu = 00:04:26 ; elapsed = 00:02:17 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 839 ; free virtual = 4245
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 179e9c3fc

Time (s): cpu = 00:04:26 ; elapsed = 00:02:17 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 839 ; free virtual = 4245
Ending Placer Task | Checksum: d768f3ce

Time (s): cpu = 00:04:26 ; elapsed = 00:02:17 . Memory (MB): peak = 2298.465 ; gain = 189.707 ; free physical = 839 ; free virtual = 4245
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:33 ; elapsed = 00:02:27 . Memory (MB): peak = 2298.465 ; gain = 189.711 ; free physical = 839 ; free virtual = 4245
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2298.465 ; gain = 0.000 ; free physical = 779 ; free virtual = 4246
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2298.465 ; gain = 0.000 ; free physical = 822 ; free virtual = 4246
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2298.465 ; gain = 0.000 ; free physical = 821 ; free virtual = 4245
report_utilization: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:01 . Memory (MB): peak = 2298.465 ; gain = 0.000 ; free physical = 820 ; free virtual = 4244
report_control_sets: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2298.465 ; gain = 0.000 ; free physical = 819 ; free virtual = 4244
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -126 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12982f63c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2298.465 ; gain = 0.000 ; free physical = 820 ; free virtual = 4244

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12982f63c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2298.465 ; gain = 0.000 ; free physical = 820 ; free virtual = 4244

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12982f63c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 2298.465 ; gain = 0.000 ; free physical = 820 ; free virtual = 4244
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1ac6d9b40

Time (s): cpu = 00:01:15 ; elapsed = 00:00:39 . Memory (MB): peak = 2298.465 ; gain = 0.000 ; free physical = 819 ; free virtual = 4244
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.134  | TNS=0.000  | WHS=-0.354 | THS=-473.383|

Phase 2 Router Initialization | Checksum: 12899b6c4

Time (s): cpu = 00:01:33 ; elapsed = 00:00:45 . Memory (MB): peak = 2298.465 ; gain = 0.000 ; free physical = 820 ; free virtual = 4244

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b2063f43

Time (s): cpu = 00:02:25 ; elapsed = 00:00:59 . Memory (MB): peak = 2298.465 ; gain = 0.000 ; free physical = 800 ; free virtual = 4225

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 26663
 Number of Nodes with overlaps = 9095
 Number of Nodes with overlaps = 3278
 Number of Nodes with overlaps = 1391
 Number of Nodes with overlaps = 661
 Number of Nodes with overlaps = 408
 Number of Nodes with overlaps = 212
 Number of Nodes with overlaps = 138

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 146b690d4

Time (s): cpu = 00:18:32 ; elapsed = 00:06:11 . Memory (MB): peak = 2299.449 ; gain = 0.984 ; free physical = 777 ; free virtual = 4210
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.102 | TNS=-11.745| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1378a9035

Time (s): cpu = 00:18:50 ; elapsed = 00:06:17 . Memory (MB): peak = 2299.449 ; gain = 0.984 ; free physical = 777 ; free virtual = 4210

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 9246
 Number of Nodes with overlaps = 3086
 Number of Nodes with overlaps = 729
 Number of Nodes with overlaps = 172
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 160dd9948

Time (s): cpu = 00:21:23 ; elapsed = 00:07:10 . Memory (MB): peak = 2299.449 ; gain = 0.984 ; free physical = 774 ; free virtual = 4208
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.724 | TNS=-5.827 | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Fast Budgeting
Phase 4.2.2.1 Fast Budgeting | Checksum: 12d8a233d

Time (s): cpu = 00:21:26 ; elapsed = 00:07:13 . Memory (MB): peak = 2299.449 ; gain = 0.984 ; free physical = 774 ; free virtual = 4208
Phase 4.2.2 GlobIterForTiming | Checksum: 1c00fba78

Time (s): cpu = 00:21:27 ; elapsed = 00:07:14 . Memory (MB): peak = 2299.449 ; gain = 0.984 ; free physical = 774 ; free virtual = 4207
Phase 4.2 Global Iteration 1 | Checksum: 1c00fba78

Time (s): cpu = 00:21:27 ; elapsed = 00:07:14 . Memory (MB): peak = 2299.449 ; gain = 0.984 ; free physical = 774 ; free virtual = 4207

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 8665
 Number of Nodes with overlaps = 3866
 Number of Nodes with overlaps = 1067
 Number of Nodes with overlaps = 281
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
1. INT_R_X21Y12/IMUX19
Overlapping nets: 2
	design_1_i/obj_detector_0/inst/s0_20_U/obj_detector_s0_0_ram_U/s0_20_load_reg_17914[9]
	design_1_i/obj_detector_0/inst/obj_detector_fcmp_32ns_32ns_1_1_U12/obj_detector_ap_fcmp_0_no_dsp_32_u/indvar_flatten1_reg_53002
2. INT_L_X24Y9/IMUX_L9
Overlapping nets: 2
	design_1_i/obj_detector_0/inst/obj_detector_fcmp_32ns_32ns_1_1_U11/obj_detector_ap_fcmp_0_no_dsp_32_u/U0_i_376_n_9
	design_1_i/obj_detector_0/inst/obj_detector_fcmp_32ns_32ns_1_1_U11/obj_detector_ap_fcmp_0_no_dsp_32_u/U0_i_456_n_9

 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 2069968f8

Time (s): cpu = 00:25:35 ; elapsed = 00:08:59 . Memory (MB): peak = 2299.449 ; gain = 0.984 ; free physical = 772 ; free virtual = 4206
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.760 | TNS=-2.554 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1cab98fe6

Time (s): cpu = 00:25:35 ; elapsed = 00:08:59 . Memory (MB): peak = 2299.449 ; gain = 0.984 ; free physical = 772 ; free virtual = 4206
Phase 4 Rip-up And Reroute | Checksum: 1cab98fe6

Time (s): cpu = 00:25:35 ; elapsed = 00:08:59 . Memory (MB): peak = 2299.449 ; gain = 0.984 ; free physical = 772 ; free virtual = 4206

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 11a0c6001

Time (s): cpu = 00:25:44 ; elapsed = 00:09:02 . Memory (MB): peak = 2299.449 ; gain = 0.984 ; free physical = 772 ; free virtual = 4206
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.609 | TNS=-4.534 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 26b65a620

Time (s): cpu = 00:25:46 ; elapsed = 00:09:03 . Memory (MB): peak = 2299.449 ; gain = 0.984 ; free physical = 772 ; free virtual = 4206

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 26b65a620

Time (s): cpu = 00:25:46 ; elapsed = 00:09:03 . Memory (MB): peak = 2299.449 ; gain = 0.984 ; free physical = 772 ; free virtual = 4206
Phase 5 Delay and Skew Optimization | Checksum: 26b65a620

Time (s): cpu = 00:25:46 ; elapsed = 00:09:03 . Memory (MB): peak = 2299.449 ; gain = 0.984 ; free physical = 772 ; free virtual = 4206

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 232e6de72

Time (s): cpu = 00:25:54 ; elapsed = 00:09:06 . Memory (MB): peak = 2299.449 ; gain = 0.984 ; free physical = 772 ; free virtual = 4206
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.586 | TNS=-1.786 | WHS=0.003  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 290db72c8

Time (s): cpu = 00:25:55 ; elapsed = 00:09:06 . Memory (MB): peak = 2299.449 ; gain = 0.984 ; free physical = 772 ; free virtual = 4206

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 20.3014 %
  Global Horizontal Routing Utilization  = 27.0807 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 91.6667%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X42Y40 -> INT_R_X43Y41
   INT_L_X40Y38 -> INT_R_X41Y39
   INT_L_X44Y38 -> INT_R_X45Y39
   INT_L_X40Y36 -> INT_R_X41Y37
   INT_L_X46Y36 -> INT_R_X47Y37
South Dir 2x2 Area, Max Cong = 87.8378%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y20 -> INT_R_X41Y21
East Dir 4x4 Area, Max Cong = 89.8897%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X36Y26 -> INT_R_X39Y29
   INT_L_X36Y22 -> INT_R_X39Y25
   INT_L_X36Y18 -> INT_R_X39Y21
West Dir 8x8 Area, Max Cong = 86.6728%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y30 -> INT_R_X47Y37
   INT_L_X40Y22 -> INT_R_X47Y29
Phase 7 Route finalize | Checksum: 1fece09c9

Time (s): cpu = 00:25:55 ; elapsed = 00:09:06 . Memory (MB): peak = 2299.449 ; gain = 0.984 ; free physical = 772 ; free virtual = 4206

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fece09c9

Time (s): cpu = 00:25:55 ; elapsed = 00:09:07 . Memory (MB): peak = 2299.449 ; gain = 0.984 ; free physical = 772 ; free virtual = 4206

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20ce580d7

Time (s): cpu = 00:25:59 ; elapsed = 00:09:10 . Memory (MB): peak = 2299.449 ; gain = 0.984 ; free physical = 772 ; free virtual = 4206

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.586 | TNS=-1.786 | WHS=0.003  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 20ce580d7

Time (s): cpu = 00:25:59 ; elapsed = 00:09:10 . Memory (MB): peak = 2299.449 ; gain = 0.984 ; free physical = 772 ; free virtual = 4206
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:25:59 ; elapsed = 00:09:10 . Memory (MB): peak = 2299.449 ; gain = 0.984 ; free physical = 772 ; free virtual = 4206

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:26:05 ; elapsed = 00:09:15 . Memory (MB): peak = 2299.449 ; gain = 0.984 ; free physical = 772 ; free virtual = 4206
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2315.457 ; gain = 0.000 ; free physical = 694 ; free virtual = 4206
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2315.457 ; gain = 16.008 ; free physical = 752 ; free virtual = 4207
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2315.457 ; gain = 0.000 ; free physical = 749 ; free virtual = 4204
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 2315.457 ; gain = 0.000 ; free physical = 750 ; free virtual = 4205
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2339.480 ; gain = 24.023 ; free physical = 726 ; free virtual = 4182
INFO: [Common 17-206] Exiting Vivado at Sun Dec  4 10:53:10 2016...
