###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID ensc-esil-17)
#  Generated on:      Tue Apr 20 18:55:18 2021
#  Design:            ensc450
#  Command:           report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/08-route.hold.rpt
###############################################################
Path 1: MET Hold Check with Pin My_DMA/rstart_reg_reg[25]/CK 
Endpoint:   My_DMA/rstart_reg_reg[25]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[25]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[25] | CK ^         |          | 0.000 | clk         |            | 1519.193 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[25] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n327 |            |    1.752 | 0.185 |   0.185 | 
     | My_DMA/U278               |              | OAI22_X1 | 0.031 | My_DMA/n327 |       SPEF |    1.752 | 0.000 |   0.185 | 
     | My_DMA/U278               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n765 |            |    1.312 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[25] |              | DFF_X1   | 0.014 | My_DMA/n765 |       SPEF |    1.312 | 0.000 |   0.217 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin My_DMA/rstart_reg_reg[28]/CK 
Endpoint:   My_DMA/rstart_reg_reg[28]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[28]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[28] | CK ^         |          | 0.000 | clk         |            | 1519.193 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[28] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n330 |            |    1.766 | 0.185 |   0.185 | 
     | My_DMA/U281               |              | OAI22_X1 | 0.031 | My_DMA/n330 |       SPEF |    1.766 | 0.000 |   0.185 | 
     | My_DMA/U281               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n768 |            |    1.337 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[28] |              | DFF_X1   | 0.014 | My_DMA/n768 |       SPEF |    1.337 | 0.000 |   0.217 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin My_DMA/wstart_reg_reg[9]/CK 
Endpoint:   My_DMA/wstart_reg_reg[9]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[9]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[9] | CK ^         |          | 0.000 | clk         |            | 1519.193 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[9] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n241 |            |    1.766 | 0.185 |   0.185 | 
     | My_DMA/U192              |              | OAI22_X1 | 0.031 | My_DMA/n241 |       SPEF |    1.766 | 0.000 |   0.185 | 
     | My_DMA/U192              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n685 |            |    1.368 | 0.032 |   0.217 | 
     | My_DMA/wstart_reg_reg[9] |              | DFF_X1   | 0.014 | My_DMA/n685 |       SPEF |    1.368 | 0.000 |   0.217 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin My_DMA/rstart_reg_reg[26]/CK 
Endpoint:   My_DMA/rstart_reg_reg[26]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[26]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[26] | CK ^         |          | 0.000 | clk         |            | 1519.193 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[26] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n328 |            |    1.786 | 0.185 |   0.185 | 
     | My_DMA/U279               |              | OAI22_X1 | 0.032 | My_DMA/n328 |       SPEF |    1.786 | 0.000 |   0.185 | 
     | My_DMA/U279               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n766 |            |    1.322 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[26] |              | DFF_X1   | 0.014 | My_DMA/n766 |       SPEF |    1.322 | 0.000 |   0.217 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin My_DMA/wstart_reg_reg[2]/CK 
Endpoint:   My_DMA/wstart_reg_reg[2]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[2]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[2] | CK ^         |          | 0.000 | clk         |            | 1519.193 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[2] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n234 |            |    1.766 | 0.185 |   0.185 | 
     | My_DMA/U185              |              | OAI22_X1 | 0.031 | My_DMA/n234 |       SPEF |    1.766 | 0.000 |   0.185 | 
     | My_DMA/U185              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n678 |            |    1.413 | 0.032 |   0.217 | 
     | My_DMA/wstart_reg_reg[2] |              | DFF_X1   | 0.014 | My_DMA/n678 |       SPEF |    1.413 | 0.000 |   0.217 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin My_DMA/wstart_reg_reg[6]/CK 
Endpoint:   My_DMA/wstart_reg_reg[6]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[6]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[6] | CK ^         |          | 0.000 | clk         |            | 1519.193 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[6] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n238 |            |    1.796 | 0.185 |   0.185 | 
     | My_DMA/U189              |              | OAI22_X1 | 0.032 | My_DMA/n238 |       SPEF |    1.796 | 0.000 |   0.185 | 
     | My_DMA/U189              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n682 |            |    1.360 | 0.032 |   0.218 | 
     | My_DMA/wstart_reg_reg[6] |              | DFF_X1   | 0.014 | My_DMA/n682 |       SPEF |    1.360 | 0.000 |   0.218 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin My_DMA/rstart_reg_reg[18]/CK 
Endpoint:   My_DMA/rstart_reg_reg[18]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[18]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[18] | CK ^         |          | 0.000 | clk         |            | 1519.193 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[18] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n320 |            |    1.792 | 0.185 |   0.185 | 
     | My_DMA/U271               |              | OAI22_X1 | 0.032 | My_DMA/n320 |       SPEF |    1.792 | 0.000 |   0.185 | 
     | My_DMA/U271               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n758 |            |    1.364 | 0.032 |   0.218 | 
     | My_DMA/rstart_reg_reg[18] |              | DFF_X1   | 0.014 | My_DMA/n758 |       SPEF |    1.364 | 0.000 |   0.218 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin My_DMA/wstart_reg_reg[29]/CK 
Endpoint:   My_DMA/wstart_reg_reg[29]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[29]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[29] | CK ^         |          | 0.000 | clk         |            | 1519.193 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[29] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n261 |            |    1.818 | 0.185 |   0.185 | 
     | My_DMA/U212               |              | OAI22_X1 | 0.032 | My_DMA/n261 |       SPEF |    1.818 | 0.000 |   0.185 | 
     | My_DMA/U212               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n705 |            |    1.277 | 0.032 |   0.218 | 
     | My_DMA/wstart_reg_reg[29] |              | DFF_X1   | 0.014 | My_DMA/n705 |       SPEF |    1.277 | 0.000 |   0.218 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin My_DMA/rstart_reg_reg[27]/CK 
Endpoint:   My_DMA/rstart_reg_reg[27]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[27]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[27] | CK ^         |          | 0.000 | clk         |            | 1519.193 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[27] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n329 |            |    1.784 | 0.185 |   0.185 | 
     | My_DMA/U280               |              | OAI22_X1 | 0.032 | My_DMA/n329 |       SPEF |    1.784 | 0.000 |   0.185 | 
     | My_DMA/U280               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n767 |            |    1.415 | 0.033 |   0.218 | 
     | My_DMA/rstart_reg_reg[27] |              | DFF_X1   | 0.014 | My_DMA/n767 |       SPEF |    1.415 | 0.000 |   0.218 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin My_DMA/wstart_reg_reg[27]/CK 
Endpoint:   My_DMA/wstart_reg_reg[27]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[27]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[27] | CK ^         |          | 0.000 | clk         |            | 1519.193 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[27] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n259 |            |    1.792 | 0.185 |   0.185 | 
     | My_DMA/U210               |              | OAI22_X1 | 0.032 | My_DMA/n259 |       SPEF |    1.792 | 0.000 |   0.185 | 
     | My_DMA/U210               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n703 |            |    1.394 | 0.032 |   0.218 | 
     | My_DMA/wstart_reg_reg[27] |              | DFF_X1   | 0.014 | My_DMA/n703 |       SPEF |    1.394 | 0.000 |   0.218 | 
     +---------------------------------------------------------------------------------------------------------------------+ 

