# //  Questa Sim-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:06:32 on May 04,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(439): Signal "s_RegWr" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(440): Signal "s_regwrstage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(449): Signal "s_cl_halt" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(450): Signal "s_haltstage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(588): Signal "s_haltstage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(589): Signal "s_haltstage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(598): Signal "s_regwrstage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(599): Signal "s_regwrstage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(690): Signal "s_regwrstage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(691): Signal "s_regwr_fromstage5" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(727): Signal "s_haltstage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(728): Signal "s_Halt" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(788): VHDL Compiler exiting
# End time: 17:06:33 on May 04,2022, Elapsed time: 0:00:01
# Errors: 12, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:09:38 on May 04,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(439): Signal "s_RegWr" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(449): Signal "s_cl_halt" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(589): Signal "s_haltstage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(599): Signal "s_regwrstage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(690): Signal "s_regwrstage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(691): Signal "s_regwr_fromstage5" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(727): Signal "s_haltstage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(728): Signal "s_Halt" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(788): VHDL Compiler exiting
# End time: 17:09:38 on May 04,2022, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:10:24 on May 04,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(439): Signal "s_RegWr" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(449): Signal "s_cl_halt" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(691): Signal "s_regwr_fromstage5" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(728): Signal "s_Halt" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(788): VHDL Compiler exiting
# End time: 17:10:24 on May 04,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:11:45 on May 04,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(439): Signal "s_RegWr" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(449): Signal "s_cl_halt" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(728): Signal "s_Halt" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(788): VHDL Compiler exiting
# End time: 17:11:45 on May 04,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:14:20 on May 04,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(442): Cannot resolve indexed name (type ieee.std_logic_1164.STD_ULOGIC) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(452): Signal "s_cl_halt" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(731): Signal "s_Halt" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(791): VHDL Compiler exiting
# End time: 17:14:21 on May 04,2022, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:14:40 on May 04,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(452): Signal "s_cl_halt" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(731): Signal "s_Halt" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(791): VHDL Compiler exiting
# End time: 17:14:41 on May 04,2022, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:16:43 on May 04,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(731): Signal "s_Halt" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(791): VHDL Compiler exiting
# End time: 17:16:43 on May 04,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:17:54 on May 04,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# End time: 17:17:54 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
