[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/YosysBigSimSoft/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/softusb_navre/rtl/softusb_navre.v:18:1: No timescale set for "softusb_navre".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/softusb_navre/sim/bench.v:2:1: No timescale set for "testbench".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/softusb_navre/rtl/softusb_navre.v:18:1: Compile module "work@softusb_navre".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/softusb_navre/sim/bench.v:2:1: Compile module "work@testbench".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/softusb_navre/rtl/softusb_navre.v:26:26: Implicit port type (wire) for "pmem_a",
there are 2 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysBigSim/softusb_navre/sim/bench.v:2:1: Top level module "work@testbench".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                19
array_net                                              4
assign_stmt                                            4
assignment                                           541
begin                                                119
bit_select                                           215
case_item                                            187
case_stmt                                             20
constant                                            1489
cont_assign                                           34
delay_control                                          6
design                                                 1
event_control                                         19
event_stmt                                             1
event_typespec                                         2
for_stmt                                               4
forever_stmt                                           1
if_else                                               21
if_stmt                                               21
include_file_info                                      1
initial                                                3
int_typespec                                          96
integer_typespec                                       8
integer_var                                            4
logic_net                                            228
logic_typespec                                       233
module_inst                                            8
named_event                                            1
operation                                            266
param_assign                                          96
parameter                                             96
part_select                                           89
port                                                  34
range                                                207
ref_obj                                              917
ref_var                                                4
sys_func_call                                         12
while_stmt                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/YosysBigSimSoft/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6
