<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
        "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
    <meta http-equiv="Content-Type" content="text/html; charset=ISO-8859-1">
    <title>Sarita Adve's Group: Publications</title>
    <link href="style/style1.css" rel="stylesheet" type="text/css"/>
    <link href="style/universal.css" rel="stylesheet" type="text/css"/>
    
        <style type="text/css">
        .pubs_back_to_top {
            font-weight: bold;
            text-align: right;
        }
        .pubs_margin {
            margin-bottom: 12pt;
        }
        </style>
        
</head>
<body>
<table border="0" cellpadding="0" cellspacing="0" width="100%">
    <tbody>

    <tr>
        <td class="shadow_left"></td>
        <td class="header_column">
            <table border="0" cellpadding="0" cellspacing="10" width="100%">
                <tbody>
                <tr>
                    <td class="logo_area" style="font-size: x-large"><strong><a class="style9" href="index.html"><span
                            class="style11">Sarita Adve&#39;s Research Group</span></a></strong></td>
                    <th class="logo_area" rowspan="2"><img alt="" src="../images_template1/bold50.gif"/></th>
                </tr>
                <tr>
                    <th class="sub_logo_area"><a class="style9" href="http://illinois.edu"><span class="style10">University of Illinois at Urbana-Champaign </span></a>
                    </th>
                </tr>
                </tbody>
            </table>
        </td>
        <td class="shadow_right"></td>
    </tr>

    <!--HEADER STARTS HERE -->
    <tr>
        <td class="horizontal_column"></td>
        <td>
            <table border="0" cellpadding="0" cellspacing="0" class="linkcontainer" width="100%">
                <tbody>
                <tr>
                    <td class="projects">
                        <div class="navigation" style="font-size: medium"><a class="main_link" href="projects.html">Projects</a>
                        </div>

                        <ol>
                            <li class="style8"><a class="main_link" href="approx/index.html">Approximate Computing </a>
                            </li>
                            <li class="style8"><a class="main_link" href="specialization/index.html">Scalable
                                Specialization</a></li>
                            <li class="style8"><a class="main_link" href="projects.html#matured">Matured Projects</a>
                            </li>
                        </ol>
                    </td>
                    <td class="style4">
                        <div class="navigation" style="font-size: medium"><a class="main_link"
                                                                             href="people.html">People</a></div>
                    </td>
                    <td>
                        <div class="navigation" style="font-size: medium"><a class="main_link" href="pubs.html">Publications</a>
                        </div>
                    </td>
                    <td>
                        <div class="navigation" style="font-size: medium"><a class="main_link" href="software.html">Software</a>
                        </div>
                    </td>
                    <td>
                        <div class="navigation" style="font-size: medium"><a class="main_link" href="funding.html">Funding</a>
                        </div>
                    </td>
                    <td>
                        <div class="navigation" style="font-size: medium"><a class="main_link" href="news.html">News</a>
                        </div>
                    </td>
                </tr>
                </tbody>
            </table>
        </td>
        <td class="horizontal_column"></td>
    </tr>
    <!--HEADER ENDS HERE -->
    <tr>
        <td class="shadow_left"></td>
        <td class="main_content_box">
            <table cellpadding="0" cellspacing="0" class="style5" width="100%">
                <tbody>
                <tr>
                    <!--MAIN CONTENTS STARTS HERE-->
                    
                    <td class="body_content" valign="top">
                    
<p class="style12">
    <b><span class="hetero_title_style"><a name="top">Group Publications</a></span></b>
</p>
<p class="style12">
    <b><a href="#main"> <span class="projects">Papers</span></a></b>
</p>
<p class="style12">
    <b><a href="#talks"> <span class="projects">Talks</span></a></b>
</p>
<p class="style12">
    <b><a href="#phd"><span class="projects">Ph.D. Theses</span></a></b>
</p>
<p class="style12">
    <b><a href="#ms"><span class="projects">M.S. Theses</span></a></b>
</p>

<p>
    &nbsp;
</p>

<p class="style12">
    <a name="main"><span class="style15">Papers</span></a><br style="clear:both"/>
</p>
<ul type="disc">
    <li class="style12 pubs_margin"><a href="Pubs/18-ISCA-Spandex.pdf" target="blank">Spandex: A Flexible Interface for Efficient Heterogeneous Coherence</a>, Johnathan Alsop, Matthew D Sinclair, Sarita V Adve, 45th International Symposium on Computer Architecture (ISCA), June, 2018<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/DSN_final_CR_Venkatagiri.pdf" target="blank">Impact of Software Approximations on the Resiliency of a Video Summarization System</a>, Radha Venkatagiri, Karthik Swaminathan, Chung-Ching Lin, Liang Wang, Alper Buyuktosunoglu, Pradip Bose, Sarita V. and Adve, IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), June, 2018<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/17-PPOPP-HPVM.pdf" target="blank">HPVM: heterogeneous parallel virtual machine</a>, Maria Kotsifakou, Rakesh Komuravelli, Prakalp Srivastava, Vikram Adve, Matthew D Sinclair, Sarita Adve, Proceedings of the 23rd ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 68--80, February, 2018<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/17-IISWC-HeteroSync.pdf" target="blank">HeteroSync: A Benchmark Suite for Fine-Grained Synchronization on Tightly Coupled GPUs</a>, Matthew D Sinclair Johnathan Alsop Sarita, V Adve, IEEE International Symposium on Workload Characterization (IISWC), October, 2017<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://dl.acm.org/authorize?N32493" target="blank">Chasing Away RAts: Semantics and Evaluation for Relaxed Atomics on Heterogeneous Systems</a>, Matthew D Sinclair, Johnathan Alsop, Sarita V Adve, Proceedings of the 44th Annual International Symposium on Computer Architecture, 161--174, June, 2017<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/17-WAX-SW_testing.pdf" target="blank">Leveraging Software Testing to Explore Input Dependence for Approximate Computing</a>, Abdulrahman Mahmoud Radha Venkatagiri Khalique Ahmed, Sarita V Adve, Darko Marinov Sasa Misailovic, 2017 Workshop on Approximate Computing Across the Stack (WAX)<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/16-MICRO-hlrc.pdf" target="blank">Lazy release consistency for GPUs</a>, Johnathan Alsop, Marc S Orr, Bradford M Beckmann, David A Wood, 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), 1--14<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://dl.acm.org/authorize?N11709" target="blank">POSTER-hVISC: A portable abstraction for heterogeneous parallel systems</a>, Prakalp Srivastava, Maria Kotsifakou, Matthew D Sinclair, Rakesh Komuravelli, Vikram Adve, Sarita V Adve, 2016 International Conference on Parallel Architecture and Compilation Techniques (PACT), 443--445<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/16-IISWC.pdf" target="blank">Resilience characterization of a vision analytics application under varying degrees of approximation</a>, Radha Venkatagiri, Karthik Swaminathan, Chung-Ching Lin, Liang Wang, Alper Buyuktosunoglu, Pradip Bose, Sarita V Adve, 2016 IEEE International Symposium on Workload Characterization (IISWC), 1--2<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/16-WAX-approximate.pdf" target="blank">Towards More Precision in Approximate Computing</a>, Radha Venkatagiri, Abdulrahman Mahmoud, Sarita V Adve, 2016 Workshop on Approximate Computing Across the Stack (WAX)<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/16-ISPASS-GSI.pdf" target="blank">GSI: A GPU stall inspector to characterize the sources of memory stalls for tightly coupled GPUs</a>, Johnathan Alsop, Matthew D Sinclair, Rakesh Komuravelli, Sarita V Adve, 2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), 172--182<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/16-MICRO-approxilyzer.pdf" target="blank">Approxilyzer: Towards a systematic framework for instruction-level approximate computing and its application to hardware resiliency</a>, Radha Venkatagiri, Abdulrahman Mahmoud, Siva Kumar Sastry Hari, Sarita V Adve, 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), 1--14<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://dl.acm.org/authorize?N08874" target="blank">Efficient GPU synchronization without scopes: Saying no to complex consistency models</a>, Matthew D Sinclair, Johnathan Alsop, Sarita V Adve, Proceedings of the 48th International Symposium on Microarchitecture, 647--659, December, 2015, <strong>Selected as an IEEE MICRO Top Picks Honorable Mention from the 2015 Computer Architecture Conferences</strong><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://dl.acm.org/authorize?N92330" target="blank">Stash: Have your scratchpad and cache it too</a>, Rakesh Komuravelli, Matthew D Sinclair, Johnathan Alsop, Muhammad Huzaifa, Maria Kotsifakou, Prakalp Srivastava, Sarita V Adve, Vikram S Adve, 2015 ACM/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA), 707--719, <strong>Selected as an IEEE MICRO Top Picks Honorable Mention from the 2015 Computer Architecture Conferences</strong><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="denovo/Pubs/15-ISPASS.pdf" target="blank">Eliminating on-chip traffic waste: are we there yet?</a>, Robert Smolinski, Rakesh Komuravelli, Hyojin Sung, Sarita V Adve, 2015 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), 163--164<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://dl.acm.org/authorize?N92331" target="blank">DeNovoSync: Efficient support for arbitrary synchronization without writer-initiated invalidations</a>, Hyojin Sung, Sarita V Adve, ACM SIGPLAN Notices, vol. 50, no. 4, 545--559, March, 2015<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://dl.acm.org/authorize?N92332" target="blank">Revisiting the complexity of hardware cache coherence and some implications</a>, Rakesh Komuravelli, Sarita V Adve, Ching-Tsun Chou, ACM Transactions on Architecture and Code Optimization (TACO), vol. 11, no. 4, 37, January, 2015<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://dl.acm.org/authorize?N92333" target="blank">Hardware fault recovery for i/o intensive applications</a>, Pradeep Ramachandran, Siva Kumar Sastry Hari, Manlap Li, Sarita V Adve, ACM Transactions on Architecture and Code Optimization (TACO), vol. 11, no. 3, 33, October, 2014<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/14-ISCA-Hari.pdf" target="blank">GangES: Gang error simulation for hardware resiliency evaluation</a>, Siva Kumar Sastry Hari, Radha Venkatagiri, Sarita V Adve, Helia Naeimi, 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA), 61--72<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6756708&filter%3DAND%28p_IS_Number%3A6828565%29" target="blank">DeNovoND: Efficient hardware support for disciplined non-determinism</a>, Hyojin Sung, Rakesh Komuravelli, Sarita V Adve, IEEE Micro, special issue on the Top Picks from the 2013 Computer Architecture Conferences, vol. 34, issue 3, May - June 2014, <em>(one of twelve papers chosen)</em><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/14-asplos-pc-chair-message.pdf" target="blank">ASPLOS'14 Program Chair's Message</a>, Sarita V Adve, 19th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), March, 2014, <em>Slides from the program chair's <a href=\"Pubs/14-asplos-pc-chair-welcome-slides.pdf\">welcome</a> and <a href=\"Pubs/14-asplos-pc-chair-report-slides.pdf\">report</a> at ASPLOS'14</em><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/76372.pdf" target="blank">Addressing failures in exascale computing</a>, Marc Snir, Robert W Wisniewski, Jacob A Abraham, Sarita V Adve, Saurabh Bagchi, Pavan Balaji, Jim Belak, Pradip Bose, Franck Cappello, Bill Carlson, others, The International Journal of High Performance Computing Applications, vol. 28, no. 2, 129--173, March, 2014<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6487478" target="blank">Relyzer: Application resiliency analyzer for transient faults</a>, Siva Kumar Sastry Hari, Sarita V Adve, Helia Naeimi, Pradeep Ramachandran, IEEE Micro, vol. 33, no. 3, 58--66, June, 2013, <em>One of eleven papers chosen</em><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6756708&filter%3DAND%28p_IS_Number%3A6828565%29" target="blank">DeNovoND: Efficient hardware support for disciplined non-determinism</a>, Hyojin Sung, Rakesh Komuravelli, Sarita V Adve, Proceedings of Eighteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), March, 2013<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/12-HotPar-VAdve.pdf" target="blank">Virtual Instruction Set Computing for Heterogeneous Systems</a>, Vikram Adve, Sarita Adve, Rakesh Komuravelli, Matthew D Sinclair, Prakalp Srivastava, 4th USENIX Workshop on Hot Topics in Parallelism (HotPar), June, 2012<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/12-DSN-Hari.pdf" target="blank">Low-cost program-level detectors for reducing silent data corruptions</a>, Siva Kumar Sastry Hari, Sarita V Adve, Helia Naeimi, 2012 42nd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), 1--12<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://cra.org/ccc/docs/init/21stcenturyarchitecturewhitepaper.pdf" target="blank">21st century computer architecture</a>, Computing Community Consortium, May, 2012, <em>A community white paper. Chinese translation by State Key Laboratory of Computer Architecture (SKL-Carch) and republication: <a href=\"http://www.ccf.org.cn/resources/1190201776262/2012/12/17/15.pdf\">Computing Community Consortium (CCC), 21st Century Computer Architecture, Communication of the China Computer Federation (CCF), 2012, Volume 8, Issue 12, p70-81</a></em><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/12-ASPLOS-Hari.pdf" target="blank">Relyzer: Exploiting application-level fault equivalence to analyze application resiliency to transient faults</a>, Siva Kumar Sastry Hari, Sarita V Adve, Helia Naeimi, Pradeep Ramachandran, Architectural Support for Programming Languages and Operating Systems (ASPLOS), March, 2012<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/12-DATE-Pellegrini.pdf" target="blank">CrashTest'ing SWAT: accurate, gate-level evaluation of symptom-based resiliency solutions</a>, Andrea Pellegrini, Robert Smolinski, Lei Chen, Xin Fu, Siva Kumar Sastry Hari, Junhao Jiang, Sarita V Adve, Todd Austin, Valeria Bertacco, Proceedings of the conference on design, automation and test in Europe, 1106--1109, March, 2012<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/springer-encyclopedia.pdf" target="blank">Memory Models</a>, Sarita V Adve, Hans-J Boehm, Encyclopedia of Parallel Computing, 2012<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://dl.acm.org/citation.cfm?id=2076450.2076465" target="blank">You don't know jack about shared variables or memory models</a>, Hans-J Boehm, Sarita V Adve, Communications of the ACM, vol. 55, no. 2, 48--54, 2012, <em>Also appears in ACM Queue vol. 9, no. 12, 2011</em><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/11SELSE-Hari.pdf" target="blank">Relyzer: Application resiliency analyzer for transient faults</a>, Siva Kumar Sastry Hari, Helia Naeimi, Pradeep Ramachandran, Sarita V Adve, IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE), May, 2011<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/11DATE.pdf" target="blank">Architectures for online error detection and recovery in multicore processors</a>, Dimitris Gizopoulos, Mihalis Psarakis, Sarita V Adve, Pradeep Ramachandran, Siva Kumar Sastry Hari, Daniel Sorin, Albert Meixner, Arijit Biswas, Xavier Vera, Design, Automation \& Test in Europe Conference \& Exhibition (DATE), 2011, 1--6<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://dpj.cs.illinois.edu/DPJ/Publications_files/DPJ-POPL-2011-Nondet.pdf" target="blank">Safe nondeterminism in a deterministic-by-default parallel language</a>, Robert L Bocchino Jr, Stephen Heumann, Nima Honarmand, Sarita V Adve, Vikram S Adve, Adam Welc, Tatiana Shpeisman, 38th Symposium on Principles of Programming Languages (POPL), 2011<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="denovo/Pubs/11-pact-denovo.pdf" target="blank">DeNovo: Rethinking the memory hierarchy for disciplined parallelism</a>, Byn Choi, Rakesh Komuravelli, Hyojin Sung, Robert Smolinski, Nima Honarmand, Sarita V Adve, Vikram S Adve, Nicholas P Carter, Ching-Tsun Chou, 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), 155--166, <strong>Best Paper Award</strong><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/11SELSE-Ramachandran.pdf" target="blank">Understanding Why Symptom Detectors Work by Studying Data-Only Application Values</a>, Pradeep Ramachandran, Siva Kumar Sastry Hari, Sarita V Adve, Helia Naeimi, IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE), 2011<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="denovo/Pubs/10-cpc-dpj.pdf" target="blank">A Language for Deterministic-by-Default Parallel Programmingâ‹†</a>, Robert L Bocchino Jr, Stephen Heumann, Nima Honarmand, Rakesh Komuravelli, Jeffrey Overbey, Patrick Simmons, Hyojin Sung, Mohsen Vakilian, Sarita V Adve, Vikram S Adve, Danny Dig, Marc Snir, 15th Workshop on Compilers for Parallel Computing (CPC 2010)<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/adve-10-acar-position.pdf" target="blank">Rethinking Hardware (and Software) for Disciplined Parallelism</a>, Sarita V Adve, position paper for the"Advancing Computer Architecture Research" workshop sponsored by CRA/CCC, February, 2010<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://dl.acm.org/citation.cfm?id=1839697" target="blank">Data races are evil with no exceptions: technical perspective</a>, Sarita Adve, Communications of the ACM, vol. 53, no. 11, 84--84, 2010<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/10-cacm-memory-models.pdf" target="blank">Memory models: a case for rethinking parallel languages and hardware</a>, Sarita V Adve, Hans-J Boehm, Communications of the ACM, vol. 53, no. 8, 90--101, 2010<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="denovo/Pubs/10-hotpar-denovo.pdf" target="blank">Denovo: Rethinking hardware for disciplined parallelism</a>, Byn Choi, Rakesh Komuravelli, Hyojin Sung, Robert Bocchino, Sarita Adve, Vikram Adve, Second USENIX Workshop on Hot Topics in Parallelism (HotPar), 2010<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="denovo/Pubs/10-hpg-parkd.pdf" target="blank">Parallel SAH kD tree construction</a>, Byn Choi, Rakesh Komuravelli, Victor Lu, Hyojin Sung, Robert L Bocchino, Sarita V Adve, John C Hart, Proceedings of the Conference on High Performance Graphics, 77--86, 2010<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/09-MICRO-Hari.pdf" target="blank">mSWAT: low-cost hardware fault detection and diagnosis for multicore systems</a>, Siva Kumar Sastry Hari, Man-Lap Li, Pradeep Ramachandran, Byn Choi, Sarita V Adve, 42nd Annual IEEE/ACM International Symposium on Microarchitecture, 2009. MICRO-42, 122--132<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="denovo/hotpar2009.pdf" target="blank">Parallel programming must be deterministic by default</a>, Robert L Bocchino Jr, Vikram S Adve, Sarita V Adve, Marc Snir, Proceedings of the First USENIX conference on Hot topics in parallelism, 4--4, March, 2009<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/09HPCA-Li.pdf" target="blank">Accurate microarchitecture-level fault modeling for studying hardware faults</a>, Man-Lap Li, Pradeep Ramachandran, Ulya R Karpuzcu, Siva Kumar Sastry Hari, Sarita V Adve, IEEE 15th International Symposium on High Performance Computer Architecture, 2009. HPCA 2009, 105--116<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://dpj.cs.illinois.edu/DPJ/Publications_files/DPJ-OOPSLA-2009.pdf" target="blank">A type and effect system for deterministic parallel Java</a>, Robert L Bocchino Jr, Vikram S Adve, Danny Dig, Sarita V Adve, Stephen Heumann, Rakesh Komuravelli, Jeffrey Overbey, Patrick Simmons, Hyojin Sung, Mohsen Vakilian, International Conference on Object-Oriented Programming, Systems, Languages, and Applications (OOPSLA), 2009<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/grace-2-2009.pdf" target="blank">GRACE-2: integrating fine-grained application adaptation with global adaptation for saving energy</a>, Vibhore Vardhan, Wanghong Yuan, Albert F Harris, Sarita V Adve, Robin Kravets, Klara Nahrstedt, Daniel Sachs, Douglas Jones, international Journal of embedded Systems, vol. 4, no. 2, 152--169, 2009, <em>(Extended version of a paper in the Workshop on Power Aware Real-Time Computing (PARC), 2005)</em><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="https://graphics.cs.illinois.edu/sites/default/files/upcrc-wp.pdf " target="blank">Parallel computing research at Illinois: The UPCRC agenda</a>, S Adve, Vikram S Adve, Gul Agha, Matthew I Frank, M Garzar{\'a}n, J Hart, W Hwu, R Johnson, L Kale, R Kumar, Darko Marinov, Klara Nahrstedt, David Padua, Madhusudan Parthasarathy, Sanjay J. Patel, Grigore Rosu, Dan Roth, Marc Snir, Josep Torrellas, Craig Zilles, Urbana, IL: Univ. Illinois Urbana-Champaign, November, 2008, <em>http://www.upcrc.illinois.edu/whitepaper.php</em><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/08PLDI.pdf" target="blank">Foundations of the C++ concurrency memory model</a>, Hans-J Boehm, Sarita V Adve, Conference on Programming Language Design and Implementation (PLDI), June, 2008<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/08ISCA.pdf" target="blank">Online estimation of architectural vulnerability factor for soft errors</a>, Xiaodong Li, Sarita V Adve, Pradip Bose, Jude A Rivers, 35th International Symposium on Computer Architecture (ISCA '08), June, 2008<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/08DSN-Li.pdf" target="blank">Trace-based microarchitecture-level diagnosis of permanent hardware faults</a>, Man-Lap Li, Pradeep Ramachandran, Swarup K Sahoo, Sarita V Adve, Vikram S Adve, Yuanyuan Zhou, IEEE International Conference on Dependable Systems and Networks With FTCS and DCC, 2008. DSN 2008, 22--31<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/08DSN-Ramachandran.pdf" target="blank">Statistical fault injection</a>, Pradeep Ramachandran, Prabhakar Kudva, Jeffrey Kellington, John Schumann, Pia Sanda, IEEE International Conference on Dependable Systems and Networks With FTCS and DCC, 2008. DSN 2008, 122--127<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/08DSN-Sahoo.pdf" target="blank">Using likely program invariants to detect hardware errors</a>, Swarup Kumar Sahoo, Man-Lap Li, Pradeep Ramachandran, Sarita V Adve, Vikram S Adve, Yuanyuan Zhou, IEEE International Conference on Dependable Systems and Networks With FTCS and DCC, 2008. DSN 2008, 70--79<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/08ISPASS.pdf" target="blank">Metrics for architecture-level lifetime reliability analysis</a>, Pradeep Ramachandrany, Sarita V Adve, Pradip Bose, Jude A Rivers, IEEE International Symposium on Performance Analysis of Systems and software, 2008. ISPASS 2008, 202--212<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/08SELSE-Li.pdf" target="blank">Swat: An error resilient system</a>, Man-Lap Li, Pradeep Ramachandran, Swarup K Sahoo, Sarita V Adve, Vikram S Adve, Yuanyuan Zhou, Fourth Workshop on Silicon Errors in Logic - System Effects (SELSE - IV), March, 2008<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/08ASPLOS.pdf" target="blank">Understanding the propagation of hard errors to software and implications for resilient system design</a>, Man-Lap Li, Pradeep Ramachandran, Swarup Kumar Sahoo, Sarita V Adve, Vikram S Adve, Yuanyuan Zhou, International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), March, 2008<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/08SELSE-Parulkar.pdf" target="blank">OpenSPARC: An open platform for hardware reliability experimentation</a>, Ishwar Parulkar, Alan Wood, James C Hoe, Babak Falsafi, Sarita V Adve, Josep Torrellas, Subhasish Mitra, Fourth Workshop on Silicon Errors in Logic-System Effects (SELSE), 1--6, 2008<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/07dsn.pdf" target="blank">Architecture-level soft error analysis: Examining the limits of common assumptions</a>, Xiaodong Li, Sarita V Adve, Pradip Bose, Jude A Rivers, 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, 2007. DSN'07, 266--275, <em>An <a href=\"Pubs/07dsn-tr.pdf\">extended version</a> appears as Technical Report UIUCDCS-R-2007-2833, Department of Computer Science, University of Illinois , March 2007</em><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/sasanka-taco07.pdf" target="blank">Alp: Efficient support for all levels of parallelism for complex media applications</a>, Ruchira Sasanka, Man-Lap Li, Sarita V Adve, Yen-Kuang Chen, Eric Debes, ACM Transactions on Architecture and Code Optimization (TACO), vol. 4, no. 1, 3, March, 2007<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/07TACO.pdf" target="blank">Cross-component energy management: Joint adaptation of processor and memory</a>, Xiaodong Li, Ritu Gupta, Sarita V Adve, Yuanyuan Zhou, ACM Transactions on Architecture and Code Optimization (TACO), vol. 4, no. 3, 14, 2007<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/Li-selse07.pdf" target="blank">Towards a Software-Hardware Co-Designed Resilient System</a>, Man-Lap Li, Pradeep Ramachandran, Sarita V Adve, Vikram S Adve, Yuanyuan Zhou, 3rd Workshop on Silicon Errors in Logic-System Effects, 2007<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/sigmetrics07.pdf" target="blank">Managing energy-performance tradeoffs for multithreaded applications on multiprocessor architectures</a>, Soyeon Park, Weihang Jiang, Yuanyuan Zhou, Sarita Adve, International Conference on Measurement and Modeling of Computer Systems (SIGMETRICS), 2007<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/06MOBILE.pdf" target="blank">Grace-1: Cross-layer adaptation for multimedia quality and battery energy</a>, Wanghong Yuan, Klara Nahrstedt, Sarita V Adve, Douglas L Jones, Robin H Kravets, IEEE Transactions on Mobile Computing, vol. 5, no. 7, 799--815, July, 2006<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://llvm.org/pubs/2006-06-15-VEE-VectorLLVA.html" target="blank">Vector LLVA: a virtual vector instruction set for media processing</a>, Robert L Bocchino Jr, Vikram S Adve, Proceedings of the 2nd international conference on Virtual execution environments, 46--56, 2006<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/ALPBench-iiswc05.pdf" target="blank">The ALPBench benchmark suite for complex multimedia applications</a>, Man-Lap Li, Ruchira Sasanka, Sarita V Adve, Yen-Kuang Chen, Eric Debes, Workload Characterization Symposium, 2005. Proceedings of the IEEE International, 34--45<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/Li_ACMTOS.pdf" target="blank">Performance directed energy management for main memory and disks</a>, Xiaodong Li, Zhenmin Li, Yuanyuan Zhou, Sarita Adve, ACM Transactions on Storage (TOS), vol. 1, no. 3, 346--380, October, 2005, <em>(Extended version of the paper in ASPLOS 2004)</em><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="grace/papers/05parc.pdf" target="blank">Integrating Fine-Grained Application Adaptation with Global Adaptation for Saving Energy</a>, Vibhore Vardhan, Daniel Sachs, Wanghong Yuan, Albert F Harris, Sarita V Adve, Douglas Jones, Robin Kravets, Klara Nahrstedt, 2nd International Workshop on Power-Aware Real-Time Computing (PARC), September, 2005<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/05dsn.pdf" target="blank">SoftArch: an architecture-level tool for modeling and analyzing soft errors</a>, Xiaodong Li, Sarita V Adve, Pradip Bose, Jude A Rivers, International Conference on Dependable Systems and Networks, 2005. DSN 2005. Proceedings, 496--505<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/isca05.pdf" target="blank">Exploiting structural duplication for lifetime reliability enhancement</a>, Jayanth Srinivasan, Sarita V Adve, Pradip Bose, Jude A Rivers, 32nd International Symposium on Computer Architecture, 2005. ISCA'05. Proceedings, 520--531, <em>(Corrected version)</em><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/05wddd.pdf" target="blank">The importance of heat-sink modeling for DTM and a correction to "Predictive DTM for Multimedia Applications"</a>, Jayanth Srinivasan, Sarita V Adve, Fourth Annual Workshop on Duplicating, Deconstructing, and Debunking (WDDD) at ISCA-05, June, 2005<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/05ieee-micro.pdf" target="blank">Lifetime reliability: Toward an architectural solution</a>, Jayanth Srinivasan, Sarita V Adve, Pradip Bose, Jude A Rivers, IEEE Micro, vol. 25, no. 3, 70--80, May, 2005<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/05selse.pdf" target="blank">SER Scaling Analysis of a Modern Superscalar Processor with SoftArch</a>, X Li, SV Adve, P Bose, JA Rivers, Proceedings. 1st Workshop on the System Effects of Logic Soft Errors (SELSE), April, 2005<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/popl05.pdf" target="blank">The Java memory model</a>, Jeremy Manson, William Pugh, Sarita V Adve, 32nd Symposium on Principles of Programming Languages (POPL), January, 2005<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/05jpdc.pdf" target="blank">Memory-side prefetching for linked data structures for processor-in-memory systems</a>, Christopher J Hughes, Sarita V Adve, Journal of Parallel and Distributed Computing, vol. 65, no. 4, 448--463, 2005<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/05micro-ieee.pdf" target="blank">Performance-directed energy management for storage systems</a>, Xiaodong Li, Zhenmin Li, Pin Zhou, Yuanyuan Zhou, Sarita V Adve, Sanjeev Kumar, IEEE Micro, vol. 24, no. 6, 38--49, November, 2004, <em>(One of thirteen papers chosen)</em><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~xli3/Pubs/p075-li.pdf" target="blank">Performance directed energy management for main memory and disks</a>, Xiaodong Li, Zhenmin Li, Francis David, Pin Zhou, Yuanyuan Zhou, Sarita Adve, Sanjeev Kumar, 12th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '04), October, 2004<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/waci.pdf" target="blank">A reliability odometer-lemon check your processor</a>, Jayanth Srinivasan, Sarita V Adve, Pradip Bose, Jude A Rivers, Wild and Crazy Ideas Session at the 11th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XI), October, 2004<br/>&nbsp;<br/></li><li class="style12 pubs_margin">JSR 133: Java Memory Model and Thread Specification, Jeremy Manson, William Pugh, Sarita V Adve, July, 2004, <em>This is the product of the expert group for the Java Specification Request 133. The primary technical authors are: Manson, Jeremy and Pugh, William and Adve, Sarita V</em><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/hughes-isca31.pdf" target="blank">A formal approach to frequent energy adaptations for multimedia applications</a>, Christopher J Hughes, Sarita V Adve, 31st Annual International Symposium on Computer Architecture, 2004. Proceedings, 138--149<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/sasanka-ics04.pdf" target="blank">The energy efficiency of CMP vs. SMT for multimedia workloads</a>, Ruchira Sasanka, Sarita V Adve, Yen-Kuang Chen, Eric Debes, Proceedings of the 18th annual international conference on Supercomputing, 196--206, June, 2004<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/srinivasan_isca04.pdf" target="blank">The case for lifetime reliability-aware microprocessors</a>, Jayanth Srinivasan, Sarita V Adve, Pradip Bose, Jude A Rivers, 31st International Symposium on Computer Architecture (ISCA '04), June, 2004<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/srinivasan_dsn.pdf" target="blank">The impact of technology scaling on lifetime reliability</a>, Jayanth Srinivasan, Sarita V Adve, Pradip Bose, Jude A Rivers, 2004 International Conference on Dependable Systems and Networks, 177--186<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/grace.tr.pdf" target="blank">GRACE: A hierarchical adaptation framework for saving energy</a>, Daniel Grobe Sachs, Wanghong Yuan, Christopher J Hughes, Albert F Harris III, Sarita V Adve, Douglas L Jones, Robin Kravets, Klara Nahrstedt, Department of Computer Science, University of Illinois Technical Report UIUCDCS-R-2004-2409<br/>&nbsp;<br/></li><li class="style12 pubs_margin">Grace: A cross-layer adaptation framework for saving energy, Daniel Grobe Sachs, Wanghong Yuan, Christopher J Hughes, Albert F Harris III, Sarita V Adve, Douglas L Jones, Robin Kravets, Klara Nahrstedt, Sidebar in IEEE Computer, special issue on Power-Aware Computing, December 2003, 50-51<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/srinivasan_ics03.pdf" target="blank">Predictive dynamic thermal management for multimedia applications</a>, Jayanth Srinivasan, Sarita V Adve, Proceedings of the 17th annual international conference on Supercomputing, 109--120, June, 2003, <em>See correction in WDDD'05</em><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://www.cs.uiuc.edu/~sadve/Publications/MMCN03.pdf" target="blank">Design and evaluation of a cross-layer adaptation framework for mobile multimedia systems</a>, Wanghong Yuan, Klara Nahrstedt, Sarita Adve, Douglas L Jones, Robin H Kravets, SPIE Conference on Multimedia Computing and Networking, January, 2003<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="rsim.cs.illinois.edu/~sachs/icip6.pdf" target="blank">Cross-layer adaptive video coding to reduce energy on general-purpose processors</a>, Daniel Grobe Sachs, Sarita V Adve, Douglas L Jones, 2003 International Conference on Image Processing, 2003. ICIP 2003. Proceedings, vol. 3, III--109<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://llvm.org/pubs/2003-10-01-LLVA.html" target="blank">LLVA: A low-level virtual instruction set architecture</a>, Vikram Adve, Chris Lattner, Michael Brukman, Anand Shukla, Brian Gaeke, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, 205, 2003<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://www.cs.uiuc.edu/~sadve/Publications/asplos02.pdf" target="blank">Joint local and global hardware adaptations for energy</a>, Ruchira Sasanka, Christopher J Hughes, Sarita V Adve, 10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-X), October, 2002<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://www.cs.uiuc.edu/~sadve/Publications/shaman02.ps" target="blank">The illinois grace project: Global resource adaptation through cooperation</a>, Sarita V Adve, Albert F Harris, Christopher J Hughes, Douglas L Jones, Robin H Kravets, Klara Nahrstedt, Daniel Grobe Sachs, Ruchira Sasanka, Jayanth Srinivasan, Wanghong Yuan, Proceedings of the workshop on self-healing, adaptive, and self-managed systems (SHAMAN), June, 2002, <em>(The workshop was held in conjunction with the 16th Annual ACM International Conference on Supercomputing)</em><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://www.cs.uiuc.edu/~sadve/Publications/computer02.pdf" target="blank">RSIM: Simulating shared-memory multiprocessors with ILP processors</a>, Christopher J Hughes, Vijay S Pai, Parthasarathy Ranganathan, Sarita V Adve, IEEE Computer, vol. 35, no. 2, 40--49, February, 2002<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://www.cs.uiuc.edu/~sadve/Publications/computer02.gei.pdf" target="blank">Performance simulation tools</a>, Shubhendu S Mukherjee, Sarita V Adve, Todd Austin, Joel Emer, Peter S Magnusson, IEEE Computer, vol. 35, no. 2, 38--39, February, 2002<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://www.cs.uiuc.edu/~sadve/Publications/rtss02.pdf" target="blank">Soft real-time scheduling on simultaneous multithreaded processors</a>, Rohit Jain, Christopher J Hughes, Sarita V Adve, Real-Time Systems Symposium, 2002. RTSS 2002. 23rd IEEE, 134--145<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://www.cs.uiuc.edu/~sadve/Publications/micro34.pdf" target="blank">Saving energy with architectural and frequency adaptations for multimedia applications</a>, Christopher J Hughes, Jayanth Srinivasan, Sarita V Adve, 34th ACM/IEEE International Symposium on Microarchitecture, 2001. MICRO-34. Proceedings, 250--261, <em>Click <a href=\"http://www.cs.uiuc.edu/~sadve/Publications/micro34-supplement.ps\">here</a> for supplemental data</em><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/nsf-workshop-2001.pdf" target="blank">Position Paper for NSF Workshop on Computer Performance Evaluation</a>, Sarita V Adve, December, 2001<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://www.cs.uiuc.edu/~sadve/Publications/pact01.ps" target="blank">Comparing and combining read miss clustering and software prefetching</a>, Vijay S Pai, Sarita V Adve, 2001 International Conference on Parallel Architectures and Compilation Techniques, 2001. Proceedings, 292--303<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca01.ps" target="blank">Variability in the execution of multimedia applications and implications for architecture</a>, Christopher J Hughes, Praful Kaul, Sarita V Adve, Rohit Jain, Chanik Park, Jayanth Srinivasan, 28th Annual International Symposium on Computer Architecture, 2001. Proceedings, 254--265<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/jilp00.ps" target="blank">Code transformations to improve memory parallelism</a>, Vijay S Pai, Sarita Adve, The Journal of Instruction Level Parallelism, special issue on the best papers from MICRO-32, vol. 2, 147--155, November, 2000, <em> (http://www.jilp.org/vol2). A shorter version of this paper appeared in the  32nd International Symposium on Microarchitecture (MICRO-32), November 1999, 147-155</em><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca00.pdf" target="blank">Reconfigurable caches and their application to media processing</a>, Parthasarathy Ranganathan, Sarita Adve, Norman P Jouppi, 27th International Symposium on Computer Architecture, June 2000, 214-224<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca99.ps" target="blank">Improving the accuracy vs. speed tradeoff for simulating shared-memory multiprocessors with ILP processors</a>, Murthy Durbhakula, Vijay S Pai, Sarita Adve, 3rd International Symposium on High-Performance Computer Architecture, January 1999, 23-32, <em>An extended version with some additional data appears as Technical Report #9802, Department of Electrical and Computer Engineering, Rice University , April 1998, revised December 1998</em><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca99.pdf" target="blank">Performance of image and video processing with general-purpose processors and media ISA extensions</a>, Parthasarathy Ranganathan, Sarita Adve, Norman P Jouppi, 26th International Symposium on Computer Architecture, May 1999, 124-135<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/ieee_proc99.ps" target="blank">Recent advances in memory consistency models for hardware shared memory systems</a>, Sarita V Adve, Vijay S Pai, Parthasarathy Ranganathan, Proceedings of the IEEE, vol. 87, no. 3, 445--455, March, 1999<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/ieee_toc99.ps" target="blank">The impact of exploiting instruction-level parallelism on shared-memory multiprocessors</a>, Vijay S Pai, Parthasarathy Ranganathan, Hazim Abdel-Shafi, Sarita Adve, IEEE Transactions on Computers, vol. 48, no. 2, 218--226, February, 1999<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/models_framework.ps" target="blank">Using information from the programmer to implement system optimizations without violating sequential consistency</a>, Sarita V Adve, Provisionally accepted for the Journal of Parallel and Distributed Computing (JPDC), June, 1998, <em>Available as Rice University ECE Technical Report 9603, March 1996, revised June 1998</em><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca98.ps" target="blank">Analytic evaluation of shared-memory systems with ILP processors</a>, Daniel J Sorin, Vijay S Pai, Sarita V Adve, Mary K Vernon, David A Wood, 25th International Symposium on Computer Architecture, June 1998, 380-391<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca98_tr.ps" target="blank">A customized MVA model for ILP multiprocessors</a>, Daniel J Sorin, Mary K Vernon, Vijay S Pai, Sarita V Adve, David A Wood, Technical Report #1369, Computer Sciences Department, University of Wisconsin -- Madison, April 1998, <em>Also available as Technical Report #9803, Department of Electrical and Computer Engineering, Rice University . (Provides details of the model discussed in the ISCA'98 paper above)</em><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca90_retro.ps" target="blank">Retrospective: weak ordering - a new definition</a>, Sarita V Adve, Mark D Hill, 25 Years of the International Symposia on Computer Architecture (selected papers), 63--66, 1998<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/asplos98.ps" target="blank">Performance of database workloads on shared-memory systems with out-of-order processors</a>, Parthasarathy Ranganathan, Kourosh Gharachorloo, Sarita V Adve, Luiz Andr{\'e} Barroso, 8th International Conference on Architectural Support for Programming Languages and Operating Systems,October 1998, 307-318<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.illinois.edu/~sadve/Publications/hicss.ps" target="blank">Changing interaction of compiler and architecture</a>, Sarita V Adve, Doug Burger, Rudolf Eigenmann, Alasdair Rawsthorne, Michael D Smith, Catherine H Gebotys, Mahmut T Kandemir, David J Lilja, AN Choudbary, Jesse Zhixi Fang, others, IEEE Computer, vol. 30, no. 12, 51--58, December, 1997<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/rsim_manual.ps" target="blank">RSIM Reference Manual: version 1.0</a>, Vijay S Pai, Parthasarathy Ranganathan, Sarita V Adve, Technical Report 9705, Department of Electrical and Computer Engineering, Rice University, August 1997<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca97.ps" target="blank">The interaction of software prefetching with ILP processors in shared-memory systems</a>, Parthasarathy Ranganathan, Vijay S Pai, Hazim Abdel-Shafi, Sarita V Adve, 24th International Symposium on Computer Architecture, June 1997, 144-156<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/spaa97.ps" target="blank">Using speculative retirement and larger instruction windows to narrow the performance gap between memory consistency models</a>, Parthasarathy Ranganathan, Vijay S Pai, Sarita V Adve, Proceedings of the ninth annual ACM symposium on Parallel algorithms and architectures, 199--210, June, 1997, <em>(<a href=\"Pubs/p199-ranganathan.pdf\"> pdf </a>)</em><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca3_remote_writes.ps" target="blank">An evaluation of fine-grain producer-initiated communication in cache-coherent multiprocessors</a>, Hazim Abdel-Shafi, Jonathan Hall, Sarita V Adve, Vikram S Adve, Third International Symposium on High-Performance Computer Architecture, 1997., 204--215<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca3_ilp.ps" target="blank">The impact of instruction-level parallelism on multiprocessor performance and simulation methodology</a>, Vijay S Pai, Parthasarathy Ranganathan, Sarita V Adve, Third International Symposium on High-Performance Computer Architecture, 1997., 72--83<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/tcca1097.ps" target="blank">RSIM: An execution-driven simulator for ILP-based shared-memory multiprocessors and uniprocessors</a>, Vijay S Pai, Parthasarathy Ranganathan, Sarita V Adve, IEEE Technical Committee on Computer Architecture Newsletter, February, 1997, <em>An earlier version of this paper appeared in the  3rd Workshop on Computer Architecture Education (held in conjunction with the 3rd International Symposium on High Performance Computer Architecture), February 1997</em><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/computer96.pdf" target="blank">Shared memory consistency models: A tutorial</a>, Sarita V Adve, Kourosh Gharachorloo, IEEE computer, vol. 29, no. 12, 66--76, December, 1996<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/asplos96.ps" target="blank">An evaluation of memory consistency models for shared-memory systems with ILP processors</a>, Vijay S Pai, Parthasarathy Ranganathan, Sarita V Adve, Tracy Harton, 7th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VII), October 1996, 12-23<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca2.ps" target="blank">A comparison of entry consistency and lazy release consistency implementations</a>, Sarita V Adve, Alan L Cox, Sandhya Dwarkadas, Ramakrishnan Rajamony, Willy Zwaenepoel, Proceedings., Second International Symposium on High-Performance Computer Architecture, 1996, 26--37<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca_workshop_94.ps" target="blank">Replacing locks by higher-level primitives</a>, Sarita V Adve, Alan L Cox, Sandhya Dwarkadas, Willy Zwaenepoel, 4th Workshop on Scalable Shared-Memory Multiprocessors, Chicago, May, 1994, <em>Technical Report #TR94-237, Department of Computer Science, Rice University, 1994</em><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/thesis.pdf" target="blank">Designing memory consistency models for shared-memory multiprocessors</a>, Sarita Vikram Adve, Available as Computer Sciences Technical Report #1198, University of Wisconsin , Madison , December 1993<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/plpc_tr.ps" target="blank">Sufficient system requirements for supporting the PLpc memory model</a>, Sarita V Adve, Kourosh Gharachorloo, Anoop Gupta, John L Hennessy, Mark D Hill, Computer Sciences Technical Report #1200, University of Wisconsin, Madison, December 1993, <em>Also available as Technical Report #CSL-TR-93-595, Stanford University, December 1993</em><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/spec_tr.ps" target="blank">Specifying system requirements for memory consistency models</a>, Kourosh Gharachorloo, Sarita V Adve, Anoop Gupta, John L Hennessy, Mark D Hill, Technical Report #CSL-TR-93-594, Stanford University, December 1993, <em>Also available as Computer Sciences Technical Report #1199, University of Wisconsin, Madison , December 1993</em><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/tpds93.ps" target="blank">A unified formalization of four shared-memory models</a>, Sarita V Adve, Mark D Hill, IEEE Transactions on Parallel and Distributed Systems, vol. 4, no. 6, 613--624, 1993<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/drf1_tr.ps" target="blank">Sufficient conditions for implementing the data-race-free-1 memory model</a>, Sarita V Adve, Mark D Hill, Computer Sciences Technical Report #1107, University of Wisconsin, Madison, September 1992<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/jpdc92.ps" target="blank">Programming for different memory consistency models</a>, Kourosh Gharachorloo, Sarita V Adve, Anoop Gupta, John L Hennessy, Mark D Hill, Journal of parallel and distributed computing, vol. 15, no. 4, 399--407, August, 1992<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.dataraces.ps" target="blank">Detecting data races on weak memory systems</a>, Sarita V Adve, Mark D Hill, Barton P Miller, Robert HB Netzer, 18th Annual International Symposium on Computer Architecture, May 1991, 234-243<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.coherence.ps" target="blank">Comparison of hardware and software cache coherence schemes</a>, Sarita V Adve, Vikram S Adve, Mark D Hill, Mary K Vernon, 18th Annual International Symposium on Computer Architecture, May 1991, 298-308, <em>Also appears in The Cache-Coherence Problem in Shared-Memory Multiprocessors: Hardware Solutions, edited by Milo Tomasevic and Veljko Milutinovic, IEEE Computer Society Press, 1993. An extended version appears in Computer Sciences Technical Report #1012, University of Wisconsin , Madison, March 1991</em><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/icpp90.ps" target="blank">Implementing Sequential Consistency in Cache-Based Systems.</a>, Sarita V Adve, Mark D Hill, others, 1990 International Conference on Parallel Processing, August 1990, I47-I50<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca90.ps" target="blank">Weak ordering-a new definition</a>, Sarita V Adve, Mark D Hill, Proceedings., 17th Annual International Symposium on Computer Architecture, 1990, 2--14<br/>&nbsp;<br/></li>
</ul>
<p class="hetero_subtitle_style">&nbsp;</p>
<p class="style12">
    <a name="talks"><span class="style15">Talks</span></a><br style="clear:both"/>
</p>
<p class="pubs_back_to_top"><a href="#top">Top</a></p>

<ul type="disc">
    <li class="style12 pubs_margin"><a href="Talks/17-iiswc-sinclair-heterosync.pdf">HeteroSync: A Benchmark Suite for Fine-Grained Synchronization on Tightly Coupled GPUs</a> , Matthew D. Sinclair, Johnathan Alsop, and Sarita V. Adve, to appear in the IEEE International Symposium on Workload Characterization (IISWC), October 2017.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/17-isca-sinclair-rats.pdf">Chasing Away RAts: Semantics and Evaluation for Relaxed Atomics on Heterogeneous Systems</a>, at International Symposium on Computer Architecture (ISCA), June 2017. <a href="Talks/17-isca-sinclair-rats-pitch.pdf">Lightning Talk</a><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/17-hipeac.pdf">Coherence, Consistency, and Deja vu: Memory Hierarchies in the Era of Specialization</a> , Keynote talk at the High Performance and Embedded Architecture and Compilation conference (HiPEAC), January 2017. <a href="https://youtu.be/kjFjL_vTUWU">Video</a> .<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/16-micro-venkatagiri-approxilyzer.pptx">Approxilyzer: Towards A Systematic Framework for Instruction-Level Approximate Computing and its Application to Hardware Resiliency</a> , at 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), October 2016<br/>&nbsp;<br/></li><li class="style12 pubs_margin">GSI: A GPU Stall Inspector to Characterize the Source of Memory Stalls for Tightly Coupled GPUs, at the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), April 2016.<br/>&nbsp;<br/></li><li class="style12 pubs_margin">DeNovo: Energy-Efficient Memory Hierarchy for Heterogeneous Systems, at TI, January 2016.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/15-micro-sinclair-scopes.pdf">Efficient GPU Synchronization without Scopes: Saying No to Complex Consistency Models</a> , at 48th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), December 2015. <a href="Talks/15-micro-sinclair-scopes-pitch.pdf">Lightning Talk</a><br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/15-wddd-panel-sadve.pptx">Debunking or Deconstructing the End of Moore's Law</a> , Panelist, WDDD'15, held in conjunction with ISCA'15, Portland, June 2015.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/15-sinclair-stash.pdf">Stash: Have Your Scratchpad and Cache it Too</a> , at International Symposium on Computer Architecture (ISCA), June 2015.<br/>&nbsp;<br/></li><li class="style12 pubs_margin">Stash: Have Your Scratchpad and Cache it Too, Ecole Polytechnique Federale de Lausanne, April 2015.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/15-wacas.pptx">Approximate Computing: (Old) Hype or New Frontier?</a> , keynote at the 2nd Annual WACAS, March 2015.<br/>&nbsp;<br/></li><li class="style12 pubs_margin">Eliminating On-Chip Traffic Waste: Are We There Yet?, at IEEE International Symposium on Performance Analysis of Systems and Software, March 2015.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/15-asplos.pptx">DeNovoSync: Efficient Support for Arbitrary Synchronization without Writer-Initiated Invalidations</a> , at ASPLOS 2015, March 2015.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/15-pradeep-hipeac.pptx">Hardware Fault Recovery for I/O Intensive Applications</a>, at High Performance and Embedded Architecture and Compilation, January 2015.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/15-rakesh-hipeac.pptx">Revisiting the Complexity of Hardware Cache Coherence and Some Implications</a>, at High Performance and Embedded Architecture and Compilation, January 2015.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/14-epfl.pptx">DeNovo: A Software-Driven Rethinking of the Memory Hierarchy</a>, at Ecole Polytechnique Federale de Lausanne, September 2014.<br/>&nbsp;<br/></li><li class="style12 pubs_margin">Stash: Have Your Scratchpad and Cache it Too, at NVIDIA Research, July 2014.<br/>&nbsp;<br/></li><li class="style12 pubs_margin">Exploiting Software Information for an Efficient Memory Hierarchy, at Cavium Networks, July 2014.<br/>&nbsp;<br/></li><li class="style12 pubs_margin">Exploiting Software Information for an Efficient Memory Hierarchy, at Qualcomm Research -- San Diego, June 2014.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/ISCA_2014_GangES_shari.pptx">GangES: Gang Error Simulation for Hardware Resiliency Evaluation</a>, at International Symposium on Computer Architecture (ISCA), June 2014.<br/>&nbsp;<br/></li><li class="style12 pubs_margin">Exploiting Software Information for an Efficient Memory Hierarchy, at Qualcomm Research -- Raleigh, June 2014.<br/>&nbsp;<br/></li><li class="style12 pubs_margin">Exploiting Software Information for an Efficient Memory Hierarchy, at Oracle Labs, April 2014.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/14-wisconsin.pptx">DeNovo: A Software Driven Rethinking of the Memory Hierarchy</a>, at University of Wisconsin-Madison, February 2014.<br/>&nbsp;<br/></li><li class="style12 pubs_margin">Addressing the Hardware Challenges of Tightly Coupled Heterogeneous Architectures, at Qualcomm Research, September 2013.<br/>&nbsp;<br/></li><li class="style12 pubs_margin">Addressing the Hardware Challenges of Tightly Coupled Heterogeneous Architectures, at Qualcomm Research, May 2013.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/13-denovond-asplos.pptx">DeNovoND: Efficient Hardware Support for Disciplined Non-Determinism at ASPLOS 2013</a>, March 2013.<br/>&nbsp;<br/></li><li class="style12 pubs_margin">Rethinking Parallel Languages and Hardware. Distinguished lecture series at the University of Toronto, March 2013.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/13-wodet.pptx">The Imperative of Disciplined Parallelism: A Hardware Architect's Perspective</a>. Keynote at the 4th Workshop on Determinism and Correctness in Parallel Programming (WoDet), held with ASPLOS'13, March 2013.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/14-epfl.pptx">DeNovo: A Software-Driven Rethinking of the Memory Hierarchy</a>. At ASPLOS PC symposium, University of California at Berkeley, October 2012.<br/>&nbsp;<br/></li><li class="style12 pubs_margin">SWAT: SoftWare Anomaly Treatment. At DOE (ICiS) sponsored workshop titled "Addressing Failures in Exascale Computing," August 2012.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="specialization/Pubs/12-HotPar-VAdve-pres.pdf">Virtual Instruction Set Computing for Heterogenous Systems</a> (Teaser Presentation), in HotPar 2012, June 2012<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://www.youtube.com/watch?v=9hbJ8_9oZs0">Acceptance speech</a> at the Anita Borg Institute Women of Vision awards ceremony, May 2012.<br/>&nbsp;<br/></li><li class="style12 pubs_margin">Hardware-Level Reliability Does Not Matter in the Data Centre. Panelist at Workshop on Silicon Errors in Logic - System Effects (SELSE), March 2012.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~shari2/talks/12-dsn.pptx">Low-cost Program-level Detectors for Reducing Silent Data Corruptions</a> by Siva Hari at DSN, 2012<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~shari2/talks/12-asplos-relyzer.pptx">Relyzer: Exploiting Application-Level Fault Equivalence to Analyze Application Resiliency to Transient Faults</a> by Siva Hari at ASPLOS, 2012<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/11-denovo-pact.pptx">DeNovo: Rethinking the Multicore Memory Hierarchy for Disciplined Parallelism</a>, in the best paper session of PACT 2011, October 2011.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/11-ics-keynote.pdf">Rethinking Shared-Memory Languages and Hardware</a> , keynote at ICS, June 2011. Here is a <a href="http://www.youtube.com/watch?v=Xy5_LOPBbOI">video</a> of a similar talk given at the Triangle distinguished lecture series, Duke University, April 2011.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/10-denovo-upcrc-seminar.pptx">DeNovo: Rethinking the Multicore Memory Hierarchy for Disciplined Parallelism in the "UPCRC Seminar"<a>, sponsored by Intel and Microsoft, December 2010.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/10-pradeep-gsrc-eseminar.pdf">SWAT: A Complete Solution for In-Core Fault Resiliency</a> in "GSRC eSeminar series", October 2010.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/10-pldi-adve-boehm-tutorial.pdf">Semantics of Shared Variables and Synchronization a.k.a. Memory Models</a>, tutorial by S. V. Adve and H.-J. Boehm at PLDI, June 2010.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/10-denovo-upcrc-summit.pptx">DeNovo: Rethinking Hardware for Disciplined Parallelism</a> in the "UPCRC Illinois Summit", sponsored by Intel and Microsoft, March 2010.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/10-acar.pptx">Rethinking Hardware and Software for Disciplined Parallelism</a> , in the "Advancing Computer Architecture Research" workshop sponsored by CRA/CCC, Feb 2010.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/10-MI-denovo.pptx">Memory Models: A Case for Rethinking Parallel Languages and Hardware</a> , a distinguished lecture by Sarita Adve at the University of Michigan, Feb 2010.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/10-MI-swat.pptx">SWAT: Designing Resilient Hardware by Treating Software Anomalies</a> , an invited talk by Sarita Adve at the University of Michigan, Feb 2010. Versions of this talk have been given at various places, including Wisconsin, Intel, and various GSRC meetings.<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Talks/09-podc-spaa-memory-models.ppt">Memory Models: A Case for Rethinking Parallel Languages and Hardware</a> , keynote talk at a plenary session of PODC and SPAA, Aug 2009.<br/>&nbsp;<br/></li>
</ul>
<p>
    &nbsp;
</p>

<p class="style12">
    <a name="phd"><span class="style15">Ph.D. Thesis</span></a><br style="clear:both"/>
</p>
<p class="pubs_back_to_top"><a href="#top">Top</a></p>

<ul type="disc">

    <li class="style12 pubs_margin"><a href="Pubs/msinclair-thesis.pdf" target="blank">Efficient Coherence and Consistency for Specialized Memory Hierarchies</a>, Matthew Sinclair, 2017<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/Dissertation_Sung_Hyojin.pdf" target="blank">DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism</a>, Hyojin Sung, 2015<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/Komuravelli_Rakesh_PhDThesis.pdf" target="blank">Exploiting Software Information for an Efficient Memory Hierarchy</a>, Rakesh Komuravelli, 2014<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/Siva_Kumar_Hari-thesis.pdf" target="blank">Preserving Application Reliability on Unreliable Hardware</a>, Siva Kumar Sastry Hari, 2013<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/pradeep-ramachandran-thesis.pdf" target="blank">Detecting and Recovering from In-core Hardware Faults through Software Anomaly Treatment</a>, Pradeep Ramachandran, 2011<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/alex-li-thesis.pdf" target="blank">SWAT: Designing Resilient Hardware by Treating Software Anomalies</a>, Man-Lap Li, 2009<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/jerry-li-phd-thesis.pdf" target="blank">Soft Error Modeling And Analysis for Microprocessors</a>, Xiaodong Li, 2008<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/srinivsn-phd-thesis.pdf" target="blank">Lifetime Reliability Aware Microprocessors</a>, Jayanth Srinivasan, 2006<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/sasanka-phd-thesis.pdf" target="blank">ALP: Energy Efficient Support for All Levels of Parallelism for Complex Media Applications</a>, Ruchira Sasanka, 2005<br/>&nbsp;<br/></li><li class="style12 pubs_margin">General-Purpose Processors for Multimedia Applications: Predictability and Energy Efficiency, Christopher Hughes, 2003<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/phdthesis-pai.pdf" target="blank">Exploiting Instruction-Level Parallelism for Memory System Performance</a>, Vijay Pai, 2000<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/2000_PhdThesis_ParthaRanganathan.pdf" target="blank">General-Purpose Architectures for Media Processing and Database Workloads</a>, Parthasarathy Ranganthan, 2000<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="http://rsim.cs.uiuc.edu/~sadve/Publications/thesis.pdf" target="blank">Designing Memory Consistency Models for Shared-Memory Multiprocessors</a>, Sarita V. Adve,  1993, Available as Computer Sciences Technical Report #1198, University of Wisconsin, Madison.<br/>&nbsp;<br/></li>

</ul>
<p class="hetero_subtitle_style">&nbsp;</p>
<p class="style12">
    <a name="ms"><span class="style15">M.S. Thesis</span></a><br style="clear:both"/>
</p>
<p class="pubs_back_to_top"><a href="#top">Top</a></p>

<ul type="disc">
    <li class="style12 pubs_margin"><a href="Pubs/Lin_thesis.pdf" target="blank">Intelligent Scheduling for Simultaneous CPU-GPU Applications</a>, Lin Cheng, 2017<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/alsop.ms.thesis.pdf" target="blank">GSI: A GPU Stall Inspector to Characterize the Source of Memory Stalls for Tightly Coupled GPUs</a>, Johnathan Alsop, 2016<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/smolinski.ms.thesis.pdf" target="blank">Eliminating On-Chip Traffic Waste: Are We There Yet?</a>, Robert Smolinski, 2013<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/komuravelli.ms.thesis.pdf" target="blank">Verification and Performance of the DeNovo Cache Coherence Protocol</a>, Rakesh Komuravelli, 2010<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/hari.ms.thesis.pdf" target="blank">Low-cost Hardware Fault Detection and Diagnosis for Multicore Systems Running Multithreaded Workloads</a>, Siva Kumar Sastry Hari, 2009<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/Ramachandran.ms.thesis.pdf" target="blank">Limitations of the MTTF metric for architecture-level lifetime reliability analysis</a>, Pradeep Ramachandran, 2007<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/li.ms.thesis.pdf" target="blank">Data-Level and Thread-Level Parallelism in Emerging Multimedia Applications</a>, Man-Lap (Alex) Li, 2005<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/gupta.ms.thesis.pdf" target="blank">Joint Processor-Memory Adaptation for Energy for General-Purpose Applications</a>, Ritu Gupta, 2004<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/vardhan.ms.thesis.pdf" target="blank">Integrated Global and Per-Application Cross-Layer Adaptations for Saving Energy</a>, Vibhore Vardhan, 2004<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/chris_hughes_ms.pdf" target="blank">Prefetching Linked Data Structures in Systems with Merged DRAM-Logic</a>, Chris J. Hughes, 2002<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/rohit-jain.ms.ps" target="blank">Soft Real-Time Scheduling on a Simultaneous Multithreaded Processor</a>, Rohit Jain, 2002<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/pkaulmsthesis.pdf" target="blank">Variability in the Execution of Multimedia Applications and Implications for Architecture</a>, Praful Kaul, 2002<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/ruchira_ms.pdf" target="blank">Combining Intra-Frame with Inter-Frame Hardware Adaptations to Save Energy</a>, Ruchira Sasanka, 2002<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/srinivsn-ms-thesis.pdf" target="blank">Architectural Adaptation for Thermal Control</a>, Jayanth Srinivasan, 2002<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/murthy_ms.ps" target="blank">Improving the Speed vs. Accuracy Tradeoff for Simulating Shared-Memory Multiprocessors with ILP Processors</a>, S. Murthy Durbhakula, 1998<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/hazim_ms.ps" target="blank">Fine-Grain Producer-Initiated Communication in Cache-Coherent Multiprocessors</a>, Hazim Abdel-Shafi, 1997<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/vijay_ms.ps" target="blank">The Impact of Instruction-Level Parallelism on Multiprocessor Performance and Simulation Methodology</a>, Vijay Pai, 1997<br/>&nbsp;<br/></li><li class="style12 pubs_margin"><a href="Pubs/partha_ms.ps" target="blank">An Evaluation of Memory Consistency Models for Shared-Memory Systems with ILP Processors</a>, Parthasarathy Ranganathan, 1997<br/>&nbsp;<br/></li>
</ul>

                    </td>
                    
                    <!--MAIN CONTENTS ENDS HERE-->
                </tr>
                </tbody>
            </table>
        </td>
        <td class="shadow_right"></td>
    </tr>
    <!--FOOTER STARTS HERE-->
    <tr>
        <td class="shadow_left">&nbsp;</td>
        <td class="middle_spacer">
            <div class="bottom_content"></div>
        </td>
        <td class="shadow_right">&nbsp;</td>
    </tr>
    <tr>
        <td class="shadow_left">&nbsp;</td>
        <td class="bottom_link_container">
            <p>
            </p>
            <p>
                <!-- All Right Reserved &copy; 2006 by bprizze<br /> -->
                <!-- http://heartlessg.4uhost.info Web Master -->
            </p>
        </td>
        <td class="shadow_right">&nbsp;</td>
    </tr>
    <!--FOOTER ENDS HERE-->
    </tbody>
</table>
</body>
</html>
