Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Inside
Version: N-2017.09-SP2
Date   : Fri Mar 31 19:05:34 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: circle_y[0]
              (input port)
  Endpoint: is_inside (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  circle_y[0] (in)                         0.00       0.00 r
  U99/Y (CLKINVX1)                         0.04       0.04 f
  U98/Y (NAND2X1)                          0.12       0.16 r
  U97/Y (CLKINVX1)                         0.07       0.23 f
  U95/Y (AO21X1)                           0.26       0.49 f
  U94/Y (OAI21XL)                          0.19       0.68 r
  U93/Y (NOR2X1)                           0.10       0.78 f
  U92/Y (AOI2BB2X1)                        0.26       1.04 f
  U90/Y (AO21X1)                           0.28       1.33 f
  U89/Y (OA21XL)                           0.21       1.53 f
  U87/Y (NAND2X1)                          0.10       1.63 r
  U84/Y (XNOR2X1)                          0.20       1.83 f
  U66/Y (OAI21XL)                          0.22       2.05 r
  U65/Y (NAND2X1)                          0.11       2.16 f
  U47/Y (OAI31XL)                          0.23       2.39 r
  U46/Y (OAI211X1)                         0.14       2.54 f
  U36/Y (OAI33X1)                          0.10       2.64 r
  is_inside (out)                          0.00       2.64 r
  data arrival time                                   2.64
  -----------------------------------------------------------
  (Path is unconstrained)


1
