<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ParaNut SystemC Model: interconnect.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ParaNut SystemC Model
   </div>
   <div id="projectbrief">A SystemC Model of the ParaNut architecture</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">interconnect.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="interconnect_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">  This file is part of the ParaNut project.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">  Copyright (C) 2020 Alexander Bahle &lt;alexander.bahle@hs-augsburg.de&gt;</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">      Hochschule Augsburg, University of Applied Sciences</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">  Description:</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">    This is a SystemC model of a Wishbone interconnect exclusively for</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">    simulation purpose.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">    Features 1 master input and CFG_NUT_SIM_MAX_PERIPHERY slave outputs (see config)</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">  Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">  are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">  1. Redistributions of source code must retain the above copyright notice, this</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">     list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">  2. Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">     this list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">     other materials provided with the distribution.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">  DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">  ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">  (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">  LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">  ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">  SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *************************************************************************/</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef _INTERCONNECT_H</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define _INTERCONNECT_H</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="paranut-peripheral_8h.html">paranut-peripheral.h</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="struct_s_inter_periph.html">   43</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_s_inter_periph.html">SInterPeriph</a> {</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="struct_s_inter_periph.html#af7dbe736d0f29e856501a4526e3d484c">   44</a></span>&#160;    <a class="code" href="group__helpers.html#ga18ac138ca5036254cfd4d9eba618b9b7">TWord</a> <a class="code" href="struct_s_inter_periph.html#af7dbe736d0f29e856501a4526e3d484c">adr</a>;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="struct_s_inter_periph.html#a5792aefe4987ab2d196f4b607fbf2c93">   45</a></span>&#160;    <span class="keywordtype">size_t</span> <a class="code" href="struct_s_inter_periph.html#a5792aefe4987ab2d196f4b607fbf2c93">size</a>;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_s_inter_periph.html#a1433900a3fe9ce7772d2de99da46beec">   46</a></span>&#160;    <a class="code" href="class_m_peripheral.html">MPeripheral</a> *<a class="code" href="struct_s_inter_periph.html#a1433900a3fe9ce7772d2de99da46beec">p</a>;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;};</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// **************** MInterconnect *************</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="class_m_interconnect.html">   50</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_m_interconnect.html">MInterconnect</a> : ::sc_core::sc_module {</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="comment">// Ports (WISHBONE slave)...</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="class_m_interconnect.html#a9fafa3bf2c19ea57f8ffd36724480722">   53</a></span>&#160;    sc_in_clk           <a class="code" href="class_m_interconnect.html#a9fafa3bf2c19ea57f8ffd36724480722">clk_i</a>; <span class="comment">// clock input</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="class_m_interconnect.html#a543b49f29b60b599483d9cdd01ad2743">   54</a></span>&#160;    sc_in&lt;bool&gt;         <a class="code" href="class_m_interconnect.html#a543b49f29b60b599483d9cdd01ad2743">rst_i</a>; <span class="comment">// reset</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="class_m_interconnect.html#aa83547d69f530f8028322ead7ec79974">   56</a></span>&#160;    sc_in&lt;bool&gt;         <a class="code" href="class_m_interconnect.html#aa83547d69f530f8028322ead7ec79974">stb_i</a>; <span class="comment">// strobe input</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="class_m_interconnect.html#ae7f2111a1853a94ffc194a47c65eed4b">   57</a></span>&#160;    sc_in&lt;bool&gt;         <a class="code" href="class_m_interconnect.html#ae7f2111a1853a94ffc194a47c65eed4b">cyc_i</a>; <span class="comment">// cycle valid input</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="class_m_interconnect.html#a82b57439f34a5bd5f51db7d9d5ffe747">   58</a></span>&#160;    sc_in&lt;bool&gt;         <a class="code" href="class_m_interconnect.html#a82b57439f34a5bd5f51db7d9d5ffe747">we_i</a>;  <span class="comment">// indicates write transfer</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="class_m_interconnect.html#ad9d4c9d771d0247420357c75fdcf19d5">   59</a></span>&#160;    sc_out&lt;sc_uint&lt;3&gt; &gt; <a class="code" href="class_m_interconnect.html#ad9d4c9d771d0247420357c75fdcf19d5">cti_i</a>; <span class="comment">// cycle type identifier</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="class_m_interconnect.html#ad92475b6700e8c9f3e1b551baa8c1036">   60</a></span>&#160;    sc_out&lt;sc_uint&lt;2&gt; &gt; <a class="code" href="class_m_interconnect.html#ad92475b6700e8c9f3e1b551baa8c1036">bte_i</a>; <span class="comment">// burst type extension</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="class_m_interconnect.html#a27d5f1b1eed300fc4e4666b09be60bcc">   61</a></span>&#160;    sc_in&lt;sc_uint&lt;<a class="code" href="group__config__memu.html#ga843cb1e0d9543382030cd6d7f9817884">CFG_MEMU_BUSIF_WIDTH</a>/8&gt; &gt;  <a class="code" href="class_m_interconnect.html#a27d5f1b1eed300fc4e4666b09be60bcc">sel_i</a>; <span class="comment">// byte select inputs</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="class_m_interconnect.html#aa0e9179a557ac8ce58775a7e93c5647d">   62</a></span>&#160;    sc_out&lt;bool&gt;        <a class="code" href="class_m_interconnect.html#aa0e9179a557ac8ce58775a7e93c5647d">ack_o</a>; <span class="comment">// normal termination</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="class_m_interconnect.html#ad818fc032126ba98cd9b0929fe9998ae">   63</a></span>&#160;    sc_out&lt;bool&gt;        <a class="code" href="class_m_interconnect.html#ad818fc032126ba98cd9b0929fe9998ae">err_o</a>; <span class="comment">// termination w/ error</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="class_m_interconnect.html#abcee61942ec34547595c39a42c5ab102">   64</a></span>&#160;    sc_out&lt;bool&gt;        <a class="code" href="class_m_interconnect.html#abcee61942ec34547595c39a42c5ab102">rty_o</a>; <span class="comment">// termination w/ retry</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="class_m_interconnect.html#a1d5efa0f9c6732712fa7e33486adf84c">   66</a></span>&#160;    sc_in&lt;sc_uint&lt;32&gt; &gt; <a class="code" href="class_m_interconnect.html#a1d5efa0f9c6732712fa7e33486adf84c">adr_i</a>; <span class="comment">// address bus inputs</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="class_m_interconnect.html#ac0fc96de920b68a5c6f05f7cc33f885e">   67</a></span>&#160;    sc_in&lt;sc_uint&lt;CFG_MEMU_BUSIF_WIDTH&gt; &gt;    <a class="code" href="class_m_interconnect.html#ac0fc96de920b68a5c6f05f7cc33f885e">dat_i</a>; <span class="comment">// input data bus</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="class_m_interconnect.html#a2147a85b60f9231eac333f847326de74">   68</a></span>&#160;    sc_out&lt;sc_uint&lt;CFG_MEMU_BUSIF_WIDTH&gt; &gt;   <a class="code" href="class_m_interconnect.html#a2147a85b60f9231eac333f847326de74">dat_o</a>; <span class="comment">// output data bus</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="comment">// Constructor...</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    SC_HAS_PROCESS (<a class="code" href="class_m_interconnect.html">MInterconnect</a>);</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="class_m_interconnect.html#ae13c240b4af22ca451909d0f2b12253b">   72</a></span>&#160;    <a class="code" href="class_m_interconnect.html#ae13c240b4af22ca451909d0f2b12253b">MInterconnect</a> (sc_module_name name)</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        : sc_module (name) {</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        SC_METHOD (InterconnectMethod);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;            sensitive &lt;&lt; stb_i &lt;&lt; cyc_i &lt;&lt; we_i &lt;&lt; sel_i &lt;&lt; cti_i &lt;&lt; bte_i;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;            sensitive &lt;&lt; adr_i &lt;&lt; dat_i;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> n = 0; n &lt; <a class="code" href="group__config__simulation.html#ga71aaeb571446f222b136d5a18e87816b">CFG_NUT_SIM_MAX_PERIPHERY</a>; n++)</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                sensitive &lt;&lt; ack[n] &lt;&lt; rty[n] &lt;&lt; err[n] &lt;&lt; dat[n];</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        num_peri_ = 0;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    }</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="comment">// Functions...</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="keywordtype">void</span> Trace (sc_trace_file * tf, <span class="keywordtype">int</span> level = 1);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keywordtype">void</span> AddSlave(<a class="code" href="group__helpers.html#ga18ac138ca5036254cfd4d9eba618b9b7">TWord</a> start_adr, <span class="keywordtype">size_t</span> <a class="code" href="struct_s_inter_periph.html#a5792aefe4987ab2d196f4b607fbf2c93">size</a>, <a class="code" href="class_m_peripheral.html">MPeripheral</a> *slave);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="comment">// Processes...</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="keywordtype">void</span> InterconnectMethod ();</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="keywordtype">int</span> num_peri_;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <a class="code" href="struct_s_inter_periph.html">SInterPeriph</a> peripherals_[<a class="code" href="group__config__simulation.html#ga71aaeb571446f222b136d5a18e87816b">CFG_NUT_SIM_MAX_PERIPHERY</a>];</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="comment">// Internal signals...</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    sc_signal&lt;bool&gt; stb[<a class="code" href="group__config__simulation.html#ga71aaeb571446f222b136d5a18e87816b">CFG_NUT_SIM_MAX_PERIPHERY</a>],</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                    ack[<a class="code" href="group__config__simulation.html#ga71aaeb571446f222b136d5a18e87816b">CFG_NUT_SIM_MAX_PERIPHERY</a>],</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                    rty[<a class="code" href="group__config__simulation.html#ga71aaeb571446f222b136d5a18e87816b">CFG_NUT_SIM_MAX_PERIPHERY</a>],</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                    err[<a class="code" href="group__config__simulation.html#ga71aaeb571446f222b136d5a18e87816b">CFG_NUT_SIM_MAX_PERIPHERY</a>];</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    sc_signal&lt;sc_uint&lt;CFG_MEMU_BUSIF_WIDTH&gt; &gt; dat[<a class="code" href="group__config__simulation.html#ga71aaeb571446f222b136d5a18e87816b">CFG_NUT_SIM_MAX_PERIPHERY</a>];</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;};</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#endif // _INTERCONNECT_H</span></div><div class="ttc" id="class_m_interconnect_html_aa83547d69f530f8028322ead7ec79974"><div class="ttname"><a href="class_m_interconnect.html#aa83547d69f530f8028322ead7ec79974">MInterconnect::stb_i</a></div><div class="ttdeci">sc_in&lt; bool &gt; stb_i</div><div class="ttdef"><b>Definition:</b> interconnect.h:56</div></div>
<div class="ttc" id="class_m_interconnect_html_a9fafa3bf2c19ea57f8ffd36724480722"><div class="ttname"><a href="class_m_interconnect.html#a9fafa3bf2c19ea57f8ffd36724480722">MInterconnect::clk_i</a></div><div class="ttdeci">sc_in_clk clk_i</div><div class="ttdef"><b>Definition:</b> interconnect.h:53</div></div>
<div class="ttc" id="group__helpers_html_ga18ac138ca5036254cfd4d9eba618b9b7"><div class="ttname"><a href="group__helpers.html#ga18ac138ca5036254cfd4d9eba618b9b7">TWord</a></div><div class="ttdeci">unsigned TWord</div><div class="ttdoc">Word type (32 Bit). </div><div class="ttdef"><b>Definition:</b> base.h:145</div></div>
<div class="ttc" id="class_m_interconnect_html_a543b49f29b60b599483d9cdd01ad2743"><div class="ttname"><a href="class_m_interconnect.html#a543b49f29b60b599483d9cdd01ad2743">MInterconnect::rst_i</a></div><div class="ttdeci">sc_in&lt; bool &gt; rst_i</div><div class="ttdef"><b>Definition:</b> interconnect.h:54</div></div>
<div class="ttc" id="class_m_interconnect_html"><div class="ttname"><a href="class_m_interconnect.html">MInterconnect</a></div><div class="ttdef"><b>Definition:</b> interconnect.h:50</div></div>
<div class="ttc" id="paranut-peripheral_8h_html"><div class="ttname"><a href="paranut-peripheral_8h.html">paranut-peripheral.h</a></div><div class="ttdoc">The MPeripheral class containing the interface for Wishbone slave peripherals. </div></div>
<div class="ttc" id="class_m_interconnect_html_a82b57439f34a5bd5f51db7d9d5ffe747"><div class="ttname"><a href="class_m_interconnect.html#a82b57439f34a5bd5f51db7d9d5ffe747">MInterconnect::we_i</a></div><div class="ttdeci">sc_in&lt; bool &gt; we_i</div><div class="ttdef"><b>Definition:</b> interconnect.h:58</div></div>
<div class="ttc" id="group__config__simulation_html_ga71aaeb571446f222b136d5a18e87816b"><div class="ttname"><a href="group__config__simulation.html#ga71aaeb571446f222b136d5a18e87816b">CFG_NUT_SIM_MAX_PERIPHERY</a></div><div class="ttdeci">#define CFG_NUT_SIM_MAX_PERIPHERY</div><div class="ttdoc">Simulation maximum peripherals number. </div><div class="ttdef"><b>Definition:</b> paranut-config.h:69</div></div>
<div class="ttc" id="class_m_interconnect_html_ad9d4c9d771d0247420357c75fdcf19d5"><div class="ttname"><a href="class_m_interconnect.html#ad9d4c9d771d0247420357c75fdcf19d5">MInterconnect::cti_i</a></div><div class="ttdeci">sc_out&lt; sc_uint&lt; 3 &gt; &gt; cti_i</div><div class="ttdef"><b>Definition:</b> interconnect.h:59</div></div>
<div class="ttc" id="class_m_interconnect_html_a27d5f1b1eed300fc4e4666b09be60bcc"><div class="ttname"><a href="class_m_interconnect.html#a27d5f1b1eed300fc4e4666b09be60bcc">MInterconnect::sel_i</a></div><div class="ttdeci">sc_in&lt; sc_uint&lt; CFG_MEMU_BUSIF_WIDTH/8 &gt; &gt; sel_i</div><div class="ttdef"><b>Definition:</b> interconnect.h:61</div></div>
<div class="ttc" id="class_m_interconnect_html_ad92475b6700e8c9f3e1b551baa8c1036"><div class="ttname"><a href="class_m_interconnect.html#ad92475b6700e8c9f3e1b551baa8c1036">MInterconnect::bte_i</a></div><div class="ttdeci">sc_out&lt; sc_uint&lt; 2 &gt; &gt; bte_i</div><div class="ttdef"><b>Definition:</b> interconnect.h:60</div></div>
<div class="ttc" id="struct_s_inter_periph_html_a1433900a3fe9ce7772d2de99da46beec"><div class="ttname"><a href="struct_s_inter_periph.html#a1433900a3fe9ce7772d2de99da46beec">SInterPeriph::p</a></div><div class="ttdeci">MPeripheral * p</div><div class="ttdef"><b>Definition:</b> interconnect.h:46</div></div>
<div class="ttc" id="class_m_interconnect_html_a2147a85b60f9231eac333f847326de74"><div class="ttname"><a href="class_m_interconnect.html#a2147a85b60f9231eac333f847326de74">MInterconnect::dat_o</a></div><div class="ttdeci">sc_out&lt; sc_uint&lt; CFG_MEMU_BUSIF_WIDTH &gt; &gt; dat_o</div><div class="ttdef"><b>Definition:</b> interconnect.h:68</div></div>
<div class="ttc" id="class_m_interconnect_html_aa0e9179a557ac8ce58775a7e93c5647d"><div class="ttname"><a href="class_m_interconnect.html#aa0e9179a557ac8ce58775a7e93c5647d">MInterconnect::ack_o</a></div><div class="ttdeci">sc_out&lt; bool &gt; ack_o</div><div class="ttdef"><b>Definition:</b> interconnect.h:62</div></div>
<div class="ttc" id="class_m_interconnect_html_ae7f2111a1853a94ffc194a47c65eed4b"><div class="ttname"><a href="class_m_interconnect.html#ae7f2111a1853a94ffc194a47c65eed4b">MInterconnect::cyc_i</a></div><div class="ttdeci">sc_in&lt; bool &gt; cyc_i</div><div class="ttdef"><b>Definition:</b> interconnect.h:57</div></div>
<div class="ttc" id="class_m_interconnect_html_ad818fc032126ba98cd9b0929fe9998ae"><div class="ttname"><a href="class_m_interconnect.html#ad818fc032126ba98cd9b0929fe9998ae">MInterconnect::err_o</a></div><div class="ttdeci">sc_out&lt; bool &gt; err_o</div><div class="ttdef"><b>Definition:</b> interconnect.h:63</div></div>
<div class="ttc" id="group__config__memu_html_ga843cb1e0d9543382030cd6d7f9817884"><div class="ttname"><a href="group__config__memu.html#ga843cb1e0d9543382030cd6d7f9817884">CFG_MEMU_BUSIF_WIDTH</a></div><div class="ttdeci">#define CFG_MEMU_BUSIF_WIDTH</div><div class="ttdoc">Busif Data Width. </div><div class="ttdef"><b>Definition:</b> paranut-config.h:214</div></div>
<div class="ttc" id="struct_s_inter_periph_html"><div class="ttname"><a href="struct_s_inter_periph.html">SInterPeriph</a></div><div class="ttdef"><b>Definition:</b> interconnect.h:43</div></div>
<div class="ttc" id="class_m_interconnect_html_ac0fc96de920b68a5c6f05f7cc33f885e"><div class="ttname"><a href="class_m_interconnect.html#ac0fc96de920b68a5c6f05f7cc33f885e">MInterconnect::dat_i</a></div><div class="ttdeci">sc_in&lt; sc_uint&lt; CFG_MEMU_BUSIF_WIDTH &gt; &gt; dat_i</div><div class="ttdef"><b>Definition:</b> interconnect.h:67</div></div>
<div class="ttc" id="struct_s_inter_periph_html_a5792aefe4987ab2d196f4b607fbf2c93"><div class="ttname"><a href="struct_s_inter_periph.html#a5792aefe4987ab2d196f4b607fbf2c93">SInterPeriph::size</a></div><div class="ttdeci">size_t size</div><div class="ttdef"><b>Definition:</b> interconnect.h:45</div></div>
<div class="ttc" id="class_m_interconnect_html_ae13c240b4af22ca451909d0f2b12253b"><div class="ttname"><a href="class_m_interconnect.html#ae13c240b4af22ca451909d0f2b12253b">MInterconnect::MInterconnect</a></div><div class="ttdeci">MInterconnect(sc_module_name name)</div><div class="ttdef"><b>Definition:</b> interconnect.h:72</div></div>
<div class="ttc" id="class_m_peripheral_html"><div class="ttname"><a href="class_m_peripheral.html">MPeripheral</a></div><div class="ttdoc">Class containing the interface for Wishbone slave peripherals. </div><div class="ttdef"><b>Definition:</b> paranut-peripheral.h:75</div></div>
<div class="ttc" id="class_m_interconnect_html_abcee61942ec34547595c39a42c5ab102"><div class="ttname"><a href="class_m_interconnect.html#abcee61942ec34547595c39a42c5ab102">MInterconnect::rty_o</a></div><div class="ttdeci">sc_out&lt; bool &gt; rty_o</div><div class="ttdef"><b>Definition:</b> interconnect.h:64</div></div>
<div class="ttc" id="struct_s_inter_periph_html_af7dbe736d0f29e856501a4526e3d484c"><div class="ttname"><a href="struct_s_inter_periph.html#af7dbe736d0f29e856501a4526e3d484c">SInterPeriph::adr</a></div><div class="ttdeci">TWord adr</div><div class="ttdef"><b>Definition:</b> interconnect.h:44</div></div>
<div class="ttc" id="class_m_interconnect_html_a1d5efa0f9c6732712fa7e33486adf84c"><div class="ttname"><a href="class_m_interconnect.html#a1d5efa0f9c6732712fa7e33486adf84c">MInterconnect::adr_i</a></div><div class="ttdeci">sc_in&lt; sc_uint&lt; 32 &gt; &gt; adr_i</div><div class="ttdef"><b>Definition:</b> interconnect.h:66</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
