Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Apr 18 05:16:28 2020
| Host         : LAPTOP-8D7LEK0E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mips_fpga_timing_summary_routed.rpt -pb mips_fpga_timing_summary_routed.pb -rpx mips_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1088 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top/mips/cu/ad/ctrl_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top/mips/cu/ad/ctrl_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top/mips/cu/ad/ctrl_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2454 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.441        0.000                      0                   33        0.280        0.000                      0                   33        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.441        0.000                      0                   33        0.280        0.000                      0                   33        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 2.477ns (54.218%)  route 2.092ns (45.782%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.553     5.074    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  clk_gen/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  clk_gen/count2_reg[2]/Q
                         net (fo=2, routed)           0.953     6.483    clk_gen/count2[2]
    SLICE_X33Y33         LUT4 (Prop_lut4_I2_O)        0.152     6.635 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.154     6.790    clk_gen/count20_carry_i_7_n_2
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.326     7.116 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.984     8.100    clk_gen/count20_carry_i_3_n_2
    SLICE_X32Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.224 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.224    clk_gen/count2[4]
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.625 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.625    clk_gen/count20_carry_n_2
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.739 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.739    clk_gen/count20_carry__0_n_2
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.853    clk_gen/count20_carry__1_n_2
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.967 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.967    clk_gen/count20_carry__2_n_2
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.081 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.081    clk_gen/count20_carry__3_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.195 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.195    clk_gen/count20_carry__4_n_2
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.309 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.309    clk_gen/count20_carry__5_n_2
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.643 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     9.643    clk_gen/count20_carry__6_n_8
    SLICE_X32Y37         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.441    14.782    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X32Y37         FDRE (Setup_fdre_C_D)        0.062    15.084    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 2.382ns (53.246%)  route 2.092ns (46.754%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.553     5.074    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  clk_gen/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  clk_gen/count2_reg[2]/Q
                         net (fo=2, routed)           0.953     6.483    clk_gen/count2[2]
    SLICE_X33Y33         LUT4 (Prop_lut4_I2_O)        0.152     6.635 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.154     6.790    clk_gen/count20_carry_i_7_n_2
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.326     7.116 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.984     8.100    clk_gen/count20_carry_i_3_n_2
    SLICE_X32Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.224 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.224    clk_gen/count2[4]
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.625 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.625    clk_gen/count20_carry_n_2
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.739 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.739    clk_gen/count20_carry__0_n_2
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.853    clk_gen/count20_carry__1_n_2
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.967 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.967    clk_gen/count20_carry__2_n_2
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.081 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.081    clk_gen/count20_carry__3_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.195 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.195    clk_gen/count20_carry__4_n_2
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.309 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.309    clk_gen/count20_carry__5_n_2
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.548 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     9.548    clk_gen/count20_carry__6_n_7
    SLICE_X32Y37         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.441    14.782    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X32Y37         FDRE (Setup_fdre_C_D)        0.062    15.084    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 2.366ns (53.078%)  route 2.092ns (46.922%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.553     5.074    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  clk_gen/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  clk_gen/count2_reg[2]/Q
                         net (fo=2, routed)           0.953     6.483    clk_gen/count2[2]
    SLICE_X33Y33         LUT4 (Prop_lut4_I2_O)        0.152     6.635 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.154     6.790    clk_gen/count20_carry_i_7_n_2
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.326     7.116 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.984     8.100    clk_gen/count20_carry_i_3_n_2
    SLICE_X32Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.224 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.224    clk_gen/count2[4]
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.625 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.625    clk_gen/count20_carry_n_2
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.739 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.739    clk_gen/count20_carry__0_n_2
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.853    clk_gen/count20_carry__1_n_2
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.967 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.967    clk_gen/count20_carry__2_n_2
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.081 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.081    clk_gen/count20_carry__3_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.195 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.195    clk_gen/count20_carry__4_n_2
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.309 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.309    clk_gen/count20_carry__5_n_2
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.532 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.532    clk_gen/count20_carry__6_n_9
    SLICE_X32Y37         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.441    14.782    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X32Y37         FDRE (Setup_fdre_C_D)        0.062    15.084    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 2.363ns (53.046%)  route 2.092ns (46.954%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.553     5.074    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  clk_gen/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  clk_gen/count2_reg[2]/Q
                         net (fo=2, routed)           0.953     6.483    clk_gen/count2[2]
    SLICE_X33Y33         LUT4 (Prop_lut4_I2_O)        0.152     6.635 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.154     6.790    clk_gen/count20_carry_i_7_n_2
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.326     7.116 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.984     8.100    clk_gen/count20_carry_i_3_n_2
    SLICE_X32Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.224 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.224    clk_gen/count2[4]
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.625 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.625    clk_gen/count20_carry_n_2
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.739 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.739    clk_gen/count20_carry__0_n_2
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.853    clk_gen/count20_carry__1_n_2
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.967 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.967    clk_gen/count20_carry__2_n_2
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.081 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.081    clk_gen/count20_carry__3_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.195 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.195    clk_gen/count20_carry__4_n_2
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.529 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.529    clk_gen/count20_carry__5_n_8
    SLICE_X32Y36         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.440    14.781    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X32Y36         FDRE (Setup_fdre_C_D)        0.062    15.083    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.575ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 2.342ns (52.824%)  route 2.092ns (47.176%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.553     5.074    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  clk_gen/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  clk_gen/count2_reg[2]/Q
                         net (fo=2, routed)           0.953     6.483    clk_gen/count2[2]
    SLICE_X33Y33         LUT4 (Prop_lut4_I2_O)        0.152     6.635 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.154     6.790    clk_gen/count20_carry_i_7_n_2
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.326     7.116 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.984     8.100    clk_gen/count20_carry_i_3_n_2
    SLICE_X32Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.224 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.224    clk_gen/count2[4]
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.625 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.625    clk_gen/count20_carry_n_2
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.739 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.739    clk_gen/count20_carry__0_n_2
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.853    clk_gen/count20_carry__1_n_2
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.967 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.967    clk_gen/count20_carry__2_n_2
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.081 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.081    clk_gen/count20_carry__3_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.195 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.195    clk_gen/count20_carry__4_n_2
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.508 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.508    clk_gen/count20_carry__5_n_6
    SLICE_X32Y36         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.440    14.781    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X32Y36         FDRE (Setup_fdre_C_D)        0.062    15.083    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  5.575    

Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 2.268ns (52.023%)  route 2.092ns (47.977%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.553     5.074    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  clk_gen/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  clk_gen/count2_reg[2]/Q
                         net (fo=2, routed)           0.953     6.483    clk_gen/count2[2]
    SLICE_X33Y33         LUT4 (Prop_lut4_I2_O)        0.152     6.635 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.154     6.790    clk_gen/count20_carry_i_7_n_2
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.326     7.116 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.984     8.100    clk_gen/count20_carry_i_3_n_2
    SLICE_X32Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.224 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.224    clk_gen/count2[4]
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.625 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.625    clk_gen/count20_carry_n_2
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.739 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.739    clk_gen/count20_carry__0_n_2
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.853    clk_gen/count20_carry__1_n_2
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.967 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.967    clk_gen/count20_carry__2_n_2
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.081 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.081    clk_gen/count20_carry__3_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.195 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.195    clk_gen/count20_carry__4_n_2
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.434 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.434    clk_gen/count20_carry__5_n_7
    SLICE_X32Y36         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.440    14.781    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X32Y36         FDRE (Setup_fdre_C_D)        0.062    15.083    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 2.252ns (51.846%)  route 2.092ns (48.153%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.553     5.074    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  clk_gen/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  clk_gen/count2_reg[2]/Q
                         net (fo=2, routed)           0.953     6.483    clk_gen/count2[2]
    SLICE_X33Y33         LUT4 (Prop_lut4_I2_O)        0.152     6.635 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.154     6.790    clk_gen/count20_carry_i_7_n_2
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.326     7.116 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.984     8.100    clk_gen/count20_carry_i_3_n_2
    SLICE_X32Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.224 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.224    clk_gen/count2[4]
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.625 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.625    clk_gen/count20_carry_n_2
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.739 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.739    clk_gen/count20_carry__0_n_2
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.853    clk_gen/count20_carry__1_n_2
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.967 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.967    clk_gen/count20_carry__2_n_2
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.081 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.081    clk_gen/count20_carry__3_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.195 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.195    clk_gen/count20_carry__4_n_2
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.418 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.418    clk_gen/count20_carry__5_n_9
    SLICE_X32Y36         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.440    14.781    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X32Y36         FDRE (Setup_fdre_C_D)        0.062    15.083    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 2.249ns (51.813%)  route 2.092ns (48.187%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.553     5.074    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  clk_gen/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  clk_gen/count2_reg[2]/Q
                         net (fo=2, routed)           0.953     6.483    clk_gen/count2[2]
    SLICE_X33Y33         LUT4 (Prop_lut4_I2_O)        0.152     6.635 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.154     6.790    clk_gen/count20_carry_i_7_n_2
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.326     7.116 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.984     8.100    clk_gen/count20_carry_i_3_n_2
    SLICE_X32Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.224 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.224    clk_gen/count2[4]
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.625 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.625    clk_gen/count20_carry_n_2
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.739 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.739    clk_gen/count20_carry__0_n_2
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.853    clk_gen/count20_carry__1_n_2
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.967 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.967    clk_gen/count20_carry__2_n_2
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.081 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.081    clk_gen/count20_carry__3_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.415 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.415    clk_gen/count20_carry__4_n_8
    SLICE_X32Y35         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.440    14.781    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X32Y35         FDRE (Setup_fdre_C_D)        0.062    15.083    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 2.228ns (51.579%)  route 2.092ns (48.421%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.553     5.074    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  clk_gen/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  clk_gen/count2_reg[2]/Q
                         net (fo=2, routed)           0.953     6.483    clk_gen/count2[2]
    SLICE_X33Y33         LUT4 (Prop_lut4_I2_O)        0.152     6.635 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.154     6.790    clk_gen/count20_carry_i_7_n_2
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.326     7.116 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.984     8.100    clk_gen/count20_carry_i_3_n_2
    SLICE_X32Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.224 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.224    clk_gen/count2[4]
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.625 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.625    clk_gen/count20_carry_n_2
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.739 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.739    clk_gen/count20_carry__0_n_2
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.853    clk_gen/count20_carry__1_n_2
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.967 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.967    clk_gen/count20_carry__2_n_2
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.081 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.081    clk_gen/count20_carry__3_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.394 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.394    clk_gen/count20_carry__4_n_6
    SLICE_X32Y35         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.440    14.781    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X32Y35         FDRE (Setup_fdre_C_D)        0.062    15.083    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 2.154ns (50.735%)  route 2.092ns (49.265%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.553     5.074    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  clk_gen/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  clk_gen/count2_reg[2]/Q
                         net (fo=2, routed)           0.953     6.483    clk_gen/count2[2]
    SLICE_X33Y33         LUT4 (Prop_lut4_I2_O)        0.152     6.635 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.154     6.790    clk_gen/count20_carry_i_7_n_2
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.326     7.116 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.984     8.100    clk_gen/count20_carry_i_3_n_2
    SLICE_X32Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.224 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.224    clk_gen/count2[4]
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.625 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.625    clk_gen/count20_carry_n_2
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.739 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.739    clk_gen/count20_carry__0_n_2
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.853    clk_gen/count20_carry__1_n_2
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.967 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.967    clk_gen/count20_carry__2_n_2
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.081 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.081    clk_gen/count20_carry__3_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.320 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.320    clk_gen/count20_carry__4_n_7
    SLICE_X32Y35         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.440    14.781    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X32Y35         FDRE (Setup_fdre_C_D)        0.062    15.083    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  5.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.557     1.440    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.133     1.714    clk_gen/count2[11]
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.825 r  clk_gen/count20_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.825    clk_gen/count20_carry__1_n_7
    SLICE_X32Y32         FDRE                                         r  clk_gen/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.824     1.951    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  clk_gen/count2_reg[11]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    clk_gen/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.559     1.442    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  clk_gen/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_gen/count2_reg[27]/Q
                         net (fo=2, routed)           0.134     1.717    clk_gen/count2[27]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.828 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.828    clk_gen/count20_carry__5_n_7
    SLICE_X32Y36         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.827     1.954    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.555     1.438    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  clk_gen/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  clk_gen/count2_reg[3]/Q
                         net (fo=2, routed)           0.134     1.713    clk_gen/count2[3]
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.824 r  clk_gen/count20_carry/O[2]
                         net (fo=1, routed)           0.000     1.824    clk_gen/count20_carry_n_7
    SLICE_X32Y30         FDRE                                         r  clk_gen/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.822     1.949    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  clk_gen/count2_reg[3]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.105     1.543    clk_gen/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.556     1.439    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  clk_gen/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk_gen/count2_reg[7]/Q
                         net (fo=2, routed)           0.134     1.714    clk_gen/count2[7]
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.825 r  clk_gen/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.825    clk_gen/count20_carry__0_n_7
    SLICE_X32Y31         FDRE                                         r  clk_gen/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.823     1.950    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  clk_gen/count2_reg[7]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X32Y31         FDRE (Hold_fdre_C_D)         0.105     1.544    clk_gen/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.559     1.442    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.134     1.717    clk_gen/count2[23]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.828 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.828    clk_gen/count20_carry__4_n_7
    SLICE_X32Y35         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.827     1.954    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.559     1.442    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.134     1.717    clk_gen/count2[19]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.828 r  clk_gen/count20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.828    clk_gen/count20_carry__3_n_7
    SLICE_X32Y34         FDRE                                         r  clk_gen/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.826     1.953    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  clk_gen/count2_reg[19]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X32Y34         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_gen/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.560     1.443    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  clk_gen/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clk_gen/count2_reg[31]/Q
                         net (fo=2, routed)           0.136     1.720    clk_gen/count2[31]
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.831    clk_gen/count20_carry__6_n_7
    SLICE_X32Y37         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.828     1.955    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clk_gen/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.844%)  route 0.195ns (51.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.557     1.440    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  clk_gen/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  clk_gen/clk_5KHz_reg/Q
                         net (fo=20, routed)          0.195     1.776    clk_gen/CLK
    SLICE_X33Y32         LUT5 (Prop_lut5_I4_O)        0.045     1.821 r  clk_gen/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.821    clk_gen/clk_5KHz_i_1_n_2
    SLICE_X33Y32         FDRE                                         r  clk_gen/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.824     1.951    clk_gen/clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  clk_gen/clk_5KHz_reg/C
                         clock pessimism             -0.511     1.440    
    SLICE_X33Y32         FDRE (Hold_fdre_C_D)         0.091     1.531    clk_gen/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.557     1.440    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.133     1.714    clk_gen/count2[11]
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.858 r  clk_gen/count20_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.858    clk_gen/count20_carry__1_n_6
    SLICE_X32Y32         FDRE                                         r  clk_gen/count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.824     1.951    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  clk_gen/count2_reg[12]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    clk_gen/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.559     1.442    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  clk_gen/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_gen/count2_reg[27]/Q
                         net (fo=2, routed)           0.134     1.717    clk_gen/count2[27]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.861 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.861    clk_gen/count20_carry__5_n_6
    SLICE_X32Y36         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.827     1.954    clk_gen/clk_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y32   clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y33   clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y32   clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y32   clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y32   clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y33   clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y33   clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y33   clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y33   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y7    reg_hex_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y5    reg_hex_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y7    reg_hex_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y8    reg_hex_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y8    reg_hex_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y7    reg_hex_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y12   reg_hex_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y11   reg_hex_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y11   reg_hex_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y5    reg_hex_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y32   clk_gen/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   clk_gen/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y32   clk_gen/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y32   clk_gen/count2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y32   clk_gen/count2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   clk_gen/count2_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   clk_gen/count2_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   clk_gen/count2_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   clk_gen/count2_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y34   clk_gen/count2_reg[17]/C



