<!DOCTYPE html>
<html lang="en">

<head>
    <link href="css/menu-styles.css" rel="stylesheet">

    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>School Projects Menu</title>
</head>

<body>
    <!-- Section 1 -->
    <div class="section">
        <h1 class="section-title">School Projects Menu</h1>
        <a href="index.html" class="goback-button">Go back</a>
    </div>

    <!-- project START -->
    <div class="section">
        <div class="section-image">
            <img src="images/school-menu/pipelined-proc.jpg" style="width: 500px;height: 300px;" />
        </div>

        <h2 class="subheading">5 Stage Pipelined MIPS Processor</h2>
        
        <div id="tools">
            <ul>
                <li>Vivado</li>
                <li>FPGA</li>
                <li>Quartus</li>
                <li>ModelSim</li>
                <li>Hazard resolution</li>
            </ul>
        </div>
        
        <h2 class="subheading2">Project Description:</h2>
        <p>
            In this project, we designed a working 16-bit, 5 stage pipelined MIPS processor able to execute simple instructions (load word, store word, jump, branch, r-type). All data lines are 8 bits, while instructions are 32 bits. Data forwarding and pipeline stalls are implemented.
        </p>

        <h2 class="subheading2">Project Github:</h2>
        <p><a href="https://github.com/LudoProvost/CEG3156">View Github Repo</a></p>
    </div>

    <!-- project START -->
    <div class="section">
        <div class="section-image">
            <img src="images/school-menu/single-cycle-proc-waveform.jpg" style="width: 500px;height: 300px;" />
        </div>

        <h2 class="subheading">Single-Cycle MIPS Processor</h2>
        
        <div id="tools">
            <ul>
                <li>Vivado</li>
                <li>FPGA</li>
                <li>Quartus</li>
                <li>ModelSim</li>
            </ul>
        </div>
        
        <h2 class="subheading2">Project Description:</h2>
        <p>
            In this project, we designed a working 16-bit single-cycle MIPS processor able to execute simple instructions (load word, store word, jump, branch, r-type). All data lines are 8 bits, while instructions are 32 bits.
        </p>

        <h2 class="subheading2">Project Github:</h2>
        <p><a href="https://github.com/LudoProvost/CEG3156">View Github Repo</a></p>
    </div>

    <!-- project START -->
    <div class="section">
        <div class="section-image">
            <img src="images/school-menu/uart-waveform.png" style="width: 500px;height: 300px;" />
        </div>

        <h2 class="subheading">UART Design for Traffic Light Controller</h2>
        
        <div id="tools">
            <ul>
                <li>Vivado</li>
                <li>FPGA</li>
                <li>UART</li>
            </ul>
        </div>
        
        <h2 class="subheading2">Project Description:</h2>
        <p>
            In this project, a UART was designed in structural VHDL to allow for a traffic light controller to communicate debug messages through a serial port. 
            A full project report which includes schematics, waveforms and more is available in the project repo.
        </p>

        <h2 class="subheading2">Project Github:</h2>
        <p><a href="https://github.com/LudoProvost/CEG3155">View Github Repo</a></p>
    </div>

</body>

</html>