

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Wed Nov  5 19:22:37 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dft.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      221|      221|  2.210 us|  2.210 us|  222|  222|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                         |                              |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                 Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_dft_Pipeline_VITIS_LOOP_11_1_fu_812  |dft_Pipeline_VITIS_LOOP_11_1  |      204|      204|  2.040 us|  2.040 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       64|  640|   55202|  91104|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    417|    -|
|Register         |        -|    -|    3987|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       64|  640|   59189|  91521|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       22|  290|      55|    172|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+-----+-------+-------+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-----------------------------------------+------------------------------+---------+-----+-------+-------+-----+
    |grp_dft_Pipeline_VITIS_LOOP_11_1_fu_812  |dft_Pipeline_VITIS_LOOP_11_1  |       64|  640|  55202|  91104|    0|
    +-----------------------------------------+------------------------------+---------+-----+-------+-------+-----+
    |Total                                    |                              |       64|  640|  55202|  91104|    0|
    +-----------------------------------------+------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  93|         19|    1|         19|
    |imag_sample_address0_local  |  81|         17|    5|         85|
    |imag_sample_address1_local  |  81|         17|    5|         85|
    |real_sample_address0_local  |  81|         17|    5|         85|
    |real_sample_address1_local  |  81|         17|    5|         85|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 417|         87|   21|        359|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |  18|   0|   18|          0|
    |empty_100_reg_2057                                    |  32|   0|   32|          0|
    |empty_101_reg_2062                                    |  32|   0|   32|          0|
    |empty_102_reg_2067                                    |  32|   0|   32|          0|
    |empty_103_reg_2072                                    |  32|   0|   32|          0|
    |empty_104_reg_2077                                    |  32|   0|   32|          0|
    |empty_105_reg_2082                                    |  32|   0|   32|          0|
    |empty_106_reg_2087                                    |  32|   0|   32|          0|
    |empty_107_reg_2092                                    |  32|   0|   32|          0|
    |empty_108_reg_2097                                    |  32|   0|   32|          0|
    |empty_109_reg_2102                                    |  32|   0|   32|          0|
    |empty_110_reg_2107                                    |  32|   0|   32|          0|
    |empty_111_reg_2112                                    |  32|   0|   32|          0|
    |empty_112_reg_2117                                    |  32|   0|   32|          0|
    |empty_113_reg_2122                                    |  32|   0|   32|          0|
    |empty_114_reg_2127                                    |  32|   0|   32|          0|
    |empty_115_reg_2132                                    |  32|   0|   32|          0|
    |empty_116_reg_2137                                    |  32|   0|   32|          0|
    |empty_117_reg_2142                                    |  32|   0|   32|          0|
    |empty_118_reg_2147                                    |  32|   0|   32|          0|
    |empty_119_reg_2152                                    |  32|   0|   32|          0|
    |empty_120_reg_2157                                    |  32|   0|   32|          0|
    |empty_121_reg_2162                                    |  32|   0|   32|          0|
    |empty_122_reg_2167                                    |  32|   0|   32|          0|
    |empty_123_reg_2172                                    |  32|   0|   32|          0|
    |empty_124_reg_2177                                    |  32|   0|   32|          0|
    |empty_125_reg_2182                                    |  32|   0|   32|          0|
    |empty_126_reg_2187                                    |  32|   0|   32|          0|
    |empty_127_reg_2192                                    |  32|   0|   32|          0|
    |empty_128_reg_2197                                    |  32|   0|   32|          0|
    |empty_129_reg_2202                                    |  32|   0|   32|          0|
    |empty_130_reg_2207                                    |  32|   0|   32|          0|
    |empty_68_reg_1897                                     |  32|   0|   32|          0|
    |empty_69_reg_1902                                     |  32|   0|   32|          0|
    |empty_70_reg_1907                                     |  32|   0|   32|          0|
    |empty_71_reg_1912                                     |  32|   0|   32|          0|
    |empty_72_reg_1917                                     |  32|   0|   32|          0|
    |empty_73_reg_1922                                     |  32|   0|   32|          0|
    |empty_74_reg_1927                                     |  32|   0|   32|          0|
    |empty_75_reg_1932                                     |  32|   0|   32|          0|
    |empty_76_reg_1937                                     |  32|   0|   32|          0|
    |empty_77_reg_1942                                     |  32|   0|   32|          0|
    |empty_78_reg_1947                                     |  32|   0|   32|          0|
    |empty_79_reg_1952                                     |  32|   0|   32|          0|
    |empty_80_reg_1957                                     |  32|   0|   32|          0|
    |empty_81_reg_1962                                     |  32|   0|   32|          0|
    |empty_82_reg_1967                                     |  32|   0|   32|          0|
    |empty_83_reg_1972                                     |  32|   0|   32|          0|
    |empty_84_reg_1977                                     |  32|   0|   32|          0|
    |empty_85_reg_1982                                     |  32|   0|   32|          0|
    |empty_86_reg_1987                                     |  32|   0|   32|          0|
    |empty_87_reg_1992                                     |  32|   0|   32|          0|
    |empty_88_reg_1997                                     |  32|   0|   32|          0|
    |empty_89_reg_2002                                     |  32|   0|   32|          0|
    |empty_90_reg_2007                                     |  32|   0|   32|          0|
    |empty_91_reg_2012                                     |  32|   0|   32|          0|
    |empty_92_reg_2017                                     |  32|   0|   32|          0|
    |empty_93_reg_2022                                     |  32|   0|   32|          0|
    |empty_94_reg_2027                                     |  32|   0|   32|          0|
    |empty_95_reg_2032                                     |  32|   0|   32|          0|
    |empty_96_reg_2037                                     |  32|   0|   32|          0|
    |empty_97_reg_2042                                     |  32|   0|   32|          0|
    |empty_98_reg_2047                                     |  32|   0|   32|          0|
    |empty_99_reg_2052                                     |  32|   0|   32|          0|
    |empty_reg_1892                                        |  32|   0|   32|          0|
    |grp_dft_Pipeline_VITIS_LOOP_11_1_fu_812_ap_start_reg  |   1|   0|    1|          0|
    |imag_sample_load_10_reg_1497                          |  32|   0|   32|          0|
    |imag_sample_load_11_reg_1507                          |  32|   0|   32|          0|
    |imag_sample_load_12_reg_1537                          |  32|   0|   32|          0|
    |imag_sample_load_13_reg_1547                          |  32|   0|   32|          0|
    |imag_sample_load_14_reg_1577                          |  32|   0|   32|          0|
    |imag_sample_load_15_reg_1587                          |  32|   0|   32|          0|
    |imag_sample_load_16_reg_1617                          |  32|   0|   32|          0|
    |imag_sample_load_17_reg_1627                          |  32|   0|   32|          0|
    |imag_sample_load_18_reg_1657                          |  32|   0|   32|          0|
    |imag_sample_load_19_reg_1667                          |  32|   0|   32|          0|
    |imag_sample_load_1_reg_1307                           |  32|   0|   32|          0|
    |imag_sample_load_20_reg_1697                          |  32|   0|   32|          0|
    |imag_sample_load_21_reg_1707                          |  32|   0|   32|          0|
    |imag_sample_load_22_reg_1737                          |  32|   0|   32|          0|
    |imag_sample_load_23_reg_1747                          |  32|   0|   32|          0|
    |imag_sample_load_24_reg_1777                          |  32|   0|   32|          0|
    |imag_sample_load_25_reg_1787                          |  32|   0|   32|          0|
    |imag_sample_load_26_reg_1817                          |  32|   0|   32|          0|
    |imag_sample_load_27_reg_1827                          |  32|   0|   32|          0|
    |imag_sample_load_28_reg_1857                          |  32|   0|   32|          0|
    |imag_sample_load_29_reg_1867                          |  32|   0|   32|          0|
    |imag_sample_load_2_reg_1337                           |  32|   0|   32|          0|
    |imag_sample_load_3_reg_1347                           |  32|   0|   32|          0|
    |imag_sample_load_4_reg_1377                           |  32|   0|   32|          0|
    |imag_sample_load_5_reg_1387                           |  32|   0|   32|          0|
    |imag_sample_load_6_reg_1417                           |  32|   0|   32|          0|
    |imag_sample_load_7_reg_1427                           |  32|   0|   32|          0|
    |imag_sample_load_8_reg_1457                           |  32|   0|   32|          0|
    |imag_sample_load_9_reg_1467                           |  32|   0|   32|          0|
    |imag_sample_load_reg_1297                             |  32|   0|   32|          0|
    |real_sample_load_10_reg_1492                          |  32|   0|   32|          0|
    |real_sample_load_11_reg_1502                          |  32|   0|   32|          0|
    |real_sample_load_12_reg_1532                          |  32|   0|   32|          0|
    |real_sample_load_13_reg_1542                          |  32|   0|   32|          0|
    |real_sample_load_14_reg_1572                          |  32|   0|   32|          0|
    |real_sample_load_15_reg_1582                          |  32|   0|   32|          0|
    |real_sample_load_16_reg_1612                          |  32|   0|   32|          0|
    |real_sample_load_17_reg_1622                          |  32|   0|   32|          0|
    |real_sample_load_18_reg_1652                          |  32|   0|   32|          0|
    |real_sample_load_19_reg_1662                          |  32|   0|   32|          0|
    |real_sample_load_1_reg_1302                           |  32|   0|   32|          0|
    |real_sample_load_20_reg_1692                          |  32|   0|   32|          0|
    |real_sample_load_21_reg_1702                          |  32|   0|   32|          0|
    |real_sample_load_22_reg_1732                          |  32|   0|   32|          0|
    |real_sample_load_23_reg_1742                          |  32|   0|   32|          0|
    |real_sample_load_24_reg_1772                          |  32|   0|   32|          0|
    |real_sample_load_25_reg_1782                          |  32|   0|   32|          0|
    |real_sample_load_26_reg_1812                          |  32|   0|   32|          0|
    |real_sample_load_27_reg_1822                          |  32|   0|   32|          0|
    |real_sample_load_28_reg_1852                          |  32|   0|   32|          0|
    |real_sample_load_29_reg_1862                          |  32|   0|   32|          0|
    |real_sample_load_2_reg_1332                           |  32|   0|   32|          0|
    |real_sample_load_3_reg_1342                           |  32|   0|   32|          0|
    |real_sample_load_4_reg_1372                           |  32|   0|   32|          0|
    |real_sample_load_5_reg_1382                           |  32|   0|   32|          0|
    |real_sample_load_6_reg_1412                           |  32|   0|   32|          0|
    |real_sample_load_7_reg_1422                           |  32|   0|   32|          0|
    |real_sample_load_8_reg_1452                           |  32|   0|   32|          0|
    |real_sample_load_9_reg_1462                           |  32|   0|   32|          0|
    |real_sample_load_reg_1292                             |  32|   0|   32|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 |3987|   0| 3987|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|real_sample_address0  |  out|    5|   ap_memory|   real_sample|         array|
|real_sample_ce0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_q0        |   in|   32|   ap_memory|   real_sample|         array|
|real_sample_address1  |  out|    5|   ap_memory|   real_sample|         array|
|real_sample_ce1       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_q1        |   in|   32|   ap_memory|   real_sample|         array|
|imag_sample_address0  |  out|    5|   ap_memory|   imag_sample|         array|
|imag_sample_ce0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_q0        |   in|   32|   ap_memory|   imag_sample|         array|
|imag_sample_address1  |  out|    5|   ap_memory|   imag_sample|         array|
|imag_sample_ce1       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_q1        |   in|   32|   ap_memory|   imag_sample|         array|
|real_op_address0      |  out|    5|   ap_memory|       real_op|         array|
|real_op_ce0           |  out|    1|   ap_memory|       real_op|         array|
|real_op_we0           |  out|    1|   ap_memory|       real_op|         array|
|real_op_d0            |  out|   32|   ap_memory|       real_op|         array|
|imag_op_address0      |  out|    5|   ap_memory|       imag_op|         array|
|imag_op_ce0           |  out|    1|   ap_memory|       imag_op|         array|
|imag_op_we0           |  out|    1|   ap_memory|       imag_op|         array|
|imag_op_d0            |  out|   32|   ap_memory|       imag_op|         array|
+----------------------+-----+-----+------------+--------------+--------------+

