// Seed: 1131771975
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    output wire id_2,
    input supply0 id_3,
    input wand id_4,
    input tri0 id_5,
    input uwire id_6,
    output uwire id_7,
    input tri0 id_8,
    input uwire id_9
    , id_16,
    output tri id_10,
    output supply0 id_11,
    input tri0 id_12,
    input tri id_13,
    output wand id_14
);
  wire id_17 = 1'h0;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_16,
      id_17
  );
  wire [1 : 1 'b0] id_18;
endmodule
