// Seed: 1151971967
module module_0 (
    input supply0 id_0,
    output uwire id_1,
    output wor id_2,
    input tri0 id_3,
    input tri id_4,
    input tri0 id_5,
    input tri id_6
);
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd71
) (
    input wor id_0,
    output logic id_1,
    input uwire id_2,
    output wire id_3,
    input wire id_4,
    input tri0 id_5,
    input tri0 id_6,
    output wand id_7,
    output wire id_8,
    input uwire id_9,
    output wand id_10,
    input wand id_11,
    input tri1 id_12,
    input supply1 id_13,
    input uwire _id_14
);
  logic id_16;
  logic [7:0][id_14] id_17;
  ;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_10,
      id_5,
      id_5,
      id_2,
      id_11
  );
  wire [1 : -1] id_18;
  wire id_19;
  assign id_19 = id_0;
  always id_1 = 1'h0;
endmodule
