<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Slow 1200mV 85C Model Recovery: &apos;pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]&apos;</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Slack</TH>
<TH>From Node</TH>
<TH>To Node</TH>
<TH>Launch Clock</TH>
<TH>Latch Clock</TH>
<TH>Relationship</TH>
<TH>Clock Skew</TH>
<TH>Data Delay</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >15.186</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_state.011</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.106</TD>
<TD >4.706</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.186</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_state.000</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.106</TD>
<TD >4.706</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.186</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_state.001</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.106</TD>
<TD >4.706</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.186</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_state.100</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.106</TD>
<TD >4.706</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.186</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_state.010</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.106</TD>
<TD >4.706</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.186</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_txd_regNext</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.106</TD>
<TD >4.706</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.187</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|sampler_value</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.104</TD>
<TD >4.707</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.187</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|sampler_samples_1</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.104</TD>
<TD >4.707</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.187</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|sampler_tick</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.104</TD>
<TD >4.707</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.187</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_state.001</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.104</TD>
<TD >4.707</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.187</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|sampler_samples_2</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.104</TD>
<TD >4.707</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.187</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|sampler_samples_3</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.104</TD>
<TD >4.707</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.187</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|sampler_samples_4</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.104</TD>
<TD >4.707</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.187</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_state.100</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.104</TD>
<TD >4.707</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.187</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_state.010</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.104</TD>
<TD >4.707</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.187</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_state.011</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.104</TD>
<TD >4.707</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.187</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_state.000</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.104</TD>
<TD >4.707</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.187</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_validReg</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.104</TD>
<TD >4.707</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.187</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_popPtr_value[1]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.111</TD>
<TD >4.700</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.187</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_popPtr_value[2]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.111</TD>
<TD >4.700</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.187</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_popPtr_value[3]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.111</TD>
<TD >4.700</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.187</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|clockDivider_counter_value[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.104</TD>
<TD >4.707</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.187</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|clockDivider_counter_value[1]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.104</TD>
<TD >4.707</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.187</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|clockDivider_counter_value[2]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.104</TD>
<TD >4.707</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.187</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|_zz_2_</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.111</TD>
<TD >4.700</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.187</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_popPtr_value[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.111</TD>
<TD >4.700</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|_zz_52_</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.124</TD>
<TD >4.686</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[3]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.124</TD>
<TD >4.686</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[2]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.124</TD>
<TD >4.686</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[4]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.124</TD>
<TD >4.686</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[5]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.125</TD>
<TD >4.685</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[6]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.125</TD>
<TD >4.685</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3Gpio:axi_gpioBCtrl|io_gpio_writeEnable_driver[10]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.092</TD>
<TD >4.718</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3Gpio:axi_gpioBCtrl|io_gpio_writeEnable_driver[17]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.094</TD>
<TD >4.716</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3Gpio:axi_gpioBCtrl|io_gpio_writeEnable_driver[16]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.094</TD>
<TD >4.716</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3Gpio:axi_gpioBCtrl|io_gpio_writeEnable_driver[24]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.094</TD>
<TD >4.716</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3Gpio:axi_gpioBCtrl|io_gpio_writeEnable_driver[13]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.094</TD>
<TD >4.716</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[8]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.125</TD>
<TD >4.685</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[9]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.125</TD>
<TD >4.685</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[10]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.125</TD>
<TD >4.685</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[11]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.125</TD>
<TD >4.685</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_flusher_valid</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.125</TD>
<TD >4.685</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[7]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.125</TD>
<TD >4.685</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|loader_counter_value[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.124</TD>
<TD >4.686</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|loader_counter_value[1]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.124</TD>
<TD >4.686</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|loader_counter_value[2]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.124</TD>
<TD >4.686</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3Gpio:axi_gpioBCtrl|io_gpio_writeEnable_driver[12]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.094</TD>
<TD >4.716</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3Gpio:axi_gpioBCtrl|io_gpio_writeEnable_driver[9]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.093</TD>
<TD >4.717</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3Gpio:axi_gpioBCtrl|io_gpio_writeEnable_driver[5]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.094</TD>
<TD >4.716</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3Gpio:axi_gpioBCtrl|io_gpio_writeEnable_driver[7]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.092</TD>
<TD >4.718</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3Gpio:axi_gpioBCtrl|io_gpio_writeEnable_driver[6]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.094</TD>
<TD >4.716</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3Gpio:axi_gpioBCtrl|io_gpio_writeEnable_driver[4]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.093</TD>
<TD >4.717</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3Gpio:axi_gpioBCtrl|io_gpio_writeEnable_driver[2]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.093</TD>
<TD >4.717</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3Gpio:axi_gpioBCtrl|io_gpio_writeEnable_driver[1]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.092</TD>
<TD >4.718</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.188</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Apb3Gpio:axi_gpioBCtrl|io_gpio_writeEnable_driver[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.092</TD>
<TD >4.718</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4ReadOnlyDecoder_1_:axi_vgaCtrl_io_axi_decoder|pendingCmdCounter_value[1]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.104</TD>
<TD >4.705</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4ReadOnlyDecoder_1_:axi_vgaCtrl_io_axi_decoder|pendingCmdCounter_value[2]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.104</TD>
<TD >4.705</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4ReadOnlyDecoder_1_:axi_vgaCtrl_io_axi_decoder|Axi4ReadOnlyErrorSlave_1_:errorSlave|sendRsp</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.109</TD>
<TD >4.700</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4ReadOnlyDecoder_1_:axi_vgaCtrl_io_axi_decoder|pendingError</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.104</TD>
<TD >4.705</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4ReadOnlyDecoder_1_:axi_vgaCtrl_io_axi_decoder|pendingSels[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.104</TD>
<TD >4.705</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4ReadOnlyDecoder_1_:axi_vgaCtrl_io_axi_decoder|pendingCmdCounter_value[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.104</TD>
<TD >4.705</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|_zz_58_</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.104</TD>
<TD >4.705</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_valid</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.108</TD>
<TD >4.701</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_cmdSent</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.107</TD>
<TD >4.702</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_hadError</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.107</TD>
<TD >4.702</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4ReadOnlyDecoder:axi_core_iBus_decoder|pendingCmdCounter_value[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.108</TD>
<TD >4.701</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4ReadOnlyDecoder:axi_core_iBus_decoder|pendingCmdCounter_value[1]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.108</TD>
<TD >4.701</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4ReadOnlyDecoder:axi_core_iBus_decoder|pendingCmdCounter_value[2]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.108</TD>
<TD >4.701</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[1]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.111</TD>
<TD >4.698</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.107</TD>
<TD >4.702</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[2]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.107</TD>
<TD >4.702</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|pendingWordsCounter_value[0]_OTERM183</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.116</TD>
<TD >4.693</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|pendingWordsCounter_value[2]_OTERM193</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.116</TD>
<TD >4.693</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|pendingWordsCounter_value[1]_OTERM189</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.116</TD>
<TD >4.693</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|pendingWordsCounter_value[0]_OTERM185</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.116</TD>
<TD >4.693</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|decryptVerifyCounter_value[3]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.115</TD>
<TD >4.694</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|decryptVerifyCounter_value[4]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.115</TD>
<TD >4.694</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|decryptVerifyCounter_value[2]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.115</TD>
<TD >4.694</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|decryptVerifyCounter_value[1]_OTERM165</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.115</TD>
<TD >4.694</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|decryptVerifyCounter_value[0]_OTERM177</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.115</TD>
<TD >4.694</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|decryptStateReadParentNodeReg</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.118</TD>
<TD >4.691</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|pendingWordsCounter_value[0]_OTERM181</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.116</TD>
<TD >4.693</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|calculateNewTagStateDataInFifoValidReg</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.118</TD>
<TD >4.691</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|tagPartsVerifiedCounter_value[1]_OTERM153</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.116</TD>
<TD >4.693</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|tagPartsVerifiedCounter_value[1]_OTERM157</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.116</TD>
<TD >4.693</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|asconInputCmdValidReg_OTERM175</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.117</TD>
<TD >4.692</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|fsm_stateReg.0010</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.116</TD>
<TD >4.693</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|StreamFifo_4_:nextNonceTagBlockFifo|logic_pushPtr_value[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.115</TD>
<TD >4.694</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|StreamFifo_4_:nextNonceTagBlockFifo|logic_pushPtr_value[1]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.115</TD>
<TD >4.694</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|StreamFifo_4_:nextNonceTagBlockFifo|logic_risingOccupancy</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.116</TD>
<TD >4.693</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|StreamFifo_4_:nextNonceTagBlockFifo|logic_pushPtr_value[2]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.115</TD>
<TD >4.694</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|PinsecTimerCtrl:axi_timerCtrl|Timer_1_:timerB|inhibitFull</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.092</TD>
<TD >4.717</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|PinsecTimerCtrl:axi_timerCtrl|InterruptCtrl:interruptCtrl_1_|pendings[1]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.092</TD>
<TD >4.717</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|tagPartsVerifiedCounter_value[0]_OTERM147</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.116</TD>
<TD >4.693</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|tagPartsVerifiedCounter_value[1]_OTERM155</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.116</TD>
<TD >4.693</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|decryptVerifyCounter_value[1]_OTERM167</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.115</TD>
<TD >4.694</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|fsm_stateReg.0011</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.118</TD>
<TD >4.691</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|writeDataCompleteReg</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.116</TD>
<TD >4.693</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|StreamFifo_3_:dataOutFifo|logic_popPtr_value[2]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.115</TD>
<TD >4.694</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >15.189</TD>
<TD >Briey:soc|resetCtrl_axiReset</TD>
<TD >Briey:soc|Axi4SharedSecurityCtrl:axi_secureAccessCtrl|StreamFifo_3_:dataOutFifo|logic_popPtr_value[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >pll|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]</TD>
<TD >20.000</TD>
<TD >-0.115</TD>
<TD >4.694</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
