
kx023_ll_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f64  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  080030ec  080030ec  000130ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003104  08003104  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08003104  08003104  00013104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800310c  0800310c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800310c  0800310c  0001310c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003110  08003110  00013110  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003114  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          00000048  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000054  20000054  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000641c  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000014c9  00000000  00000000  0002649b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000840  00000000  00000000  00027968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000619  00000000  00000000  000281a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001be14  00000000  00000000  000287c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00006142  00000000  00000000  000445d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0009cb62  00000000  00000000  0004a717  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00002234  00000000  00000000  000e727c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  000e94b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080030d4 	.word	0x080030d4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080030d4 	.word	0x080030d4

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b970 	b.w	80004c0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	460d      	mov	r5, r1
 8000200:	4604      	mov	r4, r0
 8000202:	460f      	mov	r7, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4694      	mov	ip, r2
 800020c:	d965      	bls.n	80002da <__udivmoddi4+0xe2>
 800020e:	fab2 f382 	clz	r3, r2
 8000212:	b143      	cbz	r3, 8000226 <__udivmoddi4+0x2e>
 8000214:	fa02 fc03 	lsl.w	ip, r2, r3
 8000218:	f1c3 0220 	rsb	r2, r3, #32
 800021c:	409f      	lsls	r7, r3
 800021e:	fa20 f202 	lsr.w	r2, r0, r2
 8000222:	4317      	orrs	r7, r2
 8000224:	409c      	lsls	r4, r3
 8000226:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800022a:	fa1f f58c 	uxth.w	r5, ip
 800022e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000232:	0c22      	lsrs	r2, r4, #16
 8000234:	fb0e 7711 	mls	r7, lr, r1, r7
 8000238:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800023c:	fb01 f005 	mul.w	r0, r1, r5
 8000240:	4290      	cmp	r0, r2
 8000242:	d90a      	bls.n	800025a <__udivmoddi4+0x62>
 8000244:	eb1c 0202 	adds.w	r2, ip, r2
 8000248:	f101 37ff 	add.w	r7, r1, #4294967295
 800024c:	f080 811c 	bcs.w	8000488 <__udivmoddi4+0x290>
 8000250:	4290      	cmp	r0, r2
 8000252:	f240 8119 	bls.w	8000488 <__udivmoddi4+0x290>
 8000256:	3902      	subs	r1, #2
 8000258:	4462      	add	r2, ip
 800025a:	1a12      	subs	r2, r2, r0
 800025c:	b2a4      	uxth	r4, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800026a:	fb00 f505 	mul.w	r5, r0, r5
 800026e:	42a5      	cmp	r5, r4
 8000270:	d90a      	bls.n	8000288 <__udivmoddi4+0x90>
 8000272:	eb1c 0404 	adds.w	r4, ip, r4
 8000276:	f100 32ff 	add.w	r2, r0, #4294967295
 800027a:	f080 8107 	bcs.w	800048c <__udivmoddi4+0x294>
 800027e:	42a5      	cmp	r5, r4
 8000280:	f240 8104 	bls.w	800048c <__udivmoddi4+0x294>
 8000284:	4464      	add	r4, ip
 8000286:	3802      	subs	r0, #2
 8000288:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028c:	1b64      	subs	r4, r4, r5
 800028e:	2100      	movs	r1, #0
 8000290:	b11e      	cbz	r6, 800029a <__udivmoddi4+0xa2>
 8000292:	40dc      	lsrs	r4, r3
 8000294:	2300      	movs	r3, #0
 8000296:	e9c6 4300 	strd	r4, r3, [r6]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d908      	bls.n	80002b4 <__udivmoddi4+0xbc>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80ed 	beq.w	8000482 <__udivmoddi4+0x28a>
 80002a8:	2100      	movs	r1, #0
 80002aa:	e9c6 0500 	strd	r0, r5, [r6]
 80002ae:	4608      	mov	r0, r1
 80002b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b4:	fab3 f183 	clz	r1, r3
 80002b8:	2900      	cmp	r1, #0
 80002ba:	d149      	bne.n	8000350 <__udivmoddi4+0x158>
 80002bc:	42ab      	cmp	r3, r5
 80002be:	d302      	bcc.n	80002c6 <__udivmoddi4+0xce>
 80002c0:	4282      	cmp	r2, r0
 80002c2:	f200 80f8 	bhi.w	80004b6 <__udivmoddi4+0x2be>
 80002c6:	1a84      	subs	r4, r0, r2
 80002c8:	eb65 0203 	sbc.w	r2, r5, r3
 80002cc:	2001      	movs	r0, #1
 80002ce:	4617      	mov	r7, r2
 80002d0:	2e00      	cmp	r6, #0
 80002d2:	d0e2      	beq.n	800029a <__udivmoddi4+0xa2>
 80002d4:	e9c6 4700 	strd	r4, r7, [r6]
 80002d8:	e7df      	b.n	800029a <__udivmoddi4+0xa2>
 80002da:	b902      	cbnz	r2, 80002de <__udivmoddi4+0xe6>
 80002dc:	deff      	udf	#255	; 0xff
 80002de:	fab2 f382 	clz	r3, r2
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	f040 8090 	bne.w	8000408 <__udivmoddi4+0x210>
 80002e8:	1a8a      	subs	r2, r1, r2
 80002ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ee:	fa1f fe8c 	uxth.w	lr, ip
 80002f2:	2101      	movs	r1, #1
 80002f4:	fbb2 f5f7 	udiv	r5, r2, r7
 80002f8:	fb07 2015 	mls	r0, r7, r5, r2
 80002fc:	0c22      	lsrs	r2, r4, #16
 80002fe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000302:	fb0e f005 	mul.w	r0, lr, r5
 8000306:	4290      	cmp	r0, r2
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x124>
 800030a:	eb1c 0202 	adds.w	r2, ip, r2
 800030e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4290      	cmp	r0, r2
 8000316:	f200 80cb 	bhi.w	80004b0 <__udivmoddi4+0x2b8>
 800031a:	4645      	mov	r5, r8
 800031c:	1a12      	subs	r2, r2, r0
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb2 f0f7 	udiv	r0, r2, r7
 8000324:	fb07 2210 	mls	r2, r7, r0, r2
 8000328:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800032c:	fb0e fe00 	mul.w	lr, lr, r0
 8000330:	45a6      	cmp	lr, r4
 8000332:	d908      	bls.n	8000346 <__udivmoddi4+0x14e>
 8000334:	eb1c 0404 	adds.w	r4, ip, r4
 8000338:	f100 32ff 	add.w	r2, r0, #4294967295
 800033c:	d202      	bcs.n	8000344 <__udivmoddi4+0x14c>
 800033e:	45a6      	cmp	lr, r4
 8000340:	f200 80bb 	bhi.w	80004ba <__udivmoddi4+0x2c2>
 8000344:	4610      	mov	r0, r2
 8000346:	eba4 040e 	sub.w	r4, r4, lr
 800034a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800034e:	e79f      	b.n	8000290 <__udivmoddi4+0x98>
 8000350:	f1c1 0720 	rsb	r7, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 fc07 	lsr.w	ip, r2, r7
 800035a:	ea4c 0c03 	orr.w	ip, ip, r3
 800035e:	fa05 f401 	lsl.w	r4, r5, r1
 8000362:	fa20 f307 	lsr.w	r3, r0, r7
 8000366:	40fd      	lsrs	r5, r7
 8000368:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000372:	fa1f fe8c 	uxth.w	lr, ip
 8000376:	fb09 5518 	mls	r5, r9, r8, r5
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000380:	fb08 f50e 	mul.w	r5, r8, lr
 8000384:	42a5      	cmp	r5, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	fa00 f001 	lsl.w	r0, r0, r1
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1c 0404 	adds.w	r4, ip, r4
 8000394:	f108 3aff 	add.w	sl, r8, #4294967295
 8000398:	f080 8088 	bcs.w	80004ac <__udivmoddi4+0x2b4>
 800039c:	42a5      	cmp	r5, r4
 800039e:	f240 8085 	bls.w	80004ac <__udivmoddi4+0x2b4>
 80003a2:	f1a8 0802 	sub.w	r8, r8, #2
 80003a6:	4464      	add	r4, ip
 80003a8:	1b64      	subs	r4, r4, r5
 80003aa:	b29d      	uxth	r5, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003b8:	fb03 fe0e 	mul.w	lr, r3, lr
 80003bc:	45a6      	cmp	lr, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1c 0404 	adds.w	r4, ip, r4
 80003c4:	f103 35ff 	add.w	r5, r3, #4294967295
 80003c8:	d26c      	bcs.n	80004a4 <__udivmoddi4+0x2ac>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	d96a      	bls.n	80004a4 <__udivmoddi4+0x2ac>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	4464      	add	r4, ip
 80003d2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003d6:	fba3 9502 	umull	r9, r5, r3, r2
 80003da:	eba4 040e 	sub.w	r4, r4, lr
 80003de:	42ac      	cmp	r4, r5
 80003e0:	46c8      	mov	r8, r9
 80003e2:	46ae      	mov	lr, r5
 80003e4:	d356      	bcc.n	8000494 <__udivmoddi4+0x29c>
 80003e6:	d053      	beq.n	8000490 <__udivmoddi4+0x298>
 80003e8:	b156      	cbz	r6, 8000400 <__udivmoddi4+0x208>
 80003ea:	ebb0 0208 	subs.w	r2, r0, r8
 80003ee:	eb64 040e 	sbc.w	r4, r4, lr
 80003f2:	fa04 f707 	lsl.w	r7, r4, r7
 80003f6:	40ca      	lsrs	r2, r1
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	4317      	orrs	r7, r2
 80003fc:	e9c6 7400 	strd	r7, r4, [r6]
 8000400:	4618      	mov	r0, r3
 8000402:	2100      	movs	r1, #0
 8000404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000408:	f1c3 0120 	rsb	r1, r3, #32
 800040c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000410:	fa20 f201 	lsr.w	r2, r0, r1
 8000414:	fa25 f101 	lsr.w	r1, r5, r1
 8000418:	409d      	lsls	r5, r3
 800041a:	432a      	orrs	r2, r5
 800041c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000420:	fa1f fe8c 	uxth.w	lr, ip
 8000424:	fbb1 f0f7 	udiv	r0, r1, r7
 8000428:	fb07 1510 	mls	r5, r7, r0, r1
 800042c:	0c11      	lsrs	r1, r2, #16
 800042e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000432:	fb00 f50e 	mul.w	r5, r0, lr
 8000436:	428d      	cmp	r5, r1
 8000438:	fa04 f403 	lsl.w	r4, r4, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x258>
 800043e:	eb1c 0101 	adds.w	r1, ip, r1
 8000442:	f100 38ff 	add.w	r8, r0, #4294967295
 8000446:	d22f      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 8000448:	428d      	cmp	r5, r1
 800044a:	d92d      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800044c:	3802      	subs	r0, #2
 800044e:	4461      	add	r1, ip
 8000450:	1b49      	subs	r1, r1, r5
 8000452:	b292      	uxth	r2, r2
 8000454:	fbb1 f5f7 	udiv	r5, r1, r7
 8000458:	fb07 1115 	mls	r1, r7, r5, r1
 800045c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000460:	fb05 f10e 	mul.w	r1, r5, lr
 8000464:	4291      	cmp	r1, r2
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x282>
 8000468:	eb1c 0202 	adds.w	r2, ip, r2
 800046c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000470:	d216      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 8000472:	4291      	cmp	r1, r2
 8000474:	d914      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000476:	3d02      	subs	r5, #2
 8000478:	4462      	add	r2, ip
 800047a:	1a52      	subs	r2, r2, r1
 800047c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000480:	e738      	b.n	80002f4 <__udivmoddi4+0xfc>
 8000482:	4631      	mov	r1, r6
 8000484:	4630      	mov	r0, r6
 8000486:	e708      	b.n	800029a <__udivmoddi4+0xa2>
 8000488:	4639      	mov	r1, r7
 800048a:	e6e6      	b.n	800025a <__udivmoddi4+0x62>
 800048c:	4610      	mov	r0, r2
 800048e:	e6fb      	b.n	8000288 <__udivmoddi4+0x90>
 8000490:	4548      	cmp	r0, r9
 8000492:	d2a9      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000494:	ebb9 0802 	subs.w	r8, r9, r2
 8000498:	eb65 0e0c 	sbc.w	lr, r5, ip
 800049c:	3b01      	subs	r3, #1
 800049e:	e7a3      	b.n	80003e8 <__udivmoddi4+0x1f0>
 80004a0:	4645      	mov	r5, r8
 80004a2:	e7ea      	b.n	800047a <__udivmoddi4+0x282>
 80004a4:	462b      	mov	r3, r5
 80004a6:	e794      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a8:	4640      	mov	r0, r8
 80004aa:	e7d1      	b.n	8000450 <__udivmoddi4+0x258>
 80004ac:	46d0      	mov	r8, sl
 80004ae:	e77b      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004b0:	3d02      	subs	r5, #2
 80004b2:	4462      	add	r2, ip
 80004b4:	e732      	b.n	800031c <__udivmoddi4+0x124>
 80004b6:	4608      	mov	r0, r1
 80004b8:	e70a      	b.n	80002d0 <__udivmoddi4+0xd8>
 80004ba:	4464      	add	r4, ip
 80004bc:	3802      	subs	r0, #2
 80004be:	e742      	b.n	8000346 <__udivmoddi4+0x14e>

080004c0 <__aeabi_idiv0>:
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop

080004c4 <LL_I2C_IsActiveFlag_TXE>:
  * @rmtoll SR1          TXE           LL_I2C_IsActiveFlag_TXE
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXE(I2C_TypeDef *I2Cx)
{
 80004c4:	b480      	push	{r7}
 80004c6:	b083      	sub	sp, #12
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR1, I2C_SR1_TXE) == (I2C_SR1_TXE));
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	695b      	ldr	r3, [r3, #20]
 80004d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80004d4:	2b80      	cmp	r3, #128	; 0x80
 80004d6:	bf0c      	ite	eq
 80004d8:	2301      	moveq	r3, #1
 80004da:	2300      	movne	r3, #0
 80004dc:	b2db      	uxtb	r3, r3
}
 80004de:	4618      	mov	r0, r3
 80004e0:	370c      	adds	r7, #12
 80004e2:	46bd      	mov	sp, r7
 80004e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e8:	4770      	bx	lr

080004ea <LL_I2C_IsActiveFlag_RXNE>:
  * @rmtoll SR1          RXNE          LL_I2C_IsActiveFlag_RXNE
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(I2C_TypeDef *I2Cx)
{
 80004ea:	b480      	push	{r7}
 80004ec:	b083      	sub	sp, #12
 80004ee:	af00      	add	r7, sp, #0
 80004f0:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR1, I2C_SR1_RXNE) == (I2C_SR1_RXNE));
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	695b      	ldr	r3, [r3, #20]
 80004f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80004fa:	2b40      	cmp	r3, #64	; 0x40
 80004fc:	bf0c      	ite	eq
 80004fe:	2301      	moveq	r3, #1
 8000500:	2300      	movne	r3, #0
 8000502:	b2db      	uxtb	r3, r3
}
 8000504:	4618      	mov	r0, r3
 8000506:	370c      	adds	r7, #12
 8000508:	46bd      	mov	sp, r7
 800050a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050e:	4770      	bx	lr

08000510 <LL_I2C_IsActiveFlag_SB>:
  * @rmtoll SR1          SB            LL_I2C_IsActiveFlag_SB
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_SB(I2C_TypeDef *I2Cx)
{
 8000510:	b480      	push	{r7}
 8000512:	b083      	sub	sp, #12
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR1, I2C_SR1_SB) == (I2C_SR1_SB));
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	695b      	ldr	r3, [r3, #20]
 800051c:	f003 0301 	and.w	r3, r3, #1
 8000520:	2b01      	cmp	r3, #1
 8000522:	bf0c      	ite	eq
 8000524:	2301      	moveq	r3, #1
 8000526:	2300      	movne	r3, #0
 8000528:	b2db      	uxtb	r3, r3
}
 800052a:	4618      	mov	r0, r3
 800052c:	370c      	adds	r7, #12
 800052e:	46bd      	mov	sp, r7
 8000530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000534:	4770      	bx	lr

08000536 <LL_I2C_IsActiveFlag_ADDR>:
  * @rmtoll SR1          ADDR          LL_I2C_IsActiveFlag_ADDR
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ADDR(I2C_TypeDef *I2Cx)
{
 8000536:	b480      	push	{r7}
 8000538:	b083      	sub	sp, #12
 800053a:	af00      	add	r7, sp, #0
 800053c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR1, I2C_SR1_ADDR) == (I2C_SR1_ADDR));
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	695b      	ldr	r3, [r3, #20]
 8000542:	f003 0302 	and.w	r3, r3, #2
 8000546:	2b02      	cmp	r3, #2
 8000548:	bf0c      	ite	eq
 800054a:	2301      	moveq	r3, #1
 800054c:	2300      	movne	r3, #0
 800054e:	b2db      	uxtb	r3, r3
}
 8000550:	4618      	mov	r0, r3
 8000552:	370c      	adds	r7, #12
 8000554:	46bd      	mov	sp, r7
 8000556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055a:	4770      	bx	lr

0800055c <LL_I2C_IsActiveFlag_AF>:
  * @rmtoll SR1          AF            LL_I2C_IsActiveFlag_AF
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_AF(I2C_TypeDef *I2Cx)
{
 800055c:	b480      	push	{r7}
 800055e:	b083      	sub	sp, #12
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR1, I2C_SR1_AF) == (I2C_SR1_AF));
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	695b      	ldr	r3, [r3, #20]
 8000568:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800056c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000570:	bf0c      	ite	eq
 8000572:	2301      	moveq	r3, #1
 8000574:	2300      	movne	r3, #0
 8000576:	b2db      	uxtb	r3, r3
}
 8000578:	4618      	mov	r0, r3
 800057a:	370c      	adds	r7, #12
 800057c:	46bd      	mov	sp, r7
 800057e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000582:	4770      	bx	lr

08000584 <LL_I2C_ClearFlag_ADDR>:
  * @rmtoll SR1          ADDR          LL_I2C_ClearFlag_ADDR
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ClearFlag_ADDR(I2C_TypeDef *I2Cx)
{
 8000584:	b480      	push	{r7}
 8000586:	b085      	sub	sp, #20
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = I2Cx->SR1;
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	695b      	ldr	r3, [r3, #20]
 8000590:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8000592:	68fb      	ldr	r3, [r7, #12]
  tmpreg = I2Cx->SR2;
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	699b      	ldr	r3, [r3, #24]
 8000598:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 800059a:	68fb      	ldr	r3, [r7, #12]
}
 800059c:	bf00      	nop
 800059e:	3714      	adds	r7, #20
 80005a0:	46bd      	mov	sp, r7
 80005a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a6:	4770      	bx	lr

080005a8 <LL_I2C_ClearFlag_AF>:
  * @rmtoll SR1          AF            LL_I2C_ClearFlag_AF
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ClearFlag_AF(I2C_TypeDef *I2Cx)
{
 80005a8:	b480      	push	{r7}
 80005aa:	b083      	sub	sp, #12
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->SR1, I2C_SR1_AF);
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	695b      	ldr	r3, [r3, #20]
 80005b4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	615a      	str	r2, [r3, #20]
}
 80005bc:	bf00      	nop
 80005be:	370c      	adds	r7, #12
 80005c0:	46bd      	mov	sp, r7
 80005c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c6:	4770      	bx	lr

080005c8 <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 80005c8:	b480      	push	{r7}
 80005ca:	b083      	sub	sp, #12
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
 80005d0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ACK, TypeAcknowledge);
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80005da:	683b      	ldr	r3, [r7, #0]
 80005dc:	431a      	orrs	r2, r3
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	601a      	str	r2, [r3, #0]
}
 80005e2:	bf00      	nop
 80005e4:	370c      	adds	r7, #12
 80005e6:	46bd      	mov	sp, r7
 80005e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ec:	4770      	bx	lr

080005ee <LL_I2C_GenerateStartCondition>:
  * @rmtoll CR1          START         LL_I2C_GenerateStartCondition
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_GenerateStartCondition(I2C_TypeDef *I2Cx)
{
 80005ee:	b480      	push	{r7}
 80005f0:	b083      	sub	sp, #12
 80005f2:	af00      	add	r7, sp, #0
 80005f4:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_START);
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	601a      	str	r2, [r3, #0]
}
 8000602:	bf00      	nop
 8000604:	370c      	adds	r7, #12
 8000606:	46bd      	mov	sp, r7
 8000608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060c:	4770      	bx	lr

0800060e <LL_I2C_GenerateStopCondition>:
  * @rmtoll CR1          STOP          LL_I2C_GenerateStopCondition
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_GenerateStopCondition(I2C_TypeDef *I2Cx)
{
 800060e:	b480      	push	{r7}
 8000610:	b083      	sub	sp, #12
 8000612:	af00      	add	r7, sp, #0
 8000614:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_STOP);
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	601a      	str	r2, [r3, #0]
}
 8000622:	bf00      	nop
 8000624:	370c      	adds	r7, #12
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr

0800062e <LL_I2C_ReceiveData8>:
  * @rmtoll DR           DR            LL_I2C_ReceiveData8
  * @param  I2Cx I2C Instance.
  * @retval Value between Min_Data=0x0 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx)
{
 800062e:	b480      	push	{r7}
 8000630:	b083      	sub	sp, #12
 8000632:	af00      	add	r7, sp, #0
 8000634:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->DR, I2C_DR_DR));
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	691b      	ldr	r3, [r3, #16]
 800063a:	b2db      	uxtb	r3, r3
}
 800063c:	4618      	mov	r0, r3
 800063e:	370c      	adds	r7, #12
 8000640:	46bd      	mov	sp, r7
 8000642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000646:	4770      	bx	lr

08000648 <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x0 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 8000648:	b480      	push	{r7}
 800064a:	b083      	sub	sp, #12
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	460b      	mov	r3, r1
 8000652:	70fb      	strb	r3, [r7, #3]
  MODIFY_REG(I2Cx->DR, I2C_DR_DR, Data);
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	691b      	ldr	r3, [r3, #16]
 8000658:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800065c:	78fb      	ldrb	r3, [r7, #3]
 800065e:	431a      	orrs	r2, r3
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	611a      	str	r2, [r3, #16]
}
 8000664:	bf00      	nop
 8000666:	370c      	adds	r7, #12
 8000668:	46bd      	mov	sp, r7
 800066a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066e:	4770      	bx	lr

08000670 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000670:	b480      	push	{r7}
 8000672:	b083      	sub	sp, #12
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
 8000678:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	683a      	ldr	r2, [r7, #0]
 800067e:	619a      	str	r2, [r3, #24]
}
 8000680:	bf00      	nop
 8000682:	370c      	adds	r7, #12
 8000684:	46bd      	mov	sp, r7
 8000686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068a:	4770      	bx	lr

0800068c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800068c:	b480      	push	{r7}
 800068e:	b083      	sub	sp, #12
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
 8000694:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000696:	683b      	ldr	r3, [r7, #0]
 8000698:	041a      	lsls	r2, r3, #16
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	619a      	str	r2, [r3, #24]
}
 800069e:	bf00      	nop
 80006a0:	370c      	adds	r7, #12
 80006a2:	46bd      	mov	sp, r7
 80006a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a8:	4770      	bx	lr

080006aa <KX023_Init_I2C>:

// ================================================================
// Low Level I/O Functions (The Core of the Port)
// ================================================================

void KX023_Init_I2C(KX023_Ctx_t *ctx, I2C_TypeDef *i2c, uint8_t addr) {
 80006aa:	b480      	push	{r7}
 80006ac:	b085      	sub	sp, #20
 80006ae:	af00      	add	r7, sp, #0
 80006b0:	60f8      	str	r0, [r7, #12]
 80006b2:	60b9      	str	r1, [r7, #8]
 80006b4:	4613      	mov	r3, r2
 80006b6:	71fb      	strb	r3, [r7, #7]
    ctx->is_spi = 0;
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	2200      	movs	r2, #0
 80006bc:	701a      	strb	r2, [r3, #0]
    ctx->i2c_instance = i2c;
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	68ba      	ldr	r2, [r7, #8]
 80006c2:	605a      	str	r2, [r3, #4]
    ctx->slave_address = (addr << 1); // Left shift for 8-bit address format in STM32
 80006c4:	79fb      	ldrb	r3, [r7, #7]
 80006c6:	005b      	lsls	r3, r3, #1
 80006c8:	b2da      	uxtb	r2, r3
 80006ca:	68fb      	ldr	r3, [r7, #12]
 80006cc:	751a      	strb	r2, [r3, #20]
    ctx->spi_instance = NULL;
 80006ce:	68fb      	ldr	r3, [r7, #12]
 80006d0:	2200      	movs	r2, #0
 80006d2:	609a      	str	r2, [r3, #8]
}
 80006d4:	bf00      	nop
 80006d6:	3714      	adds	r7, #20
 80006d8:	46bd      	mov	sp, r7
 80006da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006de:	4770      	bx	lr

080006e0 <SPI_Transfer>:
    // Ensure CS pin is high initially
    LL_GPIO_SetOutputPin(ctx->cs_port, ctx->cs_pin);
}

// Helper function for SPI transmit/receive
static uint8_t SPI_Transfer(SPI_TypeDef *SPIx, uint8_t data) {
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
 80006e8:	460b      	mov	r3, r1
 80006ea:	70fb      	strb	r3, [r7, #3]
//    while (!LL_SPI_IsActiveFlag_TXE(SPIx));
//    LL_SPI_TransmitData8(SPIx, data);
//    while (!LL_SPI_IsActiveFlag_RXNE(SPIx));
//    return LL_SPI_ReceiveData8(SPIx);
}
 80006ec:	bf00      	nop
 80006ee:	4618      	mov	r0, r3
 80006f0:	370c      	adds	r7, #12
 80006f2:	46bd      	mov	sp, r7
 80006f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f8:	4770      	bx	lr
	...

080006fc <KX023_ReadRegisters>:


// Constant value for timeout (adjustable based on micro frequency)
#define I2C_TIMEOUT_COUNT  100000

static int KX023_ReadRegisters(KX023_Ctx_t *ctx, uint8_t address, uint8_t *data, size_t length) {
 80006fc:	b590      	push	{r4, r7, lr}
 80006fe:	b089      	sub	sp, #36	; 0x24
 8000700:	af00      	add	r7, sp, #0
 8000702:	60f8      	str	r0, [r7, #12]
 8000704:	607a      	str	r2, [r7, #4]
 8000706:	603b      	str	r3, [r7, #0]
 8000708:	460b      	mov	r3, r1
 800070a:	72fb      	strb	r3, [r7, #11]
    if (ctx->is_spi) {
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	2b00      	cmp	r3, #0
 8000712:	f040 80e3 	bne.w	80008dc <KX023_ReadRegisters+0x1e0>
//            data[i] = SPI_Transfer(ctx->spi_instance, 0x00);
//        }
//        LL_GPIO_SetOutputPin(ctx->cs_port, ctx->cs_pin);
//        return 1;
    } else {
        I2C_TypeDef *I2Cx = ctx->i2c_instance;
 8000716:	68fb      	ldr	r3, [r7, #12]
 8000718:	685b      	ldr	r3, [r3, #4]
 800071a:	617b      	str	r3, [r7, #20]
        uint32_t timeout = I2C_TIMEOUT_COUNT;
 800071c:	4b71      	ldr	r3, [pc, #452]	; (80008e4 <KX023_ReadRegisters+0x1e8>)
 800071e:	61fb      	str	r3, [r7, #28]

        // 1. Send Start
        LL_I2C_GenerateStartCondition(I2Cx);
 8000720:	6978      	ldr	r0, [r7, #20]
 8000722:	f7ff ff64 	bl	80005ee <LL_I2C_GenerateStartCondition>
        while(!LL_I2C_IsActiveFlag_SB(I2Cx)) {
 8000726:	e008      	b.n	800073a <KX023_ReadRegisters+0x3e>
            if (--timeout == 0) return -2; // Timeout Error
 8000728:	69fb      	ldr	r3, [r7, #28]
 800072a:	3b01      	subs	r3, #1
 800072c:	61fb      	str	r3, [r7, #28]
 800072e:	69fb      	ldr	r3, [r7, #28]
 8000730:	2b00      	cmp	r3, #0
 8000732:	d102      	bne.n	800073a <KX023_ReadRegisters+0x3e>
 8000734:	f06f 0301 	mvn.w	r3, #1
 8000738:	e0d0      	b.n	80008dc <KX023_ReadRegisters+0x1e0>
        while(!LL_I2C_IsActiveFlag_SB(I2Cx)) {
 800073a:	6978      	ldr	r0, [r7, #20]
 800073c:	f7ff fee8 	bl	8000510 <LL_I2C_IsActiveFlag_SB>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d0f0      	beq.n	8000728 <KX023_ReadRegisters+0x2c>
        }

        // 2. Send address for register write
        LL_I2C_TransmitData8(I2Cx, ctx->slave_address);
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	7d1b      	ldrb	r3, [r3, #20]
 800074a:	4619      	mov	r1, r3
 800074c:	6978      	ldr	r0, [r7, #20]
 800074e:	f7ff ff7b 	bl	8000648 <LL_I2C_TransmitData8>
        timeout = I2C_TIMEOUT_COUNT;
 8000752:	4b64      	ldr	r3, [pc, #400]	; (80008e4 <KX023_ReadRegisters+0x1e8>)
 8000754:	61fb      	str	r3, [r7, #28]
        while(!LL_I2C_IsActiveFlag_ADDR(I2Cx)) {
 8000756:	e017      	b.n	8000788 <KX023_ReadRegisters+0x8c>
            if (LL_I2C_IsActiveFlag_AF(I2Cx)) {
 8000758:	6978      	ldr	r0, [r7, #20]
 800075a:	f7ff feff 	bl	800055c <LL_I2C_IsActiveFlag_AF>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d008      	beq.n	8000776 <KX023_ReadRegisters+0x7a>
                LL_I2C_ClearFlag_AF(I2Cx);
 8000764:	6978      	ldr	r0, [r7, #20]
 8000766:	f7ff ff1f 	bl	80005a8 <LL_I2C_ClearFlag_AF>
                LL_I2C_GenerateStopCondition(I2Cx);
 800076a:	6978      	ldr	r0, [r7, #20]
 800076c:	f7ff ff4f 	bl	800060e <LL_I2C_GenerateStopCondition>
                return -1; // NACK Error
 8000770:	f04f 33ff 	mov.w	r3, #4294967295
 8000774:	e0b2      	b.n	80008dc <KX023_ReadRegisters+0x1e0>
            }
            if (--timeout == 0) return -2;
 8000776:	69fb      	ldr	r3, [r7, #28]
 8000778:	3b01      	subs	r3, #1
 800077a:	61fb      	str	r3, [r7, #28]
 800077c:	69fb      	ldr	r3, [r7, #28]
 800077e:	2b00      	cmp	r3, #0
 8000780:	d102      	bne.n	8000788 <KX023_ReadRegisters+0x8c>
 8000782:	f06f 0301 	mvn.w	r3, #1
 8000786:	e0a9      	b.n	80008dc <KX023_ReadRegisters+0x1e0>
        while(!LL_I2C_IsActiveFlag_ADDR(I2Cx)) {
 8000788:	6978      	ldr	r0, [r7, #20]
 800078a:	f7ff fed4 	bl	8000536 <LL_I2C_IsActiveFlag_ADDR>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d0e1      	beq.n	8000758 <KX023_ReadRegisters+0x5c>
        }
        LL_I2C_ClearFlag_ADDR(I2Cx);
 8000794:	6978      	ldr	r0, [r7, #20]
 8000796:	f7ff fef5 	bl	8000584 <LL_I2C_ClearFlag_ADDR>

        // 3. Send target register address

		while(!LL_I2C_IsActiveFlag_TXE(I2Cx))
 800079a:	e008      	b.n	80007ae <KX023_ReadRegisters+0xb2>
		{
			if (--timeout == 0) return -2;
 800079c:	69fb      	ldr	r3, [r7, #28]
 800079e:	3b01      	subs	r3, #1
 80007a0:	61fb      	str	r3, [r7, #28]
 80007a2:	69fb      	ldr	r3, [r7, #28]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d102      	bne.n	80007ae <KX023_ReadRegisters+0xb2>
 80007a8:	f06f 0301 	mvn.w	r3, #1
 80007ac:	e096      	b.n	80008dc <KX023_ReadRegisters+0x1e0>
		while(!LL_I2C_IsActiveFlag_TXE(I2Cx))
 80007ae:	6978      	ldr	r0, [r7, #20]
 80007b0:	f7ff fe88 	bl	80004c4 <LL_I2C_IsActiveFlag_TXE>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d0f0      	beq.n	800079c <KX023_ReadRegisters+0xa0>
		}
        LL_I2C_TransmitData8(I2Cx, address);
 80007ba:	7afb      	ldrb	r3, [r7, #11]
 80007bc:	4619      	mov	r1, r3
 80007be:	6978      	ldr	r0, [r7, #20]
 80007c0:	f7ff ff42 	bl	8000648 <LL_I2C_TransmitData8>
        timeout = I2C_TIMEOUT_COUNT;
 80007c4:	4b47      	ldr	r3, [pc, #284]	; (80008e4 <KX023_ReadRegisters+0x1e8>)
 80007c6:	61fb      	str	r3, [r7, #28]
        while(!LL_I2C_IsActiveFlag_TXE(I2Cx)) {
 80007c8:	e008      	b.n	80007dc <KX023_ReadRegisters+0xe0>
            if (--timeout == 0) return -2;
 80007ca:	69fb      	ldr	r3, [r7, #28]
 80007cc:	3b01      	subs	r3, #1
 80007ce:	61fb      	str	r3, [r7, #28]
 80007d0:	69fb      	ldr	r3, [r7, #28]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d102      	bne.n	80007dc <KX023_ReadRegisters+0xe0>
 80007d6:	f06f 0301 	mvn.w	r3, #1
 80007da:	e07f      	b.n	80008dc <KX023_ReadRegisters+0x1e0>
        while(!LL_I2C_IsActiveFlag_TXE(I2Cx)) {
 80007dc:	6978      	ldr	r0, [r7, #20]
 80007de:	f7ff fe71 	bl	80004c4 <LL_I2C_IsActiveFlag_TXE>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d0f0      	beq.n	80007ca <KX023_ReadRegisters+0xce>
        }

        // 4. Generate Re-Start for reading data
        LL_I2C_GenerateStartCondition(I2Cx);
 80007e8:	6978      	ldr	r0, [r7, #20]
 80007ea:	f7ff ff00 	bl	80005ee <LL_I2C_GenerateStartCondition>
        timeout = I2C_TIMEOUT_COUNT;
 80007ee:	4b3d      	ldr	r3, [pc, #244]	; (80008e4 <KX023_ReadRegisters+0x1e8>)
 80007f0:	61fb      	str	r3, [r7, #28]
        while(!LL_I2C_IsActiveFlag_SB(I2Cx)) {
 80007f2:	e008      	b.n	8000806 <KX023_ReadRegisters+0x10a>
            if (--timeout == 0) return -2;
 80007f4:	69fb      	ldr	r3, [r7, #28]
 80007f6:	3b01      	subs	r3, #1
 80007f8:	61fb      	str	r3, [r7, #28]
 80007fa:	69fb      	ldr	r3, [r7, #28]
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d102      	bne.n	8000806 <KX023_ReadRegisters+0x10a>
 8000800:	f06f 0301 	mvn.w	r3, #1
 8000804:	e06a      	b.n	80008dc <KX023_ReadRegisters+0x1e0>
        while(!LL_I2C_IsActiveFlag_SB(I2Cx)) {
 8000806:	6978      	ldr	r0, [r7, #20]
 8000808:	f7ff fe82 	bl	8000510 <LL_I2C_IsActiveFlag_SB>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d0f0      	beq.n	80007f4 <KX023_ReadRegisters+0xf8>
        }

        LL_I2C_TransmitData8(I2Cx, ctx->slave_address | 1);
 8000812:	68fb      	ldr	r3, [r7, #12]
 8000814:	7d1b      	ldrb	r3, [r3, #20]
 8000816:	f043 0301 	orr.w	r3, r3, #1
 800081a:	b2db      	uxtb	r3, r3
 800081c:	4619      	mov	r1, r3
 800081e:	6978      	ldr	r0, [r7, #20]
 8000820:	f7ff ff12 	bl	8000648 <LL_I2C_TransmitData8>
        timeout = I2C_TIMEOUT_COUNT;
 8000824:	4b2f      	ldr	r3, [pc, #188]	; (80008e4 <KX023_ReadRegisters+0x1e8>)
 8000826:	61fb      	str	r3, [r7, #28]
        while(!LL_I2C_IsActiveFlag_ADDR(I2Cx)) {
 8000828:	e017      	b.n	800085a <KX023_ReadRegisters+0x15e>
            if (LL_I2C_IsActiveFlag_AF(I2Cx)) {
 800082a:	6978      	ldr	r0, [r7, #20]
 800082c:	f7ff fe96 	bl	800055c <LL_I2C_IsActiveFlag_AF>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d008      	beq.n	8000848 <KX023_ReadRegisters+0x14c>
                LL_I2C_ClearFlag_AF(I2Cx);
 8000836:	6978      	ldr	r0, [r7, #20]
 8000838:	f7ff feb6 	bl	80005a8 <LL_I2C_ClearFlag_AF>
                LL_I2C_GenerateStopCondition(I2Cx);
 800083c:	6978      	ldr	r0, [r7, #20]
 800083e:	f7ff fee6 	bl	800060e <LL_I2C_GenerateStopCondition>
                return -1;
 8000842:	f04f 33ff 	mov.w	r3, #4294967295
 8000846:	e049      	b.n	80008dc <KX023_ReadRegisters+0x1e0>
            }
            if (--timeout == 0) return -2;
 8000848:	69fb      	ldr	r3, [r7, #28]
 800084a:	3b01      	subs	r3, #1
 800084c:	61fb      	str	r3, [r7, #28]
 800084e:	69fb      	ldr	r3, [r7, #28]
 8000850:	2b00      	cmp	r3, #0
 8000852:	d102      	bne.n	800085a <KX023_ReadRegisters+0x15e>
 8000854:	f06f 0301 	mvn.w	r3, #1
 8000858:	e040      	b.n	80008dc <KX023_ReadRegisters+0x1e0>
        while(!LL_I2C_IsActiveFlag_ADDR(I2Cx)) {
 800085a:	6978      	ldr	r0, [r7, #20]
 800085c:	f7ff fe6b 	bl	8000536 <LL_I2C_IsActiveFlag_ADDR>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d0e1      	beq.n	800082a <KX023_ReadRegisters+0x12e>
        }
        LL_I2C_ClearFlag_ADDR(I2Cx);
 8000866:	6978      	ldr	r0, [r7, #20]
 8000868:	f7ff fe8c 	bl	8000584 <LL_I2C_ClearFlag_ADDR>

        // 5. Receive data
        for(size_t i = 0; i < length; i++) {
 800086c:	2300      	movs	r3, #0
 800086e:	61bb      	str	r3, [r7, #24]
 8000870:	e02b      	b.n	80008ca <KX023_ReadRegisters+0x1ce>
            if(i < length - 1) {
 8000872:	683b      	ldr	r3, [r7, #0]
 8000874:	3b01      	subs	r3, #1
 8000876:	69ba      	ldr	r2, [r7, #24]
 8000878:	429a      	cmp	r2, r3
 800087a:	d205      	bcs.n	8000888 <KX023_ReadRegisters+0x18c>
                LL_I2C_AcknowledgeNextData(I2Cx, LL_I2C_ACK);
 800087c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000880:	6978      	ldr	r0, [r7, #20]
 8000882:	f7ff fea1 	bl	80005c8 <LL_I2C_AcknowledgeNextData>
 8000886:	e003      	b.n	8000890 <KX023_ReadRegisters+0x194>
            } else {
                LL_I2C_AcknowledgeNextData(I2Cx, LL_I2C_NACK);
 8000888:	2100      	movs	r1, #0
 800088a:	6978      	ldr	r0, [r7, #20]
 800088c:	f7ff fe9c 	bl	80005c8 <LL_I2C_AcknowledgeNextData>
            }

            timeout = I2C_TIMEOUT_COUNT;
 8000890:	4b14      	ldr	r3, [pc, #80]	; (80008e4 <KX023_ReadRegisters+0x1e8>)
 8000892:	61fb      	str	r3, [r7, #28]
            while(!LL_I2C_IsActiveFlag_RXNE(I2Cx)) {
 8000894:	e008      	b.n	80008a8 <KX023_ReadRegisters+0x1ac>
                if (--timeout == 0) return -2;
 8000896:	69fb      	ldr	r3, [r7, #28]
 8000898:	3b01      	subs	r3, #1
 800089a:	61fb      	str	r3, [r7, #28]
 800089c:	69fb      	ldr	r3, [r7, #28]
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d102      	bne.n	80008a8 <KX023_ReadRegisters+0x1ac>
 80008a2:	f06f 0301 	mvn.w	r3, #1
 80008a6:	e019      	b.n	80008dc <KX023_ReadRegisters+0x1e0>
            while(!LL_I2C_IsActiveFlag_RXNE(I2Cx)) {
 80008a8:	6978      	ldr	r0, [r7, #20]
 80008aa:	f7ff fe1e 	bl	80004ea <LL_I2C_IsActiveFlag_RXNE>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d0f0      	beq.n	8000896 <KX023_ReadRegisters+0x19a>
            }
            data[i] = LL_I2C_ReceiveData8(I2Cx);
 80008b4:	687a      	ldr	r2, [r7, #4]
 80008b6:	69bb      	ldr	r3, [r7, #24]
 80008b8:	18d4      	adds	r4, r2, r3
 80008ba:	6978      	ldr	r0, [r7, #20]
 80008bc:	f7ff feb7 	bl	800062e <LL_I2C_ReceiveData8>
 80008c0:	4603      	mov	r3, r0
 80008c2:	7023      	strb	r3, [r4, #0]
        for(size_t i = 0; i < length; i++) {
 80008c4:	69bb      	ldr	r3, [r7, #24]
 80008c6:	3301      	adds	r3, #1
 80008c8:	61bb      	str	r3, [r7, #24]
 80008ca:	69ba      	ldr	r2, [r7, #24]
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	429a      	cmp	r2, r3
 80008d0:	d3cf      	bcc.n	8000872 <KX023_ReadRegisters+0x176>
        }

        LL_I2C_GenerateStopCondition(I2Cx);
 80008d2:	6978      	ldr	r0, [r7, #20]
 80008d4:	f7ff fe9b 	bl	800060e <LL_I2C_GenerateStopCondition>
        return 1;
 80008d8:	2301      	movs	r3, #1
 80008da:	e7ff      	b.n	80008dc <KX023_ReadRegisters+0x1e0>
    }
}
 80008dc:	4618      	mov	r0, r3
 80008de:	3724      	adds	r7, #36	; 0x24
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd90      	pop	{r4, r7, pc}
 80008e4:	000186a0 	.word	0x000186a0

080008e8 <KX023_WriteRegister>:

static int KX023_WriteRegister(KX023_Ctx_t *ctx, uint8_t address, uint8_t value) {
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b084      	sub	sp, #16
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
 80008f0:	460b      	mov	r3, r1
 80008f2:	70fb      	strb	r3, [r7, #3]
 80008f4:	4613      	mov	r3, r2
 80008f6:	70bb      	strb	r3, [r7, #2]
    if (ctx->is_spi) {
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d022      	beq.n	8000946 <KX023_WriteRegister+0x5e>
        LL_GPIO_ResetOutputPin(ctx->cs_port, ctx->cs_pin);
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	68da      	ldr	r2, [r3, #12]
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	691b      	ldr	r3, [r3, #16]
 8000908:	4619      	mov	r1, r3
 800090a:	4610      	mov	r0, r2
 800090c:	f7ff febe 	bl	800068c <LL_GPIO_ResetOutputPin>
        SPI_Transfer(ctx->spi_instance, address & 0x7F);
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	689a      	ldr	r2, [r3, #8]
 8000914:	78fb      	ldrb	r3, [r7, #3]
 8000916:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800091a:	b2db      	uxtb	r3, r3
 800091c:	4619      	mov	r1, r3
 800091e:	4610      	mov	r0, r2
 8000920:	f7ff fede 	bl	80006e0 <SPI_Transfer>
        SPI_Transfer(ctx->spi_instance, value);
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	689b      	ldr	r3, [r3, #8]
 8000928:	78ba      	ldrb	r2, [r7, #2]
 800092a:	4611      	mov	r1, r2
 800092c:	4618      	mov	r0, r3
 800092e:	f7ff fed7 	bl	80006e0 <SPI_Transfer>
        LL_GPIO_SetOutputPin(ctx->cs_port, ctx->cs_pin);
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	68da      	ldr	r2, [r3, #12]
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	691b      	ldr	r3, [r3, #16]
 800093a:	4619      	mov	r1, r3
 800093c:	4610      	mov	r0, r2
 800093e:	f7ff fe97 	bl	8000670 <LL_GPIO_SetOutputPin>
        return 1;
 8000942:	2301      	movs	r3, #1
 8000944:	e085      	b.n	8000a52 <KX023_WriteRegister+0x16a>
    } else {
        I2C_TypeDef *I2Cx = ctx->i2c_instance;
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	685b      	ldr	r3, [r3, #4]
 800094a:	60bb      	str	r3, [r7, #8]
        uint32_t timeout = I2C_TIMEOUT_COUNT;
 800094c:	4b43      	ldr	r3, [pc, #268]	; (8000a5c <KX023_WriteRegister+0x174>)
 800094e:	60fb      	str	r3, [r7, #12]

        LL_I2C_GenerateStartCondition(I2Cx);
 8000950:	68b8      	ldr	r0, [r7, #8]
 8000952:	f7ff fe4c 	bl	80005ee <LL_I2C_GenerateStartCondition>
        while(!LL_I2C_IsActiveFlag_SB(I2Cx)) if (--timeout == 0) return -2;
 8000956:	e008      	b.n	800096a <KX023_WriteRegister+0x82>
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	3b01      	subs	r3, #1
 800095c:	60fb      	str	r3, [r7, #12]
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	2b00      	cmp	r3, #0
 8000962:	d102      	bne.n	800096a <KX023_WriteRegister+0x82>
 8000964:	f06f 0301 	mvn.w	r3, #1
 8000968:	e073      	b.n	8000a52 <KX023_WriteRegister+0x16a>
 800096a:	68b8      	ldr	r0, [r7, #8]
 800096c:	f7ff fdd0 	bl	8000510 <LL_I2C_IsActiveFlag_SB>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d0f0      	beq.n	8000958 <KX023_WriteRegister+0x70>

        LL_I2C_TransmitData8(I2Cx, ctx->slave_address);
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	7d1b      	ldrb	r3, [r3, #20]
 800097a:	4619      	mov	r1, r3
 800097c:	68b8      	ldr	r0, [r7, #8]
 800097e:	f7ff fe63 	bl	8000648 <LL_I2C_TransmitData8>
        timeout = I2C_TIMEOUT_COUNT;
 8000982:	4b36      	ldr	r3, [pc, #216]	; (8000a5c <KX023_WriteRegister+0x174>)
 8000984:	60fb      	str	r3, [r7, #12]
        while(!LL_I2C_IsActiveFlag_ADDR(I2Cx)) {
 8000986:	e017      	b.n	80009b8 <KX023_WriteRegister+0xd0>
            if (LL_I2C_IsActiveFlag_AF(I2Cx)) {
 8000988:	68b8      	ldr	r0, [r7, #8]
 800098a:	f7ff fde7 	bl	800055c <LL_I2C_IsActiveFlag_AF>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d008      	beq.n	80009a6 <KX023_WriteRegister+0xbe>
                LL_I2C_ClearFlag_AF(I2Cx);
 8000994:	68b8      	ldr	r0, [r7, #8]
 8000996:	f7ff fe07 	bl	80005a8 <LL_I2C_ClearFlag_AF>
                LL_I2C_GenerateStopCondition(I2Cx);
 800099a:	68b8      	ldr	r0, [r7, #8]
 800099c:	f7ff fe37 	bl	800060e <LL_I2C_GenerateStopCondition>
                return -1;
 80009a0:	f04f 33ff 	mov.w	r3, #4294967295
 80009a4:	e055      	b.n	8000a52 <KX023_WriteRegister+0x16a>
            }
            if (--timeout == 0) return -2;
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	3b01      	subs	r3, #1
 80009aa:	60fb      	str	r3, [r7, #12]
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d102      	bne.n	80009b8 <KX023_WriteRegister+0xd0>
 80009b2:	f06f 0301 	mvn.w	r3, #1
 80009b6:	e04c      	b.n	8000a52 <KX023_WriteRegister+0x16a>
        while(!LL_I2C_IsActiveFlag_ADDR(I2Cx)) {
 80009b8:	68b8      	ldr	r0, [r7, #8]
 80009ba:	f7ff fdbc 	bl	8000536 <LL_I2C_IsActiveFlag_ADDR>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d0e1      	beq.n	8000988 <KX023_WriteRegister+0xa0>
        }
        LL_I2C_ClearFlag_ADDR(I2Cx);
 80009c4:	68b8      	ldr	r0, [r7, #8]
 80009c6:	f7ff fddd 	bl	8000584 <LL_I2C_ClearFlag_ADDR>
        timeout = I2C_TIMEOUT_COUNT;
 80009ca:	4b24      	ldr	r3, [pc, #144]	; (8000a5c <KX023_WriteRegister+0x174>)
 80009cc:	60fb      	str	r3, [r7, #12]
        while(!LL_I2C_IsActiveFlag_TXE(I2Cx))	if (--timeout == 0) return -2;
 80009ce:	e008      	b.n	80009e2 <KX023_WriteRegister+0xfa>
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	3b01      	subs	r3, #1
 80009d4:	60fb      	str	r3, [r7, #12]
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d102      	bne.n	80009e2 <KX023_WriteRegister+0xfa>
 80009dc:	f06f 0301 	mvn.w	r3, #1
 80009e0:	e037      	b.n	8000a52 <KX023_WriteRegister+0x16a>
 80009e2:	68b8      	ldr	r0, [r7, #8]
 80009e4:	f7ff fd6e 	bl	80004c4 <LL_I2C_IsActiveFlag_TXE>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d0f0      	beq.n	80009d0 <KX023_WriteRegister+0xe8>
        LL_I2C_TransmitData8(I2Cx, address);
 80009ee:	78fb      	ldrb	r3, [r7, #3]
 80009f0:	4619      	mov	r1, r3
 80009f2:	68b8      	ldr	r0, [r7, #8]
 80009f4:	f7ff fe28 	bl	8000648 <LL_I2C_TransmitData8>
        timeout = I2C_TIMEOUT_COUNT;
 80009f8:	4b18      	ldr	r3, [pc, #96]	; (8000a5c <KX023_WriteRegister+0x174>)
 80009fa:	60fb      	str	r3, [r7, #12]
        while(!LL_I2C_IsActiveFlag_TXE(I2Cx)) if (--timeout == 0) return -2;
 80009fc:	e008      	b.n	8000a10 <KX023_WriteRegister+0x128>
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	3b01      	subs	r3, #1
 8000a02:	60fb      	str	r3, [r7, #12]
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d102      	bne.n	8000a10 <KX023_WriteRegister+0x128>
 8000a0a:	f06f 0301 	mvn.w	r3, #1
 8000a0e:	e020      	b.n	8000a52 <KX023_WriteRegister+0x16a>
 8000a10:	68b8      	ldr	r0, [r7, #8]
 8000a12:	f7ff fd57 	bl	80004c4 <LL_I2C_IsActiveFlag_TXE>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d0f0      	beq.n	80009fe <KX023_WriteRegister+0x116>

        LL_I2C_TransmitData8(I2Cx, value);
 8000a1c:	78bb      	ldrb	r3, [r7, #2]
 8000a1e:	4619      	mov	r1, r3
 8000a20:	68b8      	ldr	r0, [r7, #8]
 8000a22:	f7ff fe11 	bl	8000648 <LL_I2C_TransmitData8>
        timeout = I2C_TIMEOUT_COUNT;
 8000a26:	4b0d      	ldr	r3, [pc, #52]	; (8000a5c <KX023_WriteRegister+0x174>)
 8000a28:	60fb      	str	r3, [r7, #12]
        while(!LL_I2C_IsActiveFlag_TXE(I2Cx)) if (--timeout == 0) return -2;
 8000a2a:	e008      	b.n	8000a3e <KX023_WriteRegister+0x156>
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	3b01      	subs	r3, #1
 8000a30:	60fb      	str	r3, [r7, #12]
 8000a32:	68fb      	ldr	r3, [r7, #12]
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d102      	bne.n	8000a3e <KX023_WriteRegister+0x156>
 8000a38:	f06f 0301 	mvn.w	r3, #1
 8000a3c:	e009      	b.n	8000a52 <KX023_WriteRegister+0x16a>
 8000a3e:	68b8      	ldr	r0, [r7, #8]
 8000a40:	f7ff fd40 	bl	80004c4 <LL_I2C_IsActiveFlag_TXE>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d0f0      	beq.n	8000a2c <KX023_WriteRegister+0x144>

        LL_I2C_GenerateStopCondition(I2Cx);
 8000a4a:	68b8      	ldr	r0, [r7, #8]
 8000a4c:	f7ff fddf 	bl	800060e <LL_I2C_GenerateStopCondition>
        return 1;
 8000a50:	2301      	movs	r3, #1
    }
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	3710      	adds	r7, #16
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	000186a0 	.word	0x000186a0

08000a60 <KX023_ReadRegister>:

static int KX023_ReadRegister(KX023_Ctx_t *ctx, uint8_t address) {
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b084      	sub	sp, #16
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
 8000a68:	460b      	mov	r3, r1
 8000a6a:	70fb      	strb	r3, [r7, #3]
    uint8_t value = 0;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	73fb      	strb	r3, [r7, #15]
    if (KX023_ReadRegisters(ctx, address, &value, 1) != 1) {
 8000a70:	f107 020f 	add.w	r2, r7, #15
 8000a74:	78f9      	ldrb	r1, [r7, #3]
 8000a76:	2301      	movs	r3, #1
 8000a78:	6878      	ldr	r0, [r7, #4]
 8000a7a:	f7ff fe3f 	bl	80006fc <KX023_ReadRegisters>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b01      	cmp	r3, #1
 8000a82:	d002      	beq.n	8000a8a <KX023_ReadRegister+0x2a>
        return -1;
 8000a84:	f04f 33ff 	mov.w	r3, #4294967295
 8000a88:	e000      	b.n	8000a8c <KX023_ReadRegister+0x2c>
    }
    return value;
 8000a8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	3710      	adds	r7, #16
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}

08000a94 <KX023_SetBit>:

static void KX023_SetBit(KX023_Ctx_t *ctx, uint8_t register_address, uint8_t bit_index) {
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b084      	sub	sp, #16
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
 8000a9c:	460b      	mov	r3, r1
 8000a9e:	70fb      	strb	r3, [r7, #3]
 8000aa0:	4613      	mov	r3, r2
 8000aa2:	70bb      	strb	r3, [r7, #2]
    if (bit_index > 7) return;
 8000aa4:	78bb      	ldrb	r3, [r7, #2]
 8000aa6:	2b07      	cmp	r3, #7
 8000aa8:	d817      	bhi.n	8000ada <KX023_SetBit+0x46>
    uint8_t reg_value = KX023_ReadRegister(ctx, register_address);
 8000aaa:	78fb      	ldrb	r3, [r7, #3]
 8000aac:	4619      	mov	r1, r3
 8000aae:	6878      	ldr	r0, [r7, #4]
 8000ab0:	f7ff ffd6 	bl	8000a60 <KX023_ReadRegister>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	73fb      	strb	r3, [r7, #15]
    reg_value |= (1 << bit_index);
 8000ab8:	78bb      	ldrb	r3, [r7, #2]
 8000aba:	2201      	movs	r2, #1
 8000abc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac0:	b25a      	sxtb	r2, r3
 8000ac2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ac6:	4313      	orrs	r3, r2
 8000ac8:	b25b      	sxtb	r3, r3
 8000aca:	73fb      	strb	r3, [r7, #15]
    KX023_WriteRegister(ctx, register_address, reg_value);
 8000acc:	7bfa      	ldrb	r2, [r7, #15]
 8000ace:	78fb      	ldrb	r3, [r7, #3]
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	6878      	ldr	r0, [r7, #4]
 8000ad4:	f7ff ff08 	bl	80008e8 <KX023_WriteRegister>
 8000ad8:	e000      	b.n	8000adc <KX023_SetBit+0x48>
    if (bit_index > 7) return;
 8000ada:	bf00      	nop
}
 8000adc:	3710      	adds	r7, #16
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}

08000ae2 <KX023_ClearBit>:

static void KX023_ClearBit(KX023_Ctx_t *ctx, uint8_t register_address, uint8_t bit_index) {
 8000ae2:	b580      	push	{r7, lr}
 8000ae4:	b084      	sub	sp, #16
 8000ae6:	af00      	add	r7, sp, #0
 8000ae8:	6078      	str	r0, [r7, #4]
 8000aea:	460b      	mov	r3, r1
 8000aec:	70fb      	strb	r3, [r7, #3]
 8000aee:	4613      	mov	r3, r2
 8000af0:	70bb      	strb	r3, [r7, #2]
    if (bit_index > 7) return;
 8000af2:	78bb      	ldrb	r3, [r7, #2]
 8000af4:	2b07      	cmp	r3, #7
 8000af6:	d819      	bhi.n	8000b2c <KX023_ClearBit+0x4a>
    uint8_t reg_value = KX023_ReadRegister(ctx, register_address);
 8000af8:	78fb      	ldrb	r3, [r7, #3]
 8000afa:	4619      	mov	r1, r3
 8000afc:	6878      	ldr	r0, [r7, #4]
 8000afe:	f7ff ffaf 	bl	8000a60 <KX023_ReadRegister>
 8000b02:	4603      	mov	r3, r0
 8000b04:	73fb      	strb	r3, [r7, #15]
    reg_value &= ~(1 << bit_index);
 8000b06:	78bb      	ldrb	r3, [r7, #2]
 8000b08:	2201      	movs	r2, #1
 8000b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b0e:	b25b      	sxtb	r3, r3
 8000b10:	43db      	mvns	r3, r3
 8000b12:	b25a      	sxtb	r2, r3
 8000b14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b18:	4013      	ands	r3, r2
 8000b1a:	b25b      	sxtb	r3, r3
 8000b1c:	73fb      	strb	r3, [r7, #15]
    KX023_WriteRegister(ctx, register_address, reg_value);
 8000b1e:	7bfa      	ldrb	r2, [r7, #15]
 8000b20:	78fb      	ldrb	r3, [r7, #3]
 8000b22:	4619      	mov	r1, r3
 8000b24:	6878      	ldr	r0, [r7, #4]
 8000b26:	f7ff fedf 	bl	80008e8 <KX023_WriteRegister>
 8000b2a:	e000      	b.n	8000b2e <KX023_ClearBit+0x4c>
    if (bit_index > 7) return;
 8000b2c:	bf00      	nop
}
 8000b2e:	3710      	adds	r7, #16
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}

08000b34 <KX023_Begin>:

// ================================================================
// Public API Implementation
// ================================================================

KX023_Status_t KX023_Begin(KX023_Ctx_t *ctx) {
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b084      	sub	sp, #16
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
    // Check WHO_AM_I register (0x15)
    int who_am_i = KX023_ReadRegister(ctx, KX023_Who_AM_I_REG);
 8000b3c:	210f      	movs	r1, #15
 8000b3e:	6878      	ldr	r0, [r7, #4]
 8000b40:	f7ff ff8e 	bl	8000a60 <KX023_ReadRegister>
 8000b44:	60f8      	str	r0, [r7, #12]
    if (who_am_i != 0x15) {
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	2b15      	cmp	r3, #21
 8000b4a:	d005      	beq.n	8000b58 <KX023_Begin+0x24>
        KX023_End(ctx);
 8000b4c:	6878      	ldr	r0, [r7, #4]
 8000b4e:	f000 f81a 	bl	8000b86 <KX023_End>
        return KX023_STATUS_DEVICE_NOT_RECOGNIZE;
 8000b52:	f06f 0303 	mvn.w	r3, #3
 8000b56:	e012      	b.n	8000b7e <KX023_Begin+0x4a>
    }

    // Check COTR register
    uint8_t cotr_reg_val = (uint8_t)KX023_ReadRegister(ctx, KX023_COTR_REG);
 8000b58:	210c      	movs	r1, #12
 8000b5a:	6878      	ldr	r0, [r7, #4]
 8000b5c:	f7ff ff80 	bl	8000a60 <KX023_ReadRegister>
 8000b60:	4603      	mov	r3, r0
 8000b62:	72fb      	strb	r3, [r7, #11]
    if (!((cotr_reg_val == 0x55) || (cotr_reg_val == 0xAA))) {
 8000b64:	7afb      	ldrb	r3, [r7, #11]
 8000b66:	2b55      	cmp	r3, #85	; 0x55
 8000b68:	d008      	beq.n	8000b7c <KX023_Begin+0x48>
 8000b6a:	7afb      	ldrb	r3, [r7, #11]
 8000b6c:	2baa      	cmp	r3, #170	; 0xaa
 8000b6e:	d005      	beq.n	8000b7c <KX023_Begin+0x48>
        KX023_End(ctx);
 8000b70:	6878      	ldr	r0, [r7, #4]
 8000b72:	f000 f808 	bl	8000b86 <KX023_End>
        return KX023_STATUS_DEVICE_SELF_TEST_FAIL;
 8000b76:	f06f 0304 	mvn.w	r3, #4
 8000b7a:	e000      	b.n	8000b7e <KX023_Begin+0x4a>
    }

    return KX023_STATUS_OK;
 8000b7c:	2300      	movs	r3, #0
}
 8000b7e:	4618      	mov	r0, r3
 8000b80:	3710      	adds	r7, #16
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}

08000b86 <KX023_End>:

void KX023_End(KX023_Ctx_t *ctx) {
 8000b86:	b580      	push	{r7, lr}
 8000b88:	b082      	sub	sp, #8
 8000b8a:	af00      	add	r7, sp, #0
 8000b8c:	6078      	str	r0, [r7, #4]
    if (ctx->is_spi) {
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	781b      	ldrb	r3, [r3, #0]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d008      	beq.n	8000ba8 <KX023_End+0x22>
        LL_GPIO_SetOutputPin(ctx->cs_port, ctx->cs_pin);
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	68da      	ldr	r2, [r3, #12]
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	691b      	ldr	r3, [r3, #16]
 8000b9e:	4619      	mov	r1, r3
 8000ba0:	4610      	mov	r0, r2
 8000ba2:	f7ff fd65 	bl	8000670 <LL_GPIO_SetOutputPin>
    } else {
        KX023_WriteRegister(ctx, KX023_CNTL1_REG, 0x18);
    }
}
 8000ba6:	e004      	b.n	8000bb2 <KX023_End+0x2c>
        KX023_WriteRegister(ctx, KX023_CNTL1_REG, 0x18);
 8000ba8:	2218      	movs	r2, #24
 8000baa:	2118      	movs	r1, #24
 8000bac:	6878      	ldr	r0, [r7, #4]
 8000bae:	f7ff fe9b 	bl	80008e8 <KX023_WriteRegister>
}
 8000bb2:	bf00      	nop
 8000bb4:	3708      	adds	r7, #8
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}

08000bba <KX023_ClearInterrupt>:

void KX023_ClearInterrupt(KX023_Ctx_t *ctx) {
 8000bba:	b580      	push	{r7, lr}
 8000bbc:	b082      	sub	sp, #8
 8000bbe:	af00      	add	r7, sp, #0
 8000bc0:	6078      	str	r0, [r7, #4]
    KX023_ReadRegister(ctx, KX023_INT_REL_REG);
 8000bc2:	2117      	movs	r1, #23
 8000bc4:	6878      	ldr	r0, [r7, #4]
 8000bc6:	f7ff ff4b 	bl	8000a60 <KX023_ReadRegister>
}
 8000bca:	bf00      	nop
 8000bcc:	3708      	adds	r7, #8
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}

08000bd2 <KX023_ConfigPhysicalInterruptPin>:

void KX023_ConfigPhysicalInterruptPin(KX023_Ctx_t *ctx, int interrupt_number, PhysicalInterruptParameter_t params) {
 8000bd2:	b5b0      	push	{r4, r5, r7, lr}
 8000bd4:	b088      	sub	sp, #32
 8000bd6:	af04      	add	r7, sp, #16
 8000bd8:	60f8      	str	r0, [r7, #12]
 8000bda:	60b9      	str	r1, [r7, #8]
 8000bdc:	607a      	str	r2, [r7, #4]
    EnablePhysicalInterruptPin(ctx, interrupt_number,
                               (params.polarity == KX023_INTERRUPT_POLARITY_ACTIVE_HIGH),
 8000bde:	793b      	ldrb	r3, [r7, #4]
    EnablePhysicalInterruptPin(ctx, interrupt_number,
 8000be0:	2b01      	cmp	r3, #1
 8000be2:	bf0c      	ite	eq
 8000be4:	2301      	moveq	r3, #1
 8000be6:	2300      	movne	r3, #0
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	461a      	mov	r2, r3
                               (params.signal_type == KX023_INTERRUPT_TYPE_PULSE));
 8000bec:	797b      	ldrb	r3, [r7, #5]
    EnablePhysicalInterruptPin(ctx, interrupt_number,
 8000bee:	2b01      	cmp	r3, #1
 8000bf0:	bf0c      	ite	eq
 8000bf2:	2301      	moveq	r3, #1
 8000bf4:	2300      	movne	r3, #0
 8000bf6:	b2db      	uxtb	r3, r3
 8000bf8:	68b9      	ldr	r1, [r7, #8]
 8000bfa:	68f8      	ldr	r0, [r7, #12]
 8000bfc:	f000 fa20 	bl	8001040 <EnablePhysicalInterruptPin>
    ConfigPhysicalInterruptEvent(ctx, interrupt_number,
                                 params.events.buffer_full_interrupt,
 8000c00:	79bb      	ldrb	r3, [r7, #6]
 8000c02:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000c06:	b2db      	uxtb	r3, r3
    ConfigPhysicalInterruptEvent(ctx, interrupt_number,
 8000c08:	461c      	mov	r4, r3
                                 params.events.watermark_interrupt,
 8000c0a:	79bb      	ldrb	r3, [r7, #6]
 8000c0c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000c10:	b2db      	uxtb	r3, r3
    ConfigPhysicalInterruptEvent(ctx, interrupt_number,
 8000c12:	461d      	mov	r5, r3
                                 params.events.data_ready_interrupt,
 8000c14:	79bb      	ldrb	r3, [r7, #6]
 8000c16:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000c1a:	b2db      	uxtb	r3, r3
    ConfigPhysicalInterruptEvent(ctx, interrupt_number,
 8000c1c:	461a      	mov	r2, r3
                                 params.events.tap_function_interrupt,
 8000c1e:	79bb      	ldrb	r3, [r7, #6]
 8000c20:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000c24:	b2db      	uxtb	r3, r3
    ConfigPhysicalInterruptEvent(ctx, interrupt_number,
 8000c26:	4619      	mov	r1, r3
                                 params.events.wake_up_function_interrupt,
 8000c28:	79bb      	ldrb	r3, [r7, #6]
 8000c2a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8000c2e:	b2db      	uxtb	r3, r3
    ConfigPhysicalInterruptEvent(ctx, interrupt_number,
 8000c30:	4618      	mov	r0, r3
                                 params.events.tilt_position_function_interrupt);
 8000c32:	79bb      	ldrb	r3, [r7, #6]
 8000c34:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8000c38:	b2db      	uxtb	r3, r3
    ConfigPhysicalInterruptEvent(ctx, interrupt_number,
 8000c3a:	9303      	str	r3, [sp, #12]
 8000c3c:	9002      	str	r0, [sp, #8]
 8000c3e:	9101      	str	r1, [sp, #4]
 8000c40:	9200      	str	r2, [sp, #0]
 8000c42:	462b      	mov	r3, r5
 8000c44:	4622      	mov	r2, r4
 8000c46:	68b9      	ldr	r1, [r7, #8]
 8000c48:	68f8      	ldr	r0, [r7, #12]
 8000c4a:	f000 fa42 	bl	80010d2 <ConfigPhysicalInterruptEvent>
}
 8000c4e:	bf00      	nop
 8000c50:	3710      	adds	r7, #16
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bdb0      	pop	{r4, r5, r7, pc}

08000c56 <KX023_SoftwareReset>:

void KX023_SoftwareReset(KX023_Ctx_t *ctx) {
 8000c56:	b580      	push	{r7, lr}
 8000c58:	b082      	sub	sp, #8
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	6078      	str	r0, [r7, #4]
    KX023_SetStandbyMode(ctx);
 8000c5e:	6878      	ldr	r0, [r7, #4]
 8000c60:	f000 f809 	bl	8000c76 <KX023_SetStandbyMode>
    KX023_SetBit(ctx, KX023_CNTL2_REG, KX023_CNTL2_SRST_BIT);
 8000c64:	2207      	movs	r2, #7
 8000c66:	2119      	movs	r1, #25
 8000c68:	6878      	ldr	r0, [r7, #4]
 8000c6a:	f7ff ff13 	bl	8000a94 <KX023_SetBit>
}
 8000c6e:	bf00      	nop
 8000c70:	3708      	adds	r7, #8
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}

08000c76 <KX023_SetStandbyMode>:

void KX023_SetStandbyMode(KX023_Ctx_t *ctx) {
 8000c76:	b580      	push	{r7, lr}
 8000c78:	b082      	sub	sp, #8
 8000c7a:	af00      	add	r7, sp, #0
 8000c7c:	6078      	str	r0, [r7, #4]
    KX023_ClearBit(ctx, KX023_CNTL1_REG, KX023_CNTL1_PC1_BIT);
 8000c7e:	2207      	movs	r2, #7
 8000c80:	2118      	movs	r1, #24
 8000c82:	6878      	ldr	r0, [r7, #4]
 8000c84:	f7ff ff2d 	bl	8000ae2 <KX023_ClearBit>
}
 8000c88:	bf00      	nop
 8000c8a:	3708      	adds	r7, #8
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <KX023_SetOperatingMode>:

void KX023_SetOperatingMode(KX023_Ctx_t *ctx) {
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
    KX023_SetBit(ctx, KX023_CNTL1_REG, KX023_CNTL1_PC1_BIT);
 8000c98:	2207      	movs	r2, #7
 8000c9a:	2118      	movs	r1, #24
 8000c9c:	6878      	ldr	r0, [r7, #4]
 8000c9e:	f7ff fef9 	bl	8000a94 <KX023_SetBit>
}
 8000ca2:	bf00      	nop
 8000ca4:	3708      	adds	r7, #8
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}

08000caa <KX023_GetInterruptType>:

KX023_Interrupt_Type_t KX023_GetInterruptType(KX023_Ctx_t *ctx) {
 8000caa:	b580      	push	{r7, lr}
 8000cac:	b084      	sub	sp, #16
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	6078      	str	r0, [r7, #4]
    uint8_t regValue = KX023_ReadRegister(ctx, KX023_INS2_REG);
 8000cb2:	2113      	movs	r1, #19
 8000cb4:	6878      	ldr	r0, [r7, #4]
 8000cb6:	f7ff fed3 	bl	8000a60 <KX023_ReadRegister>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	73fb      	strb	r3, [r7, #15]

    if (regValue & (1 << KX023_INS2_BFI_BIT)) return KX023_INTERRUPT_BUFFER_FULL;
 8000cbe:	7bfb      	ldrb	r3, [r7, #15]
 8000cc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d001      	beq.n	8000ccc <KX023_GetInterruptType+0x22>
 8000cc8:	2301      	movs	r3, #1
 8000cca:	e02f      	b.n	8000d2c <KX023_GetInterruptType+0x82>
    if (regValue & (1 << KX023_INS2_WMI_BIT)) return KX023_INTERRUPT_WATERMARK;
 8000ccc:	7bfb      	ldrb	r3, [r7, #15]
 8000cce:	f003 0320 	and.w	r3, r3, #32
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d001      	beq.n	8000cda <KX023_GetInterruptType+0x30>
 8000cd6:	2302      	movs	r3, #2
 8000cd8:	e028      	b.n	8000d2c <KX023_GetInterruptType+0x82>
    if (regValue & (1 << KX023_INS2_DRDY_BIT)) return KX023_INTERRUPT_NEW_ACCELERATION_DATA_AVAILABLE;
 8000cda:	7bfb      	ldrb	r3, [r7, #15]
 8000cdc:	f003 0310 	and.w	r3, r3, #16
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d001      	beq.n	8000ce8 <KX023_GetInterruptType+0x3e>
 8000ce4:	2303      	movs	r3, #3
 8000ce6:	e021      	b.n	8000d2c <KX023_GetInterruptType+0x82>

    switch (regValue & KX023_INS2_TDTS_MASK) {
 8000ce8:	7bfb      	ldrb	r3, [r7, #15]
 8000cea:	f003 030c 	and.w	r3, r3, #12
 8000cee:	2b08      	cmp	r3, #8
 8000cf0:	d007      	beq.n	8000d02 <KX023_GetInterruptType+0x58>
 8000cf2:	2b08      	cmp	r3, #8
 8000cf4:	dc07      	bgt.n	8000d06 <KX023_GetInterruptType+0x5c>
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d008      	beq.n	8000d0c <KX023_GetInterruptType+0x62>
 8000cfa:	2b04      	cmp	r3, #4
 8000cfc:	d103      	bne.n	8000d06 <KX023_GetInterruptType+0x5c>
    case 0x00: break;
    case 0x04: return KX023_INTERRUPT_SINGLE_TAP;
 8000cfe:	2304      	movs	r3, #4
 8000d00:	e014      	b.n	8000d2c <KX023_GetInterruptType+0x82>
    case 0x08: return KX023_INTERRUPT_DOUBLE_TAP;
 8000d02:	2305      	movs	r3, #5
 8000d04:	e012      	b.n	8000d2c <KX023_GetInterruptType+0x82>
    default: return KX023_INTERRUPT_UNKNOWN_ERROR;
 8000d06:	f04f 33ff 	mov.w	r3, #4294967295
 8000d0a:	e00f      	b.n	8000d2c <KX023_GetInterruptType+0x82>
    case 0x00: break;
 8000d0c:	bf00      	nop
    }

    if (regValue & (1 << KX023_INS2_WUFS_BIT)) return KX023_INTERRUPT_WAKE_UP;
 8000d0e:	7bfb      	ldrb	r3, [r7, #15]
 8000d10:	f003 0302 	and.w	r3, r3, #2
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <KX023_GetInterruptType+0x72>
 8000d18:	2306      	movs	r3, #6
 8000d1a:	e007      	b.n	8000d2c <KX023_GetInterruptType+0x82>
    if (regValue & (1 << KX023_INS2_TPS_BIT)) return KX023_INTERRUPT_TILT_POSITION;
 8000d1c:	7bfb      	ldrb	r3, [r7, #15]
 8000d1e:	f003 0301 	and.w	r3, r3, #1
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <KX023_GetInterruptType+0x80>
 8000d26:	2307      	movs	r3, #7
 8000d28:	e000      	b.n	8000d2c <KX023_GetInterruptType+0x82>

    return KX023_INTERRUPT_NO_INTERRUPT;
 8000d2a:	2300      	movs	r3, #0
}
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	3710      	adds	r7, #16
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}

08000d34 <KX023_ConfigAsynchronousReadBack>:

// ================================================================
// Configuration Implementations
// ================================================================

KX023_Status_t KX023_ConfigAsynchronousReadBack(KX023_Ctx_t *ctx, AccelerationRange_t range, AccelerationOutputDataRate_t odr) {
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
 8000d3c:	460b      	mov	r3, r1
 8000d3e:	70fb      	strb	r3, [r7, #3]
 8000d40:	4613      	mov	r3, r2
 8000d42:	70bb      	strb	r3, [r7, #2]
    KX023_SoftwareReset(ctx);
 8000d44:	6878      	ldr	r0, [r7, #4]
 8000d46:	f7ff ff86 	bl	8000c56 <KX023_SoftwareReset>
    LL_mDelay(50);
 8000d4a:	2032      	movs	r0, #50	; 0x32
 8000d4c:	f002 f968 	bl	8003020 <LL_mDelay>
    KX023_SetStandbyMode(ctx);
 8000d50:	6878      	ldr	r0, [r7, #4]
 8000d52:	f7ff ff90 	bl	8000c76 <KX023_SetStandbyMode>
    SetPerformanceHighResolutionMode(ctx);
 8000d56:	6878      	ldr	r0, [r7, #4]
 8000d58:	f000 f900 	bl	8000f5c <SetPerformanceHighResolutionMode>
    SetAccelerationDataRange(ctx, range);
 8000d5c:	78fb      	ldrb	r3, [r7, #3]
 8000d5e:	4619      	mov	r1, r3
 8000d60:	6878      	ldr	r0, [r7, #4]
 8000d62:	f000 f908 	bl	8000f76 <SetAccelerationDataRange>
    SetAccelerationDataRate(ctx, odr);
 8000d66:	78bb      	ldrb	r3, [r7, #2]
 8000d68:	4619      	mov	r1, r3
 8000d6a:	6878      	ldr	r0, [r7, #4]
 8000d6c:	f000 f944 	bl	8000ff8 <SetAccelerationDataRate>
    return KX023_STATUS_OK;
 8000d70:	2300      	movs	r3, #0
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	3708      	adds	r7, #8
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
	...

08000d7c <KX023_ReadAsynchronousData>:

KX023_Status_t KX023_ReadAsynchronousData(KX023_Ctx_t *ctx, float *x, float *y, float *z) {
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b088      	sub	sp, #32
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	60f8      	str	r0, [r7, #12]
 8000d84:	60b9      	str	r1, [r7, #8]
 8000d86:	607a      	str	r2, [r7, #4]
 8000d88:	603b      	str	r3, [r7, #0]
    if ((x == NULL) || (y == NULL) || (z == NULL)) return KX023_STATUS_NULL_POINTERS;
 8000d8a:	68bb      	ldr	r3, [r7, #8]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d005      	beq.n	8000d9c <KX023_ReadAsynchronousData+0x20>
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d002      	beq.n	8000d9c <KX023_ReadAsynchronousData+0x20>
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d102      	bne.n	8000da2 <KX023_ReadAsynchronousData+0x26>
 8000d9c:	f06f 0301 	mvn.w	r3, #1
 8000da0:	e061      	b.n	8000e66 <KX023_ReadAsynchronousData+0xea>

    uint8_t buffer[6]; // 3 registers * 2 bytes
    if (KX023_ReadRegisters(ctx, KX023_XOUTL_REG, buffer, 6) != 1) {
 8000da2:	f107 0214 	add.w	r2, r7, #20
 8000da6:	2306      	movs	r3, #6
 8000da8:	2106      	movs	r1, #6
 8000daa:	68f8      	ldr	r0, [r7, #12]
 8000dac:	f7ff fca6 	bl	80006fc <KX023_ReadRegisters>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b01      	cmp	r3, #1
 8000db4:	d00e      	beq.n	8000dd4 <KX023_ReadAsynchronousData+0x58>
        *x = 0; *y = 0; *z = 0;
 8000db6:	68bb      	ldr	r3, [r7, #8]
 8000db8:	f04f 0200 	mov.w	r2, #0
 8000dbc:	601a      	str	r2, [r3, #0]
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	f04f 0200 	mov.w	r2, #0
 8000dc4:	601a      	str	r2, [r3, #0]
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	f04f 0200 	mov.w	r2, #0
 8000dcc:	601a      	str	r2, [r3, #0]
        return KX023_STATUS_REG_READ_WRITE_ERROR;
 8000dce:	f04f 33ff 	mov.w	r3, #4294967295
 8000dd2:	e048      	b.n	8000e66 <KX023_ReadAsynchronousData+0xea>
    }

    int16_t x_raw = (int16_t)(buffer[1] << 8 | buffer[0]);
 8000dd4:	7d7b      	ldrb	r3, [r7, #21]
 8000dd6:	021b      	lsls	r3, r3, #8
 8000dd8:	b21a      	sxth	r2, r3
 8000dda:	7d3b      	ldrb	r3, [r7, #20]
 8000ddc:	b21b      	sxth	r3, r3
 8000dde:	4313      	orrs	r3, r2
 8000de0:	83fb      	strh	r3, [r7, #30]
    int16_t y_raw = (int16_t)(buffer[3] << 8 | buffer[2]);
 8000de2:	7dfb      	ldrb	r3, [r7, #23]
 8000de4:	021b      	lsls	r3, r3, #8
 8000de6:	b21a      	sxth	r2, r3
 8000de8:	7dbb      	ldrb	r3, [r7, #22]
 8000dea:	b21b      	sxth	r3, r3
 8000dec:	4313      	orrs	r3, r2
 8000dee:	83bb      	strh	r3, [r7, #28]
    int16_t z_raw = (int16_t)(buffer[5] << 8 | buffer[4]);
 8000df0:	7e7b      	ldrb	r3, [r7, #25]
 8000df2:	021b      	lsls	r3, r3, #8
 8000df4:	b21a      	sxth	r2, r3
 8000df6:	7e3b      	ldrb	r3, [r7, #24]
 8000df8:	b21b      	sxth	r3, r3
 8000dfa:	4313      	orrs	r3, r2
 8000dfc:	837b      	strh	r3, [r7, #26]

    *x = x_raw * ((int)(ctx->_accelerationRange)) / 32768.0f;
 8000dfe:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000e02:	68fa      	ldr	r2, [r7, #12]
 8000e04:	7d52      	ldrb	r2, [r2, #21]
 8000e06:	fb02 f303 	mul.w	r3, r2, r3
 8000e0a:	ee07 3a90 	vmov	s15, r3
 8000e0e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e12:	eddf 6a17 	vldr	s13, [pc, #92]	; 8000e70 <KX023_ReadAsynchronousData+0xf4>
 8000e16:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e1a:	68bb      	ldr	r3, [r7, #8]
 8000e1c:	edc3 7a00 	vstr	s15, [r3]
    *y = y_raw * ((int)(ctx->_accelerationRange)) / 32768.0f;
 8000e20:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000e24:	68fa      	ldr	r2, [r7, #12]
 8000e26:	7d52      	ldrb	r2, [r2, #21]
 8000e28:	fb02 f303 	mul.w	r3, r2, r3
 8000e2c:	ee07 3a90 	vmov	s15, r3
 8000e30:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e34:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8000e70 <KX023_ReadAsynchronousData+0xf4>
 8000e38:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	edc3 7a00 	vstr	s15, [r3]
    *z = z_raw * ((int)(ctx->_accelerationRange)) / 32768.0f;
 8000e42:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000e46:	68fa      	ldr	r2, [r7, #12]
 8000e48:	7d52      	ldrb	r2, [r2, #21]
 8000e4a:	fb02 f303 	mul.w	r3, r2, r3
 8000e4e:	ee07 3a90 	vmov	s15, r3
 8000e52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e56:	eddf 6a06 	vldr	s13, [pc, #24]	; 8000e70 <KX023_ReadAsynchronousData+0xf4>
 8000e5a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	edc3 7a00 	vstr	s15, [r3]

    return KX023_STATUS_OK;
 8000e64:	2300      	movs	r3, #0
}
 8000e66:	4618      	mov	r0, r3
 8000e68:	3720      	adds	r7, #32
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	47000000 	.word	0x47000000

08000e74 <KX023_ConfigActivateTapFunction>:
    ConfigTiltPositionTimer(ctx, odr, desired_delay_time_msec);
    SetTiltPositionHysteresisAngle(ctx);
    return KX023_STATUS_OK;
}

KX023_Status_t KX023_ConfigActivateTapFunction(KX023_Ctx_t *ctx, AccelerationRange_t range, DirectionalTapOutputDataRate_t odr, DirectionInfoParams_t direction, TapMode_t tap_mode) {
 8000e74:	b082      	sub	sp, #8
 8000e76:	b5b0      	push	{r4, r5, r7, lr}
 8000e78:	b086      	sub	sp, #24
 8000e7a:	af04      	add	r7, sp, #16
 8000e7c:	6078      	str	r0, [r7, #4]
 8000e7e:	61fb      	str	r3, [r7, #28]
 8000e80:	460b      	mov	r3, r1
 8000e82:	70fb      	strb	r3, [r7, #3]
 8000e84:	4613      	mov	r3, r2
 8000e86:	70bb      	strb	r3, [r7, #2]
    KX023_SoftwareReset(ctx);
 8000e88:	6878      	ldr	r0, [r7, #4]
 8000e8a:	f7ff fee4 	bl	8000c56 <KX023_SoftwareReset>
    LL_mDelay(50);
 8000e8e:	2032      	movs	r0, #50	; 0x32
 8000e90:	f002 f8c6 	bl	8003020 <LL_mDelay>
    KX023_SetStandbyMode(ctx);
 8000e94:	6878      	ldr	r0, [r7, #4]
 8000e96:	f7ff feee 	bl	8000c76 <KX023_SetStandbyMode>
    SetPerformanceHighResolutionMode(ctx);
 8000e9a:	6878      	ldr	r0, [r7, #4]
 8000e9c:	f000 f85e 	bl	8000f5c <SetPerformanceHighResolutionMode>
    SetAccelerationDataRange(ctx, range);
 8000ea0:	78fb      	ldrb	r3, [r7, #3]
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	6878      	ldr	r0, [r7, #4]
 8000ea6:	f000 f866 	bl	8000f76 <SetAccelerationDataRange>
    EnableTapFunction(ctx);
 8000eaa:	6878      	ldr	r0, [r7, #4]
 8000eac:	f000 f897 	bl	8000fde <EnableTapFunction>
    SetDirectionalTapInterruptDirection(ctx, direction.x_negative, direction.x_positive, direction.y_negative, direction.y_positive, direction.z_negative, direction.z_positive);
 8000eb0:	7f38      	ldrb	r0, [r7, #28]
 8000eb2:	7f7c      	ldrb	r4, [r7, #29]
 8000eb4:	7fbd      	ldrb	r5, [r7, #30]
 8000eb6:	7ffb      	ldrb	r3, [r7, #31]
 8000eb8:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000ebc:	f897 1021 	ldrb.w	r1, [r7, #33]	; 0x21
 8000ec0:	9102      	str	r1, [sp, #8]
 8000ec2:	9201      	str	r2, [sp, #4]
 8000ec4:	9300      	str	r3, [sp, #0]
 8000ec6:	462b      	mov	r3, r5
 8000ec8:	4622      	mov	r2, r4
 8000eca:	4601      	mov	r1, r0
 8000ecc:	6878      	ldr	r0, [r7, #4]
 8000ece:	f000 f976 	bl	80011be <SetDirectionalTapInterruptDirection>
    SetDirectionalTapFunctionOutputDataRate(ctx, odr);
 8000ed2:	78bb      	ldrb	r3, [r7, #2]
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	6878      	ldr	r0, [r7, #4]
 8000ed8:	f000 f94c 	bl	8001174 <SetDirectionalTapFunctionOutputDataRate>

    if ((tap_mode & KX023_TAP_MODE_SINGLE_TAP) == KX023_TAP_MODE_SINGLE_TAP) EnableSingleTap(ctx);
 8000edc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000ee0:	f003 0301 	and.w	r3, r3, #1
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d002      	beq.n	8000eee <KX023_ConfigActivateTapFunction+0x7a>
 8000ee8:	6878      	ldr	r0, [r7, #4]
 8000eea:	f000 f9ac 	bl	8001246 <EnableSingleTap>
    if ((tap_mode & KX023_TAP_MODE_DOUBLE_TAP) == KX023_TAP_MODE_DOUBLE_TAP) EnableDoubleTap(ctx);
 8000eee:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000ef2:	f003 0302 	and.w	r3, r3, #2
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d002      	beq.n	8000f00 <KX023_ConfigActivateTapFunction+0x8c>
 8000efa:	6878      	ldr	r0, [r7, #4]
 8000efc:	f000 f9b0 	bl	8001260 <EnableDoubleTap>

    SetDoubleTapMinimumTimeSeparation(ctx, odr, 0.3);
 8000f00:	78bb      	ldrb	r3, [r7, #2]
 8000f02:	ed9f 0a15 	vldr	s0, [pc, #84]	; 8000f58 <KX023_ConfigActivateTapFunction+0xe4>
 8000f06:	4619      	mov	r1, r3
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	f000 f9b7 	bl	800127c <SetDoubleTapMinimumTimeSeparation>
    SetTapHighThresholdValue(ctx, 0xCB);
 8000f0e:	21cb      	movs	r1, #203	; 0xcb
 8000f10:	6878      	ldr	r0, [r7, #4]
 8000f12:	f000 fa25 	bl	8001360 <SetTapHighThresholdValue>
    SetTapLowThresholdValue(ctx, 0x1A);
 8000f16:	211a      	movs	r1, #26
 8000f18:	6878      	ldr	r0, [r7, #4]
 8000f1a:	f000 fa31 	bl	8001380 <SetTapLowThresholdValue>

    KX023_WriteRegister(ctx, KX023_FTD_REG, 0xA2);
 8000f1e:	22a2      	movs	r2, #162	; 0xa2
 8000f20:	2128      	movs	r1, #40	; 0x28
 8000f22:	6878      	ldr	r0, [r7, #4]
 8000f24:	f7ff fce0 	bl	80008e8 <KX023_WriteRegister>
    KX023_WriteRegister(ctx, KX023_STD_REG, 0xA2);
 8000f28:	22a2      	movs	r2, #162	; 0xa2
 8000f2a:	2129      	movs	r1, #41	; 0x29
 8000f2c:	6878      	ldr	r0, [r7, #4]
 8000f2e:	f7ff fcdb 	bl	80008e8 <KX023_WriteRegister>
    KX023_WriteRegister(ctx, KX023_TLT_REG, 0x28);
 8000f32:	2228      	movs	r2, #40	; 0x28
 8000f34:	212a      	movs	r1, #42	; 0x2a
 8000f36:	6878      	ldr	r0, [r7, #4]
 8000f38:	f7ff fcd6 	bl	80008e8 <KX023_WriteRegister>
    KX023_WriteRegister(ctx, KX023_TWS_REG, 0xA0);
 8000f3c:	22a0      	movs	r2, #160	; 0xa0
 8000f3e:	212b      	movs	r1, #43	; 0x2b
 8000f40:	6878      	ldr	r0, [r7, #4]
 8000f42:	f7ff fcd1 	bl	80008e8 <KX023_WriteRegister>

    return KX023_STATUS_OK;
 8000f46:	2300      	movs	r3, #0
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	3708      	adds	r7, #8
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8000f52:	b002      	add	sp, #8
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	3e99999a 	.word	0x3e99999a

08000f5c <SetPerformanceHighResolutionMode>:

static void SetPerformanceLowCurrentMode(KX023_Ctx_t *ctx) {
    KX023_ClearBit(ctx, KX023_CNTL1_REG, KX023_CNTL1_RES_BIT);
}

static void SetPerformanceHighResolutionMode(KX023_Ctx_t *ctx) {
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
    KX023_SetBit(ctx, KX023_CNTL1_REG, KX023_CNTL1_RES_BIT);
 8000f64:	2206      	movs	r2, #6
 8000f66:	2118      	movs	r1, #24
 8000f68:	6878      	ldr	r0, [r7, #4]
 8000f6a:	f7ff fd93 	bl	8000a94 <KX023_SetBit>
}
 8000f6e:	bf00      	nop
 8000f70:	3708      	adds	r7, #8
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}

08000f76 <SetAccelerationDataRange>:

static void EnableNewAccelerationDataInterrupt(KX023_Ctx_t *ctx) {
    KX023_SetBit(ctx, KX023_CNTL1_REG, KX023_CNTL1_DRDYE_BIT);
}

static void SetAccelerationDataRange(KX023_Ctx_t *ctx, AccelerationRange_t range) {
 8000f76:	b580      	push	{r7, lr}
 8000f78:	b084      	sub	sp, #16
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	6078      	str	r0, [r7, #4]
 8000f7e:	460b      	mov	r3, r1
 8000f80:	70fb      	strb	r3, [r7, #3]
    uint8_t cntl1_reg_value = KX023_ReadRegister(ctx, KX023_CNTL1_REG);
 8000f82:	2118      	movs	r1, #24
 8000f84:	6878      	ldr	r0, [r7, #4]
 8000f86:	f7ff fd6b 	bl	8000a60 <KX023_ReadRegister>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	73fb      	strb	r3, [r7, #15]
    cntl1_reg_value &= ~KX023_CNTL1_GSEL_MASK;
 8000f8e:	7bfb      	ldrb	r3, [r7, #15]
 8000f90:	f023 0318 	bic.w	r3, r3, #24
 8000f94:	73fb      	strb	r3, [r7, #15]

    switch (range) {
 8000f96:	78fb      	ldrb	r3, [r7, #3]
 8000f98:	2b04      	cmp	r3, #4
 8000f9a:	d002      	beq.n	8000fa2 <SetAccelerationDataRange+0x2c>
 8000f9c:	2b08      	cmp	r3, #8
 8000f9e:	d008      	beq.n	8000fb2 <SetAccelerationDataRange+0x3c>
 8000fa0:	e00f      	b.n	8000fc2 <SetAccelerationDataRange+0x4c>
        case KX023_ACCLERATION_RANGE_4G:
            cntl1_reg_value |= (1 << KX023_CNTL1_GSEL0_BIT);
 8000fa2:	7bfb      	ldrb	r3, [r7, #15]
 8000fa4:	f043 0308 	orr.w	r3, r3, #8
 8000fa8:	73fb      	strb	r3, [r7, #15]
            ctx->_accelerationRange = KX023_ACCLERATION_RANGE_4G;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	2204      	movs	r2, #4
 8000fae:	755a      	strb	r2, [r3, #21]
            break;
 8000fb0:	e00b      	b.n	8000fca <SetAccelerationDataRange+0x54>
        case KX023_ACCLERATION_RANGE_8G:
            cntl1_reg_value |= (1 << KX023_CNTL1_GSEL1_BIT);
 8000fb2:	7bfb      	ldrb	r3, [r7, #15]
 8000fb4:	f043 0310 	orr.w	r3, r3, #16
 8000fb8:	73fb      	strb	r3, [r7, #15]
            ctx->_accelerationRange = KX023_ACCLERATION_RANGE_8G;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	2208      	movs	r2, #8
 8000fbe:	755a      	strb	r2, [r3, #21]
            break;
 8000fc0:	e003      	b.n	8000fca <SetAccelerationDataRange+0x54>
        default: // 2G
            ctx->_accelerationRange = KX023_ACCLERATION_RANGE_2G;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	2202      	movs	r2, #2
 8000fc6:	755a      	strb	r2, [r3, #21]
            break;
 8000fc8:	bf00      	nop
    }
    KX023_WriteRegister(ctx, KX023_CNTL1_REG, cntl1_reg_value);
 8000fca:	7bfb      	ldrb	r3, [r7, #15]
 8000fcc:	461a      	mov	r2, r3
 8000fce:	2118      	movs	r1, #24
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f7ff fc89 	bl	80008e8 <KX023_WriteRegister>
}
 8000fd6:	bf00      	nop
 8000fd8:	3710      	adds	r7, #16
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <EnableTapFunction>:

static void DisableTapFunction(KX023_Ctx_t *ctx) {
    KX023_ClearBit(ctx, KX023_CNTL1_REG, KX023_CNTL1_TDTE_BIT);
}

static void EnableTapFunction(KX023_Ctx_t *ctx) {
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b082      	sub	sp, #8
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
    KX023_SetBit(ctx, KX023_CNTL1_REG, KX023_CNTL1_TDTE_BIT);
 8000fe6:	2202      	movs	r2, #2
 8000fe8:	2118      	movs	r1, #24
 8000fea:	6878      	ldr	r0, [r7, #4]
 8000fec:	f7ff fd52 	bl	8000a94 <KX023_SetBit>
}
 8000ff0:	bf00      	nop
 8000ff2:	3708      	adds	r7, #8
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}

08000ff8 <SetAccelerationDataRate>:

static void EnableTiltPositionFunction(KX023_Ctx_t *ctx) {
    KX023_SetBit(ctx, KX023_CNTL1_REG, KX023_CNTL1_TPE_BIT);
}

static void SetAccelerationDataRate(KX023_Ctx_t *ctx, AccelerationOutputDataRate_t odr) {
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	460b      	mov	r3, r1
 8001002:	70fb      	strb	r3, [r7, #3]
    uint8_t reg_value = KX023_ReadRegister(ctx, KX023_ODCNTL_REG);
 8001004:	211b      	movs	r1, #27
 8001006:	6878      	ldr	r0, [r7, #4]
 8001008:	f7ff fd2a 	bl	8000a60 <KX023_ReadRegister>
 800100c:	4603      	mov	r3, r0
 800100e:	73fb      	strb	r3, [r7, #15]
    reg_value &= ~KX023_ODCNTL_OSA_MASK;
 8001010:	7bfb      	ldrb	r3, [r7, #15]
 8001012:	f023 030f 	bic.w	r3, r3, #15
 8001016:	73fb      	strb	r3, [r7, #15]
    reg_value |= (((uint8_t)odr << KX023_ODCNTL_OSA0_BIT) & KX023_ODCNTL_OSA_MASK);
 8001018:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800101c:	f003 030f 	and.w	r3, r3, #15
 8001020:	b25a      	sxtb	r2, r3
 8001022:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001026:	4313      	orrs	r3, r2
 8001028:	b25b      	sxtb	r3, r3
 800102a:	73fb      	strb	r3, [r7, #15]
    KX023_WriteRegister(ctx, KX023_ODCNTL_REG, reg_value);
 800102c:	7bfb      	ldrb	r3, [r7, #15]
 800102e:	461a      	mov	r2, r3
 8001030:	211b      	movs	r1, #27
 8001032:	6878      	ldr	r0, [r7, #4]
 8001034:	f7ff fc58 	bl	80008e8 <KX023_WriteRegister>
}
 8001038:	bf00      	nop
 800103a:	3710      	adds	r7, #16
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}

08001040 <EnablePhysicalInterruptPin>:

static void EnablePhysicalInterruptPin(KX023_Ctx_t *ctx, int interrupt_number, uint8_t interrupt_polarity_active_high, uint8_t interrupt_by_pulse) {
 8001040:	b580      	push	{r7, lr}
 8001042:	b086      	sub	sp, #24
 8001044:	af00      	add	r7, sp, #0
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	60b9      	str	r1, [r7, #8]
 800104a:	4611      	mov	r1, r2
 800104c:	461a      	mov	r2, r3
 800104e:	460b      	mov	r3, r1
 8001050:	71fb      	strb	r3, [r7, #7]
 8001052:	4613      	mov	r3, r2
 8001054:	71bb      	strb	r3, [r7, #6]
    uint8_t regAddr = (interrupt_number == 1) ? KX023_INC1_REG : KX023_INC5_REG;
 8001056:	68bb      	ldr	r3, [r7, #8]
 8001058:	2b01      	cmp	r3, #1
 800105a:	d101      	bne.n	8001060 <EnablePhysicalInterruptPin+0x20>
 800105c:	231c      	movs	r3, #28
 800105e:	e000      	b.n	8001062 <EnablePhysicalInterruptPin+0x22>
 8001060:	2320      	movs	r3, #32
 8001062:	75fb      	strb	r3, [r7, #23]
    uint8_t ienBit = (interrupt_number == 1) ? KX023_INC1_IEN1_BIT : KX023_INC5_IEN2_BIT;
 8001064:	2305      	movs	r3, #5
 8001066:	75bb      	strb	r3, [r7, #22]
    uint8_t ieaBit = (interrupt_number == 1) ? KX023_INC1_IEA1_BIT : KX023_INC5_IEA2_BIT;
 8001068:	2304      	movs	r3, #4
 800106a:	757b      	strb	r3, [r7, #21]
    uint8_t ielBit = (interrupt_number == 1) ? KX023_INC1_IEL1_BIT : KX023_INC5_IEL2_BIT;
 800106c:	2303      	movs	r3, #3
 800106e:	753b      	strb	r3, [r7, #20]

    if (interrupt_number != 1 && interrupt_number != 2) return;
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	2b01      	cmp	r3, #1
 8001074:	d002      	beq.n	800107c <EnablePhysicalInterruptPin+0x3c>
 8001076:	68bb      	ldr	r3, [r7, #8]
 8001078:	2b02      	cmp	r3, #2
 800107a:	d126      	bne.n	80010ca <EnablePhysicalInterruptPin+0x8a>

    KX023_SetBit(ctx, regAddr, ienBit);
 800107c:	7dba      	ldrb	r2, [r7, #22]
 800107e:	7dfb      	ldrb	r3, [r7, #23]
 8001080:	4619      	mov	r1, r3
 8001082:	68f8      	ldr	r0, [r7, #12]
 8001084:	f7ff fd06 	bl	8000a94 <KX023_SetBit>

    if (interrupt_polarity_active_high) KX023_SetBit(ctx, regAddr, ieaBit);
 8001088:	79fb      	ldrb	r3, [r7, #7]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d006      	beq.n	800109c <EnablePhysicalInterruptPin+0x5c>
 800108e:	7d7a      	ldrb	r2, [r7, #21]
 8001090:	7dfb      	ldrb	r3, [r7, #23]
 8001092:	4619      	mov	r1, r3
 8001094:	68f8      	ldr	r0, [r7, #12]
 8001096:	f7ff fcfd 	bl	8000a94 <KX023_SetBit>
 800109a:	e005      	b.n	80010a8 <EnablePhysicalInterruptPin+0x68>
    else KX023_ClearBit(ctx, regAddr, ieaBit);
 800109c:	7d7a      	ldrb	r2, [r7, #21]
 800109e:	7dfb      	ldrb	r3, [r7, #23]
 80010a0:	4619      	mov	r1, r3
 80010a2:	68f8      	ldr	r0, [r7, #12]
 80010a4:	f7ff fd1d 	bl	8000ae2 <KX023_ClearBit>

    if (interrupt_by_pulse) KX023_SetBit(ctx, regAddr, ielBit);
 80010a8:	79bb      	ldrb	r3, [r7, #6]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d006      	beq.n	80010bc <EnablePhysicalInterruptPin+0x7c>
 80010ae:	7d3a      	ldrb	r2, [r7, #20]
 80010b0:	7dfb      	ldrb	r3, [r7, #23]
 80010b2:	4619      	mov	r1, r3
 80010b4:	68f8      	ldr	r0, [r7, #12]
 80010b6:	f7ff fced 	bl	8000a94 <KX023_SetBit>
 80010ba:	e007      	b.n	80010cc <EnablePhysicalInterruptPin+0x8c>
    else KX023_ClearBit(ctx, regAddr, ielBit);
 80010bc:	7d3a      	ldrb	r2, [r7, #20]
 80010be:	7dfb      	ldrb	r3, [r7, #23]
 80010c0:	4619      	mov	r1, r3
 80010c2:	68f8      	ldr	r0, [r7, #12]
 80010c4:	f7ff fd0d 	bl	8000ae2 <KX023_ClearBit>
 80010c8:	e000      	b.n	80010cc <EnablePhysicalInterruptPin+0x8c>
    if (interrupt_number != 1 && interrupt_number != 2) return;
 80010ca:	bf00      	nop
}
 80010cc:	3718      	adds	r7, #24
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}

080010d2 <ConfigPhysicalInterruptEvent>:

static void ConfigPhysicalInterruptEvent(KX023_Ctx_t *ctx, int interrupt_number, uint8_t buffer_full, uint8_t watermark, uint8_t data_ready, uint8_t tap, uint8_t wake_up, uint8_t tilt) {
 80010d2:	b580      	push	{r7, lr}
 80010d4:	b086      	sub	sp, #24
 80010d6:	af00      	add	r7, sp, #0
 80010d8:	60f8      	str	r0, [r7, #12]
 80010da:	60b9      	str	r1, [r7, #8]
 80010dc:	4611      	mov	r1, r2
 80010de:	461a      	mov	r2, r3
 80010e0:	460b      	mov	r3, r1
 80010e2:	71fb      	strb	r3, [r7, #7]
 80010e4:	4613      	mov	r3, r2
 80010e6:	71bb      	strb	r3, [r7, #6]
    uint8_t regAddress;
    if (interrupt_number == 1) regAddress = KX023_INC4_REG;
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	2b01      	cmp	r3, #1
 80010ec:	d102      	bne.n	80010f4 <ConfigPhysicalInterruptEvent+0x22>
 80010ee:	231f      	movs	r3, #31
 80010f0:	75fb      	strb	r3, [r7, #23]
 80010f2:	e004      	b.n	80010fe <ConfigPhysicalInterruptEvent+0x2c>
    else if (interrupt_number == 2) regAddress = KX023_INC6_REG;
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d138      	bne.n	800116c <ConfigPhysicalInterruptEvent+0x9a>
 80010fa:	2321      	movs	r3, #33	; 0x21
 80010fc:	75fb      	strb	r3, [r7, #23]
    else return;

    uint8_t regValue = 0;
 80010fe:	2300      	movs	r3, #0
 8001100:	75bb      	strb	r3, [r7, #22]
    if (buffer_full) regValue |= (1 << KX023_INC4_6_BFI_BIT);
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d003      	beq.n	8001110 <ConfigPhysicalInterruptEvent+0x3e>
 8001108:	7dbb      	ldrb	r3, [r7, #22]
 800110a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800110e:	75bb      	strb	r3, [r7, #22]
    if (watermark) regValue |= (1 << KX023_INC4_6_WMI_BIT);
 8001110:	79bb      	ldrb	r3, [r7, #6]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d003      	beq.n	800111e <ConfigPhysicalInterruptEvent+0x4c>
 8001116:	7dbb      	ldrb	r3, [r7, #22]
 8001118:	f043 0320 	orr.w	r3, r3, #32
 800111c:	75bb      	strb	r3, [r7, #22]
    if (data_ready) regValue |= (1 << KX023_INC4_6_DRDYI_BIT);
 800111e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d003      	beq.n	800112e <ConfigPhysicalInterruptEvent+0x5c>
 8001126:	7dbb      	ldrb	r3, [r7, #22]
 8001128:	f043 0310 	orr.w	r3, r3, #16
 800112c:	75bb      	strb	r3, [r7, #22]
    if (tap) regValue |= (1 << KX023_INC4_6_TDTI_BIT);
 800112e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001132:	2b00      	cmp	r3, #0
 8001134:	d003      	beq.n	800113e <ConfigPhysicalInterruptEvent+0x6c>
 8001136:	7dbb      	ldrb	r3, [r7, #22]
 8001138:	f043 0304 	orr.w	r3, r3, #4
 800113c:	75bb      	strb	r3, [r7, #22]
    if (wake_up) regValue |= (1 << KX023_INC4_6_WUFI_BIT);
 800113e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001142:	2b00      	cmp	r3, #0
 8001144:	d003      	beq.n	800114e <ConfigPhysicalInterruptEvent+0x7c>
 8001146:	7dbb      	ldrb	r3, [r7, #22]
 8001148:	f043 0302 	orr.w	r3, r3, #2
 800114c:	75bb      	strb	r3, [r7, #22]
    if (tilt) regValue |= (1 << KX023_INC4_6_TPI_BIT);
 800114e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001152:	2b00      	cmp	r3, #0
 8001154:	d003      	beq.n	800115e <ConfigPhysicalInterruptEvent+0x8c>
 8001156:	7dbb      	ldrb	r3, [r7, #22]
 8001158:	f043 0301 	orr.w	r3, r3, #1
 800115c:	75bb      	strb	r3, [r7, #22]
    KX023_WriteRegister(ctx, regAddress, regValue);
 800115e:	7dba      	ldrb	r2, [r7, #22]
 8001160:	7dfb      	ldrb	r3, [r7, #23]
 8001162:	4619      	mov	r1, r3
 8001164:	68f8      	ldr	r0, [r7, #12]
 8001166:	f7ff fbbf 	bl	80008e8 <KX023_WriteRegister>
 800116a:	e000      	b.n	800116e <ConfigPhysicalInterruptEvent+0x9c>
    else return;
 800116c:	bf00      	nop
}
 800116e:	3718      	adds	r7, #24
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}

08001174 <SetDirectionalTapFunctionOutputDataRate>:
    reg_value &= ~KX023_CNTL3_OTP_MASK;
    reg_value |= (((uint8_t)odr << KX023_CNTL3_OTP0_BIT) & KX023_CNTL3_OTP_MASK);
    KX023_WriteRegister(ctx, KX023_CNTL3_REG, reg_value);
}

static void SetDirectionalTapFunctionOutputDataRate(KX023_Ctx_t *ctx, DirectionalTapOutputDataRate_t odr) {
 8001174:	b580      	push	{r7, lr}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
 800117c:	460b      	mov	r3, r1
 800117e:	70fb      	strb	r3, [r7, #3]
    uint8_t reg_value = KX023_ReadRegister(ctx, KX023_CNTL3_REG);
 8001180:	211a      	movs	r1, #26
 8001182:	6878      	ldr	r0, [r7, #4]
 8001184:	f7ff fc6c 	bl	8000a60 <KX023_ReadRegister>
 8001188:	4603      	mov	r3, r0
 800118a:	73fb      	strb	r3, [r7, #15]
    reg_value &= ~KX023_CNTL3_OTDT_MASK;
 800118c:	7bfb      	ldrb	r3, [r7, #15]
 800118e:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8001192:	73fb      	strb	r3, [r7, #15]
    reg_value |= (((uint8_t)odr << KX023_CNTL3_OTDT0_BIT) & KX023_CNTL3_OTDT_MASK);
 8001194:	78fb      	ldrb	r3, [r7, #3]
 8001196:	00db      	lsls	r3, r3, #3
 8001198:	b25b      	sxtb	r3, r3
 800119a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800119e:	b25a      	sxtb	r2, r3
 80011a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011a4:	4313      	orrs	r3, r2
 80011a6:	b25b      	sxtb	r3, r3
 80011a8:	73fb      	strb	r3, [r7, #15]
    KX023_WriteRegister(ctx, KX023_CNTL3_REG, reg_value);
 80011aa:	7bfb      	ldrb	r3, [r7, #15]
 80011ac:	461a      	mov	r2, r3
 80011ae:	211a      	movs	r1, #26
 80011b0:	6878      	ldr	r0, [r7, #4]
 80011b2:	f7ff fb99 	bl	80008e8 <KX023_WriteRegister>
}
 80011b6:	bf00      	nop
 80011b8:	3710      	adds	r7, #16
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}

080011be <SetDirectionalTapInterruptDirection>:

static void SetTiltPositionHysteresisAngle(KX023_Ctx_t *ctx) {
    KX023_WriteRegister(ctx, KX023_HYST_SET_REG, 0x14);
}

static void SetDirectionalTapInterruptDirection(KX023_Ctx_t *ctx, uint8_t xn, uint8_t xp, uint8_t yn, uint8_t yp, uint8_t zn, uint8_t zp) {
 80011be:	b580      	push	{r7, lr}
 80011c0:	b084      	sub	sp, #16
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	6078      	str	r0, [r7, #4]
 80011c6:	4608      	mov	r0, r1
 80011c8:	4611      	mov	r1, r2
 80011ca:	461a      	mov	r2, r3
 80011cc:	4603      	mov	r3, r0
 80011ce:	70fb      	strb	r3, [r7, #3]
 80011d0:	460b      	mov	r3, r1
 80011d2:	70bb      	strb	r3, [r7, #2]
 80011d4:	4613      	mov	r3, r2
 80011d6:	707b      	strb	r3, [r7, #1]
    uint8_t regValue = 0;
 80011d8:	2300      	movs	r3, #0
 80011da:	73fb      	strb	r3, [r7, #15]
    if (xn) regValue |= (1 << KX023_INC3_TLEM_BIT);
 80011dc:	78fb      	ldrb	r3, [r7, #3]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d003      	beq.n	80011ea <SetDirectionalTapInterruptDirection+0x2c>
 80011e2:	7bfb      	ldrb	r3, [r7, #15]
 80011e4:	f043 0320 	orr.w	r3, r3, #32
 80011e8:	73fb      	strb	r3, [r7, #15]
    if (xp) regValue |= (1 << KX023_INC3_TRIM_BIT);
 80011ea:	78bb      	ldrb	r3, [r7, #2]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d003      	beq.n	80011f8 <SetDirectionalTapInterruptDirection+0x3a>
 80011f0:	7bfb      	ldrb	r3, [r7, #15]
 80011f2:	f043 0310 	orr.w	r3, r3, #16
 80011f6:	73fb      	strb	r3, [r7, #15]
    if (yn) regValue |= (1 << KX023_INC3_TDOM_BIT);
 80011f8:	787b      	ldrb	r3, [r7, #1]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d003      	beq.n	8001206 <SetDirectionalTapInterruptDirection+0x48>
 80011fe:	7bfb      	ldrb	r3, [r7, #15]
 8001200:	f043 0308 	orr.w	r3, r3, #8
 8001204:	73fb      	strb	r3, [r7, #15]
    if (yp) regValue |= (1 << KX023_INC3_TUPM_BIT);
 8001206:	7e3b      	ldrb	r3, [r7, #24]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d003      	beq.n	8001214 <SetDirectionalTapInterruptDirection+0x56>
 800120c:	7bfb      	ldrb	r3, [r7, #15]
 800120e:	f043 0304 	orr.w	r3, r3, #4
 8001212:	73fb      	strb	r3, [r7, #15]
    if (zn) regValue |= (1 << KX023_INC3_TFDM_BIT);
 8001214:	7f3b      	ldrb	r3, [r7, #28]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d003      	beq.n	8001222 <SetDirectionalTapInterruptDirection+0x64>
 800121a:	7bfb      	ldrb	r3, [r7, #15]
 800121c:	f043 0302 	orr.w	r3, r3, #2
 8001220:	73fb      	strb	r3, [r7, #15]
    if (zp) regValue |= (1 << KX023_INC3_TFUM_BIT);
 8001222:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d003      	beq.n	8001232 <SetDirectionalTapInterruptDirection+0x74>
 800122a:	7bfb      	ldrb	r3, [r7, #15]
 800122c:	f043 0301 	orr.w	r3, r3, #1
 8001230:	73fb      	strb	r3, [r7, #15]
    KX023_WriteRegister(ctx, KX023_INC3_REG, regValue);
 8001232:	7bfb      	ldrb	r3, [r7, #15]
 8001234:	461a      	mov	r2, r3
 8001236:	211e      	movs	r1, #30
 8001238:	6878      	ldr	r0, [r7, #4]
 800123a:	f7ff fb55 	bl	80008e8 <KX023_WriteRegister>
}
 800123e:	bf00      	nop
 8001240:	3710      	adds	r7, #16
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}

08001246 <EnableSingleTap>:

static void EnableSingleTap(KX023_Ctx_t *ctx) {
 8001246:	b580      	push	{r7, lr}
 8001248:	b082      	sub	sp, #8
 800124a:	af00      	add	r7, sp, #0
 800124c:	6078      	str	r0, [r7, #4]
    KX023_SetBit(ctx, KX023_TDTRC_REG, KX023_TDTRC_STRE_BIT);
 800124e:	2200      	movs	r2, #0
 8001250:	2124      	movs	r1, #36	; 0x24
 8001252:	6878      	ldr	r0, [r7, #4]
 8001254:	f7ff fc1e 	bl	8000a94 <KX023_SetBit>
}
 8001258:	bf00      	nop
 800125a:	3708      	adds	r7, #8
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}

08001260 <EnableDoubleTap>:

static void EnableDoubleTap(KX023_Ctx_t *ctx) {
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
    KX023_SetBit(ctx, KX023_TDTRC_REG, KX023_TDTRC_DTRE_BIT);
 8001268:	2201      	movs	r2, #1
 800126a:	2124      	movs	r1, #36	; 0x24
 800126c:	6878      	ldr	r0, [r7, #4]
 800126e:	f7ff fc11 	bl	8000a94 <KX023_SetBit>
}
 8001272:	bf00      	nop
 8001274:	3708      	adds	r7, #8
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
	...

0800127c <SetDoubleTapMinimumTimeSeparation>:

static void SetDoubleTapMinimumTimeSeparation(KX023_Ctx_t *ctx, DirectionalTapOutputDataRate_t odr, float desired_minimum_time_separation_between_taps) {
 800127c:	b580      	push	{r7, lr}
 800127e:	b086      	sub	sp, #24
 8001280:	af00      	add	r7, sp, #0
 8001282:	60f8      	str	r0, [r7, #12]
 8001284:	460b      	mov	r3, r1
 8001286:	ed87 0a01 	vstr	s0, [r7, #4]
 800128a:	72fb      	strb	r3, [r7, #11]
    float num_of_cycle = 0;
 800128c:	f04f 0300 	mov.w	r3, #0
 8001290:	617b      	str	r3, [r7, #20]
    // Calculation based on original cpp
    switch (odr) {
 8001292:	7afb      	ldrb	r3, [r7, #11]
 8001294:	2b07      	cmp	r3, #7
 8001296:	d857      	bhi.n	8001348 <SetDoubleTapMinimumTimeSeparation+0xcc>
 8001298:	a201      	add	r2, pc, #4	; (adr r2, 80012a0 <SetDoubleTapMinimumTimeSeparation+0x24>)
 800129a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800129e:	bf00      	nop
 80012a0:	080012e5 	.word	0x080012e5
 80012a4:	080012f7 	.word	0x080012f7
 80012a8:	08001309 	.word	0x08001309
 80012ac:	0800131b 	.word	0x0800131b
 80012b0:	080012c1 	.word	0x080012c1
 80012b4:	080012d3 	.word	0x080012d3
 80012b8:	0800131b 	.word	0x0800131b
 80012bc:	0800131b 	.word	0x0800131b
        case KX023_DTODR_12_5HZ: num_of_cycle = desired_minimum_time_separation_between_taps * 12.5f; break;
 80012c0:	edd7 7a01 	vldr	s15, [r7, #4]
 80012c4:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 80012c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012cc:	edc7 7a05 	vstr	s15, [r7, #20]
 80012d0:	e02c      	b.n	800132c <SetDoubleTapMinimumTimeSeparation+0xb0>
        case KX023_DTODR_25HZ: num_of_cycle = desired_minimum_time_separation_between_taps * 25.0f; break;
 80012d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80012d6:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80012da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012de:	edc7 7a05 	vstr	s15, [r7, #20]
 80012e2:	e023      	b.n	800132c <SetDoubleTapMinimumTimeSeparation+0xb0>
        case KX023_DTODR_50HZ: num_of_cycle = desired_minimum_time_separation_between_taps * 50.0f; break;
 80012e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80012e8:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001350 <SetDoubleTapMinimumTimeSeparation+0xd4>
 80012ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012f0:	edc7 7a05 	vstr	s15, [r7, #20]
 80012f4:	e01a      	b.n	800132c <SetDoubleTapMinimumTimeSeparation+0xb0>
        case KX023_DTODR_100HZ: num_of_cycle = desired_minimum_time_separation_between_taps * 100.0f; break;
 80012f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80012fa:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8001354 <SetDoubleTapMinimumTimeSeparation+0xd8>
 80012fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001302:	edc7 7a05 	vstr	s15, [r7, #20]
 8001306:	e011      	b.n	800132c <SetDoubleTapMinimumTimeSeparation+0xb0>
        case KX023_DTODR_200HZ: num_of_cycle = desired_minimum_time_separation_between_taps * 200.0f; break;
 8001308:	edd7 7a01 	vldr	s15, [r7, #4]
 800130c:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8001358 <SetDoubleTapMinimumTimeSeparation+0xdc>
 8001310:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001314:	edc7 7a05 	vstr	s15, [r7, #20]
 8001318:	e008      	b.n	800132c <SetDoubleTapMinimumTimeSeparation+0xb0>
        case KX023_DTODR_400HZ:
        case KX023_DTODR_800HZ:
        case KX023_DTODR_1600HZ: num_of_cycle = desired_minimum_time_separation_between_taps * 400.0f; break;
 800131a:	edd7 7a01 	vldr	s15, [r7, #4]
 800131e:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 800135c <SetDoubleTapMinimumTimeSeparation+0xe0>
 8001322:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001326:	edc7 7a05 	vstr	s15, [r7, #20]
 800132a:	bf00      	nop
        default: return;
    }
    KX023_WriteRegister(ctx, KX023_TDTC_REG, (uint8_t)num_of_cycle);
 800132c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001330:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001334:	edc7 7a00 	vstr	s15, [r7]
 8001338:	783b      	ldrb	r3, [r7, #0]
 800133a:	b2db      	uxtb	r3, r3
 800133c:	461a      	mov	r2, r3
 800133e:	2125      	movs	r1, #37	; 0x25
 8001340:	68f8      	ldr	r0, [r7, #12]
 8001342:	f7ff fad1 	bl	80008e8 <KX023_WriteRegister>
 8001346:	e000      	b.n	800134a <SetDoubleTapMinimumTimeSeparation+0xce>
        default: return;
 8001348:	bf00      	nop
}
 800134a:	3718      	adds	r7, #24
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	42480000 	.word	0x42480000
 8001354:	42c80000 	.word	0x42c80000
 8001358:	43480000 	.word	0x43480000
 800135c:	43c80000 	.word	0x43c80000

08001360 <SetTapHighThresholdValue>:

static void SetTapHighThresholdValue(KX023_Ctx_t *ctx, uint8_t value) {
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
 8001368:	460b      	mov	r3, r1
 800136a:	70fb      	strb	r3, [r7, #3]
    KX023_WriteRegister(ctx, KX023_TTH_REG, value);
 800136c:	78fb      	ldrb	r3, [r7, #3]
 800136e:	461a      	mov	r2, r3
 8001370:	2126      	movs	r1, #38	; 0x26
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f7ff fab8 	bl	80008e8 <KX023_WriteRegister>
}
 8001378:	bf00      	nop
 800137a:	3708      	adds	r7, #8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}

08001380 <SetTapLowThresholdValue>:

static void SetTapLowThresholdValue(KX023_Ctx_t *ctx, uint8_t value) {
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
 8001388:	460b      	mov	r3, r1
 800138a:	70fb      	strb	r3, [r7, #3]
    KX023_WriteRegister(ctx, KX023_TTL_REG, value);
 800138c:	78fb      	ldrb	r3, [r7, #3]
 800138e:	461a      	mov	r2, r3
 8001390:	2127      	movs	r1, #39	; 0x27
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f7ff faa8 	bl	80008e8 <KX023_WriteRegister>
}
 8001398:	bf00      	nop
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}

080013a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b085      	sub	sp, #20
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	f003 0307 	and.w	r3, r3, #7
 80013ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013b0:	4b0c      	ldr	r3, [pc, #48]	; (80013e4 <__NVIC_SetPriorityGrouping+0x44>)
 80013b2:	68db      	ldr	r3, [r3, #12]
 80013b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013b6:	68ba      	ldr	r2, [r7, #8]
 80013b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013bc:	4013      	ands	r3, r2
 80013be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013c4:	68bb      	ldr	r3, [r7, #8]
 80013c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013d2:	4a04      	ldr	r2, [pc, #16]	; (80013e4 <__NVIC_SetPriorityGrouping+0x44>)
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	60d3      	str	r3, [r2, #12]
}
 80013d8:	bf00      	nop
 80013da:	3714      	adds	r7, #20
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr
 80013e4:	e000ed00 	.word	0xe000ed00

080013e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013ec:	4b04      	ldr	r3, [pc, #16]	; (8001400 <__NVIC_GetPriorityGrouping+0x18>)
 80013ee:	68db      	ldr	r3, [r3, #12]
 80013f0:	0a1b      	lsrs	r3, r3, #8
 80013f2:	f003 0307 	and.w	r3, r3, #7
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr
 8001400:	e000ed00 	.word	0xe000ed00

08001404 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	4603      	mov	r3, r0
 800140c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800140e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001412:	2b00      	cmp	r3, #0
 8001414:	db0b      	blt.n	800142e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001416:	79fb      	ldrb	r3, [r7, #7]
 8001418:	f003 021f 	and.w	r2, r3, #31
 800141c:	4907      	ldr	r1, [pc, #28]	; (800143c <__NVIC_EnableIRQ+0x38>)
 800141e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001422:	095b      	lsrs	r3, r3, #5
 8001424:	2001      	movs	r0, #1
 8001426:	fa00 f202 	lsl.w	r2, r0, r2
 800142a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800142e:	bf00      	nop
 8001430:	370c      	adds	r7, #12
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	e000e100 	.word	0xe000e100

08001440 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	4603      	mov	r3, r0
 8001448:	6039      	str	r1, [r7, #0]
 800144a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800144c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001450:	2b00      	cmp	r3, #0
 8001452:	db0a      	blt.n	800146a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	b2da      	uxtb	r2, r3
 8001458:	490c      	ldr	r1, [pc, #48]	; (800148c <__NVIC_SetPriority+0x4c>)
 800145a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800145e:	0112      	lsls	r2, r2, #4
 8001460:	b2d2      	uxtb	r2, r2
 8001462:	440b      	add	r3, r1
 8001464:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001468:	e00a      	b.n	8001480 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	b2da      	uxtb	r2, r3
 800146e:	4908      	ldr	r1, [pc, #32]	; (8001490 <__NVIC_SetPriority+0x50>)
 8001470:	79fb      	ldrb	r3, [r7, #7]
 8001472:	f003 030f 	and.w	r3, r3, #15
 8001476:	3b04      	subs	r3, #4
 8001478:	0112      	lsls	r2, r2, #4
 800147a:	b2d2      	uxtb	r2, r2
 800147c:	440b      	add	r3, r1
 800147e:	761a      	strb	r2, [r3, #24]
}
 8001480:	bf00      	nop
 8001482:	370c      	adds	r7, #12
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr
 800148c:	e000e100 	.word	0xe000e100
 8001490:	e000ed00 	.word	0xe000ed00

08001494 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001494:	b480      	push	{r7}
 8001496:	b089      	sub	sp, #36	; 0x24
 8001498:	af00      	add	r7, sp, #0
 800149a:	60f8      	str	r0, [r7, #12]
 800149c:	60b9      	str	r1, [r7, #8]
 800149e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	f003 0307 	and.w	r3, r3, #7
 80014a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014a8:	69fb      	ldr	r3, [r7, #28]
 80014aa:	f1c3 0307 	rsb	r3, r3, #7
 80014ae:	2b04      	cmp	r3, #4
 80014b0:	bf28      	it	cs
 80014b2:	2304      	movcs	r3, #4
 80014b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014b6:	69fb      	ldr	r3, [r7, #28]
 80014b8:	3304      	adds	r3, #4
 80014ba:	2b06      	cmp	r3, #6
 80014bc:	d902      	bls.n	80014c4 <NVIC_EncodePriority+0x30>
 80014be:	69fb      	ldr	r3, [r7, #28]
 80014c0:	3b03      	subs	r3, #3
 80014c2:	e000      	b.n	80014c6 <NVIC_EncodePriority+0x32>
 80014c4:	2300      	movs	r3, #0
 80014c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014c8:	f04f 32ff 	mov.w	r2, #4294967295
 80014cc:	69bb      	ldr	r3, [r7, #24]
 80014ce:	fa02 f303 	lsl.w	r3, r2, r3
 80014d2:	43da      	mvns	r2, r3
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	401a      	ands	r2, r3
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014dc:	f04f 31ff 	mov.w	r1, #4294967295
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	fa01 f303 	lsl.w	r3, r1, r3
 80014e6:	43d9      	mvns	r1, r3
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014ec:	4313      	orrs	r3, r2
         );
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	3724      	adds	r7, #36	; 0x24
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr

080014fa <LL_I2C_EnableClockStretching>:
{
 80014fa:	b480      	push	{r7}
 80014fc:	b083      	sub	sp, #12
 80014fe:	af00      	add	r7, sp, #0
 8001500:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	601a      	str	r2, [r3, #0]
}
 800150e:	bf00      	nop
 8001510:	370c      	adds	r7, #12
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr

0800151a <LL_I2C_DisableGeneralCall>:
{
 800151a:	b480      	push	{r7}
 800151c:	b083      	sub	sp, #12
 800151e:	af00      	add	r7, sp, #0
 8001520:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENGC);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	601a      	str	r2, [r3, #0]
}
 800152e:	bf00      	nop
 8001530:	370c      	adds	r7, #12
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr

0800153a <LL_I2C_SetOwnAddress2>:
{
 800153a:	b480      	push	{r7}
 800153c:	b083      	sub	sp, #12
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
 8001542:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_ADD2, OwnAddress2);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	f023 02fe 	bic.w	r2, r3, #254	; 0xfe
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	431a      	orrs	r2, r3
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	60da      	str	r2, [r3, #12]
}
 8001554:	bf00      	nop
 8001556:	370c      	adds	r7, #12
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr

08001560 <LL_I2C_DisableOwnAddress2>:
{
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_ENDUAL);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	68db      	ldr	r3, [r3, #12]
 800156c:	f023 0201 	bic.w	r2, r3, #1
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	60da      	str	r2, [r3, #12]
}
 8001574:	bf00      	nop
 8001576:	370c      	adds	r7, #12
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr

08001580 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001584:	4b05      	ldr	r3, [pc, #20]	; (800159c <LL_RCC_HSI_Enable+0x1c>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a04      	ldr	r2, [pc, #16]	; (800159c <LL_RCC_HSI_Enable+0x1c>)
 800158a:	f043 0301 	orr.w	r3, r3, #1
 800158e:	6013      	str	r3, [r2, #0]
}
 8001590:	bf00      	nop
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	40023800 	.word	0x40023800

080015a0 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80015a4:	4b06      	ldr	r3, [pc, #24]	; (80015c0 <LL_RCC_HSI_IsReady+0x20>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f003 0302 	and.w	r3, r3, #2
 80015ac:	2b02      	cmp	r3, #2
 80015ae:	bf0c      	ite	eq
 80015b0:	2301      	moveq	r3, #1
 80015b2:	2300      	movne	r3, #0
 80015b4:	b2db      	uxtb	r3, r3
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr
 80015c0:	40023800 	.word	0x40023800

080015c4 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b083      	sub	sp, #12
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 80015cc:	4b07      	ldr	r3, [pc, #28]	; (80015ec <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	00db      	lsls	r3, r3, #3
 80015d8:	4904      	ldr	r1, [pc, #16]	; (80015ec <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80015da:	4313      	orrs	r3, r2
 80015dc:	600b      	str	r3, [r1, #0]
}
 80015de:	bf00      	nop
 80015e0:	370c      	adds	r7, #12
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr
 80015ea:	bf00      	nop
 80015ec:	40023800 	.word	0x40023800

080015f0 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80015f8:	4b06      	ldr	r3, [pc, #24]	; (8001614 <LL_RCC_SetSysClkSource+0x24>)
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	f023 0203 	bic.w	r2, r3, #3
 8001600:	4904      	ldr	r1, [pc, #16]	; (8001614 <LL_RCC_SetSysClkSource+0x24>)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4313      	orrs	r3, r2
 8001606:	608b      	str	r3, [r1, #8]
}
 8001608:	bf00      	nop
 800160a:	370c      	adds	r7, #12
 800160c:	46bd      	mov	sp, r7
 800160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001612:	4770      	bx	lr
 8001614:	40023800 	.word	0x40023800

08001618 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800161c:	4b04      	ldr	r3, [pc, #16]	; (8001630 <LL_RCC_GetSysClkSource+0x18>)
 800161e:	689b      	ldr	r3, [r3, #8]
 8001620:	f003 030c 	and.w	r3, r3, #12
}
 8001624:	4618      	mov	r0, r3
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
 800162e:	bf00      	nop
 8001630:	40023800 	.word	0x40023800

08001634 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001634:	b480      	push	{r7}
 8001636:	b083      	sub	sp, #12
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800163c:	4b06      	ldr	r3, [pc, #24]	; (8001658 <LL_RCC_SetAHBPrescaler+0x24>)
 800163e:	689b      	ldr	r3, [r3, #8]
 8001640:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001644:	4904      	ldr	r1, [pc, #16]	; (8001658 <LL_RCC_SetAHBPrescaler+0x24>)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	4313      	orrs	r3, r2
 800164a:	608b      	str	r3, [r1, #8]
}
 800164c:	bf00      	nop
 800164e:	370c      	adds	r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr
 8001658:	40023800 	.word	0x40023800

0800165c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001664:	4b06      	ldr	r3, [pc, #24]	; (8001680 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001666:	689b      	ldr	r3, [r3, #8]
 8001668:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800166c:	4904      	ldr	r1, [pc, #16]	; (8001680 <LL_RCC_SetAPB1Prescaler+0x24>)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	4313      	orrs	r3, r2
 8001672:	608b      	str	r3, [r1, #8]
}
 8001674:	bf00      	nop
 8001676:	370c      	adds	r7, #12
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr
 8001680:	40023800 	.word	0x40023800

08001684 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800168c:	4b06      	ldr	r3, [pc, #24]	; (80016a8 <LL_RCC_SetAPB2Prescaler+0x24>)
 800168e:	689b      	ldr	r3, [r3, #8]
 8001690:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001694:	4904      	ldr	r1, [pc, #16]	; (80016a8 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	4313      	orrs	r3, r2
 800169a:	608b      	str	r3, [r1, #8]
}
 800169c:	bf00      	nop
 800169e:	370c      	adds	r7, #12
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr
 80016a8:	40023800 	.word	0x40023800

080016ac <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b085      	sub	sp, #20
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80016b4:	4b08      	ldr	r3, [pc, #32]	; (80016d8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80016b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016b8:	4907      	ldr	r1, [pc, #28]	; (80016d8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	4313      	orrs	r3, r2
 80016be:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80016c0:	4b05      	ldr	r3, [pc, #20]	; (80016d8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80016c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	4013      	ands	r3, r2
 80016c8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80016ca:	68fb      	ldr	r3, [r7, #12]
}
 80016cc:	bf00      	nop
 80016ce:	3714      	adds	r7, #20
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr
 80016d8:	40023800 	.word	0x40023800

080016dc <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80016dc:	b480      	push	{r7}
 80016de:	b085      	sub	sp, #20
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80016e4:	4b08      	ldr	r3, [pc, #32]	; (8001708 <LL_APB1_GRP1_EnableClock+0x2c>)
 80016e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016e8:	4907      	ldr	r1, [pc, #28]	; (8001708 <LL_APB1_GRP1_EnableClock+0x2c>)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	4313      	orrs	r3, r2
 80016ee:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80016f0:	4b05      	ldr	r3, [pc, #20]	; (8001708 <LL_APB1_GRP1_EnableClock+0x2c>)
 80016f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	4013      	ands	r3, r2
 80016f8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80016fa:	68fb      	ldr	r3, [r7, #12]
}
 80016fc:	bf00      	nop
 80016fe:	3714      	adds	r7, #20
 8001700:	46bd      	mov	sp, r7
 8001702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001706:	4770      	bx	lr
 8001708:	40023800 	.word	0x40023800

0800170c <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800170c:	b480      	push	{r7}
 800170e:	b085      	sub	sp, #20
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001714:	4b08      	ldr	r3, [pc, #32]	; (8001738 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001716:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001718:	4907      	ldr	r1, [pc, #28]	; (8001738 <LL_APB2_GRP1_EnableClock+0x2c>)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4313      	orrs	r3, r2
 800171e:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001720:	4b05      	ldr	r3, [pc, #20]	; (8001738 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001722:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	4013      	ands	r3, r2
 8001728:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800172a:	68fb      	ldr	r3, [r7, #12]
}
 800172c:	bf00      	nop
 800172e:	3714      	adds	r7, #20
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr
 8001738:	40023800 	.word	0x40023800

0800173c <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 800173c:	b480      	push	{r7}
 800173e:	b087      	sub	sp, #28
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8001746:	4a17      	ldr	r2, [pc, #92]	; (80017a4 <LL_SYSCFG_SetEXTISource+0x68>)
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	b2db      	uxtb	r3, r3
 800174c:	3302      	adds	r3, #2
 800174e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	0c1b      	lsrs	r3, r3, #16
 8001756:	43db      	mvns	r3, r3
 8001758:	ea02 0103 	and.w	r1, r2, r3
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	0c1b      	lsrs	r3, r3, #16
 8001760:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001762:	693b      	ldr	r3, [r7, #16]
 8001764:	fa93 f3a3 	rbit	r3, r3
 8001768:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d101      	bne.n	8001778 <LL_SYSCFG_SetEXTISource+0x3c>
  {
    return 32U;
 8001774:	2320      	movs	r3, #32
 8001776:	e003      	b.n	8001780 <LL_SYSCFG_SetEXTISource+0x44>
  }
  return __builtin_clz(value);
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	fab3 f383 	clz	r3, r3
 800177e:	b2db      	uxtb	r3, r3
 8001780:	461a      	mov	r2, r3
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	fa03 f202 	lsl.w	r2, r3, r2
 8001788:	4806      	ldr	r0, [pc, #24]	; (80017a4 <LL_SYSCFG_SetEXTISource+0x68>)
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	b2db      	uxtb	r3, r3
 800178e:	430a      	orrs	r2, r1
 8001790:	3302      	adds	r3, #2
 8001792:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8001796:	bf00      	nop
 8001798:	371c      	adds	r7, #28
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr
 80017a2:	bf00      	nop
 80017a4:	40013800 	.word	0x40013800

080017a8 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b083      	sub	sp, #12
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80017b0:	4b06      	ldr	r3, [pc, #24]	; (80017cc <LL_FLASH_SetLatency+0x24>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f023 0207 	bic.w	r2, r3, #7
 80017b8:	4904      	ldr	r1, [pc, #16]	; (80017cc <LL_FLASH_SetLatency+0x24>)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4313      	orrs	r3, r2
 80017be:	600b      	str	r3, [r1, #0]
}
 80017c0:	bf00      	nop
 80017c2:	370c      	adds	r7, #12
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr
 80017cc:	40023c00 	.word	0x40023c00

080017d0 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80017d4:	4b04      	ldr	r3, [pc, #16]	; (80017e8 <LL_FLASH_GetLatency+0x18>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f003 0307 	and.w	r3, r3, #7
}
 80017dc:	4618      	mov	r0, r3
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	40023c00 	.word	0x40023c00

080017ec <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 80017f4:	4b06      	ldr	r3, [pc, #24]	; (8001810 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80017fc:	4904      	ldr	r1, [pc, #16]	; (8001810 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4313      	orrs	r3, r2
 8001802:	600b      	str	r3, [r1, #0]
}
 8001804:	bf00      	nop
 8001806:	370c      	adds	r7, #12
 8001808:	46bd      	mov	sp, r7
 800180a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180e:	4770      	bx	lr
 8001810:	40007000 	.word	0x40007000

08001814 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	60da      	str	r2, [r3, #12]
}
 8001828:	bf00      	nop
 800182a:	370c      	adds	r7, #12
 800182c:	46bd      	mov	sp, r7
 800182e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001832:	4770      	bx	lr

08001834 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	691b      	ldr	r3, [r3, #16]
 8001840:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	695b      	ldr	r3, [r3, #20]
 800184c:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	615a      	str	r2, [r3, #20]
}
 8001854:	bf00      	nop
 8001856:	370c      	adds	r7, #12
 8001858:	46bd      	mov	sp, r7
 800185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185e:	4770      	bx	lr

08001860 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
 8001868:	460b      	mov	r3, r1
 800186a:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 800186c:	78fa      	ldrb	r2, [r7, #3]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	605a      	str	r2, [r3, #4]
}
 8001872:	bf00      	nop
 8001874:	370c      	adds	r7, #12
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr

0800187e <LL_GPIO_SetPinMode>:
{
 800187e:	b480      	push	{r7}
 8001880:	b08b      	sub	sp, #44	; 0x2c
 8001882:	af00      	add	r7, sp, #0
 8001884:	60f8      	str	r0, [r7, #12]
 8001886:	60b9      	str	r1, [r7, #8]
 8001888:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	681a      	ldr	r2, [r3, #0]
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	fa93 f3a3 	rbit	r3, r3
 8001898:	613b      	str	r3, [r7, #16]
  return result;
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800189e:	69bb      	ldr	r3, [r7, #24]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d101      	bne.n	80018a8 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80018a4:	2320      	movs	r3, #32
 80018a6:	e003      	b.n	80018b0 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80018a8:	69bb      	ldr	r3, [r7, #24]
 80018aa:	fab3 f383 	clz	r3, r3
 80018ae:	b2db      	uxtb	r3, r3
 80018b0:	005b      	lsls	r3, r3, #1
 80018b2:	2103      	movs	r1, #3
 80018b4:	fa01 f303 	lsl.w	r3, r1, r3
 80018b8:	43db      	mvns	r3, r3
 80018ba:	401a      	ands	r2, r3
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018c0:	6a3b      	ldr	r3, [r7, #32]
 80018c2:	fa93 f3a3 	rbit	r3, r3
 80018c6:	61fb      	str	r3, [r7, #28]
  return result;
 80018c8:	69fb      	ldr	r3, [r7, #28]
 80018ca:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80018cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d101      	bne.n	80018d6 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80018d2:	2320      	movs	r3, #32
 80018d4:	e003      	b.n	80018de <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80018d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d8:	fab3 f383 	clz	r3, r3
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	005b      	lsls	r3, r3, #1
 80018e0:	6879      	ldr	r1, [r7, #4]
 80018e2:	fa01 f303 	lsl.w	r3, r1, r3
 80018e6:	431a      	orrs	r2, r3
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	601a      	str	r2, [r3, #0]
}
 80018ec:	bf00      	nop
 80018ee:	372c      	adds	r7, #44	; 0x2c
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <LL_GPIO_SetPinPull>:
{
 80018f8:	b480      	push	{r7}
 80018fa:	b08b      	sub	sp, #44	; 0x2c
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	60f8      	str	r0, [r7, #12]
 8001900:	60b9      	str	r1, [r7, #8]
 8001902:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	68da      	ldr	r2, [r3, #12]
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	fa93 f3a3 	rbit	r3, r3
 8001912:	613b      	str	r3, [r7, #16]
  return result;
 8001914:	693b      	ldr	r3, [r7, #16]
 8001916:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001918:	69bb      	ldr	r3, [r7, #24]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d101      	bne.n	8001922 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800191e:	2320      	movs	r3, #32
 8001920:	e003      	b.n	800192a <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8001922:	69bb      	ldr	r3, [r7, #24]
 8001924:	fab3 f383 	clz	r3, r3
 8001928:	b2db      	uxtb	r3, r3
 800192a:	005b      	lsls	r3, r3, #1
 800192c:	2103      	movs	r1, #3
 800192e:	fa01 f303 	lsl.w	r3, r1, r3
 8001932:	43db      	mvns	r3, r3
 8001934:	401a      	ands	r2, r3
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800193a:	6a3b      	ldr	r3, [r7, #32]
 800193c:	fa93 f3a3 	rbit	r3, r3
 8001940:	61fb      	str	r3, [r7, #28]
  return result;
 8001942:	69fb      	ldr	r3, [r7, #28]
 8001944:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001948:	2b00      	cmp	r3, #0
 800194a:	d101      	bne.n	8001950 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800194c:	2320      	movs	r3, #32
 800194e:	e003      	b.n	8001958 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8001950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001952:	fab3 f383 	clz	r3, r3
 8001956:	b2db      	uxtb	r3, r3
 8001958:	005b      	lsls	r3, r3, #1
 800195a:	6879      	ldr	r1, [r7, #4]
 800195c:	fa01 f303 	lsl.w	r3, r1, r3
 8001960:	431a      	orrs	r2, r3
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	60da      	str	r2, [r3, #12]
}
 8001966:	bf00      	nop
 8001968:	372c      	adds	r7, #44	; 0x2c
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr

08001972 <LL_GPIO_SetOutputPin>:
{
 8001972:	b480      	push	{r7}
 8001974:	b083      	sub	sp, #12
 8001976:	af00      	add	r7, sp, #0
 8001978:	6078      	str	r0, [r7, #4]
 800197a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	683a      	ldr	r2, [r7, #0]
 8001980:	619a      	str	r2, [r3, #24]
}
 8001982:	bf00      	nop
 8001984:	370c      	adds	r7, #12
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr

0800198e <LL_GPIO_ResetOutputPin>:
{
 800198e:	b480      	push	{r7}
 8001990:	b083      	sub	sp, #12
 8001992:	af00      	add	r7, sp, #0
 8001994:	6078      	str	r0, [r7, #4]
 8001996:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	041a      	lsls	r2, r3, #16
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	619a      	str	r2, [r3, #24]
}
 80019a0:	bf00      	nop
 80019a2:	370c      	adds	r7, #12
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr

080019ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b084      	sub	sp, #16
 80019b0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 80019b2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80019b6:	f7ff fea9 	bl	800170c <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80019ba:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80019be:	f7ff fe8d 	bl	80016dc <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019c2:	2003      	movs	r0, #3
 80019c4:	f7ff fcec 	bl	80013a0 <__NVIC_SetPriorityGrouping>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 80019c8:	f7ff fd0e 	bl	80013e8 <__NVIC_GetPriorityGrouping>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2200      	movs	r2, #0
 80019d0:	210f      	movs	r1, #15
 80019d2:	4618      	mov	r0, r3
 80019d4:	f7ff fd5e 	bl	8001494 <NVIC_EncodePriority>
 80019d8:	4603      	mov	r3, r0
 80019da:	4619      	mov	r1, r3
 80019dc:	f04f 30ff 	mov.w	r0, #4294967295
 80019e0:	f7ff fd2e 	bl	8001440 <__NVIC_SetPriority>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019e4:	f000 f88a 	bl	8001afc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019e8:	f000 f97e 	bl	8001ce8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80019ec:	f000 f92c 	bl	8001c48 <MX_USART2_UART_Init>
  MX_I2C3_Init();
 80019f0:	f000 f8ba 	bl	8001b68 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  LL_GPIO_SetOutputPin(GPIOF, LL_GPIO_PIN_6);
 80019f4:	2140      	movs	r1, #64	; 0x40
 80019f6:	4839      	ldr	r0, [pc, #228]	; (8001adc <main+0x130>)
 80019f8:	f7ff ffbb 	bl	8001972 <LL_GPIO_SetOutputPin>
  LL_GPIO_ResetOutputPin(GPIOF, LL_GPIO_PIN_8);
 80019fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a00:	4836      	ldr	r0, [pc, #216]	; (8001adc <main+0x130>)
 8001a02:	f7ff ffc4 	bl	800198e <LL_GPIO_ResetOutputPin>
  LL_USART_TransmitData8(USART2, 'a');
 8001a06:	2161      	movs	r1, #97	; 0x61
 8001a08:	4835      	ldr	r0, [pc, #212]	; (8001ae0 <main+0x134>)
 8001a0a:	f7ff ff29 	bl	8001860 <LL_USART_TransmitData8>
  LL_USART_TransmitData8(USART2, 'a');
 8001a0e:	2161      	movs	r1, #97	; 0x61
 8001a10:	4833      	ldr	r0, [pc, #204]	; (8001ae0 <main+0x134>)
 8001a12:	f7ff ff25 	bl	8001860 <LL_USART_TransmitData8>
  LL_USART_TransmitData8(USART2, 'a');
 8001a16:	2161      	movs	r1, #97	; 0x61
 8001a18:	4831      	ldr	r0, [pc, #196]	; (8001ae0 <main+0x134>)
 8001a1a:	f7ff ff21 	bl	8001860 <LL_USART_TransmitData8>



	KX023_Init_I2C(&kx023, I2C3, KX023_DEFAULT_ADDR);
 8001a1e:	221e      	movs	r2, #30
 8001a20:	4930      	ldr	r1, [pc, #192]	; (8001ae4 <main+0x138>)
 8001a22:	4831      	ldr	r0, [pc, #196]	; (8001ae8 <main+0x13c>)
 8001a24:	f7fe fe41 	bl	80006aa <KX023_Init_I2C>



	if (KX023_Begin(&kx023) == KX023_STATUS_OK) {
 8001a28:	482f      	ldr	r0, [pc, #188]	; (8001ae8 <main+0x13c>)
 8001a2a:	f7ff f883 	bl	8000b34 <KX023_Begin>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d12a      	bne.n	8001a8a <main+0xde>
		KX023_ConfigAsynchronousReadBack(&kx023, KX023_ACCLERATION_RANGE_2G, KX023_ODR_50HZ);
 8001a34:	2202      	movs	r2, #2
 8001a36:	2102      	movs	r1, #2
 8001a38:	482b      	ldr	r0, [pc, #172]	; (8001ae8 <main+0x13c>)
 8001a3a:	f7ff f97b 	bl	8000d34 <KX023_ConfigAsynchronousReadBack>
		KX023_ConfigActivateTapFunction(&kx023,
 8001a3e:	4b2b      	ldr	r3, [pc, #172]	; (8001aec <main+0x140>)
 8001a40:	2203      	movs	r2, #3
 8001a42:	9201      	str	r2, [sp, #4]
 8001a44:	889a      	ldrh	r2, [r3, #4]
 8001a46:	f8ad 2000 	strh.w	r2, [sp]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	2102      	movs	r1, #2
 8001a50:	4825      	ldr	r0, [pc, #148]	; (8001ae8 <main+0x13c>)
 8001a52:	f7ff fa0f 	bl	8000e74 <KX023_ConfigActivateTapFunction>
		                                    KX023_ACCLERATION_RANGE_2G,
		                                    KX023_DTODR_100HZ,
		                                    tap_dir,
		                                    KX023_TAP_MODE_SINGLE_TAP | KX023_TAP_MODE_DOUBLE_TAP);
		PhysicalInterruptParameter_t int_params = {
 8001a56:	463b      	mov	r3, r7
 8001a58:	2100      	movs	r1, #0
 8001a5a:	460a      	mov	r2, r1
 8001a5c:	801a      	strh	r2, [r3, #0]
 8001a5e:	460a      	mov	r2, r1
 8001a60:	709a      	strb	r2, [r3, #2]
 8001a62:	2301      	movs	r3, #1
 8001a64:	703b      	strb	r3, [r7, #0]
 8001a66:	2301      	movs	r3, #1
 8001a68:	707b      	strb	r3, [r7, #1]
 8001a6a:	78bb      	ldrb	r3, [r7, #2]
 8001a6c:	f043 0308 	orr.w	r3, r3, #8
 8001a70:	70bb      	strb	r3, [r7, #2]
		        .polarity = KX023_INTERRUPT_POLARITY_ACTIVE_HIGH,
		        .signal_type = KX023_INTERRUPT_TYPE_PULSE,
		        .events.tap_function_interrupt = 1
		    };
		    KX023_ConfigPhysicalInterruptPin(&kx023, 1, int_params);
 8001a72:	683a      	ldr	r2, [r7, #0]
 8001a74:	2101      	movs	r1, #1
 8001a76:	481c      	ldr	r0, [pc, #112]	; (8001ae8 <main+0x13c>)
 8001a78:	f7ff f8ab 	bl	8000bd2 <KX023_ConfigPhysicalInterruptPin>
		KX023_SetOperatingMode(&kx023);
 8001a7c:	481a      	ldr	r0, [pc, #104]	; (8001ae8 <main+0x13c>)
 8001a7e:	f7ff f907 	bl	8000c90 <KX023_SetOperatingMode>
	} else {

		while(1);
	}
	LL_mDelay(50);
 8001a82:	2032      	movs	r0, #50	; 0x32
 8001a84:	f001 facc 	bl	8003020 <LL_mDelay>
 8001a88:	e000      	b.n	8001a8c <main+0xe0>
		while(1);
 8001a8a:	e7fe      	b.n	8001a8a <main+0xde>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

  int status = KX023_ReadAsynchronousData(&kx023, &x, &y, &z);
 8001a8c:	4b18      	ldr	r3, [pc, #96]	; (8001af0 <main+0x144>)
 8001a8e:	4a19      	ldr	r2, [pc, #100]	; (8001af4 <main+0x148>)
 8001a90:	4919      	ldr	r1, [pc, #100]	; (8001af8 <main+0x14c>)
 8001a92:	4815      	ldr	r0, [pc, #84]	; (8001ae8 <main+0x13c>)
 8001a94:	f7ff f972 	bl	8000d7c <KX023_ReadAsynchronousData>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	607b      	str	r3, [r7, #4]
//
//	  } else if (status == -2) { // Timeout
//		  // LL_I2C_DeInit(I2C3); MX_I2C3_Init();
//	  }

  KX023_Interrupt_Type_t event = KX023_GetInterruptType(&kx023);
 8001a9c:	4812      	ldr	r0, [pc, #72]	; (8001ae8 <main+0x13c>)
 8001a9e:	f7ff f904 	bl	8000caa <KX023_GetInterruptType>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	70fb      	strb	r3, [r7, #3]

      if (event == KX023_INTERRUPT_SINGLE_TAP) {
 8001aa6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001aaa:	2b04      	cmp	r3, #4
 8001aac:	d107      	bne.n	8001abe <main+0x112>
    	  LL_USART_TransmitData8(USART2, 's');
 8001aae:	2173      	movs	r1, #115	; 0x73
 8001ab0:	480b      	ldr	r0, [pc, #44]	; (8001ae0 <main+0x134>)
 8001ab2:	f7ff fed5 	bl	8001860 <LL_USART_TransmitData8>
          //        
          KX023_ClearInterrupt(&kx023);
 8001ab6:	480c      	ldr	r0, [pc, #48]	; (8001ae8 <main+0x13c>)
 8001ab8:	f7ff f87f 	bl	8000bba <KX023_ClearInterrupt>
 8001abc:	e00a      	b.n	8001ad4 <main+0x128>
      }
      else if (event == KX023_INTERRUPT_DOUBLE_TAP) {
 8001abe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001ac2:	2b05      	cmp	r3, #5
 8001ac4:	d106      	bne.n	8001ad4 <main+0x128>
    	  LL_USART_TransmitData8(USART2, 'd');
 8001ac6:	2164      	movs	r1, #100	; 0x64
 8001ac8:	4805      	ldr	r0, [pc, #20]	; (8001ae0 <main+0x134>)
 8001aca:	f7ff fec9 	bl	8001860 <LL_USART_TransmitData8>
          KX023_ClearInterrupt(&kx023);
 8001ace:	4806      	ldr	r0, [pc, #24]	; (8001ae8 <main+0x13c>)
 8001ad0:	f7ff f873 	bl	8000bba <KX023_ClearInterrupt>
      }


	LL_mDelay(100);
 8001ad4:	2064      	movs	r0, #100	; 0x64
 8001ad6:	f001 faa3 	bl	8003020 <LL_mDelay>
  {
 8001ada:	e7d7      	b.n	8001a8c <main+0xe0>
 8001adc:	40021400 	.word	0x40021400
 8001ae0:	40004400 	.word	0x40004400
 8001ae4:	40005c00 	.word	0x40005c00
 8001ae8:	20000028 	.word	0x20000028
 8001aec:	20000000 	.word	0x20000000
 8001af0:	20000048 	.word	0x20000048
 8001af4:	20000044 	.word	0x20000044
 8001af8:	20000040 	.word	0x20000040

08001afc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8001b00:	2000      	movs	r0, #0
 8001b02:	f7ff fe51 	bl	80017a8 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_0)
 8001b06:	bf00      	nop
 8001b08:	f7ff fe62 	bl	80017d0 <LL_FLASH_GetLatency>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d1fa      	bne.n	8001b08 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8001b12:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001b16:	f7ff fe69 	bl	80017ec <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSI_SetCalibTrimming(16);
 8001b1a:	2010      	movs	r0, #16
 8001b1c:	f7ff fd52 	bl	80015c4 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_Enable();
 8001b20:	f7ff fd2e 	bl	8001580 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8001b24:	bf00      	nop
 8001b26:	f7ff fd3b 	bl	80015a0 <LL_RCC_HSI_IsReady>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b01      	cmp	r3, #1
 8001b2e:	d1fa      	bne.n	8001b26 <SystemClock_Config+0x2a>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001b30:	2000      	movs	r0, #0
 8001b32:	f7ff fd7f 	bl	8001634 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8001b36:	2000      	movs	r0, #0
 8001b38:	f7ff fd90 	bl	800165c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8001b3c:	2000      	movs	r0, #0
 8001b3e:	f7ff fda1 	bl	8001684 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8001b42:	2000      	movs	r0, #0
 8001b44:	f7ff fd54 	bl	80015f0 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8001b48:	bf00      	nop
 8001b4a:	f7ff fd65 	bl	8001618 <LL_RCC_GetSysClkSource>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d1fa      	bne.n	8001b4a <SystemClock_Config+0x4e>
  {

  }
  LL_Init1msTick(16000000);
 8001b54:	4803      	ldr	r0, [pc, #12]	; (8001b64 <SystemClock_Config+0x68>)
 8001b56:	f001 fa55 	bl	8003004 <LL_Init1msTick>
  LL_SetSystemCoreClock(16000000);
 8001b5a:	4802      	ldr	r0, [pc, #8]	; (8001b64 <SystemClock_Config+0x68>)
 8001b5c:	f001 fa86 	bl	800306c <LL_SetSystemCoreClock>
}
 8001b60:	bf00      	nop
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	00f42400 	.word	0x00f42400

08001b68 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b08c      	sub	sp, #48	; 0x30
 8001b6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C3_Init 0 */

  /* USER CODE END I2C3_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8001b6e:	f107 0318 	add.w	r3, r7, #24
 8001b72:	2200      	movs	r2, #0
 8001b74:	601a      	str	r2, [r3, #0]
 8001b76:	605a      	str	r2, [r3, #4]
 8001b78:	609a      	str	r2, [r3, #8]
 8001b7a:	60da      	str	r2, [r3, #12]
 8001b7c:	611a      	str	r2, [r3, #16]
 8001b7e:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b80:	463b      	mov	r3, r7
 8001b82:	2200      	movs	r2, #0
 8001b84:	601a      	str	r2, [r3, #0]
 8001b86:	605a      	str	r2, [r3, #4]
 8001b88:	609a      	str	r2, [r3, #8]
 8001b8a:	60da      	str	r2, [r3, #12]
 8001b8c:	611a      	str	r2, [r3, #16]
 8001b8e:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001b90:	2004      	movs	r0, #4
 8001b92:	f7ff fd8b 	bl	80016ac <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001b96:	2001      	movs	r0, #1
 8001b98:	f7ff fd88 	bl	80016ac <LL_AHB1_GRP1_EnableClock>
  /**I2C3 GPIO Configuration
  PC9   ------> I2C3_SDA
  PA8   ------> I2C3_SCL
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8001b9c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ba0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001ba2:	2302      	movs	r3, #2
 8001ba4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8001baa:	2301      	movs	r3, #1
 8001bac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8001bb2:	2304      	movs	r3, #4
 8001bb4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bb6:	463b      	mov	r3, r7
 8001bb8:	4619      	mov	r1, r3
 8001bba:	481f      	ldr	r0, [pc, #124]	; (8001c38 <MX_I2C3_Init+0xd0>)
 8001bbc:	f000 fc3c 	bl	8002438 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8001bc0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bc4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001bc6:	2302      	movs	r3, #2
 8001bc8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001bca:	2303      	movs	r3, #3
 8001bcc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8001bd6:	2304      	movs	r3, #4
 8001bd8:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bda:	463b      	mov	r3, r7
 8001bdc:	4619      	mov	r1, r3
 8001bde:	4817      	ldr	r0, [pc, #92]	; (8001c3c <MX_I2C3_Init+0xd4>)
 8001be0:	f000 fc2a 	bl	8002438 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C3);
 8001be4:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8001be8:	f7ff fd78 	bl	80016dc <LL_APB1_GRP1_EnableClock>

  /* USER CODE END I2C3_Init 1 */

  /** I2C Initialization
  */
  LL_I2C_DisableOwnAddress2(I2C3);
 8001bec:	4814      	ldr	r0, [pc, #80]	; (8001c40 <MX_I2C3_Init+0xd8>)
 8001bee:	f7ff fcb7 	bl	8001560 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C3);
 8001bf2:	4813      	ldr	r0, [pc, #76]	; (8001c40 <MX_I2C3_Init+0xd8>)
 8001bf4:	f7ff fc91 	bl	800151a <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C3);
 8001bf8:	4811      	ldr	r0, [pc, #68]	; (8001c40 <MX_I2C3_Init+0xd8>)
 8001bfa:	f7ff fc7e 	bl	80014fa <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	61bb      	str	r3, [r7, #24]
  I2C_InitStruct.ClockSpeed = 400000;
 8001c02:	4b10      	ldr	r3, [pc, #64]	; (8001c44 <MX_I2C3_Init+0xdc>)
 8001c04:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.DutyCycle = LL_I2C_DUTYCYCLE_2;
 8001c06:	2300      	movs	r3, #0
 8001c08:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.OwnAddress1 = 0;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	627b      	str	r3, [r7, #36]	; 0x24
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8001c0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c12:	62bb      	str	r3, [r7, #40]	; 0x28
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8001c14:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001c18:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_I2C_Init(I2C3, &I2C_InitStruct);
 8001c1a:	f107 0318 	add.w	r3, r7, #24
 8001c1e:	4619      	mov	r1, r3
 8001c20:	4807      	ldr	r0, [pc, #28]	; (8001c40 <MX_I2C3_Init+0xd8>)
 8001c22:	f000 fd81 	bl	8002728 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C3, 0);
 8001c26:	2100      	movs	r1, #0
 8001c28:	4805      	ldr	r0, [pc, #20]	; (8001c40 <MX_I2C3_Init+0xd8>)
 8001c2a:	f7ff fc86 	bl	800153a <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001c2e:	bf00      	nop
 8001c30:	3730      	adds	r7, #48	; 0x30
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	40020800 	.word	0x40020800
 8001c3c:	40020000 	.word	0x40020000
 8001c40:	40005c00 	.word	0x40005c00
 8001c44:	00061a80 	.word	0x00061a80

08001c48 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b08e      	sub	sp, #56	; 0x38
 8001c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001c4e:	f107 031c 	add.w	r3, r7, #28
 8001c52:	2200      	movs	r2, #0
 8001c54:	601a      	str	r2, [r3, #0]
 8001c56:	605a      	str	r2, [r3, #4]
 8001c58:	609a      	str	r2, [r3, #8]
 8001c5a:	60da      	str	r2, [r3, #12]
 8001c5c:	611a      	str	r2, [r3, #16]
 8001c5e:	615a      	str	r2, [r3, #20]
 8001c60:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c62:	1d3b      	adds	r3, r7, #4
 8001c64:	2200      	movs	r2, #0
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	605a      	str	r2, [r3, #4]
 8001c6a:	609a      	str	r2, [r3, #8]
 8001c6c:	60da      	str	r2, [r3, #12]
 8001c6e:	611a      	str	r2, [r3, #16]
 8001c70:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8001c72:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001c76:	f7ff fd31 	bl	80016dc <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001c7a:	2001      	movs	r0, #1
 8001c7c:	f7ff fd16 	bl	80016ac <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 8001c80:	230c      	movs	r3, #12
 8001c82:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001c84:	2302      	movs	r3, #2
 8001c86:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001c90:	2300      	movs	r3, #0
 8001c92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001c94:	2307      	movs	r3, #7
 8001c96:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c98:	1d3b      	adds	r3, r7, #4
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4810      	ldr	r0, [pc, #64]	; (8001ce0 <MX_USART2_UART_Init+0x98>)
 8001c9e:	f000 fbcb 	bl	8002438 <LL_GPIO_Init>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8001ca2:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001ca6:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001cac:	2300      	movs	r3, #0
 8001cae:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001cb4:	230c      	movs	r3, #12
 8001cb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8001cc0:	f107 031c 	add.w	r3, r7, #28
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	4807      	ldr	r0, [pc, #28]	; (8001ce4 <MX_USART2_UART_Init+0x9c>)
 8001cc8:	f001 f902 	bl	8002ed0 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8001ccc:	4805      	ldr	r0, [pc, #20]	; (8001ce4 <MX_USART2_UART_Init+0x9c>)
 8001cce:	f7ff fdb1 	bl	8001834 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8001cd2:	4804      	ldr	r0, [pc, #16]	; (8001ce4 <MX_USART2_UART_Init+0x9c>)
 8001cd4:	f7ff fd9e 	bl	8001814 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001cd8:	bf00      	nop
 8001cda:	3738      	adds	r7, #56	; 0x38
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	40020000 	.word	0x40020000
 8001ce4:	40004400 	.word	0x40004400

08001ce8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b088      	sub	sp, #32
 8001cec:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8001cee:	f107 0318 	add.w	r3, r7, #24
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	601a      	str	r2, [r3, #0]
 8001cf6:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf8:	463b      	mov	r3, r7
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	601a      	str	r2, [r3, #0]
 8001cfe:	605a      	str	r2, [r3, #4]
 8001d00:	609a      	str	r2, [r3, #8]
 8001d02:	60da      	str	r2, [r3, #12]
 8001d04:	611a      	str	r2, [r3, #16]
 8001d06:	615a      	str	r2, [r3, #20]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOF);
 8001d08:	2020      	movs	r0, #32
 8001d0a:	f7ff fccf 	bl	80016ac <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001d0e:	2001      	movs	r0, #1
 8001d10:	f7ff fccc 	bl	80016ac <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOG);
 8001d14:	2040      	movs	r0, #64	; 0x40
 8001d16:	f7ff fcc9 	bl	80016ac <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001d1a:	2004      	movs	r0, #4
 8001d1c:	f7ff fcc6 	bl	80016ac <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOF, LL_GPIO_PIN_6|LL_GPIO_PIN_8);
 8001d20:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8001d24:	4836      	ldr	r0, [pc, #216]	; (8001e00 <MX_GPIO_Init+0x118>)
 8001d26:	f7ff fe32 	bl	800198e <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_8;
 8001d2a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001d2e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d30:	2301      	movs	r3, #1
 8001d32:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001d34:	2300      	movs	r3, #0
 8001d36:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001d40:	463b      	mov	r3, r7
 8001d42:	4619      	mov	r1, r3
 8001d44:	482e      	ldr	r0, [pc, #184]	; (8001e00 <MX_GPIO_Init+0x118>)
 8001d46:	f000 fb77 	bl	8002438 <LL_GPIO_Init>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTG, LL_SYSCFG_EXTI_LINE4);
 8001d4a:	492e      	ldr	r1, [pc, #184]	; (8001e04 <MX_GPIO_Init+0x11c>)
 8001d4c:	2006      	movs	r0, #6
 8001d4e:	f7ff fcf5 	bl	800173c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTG, LL_SYSCFG_EXTI_LINE5);
 8001d52:	492d      	ldr	r1, [pc, #180]	; (8001e08 <MX_GPIO_Init+0x120>)
 8001d54:	2006      	movs	r0, #6
 8001d56:	f7ff fcf1 	bl	800173c <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_4;
 8001d5a:	2310      	movs	r3, #16
 8001d5c:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001d62:	2300      	movs	r3, #0
 8001d64:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8001d66:	2301      	movs	r3, #1
 8001d68:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8001d6a:	f107 0318 	add.w	r3, r7, #24
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f000 f998 	bl	80020a4 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_5;
 8001d74:	2320      	movs	r3, #32
 8001d76:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8001d80:	2301      	movs	r3, #1
 8001d82:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8001d84:	f107 0318 	add.w	r3, r7, #24
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f000 f98b 	bl	80020a4 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(GPIOG, LL_GPIO_PIN_4, LL_GPIO_PULL_NO);
 8001d8e:	2200      	movs	r2, #0
 8001d90:	2110      	movs	r1, #16
 8001d92:	481e      	ldr	r0, [pc, #120]	; (8001e0c <MX_GPIO_Init+0x124>)
 8001d94:	f7ff fdb0 	bl	80018f8 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(GPIOG, LL_GPIO_PIN_5, LL_GPIO_PULL_NO);
 8001d98:	2200      	movs	r2, #0
 8001d9a:	2120      	movs	r1, #32
 8001d9c:	481b      	ldr	r0, [pc, #108]	; (8001e0c <MX_GPIO_Init+0x124>)
 8001d9e:	f7ff fdab 	bl	80018f8 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(GPIOG, LL_GPIO_PIN_4, LL_GPIO_MODE_INPUT);
 8001da2:	2200      	movs	r2, #0
 8001da4:	2110      	movs	r1, #16
 8001da6:	4819      	ldr	r0, [pc, #100]	; (8001e0c <MX_GPIO_Init+0x124>)
 8001da8:	f7ff fd69 	bl	800187e <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(GPIOG, LL_GPIO_PIN_5, LL_GPIO_MODE_INPUT);
 8001dac:	2200      	movs	r2, #0
 8001dae:	2120      	movs	r1, #32
 8001db0:	4816      	ldr	r0, [pc, #88]	; (8001e0c <MX_GPIO_Init+0x124>)
 8001db2:	f7ff fd64 	bl	800187e <LL_GPIO_SetPinMode>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001db6:	f7ff fb17 	bl	80013e8 <__NVIC_GetPriorityGrouping>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	2100      	movs	r1, #0
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7ff fb67 	bl	8001494 <NVIC_EncodePriority>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	4619      	mov	r1, r3
 8001dca:	200a      	movs	r0, #10
 8001dcc:	f7ff fb38 	bl	8001440 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI4_IRQn);
 8001dd0:	200a      	movs	r0, #10
 8001dd2:	f7ff fb17 	bl	8001404 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI9_5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001dd6:	f7ff fb07 	bl	80013e8 <__NVIC_GetPriorityGrouping>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2200      	movs	r2, #0
 8001dde:	2100      	movs	r1, #0
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7ff fb57 	bl	8001494 <NVIC_EncodePriority>
 8001de6:	4603      	mov	r3, r0
 8001de8:	4619      	mov	r1, r3
 8001dea:	2017      	movs	r0, #23
 8001dec:	f7ff fb28 	bl	8001440 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001df0:	2017      	movs	r0, #23
 8001df2:	f7ff fb07 	bl	8001404 <__NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001df6:	bf00      	nop
 8001df8:	3720      	adds	r7, #32
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	40021400 	.word	0x40021400
 8001e04:	000f0001 	.word	0x000f0001
 8001e08:	00f00001 	.word	0x00f00001
 8001e0c:	40021800 	.word	0x40021800

08001e10 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8001e18:	4b07      	ldr	r3, [pc, #28]	; (8001e38 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8001e1a:	695a      	ldr	r2, [r3, #20]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	4013      	ands	r3, r2
 8001e20:	687a      	ldr	r2, [r7, #4]
 8001e22:	429a      	cmp	r2, r3
 8001e24:	bf0c      	ite	eq
 8001e26:	2301      	moveq	r3, #1
 8001e28:	2300      	movne	r3, #0
 8001e2a:	b2db      	uxtb	r3, r3
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	370c      	adds	r7, #12
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr
 8001e38:	40013c00 	.word	0x40013c00

08001e3c <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 8001e44:	4a04      	ldr	r2, [pc, #16]	; (8001e58 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6153      	str	r3, [r2, #20]
}
 8001e4a:	bf00      	nop
 8001e4c:	370c      	adds	r7, #12
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	40013c00 	.word	0x40013c00

08001e5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e60:	e7fe      	b.n	8001e60 <NMI_Handler+0x4>

08001e62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e62:	b480      	push	{r7}
 8001e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e66:	e7fe      	b.n	8001e66 <HardFault_Handler+0x4>

08001e68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e6c:	e7fe      	b.n	8001e6c <MemManage_Handler+0x4>

08001e6e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e6e:	b480      	push	{r7}
 8001e70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e72:	e7fe      	b.n	8001e72 <BusFault_Handler+0x4>

08001e74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e78:	e7fe      	b.n	8001e78 <UsageFault_Handler+0x4>

08001e7a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e7a:	b480      	push	{r7}
 8001e7c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e7e:	bf00      	nop
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr

08001e88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e8c:	bf00      	nop
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr

08001e96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e96:	b480      	push	{r7}
 8001e98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e9a:	bf00      	nop
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr

08001ea4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ea8:	bf00      	nop
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr
	...

08001eb4 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_4) != RESET)
 8001eb8:	2010      	movs	r0, #16
 8001eba:	f7ff ffa9 	bl	8001e10 <LL_EXTI_IsActiveFlag_0_31>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d005      	beq.n	8001ed0 <EXTI4_IRQHandler+0x1c>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_4);
 8001ec4:	2010      	movs	r0, #16
 8001ec6:	f7ff ffb9 	bl	8001e3c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_4 */
    Interrupt_1=1;
 8001eca:	4b02      	ldr	r3, [pc, #8]	; (8001ed4 <EXTI4_IRQHandler+0x20>)
 8001ecc:	2201      	movs	r2, #1
 8001ece:	601a      	str	r2, [r3, #0]
    /* USER CODE END LL_EXTI_LINE_4 */
  }
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001ed0:	bf00      	nop
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	2000004c 	.word	0x2000004c

08001ed8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_5) != RESET)
 8001edc:	2020      	movs	r0, #32
 8001ede:	f7ff ff97 	bl	8001e10 <LL_EXTI_IsActiveFlag_0_31>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d005      	beq.n	8001ef4 <EXTI9_5_IRQHandler+0x1c>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_5);
 8001ee8:	2020      	movs	r0, #32
 8001eea:	f7ff ffa7 	bl	8001e3c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_5 */
    Interrupt_2=1;
 8001eee:	4b02      	ldr	r3, [pc, #8]	; (8001ef8 <EXTI9_5_IRQHandler+0x20>)
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	601a      	str	r2, [r3, #0]
    /* USER CODE END LL_EXTI_LINE_5 */
  }
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001ef4:	bf00      	nop
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	20000050 	.word	0x20000050

08001efc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f00:	4b06      	ldr	r3, [pc, #24]	; (8001f1c <SystemInit+0x20>)
 8001f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f06:	4a05      	ldr	r2, [pc, #20]	; (8001f1c <SystemInit+0x20>)
 8001f08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f10:	bf00      	nop
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	e000ed00 	.word	0xe000ed00

08001f20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001f20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f58 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001f24:	f7ff ffea 	bl	8001efc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f28:	480c      	ldr	r0, [pc, #48]	; (8001f5c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f2a:	490d      	ldr	r1, [pc, #52]	; (8001f60 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f2c:	4a0d      	ldr	r2, [pc, #52]	; (8001f64 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f30:	e002      	b.n	8001f38 <LoopCopyDataInit>

08001f32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f36:	3304      	adds	r3, #4

08001f38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f3c:	d3f9      	bcc.n	8001f32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f3e:	4a0a      	ldr	r2, [pc, #40]	; (8001f68 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f40:	4c0a      	ldr	r4, [pc, #40]	; (8001f6c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f44:	e001      	b.n	8001f4a <LoopFillZerobss>

08001f46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f48:	3204      	adds	r2, #4

08001f4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f4c:	d3fb      	bcc.n	8001f46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f4e:	f001 f89d 	bl	800308c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f52:	f7ff fd2b 	bl	80019ac <main>
  bx  lr    
 8001f56:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001f58:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f60:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001f64:	08003114 	.word	0x08003114
  ldr r2, =_sbss
 8001f68:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001f6c:	20000054 	.word	0x20000054

08001f70 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f70:	e7fe      	b.n	8001f70 <ADC_IRQHandler>
	...

08001f74 <LL_EXTI_EnableIT_0_31>:
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8001f7c:	4b05      	ldr	r3, [pc, #20]	; (8001f94 <LL_EXTI_EnableIT_0_31+0x20>)
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	4904      	ldr	r1, [pc, #16]	; (8001f94 <LL_EXTI_EnableIT_0_31+0x20>)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	4313      	orrs	r3, r2
 8001f86:	600b      	str	r3, [r1, #0]
}
 8001f88:	bf00      	nop
 8001f8a:	370c      	adds	r7, #12
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr
 8001f94:	40013c00 	.word	0x40013c00

08001f98 <LL_EXTI_DisableIT_0_31>:
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8001fa0:	4b06      	ldr	r3, [pc, #24]	; (8001fbc <LL_EXTI_DisableIT_0_31+0x24>)
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	43db      	mvns	r3, r3
 8001fa8:	4904      	ldr	r1, [pc, #16]	; (8001fbc <LL_EXTI_DisableIT_0_31+0x24>)
 8001faa:	4013      	ands	r3, r2
 8001fac:	600b      	str	r3, [r1, #0]
}
 8001fae:	bf00      	nop
 8001fb0:	370c      	adds	r7, #12
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr
 8001fba:	bf00      	nop
 8001fbc:	40013c00 	.word	0x40013c00

08001fc0 <LL_EXTI_EnableEvent_0_31>:
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8001fc8:	4b05      	ldr	r3, [pc, #20]	; (8001fe0 <LL_EXTI_EnableEvent_0_31+0x20>)
 8001fca:	685a      	ldr	r2, [r3, #4]
 8001fcc:	4904      	ldr	r1, [pc, #16]	; (8001fe0 <LL_EXTI_EnableEvent_0_31+0x20>)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	604b      	str	r3, [r1, #4]
}
 8001fd4:	bf00      	nop
 8001fd6:	370c      	adds	r7, #12
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr
 8001fe0:	40013c00 	.word	0x40013c00

08001fe4 <LL_EXTI_DisableEvent_0_31>:
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8001fec:	4b06      	ldr	r3, [pc, #24]	; (8002008 <LL_EXTI_DisableEvent_0_31+0x24>)
 8001fee:	685a      	ldr	r2, [r3, #4]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	43db      	mvns	r3, r3
 8001ff4:	4904      	ldr	r1, [pc, #16]	; (8002008 <LL_EXTI_DisableEvent_0_31+0x24>)
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	604b      	str	r3, [r1, #4]
}
 8001ffa:	bf00      	nop
 8001ffc:	370c      	adds	r7, #12
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	40013c00 	.word	0x40013c00

0800200c <LL_EXTI_EnableRisingTrig_0_31>:
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8002014:	4b05      	ldr	r3, [pc, #20]	; (800202c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002016:	689a      	ldr	r2, [r3, #8]
 8002018:	4904      	ldr	r1, [pc, #16]	; (800202c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4313      	orrs	r3, r2
 800201e:	608b      	str	r3, [r1, #8]
}
 8002020:	bf00      	nop
 8002022:	370c      	adds	r7, #12
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr
 800202c:	40013c00 	.word	0x40013c00

08002030 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8002038:	4b06      	ldr	r3, [pc, #24]	; (8002054 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800203a:	689a      	ldr	r2, [r3, #8]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	43db      	mvns	r3, r3
 8002040:	4904      	ldr	r1, [pc, #16]	; (8002054 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8002042:	4013      	ands	r3, r2
 8002044:	608b      	str	r3, [r1, #8]
}
 8002046:	bf00      	nop
 8002048:	370c      	adds	r7, #12
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	40013c00 	.word	0x40013c00

08002058 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8002060:	4b05      	ldr	r3, [pc, #20]	; (8002078 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002062:	68da      	ldr	r2, [r3, #12]
 8002064:	4904      	ldr	r1, [pc, #16]	; (8002078 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	4313      	orrs	r3, r2
 800206a:	60cb      	str	r3, [r1, #12]
}
 800206c:	bf00      	nop
 800206e:	370c      	adds	r7, #12
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr
 8002078:	40013c00 	.word	0x40013c00

0800207c <LL_EXTI_DisableFallingTrig_0_31>:
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8002084:	4b06      	ldr	r3, [pc, #24]	; (80020a0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8002086:	68da      	ldr	r2, [r3, #12]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	43db      	mvns	r3, r3
 800208c:	4904      	ldr	r1, [pc, #16]	; (80020a0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800208e:	4013      	ands	r3, r2
 8002090:	60cb      	str	r3, [r1, #12]
}
 8002092:	bf00      	nop
 8002094:	370c      	adds	r7, #12
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr
 800209e:	bf00      	nop
 80020a0:	40013c00 	.word	0x40013c00

080020a4 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 80020ac:	2300      	movs	r3, #0
 80020ae:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	791b      	ldrb	r3, [r3, #4]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d065      	beq.n	8002184 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d06b      	beq.n	8002198 <LL_EXTI_Init+0xf4>
    {
      switch (EXTI_InitStruct->Mode)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	795b      	ldrb	r3, [r3, #5]
 80020c4:	2b02      	cmp	r3, #2
 80020c6:	d01c      	beq.n	8002102 <LL_EXTI_Init+0x5e>
 80020c8:	2b02      	cmp	r3, #2
 80020ca:	dc25      	bgt.n	8002118 <LL_EXTI_Init+0x74>
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d002      	beq.n	80020d6 <LL_EXTI_Init+0x32>
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d00b      	beq.n	80020ec <LL_EXTI_Init+0x48>
 80020d4:	e020      	b.n	8002118 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4618      	mov	r0, r3
 80020dc:	f7ff ff82 	bl	8001fe4 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7ff ff45 	bl	8001f74 <LL_EXTI_EnableIT_0_31>
          break;
 80020ea:	e018      	b.n	800211e <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7ff ff51 	bl	8001f98 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7ff ff60 	bl	8001fc0 <LL_EXTI_EnableEvent_0_31>
          break;
 8002100:	e00d      	b.n	800211e <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4618      	mov	r0, r3
 8002108:	f7ff ff34 	bl	8001f74 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4618      	mov	r0, r3
 8002112:	f7ff ff55 	bl	8001fc0 <LL_EXTI_EnableEvent_0_31>
          break;
 8002116:	e002      	b.n	800211e <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	73fb      	strb	r3, [r7, #15]
          break;
 800211c:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	799b      	ldrb	r3, [r3, #6]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d038      	beq.n	8002198 <LL_EXTI_Init+0xf4>
      {
        switch (EXTI_InitStruct->Trigger)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	799b      	ldrb	r3, [r3, #6]
 800212a:	2b03      	cmp	r3, #3
 800212c:	d01c      	beq.n	8002168 <LL_EXTI_Init+0xc4>
 800212e:	2b03      	cmp	r3, #3
 8002130:	dc25      	bgt.n	800217e <LL_EXTI_Init+0xda>
 8002132:	2b01      	cmp	r3, #1
 8002134:	d002      	beq.n	800213c <LL_EXTI_Init+0x98>
 8002136:	2b02      	cmp	r3, #2
 8002138:	d00b      	beq.n	8002152 <LL_EXTI_Init+0xae>
 800213a:	e020      	b.n	800217e <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4618      	mov	r0, r3
 8002142:	f7ff ff9b 	bl	800207c <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4618      	mov	r0, r3
 800214c:	f7ff ff5e 	bl	800200c <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8002150:	e022      	b.n	8002198 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4618      	mov	r0, r3
 8002158:	f7ff ff6a 	bl	8002030 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4618      	mov	r0, r3
 8002162:	f7ff ff79 	bl	8002058 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002166:	e017      	b.n	8002198 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4618      	mov	r0, r3
 800216e:	f7ff ff4d 	bl	800200c <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4618      	mov	r0, r3
 8002178:	f7ff ff6e 	bl	8002058 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800217c:	e00c      	b.n	8002198 <LL_EXTI_Init+0xf4>
          default:
            status = ERROR;
 800217e:	2301      	movs	r3, #1
 8002180:	73fb      	strb	r3, [r7, #15]
            break;
 8002182:	e009      	b.n	8002198 <LL_EXTI_Init+0xf4>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4618      	mov	r0, r3
 800218a:	f7ff ff05 	bl	8001f98 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4618      	mov	r0, r3
 8002194:	f7ff ff26 	bl	8001fe4 <LL_EXTI_DisableEvent_0_31>
  }
  return status;
 8002198:	7bfb      	ldrb	r3, [r7, #15]
}
 800219a:	4618      	mov	r0, r3
 800219c:	3710      	adds	r7, #16
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}

080021a2 <LL_GPIO_SetPinMode>:
{
 80021a2:	b480      	push	{r7}
 80021a4:	b08b      	sub	sp, #44	; 0x2c
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	60f8      	str	r0, [r7, #12]
 80021aa:	60b9      	str	r1, [r7, #8]
 80021ac:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	fa93 f3a3 	rbit	r3, r3
 80021bc:	613b      	str	r3, [r7, #16]
  return result;
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80021c2:	69bb      	ldr	r3, [r7, #24]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d101      	bne.n	80021cc <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80021c8:	2320      	movs	r3, #32
 80021ca:	e003      	b.n	80021d4 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80021cc:	69bb      	ldr	r3, [r7, #24]
 80021ce:	fab3 f383 	clz	r3, r3
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	005b      	lsls	r3, r3, #1
 80021d6:	2103      	movs	r1, #3
 80021d8:	fa01 f303 	lsl.w	r3, r1, r3
 80021dc:	43db      	mvns	r3, r3
 80021de:	401a      	ands	r2, r3
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021e4:	6a3b      	ldr	r3, [r7, #32]
 80021e6:	fa93 f3a3 	rbit	r3, r3
 80021ea:	61fb      	str	r3, [r7, #28]
  return result;
 80021ec:	69fb      	ldr	r3, [r7, #28]
 80021ee:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80021f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d101      	bne.n	80021fa <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80021f6:	2320      	movs	r3, #32
 80021f8:	e003      	b.n	8002202 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80021fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021fc:	fab3 f383 	clz	r3, r3
 8002200:	b2db      	uxtb	r3, r3
 8002202:	005b      	lsls	r3, r3, #1
 8002204:	6879      	ldr	r1, [r7, #4]
 8002206:	fa01 f303 	lsl.w	r3, r1, r3
 800220a:	431a      	orrs	r2, r3
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	601a      	str	r2, [r3, #0]
}
 8002210:	bf00      	nop
 8002212:	372c      	adds	r7, #44	; 0x2c
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr

0800221c <LL_GPIO_SetPinOutputType>:
{
 800221c:	b480      	push	{r7}
 800221e:	b085      	sub	sp, #20
 8002220:	af00      	add	r7, sp, #0
 8002222:	60f8      	str	r0, [r7, #12]
 8002224:	60b9      	str	r1, [r7, #8]
 8002226:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	685a      	ldr	r2, [r3, #4]
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	43db      	mvns	r3, r3
 8002230:	401a      	ands	r2, r3
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	6879      	ldr	r1, [r7, #4]
 8002236:	fb01 f303 	mul.w	r3, r1, r3
 800223a:	431a      	orrs	r2, r3
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	605a      	str	r2, [r3, #4]
}
 8002240:	bf00      	nop
 8002242:	3714      	adds	r7, #20
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr

0800224c <LL_GPIO_SetPinSpeed>:
{
 800224c:	b480      	push	{r7}
 800224e:	b08b      	sub	sp, #44	; 0x2c
 8002250:	af00      	add	r7, sp, #0
 8002252:	60f8      	str	r0, [r7, #12]
 8002254:	60b9      	str	r1, [r7, #8]
 8002256:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	689a      	ldr	r2, [r3, #8]
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	fa93 f3a3 	rbit	r3, r3
 8002266:	613b      	str	r3, [r7, #16]
  return result;
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800226c:	69bb      	ldr	r3, [r7, #24]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d101      	bne.n	8002276 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8002272:	2320      	movs	r3, #32
 8002274:	e003      	b.n	800227e <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8002276:	69bb      	ldr	r3, [r7, #24]
 8002278:	fab3 f383 	clz	r3, r3
 800227c:	b2db      	uxtb	r3, r3
 800227e:	005b      	lsls	r3, r3, #1
 8002280:	2103      	movs	r1, #3
 8002282:	fa01 f303 	lsl.w	r3, r1, r3
 8002286:	43db      	mvns	r3, r3
 8002288:	401a      	ands	r2, r3
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800228e:	6a3b      	ldr	r3, [r7, #32]
 8002290:	fa93 f3a3 	rbit	r3, r3
 8002294:	61fb      	str	r3, [r7, #28]
  return result;
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800229a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800229c:	2b00      	cmp	r3, #0
 800229e:	d101      	bne.n	80022a4 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 80022a0:	2320      	movs	r3, #32
 80022a2:	e003      	b.n	80022ac <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 80022a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a6:	fab3 f383 	clz	r3, r3
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	005b      	lsls	r3, r3, #1
 80022ae:	6879      	ldr	r1, [r7, #4]
 80022b0:	fa01 f303 	lsl.w	r3, r1, r3
 80022b4:	431a      	orrs	r2, r3
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	609a      	str	r2, [r3, #8]
}
 80022ba:	bf00      	nop
 80022bc:	372c      	adds	r7, #44	; 0x2c
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr

080022c6 <LL_GPIO_SetPinPull>:
{
 80022c6:	b480      	push	{r7}
 80022c8:	b08b      	sub	sp, #44	; 0x2c
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	60f8      	str	r0, [r7, #12]
 80022ce:	60b9      	str	r1, [r7, #8]
 80022d0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	68da      	ldr	r2, [r3, #12]
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	fa93 f3a3 	rbit	r3, r3
 80022e0:	613b      	str	r3, [r7, #16]
  return result;
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80022e6:	69bb      	ldr	r3, [r7, #24]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d101      	bne.n	80022f0 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80022ec:	2320      	movs	r3, #32
 80022ee:	e003      	b.n	80022f8 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80022f0:	69bb      	ldr	r3, [r7, #24]
 80022f2:	fab3 f383 	clz	r3, r3
 80022f6:	b2db      	uxtb	r3, r3
 80022f8:	005b      	lsls	r3, r3, #1
 80022fa:	2103      	movs	r1, #3
 80022fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002300:	43db      	mvns	r3, r3
 8002302:	401a      	ands	r2, r3
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002308:	6a3b      	ldr	r3, [r7, #32]
 800230a:	fa93 f3a3 	rbit	r3, r3
 800230e:	61fb      	str	r3, [r7, #28]
  return result;
 8002310:	69fb      	ldr	r3, [r7, #28]
 8002312:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002316:	2b00      	cmp	r3, #0
 8002318:	d101      	bne.n	800231e <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800231a:	2320      	movs	r3, #32
 800231c:	e003      	b.n	8002326 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800231e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002320:	fab3 f383 	clz	r3, r3
 8002324:	b2db      	uxtb	r3, r3
 8002326:	005b      	lsls	r3, r3, #1
 8002328:	6879      	ldr	r1, [r7, #4]
 800232a:	fa01 f303 	lsl.w	r3, r1, r3
 800232e:	431a      	orrs	r2, r3
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	60da      	str	r2, [r3, #12]
}
 8002334:	bf00      	nop
 8002336:	372c      	adds	r7, #44	; 0x2c
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr

08002340 <LL_GPIO_SetAFPin_0_7>:
{
 8002340:	b480      	push	{r7}
 8002342:	b08b      	sub	sp, #44	; 0x2c
 8002344:	af00      	add	r7, sp, #0
 8002346:	60f8      	str	r0, [r7, #12]
 8002348:	60b9      	str	r1, [r7, #8]
 800234a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	6a1a      	ldr	r2, [r3, #32]
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	fa93 f3a3 	rbit	r3, r3
 800235a:	613b      	str	r3, [r7, #16]
  return result;
 800235c:	693b      	ldr	r3, [r7, #16]
 800235e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002360:	69bb      	ldr	r3, [r7, #24]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d101      	bne.n	800236a <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8002366:	2320      	movs	r3, #32
 8002368:	e003      	b.n	8002372 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 800236a:	69bb      	ldr	r3, [r7, #24]
 800236c:	fab3 f383 	clz	r3, r3
 8002370:	b2db      	uxtb	r3, r3
 8002372:	009b      	lsls	r3, r3, #2
 8002374:	210f      	movs	r1, #15
 8002376:	fa01 f303 	lsl.w	r3, r1, r3
 800237a:	43db      	mvns	r3, r3
 800237c:	401a      	ands	r2, r3
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002382:	6a3b      	ldr	r3, [r7, #32]
 8002384:	fa93 f3a3 	rbit	r3, r3
 8002388:	61fb      	str	r3, [r7, #28]
  return result;
 800238a:	69fb      	ldr	r3, [r7, #28]
 800238c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800238e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002390:	2b00      	cmp	r3, #0
 8002392:	d101      	bne.n	8002398 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8002394:	2320      	movs	r3, #32
 8002396:	e003      	b.n	80023a0 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8002398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800239a:	fab3 f383 	clz	r3, r3
 800239e:	b2db      	uxtb	r3, r3
 80023a0:	009b      	lsls	r3, r3, #2
 80023a2:	6879      	ldr	r1, [r7, #4]
 80023a4:	fa01 f303 	lsl.w	r3, r1, r3
 80023a8:	431a      	orrs	r2, r3
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	621a      	str	r2, [r3, #32]
}
 80023ae:	bf00      	nop
 80023b0:	372c      	adds	r7, #44	; 0x2c
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr

080023ba <LL_GPIO_SetAFPin_8_15>:
{
 80023ba:	b480      	push	{r7}
 80023bc:	b08b      	sub	sp, #44	; 0x2c
 80023be:	af00      	add	r7, sp, #0
 80023c0:	60f8      	str	r0, [r7, #12]
 80023c2:	60b9      	str	r1, [r7, #8]
 80023c4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	0a1b      	lsrs	r3, r3, #8
 80023ce:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d0:	697b      	ldr	r3, [r7, #20]
 80023d2:	fa93 f3a3 	rbit	r3, r3
 80023d6:	613b      	str	r3, [r7, #16]
  return result;
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80023dc:	69bb      	ldr	r3, [r7, #24]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d101      	bne.n	80023e6 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 80023e2:	2320      	movs	r3, #32
 80023e4:	e003      	b.n	80023ee <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 80023e6:	69bb      	ldr	r3, [r7, #24]
 80023e8:	fab3 f383 	clz	r3, r3
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	210f      	movs	r1, #15
 80023f2:	fa01 f303 	lsl.w	r3, r1, r3
 80023f6:	43db      	mvns	r3, r3
 80023f8:	401a      	ands	r2, r3
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	0a1b      	lsrs	r3, r3, #8
 80023fe:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002400:	6a3b      	ldr	r3, [r7, #32]
 8002402:	fa93 f3a3 	rbit	r3, r3
 8002406:	61fb      	str	r3, [r7, #28]
  return result;
 8002408:	69fb      	ldr	r3, [r7, #28]
 800240a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800240c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800240e:	2b00      	cmp	r3, #0
 8002410:	d101      	bne.n	8002416 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8002412:	2320      	movs	r3, #32
 8002414:	e003      	b.n	800241e <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8002416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002418:	fab3 f383 	clz	r3, r3
 800241c:	b2db      	uxtb	r3, r3
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	6879      	ldr	r1, [r7, #4]
 8002422:	fa01 f303 	lsl.w	r3, r1, r3
 8002426:	431a      	orrs	r2, r3
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800242c:	bf00      	nop
 800242e:	372c      	adds	r7, #44	; 0x2c
 8002430:	46bd      	mov	sp, r7
 8002432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002436:	4770      	bx	lr

08002438 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b08a      	sub	sp, #40	; 0x28
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8002442:	2300      	movs	r3, #0
 8002444:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t currentpin = 0x00000000U;
 8002446:	2300      	movs	r3, #0
 8002448:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002450:	69bb      	ldr	r3, [r7, #24]
 8002452:	fa93 f3a3 	rbit	r3, r3
 8002456:	617b      	str	r3, [r7, #20]
  return result;
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 800245c:	69fb      	ldr	r3, [r7, #28]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d101      	bne.n	8002466 <LL_GPIO_Init+0x2e>
    return 32U;
 8002462:	2320      	movs	r3, #32
 8002464:	e003      	b.n	800246e <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	fab3 f383 	clz	r3, r3
 800246c:	b2db      	uxtb	r3, r3
 800246e:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002470:	e057      	b.n	8002522 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	2101      	movs	r1, #1
 8002478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800247a:	fa01 f303 	lsl.w	r3, r1, r3
 800247e:	4013      	ands	r3, r2
 8002480:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 8002482:	6a3b      	ldr	r3, [r7, #32]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d049      	beq.n	800251c <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	2b01      	cmp	r3, #1
 800248e:	d003      	beq.n	8002498 <LL_GPIO_Init+0x60>
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	2b02      	cmp	r3, #2
 8002496:	d10d      	bne.n	80024b4 <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	461a      	mov	r2, r3
 800249e:	6a39      	ldr	r1, [r7, #32]
 80024a0:	6878      	ldr	r0, [r7, #4]
 80024a2:	f7ff fed3 	bl	800224c <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	68db      	ldr	r3, [r3, #12]
 80024aa:	461a      	mov	r2, r3
 80024ac:	6a39      	ldr	r1, [r7, #32]
 80024ae:	6878      	ldr	r0, [r7, #4]
 80024b0:	f7ff feb4 	bl	800221c <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	691b      	ldr	r3, [r3, #16]
 80024b8:	461a      	mov	r2, r3
 80024ba:	6a39      	ldr	r1, [r7, #32]
 80024bc:	6878      	ldr	r0, [r7, #4]
 80024be:	f7ff ff02 	bl	80022c6 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	2b02      	cmp	r3, #2
 80024c8:	d121      	bne.n	800250e <LL_GPIO_Init+0xd6>
 80024ca:	6a3b      	ldr	r3, [r7, #32]
 80024cc:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	fa93 f3a3 	rbit	r3, r3
 80024d4:	60bb      	str	r3, [r7, #8]
  return result;
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d101      	bne.n	80024e4 <LL_GPIO_Init+0xac>
    return 32U;
 80024e0:	2320      	movs	r3, #32
 80024e2:	e003      	b.n	80024ec <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	fab3 f383 	clz	r3, r3
 80024ea:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80024ec:	2b07      	cmp	r3, #7
 80024ee:	d807      	bhi.n	8002500 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	695b      	ldr	r3, [r3, #20]
 80024f4:	461a      	mov	r2, r3
 80024f6:	6a39      	ldr	r1, [r7, #32]
 80024f8:	6878      	ldr	r0, [r7, #4]
 80024fa:	f7ff ff21 	bl	8002340 <LL_GPIO_SetAFPin_0_7>
 80024fe:	e006      	b.n	800250e <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	695b      	ldr	r3, [r3, #20]
 8002504:	461a      	mov	r2, r3
 8002506:	6a39      	ldr	r1, [r7, #32]
 8002508:	6878      	ldr	r0, [r7, #4]
 800250a:	f7ff ff56 	bl	80023ba <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	461a      	mov	r2, r3
 8002514:	6a39      	ldr	r1, [r7, #32]
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f7ff fe43 	bl	80021a2 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800251c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800251e:	3301      	adds	r3, #1
 8002520:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002528:	fa22 f303 	lsr.w	r3, r2, r3
 800252c:	2b00      	cmp	r3, #0
 800252e:	d1a0      	bne.n	8002472 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 8002530:	2300      	movs	r3, #0
}
 8002532:	4618      	mov	r0, r3
 8002534:	3728      	adds	r7, #40	; 0x28
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}

0800253a <LL_I2C_Enable>:
{
 800253a:	b480      	push	{r7}
 800253c:	b083      	sub	sp, #12
 800253e:	af00      	add	r7, sp, #0
 8002540:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f043 0201 	orr.w	r2, r3, #1
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	601a      	str	r2, [r3, #0]
}
 800254e:	bf00      	nop
 8002550:	370c      	adds	r7, #12
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr

0800255a <LL_I2C_Disable>:
{
 800255a:	b480      	push	{r7}
 800255c:	b083      	sub	sp, #12
 800255e:	af00      	add	r7, sp, #0
 8002560:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f023 0201 	bic.w	r2, r3, #1
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	601a      	str	r2, [r3, #0]
}
 800256e:	bf00      	nop
 8002570:	370c      	adds	r7, #12
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr

0800257a <LL_I2C_SetOwnAddress1>:
{
 800257a:	b480      	push	{r7}
 800257c:	b085      	sub	sp, #20
 800257e:	af00      	add	r7, sp, #0
 8002580:	60f8      	str	r0, [r7, #12]
 8002582:	60b9      	str	r1, [r7, #8]
 8002584:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_ADD0 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD8_9 | I2C_OAR1_ADDMODE, OwnAddress1 | OwnAddrSize);
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800258e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002592:	68b9      	ldr	r1, [r7, #8]
 8002594:	687a      	ldr	r2, [r7, #4]
 8002596:	430a      	orrs	r2, r1
 8002598:	431a      	orrs	r2, r3
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	609a      	str	r2, [r3, #8]
}
 800259e:	bf00      	nop
 80025a0:	3714      	adds	r7, #20
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr
	...

080025ac <LL_I2C_ConfigSpeed>:
{
 80025ac:	b480      	push	{r7}
 80025ae:	b087      	sub	sp, #28
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	60f8      	str	r0, [r7, #12]
 80025b4:	60b9      	str	r1, [r7, #8]
 80025b6:	607a      	str	r2, [r7, #4]
 80025b8:	603b      	str	r3, [r7, #0]
  uint32_t freqrange = 0x0U;
 80025ba:	2300      	movs	r3, #0
 80025bc:	613b      	str	r3, [r7, #16]
  uint32_t clockconfig = 0x0U;
 80025be:	2300      	movs	r3, #0
 80025c0:	617b      	str	r3, [r7, #20]
  freqrange = __LL_I2C_FREQ_HZ_TO_MHZ(PeriphClock);
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	4a42      	ldr	r2, [pc, #264]	; (80026d0 <LL_I2C_ConfigSpeed+0x124>)
 80025c6:	fba2 2303 	umull	r2, r3, r2, r3
 80025ca:	0c9b      	lsrs	r3, r3, #18
 80025cc:	613b      	str	r3, [r7, #16]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_FREQ, freqrange);
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	431a      	orrs	r2, r3
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	605a      	str	r2, [r3, #4]
  MODIFY_REG(I2Cx->TRISE, I2C_TRISE_TRISE, __LL_I2C_RISE_TIME(freqrange, ClockSpeed));
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	6a1b      	ldr	r3, [r3, #32]
 80025e2:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	493a      	ldr	r1, [pc, #232]	; (80026d4 <LL_I2C_ConfigSpeed+0x128>)
 80025ea:	428b      	cmp	r3, r1
 80025ec:	d802      	bhi.n	80025f4 <LL_I2C_ConfigSpeed+0x48>
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	3301      	adds	r3, #1
 80025f2:	e009      	b.n	8002608 <LL_I2C_ConfigSpeed+0x5c>
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80025fa:	fb01 f303 	mul.w	r3, r1, r3
 80025fe:	4936      	ldr	r1, [pc, #216]	; (80026d8 <LL_I2C_ConfigSpeed+0x12c>)
 8002600:	fba1 1303 	umull	r1, r3, r1, r3
 8002604:	099b      	lsrs	r3, r3, #6
 8002606:	3301      	adds	r3, #1
 8002608:	431a      	orrs	r2, r3
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	621a      	str	r2, [r3, #32]
  if (ClockSpeed > LL_I2C_MAX_SPEED_STANDARD)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4a30      	ldr	r2, [pc, #192]	; (80026d4 <LL_I2C_ConfigSpeed+0x128>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d939      	bls.n	800268a <LL_I2C_ConfigSpeed+0xde>
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d117      	bne.n	800264c <LL_I2C_ConfigSpeed+0xa0>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 800261c:	687a      	ldr	r2, [r7, #4]
 800261e:	4613      	mov	r3, r2
 8002620:	005b      	lsls	r3, r3, #1
 8002622:	4413      	add	r3, r2
 8002624:	68ba      	ldr	r2, [r7, #8]
 8002626:	fbb2 f3f3 	udiv	r3, r2, r3
 800262a:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 800262e:	2b00      	cmp	r3, #0
 8002630:	d009      	beq.n	8002646 <LL_I2C_ConfigSpeed+0x9a>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8002632:	687a      	ldr	r2, [r7, #4]
 8002634:	4613      	mov	r3, r2
 8002636:	005b      	lsls	r3, r3, #1
 8002638:	4413      	add	r3, r2
 800263a:	68ba      	ldr	r2, [r7, #8]
 800263c:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8002640:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002644:	e01d      	b.n	8002682 <LL_I2C_ConfigSpeed+0xd6>
 8002646:	f248 0301 	movw	r3, #32769	; 0x8001
 800264a:	e01a      	b.n	8002682 <LL_I2C_ConfigSpeed+0xd6>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 800264c:	687a      	ldr	r2, [r7, #4]
 800264e:	4613      	mov	r3, r2
 8002650:	009b      	lsls	r3, r3, #2
 8002652:	4413      	add	r3, r2
 8002654:	009a      	lsls	r2, r3, #2
 8002656:	4413      	add	r3, r2
 8002658:	68ba      	ldr	r2, [r7, #8]
 800265a:	fbb2 f3f3 	udiv	r3, r2, r3
 800265e:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8002662:	2b00      	cmp	r3, #0
 8002664:	d00b      	beq.n	800267e <LL_I2C_ConfigSpeed+0xd2>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8002666:	687a      	ldr	r2, [r7, #4]
 8002668:	4613      	mov	r3, r2
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	4413      	add	r3, r2
 800266e:	009a      	lsls	r2, r3, #2
 8002670:	4413      	add	r3, r2
 8002672:	68ba      	ldr	r2, [r7, #8]
 8002674:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8002678:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800267c:	e001      	b.n	8002682 <LL_I2C_ConfigSpeed+0xd6>
 800267e:	f248 0301 	movw	r3, #32769	; 0x8001
 8002682:	683a      	ldr	r2, [r7, #0]
 8002684:	4313      	orrs	r3, r2
 8002686:	617b      	str	r3, [r7, #20]
 8002688:	e011      	b.n	80026ae <LL_I2C_ConfigSpeed+0x102>
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	005b      	lsls	r3, r3, #1
 800268e:	68ba      	ldr	r2, [r7, #8]
 8002690:	fbb2 f2f3 	udiv	r2, r2, r3
 8002694:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002698:	4013      	ands	r3, r2
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 800269a:	2b00      	cmp	r3, #0
 800269c:	d005      	beq.n	80026aa <LL_I2C_ConfigSpeed+0xfe>
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	005b      	lsls	r3, r3, #1
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 80026a2:	68ba      	ldr	r2, [r7, #8]
 80026a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80026a8:	e000      	b.n	80026ac <LL_I2C_ConfigSpeed+0x100>
 80026aa:	2304      	movs	r3, #4
 80026ac:	617b      	str	r3, [r7, #20]
  MODIFY_REG(I2Cx->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), clockconfig);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	69db      	ldr	r3, [r3, #28]
 80026b2:	f423 434f 	bic.w	r3, r3, #52992	; 0xcf00
 80026b6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80026ba:	697a      	ldr	r2, [r7, #20]
 80026bc:	431a      	orrs	r2, r3
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	61da      	str	r2, [r3, #28]
}
 80026c2:	bf00      	nop
 80026c4:	371c      	adds	r7, #28
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	431bde83 	.word	0x431bde83
 80026d4:	000186a0 	.word	0x000186a0
 80026d8:	10624dd3 	.word	0x10624dd3

080026dc <LL_I2C_SetMode>:
{
 80026dc:	b480      	push	{r7}
 80026de:	b083      	sub	sp, #12
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
 80026e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBUS | I2C_CR1_SMBTYPE | I2C_CR1_ENARP, PeripheralMode);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f023 021a 	bic.w	r2, r3, #26
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	431a      	orrs	r2, r3
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	601a      	str	r2, [r3, #0]
}
 80026f6:	bf00      	nop
 80026f8:	370c      	adds	r7, #12
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr

08002702 <LL_I2C_AcknowledgeNextData>:
{
 8002702:	b480      	push	{r7}
 8002704:	b083      	sub	sp, #12
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]
 800270a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ACK, TypeAcknowledge);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	431a      	orrs	r2, r3
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	601a      	str	r2, [r3, #0]
}
 800271c:	bf00      	nop
 800271e:	370c      	adds	r7, #12
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr

08002728 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS  I2C registers are initialized
  *          - ERROR  Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b086      	sub	sp, #24
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f7ff ff11 	bl	800255a <LL_I2C_Disable>

  /* Retrieve Clock frequencies */
  LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8002738:	f107 0308 	add.w	r3, r7, #8
 800273c:	4618      	mov	r0, r3
 800273e:	f000 f895 	bl	800286c <LL_RCC_GetSystemClocksFreq>
   * Configure the SCL speed :
   * - ClockSpeed: I2C_CR2_FREQ[5:0], I2C_TRISE_TRISE[5:0], I2C_CCR_FS,
   *           and I2C_CCR_CCR[11:0] bits
   * - DutyCycle: I2C_CCR_DUTY[7:0] bits
   */
  LL_I2C_ConfigSpeed(I2Cx, rcc_clocks.PCLK1_Frequency, I2C_InitStruct->ClockSpeed, I2C_InitStruct->DutyCycle);
 8002742:	6939      	ldr	r1, [r7, #16]
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	685a      	ldr	r2, [r3, #4]
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	f7ff ff2d 	bl	80025ac <LL_I2C_ConfigSpeed>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_ADD[9:8], I2C_OAR1_ADD[7:1] and I2C_OAR1_ADD0 bits
   * - OwnAddrSize:  I2C_OAR1_ADDMODE bit
   */
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	68d9      	ldr	r1, [r3, #12]
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	695b      	ldr	r3, [r3, #20]
 800275a:	461a      	mov	r2, r3
 800275c:	6878      	ldr	r0, [r7, #4]
 800275e:	f7ff ff0c 	bl	800257a <LL_I2C_SetOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBUS, I2C_CR1_SMBTYPE and I2C_CR1_ENARP bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4619      	mov	r1, r3
 8002768:	6878      	ldr	r0, [r7, #4]
 800276a:	f7ff ffb7 	bl	80026dc <LL_I2C_SetMode>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 800276e:	6878      	ldr	r0, [r7, #4]
 8002770:	f7ff fee3 	bl	800253a <LL_I2C_Enable>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	691b      	ldr	r3, [r3, #16]
 8002778:	4619      	mov	r1, r3
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f7ff ffc1 	bl	8002702 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8002780:	2300      	movs	r3, #0
}
 8002782:	4618      	mov	r0, r3
 8002784:	3718      	adds	r7, #24
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
	...

0800278c <LL_RCC_GetSysClkSource>:
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002790:	4b04      	ldr	r3, [pc, #16]	; (80027a4 <LL_RCC_GetSysClkSource+0x18>)
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f003 030c 	and.w	r3, r3, #12
}
 8002798:	4618      	mov	r0, r3
 800279a:	46bd      	mov	sp, r7
 800279c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a0:	4770      	bx	lr
 80027a2:	bf00      	nop
 80027a4:	40023800 	.word	0x40023800

080027a8 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80027ac:	4b04      	ldr	r3, [pc, #16]	; (80027c0 <LL_RCC_GetAHBPrescaler+0x18>)
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	40023800 	.word	0x40023800

080027c4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80027c8:	4b04      	ldr	r3, [pc, #16]	; (80027dc <LL_RCC_GetAPB1Prescaler+0x18>)
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop
 80027dc:	40023800 	.word	0x40023800

080027e0 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80027e0:	b480      	push	{r7}
 80027e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80027e4:	4b04      	ldr	r3, [pc, #16]	; (80027f8 <LL_RCC_GetAPB2Prescaler+0x18>)
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop
 80027f8:	40023800 	.word	0x40023800

080027fc <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80027fc:	b480      	push	{r7}
 80027fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002800:	4b04      	ldr	r3, [pc, #16]	; (8002814 <LL_RCC_PLL_GetMainSource+0x18>)
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8002808:	4618      	mov	r0, r3
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr
 8002812:	bf00      	nop
 8002814:	40023800 	.word	0x40023800

08002818 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8002818:	b480      	push	{r7}
 800281a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800281c:	4b04      	ldr	r3, [pc, #16]	; (8002830 <LL_RCC_PLL_GetN+0x18>)
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	099b      	lsrs	r3, r3, #6
 8002822:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8002826:	4618      	mov	r0, r3
 8002828:	46bd      	mov	sp, r7
 800282a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282e:	4770      	bx	lr
 8002830:	40023800 	.word	0x40023800

08002834 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8002834:	b480      	push	{r7}
 8002836:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8002838:	4b04      	ldr	r3, [pc, #16]	; (800284c <LL_RCC_PLL_GetP+0x18>)
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8002840:	4618      	mov	r0, r3
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr
 800284a:	bf00      	nop
 800284c:	40023800 	.word	0x40023800

08002850 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002850:	b480      	push	{r7}
 8002852:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002854:	4b04      	ldr	r3, [pc, #16]	; (8002868 <LL_RCC_PLL_GetDivider+0x18>)
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 800285c:	4618      	mov	r0, r3
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	40023800 	.word	0x40023800

0800286c <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b082      	sub	sp, #8
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8002874:	f000 f820 	bl	80028b8 <RCC_GetSystemClockFreq>
 8002878:	4602      	mov	r2, r0
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4618      	mov	r0, r3
 8002884:	f000 f840 	bl	8002908 <RCC_GetHCLKClockFreq>
 8002888:	4602      	mov	r2, r0
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	4618      	mov	r0, r3
 8002894:	f000 f84e 	bl	8002934 <RCC_GetPCLK1ClockFreq>
 8002898:	4602      	mov	r2, r0
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	4618      	mov	r0, r3
 80028a4:	f000 f85a 	bl	800295c <RCC_GetPCLK2ClockFreq>
 80028a8:	4602      	mov	r2, r0
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	60da      	str	r2, [r3, #12]
}
 80028ae:	bf00      	nop
 80028b0:	3708      	adds	r7, #8
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
	...

080028b8 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80028be:	2300      	movs	r3, #0
 80028c0:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80028c2:	f7ff ff63 	bl	800278c <LL_RCC_GetSysClkSource>
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b08      	cmp	r3, #8
 80028ca:	d00c      	beq.n	80028e6 <RCC_GetSystemClockFreq+0x2e>
 80028cc:	2b08      	cmp	r3, #8
 80028ce:	d80f      	bhi.n	80028f0 <RCC_GetSystemClockFreq+0x38>
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d002      	beq.n	80028da <RCC_GetSystemClockFreq+0x22>
 80028d4:	2b04      	cmp	r3, #4
 80028d6:	d003      	beq.n	80028e0 <RCC_GetSystemClockFreq+0x28>
 80028d8:	e00a      	b.n	80028f0 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80028da:	4b09      	ldr	r3, [pc, #36]	; (8002900 <RCC_GetSystemClockFreq+0x48>)
 80028dc:	607b      	str	r3, [r7, #4]
      break;
 80028de:	e00a      	b.n	80028f6 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80028e0:	4b08      	ldr	r3, [pc, #32]	; (8002904 <RCC_GetSystemClockFreq+0x4c>)
 80028e2:	607b      	str	r3, [r7, #4]
      break;
 80028e4:	e007      	b.n	80028f6 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 80028e6:	2008      	movs	r0, #8
 80028e8:	f000 f84c 	bl	8002984 <RCC_PLL_GetFreqDomain_SYS>
 80028ec:	6078      	str	r0, [r7, #4]
      break;
 80028ee:	e002      	b.n	80028f6 <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 80028f0:	4b03      	ldr	r3, [pc, #12]	; (8002900 <RCC_GetSystemClockFreq+0x48>)
 80028f2:	607b      	str	r3, [r7, #4]
      break;
 80028f4:	bf00      	nop
  }

  return frequency;
 80028f6:	687b      	ldr	r3, [r7, #4]
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	3708      	adds	r7, #8
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}
 8002900:	00f42400 	.word	0x00f42400
 8002904:	017d7840 	.word	0x017d7840

08002908 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b082      	sub	sp, #8
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002910:	f7ff ff4a 	bl	80027a8 <LL_RCC_GetAHBPrescaler>
 8002914:	4603      	mov	r3, r0
 8002916:	091b      	lsrs	r3, r3, #4
 8002918:	f003 030f 	and.w	r3, r3, #15
 800291c:	4a04      	ldr	r2, [pc, #16]	; (8002930 <RCC_GetHCLKClockFreq+0x28>)
 800291e:	5cd3      	ldrb	r3, [r2, r3]
 8002920:	461a      	mov	r2, r3
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	40d3      	lsrs	r3, r2
}
 8002926:	4618      	mov	r0, r3
 8002928:	3708      	adds	r7, #8
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	080030ec 	.word	0x080030ec

08002934 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b082      	sub	sp, #8
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800293c:	f7ff ff42 	bl	80027c4 <LL_RCC_GetAPB1Prescaler>
 8002940:	4603      	mov	r3, r0
 8002942:	0a9b      	lsrs	r3, r3, #10
 8002944:	4a04      	ldr	r2, [pc, #16]	; (8002958 <RCC_GetPCLK1ClockFreq+0x24>)
 8002946:	5cd3      	ldrb	r3, [r2, r3]
 8002948:	461a      	mov	r2, r3
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	40d3      	lsrs	r3, r2
}
 800294e:	4618      	mov	r0, r3
 8002950:	3708      	adds	r7, #8
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	080030fc 	.word	0x080030fc

0800295c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8002964:	f7ff ff3c 	bl	80027e0 <LL_RCC_GetAPB2Prescaler>
 8002968:	4603      	mov	r3, r0
 800296a:	0b5b      	lsrs	r3, r3, #13
 800296c:	4a04      	ldr	r2, [pc, #16]	; (8002980 <RCC_GetPCLK2ClockFreq+0x24>)
 800296e:	5cd3      	ldrb	r3, [r2, r3]
 8002970:	461a      	mov	r2, r3
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	40d3      	lsrs	r3, r2
}
 8002976:	4618      	mov	r0, r3
 8002978:	3708      	adds	r7, #8
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	080030fc 	.word	0x080030fc

08002984 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8002984:	b590      	push	{r4, r7, lr}
 8002986:	b087      	sub	sp, #28
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 800298c:	2300      	movs	r3, #0
 800298e:	617b      	str	r3, [r7, #20]
 8002990:	2300      	movs	r3, #0
 8002992:	60fb      	str	r3, [r7, #12]
 8002994:	2300      	movs	r3, #0
 8002996:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8002998:	f7ff ff30 	bl	80027fc <LL_RCC_PLL_GetMainSource>
 800299c:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d004      	beq.n	80029ae <RCC_PLL_GetFreqDomain_SYS+0x2a>
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80029aa:	d003      	beq.n	80029b4 <RCC_PLL_GetFreqDomain_SYS+0x30>
 80029ac:	e005      	b.n	80029ba <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80029ae:	4b12      	ldr	r3, [pc, #72]	; (80029f8 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80029b0:	617b      	str	r3, [r7, #20]
      break;
 80029b2:	e005      	b.n	80029c0 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80029b4:	4b11      	ldr	r3, [pc, #68]	; (80029fc <RCC_PLL_GetFreqDomain_SYS+0x78>)
 80029b6:	617b      	str	r3, [r7, #20]
      break;
 80029b8:	e002      	b.n	80029c0 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 80029ba:	4b0f      	ldr	r3, [pc, #60]	; (80029f8 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80029bc:	617b      	str	r3, [r7, #20]
      break;
 80029be:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2b08      	cmp	r3, #8
 80029c4:	d113      	bne.n	80029ee <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80029c6:	f7ff ff43 	bl	8002850 <LL_RCC_PLL_GetDivider>
 80029ca:	4602      	mov	r2, r0
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	fbb3 f4f2 	udiv	r4, r3, r2
 80029d2:	f7ff ff21 	bl	8002818 <LL_RCC_PLL_GetN>
 80029d6:	4603      	mov	r3, r0
 80029d8:	fb03 f404 	mul.w	r4, r3, r4
 80029dc:	f7ff ff2a 	bl	8002834 <LL_RCC_PLL_GetP>
 80029e0:	4603      	mov	r3, r0
 80029e2:	0c1b      	lsrs	r3, r3, #16
 80029e4:	3301      	adds	r3, #1
 80029e6:	005b      	lsls	r3, r3, #1
 80029e8:	fbb4 f3f3 	udiv	r3, r4, r3
 80029ec:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 80029ee:	693b      	ldr	r3, [r7, #16]
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	371c      	adds	r7, #28
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd90      	pop	{r4, r7, pc}
 80029f8:	00f42400 	.word	0x00f42400
 80029fc:	017d7840 	.word	0x017d7840

08002a00 <LL_USART_IsEnabled>:
{
 8002a00:	b480      	push	{r7}
 8002a02:	b083      	sub	sp, #12
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a14:	bf0c      	ite	eq
 8002a16:	2301      	moveq	r3, #1
 8002a18:	2300      	movne	r3, #0
 8002a1a:	b2db      	uxtb	r3, r3
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	370c      	adds	r7, #12
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr

08002a28 <LL_USART_SetStopBitsLength>:
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	691b      	ldr	r3, [r3, #16]
 8002a36:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	431a      	orrs	r2, r3
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	611a      	str	r2, [r3, #16]
}
 8002a42:	bf00      	nop
 8002a44:	370c      	adds	r7, #12
 8002a46:	46bd      	mov	sp, r7
 8002a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4c:	4770      	bx	lr

08002a4e <LL_USART_SetHWFlowCtrl>:
{
 8002a4e:	b480      	push	{r7}
 8002a50:	b083      	sub	sp, #12
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	6078      	str	r0, [r7, #4]
 8002a56:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	695b      	ldr	r3, [r3, #20]
 8002a5c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	431a      	orrs	r2, r3
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	615a      	str	r2, [r3, #20]
}
 8002a68:	bf00      	nop
 8002a6a:	370c      	adds	r7, #12
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr

08002a74 <LL_USART_SetBaudRate>:
{
 8002a74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a78:	b0c0      	sub	sp, #256	; 0x100
 8002a7a:	af00      	add	r7, sp, #0
 8002a7c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002a80:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 8002a84:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8002a88:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8002a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a94:	f040 810c 	bne.w	8002cb0 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8002a98:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002aa2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002aa6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002aaa:	4622      	mov	r2, r4
 8002aac:	462b      	mov	r3, r5
 8002aae:	1891      	adds	r1, r2, r2
 8002ab0:	6639      	str	r1, [r7, #96]	; 0x60
 8002ab2:	415b      	adcs	r3, r3
 8002ab4:	667b      	str	r3, [r7, #100]	; 0x64
 8002ab6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8002aba:	4621      	mov	r1, r4
 8002abc:	eb12 0801 	adds.w	r8, r2, r1
 8002ac0:	4629      	mov	r1, r5
 8002ac2:	eb43 0901 	adc.w	r9, r3, r1
 8002ac6:	f04f 0200 	mov.w	r2, #0
 8002aca:	f04f 0300 	mov.w	r3, #0
 8002ace:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002ad2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ad6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002ada:	4690      	mov	r8, r2
 8002adc:	4699      	mov	r9, r3
 8002ade:	4623      	mov	r3, r4
 8002ae0:	eb18 0303 	adds.w	r3, r8, r3
 8002ae4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002ae8:	462b      	mov	r3, r5
 8002aea:	eb49 0303 	adc.w	r3, r9, r3
 8002aee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002af2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8002af6:	2200      	movs	r2, #0
 8002af8:	469a      	mov	sl, r3
 8002afa:	4693      	mov	fp, r2
 8002afc:	eb1a 030a 	adds.w	r3, sl, sl
 8002b00:	65bb      	str	r3, [r7, #88]	; 0x58
 8002b02:	eb4b 030b 	adc.w	r3, fp, fp
 8002b06:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002b08:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002b0c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002b10:	f7fd fb5a 	bl	80001c8 <__aeabi_uldivmod>
 8002b14:	4602      	mov	r2, r0
 8002b16:	460b      	mov	r3, r1
 8002b18:	4b64      	ldr	r3, [pc, #400]	; (8002cac <LL_USART_SetBaudRate+0x238>)
 8002b1a:	fba3 2302 	umull	r2, r3, r3, r2
 8002b1e:	095b      	lsrs	r3, r3, #5
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	011b      	lsls	r3, r3, #4
 8002b24:	b29c      	uxth	r4, r3
 8002b26:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002b30:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002b34:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 8002b38:	4642      	mov	r2, r8
 8002b3a:	464b      	mov	r3, r9
 8002b3c:	1891      	adds	r1, r2, r2
 8002b3e:	6539      	str	r1, [r7, #80]	; 0x50
 8002b40:	415b      	adcs	r3, r3
 8002b42:	657b      	str	r3, [r7, #84]	; 0x54
 8002b44:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002b48:	4641      	mov	r1, r8
 8002b4a:	1851      	adds	r1, r2, r1
 8002b4c:	64b9      	str	r1, [r7, #72]	; 0x48
 8002b4e:	4649      	mov	r1, r9
 8002b50:	414b      	adcs	r3, r1
 8002b52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002b54:	f04f 0200 	mov.w	r2, #0
 8002b58:	f04f 0300 	mov.w	r3, #0
 8002b5c:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 8002b60:	4659      	mov	r1, fp
 8002b62:	00cb      	lsls	r3, r1, #3
 8002b64:	4651      	mov	r1, sl
 8002b66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b6a:	4651      	mov	r1, sl
 8002b6c:	00ca      	lsls	r2, r1, #3
 8002b6e:	4610      	mov	r0, r2
 8002b70:	4619      	mov	r1, r3
 8002b72:	4603      	mov	r3, r0
 8002b74:	4642      	mov	r2, r8
 8002b76:	189b      	adds	r3, r3, r2
 8002b78:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002b7c:	464b      	mov	r3, r9
 8002b7e:	460a      	mov	r2, r1
 8002b80:	eb42 0303 	adc.w	r3, r2, r3
 8002b84:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8002b88:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002b92:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8002b96:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8002b9a:	460b      	mov	r3, r1
 8002b9c:	18db      	adds	r3, r3, r3
 8002b9e:	643b      	str	r3, [r7, #64]	; 0x40
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	eb42 0303 	adc.w	r3, r2, r3
 8002ba6:	647b      	str	r3, [r7, #68]	; 0x44
 8002ba8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002bac:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8002bb0:	f7fd fb0a 	bl	80001c8 <__aeabi_uldivmod>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	460b      	mov	r3, r1
 8002bb8:	4611      	mov	r1, r2
 8002bba:	4b3c      	ldr	r3, [pc, #240]	; (8002cac <LL_USART_SetBaudRate+0x238>)
 8002bbc:	fba3 2301 	umull	r2, r3, r3, r1
 8002bc0:	095b      	lsrs	r3, r3, #5
 8002bc2:	2264      	movs	r2, #100	; 0x64
 8002bc4:	fb02 f303 	mul.w	r3, r2, r3
 8002bc8:	1acb      	subs	r3, r1, r3
 8002bca:	00db      	lsls	r3, r3, #3
 8002bcc:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002bd0:	4b36      	ldr	r3, [pc, #216]	; (8002cac <LL_USART_SetBaudRate+0x238>)
 8002bd2:	fba3 2302 	umull	r2, r3, r3, r2
 8002bd6:	095b      	lsrs	r3, r3, #5
 8002bd8:	b29b      	uxth	r3, r3
 8002bda:	005b      	lsls	r3, r3, #1
 8002bdc:	b29b      	uxth	r3, r3
 8002bde:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002be2:	b29b      	uxth	r3, r3
 8002be4:	4423      	add	r3, r4
 8002be6:	b29c      	uxth	r4, r3
 8002be8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002bec:	2200      	movs	r2, #0
 8002bee:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002bf2:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002bf6:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 8002bfa:	4642      	mov	r2, r8
 8002bfc:	464b      	mov	r3, r9
 8002bfe:	1891      	adds	r1, r2, r2
 8002c00:	63b9      	str	r1, [r7, #56]	; 0x38
 8002c02:	415b      	adcs	r3, r3
 8002c04:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c06:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002c0a:	4641      	mov	r1, r8
 8002c0c:	1851      	adds	r1, r2, r1
 8002c0e:	6339      	str	r1, [r7, #48]	; 0x30
 8002c10:	4649      	mov	r1, r9
 8002c12:	414b      	adcs	r3, r1
 8002c14:	637b      	str	r3, [r7, #52]	; 0x34
 8002c16:	f04f 0200 	mov.w	r2, #0
 8002c1a:	f04f 0300 	mov.w	r3, #0
 8002c1e:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002c22:	4659      	mov	r1, fp
 8002c24:	00cb      	lsls	r3, r1, #3
 8002c26:	4651      	mov	r1, sl
 8002c28:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c2c:	4651      	mov	r1, sl
 8002c2e:	00ca      	lsls	r2, r1, #3
 8002c30:	4610      	mov	r0, r2
 8002c32:	4619      	mov	r1, r3
 8002c34:	4603      	mov	r3, r0
 8002c36:	4642      	mov	r2, r8
 8002c38:	189b      	adds	r3, r3, r2
 8002c3a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002c3e:	464b      	mov	r3, r9
 8002c40:	460a      	mov	r2, r1
 8002c42:	eb42 0303 	adc.w	r3, r2, r3
 8002c46:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8002c4a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8002c4e:	2200      	movs	r2, #0
 8002c50:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002c54:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8002c58:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8002c5c:	460b      	mov	r3, r1
 8002c5e:	18db      	adds	r3, r3, r3
 8002c60:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c62:	4613      	mov	r3, r2
 8002c64:	eb42 0303 	adc.w	r3, r2, r3
 8002c68:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c6a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002c6e:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8002c72:	f7fd faa9 	bl	80001c8 <__aeabi_uldivmod>
 8002c76:	4602      	mov	r2, r0
 8002c78:	460b      	mov	r3, r1
 8002c7a:	4b0c      	ldr	r3, [pc, #48]	; (8002cac <LL_USART_SetBaudRate+0x238>)
 8002c7c:	fba3 1302 	umull	r1, r3, r3, r2
 8002c80:	095b      	lsrs	r3, r3, #5
 8002c82:	2164      	movs	r1, #100	; 0x64
 8002c84:	fb01 f303 	mul.w	r3, r1, r3
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	00db      	lsls	r3, r3, #3
 8002c8c:	3332      	adds	r3, #50	; 0x32
 8002c8e:	4a07      	ldr	r2, [pc, #28]	; (8002cac <LL_USART_SetBaudRate+0x238>)
 8002c90:	fba2 2303 	umull	r2, r3, r2, r3
 8002c94:	095b      	lsrs	r3, r3, #5
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	f003 0307 	and.w	r3, r3, #7
 8002c9c:	b29b      	uxth	r3, r3
 8002c9e:	4423      	add	r3, r4
 8002ca0:	b29b      	uxth	r3, r3
 8002ca2:	461a      	mov	r2, r3
 8002ca4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002ca8:	609a      	str	r2, [r3, #8]
}
 8002caa:	e108      	b.n	8002ebe <LL_USART_SetBaudRate+0x44a>
 8002cac:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8002cb0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002cba:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002cbe:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8002cc2:	4642      	mov	r2, r8
 8002cc4:	464b      	mov	r3, r9
 8002cc6:	1891      	adds	r1, r2, r2
 8002cc8:	6239      	str	r1, [r7, #32]
 8002cca:	415b      	adcs	r3, r3
 8002ccc:	627b      	str	r3, [r7, #36]	; 0x24
 8002cce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002cd2:	4641      	mov	r1, r8
 8002cd4:	1854      	adds	r4, r2, r1
 8002cd6:	4649      	mov	r1, r9
 8002cd8:	eb43 0501 	adc.w	r5, r3, r1
 8002cdc:	f04f 0200 	mov.w	r2, #0
 8002ce0:	f04f 0300 	mov.w	r3, #0
 8002ce4:	00eb      	lsls	r3, r5, #3
 8002ce6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002cea:	00e2      	lsls	r2, r4, #3
 8002cec:	4614      	mov	r4, r2
 8002cee:	461d      	mov	r5, r3
 8002cf0:	4643      	mov	r3, r8
 8002cf2:	18e3      	adds	r3, r4, r3
 8002cf4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002cf8:	464b      	mov	r3, r9
 8002cfa:	eb45 0303 	adc.w	r3, r5, r3
 8002cfe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8002d02:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8002d06:	2200      	movs	r2, #0
 8002d08:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002d0c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002d10:	f04f 0200 	mov.w	r2, #0
 8002d14:	f04f 0300 	mov.w	r3, #0
 8002d18:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8002d1c:	4629      	mov	r1, r5
 8002d1e:	008b      	lsls	r3, r1, #2
 8002d20:	4621      	mov	r1, r4
 8002d22:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002d26:	4621      	mov	r1, r4
 8002d28:	008a      	lsls	r2, r1, #2
 8002d2a:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8002d2e:	f7fd fa4b 	bl	80001c8 <__aeabi_uldivmod>
 8002d32:	4602      	mov	r2, r0
 8002d34:	460b      	mov	r3, r1
 8002d36:	4b65      	ldr	r3, [pc, #404]	; (8002ecc <LL_USART_SetBaudRate+0x458>)
 8002d38:	fba3 2302 	umull	r2, r3, r3, r2
 8002d3c:	095b      	lsrs	r3, r3, #5
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	011b      	lsls	r3, r3, #4
 8002d42:	b29c      	uxth	r4, r3
 8002d44:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002d48:	2200      	movs	r2, #0
 8002d4a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002d4e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002d52:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 8002d56:	4642      	mov	r2, r8
 8002d58:	464b      	mov	r3, r9
 8002d5a:	1891      	adds	r1, r2, r2
 8002d5c:	61b9      	str	r1, [r7, #24]
 8002d5e:	415b      	adcs	r3, r3
 8002d60:	61fb      	str	r3, [r7, #28]
 8002d62:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d66:	4641      	mov	r1, r8
 8002d68:	1851      	adds	r1, r2, r1
 8002d6a:	6139      	str	r1, [r7, #16]
 8002d6c:	4649      	mov	r1, r9
 8002d6e:	414b      	adcs	r3, r1
 8002d70:	617b      	str	r3, [r7, #20]
 8002d72:	f04f 0200 	mov.w	r2, #0
 8002d76:	f04f 0300 	mov.w	r3, #0
 8002d7a:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002d7e:	4659      	mov	r1, fp
 8002d80:	00cb      	lsls	r3, r1, #3
 8002d82:	4651      	mov	r1, sl
 8002d84:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d88:	4651      	mov	r1, sl
 8002d8a:	00ca      	lsls	r2, r1, #3
 8002d8c:	4610      	mov	r0, r2
 8002d8e:	4619      	mov	r1, r3
 8002d90:	4603      	mov	r3, r0
 8002d92:	4642      	mov	r2, r8
 8002d94:	189b      	adds	r3, r3, r2
 8002d96:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002d9a:	464b      	mov	r3, r9
 8002d9c:	460a      	mov	r2, r1
 8002d9e:	eb42 0303 	adc.w	r3, r2, r3
 8002da2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8002da6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8002daa:	2200      	movs	r2, #0
 8002dac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002db0:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8002db4:	f04f 0200 	mov.w	r2, #0
 8002db8:	f04f 0300 	mov.w	r3, #0
 8002dbc:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 8002dc0:	4649      	mov	r1, r9
 8002dc2:	008b      	lsls	r3, r1, #2
 8002dc4:	4641      	mov	r1, r8
 8002dc6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002dca:	4641      	mov	r1, r8
 8002dcc:	008a      	lsls	r2, r1, #2
 8002dce:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8002dd2:	f7fd f9f9 	bl	80001c8 <__aeabi_uldivmod>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	460b      	mov	r3, r1
 8002dda:	4611      	mov	r1, r2
 8002ddc:	4b3b      	ldr	r3, [pc, #236]	; (8002ecc <LL_USART_SetBaudRate+0x458>)
 8002dde:	fba3 2301 	umull	r2, r3, r3, r1
 8002de2:	095b      	lsrs	r3, r3, #5
 8002de4:	2264      	movs	r2, #100	; 0x64
 8002de6:	fb02 f303 	mul.w	r3, r2, r3
 8002dea:	1acb      	subs	r3, r1, r3
 8002dec:	011b      	lsls	r3, r3, #4
 8002dee:	3332      	adds	r3, #50	; 0x32
 8002df0:	4a36      	ldr	r2, [pc, #216]	; (8002ecc <LL_USART_SetBaudRate+0x458>)
 8002df2:	fba2 2303 	umull	r2, r3, r2, r3
 8002df6:	095b      	lsrs	r3, r3, #5
 8002df8:	b29b      	uxth	r3, r3
 8002dfa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002dfe:	b29b      	uxth	r3, r3
 8002e00:	4423      	add	r3, r4
 8002e02:	b29c      	uxth	r4, r3
 8002e04:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002e08:	2200      	movs	r2, #0
 8002e0a:	67bb      	str	r3, [r7, #120]	; 0x78
 8002e0c:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002e0e:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002e12:	4642      	mov	r2, r8
 8002e14:	464b      	mov	r3, r9
 8002e16:	1891      	adds	r1, r2, r2
 8002e18:	60b9      	str	r1, [r7, #8]
 8002e1a:	415b      	adcs	r3, r3
 8002e1c:	60fb      	str	r3, [r7, #12]
 8002e1e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e22:	4641      	mov	r1, r8
 8002e24:	1851      	adds	r1, r2, r1
 8002e26:	6039      	str	r1, [r7, #0]
 8002e28:	4649      	mov	r1, r9
 8002e2a:	414b      	adcs	r3, r1
 8002e2c:	607b      	str	r3, [r7, #4]
 8002e2e:	f04f 0200 	mov.w	r2, #0
 8002e32:	f04f 0300 	mov.w	r3, #0
 8002e36:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002e3a:	4659      	mov	r1, fp
 8002e3c:	00cb      	lsls	r3, r1, #3
 8002e3e:	4651      	mov	r1, sl
 8002e40:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e44:	4651      	mov	r1, sl
 8002e46:	00ca      	lsls	r2, r1, #3
 8002e48:	4610      	mov	r0, r2
 8002e4a:	4619      	mov	r1, r3
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	4642      	mov	r2, r8
 8002e50:	189b      	adds	r3, r3, r2
 8002e52:	673b      	str	r3, [r7, #112]	; 0x70
 8002e54:	464b      	mov	r3, r9
 8002e56:	460a      	mov	r2, r1
 8002e58:	eb42 0303 	adc.w	r3, r2, r3
 8002e5c:	677b      	str	r3, [r7, #116]	; 0x74
 8002e5e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8002e62:	2200      	movs	r2, #0
 8002e64:	66bb      	str	r3, [r7, #104]	; 0x68
 8002e66:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002e68:	f04f 0200 	mov.w	r2, #0
 8002e6c:	f04f 0300 	mov.w	r3, #0
 8002e70:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 8002e74:	4649      	mov	r1, r9
 8002e76:	008b      	lsls	r3, r1, #2
 8002e78:	4641      	mov	r1, r8
 8002e7a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002e7e:	4641      	mov	r1, r8
 8002e80:	008a      	lsls	r2, r1, #2
 8002e82:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8002e86:	f7fd f99f 	bl	80001c8 <__aeabi_uldivmod>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	460b      	mov	r3, r1
 8002e8e:	4b0f      	ldr	r3, [pc, #60]	; (8002ecc <LL_USART_SetBaudRate+0x458>)
 8002e90:	fba3 1302 	umull	r1, r3, r3, r2
 8002e94:	095b      	lsrs	r3, r3, #5
 8002e96:	2164      	movs	r1, #100	; 0x64
 8002e98:	fb01 f303 	mul.w	r3, r1, r3
 8002e9c:	1ad3      	subs	r3, r2, r3
 8002e9e:	011b      	lsls	r3, r3, #4
 8002ea0:	3332      	adds	r3, #50	; 0x32
 8002ea2:	4a0a      	ldr	r2, [pc, #40]	; (8002ecc <LL_USART_SetBaudRate+0x458>)
 8002ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea8:	095b      	lsrs	r3, r3, #5
 8002eaa:	b29b      	uxth	r3, r3
 8002eac:	f003 030f 	and.w	r3, r3, #15
 8002eb0:	b29b      	uxth	r3, r3
 8002eb2:	4423      	add	r3, r4
 8002eb4:	b29b      	uxth	r3, r3
 8002eb6:	461a      	mov	r2, r3
 8002eb8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002ebc:	609a      	str	r2, [r3, #8]
}
 8002ebe:	bf00      	nop
 8002ec0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002eca:	bf00      	nop
 8002ecc:	51eb851f 	.word	0x51eb851f

08002ed0 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b088      	sub	sp, #32
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f7ff fd8c 	bl	8002a00 <LL_USART_IsEnabled>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d15e      	bne.n	8002fac <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	68db      	ldr	r3, [r3, #12]
 8002ef2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002ef6:	f023 030c 	bic.w	r3, r3, #12
 8002efa:	683a      	ldr	r2, [r7, #0]
 8002efc:	6851      	ldr	r1, [r2, #4]
 8002efe:	683a      	ldr	r2, [r7, #0]
 8002f00:	68d2      	ldr	r2, [r2, #12]
 8002f02:	4311      	orrs	r1, r2
 8002f04:	683a      	ldr	r2, [r7, #0]
 8002f06:	6912      	ldr	r2, [r2, #16]
 8002f08:	4311      	orrs	r1, r2
 8002f0a:	683a      	ldr	r2, [r7, #0]
 8002f0c:	6992      	ldr	r2, [r2, #24]
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	431a      	orrs	r2, r3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	4619      	mov	r1, r3
 8002f1c:	6878      	ldr	r0, [r7, #4]
 8002f1e:	f7ff fd83 	bl	8002a28 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	695b      	ldr	r3, [r3, #20]
 8002f26:	4619      	mov	r1, r3
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	f7ff fd90 	bl	8002a4e <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8002f2e:	f107 0308 	add.w	r3, r7, #8
 8002f32:	4618      	mov	r0, r3
 8002f34:	f7ff fc9a 	bl	800286c <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	4a1f      	ldr	r2, [pc, #124]	; (8002fb8 <LL_USART_Init+0xe8>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d102      	bne.n	8002f46 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	61bb      	str	r3, [r7, #24]
 8002f44:	e021      	b.n	8002f8a <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	4a1c      	ldr	r2, [pc, #112]	; (8002fbc <LL_USART_Init+0xec>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d102      	bne.n	8002f54 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	61bb      	str	r3, [r7, #24]
 8002f52:	e01a      	b.n	8002f8a <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	4a1a      	ldr	r2, [pc, #104]	; (8002fc0 <LL_USART_Init+0xf0>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d102      	bne.n	8002f62 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	61bb      	str	r3, [r7, #24]
 8002f60:	e013      	b.n	8002f8a <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4a17      	ldr	r2, [pc, #92]	; (8002fc4 <LL_USART_Init+0xf4>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d102      	bne.n	8002f70 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	61bb      	str	r3, [r7, #24]
 8002f6e:	e00c      	b.n	8002f8a <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	4a15      	ldr	r2, [pc, #84]	; (8002fc8 <LL_USART_Init+0xf8>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d102      	bne.n	8002f7e <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	61bb      	str	r3, [r7, #24]
 8002f7c:	e005      	b.n	8002f8a <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	4a12      	ldr	r2, [pc, #72]	; (8002fcc <LL_USART_Init+0xfc>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d101      	bne.n	8002f8a <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002f8a:	69bb      	ldr	r3, [r7, #24]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d00d      	beq.n	8002fac <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d009      	beq.n	8002fac <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8002fa4:	69b9      	ldr	r1, [r7, #24]
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	f7ff fd64 	bl	8002a74 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8002fac:	7ffb      	ldrb	r3, [r7, #31]
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3720      	adds	r7, #32
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	40011000 	.word	0x40011000
 8002fbc:	40004400 	.word	0x40004400
 8002fc0:	40004800 	.word	0x40004800
 8002fc4:	40011400 	.word	0x40011400
 8002fc8:	40004c00 	.word	0x40004c00
 8002fcc:	40005000 	.word	0x40005000

08002fd0 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
 8002fd8:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fe2:	4a07      	ldr	r2, [pc, #28]	; (8003000 <LL_InitTick+0x30>)
 8002fe4:	3b01      	subs	r3, #1
 8002fe6:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8002fe8:	4b05      	ldr	r3, [pc, #20]	; (8003000 <LL_InitTick+0x30>)
 8002fea:	2200      	movs	r2, #0
 8002fec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fee:	4b04      	ldr	r3, [pc, #16]	; (8003000 <LL_InitTick+0x30>)
 8002ff0:	2205      	movs	r2, #5
 8002ff2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8002ff4:	bf00      	nop
 8002ff6:	370c      	adds	r7, #12
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr
 8003000:	e000e010 	.word	0xe000e010

08003004 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b082      	sub	sp, #8
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 800300c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	f7ff ffdd 	bl	8002fd0 <LL_InitTick>
}
 8003016:	bf00      	nop
 8003018:	3708      	adds	r7, #8
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
	...

08003020 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8003020:	b480      	push	{r7}
 8003022:	b085      	sub	sp, #20
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8003028:	4b0f      	ldr	r3, [pc, #60]	; (8003068 <LL_mDelay+0x48>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 800302e:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if(Delay < LL_MAX_DELAY)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003036:	d00c      	beq.n	8003052 <LL_mDelay+0x32>
  {
    Delay++;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	3301      	adds	r3, #1
 800303c:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 800303e:	e008      	b.n	8003052 <LL_mDelay+0x32>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8003040:	4b09      	ldr	r3, [pc, #36]	; (8003068 <LL_mDelay+0x48>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003048:	2b00      	cmp	r3, #0
 800304a:	d002      	beq.n	8003052 <LL_mDelay+0x32>
    {
      Delay--;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	3b01      	subs	r3, #1
 8003050:	607b      	str	r3, [r7, #4]
  while (Delay)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d1f3      	bne.n	8003040 <LL_mDelay+0x20>
    }
  }
}
 8003058:	bf00      	nop
 800305a:	bf00      	nop
 800305c:	3714      	adds	r7, #20
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr
 8003066:	bf00      	nop
 8003068:	e000e010 	.word	0xe000e010

0800306c <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 800306c:	b480      	push	{r7}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8003074:	4a04      	ldr	r2, [pc, #16]	; (8003088 <LL_SetSystemCoreClock+0x1c>)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6013      	str	r3, [r2, #0]
}
 800307a:	bf00      	nop
 800307c:	370c      	adds	r7, #12
 800307e:	46bd      	mov	sp, r7
 8003080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003084:	4770      	bx	lr
 8003086:	bf00      	nop
 8003088:	20000008 	.word	0x20000008

0800308c <__libc_init_array>:
 800308c:	b570      	push	{r4, r5, r6, lr}
 800308e:	4d0d      	ldr	r5, [pc, #52]	; (80030c4 <__libc_init_array+0x38>)
 8003090:	4c0d      	ldr	r4, [pc, #52]	; (80030c8 <__libc_init_array+0x3c>)
 8003092:	1b64      	subs	r4, r4, r5
 8003094:	10a4      	asrs	r4, r4, #2
 8003096:	2600      	movs	r6, #0
 8003098:	42a6      	cmp	r6, r4
 800309a:	d109      	bne.n	80030b0 <__libc_init_array+0x24>
 800309c:	4d0b      	ldr	r5, [pc, #44]	; (80030cc <__libc_init_array+0x40>)
 800309e:	4c0c      	ldr	r4, [pc, #48]	; (80030d0 <__libc_init_array+0x44>)
 80030a0:	f000 f818 	bl	80030d4 <_init>
 80030a4:	1b64      	subs	r4, r4, r5
 80030a6:	10a4      	asrs	r4, r4, #2
 80030a8:	2600      	movs	r6, #0
 80030aa:	42a6      	cmp	r6, r4
 80030ac:	d105      	bne.n	80030ba <__libc_init_array+0x2e>
 80030ae:	bd70      	pop	{r4, r5, r6, pc}
 80030b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80030b4:	4798      	blx	r3
 80030b6:	3601      	adds	r6, #1
 80030b8:	e7ee      	b.n	8003098 <__libc_init_array+0xc>
 80030ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80030be:	4798      	blx	r3
 80030c0:	3601      	adds	r6, #1
 80030c2:	e7f2      	b.n	80030aa <__libc_init_array+0x1e>
 80030c4:	0800310c 	.word	0x0800310c
 80030c8:	0800310c 	.word	0x0800310c
 80030cc:	0800310c 	.word	0x0800310c
 80030d0:	08003110 	.word	0x08003110

080030d4 <_init>:
 80030d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030d6:	bf00      	nop
 80030d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030da:	bc08      	pop	{r3}
 80030dc:	469e      	mov	lr, r3
 80030de:	4770      	bx	lr

080030e0 <_fini>:
 80030e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030e2:	bf00      	nop
 80030e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030e6:	bc08      	pop	{r3}
 80030e8:	469e      	mov	lr, r3
 80030ea:	4770      	bx	lr
