<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/aarch64/aarch64.ad</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="../../../../make/modules/java.base/gensrc/GensrcVarHandles.gmk.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="stubGenerator_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/aarch64.ad</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
 1639     st-&gt;print(&quot;\n\t&quot;);
 1640     st-&gt;print(&quot;ldr  rscratch1, [guard]\n\t&quot;);
 1641     st-&gt;print(&quot;dmb ishld\n\t&quot;);
 1642     st-&gt;print(&quot;ldr  rscratch2, [rthread, #thread_disarmed_offset]\n\t&quot;);
 1643     st-&gt;print(&quot;cmp  rscratch1, rscratch2\n\t&quot;);
 1644     st-&gt;print(&quot;b.eq skip&quot;);
 1645     st-&gt;print(&quot;\n\t&quot;);
 1646     st-&gt;print(&quot;blr #nmethod_entry_barrier_stub\n\t&quot;);
 1647     st-&gt;print(&quot;b skip\n\t&quot;);
 1648     st-&gt;print(&quot;guard: int\n\t&quot;);
 1649     st-&gt;print(&quot;\n\t&quot;);
 1650     st-&gt;print(&quot;skip:\n\t&quot;);
 1651   }
 1652 }
 1653 #endif
 1654 
 1655 void MachPrologNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
 1656   Compile* C = ra_-&gt;C;
 1657   C2_MacroAssembler _masm(&amp;cbuf);
 1658 


 1659   // n.b. frame size includes space for return pc and rfp
 1660   const long framesize = C-&gt;output()-&gt;frame_size_in_bytes();
 1661   assert(framesize%(2*wordSize) == 0, &quot;must preserve 2*wordSize alignment&quot;);
 1662 
 1663   // insert a nop at the start of the prolog so we can patch in a
 1664   // branch if we need to invalidate the method later
 1665   __ nop();
 1666 
 1667   if (C-&gt;clinit_barrier_on_entry()) {
 1668     assert(!C-&gt;method()-&gt;holder()-&gt;is_not_initialized(), &quot;initialization should have been started&quot;);
 1669 
 1670     Label L_skip_barrier;
 1671 
 1672     __ mov_metadata(rscratch2, C-&gt;method()-&gt;holder()-&gt;constant_encoding());
 1673     __ clinit_barrier(rscratch2, rscratch1, &amp;L_skip_barrier);
 1674     __ far_jump(RuntimeAddress(SharedRuntime::get_handle_wrong_method_stub()));
 1675     __ bind(L_skip_barrier);
 1676   }
 1677 
 1678   int bangsize = C-&gt;output()-&gt;bang_size_in_bytes();
</pre>
<hr />
<pre>
 1981 #endif
 1982 
 1983 void BoxLockNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
 1984   C2_MacroAssembler _masm(&amp;cbuf);
 1985 
 1986   int offset = ra_-&gt;reg2offset(in_RegMask(0).find_first_elem());
 1987   int reg    = ra_-&gt;get_encode(this);
 1988 
 1989   if (Assembler::operand_valid_for_add_sub_immediate(offset)) {
 1990     __ add(as_Register(reg), sp, offset);
 1991   } else {
 1992     ShouldNotReachHere();
 1993   }
 1994 }
 1995 
 1996 uint BoxLockNode::size(PhaseRegAlloc *ra_) const {
 1997   // BoxLockNode is not a MachNode, so we can&#39;t just call MachNode::size(ra_).
 1998   return 4;
 1999 }
 2000 
<span class="line-modified"> 2001 //=============================================================================</span>




































 2002 


 2003 #ifndef PRODUCT
 2004 void MachUEPNode::format(PhaseRegAlloc* ra_, outputStream* st) const
 2005 {
 2006   st-&gt;print_cr(&quot;# MachUEPNode&quot;);
 2007   if (UseCompressedClassPointers) {
 2008     st-&gt;print_cr(&quot;\tldrw rscratch1, j_rarg0 + oopDesc::klass_offset_in_bytes()]\t# compressed klass&quot;);
 2009     if (CompressedKlassPointers::shift() != 0) {
 2010       st-&gt;print_cr(&quot;\tdecode_klass_not_null rscratch1, rscratch1&quot;);
 2011     }
 2012   } else {
 2013    st-&gt;print_cr(&quot;\tldr rscratch1, j_rarg0 + oopDesc::klass_offset_in_bytes()]\t# compressed klass&quot;);
 2014   }
 2015   st-&gt;print_cr(&quot;\tcmp r0, rscratch1\t # Inline cache check&quot;);
 2016   st-&gt;print_cr(&quot;\tbne, SharedRuntime::_ic_miss_stub&quot;);
 2017 }
 2018 #endif
 2019 
 2020 void MachUEPNode::emit(CodeBuffer&amp; cbuf, PhaseRegAlloc* ra_) const
 2021 {
 2022   // This is the unverified entry point.
 2023   C2_MacroAssembler _masm(&amp;cbuf);

 2024 

 2025   __ cmp_klass(j_rarg0, rscratch2, rscratch1);
<span class="line-modified"> 2026   Label skip;</span>
 2027   // TODO
 2028   // can we avoid this skip and still use a reloc?
 2029   __ br(Assembler::EQ, skip);
 2030   __ far_jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));
 2031   __ bind(skip);
 2032 }
 2033 
 2034 uint MachUEPNode::size(PhaseRegAlloc* ra_) const
 2035 {
 2036   return MachNode::size(ra_);
 2037 }
 2038 
 2039 // REQUIRED EMIT CODE
 2040 
 2041 //=============================================================================
 2042 
 2043 // Emit exception handler code.
 2044 int HandlerImpl::emit_exception_handler(CodeBuffer&amp; cbuf)
 2045 {
 2046   // mov rscratch1 #exception_blob_entry_point
</pre>
<hr />
<pre>
 2413     address_visited.test_set(m-&gt;_idx); // Flag as address_visited
 2414     mstack.push(m-&gt;in(AddPNode::Address), Pre_Visit);
 2415     mstack.push(m-&gt;in(AddPNode::Base), Pre_Visit);
 2416     return true;
 2417   } else if (off-&gt;Opcode() == Op_ConvI2L &amp;&amp;
 2418              // Are there other uses besides address expressions?
 2419              !is_visited(off)) {
 2420     address_visited.test_set(m-&gt;_idx); // Flag as address_visited
 2421     address_visited.set(off-&gt;_idx); // Flag as address_visited
 2422     mstack.push(off-&gt;in(1), Pre_Visit);
 2423     mstack.push(m-&gt;in(AddPNode::Address), Pre_Visit);
 2424     mstack.push(m-&gt;in(AddPNode::Base), Pre_Visit);
 2425     return true;
 2426   }
 2427   return false;
 2428 }
 2429 
 2430 void Compile::reshape_address(AddPNode* addp) {
 2431 }
 2432 
<span class="line-removed"> 2433 </span>
 2434 #define MOV_VOLATILE(REG, BASE, INDEX, SCALE, DISP, SCRATCH, INSN)      \
 2435   C2_MacroAssembler _masm(&amp;cbuf);                                       \
 2436   {                                                                     \
 2437     guarantee(INDEX == -1, &quot;mode not permitted for volatile&quot;);          \
 2438     guarantee(DISP == 0, &quot;mode not permitted for volatile&quot;);            \
 2439     guarantee(SCALE == 0, &quot;mode not permitted for volatile&quot;);           \
 2440     __ INSN(REG, as_Register(BASE));                                    \
 2441   }
 2442 
 2443 
 2444 static Address mem2address(int opcode, Register base, int index, int size, int disp)
 2445   {
 2446     Address::extend scale;
 2447 
 2448     // Hooboy, this is fugly.  We need a way to communicate to the
 2449     // encoder that the index needs to be sign extended, so we have to
 2450     // enumerate all the cases.
 2451     switch (opcode) {
 2452     case INDINDEXSCALEDI2L:
 2453     case INDINDEXSCALEDI2LN:
</pre>
<hr />
<pre>
 8273 %}
 8274 
 8275 // ============================================================================
 8276 // Cast/Convert Instructions
 8277 
 8278 instruct castX2P(iRegPNoSp dst, iRegL src) %{
 8279   match(Set dst (CastX2P src));
 8280 
 8281   ins_cost(INSN_COST);
 8282   format %{ &quot;mov $dst, $src\t# long -&gt; ptr&quot; %}
 8283 
 8284   ins_encode %{
 8285     if ($dst$$reg != $src$$reg) {
 8286       __ mov(as_Register($dst$$reg), as_Register($src$$reg));
 8287     }
 8288   %}
 8289 
 8290   ins_pipe(ialu_reg);
 8291 %}
 8292 















 8293 instruct castP2X(iRegLNoSp dst, iRegP src) %{
 8294   match(Set dst (CastP2X src));
 8295 
 8296   ins_cost(INSN_COST);
 8297   format %{ &quot;mov $dst, $src\t# ptr -&gt; long&quot; %}
 8298 
 8299   ins_encode %{
 8300     if ($dst$$reg != $src$$reg) {
 8301       __ mov(as_Register($dst$$reg), as_Register($src$$reg));
 8302     }
 8303   %}
 8304 
 8305   ins_pipe(ialu_reg);
 8306 %}
 8307 































 8308 // Convert oop into int for vectors alignment masking
 8309 instruct convP2I(iRegINoSp dst, iRegP src) %{
 8310   match(Set dst (ConvL2I (CastP2X src)));
 8311 
 8312   ins_cost(INSN_COST);
 8313   format %{ &quot;movw $dst, $src\t# ptr -&gt; int&quot; %}
 8314   ins_encode %{
 8315     __ movw($dst$$Register, $src$$Register);
 8316   %}
 8317 
 8318   ins_pipe(ialu_reg);
 8319 %}
 8320 
 8321 // Convert compressed oop into int for vectors alignment masking
 8322 // in case of 32bit oops (heap &lt; 4Gb).
 8323 instruct convN2I(iRegINoSp dst, iRegN src)
 8324 %{
 8325   predicate(CompressedOops::shift() == 0);
 8326   match(Set dst (ConvL2I (CastP2X (DecodeN src))));
 8327 
</pre>
<hr />
<pre>
13822 
13823   match(Set dst (MoveL2D src));
13824 
13825   effect(DEF dst, USE src);
13826 
13827   ins_cost(INSN_COST);
13828 
13829   format %{ &quot;fmovd $dst, $src\t# MoveL2D_reg_reg&quot; %}
13830 
13831   ins_encode %{
13832     __ fmovd(as_FloatRegister($dst$$reg), $src$$Register);
13833   %}
13834 
13835   ins_pipe(fp_l2d);
13836 
13837 %}
13838 
13839 // ============================================================================
13840 // clearing of an array
13841 
<span class="line-modified">13842 instruct clearArray_reg_reg(iRegL_R11 cnt, iRegP_R10 base, Universe dummy, rFlagsReg cr)</span>
13843 %{
<span class="line-modified">13844   match(Set dummy (ClearArray cnt base));</span>
13845   effect(USE_KILL cnt, USE_KILL base);
13846 
13847   ins_cost(4 * INSN_COST);
<span class="line-modified">13848   format %{ &quot;ClearArray $cnt, $base&quot; %}</span>
<span class="line-removed">13849 </span>
<span class="line-removed">13850   ins_encode %{</span>
<span class="line-removed">13851     __ zero_words($base$$Register, $cnt$$Register);</span>
<span class="line-removed">13852   %}</span>
<span class="line-removed">13853 </span>
<span class="line-removed">13854   ins_pipe(pipe_class_memory);</span>
<span class="line-removed">13855 %}</span>
<span class="line-removed">13856 </span>
<span class="line-removed">13857 instruct clearArray_imm_reg(immL cnt, iRegP_R10 base, Universe dummy, rFlagsReg cr)</span>
<span class="line-removed">13858 %{</span>
<span class="line-removed">13859   predicate((u_int64_t)n-&gt;in(2)-&gt;get_long()</span>
<span class="line-removed">13860             &lt; (u_int64_t)(BlockZeroingLowLimit &gt;&gt; LogBytesPerWord));</span>
<span class="line-removed">13861   match(Set dummy (ClearArray cnt base));</span>
<span class="line-removed">13862   effect(USE_KILL base);</span>
<span class="line-removed">13863 </span>
<span class="line-removed">13864   ins_cost(4 * INSN_COST);</span>
<span class="line-removed">13865   format %{ &quot;ClearArray $cnt, $base&quot; %}</span>
13866 
13867   ins_encode %{
<span class="line-modified">13868     __ zero_words($base$$Register, (u_int64_t)$cnt$$constant);</span>
13869   %}
13870 
13871   ins_pipe(pipe_class_memory);
13872 %}
13873 
13874 // ============================================================================
13875 // Overflow Math Instructions
13876 
13877 instruct overflowAddI_reg_reg(rFlagsReg cr, iRegIorL2I op1, iRegIorL2I op2)
13878 %{
13879   match(Set cr (OverflowAddI op1 op2));
13880 
13881   format %{ &quot;cmnw  $op1, $op2\t# overflow check int&quot; %}
13882   ins_cost(INSN_COST);
13883   ins_encode %{
13884     __ cmnw($op1$$Register, $op2$$Register);
13885   %}
13886 
13887   ins_pipe(icmp_reg_reg);
13888 %}
</pre>
</td>
<td>
<hr />
<pre>
 1639     st-&gt;print(&quot;\n\t&quot;);
 1640     st-&gt;print(&quot;ldr  rscratch1, [guard]\n\t&quot;);
 1641     st-&gt;print(&quot;dmb ishld\n\t&quot;);
 1642     st-&gt;print(&quot;ldr  rscratch2, [rthread, #thread_disarmed_offset]\n\t&quot;);
 1643     st-&gt;print(&quot;cmp  rscratch1, rscratch2\n\t&quot;);
 1644     st-&gt;print(&quot;b.eq skip&quot;);
 1645     st-&gt;print(&quot;\n\t&quot;);
 1646     st-&gt;print(&quot;blr #nmethod_entry_barrier_stub\n\t&quot;);
 1647     st-&gt;print(&quot;b skip\n\t&quot;);
 1648     st-&gt;print(&quot;guard: int\n\t&quot;);
 1649     st-&gt;print(&quot;\n\t&quot;);
 1650     st-&gt;print(&quot;skip:\n\t&quot;);
 1651   }
 1652 }
 1653 #endif
 1654 
 1655 void MachPrologNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
 1656   Compile* C = ra_-&gt;C;
 1657   C2_MacroAssembler _masm(&amp;cbuf);
 1658 
<span class="line-added"> 1659   __ verified_entry(C, 0);</span>
<span class="line-added"> 1660   __ bind(*_verified_entry);</span>
 1661   // n.b. frame size includes space for return pc and rfp
 1662   const long framesize = C-&gt;output()-&gt;frame_size_in_bytes();
 1663   assert(framesize%(2*wordSize) == 0, &quot;must preserve 2*wordSize alignment&quot;);
 1664 
 1665   // insert a nop at the start of the prolog so we can patch in a
 1666   // branch if we need to invalidate the method later
 1667   __ nop();
 1668 
 1669   if (C-&gt;clinit_barrier_on_entry()) {
 1670     assert(!C-&gt;method()-&gt;holder()-&gt;is_not_initialized(), &quot;initialization should have been started&quot;);
 1671 
 1672     Label L_skip_barrier;
 1673 
 1674     __ mov_metadata(rscratch2, C-&gt;method()-&gt;holder()-&gt;constant_encoding());
 1675     __ clinit_barrier(rscratch2, rscratch1, &amp;L_skip_barrier);
 1676     __ far_jump(RuntimeAddress(SharedRuntime::get_handle_wrong_method_stub()));
 1677     __ bind(L_skip_barrier);
 1678   }
 1679 
 1680   int bangsize = C-&gt;output()-&gt;bang_size_in_bytes();
</pre>
<hr />
<pre>
 1983 #endif
 1984 
 1985 void BoxLockNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
 1986   C2_MacroAssembler _masm(&amp;cbuf);
 1987 
 1988   int offset = ra_-&gt;reg2offset(in_RegMask(0).find_first_elem());
 1989   int reg    = ra_-&gt;get_encode(this);
 1990 
 1991   if (Assembler::operand_valid_for_add_sub_immediate(offset)) {
 1992     __ add(as_Register(reg), sp, offset);
 1993   } else {
 1994     ShouldNotReachHere();
 1995   }
 1996 }
 1997 
 1998 uint BoxLockNode::size(PhaseRegAlloc *ra_) const {
 1999   // BoxLockNode is not a MachNode, so we can&#39;t just call MachNode::size(ra_).
 2000   return 4;
 2001 }
 2002 
<span class="line-modified"> 2003 ///=============================================================================</span>
<span class="line-added"> 2004 #ifndef PRODUCT</span>
<span class="line-added"> 2005 void MachVEPNode::format(PhaseRegAlloc* ra_, outputStream* st) const</span>
<span class="line-added"> 2006 {</span>
<span class="line-added"> 2007   st-&gt;print_cr(&quot;# MachVEPNode&quot;);</span>
<span class="line-added"> 2008   if (!_verified) {</span>
<span class="line-added"> 2009     st-&gt;print_cr(&quot;\t load_class&quot;);</span>
<span class="line-added"> 2010   } else {</span>
<span class="line-added"> 2011     st-&gt;print_cr(&quot;\t unpack_value_arg&quot;);</span>
<span class="line-added"> 2012   }</span>
<span class="line-added"> 2013 }</span>
<span class="line-added"> 2014 #endif</span>
<span class="line-added"> 2015 </span>
<span class="line-added"> 2016 void MachVEPNode::emit(CodeBuffer&amp; cbuf, PhaseRegAlloc* ra_) const</span>
<span class="line-added"> 2017 {</span>
<span class="line-added"> 2018   MacroAssembler _masm(&amp;cbuf);</span>
<span class="line-added"> 2019 </span>
<span class="line-added"> 2020   if (!_verified) {</span>
<span class="line-added"> 2021     Label skip;</span>
<span class="line-added"> 2022     __ cmp_klass(j_rarg0, rscratch2, rscratch1);</span>
<span class="line-added"> 2023     __ br(Assembler::EQ, skip);</span>
<span class="line-added"> 2024       __ far_jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));</span>
<span class="line-added"> 2025     __ bind(skip);</span>
<span class="line-added"> 2026 </span>
<span class="line-added"> 2027   } else {</span>
<span class="line-added"> 2028     // Unpack value type args passed as oop and then jump to</span>
<span class="line-added"> 2029     // the verified entry point (skipping the unverified entry).</span>
<span class="line-added"> 2030     __ unpack_value_args(ra_-&gt;C, _receiver_only);</span>
<span class="line-added"> 2031     __ b(*_verified_entry);</span>
<span class="line-added"> 2032   }</span>
<span class="line-added"> 2033 }</span>
<span class="line-added"> 2034 </span>
<span class="line-added"> 2035 </span>
<span class="line-added"> 2036 uint MachVEPNode::size(PhaseRegAlloc* ra_) const</span>
<span class="line-added"> 2037 {</span>
<span class="line-added"> 2038   return MachNode::size(ra_); // too many variables; just compute it the hard way</span>
<span class="line-added"> 2039 }</span>
 2040 
<span class="line-added"> 2041 </span>
<span class="line-added"> 2042 //=============================================================================</span>
 2043 #ifndef PRODUCT
 2044 void MachUEPNode::format(PhaseRegAlloc* ra_, outputStream* st) const
 2045 {
 2046   st-&gt;print_cr(&quot;# MachUEPNode&quot;);
 2047   if (UseCompressedClassPointers) {
 2048     st-&gt;print_cr(&quot;\tldrw rscratch1, j_rarg0 + oopDesc::klass_offset_in_bytes()]\t# compressed klass&quot;);
 2049     if (CompressedKlassPointers::shift() != 0) {
 2050       st-&gt;print_cr(&quot;\tdecode_klass_not_null rscratch1, rscratch1&quot;);
 2051     }
 2052   } else {
 2053    st-&gt;print_cr(&quot;\tldr rscratch1, j_rarg0 + oopDesc::klass_offset_in_bytes()]\t# compressed klass&quot;);
 2054   }
 2055   st-&gt;print_cr(&quot;\tcmp r0, rscratch1\t # Inline cache check&quot;);
 2056   st-&gt;print_cr(&quot;\tbne, SharedRuntime::_ic_miss_stub&quot;);
 2057 }
 2058 #endif
 2059 
 2060 void MachUEPNode::emit(CodeBuffer&amp; cbuf, PhaseRegAlloc* ra_) const
 2061 {
 2062   // This is the unverified entry point.
 2063   C2_MacroAssembler _masm(&amp;cbuf);
<span class="line-added"> 2064   Label skip;</span>
 2065 
<span class="line-added"> 2066   // UseCompressedClassPointers logic are inside cmp_klass</span>
 2067   __ cmp_klass(j_rarg0, rscratch2, rscratch1);
<span class="line-modified"> 2068 </span>
 2069   // TODO
 2070   // can we avoid this skip and still use a reloc?
 2071   __ br(Assembler::EQ, skip);
 2072   __ far_jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));
 2073   __ bind(skip);
 2074 }
 2075 
 2076 uint MachUEPNode::size(PhaseRegAlloc* ra_) const
 2077 {
 2078   return MachNode::size(ra_);
 2079 }
 2080 
 2081 // REQUIRED EMIT CODE
 2082 
 2083 //=============================================================================
 2084 
 2085 // Emit exception handler code.
 2086 int HandlerImpl::emit_exception_handler(CodeBuffer&amp; cbuf)
 2087 {
 2088   // mov rscratch1 #exception_blob_entry_point
</pre>
<hr />
<pre>
 2455     address_visited.test_set(m-&gt;_idx); // Flag as address_visited
 2456     mstack.push(m-&gt;in(AddPNode::Address), Pre_Visit);
 2457     mstack.push(m-&gt;in(AddPNode::Base), Pre_Visit);
 2458     return true;
 2459   } else if (off-&gt;Opcode() == Op_ConvI2L &amp;&amp;
 2460              // Are there other uses besides address expressions?
 2461              !is_visited(off)) {
 2462     address_visited.test_set(m-&gt;_idx); // Flag as address_visited
 2463     address_visited.set(off-&gt;_idx); // Flag as address_visited
 2464     mstack.push(off-&gt;in(1), Pre_Visit);
 2465     mstack.push(m-&gt;in(AddPNode::Address), Pre_Visit);
 2466     mstack.push(m-&gt;in(AddPNode::Base), Pre_Visit);
 2467     return true;
 2468   }
 2469   return false;
 2470 }
 2471 
 2472 void Compile::reshape_address(AddPNode* addp) {
 2473 }
 2474 

 2475 #define MOV_VOLATILE(REG, BASE, INDEX, SCALE, DISP, SCRATCH, INSN)      \
 2476   C2_MacroAssembler _masm(&amp;cbuf);                                       \
 2477   {                                                                     \
 2478     guarantee(INDEX == -1, &quot;mode not permitted for volatile&quot;);          \
 2479     guarantee(DISP == 0, &quot;mode not permitted for volatile&quot;);            \
 2480     guarantee(SCALE == 0, &quot;mode not permitted for volatile&quot;);           \
 2481     __ INSN(REG, as_Register(BASE));                                    \
 2482   }
 2483 
 2484 
 2485 static Address mem2address(int opcode, Register base, int index, int size, int disp)
 2486   {
 2487     Address::extend scale;
 2488 
 2489     // Hooboy, this is fugly.  We need a way to communicate to the
 2490     // encoder that the index needs to be sign extended, so we have to
 2491     // enumerate all the cases.
 2492     switch (opcode) {
 2493     case INDINDEXSCALEDI2L:
 2494     case INDINDEXSCALEDI2LN:
</pre>
<hr />
<pre>
 8314 %}
 8315 
 8316 // ============================================================================
 8317 // Cast/Convert Instructions
 8318 
 8319 instruct castX2P(iRegPNoSp dst, iRegL src) %{
 8320   match(Set dst (CastX2P src));
 8321 
 8322   ins_cost(INSN_COST);
 8323   format %{ &quot;mov $dst, $src\t# long -&gt; ptr&quot; %}
 8324 
 8325   ins_encode %{
 8326     if ($dst$$reg != $src$$reg) {
 8327       __ mov(as_Register($dst$$reg), as_Register($src$$reg));
 8328     }
 8329   %}
 8330 
 8331   ins_pipe(ialu_reg);
 8332 %}
 8333 
<span class="line-added"> 8334 instruct castN2X(iRegLNoSp dst, iRegN src) %{</span>
<span class="line-added"> 8335   match(Set dst (CastP2X src));</span>
<span class="line-added"> 8336 </span>
<span class="line-added"> 8337   ins_cost(INSN_COST);</span>
<span class="line-added"> 8338   format %{ &quot;mov $dst, $src\t# ptr -&gt; long&quot; %}</span>
<span class="line-added"> 8339 </span>
<span class="line-added"> 8340   ins_encode %{</span>
<span class="line-added"> 8341     if ($dst$$reg != $src$$reg) {</span>
<span class="line-added"> 8342       __ mov(as_Register($dst$$reg), as_Register($src$$reg));</span>
<span class="line-added"> 8343     }</span>
<span class="line-added"> 8344   %}</span>
<span class="line-added"> 8345 </span>
<span class="line-added"> 8346   ins_pipe(ialu_reg);</span>
<span class="line-added"> 8347 %}</span>
<span class="line-added"> 8348 </span>
 8349 instruct castP2X(iRegLNoSp dst, iRegP src) %{
 8350   match(Set dst (CastP2X src));
 8351 
 8352   ins_cost(INSN_COST);
 8353   format %{ &quot;mov $dst, $src\t# ptr -&gt; long&quot; %}
 8354 
 8355   ins_encode %{
 8356     if ($dst$$reg != $src$$reg) {
 8357       __ mov(as_Register($dst$$reg), as_Register($src$$reg));
 8358     }
 8359   %}
 8360 
 8361   ins_pipe(ialu_reg);
 8362 %}
 8363 
<span class="line-added"> 8364 instruct castN2I(iRegINoSp dst, iRegN src) %{</span>
<span class="line-added"> 8365   match(Set dst (CastN2I src));</span>
<span class="line-added"> 8366 </span>
<span class="line-added"> 8367   ins_cost(INSN_COST);</span>
<span class="line-added"> 8368   format %{ &quot;movw $dst, $src\t# compressed ptr -&gt; int&quot; %}</span>
<span class="line-added"> 8369 </span>
<span class="line-added"> 8370   ins_encode %{</span>
<span class="line-added"> 8371     if ($dst$$reg != $src$$reg) {</span>
<span class="line-added"> 8372       __ movw(as_Register($dst$$reg), as_Register($src$$reg));</span>
<span class="line-added"> 8373     }</span>
<span class="line-added"> 8374   %}</span>
<span class="line-added"> 8375 </span>
<span class="line-added"> 8376   ins_pipe(ialu_reg);</span>
<span class="line-added"> 8377 %}</span>
<span class="line-added"> 8378 </span>
<span class="line-added"> 8379 instruct castI2N(iRegNNoSp dst, iRegI src) %{</span>
<span class="line-added"> 8380   match(Set dst (CastI2N src));</span>
<span class="line-added"> 8381 </span>
<span class="line-added"> 8382   ins_cost(INSN_COST);</span>
<span class="line-added"> 8383   format %{ &quot;movw $dst, $src\t# int -&gt; compressed ptr&quot; %}</span>
<span class="line-added"> 8384 </span>
<span class="line-added"> 8385   ins_encode %{</span>
<span class="line-added"> 8386     if ($dst$$reg != $src$$reg) {</span>
<span class="line-added"> 8387       __ movw(as_Register($dst$$reg), as_Register($src$$reg));</span>
<span class="line-added"> 8388     }</span>
<span class="line-added"> 8389   %}</span>
<span class="line-added"> 8390 </span>
<span class="line-added"> 8391   ins_pipe(ialu_reg);</span>
<span class="line-added"> 8392 %}</span>
<span class="line-added"> 8393 </span>
<span class="line-added"> 8394 </span>
 8395 // Convert oop into int for vectors alignment masking
 8396 instruct convP2I(iRegINoSp dst, iRegP src) %{
 8397   match(Set dst (ConvL2I (CastP2X src)));
 8398 
 8399   ins_cost(INSN_COST);
 8400   format %{ &quot;movw $dst, $src\t# ptr -&gt; int&quot; %}
 8401   ins_encode %{
 8402     __ movw($dst$$Register, $src$$Register);
 8403   %}
 8404 
 8405   ins_pipe(ialu_reg);
 8406 %}
 8407 
 8408 // Convert compressed oop into int for vectors alignment masking
 8409 // in case of 32bit oops (heap &lt; 4Gb).
 8410 instruct convN2I(iRegINoSp dst, iRegN src)
 8411 %{
 8412   predicate(CompressedOops::shift() == 0);
 8413   match(Set dst (ConvL2I (CastP2X (DecodeN src))));
 8414 
</pre>
<hr />
<pre>
13909 
13910   match(Set dst (MoveL2D src));
13911 
13912   effect(DEF dst, USE src);
13913 
13914   ins_cost(INSN_COST);
13915 
13916   format %{ &quot;fmovd $dst, $src\t# MoveL2D_reg_reg&quot; %}
13917 
13918   ins_encode %{
13919     __ fmovd(as_FloatRegister($dst$$reg), $src$$Register);
13920   %}
13921 
13922   ins_pipe(fp_l2d);
13923 
13924 %}
13925 
13926 // ============================================================================
13927 // clearing of an array
13928 
<span class="line-modified">13929 instruct clearArray_reg_reg(iRegL_R11 cnt, iRegP_R10 base, iRegL val, Universe dummy, rFlagsReg cr)</span>
13930 %{
<span class="line-modified">13931   match(Set dummy (ClearArray (Binary cnt base) val));</span>
13932   effect(USE_KILL cnt, USE_KILL base);
13933 
13934   ins_cost(4 * INSN_COST);
<span class="line-modified">13935   format %{ &quot;ClearArray $cnt, $base, $val&quot; %}</span>

















13936 
13937   ins_encode %{
<span class="line-modified">13938     __ fill_words($base$$Register, $cnt$$Register, $val$$Register);</span>
13939   %}
13940 
13941   ins_pipe(pipe_class_memory);
13942 %}
13943 
13944 // ============================================================================
13945 // Overflow Math Instructions
13946 
13947 instruct overflowAddI_reg_reg(rFlagsReg cr, iRegIorL2I op1, iRegIorL2I op2)
13948 %{
13949   match(Set cr (OverflowAddI op1 op2));
13950 
13951   format %{ &quot;cmnw  $op1, $op2\t# overflow check int&quot; %}
13952   ins_cost(INSN_COST);
13953   ins_encode %{
13954     __ cmnw($op1$$Register, $op2$$Register);
13955   %}
13956 
13957   ins_pipe(icmp_reg_reg);
13958 %}
</pre>
</td>
</tr>
</table>
<center><a href="../../../../make/modules/java.base/gensrc/GensrcVarHandles.gmk.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="stubGenerator_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>