-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

-- DATE "11/21/2022 18:31:31"

-- 
-- Device: Altera 5CEBA4F23C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Aula17 IS
    PORT (
	CLOCK_50 : IN std_logic;
	Instru_opcode : OUT std_logic_vector(5 DOWNTO 0);
	Funct : OUT std_logic_vector(5 DOWNTO 0);
	ULAA_OUT_AddrRAM : OUT std_logic_vector(31 DOWNTO 0);
	MEM_INN : OUT std_logic_vector(31 DOWNTO 0);
	MEM_OUTT : OUT std_logic_vector(31 DOWNTO 0);
	RS_OUT : OUT std_logic_vector(31 DOWNTO 0);
	RT_OUTT : OUT std_logic_vector(31 DOWNTO 0);
	Rs_End : OUT std_logic_vector(4 DOWNTO 0);
	Rt_End : OUT std_logic_vector(4 DOWNTO 0);
	PC_OUTT : OUT std_logic_vector(31 DOWNTO 0);
	flagEqual : OUT std_logic;
	habFlagBEQ : OUT std_logic;
	muxJmp : OUT std_logic
	);
END Aula17;

ARCHITECTURE structure OF Aula17 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_Instru_opcode : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_Funct : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_ULAA_OUT_AddrRAM : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_MEM_INN : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_MEM_OUTT : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_RS_OUT : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_RT_OUTT : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Rs_End : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_Rt_End : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_PC_OUTT : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_flagEqual : std_logic;
SIGNAL ww_habFlagBEQ : std_logic;
SIGNAL ww_muxJmp : std_logic;
SIGNAL \MEM_OUTT[0]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[1]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[2]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[3]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[4]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[5]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[6]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[7]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[8]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[9]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[10]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[11]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[12]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[13]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[14]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[15]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[16]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[17]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[18]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[19]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[20]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[21]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[22]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[23]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[24]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[25]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[26]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[27]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[28]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[29]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[30]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[31]~output_o\ : std_logic;
SIGNAL \Instru_opcode[0]~output_o\ : std_logic;
SIGNAL \Instru_opcode[1]~output_o\ : std_logic;
SIGNAL \Instru_opcode[2]~output_o\ : std_logic;
SIGNAL \Instru_opcode[3]~output_o\ : std_logic;
SIGNAL \Instru_opcode[4]~output_o\ : std_logic;
SIGNAL \Instru_opcode[5]~output_o\ : std_logic;
SIGNAL \Funct[0]~output_o\ : std_logic;
SIGNAL \Funct[1]~output_o\ : std_logic;
SIGNAL \Funct[2]~output_o\ : std_logic;
SIGNAL \Funct[3]~output_o\ : std_logic;
SIGNAL \Funct[4]~output_o\ : std_logic;
SIGNAL \Funct[5]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[0]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[1]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[2]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[3]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[4]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[5]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[6]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[7]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[8]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[9]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[10]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[11]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[12]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[13]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[14]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[15]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[16]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[17]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[18]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[19]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[20]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[21]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[22]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[23]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[24]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[25]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[26]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[27]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[28]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[29]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[30]~output_o\ : std_logic;
SIGNAL \ULAA_OUT_AddrRAM[31]~output_o\ : std_logic;
SIGNAL \MEM_INN[0]~output_o\ : std_logic;
SIGNAL \MEM_INN[1]~output_o\ : std_logic;
SIGNAL \MEM_INN[2]~output_o\ : std_logic;
SIGNAL \MEM_INN[3]~output_o\ : std_logic;
SIGNAL \MEM_INN[4]~output_o\ : std_logic;
SIGNAL \MEM_INN[5]~output_o\ : std_logic;
SIGNAL \MEM_INN[6]~output_o\ : std_logic;
SIGNAL \MEM_INN[7]~output_o\ : std_logic;
SIGNAL \MEM_INN[8]~output_o\ : std_logic;
SIGNAL \MEM_INN[9]~output_o\ : std_logic;
SIGNAL \MEM_INN[10]~output_o\ : std_logic;
SIGNAL \MEM_INN[11]~output_o\ : std_logic;
SIGNAL \MEM_INN[12]~output_o\ : std_logic;
SIGNAL \MEM_INN[13]~output_o\ : std_logic;
SIGNAL \MEM_INN[14]~output_o\ : std_logic;
SIGNAL \MEM_INN[15]~output_o\ : std_logic;
SIGNAL \MEM_INN[16]~output_o\ : std_logic;
SIGNAL \MEM_INN[17]~output_o\ : std_logic;
SIGNAL \MEM_INN[18]~output_o\ : std_logic;
SIGNAL \MEM_INN[19]~output_o\ : std_logic;
SIGNAL \MEM_INN[20]~output_o\ : std_logic;
SIGNAL \MEM_INN[21]~output_o\ : std_logic;
SIGNAL \MEM_INN[22]~output_o\ : std_logic;
SIGNAL \MEM_INN[23]~output_o\ : std_logic;
SIGNAL \MEM_INN[24]~output_o\ : std_logic;
SIGNAL \MEM_INN[25]~output_o\ : std_logic;
SIGNAL \MEM_INN[26]~output_o\ : std_logic;
SIGNAL \MEM_INN[27]~output_o\ : std_logic;
SIGNAL \MEM_INN[28]~output_o\ : std_logic;
SIGNAL \MEM_INN[29]~output_o\ : std_logic;
SIGNAL \MEM_INN[30]~output_o\ : std_logic;
SIGNAL \MEM_INN[31]~output_o\ : std_logic;
SIGNAL \RS_OUT[0]~output_o\ : std_logic;
SIGNAL \RS_OUT[1]~output_o\ : std_logic;
SIGNAL \RS_OUT[2]~output_o\ : std_logic;
SIGNAL \RS_OUT[3]~output_o\ : std_logic;
SIGNAL \RS_OUT[4]~output_o\ : std_logic;
SIGNAL \RS_OUT[5]~output_o\ : std_logic;
SIGNAL \RS_OUT[6]~output_o\ : std_logic;
SIGNAL \RS_OUT[7]~output_o\ : std_logic;
SIGNAL \RS_OUT[8]~output_o\ : std_logic;
SIGNAL \RS_OUT[9]~output_o\ : std_logic;
SIGNAL \RS_OUT[10]~output_o\ : std_logic;
SIGNAL \RS_OUT[11]~output_o\ : std_logic;
SIGNAL \RS_OUT[12]~output_o\ : std_logic;
SIGNAL \RS_OUT[13]~output_o\ : std_logic;
SIGNAL \RS_OUT[14]~output_o\ : std_logic;
SIGNAL \RS_OUT[15]~output_o\ : std_logic;
SIGNAL \RS_OUT[16]~output_o\ : std_logic;
SIGNAL \RS_OUT[17]~output_o\ : std_logic;
SIGNAL \RS_OUT[18]~output_o\ : std_logic;
SIGNAL \RS_OUT[19]~output_o\ : std_logic;
SIGNAL \RS_OUT[20]~output_o\ : std_logic;
SIGNAL \RS_OUT[21]~output_o\ : std_logic;
SIGNAL \RS_OUT[22]~output_o\ : std_logic;
SIGNAL \RS_OUT[23]~output_o\ : std_logic;
SIGNAL \RS_OUT[24]~output_o\ : std_logic;
SIGNAL \RS_OUT[25]~output_o\ : std_logic;
SIGNAL \RS_OUT[26]~output_o\ : std_logic;
SIGNAL \RS_OUT[27]~output_o\ : std_logic;
SIGNAL \RS_OUT[28]~output_o\ : std_logic;
SIGNAL \RS_OUT[29]~output_o\ : std_logic;
SIGNAL \RS_OUT[30]~output_o\ : std_logic;
SIGNAL \RS_OUT[31]~output_o\ : std_logic;
SIGNAL \RT_OUTT[0]~output_o\ : std_logic;
SIGNAL \RT_OUTT[1]~output_o\ : std_logic;
SIGNAL \RT_OUTT[2]~output_o\ : std_logic;
SIGNAL \RT_OUTT[3]~output_o\ : std_logic;
SIGNAL \RT_OUTT[4]~output_o\ : std_logic;
SIGNAL \RT_OUTT[5]~output_o\ : std_logic;
SIGNAL \RT_OUTT[6]~output_o\ : std_logic;
SIGNAL \RT_OUTT[7]~output_o\ : std_logic;
SIGNAL \RT_OUTT[8]~output_o\ : std_logic;
SIGNAL \RT_OUTT[9]~output_o\ : std_logic;
SIGNAL \RT_OUTT[10]~output_o\ : std_logic;
SIGNAL \RT_OUTT[11]~output_o\ : std_logic;
SIGNAL \RT_OUTT[12]~output_o\ : std_logic;
SIGNAL \RT_OUTT[13]~output_o\ : std_logic;
SIGNAL \RT_OUTT[14]~output_o\ : std_logic;
SIGNAL \RT_OUTT[15]~output_o\ : std_logic;
SIGNAL \RT_OUTT[16]~output_o\ : std_logic;
SIGNAL \RT_OUTT[17]~output_o\ : std_logic;
SIGNAL \RT_OUTT[18]~output_o\ : std_logic;
SIGNAL \RT_OUTT[19]~output_o\ : std_logic;
SIGNAL \RT_OUTT[20]~output_o\ : std_logic;
SIGNAL \RT_OUTT[21]~output_o\ : std_logic;
SIGNAL \RT_OUTT[22]~output_o\ : std_logic;
SIGNAL \RT_OUTT[23]~output_o\ : std_logic;
SIGNAL \RT_OUTT[24]~output_o\ : std_logic;
SIGNAL \RT_OUTT[25]~output_o\ : std_logic;
SIGNAL \RT_OUTT[26]~output_o\ : std_logic;
SIGNAL \RT_OUTT[27]~output_o\ : std_logic;
SIGNAL \RT_OUTT[28]~output_o\ : std_logic;
SIGNAL \RT_OUTT[29]~output_o\ : std_logic;
SIGNAL \RT_OUTT[30]~output_o\ : std_logic;
SIGNAL \RT_OUTT[31]~output_o\ : std_logic;
SIGNAL \Rs_End[0]~output_o\ : std_logic;
SIGNAL \Rs_End[1]~output_o\ : std_logic;
SIGNAL \Rs_End[2]~output_o\ : std_logic;
SIGNAL \Rs_End[3]~output_o\ : std_logic;
SIGNAL \Rs_End[4]~output_o\ : std_logic;
SIGNAL \Rt_End[0]~output_o\ : std_logic;
SIGNAL \Rt_End[1]~output_o\ : std_logic;
SIGNAL \Rt_End[2]~output_o\ : std_logic;
SIGNAL \Rt_End[3]~output_o\ : std_logic;
SIGNAL \Rt_End[4]~output_o\ : std_logic;
SIGNAL \PC_OUTT[0]~output_o\ : std_logic;
SIGNAL \PC_OUTT[1]~output_o\ : std_logic;
SIGNAL \PC_OUTT[2]~output_o\ : std_logic;
SIGNAL \PC_OUTT[3]~output_o\ : std_logic;
SIGNAL \PC_OUTT[4]~output_o\ : std_logic;
SIGNAL \PC_OUTT[5]~output_o\ : std_logic;
SIGNAL \PC_OUTT[6]~output_o\ : std_logic;
SIGNAL \PC_OUTT[7]~output_o\ : std_logic;
SIGNAL \PC_OUTT[8]~output_o\ : std_logic;
SIGNAL \PC_OUTT[9]~output_o\ : std_logic;
SIGNAL \PC_OUTT[10]~output_o\ : std_logic;
SIGNAL \PC_OUTT[11]~output_o\ : std_logic;
SIGNAL \PC_OUTT[12]~output_o\ : std_logic;
SIGNAL \PC_OUTT[13]~output_o\ : std_logic;
SIGNAL \PC_OUTT[14]~output_o\ : std_logic;
SIGNAL \PC_OUTT[15]~output_o\ : std_logic;
SIGNAL \PC_OUTT[16]~output_o\ : std_logic;
SIGNAL \PC_OUTT[17]~output_o\ : std_logic;
SIGNAL \PC_OUTT[18]~output_o\ : std_logic;
SIGNAL \PC_OUTT[19]~output_o\ : std_logic;
SIGNAL \PC_OUTT[20]~output_o\ : std_logic;
SIGNAL \PC_OUTT[21]~output_o\ : std_logic;
SIGNAL \PC_OUTT[22]~output_o\ : std_logic;
SIGNAL \PC_OUTT[23]~output_o\ : std_logic;
SIGNAL \PC_OUTT[24]~output_o\ : std_logic;
SIGNAL \PC_OUTT[25]~output_o\ : std_logic;
SIGNAL \PC_OUTT[26]~output_o\ : std_logic;
SIGNAL \PC_OUTT[27]~output_o\ : std_logic;
SIGNAL \PC_OUTT[28]~output_o\ : std_logic;
SIGNAL \PC_OUTT[29]~output_o\ : std_logic;
SIGNAL \PC_OUTT[30]~output_o\ : std_logic;
SIGNAL \PC_OUTT[31]~output_o\ : std_logic;
SIGNAL \flagEqual~output_o\ : std_logic;
SIGNAL \habFlagBEQ~output_o\ : std_logic;
SIGNAL \muxJmp~output_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \ROM1|memROM~6_combout\ : std_logic;
SIGNAL \Somador1|Add0~22\ : std_logic;
SIGNAL \Somador1|Add0~5_sumout\ : std_logic;
SIGNAL \Somador1|Add0~21_sumout\ : std_logic;
SIGNAL \Somador2|Add0~22\ : std_logic;
SIGNAL \Somador2|Add0~5_sumout\ : std_logic;
SIGNAL \ROM1|memROM~2_combout\ : std_logic;
SIGNAL \decoderInstru1|OUTPUT[2]~4_combout\ : std_logic;
SIGNAL \ROM1|memROM~7_combout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[3]~55_combout\ : std_logic;
SIGNAL \ROM1|memROM~5_combout\ : std_logic;
SIGNAL \Somador2|Add0~21_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[2]~43_combout\ : std_logic;
SIGNAL \ROM1|memROM~1_combout\ : std_logic;
SIGNAL \ROM1|memROM~0_combout\ : std_logic;
SIGNAL \decoderOPCODE|OUTPUT_OP[1]~0_combout\ : std_logic;
SIGNAL \Somador1|Add0~6\ : std_logic;
SIGNAL \Somador1|Add0~2\ : std_logic;
SIGNAL \Somador1|Add0~10\ : std_logic;
SIGNAL \Somador1|Add0~17_sumout\ : std_logic;
SIGNAL \ROM1|memROM~10_combout\ : std_logic;
SIGNAL \Somador1|Add0~9_sumout\ : std_logic;
SIGNAL \ROM1|memROM~8_combout\ : std_logic;
SIGNAL \Somador1|Add0~1_sumout\ : std_logic;
SIGNAL \Somador2|Add0~6\ : std_logic;
SIGNAL \Somador2|Add0~2\ : std_logic;
SIGNAL \Somador2|Add0~10\ : std_logic;
SIGNAL \Somador2|Add0~17_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[6]~0_combout\ : std_logic;
SIGNAL \Somador2|Add0~1_sumout\ : std_logic;
SIGNAL \ROM1|memROM~9_combout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[4]~59_combout\ : std_logic;
SIGNAL \ROM1|memROM~3_combout\ : std_logic;
SIGNAL \decoderInstru1|OUTPUT~1_combout\ : std_logic;
SIGNAL \decoderInstru1|OUTPUT~2_combout\ : std_logic;
SIGNAL \ROM1|memROM~11_combout\ : std_logic;
SIGNAL \ROM1|memROM~13_combout\ : std_logic;
SIGNAL \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~4_combout\ : std_logic;
SIGNAL \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \ROM1|memROM~12_combout\ : std_logic;
SIGNAL \ROM1|memROM~14_combout\ : std_logic;
SIGNAL \MUX_FUNCT_OPCODE|saida_MUX[2]~0_combout\ : std_logic;
SIGNAL \MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1223_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1193_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[26]~25_combout\ : std_logic;
SIGNAL \ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA27|Somador|saida~0_combout\ : std_logic;
SIGNAL \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \decoderInstru1|OUTPUT[3]~5_combout\ : std_logic;
SIGNAL \decoderInstru1|Equal9~0_combout\ : std_logic;
SIGNAL \ROM1|memROM~4_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1068_combout\ : std_logic;
SIGNAL \ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[1]~1_combout\ : std_logic;
SIGNAL \RAM1|memRAM~40_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1073_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[2]~31_combout\ : std_logic;
SIGNAL \RAM1|memRAM~41_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1078_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[3]~2_combout\ : std_logic;
SIGNAL \RAM1|memRAM~42_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1083_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[4]~3_combout\ : std_logic;
SIGNAL \RAM1|memRAM~43_q\ : std_logic;
SIGNAL \RAM1|memRAM~555_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1093_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[6]~5_combout\ : std_logic;
SIGNAL \RAM1|memRAM~45_q\ : std_logic;
SIGNAL \RAM1|memRAM~173_q\ : std_logic;
SIGNAL \ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1098_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[7]~6_combout\ : std_logic;
SIGNAL \RAM1|memRAM~46_q\ : std_logic;
SIGNAL \RAM1|memRAM~558_q\ : std_logic;
SIGNAL \RAM1|memRAM~1070_q\ : std_logic;
SIGNAL \RAM1|memRAM~2855_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2856_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1582_q\ : std_logic;
SIGNAL \RAM1|memRAM~2234_combout\ : std_logic;
SIGNAL \RAM1|memRAM~174_q\ : std_logic;
SIGNAL \RAM1|memRAM~2799_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2800_combout\ : std_logic;
SIGNAL \RAM1|memRAM~686_q\ : std_logic;
SIGNAL \RAM1|memRAM~2825_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2826_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1198_q\ : std_logic;
SIGNAL \RAM1|memRAM~2863_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2864_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1710_q\ : std_logic;
SIGNAL \RAM1|memRAM~2235_combout\ : std_logic;
SIGNAL \RAM1|memRAM~302_q\ : std_logic;
SIGNAL \RAM1|memRAM~2807_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2808_combout\ : std_logic;
SIGNAL \RAM1|memRAM~814_q\ : std_logic;
SIGNAL \RAM1|memRAM~2827_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2828_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1326_q\ : std_logic;
SIGNAL \RAM1|memRAM~2871_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2872_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1838_q\ : std_logic;
SIGNAL \RAM1|memRAM~2236_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2783_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2784_combout\ : std_logic;
SIGNAL \RAM1|memRAM~430_q\ : std_logic;
SIGNAL \RAM1|memRAM~2815_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2816_combout\ : std_logic;
SIGNAL \RAM1|memRAM~942_q\ : std_logic;
SIGNAL \RAM1|memRAM~2829_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2830_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1454_q\ : std_logic;
SIGNAL \RAM1|memRAM~2879_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2880_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1966_q\ : std_logic;
SIGNAL \RAM1|memRAM~2237_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2238_combout\ : std_logic;
SIGNAL \RAM1|memRAM~78_q\ : std_logic;
SIGNAL \RAM1|memRAM~2793_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2794_combout\ : std_logic;
SIGNAL \RAM1|memRAM~590_q\ : std_logic;
SIGNAL \RAM1|memRAM~2831_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2832_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1102_q\ : std_logic;
SIGNAL \RAM1|memRAM~2857_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2858_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1614_q\ : std_logic;
SIGNAL \RAM1|memRAM~2239_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2769_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2770_combout\ : std_logic;
SIGNAL \RAM1|memRAM~206_q\ : std_logic;
SIGNAL \RAM1|memRAM~2801_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2802_combout\ : std_logic;
SIGNAL \RAM1|memRAM~718_q\ : std_logic;
SIGNAL \RAM1|memRAM~2833_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2834_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1230_q\ : std_logic;
SIGNAL \RAM1|memRAM~2865_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2866_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1742_q\ : std_logic;
SIGNAL \RAM1|memRAM~2240_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2777_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2778_combout\ : std_logic;
SIGNAL \RAM1|memRAM~334_q\ : std_logic;
SIGNAL \RAM1|memRAM~2809_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2810_combout\ : std_logic;
SIGNAL \RAM1|memRAM~846_q\ : std_logic;
SIGNAL \RAM1|memRAM~2835_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2836_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1358_q\ : std_logic;
SIGNAL \RAM1|memRAM~2873_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2874_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1870_q\ : std_logic;
SIGNAL \RAM1|memRAM~2241_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2785_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2786_combout\ : std_logic;
SIGNAL \RAM1|memRAM~462_q\ : std_logic;
SIGNAL \RAM1|memRAM~2817_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2818_combout\ : std_logic;
SIGNAL \RAM1|memRAM~974_q\ : std_logic;
SIGNAL \RAM1|memRAM~2837_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2838_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1486_q\ : std_logic;
SIGNAL \RAM1|memRAM~2881_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2882_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1998_q\ : std_logic;
SIGNAL \RAM1|memRAM~2242_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2243_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2763_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2764_combout\ : std_logic;
SIGNAL \RAM1|memRAM~110_q\ : std_logic;
SIGNAL \RAM1|memRAM~2795_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2796_combout\ : std_logic;
SIGNAL \RAM1|memRAM~622_q\ : std_logic;
SIGNAL \RAM1|memRAM~2839_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2840_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1134_q\ : std_logic;
SIGNAL \RAM1|memRAM~2859_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2860_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1646_q\ : std_logic;
SIGNAL \RAM1|memRAM~2244_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2771_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2772_combout\ : std_logic;
SIGNAL \RAM1|memRAM~238_q\ : std_logic;
SIGNAL \RAM1|memRAM~2803_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2804_combout\ : std_logic;
SIGNAL \RAM1|memRAM~750_q\ : std_logic;
SIGNAL \RAM1|memRAM~2841_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2842_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1262_q\ : std_logic;
SIGNAL \RAM1|memRAM~2867_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2868_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1774_q\ : std_logic;
SIGNAL \RAM1|memRAM~2245_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2779_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2780_combout\ : std_logic;
SIGNAL \RAM1|memRAM~366_q\ : std_logic;
SIGNAL \RAM1|memRAM~2811_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2812_combout\ : std_logic;
SIGNAL \RAM1|memRAM~878_q\ : std_logic;
SIGNAL \RAM1|memRAM~2843_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2844_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1390_q\ : std_logic;
SIGNAL \RAM1|memRAM~2875_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2876_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1902_q\ : std_logic;
SIGNAL \RAM1|memRAM~2246_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2787_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2788_combout\ : std_logic;
SIGNAL \RAM1|memRAM~494_q\ : std_logic;
SIGNAL \RAM1|memRAM~2819_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2820_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1006_q\ : std_logic;
SIGNAL \RAM1|memRAM~2845_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2846_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1518_q\ : std_logic;
SIGNAL \RAM1|memRAM~2883_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2884_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2030_q\ : std_logic;
SIGNAL \RAM1|memRAM~2247_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2248_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2765_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2766_combout\ : std_logic;
SIGNAL \RAM1|memRAM~142_q\ : std_logic;
SIGNAL \RAM1|memRAM~2773_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2774_combout\ : std_logic;
SIGNAL \RAM1|memRAM~270_q\ : std_logic;
SIGNAL \RAM1|memRAM~2781_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2782_combout\ : std_logic;
SIGNAL \RAM1|memRAM~398_q\ : std_logic;
SIGNAL \RAM1|memRAM~2789_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2790_combout\ : std_logic;
SIGNAL \RAM1|memRAM~526_q\ : std_logic;
SIGNAL \RAM1|memRAM~2249_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2797_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2798_combout\ : std_logic;
SIGNAL \RAM1|memRAM~654_q\ : std_logic;
SIGNAL \RAM1|memRAM~2805_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2806_combout\ : std_logic;
SIGNAL \RAM1|memRAM~782_q\ : std_logic;
SIGNAL \RAM1|memRAM~2813_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2814_combout\ : std_logic;
SIGNAL \RAM1|memRAM~910_q\ : std_logic;
SIGNAL \RAM1|memRAM~2821_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2822_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1038_q\ : std_logic;
SIGNAL \RAM1|memRAM~2250_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2847_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2848_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1166_q\ : std_logic;
SIGNAL \RAM1|memRAM~2849_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2850_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1294_q\ : std_logic;
SIGNAL \RAM1|memRAM~2851_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2852_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1422_q\ : std_logic;
SIGNAL \RAM1|memRAM~2853_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2854_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1550_q\ : std_logic;
SIGNAL \RAM1|memRAM~2251_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2861_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2862_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1678_q\ : std_logic;
SIGNAL \RAM1|memRAM~2869_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2870_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1806_q\ : std_logic;
SIGNAL \RAM1|memRAM~2877_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2878_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1934_q\ : std_logic;
SIGNAL \RAM1|memRAM~2885_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2886_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2062_q\ : std_logic;
SIGNAL \RAM1|memRAM~2252_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2253_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2254_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[7]~7_combout\ : std_logic;
SIGNAL \ROM1|memROM~16_combout\ : std_logic;
SIGNAL \decoderInstru1|OUTPUT~3_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1222_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~301_q\ : std_logic;
SIGNAL \ROM1|memROM~15_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1097_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[7]~7_combout\ : std_logic;
SIGNAL \ULA1|ULA8|Somador|saida~0_combout\ : std_logic;
SIGNAL \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2775_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2776_combout\ : std_logic;
SIGNAL \RAM1|memRAM~301_q\ : std_logic;
SIGNAL \RAM1|memRAM~429_q\ : std_logic;
SIGNAL \RAM1|memRAM~2213_combout\ : std_logic;
SIGNAL \RAM1|memRAM~77_q\ : std_logic;
SIGNAL \RAM1|memRAM~205_q\ : std_logic;
SIGNAL \RAM1|memRAM~333_q\ : std_logic;
SIGNAL \RAM1|memRAM~461_q\ : std_logic;
SIGNAL \RAM1|memRAM~2214_combout\ : std_logic;
SIGNAL \RAM1|memRAM~109_q\ : std_logic;
SIGNAL \RAM1|memRAM~237_q\ : std_logic;
SIGNAL \RAM1|memRAM~365_q\ : std_logic;
SIGNAL \RAM1|memRAM~493_q\ : std_logic;
SIGNAL \RAM1|memRAM~2215_combout\ : std_logic;
SIGNAL \RAM1|memRAM~141_q\ : std_logic;
SIGNAL \RAM1|memRAM~269_q\ : std_logic;
SIGNAL \RAM1|memRAM~397_q\ : std_logic;
SIGNAL \RAM1|memRAM~525_q\ : std_logic;
SIGNAL \RAM1|memRAM~2216_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2217_combout\ : std_logic;
SIGNAL \RAM1|memRAM~557_q\ : std_logic;
SIGNAL \RAM1|memRAM~685_q\ : std_logic;
SIGNAL \RAM1|memRAM~813_q\ : std_logic;
SIGNAL \RAM1|memRAM~941_q\ : std_logic;
SIGNAL \RAM1|memRAM~2218_combout\ : std_logic;
SIGNAL \RAM1|memRAM~589_q\ : std_logic;
SIGNAL \RAM1|memRAM~717_q\ : std_logic;
SIGNAL \RAM1|memRAM~845_q\ : std_logic;
SIGNAL \RAM1|memRAM~973_q\ : std_logic;
SIGNAL \RAM1|memRAM~2219_combout\ : std_logic;
SIGNAL \RAM1|memRAM~621_q\ : std_logic;
SIGNAL \RAM1|memRAM~749_q\ : std_logic;
SIGNAL \RAM1|memRAM~877_q\ : std_logic;
SIGNAL \RAM1|memRAM~1005_q\ : std_logic;
SIGNAL \RAM1|memRAM~2220_combout\ : std_logic;
SIGNAL \RAM1|memRAM~653_q\ : std_logic;
SIGNAL \RAM1|memRAM~781_q\ : std_logic;
SIGNAL \RAM1|memRAM~909_q\ : std_logic;
SIGNAL \RAM1|memRAM~1037_q\ : std_logic;
SIGNAL \RAM1|memRAM~2221_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2222_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1069_q\ : std_logic;
SIGNAL \RAM1|memRAM~1101_q\ : std_logic;
SIGNAL \RAM1|memRAM~1133_q\ : std_logic;
SIGNAL \RAM1|memRAM~1165_q\ : std_logic;
SIGNAL \RAM1|memRAM~2223_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1197_q\ : std_logic;
SIGNAL \RAM1|memRAM~1229_q\ : std_logic;
SIGNAL \RAM1|memRAM~1261_q\ : std_logic;
SIGNAL \RAM1|memRAM~1293_q\ : std_logic;
SIGNAL \RAM1|memRAM~2224_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1325_q\ : std_logic;
SIGNAL \RAM1|memRAM~1357_q\ : std_logic;
SIGNAL \RAM1|memRAM~1389_q\ : std_logic;
SIGNAL \RAM1|memRAM~1421_q\ : std_logic;
SIGNAL \RAM1|memRAM~2225_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1453_q\ : std_logic;
SIGNAL \RAM1|memRAM~1485_q\ : std_logic;
SIGNAL \RAM1|memRAM~1517_q\ : std_logic;
SIGNAL \RAM1|memRAM~1549_q\ : std_logic;
SIGNAL \RAM1|memRAM~2226_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2227_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1581_q\ : std_logic;
SIGNAL \RAM1|memRAM~1709_q\ : std_logic;
SIGNAL \RAM1|memRAM~1837_q\ : std_logic;
SIGNAL \RAM1|memRAM~1965_q\ : std_logic;
SIGNAL \RAM1|memRAM~2228_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1613_q\ : std_logic;
SIGNAL \RAM1|memRAM~1741_q\ : std_logic;
SIGNAL \RAM1|memRAM~1869_q\ : std_logic;
SIGNAL \RAM1|memRAM~1997_q\ : std_logic;
SIGNAL \RAM1|memRAM~2229_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1645_q\ : std_logic;
SIGNAL \RAM1|memRAM~1773_q\ : std_logic;
SIGNAL \RAM1|memRAM~1901_q\ : std_logic;
SIGNAL \RAM1|memRAM~2029_q\ : std_logic;
SIGNAL \RAM1|memRAM~2230_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1677_q\ : std_logic;
SIGNAL \RAM1|memRAM~1805_q\ : std_logic;
SIGNAL \RAM1|memRAM~1933_q\ : std_logic;
SIGNAL \RAM1|memRAM~2061_q\ : std_logic;
SIGNAL \RAM1|memRAM~2231_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2232_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2233_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[6]~6_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~300_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1092_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[6]~6_combout\ : std_logic;
SIGNAL \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2823_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2824_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1067_q\ : std_logic;
SIGNAL \RAM1|memRAM~1579_q\ : std_logic;
SIGNAL \RAM1|memRAM~2171_combout\ : std_logic;
SIGNAL \RAM1|memRAM~171_q\ : std_logic;
SIGNAL \RAM1|memRAM~683_q\ : std_logic;
SIGNAL \RAM1|memRAM~1195_q\ : std_logic;
SIGNAL \RAM1|memRAM~1707_q\ : std_logic;
SIGNAL \RAM1|memRAM~2172_combout\ : std_logic;
SIGNAL \RAM1|memRAM~299_q\ : std_logic;
SIGNAL \RAM1|memRAM~811_q\ : std_logic;
SIGNAL \RAM1|memRAM~1323_q\ : std_logic;
SIGNAL \RAM1|memRAM~1835_q\ : std_logic;
SIGNAL \RAM1|memRAM~2173_combout\ : std_logic;
SIGNAL \RAM1|memRAM~427_q\ : std_logic;
SIGNAL \RAM1|memRAM~939_q\ : std_logic;
SIGNAL \RAM1|memRAM~1451_q\ : std_logic;
SIGNAL \RAM1|memRAM~1963_q\ : std_logic;
SIGNAL \RAM1|memRAM~2174_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2175_combout\ : std_logic;
SIGNAL \RAM1|memRAM~75_q\ : std_logic;
SIGNAL \RAM1|memRAM~587_q\ : std_logic;
SIGNAL \RAM1|memRAM~1099_q\ : std_logic;
SIGNAL \RAM1|memRAM~1611_q\ : std_logic;
SIGNAL \RAM1|memRAM~2176_combout\ : std_logic;
SIGNAL \RAM1|memRAM~203_q\ : std_logic;
SIGNAL \RAM1|memRAM~715_q\ : std_logic;
SIGNAL \RAM1|memRAM~1227_q\ : std_logic;
SIGNAL \RAM1|memRAM~1739_q\ : std_logic;
SIGNAL \RAM1|memRAM~2177_combout\ : std_logic;
SIGNAL \RAM1|memRAM~331_q\ : std_logic;
SIGNAL \RAM1|memRAM~843_q\ : std_logic;
SIGNAL \RAM1|memRAM~1355_q\ : std_logic;
SIGNAL \RAM1|memRAM~1867_q\ : std_logic;
SIGNAL \RAM1|memRAM~2178_combout\ : std_logic;
SIGNAL \RAM1|memRAM~459_q\ : std_logic;
SIGNAL \RAM1|memRAM~971_q\ : std_logic;
SIGNAL \RAM1|memRAM~1483_q\ : std_logic;
SIGNAL \RAM1|memRAM~1995_q\ : std_logic;
SIGNAL \RAM1|memRAM~2179_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2180_combout\ : std_logic;
SIGNAL \RAM1|memRAM~107_q\ : std_logic;
SIGNAL \RAM1|memRAM~619_q\ : std_logic;
SIGNAL \RAM1|memRAM~1131_q\ : std_logic;
SIGNAL \RAM1|memRAM~1643_q\ : std_logic;
SIGNAL \RAM1|memRAM~2181_combout\ : std_logic;
SIGNAL \RAM1|memRAM~235_q\ : std_logic;
SIGNAL \RAM1|memRAM~747_q\ : std_logic;
SIGNAL \RAM1|memRAM~1259_q\ : std_logic;
SIGNAL \RAM1|memRAM~1771_q\ : std_logic;
SIGNAL \RAM1|memRAM~2182_combout\ : std_logic;
SIGNAL \RAM1|memRAM~363_q\ : std_logic;
SIGNAL \RAM1|memRAM~875_q\ : std_logic;
SIGNAL \RAM1|memRAM~1387_q\ : std_logic;
SIGNAL \RAM1|memRAM~1899_q\ : std_logic;
SIGNAL \RAM1|memRAM~2183_combout\ : std_logic;
SIGNAL \RAM1|memRAM~491_q\ : std_logic;
SIGNAL \RAM1|memRAM~1003_q\ : std_logic;
SIGNAL \RAM1|memRAM~1515_q\ : std_logic;
SIGNAL \RAM1|memRAM~2027_q\ : std_logic;
SIGNAL \RAM1|memRAM~2184_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2185_combout\ : std_logic;
SIGNAL \RAM1|memRAM~139_q\ : std_logic;
SIGNAL \RAM1|memRAM~267_q\ : std_logic;
SIGNAL \RAM1|memRAM~395_q\ : std_logic;
SIGNAL \RAM1|memRAM~523_q\ : std_logic;
SIGNAL \RAM1|memRAM~2186_combout\ : std_logic;
SIGNAL \RAM1|memRAM~651_q\ : std_logic;
SIGNAL \RAM1|memRAM~779_q\ : std_logic;
SIGNAL \RAM1|memRAM~907_q\ : std_logic;
SIGNAL \RAM1|memRAM~1035_q\ : std_logic;
SIGNAL \RAM1|memRAM~2187_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1163_q\ : std_logic;
SIGNAL \RAM1|memRAM~1291_q\ : std_logic;
SIGNAL \RAM1|memRAM~1419_q\ : std_logic;
SIGNAL \RAM1|memRAM~1547_q\ : std_logic;
SIGNAL \RAM1|memRAM~2188_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1675_q\ : std_logic;
SIGNAL \RAM1|memRAM~1803_q\ : std_logic;
SIGNAL \RAM1|memRAM~1931_q\ : std_logic;
SIGNAL \RAM1|memRAM~2059_q\ : std_logic;
SIGNAL \RAM1|memRAM~2189_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2190_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2191_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[4]~4_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~298_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1082_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[4]~4_combout\ : std_logic;
SIGNAL \ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA5|Somador|cOut~combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1088_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[5]~4_combout\ : std_logic;
SIGNAL \RAM1|memRAM~44_q\ : std_logic;
SIGNAL \RAM1|memRAM~76_q\ : std_logic;
SIGNAL \RAM1|memRAM~108_q\ : std_logic;
SIGNAL \RAM1|memRAM~140_q\ : std_logic;
SIGNAL \RAM1|memRAM~2192_combout\ : std_logic;
SIGNAL \RAM1|memRAM~556_q\ : std_logic;
SIGNAL \RAM1|memRAM~588_q\ : std_logic;
SIGNAL \RAM1|memRAM~620_q\ : std_logic;
SIGNAL \RAM1|memRAM~652_q\ : std_logic;
SIGNAL \RAM1|memRAM~2193_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1068_q\ : std_logic;
SIGNAL \RAM1|memRAM~1100_q\ : std_logic;
SIGNAL \RAM1|memRAM~1132_q\ : std_logic;
SIGNAL \RAM1|memRAM~1164_q\ : std_logic;
SIGNAL \RAM1|memRAM~2194_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1580_q\ : std_logic;
SIGNAL \RAM1|memRAM~1612_q\ : std_logic;
SIGNAL \RAM1|memRAM~1644_q\ : std_logic;
SIGNAL \RAM1|memRAM~1676_q\ : std_logic;
SIGNAL \RAM1|memRAM~2195_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2196_combout\ : std_logic;
SIGNAL \RAM1|memRAM~172_q\ : std_logic;
SIGNAL \RAM1|memRAM~204_q\ : std_logic;
SIGNAL \RAM1|memRAM~236_q\ : std_logic;
SIGNAL \RAM1|memRAM~268_q\ : std_logic;
SIGNAL \RAM1|memRAM~2197_combout\ : std_logic;
SIGNAL \RAM1|memRAM~684_q\ : std_logic;
SIGNAL \RAM1|memRAM~716_q\ : std_logic;
SIGNAL \RAM1|memRAM~748_q\ : std_logic;
SIGNAL \RAM1|memRAM~780_q\ : std_logic;
SIGNAL \RAM1|memRAM~2198_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1196_q\ : std_logic;
SIGNAL \RAM1|memRAM~1228_q\ : std_logic;
SIGNAL \RAM1|memRAM~1260_q\ : std_logic;
SIGNAL \RAM1|memRAM~1292_q\ : std_logic;
SIGNAL \RAM1|memRAM~2199_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1708_q\ : std_logic;
SIGNAL \RAM1|memRAM~1740_q\ : std_logic;
SIGNAL \RAM1|memRAM~1772_q\ : std_logic;
SIGNAL \RAM1|memRAM~1804_q\ : std_logic;
SIGNAL \RAM1|memRAM~2200_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2201_combout\ : std_logic;
SIGNAL \RAM1|memRAM~300_q\ : std_logic;
SIGNAL \RAM1|memRAM~332_q\ : std_logic;
SIGNAL \RAM1|memRAM~364_q\ : std_logic;
SIGNAL \RAM1|memRAM~396_q\ : std_logic;
SIGNAL \RAM1|memRAM~2202_combout\ : std_logic;
SIGNAL \RAM1|memRAM~812_q\ : std_logic;
SIGNAL \RAM1|memRAM~844_q\ : std_logic;
SIGNAL \RAM1|memRAM~876_q\ : std_logic;
SIGNAL \RAM1|memRAM~908_q\ : std_logic;
SIGNAL \RAM1|memRAM~2203_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1324_q\ : std_logic;
SIGNAL \RAM1|memRAM~1356_q\ : std_logic;
SIGNAL \RAM1|memRAM~1388_q\ : std_logic;
SIGNAL \RAM1|memRAM~1420_q\ : std_logic;
SIGNAL \RAM1|memRAM~2204_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1836_q\ : std_logic;
SIGNAL \RAM1|memRAM~1868_q\ : std_logic;
SIGNAL \RAM1|memRAM~1900_q\ : std_logic;
SIGNAL \RAM1|memRAM~1932_q\ : std_logic;
SIGNAL \RAM1|memRAM~2205_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2206_combout\ : std_logic;
SIGNAL \RAM1|memRAM~428_q\ : std_logic;
SIGNAL \RAM1|memRAM~940_q\ : std_logic;
SIGNAL \RAM1|memRAM~1452_q\ : std_logic;
SIGNAL \RAM1|memRAM~1964_q\ : std_logic;
SIGNAL \RAM1|memRAM~2207_combout\ : std_logic;
SIGNAL \RAM1|memRAM~460_q\ : std_logic;
SIGNAL \RAM1|memRAM~972_q\ : std_logic;
SIGNAL \RAM1|memRAM~1484_q\ : std_logic;
SIGNAL \RAM1|memRAM~1996_q\ : std_logic;
SIGNAL \RAM1|memRAM~2208_combout\ : std_logic;
SIGNAL \RAM1|memRAM~492_q\ : std_logic;
SIGNAL \RAM1|memRAM~1004_q\ : std_logic;
SIGNAL \RAM1|memRAM~1516_q\ : std_logic;
SIGNAL \RAM1|memRAM~2028_q\ : std_logic;
SIGNAL \RAM1|memRAM~2209_combout\ : std_logic;
SIGNAL \RAM1|memRAM~524_q\ : std_logic;
SIGNAL \RAM1|memRAM~1036_q\ : std_logic;
SIGNAL \RAM1|memRAM~1548_q\ : std_logic;
SIGNAL \RAM1|memRAM~2060_q\ : std_logic;
SIGNAL \RAM1|memRAM~2210_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2211_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2212_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[5]~5_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~299_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1087_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[5]~5_combout\ : std_logic;
SIGNAL \ULA1|ULA6|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2767_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2768_combout\ : std_logic;
SIGNAL \RAM1|memRAM~170_q\ : std_logic;
SIGNAL \RAM1|memRAM~298_q\ : std_logic;
SIGNAL \RAM1|memRAM~426_q\ : std_logic;
SIGNAL \RAM1|memRAM~2150_combout\ : std_logic;
SIGNAL \RAM1|memRAM~74_q\ : std_logic;
SIGNAL \RAM1|memRAM~202_q\ : std_logic;
SIGNAL \RAM1|memRAM~330_q\ : std_logic;
SIGNAL \RAM1|memRAM~458_q\ : std_logic;
SIGNAL \RAM1|memRAM~2151_combout\ : std_logic;
SIGNAL \RAM1|memRAM~106_q\ : std_logic;
SIGNAL \RAM1|memRAM~234_q\ : std_logic;
SIGNAL \RAM1|memRAM~362_q\ : std_logic;
SIGNAL \RAM1|memRAM~490_q\ : std_logic;
SIGNAL \RAM1|memRAM~2152_combout\ : std_logic;
SIGNAL \RAM1|memRAM~138_q\ : std_logic;
SIGNAL \RAM1|memRAM~266_q\ : std_logic;
SIGNAL \RAM1|memRAM~394_q\ : std_logic;
SIGNAL \RAM1|memRAM~522_q\ : std_logic;
SIGNAL \RAM1|memRAM~2153_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2154_combout\ : std_logic;
SIGNAL \RAM1|memRAM~554_q\ : std_logic;
SIGNAL \RAM1|memRAM~682_q\ : std_logic;
SIGNAL \RAM1|memRAM~810_q\ : std_logic;
SIGNAL \RAM1|memRAM~938_q\ : std_logic;
SIGNAL \RAM1|memRAM~2155_combout\ : std_logic;
SIGNAL \RAM1|memRAM~586_q\ : std_logic;
SIGNAL \RAM1|memRAM~714_q\ : std_logic;
SIGNAL \RAM1|memRAM~842_q\ : std_logic;
SIGNAL \RAM1|memRAM~970_q\ : std_logic;
SIGNAL \RAM1|memRAM~2156_combout\ : std_logic;
SIGNAL \RAM1|memRAM~618_q\ : std_logic;
SIGNAL \RAM1|memRAM~746_q\ : std_logic;
SIGNAL \RAM1|memRAM~874_q\ : std_logic;
SIGNAL \RAM1|memRAM~1002_q\ : std_logic;
SIGNAL \RAM1|memRAM~2157_combout\ : std_logic;
SIGNAL \RAM1|memRAM~650_q\ : std_logic;
SIGNAL \RAM1|memRAM~778_q\ : std_logic;
SIGNAL \RAM1|memRAM~906_q\ : std_logic;
SIGNAL \RAM1|memRAM~1034_q\ : std_logic;
SIGNAL \RAM1|memRAM~2158_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2159_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1066_q\ : std_logic;
SIGNAL \RAM1|memRAM~1194_q\ : std_logic;
SIGNAL \RAM1|memRAM~1322_q\ : std_logic;
SIGNAL \RAM1|memRAM~1450_q\ : std_logic;
SIGNAL \RAM1|memRAM~2160_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1098_q\ : std_logic;
SIGNAL \RAM1|memRAM~1226_q\ : std_logic;
SIGNAL \RAM1|memRAM~1354_q\ : std_logic;
SIGNAL \RAM1|memRAM~1482_q\ : std_logic;
SIGNAL \RAM1|memRAM~2161_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1130_q\ : std_logic;
SIGNAL \RAM1|memRAM~1258_q\ : std_logic;
SIGNAL \RAM1|memRAM~1386_q\ : std_logic;
SIGNAL \RAM1|memRAM~1514_q\ : std_logic;
SIGNAL \RAM1|memRAM~2162_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1162_q\ : std_logic;
SIGNAL \RAM1|memRAM~1290_q\ : std_logic;
SIGNAL \RAM1|memRAM~1418_q\ : std_logic;
SIGNAL \RAM1|memRAM~1546_q\ : std_logic;
SIGNAL \RAM1|memRAM~2163_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2164_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1578_q\ : std_logic;
SIGNAL \RAM1|memRAM~1706_q\ : std_logic;
SIGNAL \RAM1|memRAM~1834_q\ : std_logic;
SIGNAL \RAM1|memRAM~1962_q\ : std_logic;
SIGNAL \RAM1|memRAM~2165_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1610_q\ : std_logic;
SIGNAL \RAM1|memRAM~1738_q\ : std_logic;
SIGNAL \RAM1|memRAM~1866_q\ : std_logic;
SIGNAL \RAM1|memRAM~1994_q\ : std_logic;
SIGNAL \RAM1|memRAM~2166_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1642_q\ : std_logic;
SIGNAL \RAM1|memRAM~1770_q\ : std_logic;
SIGNAL \RAM1|memRAM~1898_q\ : std_logic;
SIGNAL \RAM1|memRAM~2026_q\ : std_logic;
SIGNAL \RAM1|memRAM~2167_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1674_q\ : std_logic;
SIGNAL \RAM1|memRAM~1802_q\ : std_logic;
SIGNAL \RAM1|memRAM~1930_q\ : std_logic;
SIGNAL \RAM1|memRAM~2058_q\ : std_logic;
SIGNAL \RAM1|memRAM~2168_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2169_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2170_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[3]~3_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~297_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1077_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[3]~3_combout\ : std_logic;
SIGNAL \ULA1|ULA4|Somador|cOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2761_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2762_combout\ : std_logic;
SIGNAL \RAM1|memRAM~73_q\ : std_logic;
SIGNAL \RAM1|memRAM~105_q\ : std_logic;
SIGNAL \RAM1|memRAM~137_q\ : std_logic;
SIGNAL \RAM1|memRAM~2129_combout\ : std_logic;
SIGNAL \RAM1|memRAM~553_q\ : std_logic;
SIGNAL \RAM1|memRAM~585_q\ : std_logic;
SIGNAL \RAM1|memRAM~617_q\ : std_logic;
SIGNAL \RAM1|memRAM~649_q\ : std_logic;
SIGNAL \RAM1|memRAM~2130_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1065_q\ : std_logic;
SIGNAL \RAM1|memRAM~1097_q\ : std_logic;
SIGNAL \RAM1|memRAM~1129_q\ : std_logic;
SIGNAL \RAM1|memRAM~1161_q\ : std_logic;
SIGNAL \RAM1|memRAM~2131_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1577_q\ : std_logic;
SIGNAL \RAM1|memRAM~1609_q\ : std_logic;
SIGNAL \RAM1|memRAM~1641_q\ : std_logic;
SIGNAL \RAM1|memRAM~1673_q\ : std_logic;
SIGNAL \RAM1|memRAM~2132_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2133_combout\ : std_logic;
SIGNAL \RAM1|memRAM~169_q\ : std_logic;
SIGNAL \RAM1|memRAM~201_q\ : std_logic;
SIGNAL \RAM1|memRAM~233_q\ : std_logic;
SIGNAL \RAM1|memRAM~265_q\ : std_logic;
SIGNAL \RAM1|memRAM~2134_combout\ : std_logic;
SIGNAL \RAM1|memRAM~681_q\ : std_logic;
SIGNAL \RAM1|memRAM~713_q\ : std_logic;
SIGNAL \RAM1|memRAM~745_q\ : std_logic;
SIGNAL \RAM1|memRAM~777_q\ : std_logic;
SIGNAL \RAM1|memRAM~2135_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1193_q\ : std_logic;
SIGNAL \RAM1|memRAM~1225_q\ : std_logic;
SIGNAL \RAM1|memRAM~1257_q\ : std_logic;
SIGNAL \RAM1|memRAM~1289_q\ : std_logic;
SIGNAL \RAM1|memRAM~2136_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1705_q\ : std_logic;
SIGNAL \RAM1|memRAM~1737_q\ : std_logic;
SIGNAL \RAM1|memRAM~1769_q\ : std_logic;
SIGNAL \RAM1|memRAM~1801_q\ : std_logic;
SIGNAL \RAM1|memRAM~2137_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2138_combout\ : std_logic;
SIGNAL \RAM1|memRAM~297_q\ : std_logic;
SIGNAL \RAM1|memRAM~809_q\ : std_logic;
SIGNAL \RAM1|memRAM~1321_q\ : std_logic;
SIGNAL \RAM1|memRAM~1833_q\ : std_logic;
SIGNAL \RAM1|memRAM~2139_combout\ : std_logic;
SIGNAL \RAM1|memRAM~329_q\ : std_logic;
SIGNAL \RAM1|memRAM~841_q\ : std_logic;
SIGNAL \RAM1|memRAM~1353_q\ : std_logic;
SIGNAL \RAM1|memRAM~1865_q\ : std_logic;
SIGNAL \RAM1|memRAM~2140_combout\ : std_logic;
SIGNAL \RAM1|memRAM~361_q\ : std_logic;
SIGNAL \RAM1|memRAM~873_q\ : std_logic;
SIGNAL \RAM1|memRAM~1385_q\ : std_logic;
SIGNAL \RAM1|memRAM~1897_q\ : std_logic;
SIGNAL \RAM1|memRAM~2141_combout\ : std_logic;
SIGNAL \RAM1|memRAM~393_q\ : std_logic;
SIGNAL \RAM1|memRAM~905_q\ : std_logic;
SIGNAL \RAM1|memRAM~1417_q\ : std_logic;
SIGNAL \RAM1|memRAM~1929_q\ : std_logic;
SIGNAL \RAM1|memRAM~2142_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2143_combout\ : std_logic;
SIGNAL \RAM1|memRAM~425_q\ : std_logic;
SIGNAL \RAM1|memRAM~457_q\ : std_logic;
SIGNAL \RAM1|memRAM~489_q\ : std_logic;
SIGNAL \RAM1|memRAM~521_q\ : std_logic;
SIGNAL \RAM1|memRAM~2144_combout\ : std_logic;
SIGNAL \RAM1|memRAM~937_q\ : std_logic;
SIGNAL \RAM1|memRAM~969_q\ : std_logic;
SIGNAL \RAM1|memRAM~1001_q\ : std_logic;
SIGNAL \RAM1|memRAM~1033_q\ : std_logic;
SIGNAL \RAM1|memRAM~2145_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1449_q\ : std_logic;
SIGNAL \RAM1|memRAM~1481_q\ : std_logic;
SIGNAL \RAM1|memRAM~1513_q\ : std_logic;
SIGNAL \RAM1|memRAM~1545_q\ : std_logic;
SIGNAL \RAM1|memRAM~2146_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1961_q\ : std_logic;
SIGNAL \RAM1|memRAM~1993_q\ : std_logic;
SIGNAL \RAM1|memRAM~2025_q\ : std_logic;
SIGNAL \RAM1|memRAM~2057_q\ : std_logic;
SIGNAL \RAM1|memRAM~2147_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2148_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2149_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[2]~2_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~296_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1072_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[2]~2_combout\ : std_logic;
SIGNAL \ULA1|ULA3|InverterOuNao|saida_MUX[0]~2_combout\ : std_logic;
SIGNAL \ULA1|ULA3|InverterOuNao|saida_MUX[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA3|Somador|cOut~combout\ : std_logic;
SIGNAL \ULA1|ULA4|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2791_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2792_combout\ : std_logic;
SIGNAL \RAM1|memRAM~552_q\ : std_logic;
SIGNAL \RAM1|memRAM~1064_q\ : std_logic;
SIGNAL \RAM1|memRAM~1576_q\ : std_logic;
SIGNAL \RAM1|memRAM~2108_combout\ : std_logic;
SIGNAL \RAM1|memRAM~168_q\ : std_logic;
SIGNAL \RAM1|memRAM~680_q\ : std_logic;
SIGNAL \RAM1|memRAM~1192_q\ : std_logic;
SIGNAL \RAM1|memRAM~1704_q\ : std_logic;
SIGNAL \RAM1|memRAM~2109_combout\ : std_logic;
SIGNAL \RAM1|memRAM~296_q\ : std_logic;
SIGNAL \RAM1|memRAM~808_q\ : std_logic;
SIGNAL \RAM1|memRAM~1320_q\ : std_logic;
SIGNAL \RAM1|memRAM~1832_q\ : std_logic;
SIGNAL \RAM1|memRAM~2110_combout\ : std_logic;
SIGNAL \RAM1|memRAM~424_q\ : std_logic;
SIGNAL \RAM1|memRAM~936_q\ : std_logic;
SIGNAL \RAM1|memRAM~1448_q\ : std_logic;
SIGNAL \RAM1|memRAM~1960_q\ : std_logic;
SIGNAL \RAM1|memRAM~2111_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2112_combout\ : std_logic;
SIGNAL \RAM1|memRAM~72_q\ : std_logic;
SIGNAL \RAM1|memRAM~584_q\ : std_logic;
SIGNAL \RAM1|memRAM~1096_q\ : std_logic;
SIGNAL \RAM1|memRAM~1608_q\ : std_logic;
SIGNAL \RAM1|memRAM~2113_combout\ : std_logic;
SIGNAL \RAM1|memRAM~200_q\ : std_logic;
SIGNAL \RAM1|memRAM~712_q\ : std_logic;
SIGNAL \RAM1|memRAM~1224_q\ : std_logic;
SIGNAL \RAM1|memRAM~1736_q\ : std_logic;
SIGNAL \RAM1|memRAM~2114_combout\ : std_logic;
SIGNAL \RAM1|memRAM~328_q\ : std_logic;
SIGNAL \RAM1|memRAM~840_q\ : std_logic;
SIGNAL \RAM1|memRAM~1352_q\ : std_logic;
SIGNAL \RAM1|memRAM~1864_q\ : std_logic;
SIGNAL \RAM1|memRAM~2115_combout\ : std_logic;
SIGNAL \RAM1|memRAM~456_q\ : std_logic;
SIGNAL \RAM1|memRAM~968_q\ : std_logic;
SIGNAL \RAM1|memRAM~1480_q\ : std_logic;
SIGNAL \RAM1|memRAM~1992_q\ : std_logic;
SIGNAL \RAM1|memRAM~2116_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2117_combout\ : std_logic;
SIGNAL \RAM1|memRAM~104_q\ : std_logic;
SIGNAL \RAM1|memRAM~616_q\ : std_logic;
SIGNAL \RAM1|memRAM~1128_q\ : std_logic;
SIGNAL \RAM1|memRAM~1640_q\ : std_logic;
SIGNAL \RAM1|memRAM~2118_combout\ : std_logic;
SIGNAL \RAM1|memRAM~232_q\ : std_logic;
SIGNAL \RAM1|memRAM~744_q\ : std_logic;
SIGNAL \RAM1|memRAM~1256_q\ : std_logic;
SIGNAL \RAM1|memRAM~1768_q\ : std_logic;
SIGNAL \RAM1|memRAM~2119_combout\ : std_logic;
SIGNAL \RAM1|memRAM~360_q\ : std_logic;
SIGNAL \RAM1|memRAM~872_q\ : std_logic;
SIGNAL \RAM1|memRAM~1384_q\ : std_logic;
SIGNAL \RAM1|memRAM~1896_q\ : std_logic;
SIGNAL \RAM1|memRAM~2120_combout\ : std_logic;
SIGNAL \RAM1|memRAM~488_q\ : std_logic;
SIGNAL \RAM1|memRAM~1000_q\ : std_logic;
SIGNAL \RAM1|memRAM~1512_q\ : std_logic;
SIGNAL \RAM1|memRAM~2024_q\ : std_logic;
SIGNAL \RAM1|memRAM~2121_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2122_combout\ : std_logic;
SIGNAL \RAM1|memRAM~136_q\ : std_logic;
SIGNAL \RAM1|memRAM~648_q\ : std_logic;
SIGNAL \RAM1|memRAM~1160_q\ : std_logic;
SIGNAL \RAM1|memRAM~1672_q\ : std_logic;
SIGNAL \RAM1|memRAM~2123_combout\ : std_logic;
SIGNAL \RAM1|memRAM~264_q\ : std_logic;
SIGNAL \RAM1|memRAM~776_q\ : std_logic;
SIGNAL \RAM1|memRAM~1288_q\ : std_logic;
SIGNAL \RAM1|memRAM~1800_q\ : std_logic;
SIGNAL \RAM1|memRAM~2124_combout\ : std_logic;
SIGNAL \RAM1|memRAM~392_q\ : std_logic;
SIGNAL \RAM1|memRAM~904_q\ : std_logic;
SIGNAL \RAM1|memRAM~1416_q\ : std_logic;
SIGNAL \RAM1|memRAM~1928_q\ : std_logic;
SIGNAL \RAM1|memRAM~2125_combout\ : std_logic;
SIGNAL \RAM1|memRAM~520_q\ : std_logic;
SIGNAL \RAM1|memRAM~1032_q\ : std_logic;
SIGNAL \RAM1|memRAM~1544_q\ : std_logic;
SIGNAL \RAM1|memRAM~2056_q\ : std_logic;
SIGNAL \RAM1|memRAM~2126_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2127_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2128_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[1]~1_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~295_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1067_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[1]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA3|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA3|Somador|saida~0_combout\ : std_logic;
SIGNAL \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2759_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2760_combout\ : std_logic;
SIGNAL \RAM1|memRAM~65_q\ : std_logic;
SIGNAL \RAM1|memRAM~97_q\ : std_logic;
SIGNAL \RAM1|memRAM~129_q\ : std_logic;
SIGNAL \RAM1|memRAM~161_q\ : std_logic;
SIGNAL \RAM1|memRAM~2633_combout\ : std_logic;
SIGNAL \RAM1|memRAM~577_q\ : std_logic;
SIGNAL \RAM1|memRAM~609_q\ : std_logic;
SIGNAL \RAM1|memRAM~641_q\ : std_logic;
SIGNAL \RAM1|memRAM~673_q\ : std_logic;
SIGNAL \RAM1|memRAM~2634_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1089_q\ : std_logic;
SIGNAL \RAM1|memRAM~1121_q\ : std_logic;
SIGNAL \RAM1|memRAM~1153_q\ : std_logic;
SIGNAL \RAM1|memRAM~1185_q\ : std_logic;
SIGNAL \RAM1|memRAM~2635_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1601_q\ : std_logic;
SIGNAL \RAM1|memRAM~1633_q\ : std_logic;
SIGNAL \RAM1|memRAM~1665_q\ : std_logic;
SIGNAL \RAM1|memRAM~1697_q\ : std_logic;
SIGNAL \RAM1|memRAM~2636_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2637_combout\ : std_logic;
SIGNAL \RAM1|memRAM~193_q\ : std_logic;
SIGNAL \RAM1|memRAM~225_q\ : std_logic;
SIGNAL \RAM1|memRAM~257_q\ : std_logic;
SIGNAL \RAM1|memRAM~289_q\ : std_logic;
SIGNAL \RAM1|memRAM~2638_combout\ : std_logic;
SIGNAL \RAM1|memRAM~705_q\ : std_logic;
SIGNAL \RAM1|memRAM~737_q\ : std_logic;
SIGNAL \RAM1|memRAM~769_q\ : std_logic;
SIGNAL \RAM1|memRAM~801_q\ : std_logic;
SIGNAL \RAM1|memRAM~2639_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1217_q\ : std_logic;
SIGNAL \RAM1|memRAM~1249_q\ : std_logic;
SIGNAL \RAM1|memRAM~1281_q\ : std_logic;
SIGNAL \RAM1|memRAM~1313_q\ : std_logic;
SIGNAL \RAM1|memRAM~2640_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1729_q\ : std_logic;
SIGNAL \RAM1|memRAM~1761_q\ : std_logic;
SIGNAL \RAM1|memRAM~1793_q\ : std_logic;
SIGNAL \RAM1|memRAM~1825_q\ : std_logic;
SIGNAL \RAM1|memRAM~2641_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2642_combout\ : std_logic;
SIGNAL \RAM1|memRAM~321_q\ : std_logic;
SIGNAL \RAM1|memRAM~353_q\ : std_logic;
SIGNAL \RAM1|memRAM~385_q\ : std_logic;
SIGNAL \RAM1|memRAM~417_q\ : std_logic;
SIGNAL \RAM1|memRAM~2643_combout\ : std_logic;
SIGNAL \RAM1|memRAM~833_q\ : std_logic;
SIGNAL \RAM1|memRAM~865_q\ : std_logic;
SIGNAL \RAM1|memRAM~897_q\ : std_logic;
SIGNAL \RAM1|memRAM~929_q\ : std_logic;
SIGNAL \RAM1|memRAM~2644_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1345_q\ : std_logic;
SIGNAL \RAM1|memRAM~1377_q\ : std_logic;
SIGNAL \RAM1|memRAM~1409_q\ : std_logic;
SIGNAL \RAM1|memRAM~1441_q\ : std_logic;
SIGNAL \RAM1|memRAM~2645_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1857_q\ : std_logic;
SIGNAL \RAM1|memRAM~1889_q\ : std_logic;
SIGNAL \RAM1|memRAM~1921_q\ : std_logic;
SIGNAL \RAM1|memRAM~1953_q\ : std_logic;
SIGNAL \RAM1|memRAM~2646_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2647_combout\ : std_logic;
SIGNAL \RAM1|memRAM~449_q\ : std_logic;
SIGNAL \RAM1|memRAM~961_q\ : std_logic;
SIGNAL \RAM1|memRAM~1473_q\ : std_logic;
SIGNAL \RAM1|memRAM~1985_q\ : std_logic;
SIGNAL \RAM1|memRAM~2648_combout\ : std_logic;
SIGNAL \RAM1|memRAM~481_q\ : std_logic;
SIGNAL \RAM1|memRAM~993_q\ : std_logic;
SIGNAL \RAM1|memRAM~1505_q\ : std_logic;
SIGNAL \RAM1|memRAM~2017_q\ : std_logic;
SIGNAL \RAM1|memRAM~2649_combout\ : std_logic;
SIGNAL \RAM1|memRAM~513_q\ : std_logic;
SIGNAL \RAM1|memRAM~1025_q\ : std_logic;
SIGNAL \RAM1|memRAM~1537_q\ : std_logic;
SIGNAL \RAM1|memRAM~2049_q\ : std_logic;
SIGNAL \RAM1|memRAM~2650_combout\ : std_logic;
SIGNAL \RAM1|memRAM~545_q\ : std_logic;
SIGNAL \RAM1|memRAM~1057_q\ : std_logic;
SIGNAL \RAM1|memRAM~1569_q\ : std_logic;
SIGNAL \RAM1|memRAM~2081_q\ : std_logic;
SIGNAL \RAM1|memRAM~2651_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2652_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2653_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[26]~27_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[26]~28_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~320_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1192_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[26]~26_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1198_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[27]~26_combout\ : std_logic;
SIGNAL \ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA28|Somador|saida~0_combout\ : std_logic;
SIGNAL \ULA1|ULA28|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA28|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \RAM1|memRAM~66_q\ : std_logic;
SIGNAL \RAM1|memRAM~194_q\ : std_logic;
SIGNAL \RAM1|memRAM~322_q\ : std_logic;
SIGNAL \RAM1|memRAM~450_q\ : std_logic;
SIGNAL \RAM1|memRAM~2654_combout\ : std_logic;
SIGNAL \RAM1|memRAM~98_q\ : std_logic;
SIGNAL \RAM1|memRAM~226_q\ : std_logic;
SIGNAL \RAM1|memRAM~354_q\ : std_logic;
SIGNAL \RAM1|memRAM~482_q\ : std_logic;
SIGNAL \RAM1|memRAM~2655_combout\ : std_logic;
SIGNAL \RAM1|memRAM~130_q\ : std_logic;
SIGNAL \RAM1|memRAM~258_q\ : std_logic;
SIGNAL \RAM1|memRAM~386_q\ : std_logic;
SIGNAL \RAM1|memRAM~514_q\ : std_logic;
SIGNAL \RAM1|memRAM~2656_combout\ : std_logic;
SIGNAL \RAM1|memRAM~162_q\ : std_logic;
SIGNAL \RAM1|memRAM~290_q\ : std_logic;
SIGNAL \RAM1|memRAM~418_q\ : std_logic;
SIGNAL \RAM1|memRAM~546_q\ : std_logic;
SIGNAL \RAM1|memRAM~2657_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2658_combout\ : std_logic;
SIGNAL \RAM1|memRAM~578_q\ : std_logic;
SIGNAL \RAM1|memRAM~706_q\ : std_logic;
SIGNAL \RAM1|memRAM~834_q\ : std_logic;
SIGNAL \RAM1|memRAM~962_q\ : std_logic;
SIGNAL \RAM1|memRAM~2659_combout\ : std_logic;
SIGNAL \RAM1|memRAM~610_q\ : std_logic;
SIGNAL \RAM1|memRAM~738_q\ : std_logic;
SIGNAL \RAM1|memRAM~866_q\ : std_logic;
SIGNAL \RAM1|memRAM~994_q\ : std_logic;
SIGNAL \RAM1|memRAM~2660_combout\ : std_logic;
SIGNAL \RAM1|memRAM~642_q\ : std_logic;
SIGNAL \RAM1|memRAM~770_q\ : std_logic;
SIGNAL \RAM1|memRAM~898_q\ : std_logic;
SIGNAL \RAM1|memRAM~1026_q\ : std_logic;
SIGNAL \RAM1|memRAM~2661_combout\ : std_logic;
SIGNAL \RAM1|memRAM~674_q\ : std_logic;
SIGNAL \RAM1|memRAM~802_q\ : std_logic;
SIGNAL \RAM1|memRAM~930_q\ : std_logic;
SIGNAL \RAM1|memRAM~1058_q\ : std_logic;
SIGNAL \RAM1|memRAM~2662_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2663_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1090_q\ : std_logic;
SIGNAL \RAM1|memRAM~1122_q\ : std_logic;
SIGNAL \RAM1|memRAM~1154_q\ : std_logic;
SIGNAL \RAM1|memRAM~1186_q\ : std_logic;
SIGNAL \RAM1|memRAM~2664_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1218_q\ : std_logic;
SIGNAL \RAM1|memRAM~1250_q\ : std_logic;
SIGNAL \RAM1|memRAM~1282_q\ : std_logic;
SIGNAL \RAM1|memRAM~1314_q\ : std_logic;
SIGNAL \RAM1|memRAM~2665_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1346_q\ : std_logic;
SIGNAL \RAM1|memRAM~1378_q\ : std_logic;
SIGNAL \RAM1|memRAM~1410_q\ : std_logic;
SIGNAL \RAM1|memRAM~1442_q\ : std_logic;
SIGNAL \RAM1|memRAM~2666_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1474_q\ : std_logic;
SIGNAL \RAM1|memRAM~1506_q\ : std_logic;
SIGNAL \RAM1|memRAM~1538_q\ : std_logic;
SIGNAL \RAM1|memRAM~1570_q\ : std_logic;
SIGNAL \RAM1|memRAM~2667_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2668_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1602_q\ : std_logic;
SIGNAL \RAM1|memRAM~1730_q\ : std_logic;
SIGNAL \RAM1|memRAM~1858_q\ : std_logic;
SIGNAL \RAM1|memRAM~1986_q\ : std_logic;
SIGNAL \RAM1|memRAM~2669_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1634_q\ : std_logic;
SIGNAL \RAM1|memRAM~1762_q\ : std_logic;
SIGNAL \RAM1|memRAM~1890_q\ : std_logic;
SIGNAL \RAM1|memRAM~2018_q\ : std_logic;
SIGNAL \RAM1|memRAM~2670_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1666_q\ : std_logic;
SIGNAL \RAM1|memRAM~1794_q\ : std_logic;
SIGNAL \RAM1|memRAM~1922_q\ : std_logic;
SIGNAL \RAM1|memRAM~2050_q\ : std_logic;
SIGNAL \RAM1|memRAM~2671_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1698_q\ : std_logic;
SIGNAL \RAM1|memRAM~1826_q\ : std_logic;
SIGNAL \RAM1|memRAM~1954_q\ : std_logic;
SIGNAL \RAM1|memRAM~2082_q\ : std_logic;
SIGNAL \RAM1|memRAM~2672_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2673_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2674_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[27]~29_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~321_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1197_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[27]~27_combout\ : std_logic;
SIGNAL \ULA1|ULA28|Somador|cOut~combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1203_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[28]~27_combout\ : std_logic;
SIGNAL \ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA29|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \RAM1|memRAM~67_q\ : std_logic;
SIGNAL \RAM1|memRAM~579_q\ : std_logic;
SIGNAL \RAM1|memRAM~1091_q\ : std_logic;
SIGNAL \RAM1|memRAM~1603_q\ : std_logic;
SIGNAL \RAM1|memRAM~2675_combout\ : std_logic;
SIGNAL \RAM1|memRAM~195_q\ : std_logic;
SIGNAL \RAM1|memRAM~707_q\ : std_logic;
SIGNAL \RAM1|memRAM~1219_q\ : std_logic;
SIGNAL \RAM1|memRAM~1731_q\ : std_logic;
SIGNAL \RAM1|memRAM~2676_combout\ : std_logic;
SIGNAL \RAM1|memRAM~323_q\ : std_logic;
SIGNAL \RAM1|memRAM~835_q\ : std_logic;
SIGNAL \RAM1|memRAM~1347_q\ : std_logic;
SIGNAL \RAM1|memRAM~1859_q\ : std_logic;
SIGNAL \RAM1|memRAM~2677_combout\ : std_logic;
SIGNAL \RAM1|memRAM~451_q\ : std_logic;
SIGNAL \RAM1|memRAM~963_q\ : std_logic;
SIGNAL \RAM1|memRAM~1475_q\ : std_logic;
SIGNAL \RAM1|memRAM~1987_q\ : std_logic;
SIGNAL \RAM1|memRAM~2678_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2679_combout\ : std_logic;
SIGNAL \RAM1|memRAM~99_q\ : std_logic;
SIGNAL \RAM1|memRAM~611_q\ : std_logic;
SIGNAL \RAM1|memRAM~1123_q\ : std_logic;
SIGNAL \RAM1|memRAM~1635_q\ : std_logic;
SIGNAL \RAM1|memRAM~2680_combout\ : std_logic;
SIGNAL \RAM1|memRAM~227_q\ : std_logic;
SIGNAL \RAM1|memRAM~739_q\ : std_logic;
SIGNAL \RAM1|memRAM~1251_q\ : std_logic;
SIGNAL \RAM1|memRAM~1763_q\ : std_logic;
SIGNAL \RAM1|memRAM~2681_combout\ : std_logic;
SIGNAL \RAM1|memRAM~355_q\ : std_logic;
SIGNAL \RAM1|memRAM~867_q\ : std_logic;
SIGNAL \RAM1|memRAM~1379_q\ : std_logic;
SIGNAL \RAM1|memRAM~1891_q\ : std_logic;
SIGNAL \RAM1|memRAM~2682_combout\ : std_logic;
SIGNAL \RAM1|memRAM~483_q\ : std_logic;
SIGNAL \RAM1|memRAM~995_q\ : std_logic;
SIGNAL \RAM1|memRAM~1507_q\ : std_logic;
SIGNAL \RAM1|memRAM~2019_q\ : std_logic;
SIGNAL \RAM1|memRAM~2683_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2684_combout\ : std_logic;
SIGNAL \RAM1|memRAM~131_q\ : std_logic;
SIGNAL \RAM1|memRAM~643_q\ : std_logic;
SIGNAL \RAM1|memRAM~1155_q\ : std_logic;
SIGNAL \RAM1|memRAM~1667_q\ : std_logic;
SIGNAL \RAM1|memRAM~2685_combout\ : std_logic;
SIGNAL \RAM1|memRAM~259_q\ : std_logic;
SIGNAL \RAM1|memRAM~771_q\ : std_logic;
SIGNAL \RAM1|memRAM~1283_q\ : std_logic;
SIGNAL \RAM1|memRAM~1795_q\ : std_logic;
SIGNAL \RAM1|memRAM~2686_combout\ : std_logic;
SIGNAL \RAM1|memRAM~387_q\ : std_logic;
SIGNAL \RAM1|memRAM~899_q\ : std_logic;
SIGNAL \RAM1|memRAM~1411_q\ : std_logic;
SIGNAL \RAM1|memRAM~1923_q\ : std_logic;
SIGNAL \RAM1|memRAM~2687_combout\ : std_logic;
SIGNAL \RAM1|memRAM~515_q\ : std_logic;
SIGNAL \RAM1|memRAM~1027_q\ : std_logic;
SIGNAL \RAM1|memRAM~1539_q\ : std_logic;
SIGNAL \RAM1|memRAM~2051_q\ : std_logic;
SIGNAL \RAM1|memRAM~2688_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2689_combout\ : std_logic;
SIGNAL \RAM1|memRAM~163_q\ : std_logic;
SIGNAL \RAM1|memRAM~291_q\ : std_logic;
SIGNAL \RAM1|memRAM~419_q\ : std_logic;
SIGNAL \RAM1|memRAM~547_q\ : std_logic;
SIGNAL \RAM1|memRAM~2690_combout\ : std_logic;
SIGNAL \RAM1|memRAM~675_q\ : std_logic;
SIGNAL \RAM1|memRAM~803_q\ : std_logic;
SIGNAL \RAM1|memRAM~931_q\ : std_logic;
SIGNAL \RAM1|memRAM~1059_q\ : std_logic;
SIGNAL \RAM1|memRAM~2691_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1187_q\ : std_logic;
SIGNAL \RAM1|memRAM~1315_q\ : std_logic;
SIGNAL \RAM1|memRAM~1443_q\ : std_logic;
SIGNAL \RAM1|memRAM~1571_q\ : std_logic;
SIGNAL \RAM1|memRAM~2692_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1699_q\ : std_logic;
SIGNAL \RAM1|memRAM~1827_q\ : std_logic;
SIGNAL \RAM1|memRAM~1955_q\ : std_logic;
SIGNAL \RAM1|memRAM~2083_q\ : std_logic;
SIGNAL \RAM1|memRAM~2693_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2694_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2695_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[28]~30_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[28]~31_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~322_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1202_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[28]~28_combout\ : std_logic;
SIGNAL \ULA1|ULA29|Somador|saida~0_combout\ : std_logic;
SIGNAL \ULA1|ULA29|MuxOperacao|MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \ULA1|ULA29|MuxOperacao|MUX_OUT[0]~3_combout\ : std_logic;
SIGNAL \ULA1|ULA29|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA29|Somador|cOut~1_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1208_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[29]~28_combout\ : std_logic;
SIGNAL \RAM1|memRAM~68_q\ : std_logic;
SIGNAL \RAM1|memRAM~100_q\ : std_logic;
SIGNAL \RAM1|memRAM~132_q\ : std_logic;
SIGNAL \RAM1|memRAM~164_q\ : std_logic;
SIGNAL \RAM1|memRAM~2696_combout\ : std_logic;
SIGNAL \RAM1|memRAM~580_q\ : std_logic;
SIGNAL \RAM1|memRAM~612_q\ : std_logic;
SIGNAL \RAM1|memRAM~644_q\ : std_logic;
SIGNAL \RAM1|memRAM~676_q\ : std_logic;
SIGNAL \RAM1|memRAM~2697_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1092_q\ : std_logic;
SIGNAL \RAM1|memRAM~1124_q\ : std_logic;
SIGNAL \RAM1|memRAM~1156_q\ : std_logic;
SIGNAL \RAM1|memRAM~1188_q\ : std_logic;
SIGNAL \RAM1|memRAM~2698_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1604_q\ : std_logic;
SIGNAL \RAM1|memRAM~1636_q\ : std_logic;
SIGNAL \RAM1|memRAM~1668_q\ : std_logic;
SIGNAL \RAM1|memRAM~1700_q\ : std_logic;
SIGNAL \RAM1|memRAM~2699_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2700_combout\ : std_logic;
SIGNAL \RAM1|memRAM~196_q\ : std_logic;
SIGNAL \RAM1|memRAM~228_q\ : std_logic;
SIGNAL \RAM1|memRAM~260_q\ : std_logic;
SIGNAL \RAM1|memRAM~292_q\ : std_logic;
SIGNAL \RAM1|memRAM~2701_combout\ : std_logic;
SIGNAL \RAM1|memRAM~708_q\ : std_logic;
SIGNAL \RAM1|memRAM~740_q\ : std_logic;
SIGNAL \RAM1|memRAM~772_q\ : std_logic;
SIGNAL \RAM1|memRAM~804_q\ : std_logic;
SIGNAL \RAM1|memRAM~2702_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1220_q\ : std_logic;
SIGNAL \RAM1|memRAM~1252_q\ : std_logic;
SIGNAL \RAM1|memRAM~1284_q\ : std_logic;
SIGNAL \RAM1|memRAM~1316_q\ : std_logic;
SIGNAL \RAM1|memRAM~2703_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1732_q\ : std_logic;
SIGNAL \RAM1|memRAM~1764_q\ : std_logic;
SIGNAL \RAM1|memRAM~1796_q\ : std_logic;
SIGNAL \RAM1|memRAM~1828_q\ : std_logic;
SIGNAL \RAM1|memRAM~2704_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2705_combout\ : std_logic;
SIGNAL \RAM1|memRAM~324_q\ : std_logic;
SIGNAL \RAM1|memRAM~356_q\ : std_logic;
SIGNAL \RAM1|memRAM~388_q\ : std_logic;
SIGNAL \RAM1|memRAM~420_q\ : std_logic;
SIGNAL \RAM1|memRAM~2706_combout\ : std_logic;
SIGNAL \RAM1|memRAM~836_q\ : std_logic;
SIGNAL \RAM1|memRAM~868_q\ : std_logic;
SIGNAL \RAM1|memRAM~900_q\ : std_logic;
SIGNAL \RAM1|memRAM~932_q\ : std_logic;
SIGNAL \RAM1|memRAM~2707_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1348_q\ : std_logic;
SIGNAL \RAM1|memRAM~1380_q\ : std_logic;
SIGNAL \RAM1|memRAM~1412_q\ : std_logic;
SIGNAL \RAM1|memRAM~1444_q\ : std_logic;
SIGNAL \RAM1|memRAM~2708_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1860_q\ : std_logic;
SIGNAL \RAM1|memRAM~1892_q\ : std_logic;
SIGNAL \RAM1|memRAM~1924_q\ : std_logic;
SIGNAL \RAM1|memRAM~1956_q\ : std_logic;
SIGNAL \RAM1|memRAM~2709_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2710_combout\ : std_logic;
SIGNAL \RAM1|memRAM~452_q\ : std_logic;
SIGNAL \RAM1|memRAM~964_q\ : std_logic;
SIGNAL \RAM1|memRAM~1476_q\ : std_logic;
SIGNAL \RAM1|memRAM~1988_q\ : std_logic;
SIGNAL \RAM1|memRAM~2711_combout\ : std_logic;
SIGNAL \RAM1|memRAM~484_q\ : std_logic;
SIGNAL \RAM1|memRAM~996_q\ : std_logic;
SIGNAL \RAM1|memRAM~1508_q\ : std_logic;
SIGNAL \RAM1|memRAM~2020_q\ : std_logic;
SIGNAL \RAM1|memRAM~2712_combout\ : std_logic;
SIGNAL \RAM1|memRAM~516_q\ : std_logic;
SIGNAL \RAM1|memRAM~1028_q\ : std_logic;
SIGNAL \RAM1|memRAM~1540_q\ : std_logic;
SIGNAL \RAM1|memRAM~2052_q\ : std_logic;
SIGNAL \RAM1|memRAM~2713_combout\ : std_logic;
SIGNAL \RAM1|memRAM~548_q\ : std_logic;
SIGNAL \RAM1|memRAM~1060_q\ : std_logic;
SIGNAL \RAM1|memRAM~1572_q\ : std_logic;
SIGNAL \RAM1|memRAM~2084_q\ : std_logic;
SIGNAL \RAM1|memRAM~2714_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2715_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2716_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[29]~32_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~323_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1207_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[29]~29_combout\ : std_logic;
SIGNAL \ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA30|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1213_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[30]~29_combout\ : std_logic;
SIGNAL \ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA31|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \RAM1|memRAM~69_q\ : std_logic;
SIGNAL \RAM1|memRAM~197_q\ : std_logic;
SIGNAL \RAM1|memRAM~325_q\ : std_logic;
SIGNAL \RAM1|memRAM~453_q\ : std_logic;
SIGNAL \RAM1|memRAM~2717_combout\ : std_logic;
SIGNAL \RAM1|memRAM~101_q\ : std_logic;
SIGNAL \RAM1|memRAM~229_q\ : std_logic;
SIGNAL \RAM1|memRAM~357_q\ : std_logic;
SIGNAL \RAM1|memRAM~485_q\ : std_logic;
SIGNAL \RAM1|memRAM~2718_combout\ : std_logic;
SIGNAL \RAM1|memRAM~133_q\ : std_logic;
SIGNAL \RAM1|memRAM~261_q\ : std_logic;
SIGNAL \RAM1|memRAM~389_q\ : std_logic;
SIGNAL \RAM1|memRAM~517_q\ : std_logic;
SIGNAL \RAM1|memRAM~2719_combout\ : std_logic;
SIGNAL \RAM1|memRAM~165_q\ : std_logic;
SIGNAL \RAM1|memRAM~293_q\ : std_logic;
SIGNAL \RAM1|memRAM~421_q\ : std_logic;
SIGNAL \RAM1|memRAM~549_q\ : std_logic;
SIGNAL \RAM1|memRAM~2720_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2721_combout\ : std_logic;
SIGNAL \RAM1|memRAM~581_q\ : std_logic;
SIGNAL \RAM1|memRAM~709_q\ : std_logic;
SIGNAL \RAM1|memRAM~837_q\ : std_logic;
SIGNAL \RAM1|memRAM~965_q\ : std_logic;
SIGNAL \RAM1|memRAM~2722_combout\ : std_logic;
SIGNAL \RAM1|memRAM~613_q\ : std_logic;
SIGNAL \RAM1|memRAM~741_q\ : std_logic;
SIGNAL \RAM1|memRAM~869_q\ : std_logic;
SIGNAL \RAM1|memRAM~997_q\ : std_logic;
SIGNAL \RAM1|memRAM~2723_combout\ : std_logic;
SIGNAL \RAM1|memRAM~645_q\ : std_logic;
SIGNAL \RAM1|memRAM~773_q\ : std_logic;
SIGNAL \RAM1|memRAM~901_q\ : std_logic;
SIGNAL \RAM1|memRAM~1029_q\ : std_logic;
SIGNAL \RAM1|memRAM~2724_combout\ : std_logic;
SIGNAL \RAM1|memRAM~677_q\ : std_logic;
SIGNAL \RAM1|memRAM~805_q\ : std_logic;
SIGNAL \RAM1|memRAM~933_q\ : std_logic;
SIGNAL \RAM1|memRAM~1061_q\ : std_logic;
SIGNAL \RAM1|memRAM~2725_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2726_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1093_q\ : std_logic;
SIGNAL \RAM1|memRAM~1125_q\ : std_logic;
SIGNAL \RAM1|memRAM~1157_q\ : std_logic;
SIGNAL \RAM1|memRAM~1189_q\ : std_logic;
SIGNAL \RAM1|memRAM~2727_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1221_q\ : std_logic;
SIGNAL \RAM1|memRAM~1253_q\ : std_logic;
SIGNAL \RAM1|memRAM~1285_q\ : std_logic;
SIGNAL \RAM1|memRAM~1317_q\ : std_logic;
SIGNAL \RAM1|memRAM~2728_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1349_q\ : std_logic;
SIGNAL \RAM1|memRAM~1381_q\ : std_logic;
SIGNAL \RAM1|memRAM~1413_q\ : std_logic;
SIGNAL \RAM1|memRAM~1445_q\ : std_logic;
SIGNAL \RAM1|memRAM~2729_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1477_q\ : std_logic;
SIGNAL \RAM1|memRAM~1509_q\ : std_logic;
SIGNAL \RAM1|memRAM~1541_q\ : std_logic;
SIGNAL \RAM1|memRAM~1573_q\ : std_logic;
SIGNAL \RAM1|memRAM~2730_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2731_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1605_q\ : std_logic;
SIGNAL \RAM1|memRAM~1733_q\ : std_logic;
SIGNAL \RAM1|memRAM~1861_q\ : std_logic;
SIGNAL \RAM1|memRAM~1989_q\ : std_logic;
SIGNAL \RAM1|memRAM~2732_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1637_q\ : std_logic;
SIGNAL \RAM1|memRAM~1765_q\ : std_logic;
SIGNAL \RAM1|memRAM~1893_q\ : std_logic;
SIGNAL \RAM1|memRAM~2021_q\ : std_logic;
SIGNAL \RAM1|memRAM~2733_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1669_q\ : std_logic;
SIGNAL \RAM1|memRAM~1797_q\ : std_logic;
SIGNAL \RAM1|memRAM~1925_q\ : std_logic;
SIGNAL \RAM1|memRAM~2053_q\ : std_logic;
SIGNAL \RAM1|memRAM~2734_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1701_q\ : std_logic;
SIGNAL \RAM1|memRAM~1829_q\ : std_logic;
SIGNAL \RAM1|memRAM~1957_q\ : std_logic;
SIGNAL \RAM1|memRAM~2085_q\ : std_logic;
SIGNAL \RAM1|memRAM~2735_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2736_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2737_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[30]~33_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~324_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1212_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[30]~30_combout\ : std_logic;
SIGNAL \ULA1|ULA31|Somador|saida~combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1168_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[21]~20_combout\ : std_logic;
SIGNAL \ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA22|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \RAM1|memRAM~60_q\ : std_logic;
SIGNAL \RAM1|memRAM~188_q\ : std_logic;
SIGNAL \RAM1|memRAM~316_q\ : std_logic;
SIGNAL \RAM1|memRAM~444_q\ : std_logic;
SIGNAL \RAM1|memRAM~2528_combout\ : std_logic;
SIGNAL \RAM1|memRAM~92_q\ : std_logic;
SIGNAL \RAM1|memRAM~220_q\ : std_logic;
SIGNAL \RAM1|memRAM~348_q\ : std_logic;
SIGNAL \RAM1|memRAM~476_q\ : std_logic;
SIGNAL \RAM1|memRAM~2529_combout\ : std_logic;
SIGNAL \RAM1|memRAM~124_q\ : std_logic;
SIGNAL \RAM1|memRAM~252_q\ : std_logic;
SIGNAL \RAM1|memRAM~380_q\ : std_logic;
SIGNAL \RAM1|memRAM~508_q\ : std_logic;
SIGNAL \RAM1|memRAM~2530_combout\ : std_logic;
SIGNAL \RAM1|memRAM~156_q\ : std_logic;
SIGNAL \RAM1|memRAM~284_q\ : std_logic;
SIGNAL \RAM1|memRAM~412_q\ : std_logic;
SIGNAL \RAM1|memRAM~540_q\ : std_logic;
SIGNAL \RAM1|memRAM~2531_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2532_combout\ : std_logic;
SIGNAL \RAM1|memRAM~572_q\ : std_logic;
SIGNAL \RAM1|memRAM~700_q\ : std_logic;
SIGNAL \RAM1|memRAM~828_q\ : std_logic;
SIGNAL \RAM1|memRAM~956_q\ : std_logic;
SIGNAL \RAM1|memRAM~2533_combout\ : std_logic;
SIGNAL \RAM1|memRAM~604_q\ : std_logic;
SIGNAL \RAM1|memRAM~732_q\ : std_logic;
SIGNAL \RAM1|memRAM~860_q\ : std_logic;
SIGNAL \RAM1|memRAM~988_q\ : std_logic;
SIGNAL \RAM1|memRAM~2534_combout\ : std_logic;
SIGNAL \RAM1|memRAM~636_q\ : std_logic;
SIGNAL \RAM1|memRAM~764_q\ : std_logic;
SIGNAL \RAM1|memRAM~892_q\ : std_logic;
SIGNAL \RAM1|memRAM~1020_q\ : std_logic;
SIGNAL \RAM1|memRAM~2535_combout\ : std_logic;
SIGNAL \RAM1|memRAM~668_q\ : std_logic;
SIGNAL \RAM1|memRAM~796_q\ : std_logic;
SIGNAL \RAM1|memRAM~924_q\ : std_logic;
SIGNAL \RAM1|memRAM~1052_q\ : std_logic;
SIGNAL \RAM1|memRAM~2536_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2537_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1084_q\ : std_logic;
SIGNAL \RAM1|memRAM~1116_q\ : std_logic;
SIGNAL \RAM1|memRAM~1148_q\ : std_logic;
SIGNAL \RAM1|memRAM~1180_q\ : std_logic;
SIGNAL \RAM1|memRAM~2538_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1212_q\ : std_logic;
SIGNAL \RAM1|memRAM~1244_q\ : std_logic;
SIGNAL \RAM1|memRAM~1276_q\ : std_logic;
SIGNAL \RAM1|memRAM~1308_q\ : std_logic;
SIGNAL \RAM1|memRAM~2539_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1340_q\ : std_logic;
SIGNAL \RAM1|memRAM~1372_q\ : std_logic;
SIGNAL \RAM1|memRAM~1404_q\ : std_logic;
SIGNAL \RAM1|memRAM~1436_q\ : std_logic;
SIGNAL \RAM1|memRAM~2540_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1468_q\ : std_logic;
SIGNAL \RAM1|memRAM~1500_q\ : std_logic;
SIGNAL \RAM1|memRAM~1532_q\ : std_logic;
SIGNAL \RAM1|memRAM~1564_q\ : std_logic;
SIGNAL \RAM1|memRAM~2541_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2542_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1596_q\ : std_logic;
SIGNAL \RAM1|memRAM~1724_q\ : std_logic;
SIGNAL \RAM1|memRAM~1852_q\ : std_logic;
SIGNAL \RAM1|memRAM~1980_q\ : std_logic;
SIGNAL \RAM1|memRAM~2543_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1628_q\ : std_logic;
SIGNAL \RAM1|memRAM~1756_q\ : std_logic;
SIGNAL \RAM1|memRAM~1884_q\ : std_logic;
SIGNAL \RAM1|memRAM~2012_q\ : std_logic;
SIGNAL \RAM1|memRAM~2544_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1660_q\ : std_logic;
SIGNAL \RAM1|memRAM~1788_q\ : std_logic;
SIGNAL \RAM1|memRAM~1916_q\ : std_logic;
SIGNAL \RAM1|memRAM~2044_q\ : std_logic;
SIGNAL \RAM1|memRAM~2545_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1692_q\ : std_logic;
SIGNAL \RAM1|memRAM~1820_q\ : std_logic;
SIGNAL \RAM1|memRAM~1948_q\ : std_logic;
SIGNAL \RAM1|memRAM~2076_q\ : std_logic;
SIGNAL \RAM1|memRAM~2546_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2547_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2548_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[21]~21_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~315_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1167_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[21]~21_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1178_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[23]~22_combout\ : std_logic;
SIGNAL \ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1173_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[22]~21_combout\ : std_logic;
SIGNAL \ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA23|Somador|saida~0_combout\ : std_logic;
SIGNAL \ULA1|ULA23|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA23|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \RAM1|memRAM~61_q\ : std_logic;
SIGNAL \RAM1|memRAM~573_q\ : std_logic;
SIGNAL \RAM1|memRAM~1085_q\ : std_logic;
SIGNAL \RAM1|memRAM~1597_q\ : std_logic;
SIGNAL \RAM1|memRAM~2549_combout\ : std_logic;
SIGNAL \RAM1|memRAM~189_q\ : std_logic;
SIGNAL \RAM1|memRAM~701_q\ : std_logic;
SIGNAL \RAM1|memRAM~1213_q\ : std_logic;
SIGNAL \RAM1|memRAM~1725_q\ : std_logic;
SIGNAL \RAM1|memRAM~2550_combout\ : std_logic;
SIGNAL \RAM1|memRAM~317_q\ : std_logic;
SIGNAL \RAM1|memRAM~829_q\ : std_logic;
SIGNAL \RAM1|memRAM~1341_q\ : std_logic;
SIGNAL \RAM1|memRAM~1853_q\ : std_logic;
SIGNAL \RAM1|memRAM~2551_combout\ : std_logic;
SIGNAL \RAM1|memRAM~445_q\ : std_logic;
SIGNAL \RAM1|memRAM~957_q\ : std_logic;
SIGNAL \RAM1|memRAM~1469_q\ : std_logic;
SIGNAL \RAM1|memRAM~1981_q\ : std_logic;
SIGNAL \RAM1|memRAM~2552_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2553_combout\ : std_logic;
SIGNAL \RAM1|memRAM~93_q\ : std_logic;
SIGNAL \RAM1|memRAM~605_q\ : std_logic;
SIGNAL \RAM1|memRAM~1117_q\ : std_logic;
SIGNAL \RAM1|memRAM~1629_q\ : std_logic;
SIGNAL \RAM1|memRAM~2554_combout\ : std_logic;
SIGNAL \RAM1|memRAM~221_q\ : std_logic;
SIGNAL \RAM1|memRAM~733_q\ : std_logic;
SIGNAL \RAM1|memRAM~1245_q\ : std_logic;
SIGNAL \RAM1|memRAM~1757_q\ : std_logic;
SIGNAL \RAM1|memRAM~2555_combout\ : std_logic;
SIGNAL \RAM1|memRAM~349_q\ : std_logic;
SIGNAL \RAM1|memRAM~861_q\ : std_logic;
SIGNAL \RAM1|memRAM~1373_q\ : std_logic;
SIGNAL \RAM1|memRAM~1885_q\ : std_logic;
SIGNAL \RAM1|memRAM~2556_combout\ : std_logic;
SIGNAL \RAM1|memRAM~477_q\ : std_logic;
SIGNAL \RAM1|memRAM~989_q\ : std_logic;
SIGNAL \RAM1|memRAM~1501_q\ : std_logic;
SIGNAL \RAM1|memRAM~2013_q\ : std_logic;
SIGNAL \RAM1|memRAM~2557_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2558_combout\ : std_logic;
SIGNAL \RAM1|memRAM~125_q\ : std_logic;
SIGNAL \RAM1|memRAM~637_q\ : std_logic;
SIGNAL \RAM1|memRAM~1149_q\ : std_logic;
SIGNAL \RAM1|memRAM~1661_q\ : std_logic;
SIGNAL \RAM1|memRAM~2559_combout\ : std_logic;
SIGNAL \RAM1|memRAM~253_q\ : std_logic;
SIGNAL \RAM1|memRAM~765_q\ : std_logic;
SIGNAL \RAM1|memRAM~1277_q\ : std_logic;
SIGNAL \RAM1|memRAM~1789_q\ : std_logic;
SIGNAL \RAM1|memRAM~2560_combout\ : std_logic;
SIGNAL \RAM1|memRAM~381_q\ : std_logic;
SIGNAL \RAM1|memRAM~893_q\ : std_logic;
SIGNAL \RAM1|memRAM~1405_q\ : std_logic;
SIGNAL \RAM1|memRAM~1917_q\ : std_logic;
SIGNAL \RAM1|memRAM~2561_combout\ : std_logic;
SIGNAL \RAM1|memRAM~509_q\ : std_logic;
SIGNAL \RAM1|memRAM~1021_q\ : std_logic;
SIGNAL \RAM1|memRAM~1533_q\ : std_logic;
SIGNAL \RAM1|memRAM~2045_q\ : std_logic;
SIGNAL \RAM1|memRAM~2562_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2563_combout\ : std_logic;
SIGNAL \RAM1|memRAM~157_q\ : std_logic;
SIGNAL \RAM1|memRAM~285_q\ : std_logic;
SIGNAL \RAM1|memRAM~413_q\ : std_logic;
SIGNAL \RAM1|memRAM~541_q\ : std_logic;
SIGNAL \RAM1|memRAM~2564_combout\ : std_logic;
SIGNAL \RAM1|memRAM~669_q\ : std_logic;
SIGNAL \RAM1|memRAM~797_q\ : std_logic;
SIGNAL \RAM1|memRAM~925_q\ : std_logic;
SIGNAL \RAM1|memRAM~1053_q\ : std_logic;
SIGNAL \RAM1|memRAM~2565_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1181_q\ : std_logic;
SIGNAL \RAM1|memRAM~1309_q\ : std_logic;
SIGNAL \RAM1|memRAM~1437_q\ : std_logic;
SIGNAL \RAM1|memRAM~1565_q\ : std_logic;
SIGNAL \RAM1|memRAM~2566_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1693_q\ : std_logic;
SIGNAL \RAM1|memRAM~1821_q\ : std_logic;
SIGNAL \RAM1|memRAM~1949_q\ : std_logic;
SIGNAL \RAM1|memRAM~2077_q\ : std_logic;
SIGNAL \RAM1|memRAM~2567_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2568_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2569_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[22]~22_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~316_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1172_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[22]~22_combout\ : std_logic;
SIGNAL \ULA1|ULA24|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA24|MuxOperacao|MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \ULA1|ULA24|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \RAM1|memRAM~62_q\ : std_logic;
SIGNAL \RAM1|memRAM~94_q\ : std_logic;
SIGNAL \RAM1|memRAM~126_q\ : std_logic;
SIGNAL \RAM1|memRAM~158_q\ : std_logic;
SIGNAL \RAM1|memRAM~2570_combout\ : std_logic;
SIGNAL \RAM1|memRAM~574_q\ : std_logic;
SIGNAL \RAM1|memRAM~606_q\ : std_logic;
SIGNAL \RAM1|memRAM~638_q\ : std_logic;
SIGNAL \RAM1|memRAM~670_q\ : std_logic;
SIGNAL \RAM1|memRAM~2571_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1086_q\ : std_logic;
SIGNAL \RAM1|memRAM~1118_q\ : std_logic;
SIGNAL \RAM1|memRAM~1150_q\ : std_logic;
SIGNAL \RAM1|memRAM~1182_q\ : std_logic;
SIGNAL \RAM1|memRAM~2572_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1598_q\ : std_logic;
SIGNAL \RAM1|memRAM~1630_q\ : std_logic;
SIGNAL \RAM1|memRAM~1662_q\ : std_logic;
SIGNAL \RAM1|memRAM~1694_q\ : std_logic;
SIGNAL \RAM1|memRAM~2573_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2574_combout\ : std_logic;
SIGNAL \RAM1|memRAM~190_q\ : std_logic;
SIGNAL \RAM1|memRAM~222_q\ : std_logic;
SIGNAL \RAM1|memRAM~254_q\ : std_logic;
SIGNAL \RAM1|memRAM~286_q\ : std_logic;
SIGNAL \RAM1|memRAM~2575_combout\ : std_logic;
SIGNAL \RAM1|memRAM~702_q\ : std_logic;
SIGNAL \RAM1|memRAM~734_q\ : std_logic;
SIGNAL \RAM1|memRAM~766_q\ : std_logic;
SIGNAL \RAM1|memRAM~798_q\ : std_logic;
SIGNAL \RAM1|memRAM~2576_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1214_q\ : std_logic;
SIGNAL \RAM1|memRAM~1246_q\ : std_logic;
SIGNAL \RAM1|memRAM~1278_q\ : std_logic;
SIGNAL \RAM1|memRAM~1310_q\ : std_logic;
SIGNAL \RAM1|memRAM~2577_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1726_q\ : std_logic;
SIGNAL \RAM1|memRAM~1758_q\ : std_logic;
SIGNAL \RAM1|memRAM~1790_q\ : std_logic;
SIGNAL \RAM1|memRAM~1822_q\ : std_logic;
SIGNAL \RAM1|memRAM~2578_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2579_combout\ : std_logic;
SIGNAL \RAM1|memRAM~318_q\ : std_logic;
SIGNAL \RAM1|memRAM~350_q\ : std_logic;
SIGNAL \RAM1|memRAM~382_q\ : std_logic;
SIGNAL \RAM1|memRAM~414_q\ : std_logic;
SIGNAL \RAM1|memRAM~2580_combout\ : std_logic;
SIGNAL \RAM1|memRAM~830_q\ : std_logic;
SIGNAL \RAM1|memRAM~862_q\ : std_logic;
SIGNAL \RAM1|memRAM~894_q\ : std_logic;
SIGNAL \RAM1|memRAM~926_q\ : std_logic;
SIGNAL \RAM1|memRAM~2581_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1342_q\ : std_logic;
SIGNAL \RAM1|memRAM~1374_q\ : std_logic;
SIGNAL \RAM1|memRAM~1406_q\ : std_logic;
SIGNAL \RAM1|memRAM~1438_q\ : std_logic;
SIGNAL \RAM1|memRAM~2582_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1854_q\ : std_logic;
SIGNAL \RAM1|memRAM~1886_q\ : std_logic;
SIGNAL \RAM1|memRAM~1918_q\ : std_logic;
SIGNAL \RAM1|memRAM~1950_q\ : std_logic;
SIGNAL \RAM1|memRAM~2583_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2584_combout\ : std_logic;
SIGNAL \RAM1|memRAM~446_q\ : std_logic;
SIGNAL \RAM1|memRAM~958_q\ : std_logic;
SIGNAL \RAM1|memRAM~1470_q\ : std_logic;
SIGNAL \RAM1|memRAM~1982_q\ : std_logic;
SIGNAL \RAM1|memRAM~2585_combout\ : std_logic;
SIGNAL \RAM1|memRAM~478_q\ : std_logic;
SIGNAL \RAM1|memRAM~990_q\ : std_logic;
SIGNAL \RAM1|memRAM~1502_q\ : std_logic;
SIGNAL \RAM1|memRAM~2014_q\ : std_logic;
SIGNAL \RAM1|memRAM~2586_combout\ : std_logic;
SIGNAL \RAM1|memRAM~510_q\ : std_logic;
SIGNAL \RAM1|memRAM~1022_q\ : std_logic;
SIGNAL \RAM1|memRAM~1534_q\ : std_logic;
SIGNAL \RAM1|memRAM~2046_q\ : std_logic;
SIGNAL \RAM1|memRAM~2587_combout\ : std_logic;
SIGNAL \RAM1|memRAM~542_q\ : std_logic;
SIGNAL \RAM1|memRAM~1054_q\ : std_logic;
SIGNAL \RAM1|memRAM~1566_q\ : std_logic;
SIGNAL \RAM1|memRAM~2078_q\ : std_logic;
SIGNAL \RAM1|memRAM~2588_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2589_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2590_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[23]~23_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~317_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1177_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[23]~23_combout\ : std_logic;
SIGNAL \ULA1|ULA24|Somador|cOut~1_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1183_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[24]~23_combout\ : std_logic;
SIGNAL \ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA25|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \RAM1|memRAM~63_q\ : std_logic;
SIGNAL \RAM1|memRAM~191_q\ : std_logic;
SIGNAL \RAM1|memRAM~319_q\ : std_logic;
SIGNAL \RAM1|memRAM~447_q\ : std_logic;
SIGNAL \RAM1|memRAM~2591_combout\ : std_logic;
SIGNAL \RAM1|memRAM~95_q\ : std_logic;
SIGNAL \RAM1|memRAM~223_q\ : std_logic;
SIGNAL \RAM1|memRAM~351_q\ : std_logic;
SIGNAL \RAM1|memRAM~479_q\ : std_logic;
SIGNAL \RAM1|memRAM~2592_combout\ : std_logic;
SIGNAL \RAM1|memRAM~127_q\ : std_logic;
SIGNAL \RAM1|memRAM~255_q\ : std_logic;
SIGNAL \RAM1|memRAM~383_q\ : std_logic;
SIGNAL \RAM1|memRAM~511_q\ : std_logic;
SIGNAL \RAM1|memRAM~2593_combout\ : std_logic;
SIGNAL \RAM1|memRAM~159_q\ : std_logic;
SIGNAL \RAM1|memRAM~287_q\ : std_logic;
SIGNAL \RAM1|memRAM~415_q\ : std_logic;
SIGNAL \RAM1|memRAM~543_q\ : std_logic;
SIGNAL \RAM1|memRAM~2594_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2595_combout\ : std_logic;
SIGNAL \RAM1|memRAM~575_q\ : std_logic;
SIGNAL \RAM1|memRAM~703_q\ : std_logic;
SIGNAL \RAM1|memRAM~831_q\ : std_logic;
SIGNAL \RAM1|memRAM~959_q\ : std_logic;
SIGNAL \RAM1|memRAM~2596_combout\ : std_logic;
SIGNAL \RAM1|memRAM~607_q\ : std_logic;
SIGNAL \RAM1|memRAM~735_q\ : std_logic;
SIGNAL \RAM1|memRAM~863_q\ : std_logic;
SIGNAL \RAM1|memRAM~991_q\ : std_logic;
SIGNAL \RAM1|memRAM~2597_combout\ : std_logic;
SIGNAL \RAM1|memRAM~639_q\ : std_logic;
SIGNAL \RAM1|memRAM~767_q\ : std_logic;
SIGNAL \RAM1|memRAM~895_q\ : std_logic;
SIGNAL \RAM1|memRAM~1023_q\ : std_logic;
SIGNAL \RAM1|memRAM~2598_combout\ : std_logic;
SIGNAL \RAM1|memRAM~671_q\ : std_logic;
SIGNAL \RAM1|memRAM~799_q\ : std_logic;
SIGNAL \RAM1|memRAM~927_q\ : std_logic;
SIGNAL \RAM1|memRAM~1055_q\ : std_logic;
SIGNAL \RAM1|memRAM~2599_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2600_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1087_q\ : std_logic;
SIGNAL \RAM1|memRAM~1119_q\ : std_logic;
SIGNAL \RAM1|memRAM~1151_q\ : std_logic;
SIGNAL \RAM1|memRAM~1183_q\ : std_logic;
SIGNAL \RAM1|memRAM~2601_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1215_q\ : std_logic;
SIGNAL \RAM1|memRAM~1247_q\ : std_logic;
SIGNAL \RAM1|memRAM~1279_q\ : std_logic;
SIGNAL \RAM1|memRAM~1311_q\ : std_logic;
SIGNAL \RAM1|memRAM~2602_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1343_q\ : std_logic;
SIGNAL \RAM1|memRAM~1375_q\ : std_logic;
SIGNAL \RAM1|memRAM~1407_q\ : std_logic;
SIGNAL \RAM1|memRAM~1439_q\ : std_logic;
SIGNAL \RAM1|memRAM~2603_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1471_q\ : std_logic;
SIGNAL \RAM1|memRAM~1503_q\ : std_logic;
SIGNAL \RAM1|memRAM~1535_q\ : std_logic;
SIGNAL \RAM1|memRAM~1567_q\ : std_logic;
SIGNAL \RAM1|memRAM~2604_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2605_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1599_q\ : std_logic;
SIGNAL \RAM1|memRAM~1727_q\ : std_logic;
SIGNAL \RAM1|memRAM~1855_q\ : std_logic;
SIGNAL \RAM1|memRAM~1983_q\ : std_logic;
SIGNAL \RAM1|memRAM~2606_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1631_q\ : std_logic;
SIGNAL \RAM1|memRAM~1759_q\ : std_logic;
SIGNAL \RAM1|memRAM~1887_q\ : std_logic;
SIGNAL \RAM1|memRAM~2015_q\ : std_logic;
SIGNAL \RAM1|memRAM~2607_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1663_q\ : std_logic;
SIGNAL \RAM1|memRAM~1791_q\ : std_logic;
SIGNAL \RAM1|memRAM~1919_q\ : std_logic;
SIGNAL \RAM1|memRAM~2047_q\ : std_logic;
SIGNAL \RAM1|memRAM~2608_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1695_q\ : std_logic;
SIGNAL \RAM1|memRAM~1823_q\ : std_logic;
SIGNAL \RAM1|memRAM~1951_q\ : std_logic;
SIGNAL \RAM1|memRAM~2079_q\ : std_logic;
SIGNAL \RAM1|memRAM~2609_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2610_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2611_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[24]~24_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~318_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1182_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[24]~24_combout\ : std_logic;
SIGNAL \ULA1|ULA25|Somador|cOut~combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1188_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[25]~24_combout\ : std_logic;
SIGNAL \ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \RAM1|memRAM~64_q\ : std_logic;
SIGNAL \RAM1|memRAM~576_q\ : std_logic;
SIGNAL \RAM1|memRAM~1088_q\ : std_logic;
SIGNAL \RAM1|memRAM~1600_q\ : std_logic;
SIGNAL \RAM1|memRAM~2612_combout\ : std_logic;
SIGNAL \RAM1|memRAM~192_q\ : std_logic;
SIGNAL \RAM1|memRAM~704_q\ : std_logic;
SIGNAL \RAM1|memRAM~1216_q\ : std_logic;
SIGNAL \RAM1|memRAM~1728_q\ : std_logic;
SIGNAL \RAM1|memRAM~2613_combout\ : std_logic;
SIGNAL \RAM1|memRAM~320_q\ : std_logic;
SIGNAL \RAM1|memRAM~832_q\ : std_logic;
SIGNAL \RAM1|memRAM~1344_q\ : std_logic;
SIGNAL \RAM1|memRAM~1856_q\ : std_logic;
SIGNAL \RAM1|memRAM~2614_combout\ : std_logic;
SIGNAL \RAM1|memRAM~448_q\ : std_logic;
SIGNAL \RAM1|memRAM~960_q\ : std_logic;
SIGNAL \RAM1|memRAM~1472_q\ : std_logic;
SIGNAL \RAM1|memRAM~1984_q\ : std_logic;
SIGNAL \RAM1|memRAM~2615_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2616_combout\ : std_logic;
SIGNAL \RAM1|memRAM~96_q\ : std_logic;
SIGNAL \RAM1|memRAM~608_q\ : std_logic;
SIGNAL \RAM1|memRAM~1120_q\ : std_logic;
SIGNAL \RAM1|memRAM~1632_q\ : std_logic;
SIGNAL \RAM1|memRAM~2617_combout\ : std_logic;
SIGNAL \RAM1|memRAM~224_q\ : std_logic;
SIGNAL \RAM1|memRAM~736_q\ : std_logic;
SIGNAL \RAM1|memRAM~1248_q\ : std_logic;
SIGNAL \RAM1|memRAM~1760_q\ : std_logic;
SIGNAL \RAM1|memRAM~2618_combout\ : std_logic;
SIGNAL \RAM1|memRAM~352_q\ : std_logic;
SIGNAL \RAM1|memRAM~864_q\ : std_logic;
SIGNAL \RAM1|memRAM~1376_q\ : std_logic;
SIGNAL \RAM1|memRAM~1888_q\ : std_logic;
SIGNAL \RAM1|memRAM~2619_combout\ : std_logic;
SIGNAL \RAM1|memRAM~480_q\ : std_logic;
SIGNAL \RAM1|memRAM~992_q\ : std_logic;
SIGNAL \RAM1|memRAM~1504_q\ : std_logic;
SIGNAL \RAM1|memRAM~2016_q\ : std_logic;
SIGNAL \RAM1|memRAM~2620_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2621_combout\ : std_logic;
SIGNAL \RAM1|memRAM~128_q\ : std_logic;
SIGNAL \RAM1|memRAM~640_q\ : std_logic;
SIGNAL \RAM1|memRAM~1152_q\ : std_logic;
SIGNAL \RAM1|memRAM~1664_q\ : std_logic;
SIGNAL \RAM1|memRAM~2622_combout\ : std_logic;
SIGNAL \RAM1|memRAM~256_q\ : std_logic;
SIGNAL \RAM1|memRAM~768_q\ : std_logic;
SIGNAL \RAM1|memRAM~1280_q\ : std_logic;
SIGNAL \RAM1|memRAM~1792_q\ : std_logic;
SIGNAL \RAM1|memRAM~2623_combout\ : std_logic;
SIGNAL \RAM1|memRAM~384_q\ : std_logic;
SIGNAL \RAM1|memRAM~896_q\ : std_logic;
SIGNAL \RAM1|memRAM~1408_q\ : std_logic;
SIGNAL \RAM1|memRAM~1920_q\ : std_logic;
SIGNAL \RAM1|memRAM~2624_combout\ : std_logic;
SIGNAL \RAM1|memRAM~512_q\ : std_logic;
SIGNAL \RAM1|memRAM~1024_q\ : std_logic;
SIGNAL \RAM1|memRAM~1536_q\ : std_logic;
SIGNAL \RAM1|memRAM~2048_q\ : std_logic;
SIGNAL \RAM1|memRAM~2625_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2626_combout\ : std_logic;
SIGNAL \RAM1|memRAM~160_q\ : std_logic;
SIGNAL \RAM1|memRAM~288_q\ : std_logic;
SIGNAL \RAM1|memRAM~416_q\ : std_logic;
SIGNAL \RAM1|memRAM~544_q\ : std_logic;
SIGNAL \RAM1|memRAM~2627_combout\ : std_logic;
SIGNAL \RAM1|memRAM~672_q\ : std_logic;
SIGNAL \RAM1|memRAM~800_q\ : std_logic;
SIGNAL \RAM1|memRAM~928_q\ : std_logic;
SIGNAL \RAM1|memRAM~1056_q\ : std_logic;
SIGNAL \RAM1|memRAM~2628_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1184_q\ : std_logic;
SIGNAL \RAM1|memRAM~1312_q\ : std_logic;
SIGNAL \RAM1|memRAM~1440_q\ : std_logic;
SIGNAL \RAM1|memRAM~1568_q\ : std_logic;
SIGNAL \RAM1|memRAM~2629_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1696_q\ : std_logic;
SIGNAL \RAM1|memRAM~1824_q\ : std_logic;
SIGNAL \RAM1|memRAM~1952_q\ : std_logic;
SIGNAL \RAM1|memRAM~2080_q\ : std_logic;
SIGNAL \RAM1|memRAM~2630_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2631_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2632_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[25]~25_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[25]~26_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~319_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1187_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[25]~25_combout\ : std_logic;
SIGNAL \ULA1|ULA26|Somador|saida~0_combout\ : std_logic;
SIGNAL \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~3_combout\ : std_logic;
SIGNAL \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~3_combout\ : std_logic;
SIGNAL \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1143_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[16]~15_combout\ : std_logic;
SIGNAL \ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA17|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \RAM1|memRAM~55_q\ : std_logic;
SIGNAL \RAM1|memRAM~567_q\ : std_logic;
SIGNAL \RAM1|memRAM~1079_q\ : std_logic;
SIGNAL \RAM1|memRAM~1591_q\ : std_logic;
SIGNAL \RAM1|memRAM~2423_combout\ : std_logic;
SIGNAL \RAM1|memRAM~183_q\ : std_logic;
SIGNAL \RAM1|memRAM~695_q\ : std_logic;
SIGNAL \RAM1|memRAM~1207_q\ : std_logic;
SIGNAL \RAM1|memRAM~1719_q\ : std_logic;
SIGNAL \RAM1|memRAM~2424_combout\ : std_logic;
SIGNAL \RAM1|memRAM~311_q\ : std_logic;
SIGNAL \RAM1|memRAM~823_q\ : std_logic;
SIGNAL \RAM1|memRAM~1335_q\ : std_logic;
SIGNAL \RAM1|memRAM~1847_q\ : std_logic;
SIGNAL \RAM1|memRAM~2425_combout\ : std_logic;
SIGNAL \RAM1|memRAM~439_q\ : std_logic;
SIGNAL \RAM1|memRAM~951_q\ : std_logic;
SIGNAL \RAM1|memRAM~1463_q\ : std_logic;
SIGNAL \RAM1|memRAM~1975_q\ : std_logic;
SIGNAL \RAM1|memRAM~2426_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2427_combout\ : std_logic;
SIGNAL \RAM1|memRAM~87_q\ : std_logic;
SIGNAL \RAM1|memRAM~599_q\ : std_logic;
SIGNAL \RAM1|memRAM~1111_q\ : std_logic;
SIGNAL \RAM1|memRAM~1623_q\ : std_logic;
SIGNAL \RAM1|memRAM~2428_combout\ : std_logic;
SIGNAL \RAM1|memRAM~215_q\ : std_logic;
SIGNAL \RAM1|memRAM~727_q\ : std_logic;
SIGNAL \RAM1|memRAM~1239_q\ : std_logic;
SIGNAL \RAM1|memRAM~1751_q\ : std_logic;
SIGNAL \RAM1|memRAM~2429_combout\ : std_logic;
SIGNAL \RAM1|memRAM~343_q\ : std_logic;
SIGNAL \RAM1|memRAM~855_q\ : std_logic;
SIGNAL \RAM1|memRAM~1367_q\ : std_logic;
SIGNAL \RAM1|memRAM~1879_q\ : std_logic;
SIGNAL \RAM1|memRAM~2430_combout\ : std_logic;
SIGNAL \RAM1|memRAM~471_q\ : std_logic;
SIGNAL \RAM1|memRAM~983_q\ : std_logic;
SIGNAL \RAM1|memRAM~1495_q\ : std_logic;
SIGNAL \RAM1|memRAM~2007_q\ : std_logic;
SIGNAL \RAM1|memRAM~2431_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2432_combout\ : std_logic;
SIGNAL \RAM1|memRAM~119_q\ : std_logic;
SIGNAL \RAM1|memRAM~631_q\ : std_logic;
SIGNAL \RAM1|memRAM~1143_q\ : std_logic;
SIGNAL \RAM1|memRAM~1655_q\ : std_logic;
SIGNAL \RAM1|memRAM~2433_combout\ : std_logic;
SIGNAL \RAM1|memRAM~247_q\ : std_logic;
SIGNAL \RAM1|memRAM~759_q\ : std_logic;
SIGNAL \RAM1|memRAM~1271_q\ : std_logic;
SIGNAL \RAM1|memRAM~1783_q\ : std_logic;
SIGNAL \RAM1|memRAM~2434_combout\ : std_logic;
SIGNAL \RAM1|memRAM~375_q\ : std_logic;
SIGNAL \RAM1|memRAM~887_q\ : std_logic;
SIGNAL \RAM1|memRAM~1399_q\ : std_logic;
SIGNAL \RAM1|memRAM~1911_q\ : std_logic;
SIGNAL \RAM1|memRAM~2435_combout\ : std_logic;
SIGNAL \RAM1|memRAM~503_q\ : std_logic;
SIGNAL \RAM1|memRAM~1015_q\ : std_logic;
SIGNAL \RAM1|memRAM~1527_q\ : std_logic;
SIGNAL \RAM1|memRAM~2039_q\ : std_logic;
SIGNAL \RAM1|memRAM~2436_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2437_combout\ : std_logic;
SIGNAL \RAM1|memRAM~151_q\ : std_logic;
SIGNAL \RAM1|memRAM~279_q\ : std_logic;
SIGNAL \RAM1|memRAM~407_q\ : std_logic;
SIGNAL \RAM1|memRAM~535_q\ : std_logic;
SIGNAL \RAM1|memRAM~2438_combout\ : std_logic;
SIGNAL \RAM1|memRAM~663_q\ : std_logic;
SIGNAL \RAM1|memRAM~791_q\ : std_logic;
SIGNAL \RAM1|memRAM~919_q\ : std_logic;
SIGNAL \RAM1|memRAM~1047_q\ : std_logic;
SIGNAL \RAM1|memRAM~2439_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1175_q\ : std_logic;
SIGNAL \RAM1|memRAM~1303_q\ : std_logic;
SIGNAL \RAM1|memRAM~1431_q\ : std_logic;
SIGNAL \RAM1|memRAM~1559_q\ : std_logic;
SIGNAL \RAM1|memRAM~2440_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1687_q\ : std_logic;
SIGNAL \RAM1|memRAM~1815_q\ : std_logic;
SIGNAL \RAM1|memRAM~1943_q\ : std_logic;
SIGNAL \RAM1|memRAM~2071_q\ : std_logic;
SIGNAL \RAM1|memRAM~2441_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2442_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2443_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[16]~16_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~310_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1142_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[16]~16_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1153_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[18]~17_combout\ : std_logic;
SIGNAL \RAM1|memRAM~57_q\ : std_logic;
SIGNAL \RAM1|memRAM~185_q\ : std_logic;
SIGNAL \RAM1|memRAM~313_q\ : std_logic;
SIGNAL \RAM1|memRAM~441_q\ : std_logic;
SIGNAL \RAM1|memRAM~2465_combout\ : std_logic;
SIGNAL \RAM1|memRAM~89_q\ : std_logic;
SIGNAL \RAM1|memRAM~217_q\ : std_logic;
SIGNAL \RAM1|memRAM~345_q\ : std_logic;
SIGNAL \RAM1|memRAM~473_q\ : std_logic;
SIGNAL \RAM1|memRAM~2466_combout\ : std_logic;
SIGNAL \RAM1|memRAM~121_q\ : std_logic;
SIGNAL \RAM1|memRAM~249_q\ : std_logic;
SIGNAL \RAM1|memRAM~377_q\ : std_logic;
SIGNAL \RAM1|memRAM~505_q\ : std_logic;
SIGNAL \RAM1|memRAM~2467_combout\ : std_logic;
SIGNAL \RAM1|memRAM~153_q\ : std_logic;
SIGNAL \RAM1|memRAM~281_q\ : std_logic;
SIGNAL \RAM1|memRAM~409_q\ : std_logic;
SIGNAL \RAM1|memRAM~537_q\ : std_logic;
SIGNAL \RAM1|memRAM~2468_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2469_combout\ : std_logic;
SIGNAL \RAM1|memRAM~569_q\ : std_logic;
SIGNAL \RAM1|memRAM~697_q\ : std_logic;
SIGNAL \RAM1|memRAM~825_q\ : std_logic;
SIGNAL \RAM1|memRAM~953_q\ : std_logic;
SIGNAL \RAM1|memRAM~2470_combout\ : std_logic;
SIGNAL \RAM1|memRAM~601_q\ : std_logic;
SIGNAL \RAM1|memRAM~729_q\ : std_logic;
SIGNAL \RAM1|memRAM~857_q\ : std_logic;
SIGNAL \RAM1|memRAM~985_q\ : std_logic;
SIGNAL \RAM1|memRAM~2471_combout\ : std_logic;
SIGNAL \RAM1|memRAM~633_q\ : std_logic;
SIGNAL \RAM1|memRAM~761_q\ : std_logic;
SIGNAL \RAM1|memRAM~889_q\ : std_logic;
SIGNAL \RAM1|memRAM~1017_q\ : std_logic;
SIGNAL \RAM1|memRAM~2472_combout\ : std_logic;
SIGNAL \RAM1|memRAM~665_q\ : std_logic;
SIGNAL \RAM1|memRAM~793_q\ : std_logic;
SIGNAL \RAM1|memRAM~921_q\ : std_logic;
SIGNAL \RAM1|memRAM~1049_q\ : std_logic;
SIGNAL \RAM1|memRAM~2473_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2474_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1081_q\ : std_logic;
SIGNAL \RAM1|memRAM~1113_q\ : std_logic;
SIGNAL \RAM1|memRAM~1145_q\ : std_logic;
SIGNAL \RAM1|memRAM~1177_q\ : std_logic;
SIGNAL \RAM1|memRAM~2475_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1209_q\ : std_logic;
SIGNAL \RAM1|memRAM~1241_q\ : std_logic;
SIGNAL \RAM1|memRAM~1273_q\ : std_logic;
SIGNAL \RAM1|memRAM~1305_q\ : std_logic;
SIGNAL \RAM1|memRAM~2476_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1337_q\ : std_logic;
SIGNAL \RAM1|memRAM~1369_q\ : std_logic;
SIGNAL \RAM1|memRAM~1401_q\ : std_logic;
SIGNAL \RAM1|memRAM~1433_q\ : std_logic;
SIGNAL \RAM1|memRAM~2477_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1465_q\ : std_logic;
SIGNAL \RAM1|memRAM~1497_q\ : std_logic;
SIGNAL \RAM1|memRAM~1529_q\ : std_logic;
SIGNAL \RAM1|memRAM~1561_q\ : std_logic;
SIGNAL \RAM1|memRAM~2478_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2479_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1593_q\ : std_logic;
SIGNAL \RAM1|memRAM~1721_q\ : std_logic;
SIGNAL \RAM1|memRAM~1849_q\ : std_logic;
SIGNAL \RAM1|memRAM~1977_q\ : std_logic;
SIGNAL \RAM1|memRAM~2480_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1625_q\ : std_logic;
SIGNAL \RAM1|memRAM~1753_q\ : std_logic;
SIGNAL \RAM1|memRAM~1881_q\ : std_logic;
SIGNAL \RAM1|memRAM~2009_q\ : std_logic;
SIGNAL \RAM1|memRAM~2481_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1657_q\ : std_logic;
SIGNAL \RAM1|memRAM~1785_q\ : std_logic;
SIGNAL \RAM1|memRAM~1913_q\ : std_logic;
SIGNAL \RAM1|memRAM~2041_q\ : std_logic;
SIGNAL \RAM1|memRAM~2482_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1689_q\ : std_logic;
SIGNAL \RAM1|memRAM~1817_q\ : std_logic;
SIGNAL \RAM1|memRAM~1945_q\ : std_logic;
SIGNAL \RAM1|memRAM~2073_q\ : std_logic;
SIGNAL \RAM1|memRAM~2483_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2484_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2485_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[18]~18_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~312_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1152_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[18]~18_combout\ : std_logic;
SIGNAL \ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1148_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[17]~16_combout\ : std_logic;
SIGNAL \ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA18|Somador|saida~0_combout\ : std_logic;
SIGNAL \ULA1|ULA18|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA18|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \RAM1|memRAM~56_q\ : std_logic;
SIGNAL \RAM1|memRAM~88_q\ : std_logic;
SIGNAL \RAM1|memRAM~120_q\ : std_logic;
SIGNAL \RAM1|memRAM~152_q\ : std_logic;
SIGNAL \RAM1|memRAM~2444_combout\ : std_logic;
SIGNAL \RAM1|memRAM~568_q\ : std_logic;
SIGNAL \RAM1|memRAM~600_q\ : std_logic;
SIGNAL \RAM1|memRAM~632_q\ : std_logic;
SIGNAL \RAM1|memRAM~664_q\ : std_logic;
SIGNAL \RAM1|memRAM~2445_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1080_q\ : std_logic;
SIGNAL \RAM1|memRAM~1112_q\ : std_logic;
SIGNAL \RAM1|memRAM~1144_q\ : std_logic;
SIGNAL \RAM1|memRAM~1176_q\ : std_logic;
SIGNAL \RAM1|memRAM~2446_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1592_q\ : std_logic;
SIGNAL \RAM1|memRAM~1624_q\ : std_logic;
SIGNAL \RAM1|memRAM~1656_q\ : std_logic;
SIGNAL \RAM1|memRAM~1688_q\ : std_logic;
SIGNAL \RAM1|memRAM~2447_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2448_combout\ : std_logic;
SIGNAL \RAM1|memRAM~184_q\ : std_logic;
SIGNAL \RAM1|memRAM~216_q\ : std_logic;
SIGNAL \RAM1|memRAM~248_q\ : std_logic;
SIGNAL \RAM1|memRAM~280_q\ : std_logic;
SIGNAL \RAM1|memRAM~2449_combout\ : std_logic;
SIGNAL \RAM1|memRAM~696_q\ : std_logic;
SIGNAL \RAM1|memRAM~728_q\ : std_logic;
SIGNAL \RAM1|memRAM~760_q\ : std_logic;
SIGNAL \RAM1|memRAM~792_q\ : std_logic;
SIGNAL \RAM1|memRAM~2450_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1208_q\ : std_logic;
SIGNAL \RAM1|memRAM~1240_q\ : std_logic;
SIGNAL \RAM1|memRAM~1272_q\ : std_logic;
SIGNAL \RAM1|memRAM~1304_q\ : std_logic;
SIGNAL \RAM1|memRAM~2451_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1720_q\ : std_logic;
SIGNAL \RAM1|memRAM~1752_q\ : std_logic;
SIGNAL \RAM1|memRAM~1784_q\ : std_logic;
SIGNAL \RAM1|memRAM~1816_q\ : std_logic;
SIGNAL \RAM1|memRAM~2452_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2453_combout\ : std_logic;
SIGNAL \RAM1|memRAM~312_q\ : std_logic;
SIGNAL \RAM1|memRAM~344_q\ : std_logic;
SIGNAL \RAM1|memRAM~376_q\ : std_logic;
SIGNAL \RAM1|memRAM~408_q\ : std_logic;
SIGNAL \RAM1|memRAM~2454_combout\ : std_logic;
SIGNAL \RAM1|memRAM~824_q\ : std_logic;
SIGNAL \RAM1|memRAM~856_q\ : std_logic;
SIGNAL \RAM1|memRAM~888_q\ : std_logic;
SIGNAL \RAM1|memRAM~920_q\ : std_logic;
SIGNAL \RAM1|memRAM~2455_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1336_q\ : std_logic;
SIGNAL \RAM1|memRAM~1368_q\ : std_logic;
SIGNAL \RAM1|memRAM~1400_q\ : std_logic;
SIGNAL \RAM1|memRAM~1432_q\ : std_logic;
SIGNAL \RAM1|memRAM~2456_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1848_q\ : std_logic;
SIGNAL \RAM1|memRAM~1880_q\ : std_logic;
SIGNAL \RAM1|memRAM~1912_q\ : std_logic;
SIGNAL \RAM1|memRAM~1944_q\ : std_logic;
SIGNAL \RAM1|memRAM~2457_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2458_combout\ : std_logic;
SIGNAL \RAM1|memRAM~440_q\ : std_logic;
SIGNAL \RAM1|memRAM~952_q\ : std_logic;
SIGNAL \RAM1|memRAM~1464_q\ : std_logic;
SIGNAL \RAM1|memRAM~1976_q\ : std_logic;
SIGNAL \RAM1|memRAM~2459_combout\ : std_logic;
SIGNAL \RAM1|memRAM~472_q\ : std_logic;
SIGNAL \RAM1|memRAM~984_q\ : std_logic;
SIGNAL \RAM1|memRAM~1496_q\ : std_logic;
SIGNAL \RAM1|memRAM~2008_q\ : std_logic;
SIGNAL \RAM1|memRAM~2460_combout\ : std_logic;
SIGNAL \RAM1|memRAM~504_q\ : std_logic;
SIGNAL \RAM1|memRAM~1016_q\ : std_logic;
SIGNAL \RAM1|memRAM~1528_q\ : std_logic;
SIGNAL \RAM1|memRAM~2040_q\ : std_logic;
SIGNAL \RAM1|memRAM~2461_combout\ : std_logic;
SIGNAL \RAM1|memRAM~536_q\ : std_logic;
SIGNAL \RAM1|memRAM~1048_q\ : std_logic;
SIGNAL \RAM1|memRAM~1560_q\ : std_logic;
SIGNAL \RAM1|memRAM~2072_q\ : std_logic;
SIGNAL \RAM1|memRAM~2462_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2463_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2464_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[17]~17_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~311_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1147_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[17]~17_combout\ : std_logic;
SIGNAL \ULA1|ULA19|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA19|MuxOperacao|MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \ULA1|ULA19|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA19|Somador|cOut~1_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1163_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[20]~19_combout\ : std_logic;
SIGNAL \RAM1|memRAM~59_q\ : std_logic;
SIGNAL \RAM1|memRAM~91_q\ : std_logic;
SIGNAL \RAM1|memRAM~123_q\ : std_logic;
SIGNAL \RAM1|memRAM~155_q\ : std_logic;
SIGNAL \RAM1|memRAM~2507_combout\ : std_logic;
SIGNAL \RAM1|memRAM~571_q\ : std_logic;
SIGNAL \RAM1|memRAM~603_q\ : std_logic;
SIGNAL \RAM1|memRAM~635_q\ : std_logic;
SIGNAL \RAM1|memRAM~667_q\ : std_logic;
SIGNAL \RAM1|memRAM~2508_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1083_q\ : std_logic;
SIGNAL \RAM1|memRAM~1115_q\ : std_logic;
SIGNAL \RAM1|memRAM~1147_q\ : std_logic;
SIGNAL \RAM1|memRAM~1179_q\ : std_logic;
SIGNAL \RAM1|memRAM~2509_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1595_q\ : std_logic;
SIGNAL \RAM1|memRAM~1627_q\ : std_logic;
SIGNAL \RAM1|memRAM~1659_q\ : std_logic;
SIGNAL \RAM1|memRAM~1691_q\ : std_logic;
SIGNAL \RAM1|memRAM~2510_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2511_combout\ : std_logic;
SIGNAL \RAM1|memRAM~187_q\ : std_logic;
SIGNAL \RAM1|memRAM~219_q\ : std_logic;
SIGNAL \RAM1|memRAM~251_q\ : std_logic;
SIGNAL \RAM1|memRAM~283_q\ : std_logic;
SIGNAL \RAM1|memRAM~2512_combout\ : std_logic;
SIGNAL \RAM1|memRAM~699_q\ : std_logic;
SIGNAL \RAM1|memRAM~731_q\ : std_logic;
SIGNAL \RAM1|memRAM~763_q\ : std_logic;
SIGNAL \RAM1|memRAM~795_q\ : std_logic;
SIGNAL \RAM1|memRAM~2513_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1211_q\ : std_logic;
SIGNAL \RAM1|memRAM~1243_q\ : std_logic;
SIGNAL \RAM1|memRAM~1275_q\ : std_logic;
SIGNAL \RAM1|memRAM~1307_q\ : std_logic;
SIGNAL \RAM1|memRAM~2514_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1723_q\ : std_logic;
SIGNAL \RAM1|memRAM~1755_q\ : std_logic;
SIGNAL \RAM1|memRAM~1787_q\ : std_logic;
SIGNAL \RAM1|memRAM~1819_q\ : std_logic;
SIGNAL \RAM1|memRAM~2515_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2516_combout\ : std_logic;
SIGNAL \RAM1|memRAM~315_q\ : std_logic;
SIGNAL \RAM1|memRAM~347_q\ : std_logic;
SIGNAL \RAM1|memRAM~379_q\ : std_logic;
SIGNAL \RAM1|memRAM~411_q\ : std_logic;
SIGNAL \RAM1|memRAM~2517_combout\ : std_logic;
SIGNAL \RAM1|memRAM~827_q\ : std_logic;
SIGNAL \RAM1|memRAM~859_q\ : std_logic;
SIGNAL \RAM1|memRAM~891_q\ : std_logic;
SIGNAL \RAM1|memRAM~923_q\ : std_logic;
SIGNAL \RAM1|memRAM~2518_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1339_q\ : std_logic;
SIGNAL \RAM1|memRAM~1371_q\ : std_logic;
SIGNAL \RAM1|memRAM~1403_q\ : std_logic;
SIGNAL \RAM1|memRAM~1435_q\ : std_logic;
SIGNAL \RAM1|memRAM~2519_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1851_q\ : std_logic;
SIGNAL \RAM1|memRAM~1883_q\ : std_logic;
SIGNAL \RAM1|memRAM~1915_q\ : std_logic;
SIGNAL \RAM1|memRAM~1947_q\ : std_logic;
SIGNAL \RAM1|memRAM~2520_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2521_combout\ : std_logic;
SIGNAL \RAM1|memRAM~443_q\ : std_logic;
SIGNAL \RAM1|memRAM~955_q\ : std_logic;
SIGNAL \RAM1|memRAM~1467_q\ : std_logic;
SIGNAL \RAM1|memRAM~1979_q\ : std_logic;
SIGNAL \RAM1|memRAM~2522_combout\ : std_logic;
SIGNAL \RAM1|memRAM~475_q\ : std_logic;
SIGNAL \RAM1|memRAM~987_q\ : std_logic;
SIGNAL \RAM1|memRAM~1499_q\ : std_logic;
SIGNAL \RAM1|memRAM~2011_q\ : std_logic;
SIGNAL \RAM1|memRAM~2523_combout\ : std_logic;
SIGNAL \RAM1|memRAM~507_q\ : std_logic;
SIGNAL \RAM1|memRAM~1019_q\ : std_logic;
SIGNAL \RAM1|memRAM~1531_q\ : std_logic;
SIGNAL \RAM1|memRAM~2043_q\ : std_logic;
SIGNAL \RAM1|memRAM~2524_combout\ : std_logic;
SIGNAL \RAM1|memRAM~539_q\ : std_logic;
SIGNAL \RAM1|memRAM~1051_q\ : std_logic;
SIGNAL \RAM1|memRAM~1563_q\ : std_logic;
SIGNAL \RAM1|memRAM~2075_q\ : std_logic;
SIGNAL \RAM1|memRAM~2525_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2526_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2527_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[20]~20_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~314_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1162_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[20]~20_combout\ : std_logic;
SIGNAL \ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1158_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[19]~18_combout\ : std_logic;
SIGNAL \ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA20|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \RAM1|memRAM~58_q\ : std_logic;
SIGNAL \RAM1|memRAM~570_q\ : std_logic;
SIGNAL \RAM1|memRAM~1082_q\ : std_logic;
SIGNAL \RAM1|memRAM~1594_q\ : std_logic;
SIGNAL \RAM1|memRAM~2486_combout\ : std_logic;
SIGNAL \RAM1|memRAM~186_q\ : std_logic;
SIGNAL \RAM1|memRAM~698_q\ : std_logic;
SIGNAL \RAM1|memRAM~1210_q\ : std_logic;
SIGNAL \RAM1|memRAM~1722_q\ : std_logic;
SIGNAL \RAM1|memRAM~2487_combout\ : std_logic;
SIGNAL \RAM1|memRAM~314_q\ : std_logic;
SIGNAL \RAM1|memRAM~826_q\ : std_logic;
SIGNAL \RAM1|memRAM~1338_q\ : std_logic;
SIGNAL \RAM1|memRAM~1850_q\ : std_logic;
SIGNAL \RAM1|memRAM~2488_combout\ : std_logic;
SIGNAL \RAM1|memRAM~442_q\ : std_logic;
SIGNAL \RAM1|memRAM~954_q\ : std_logic;
SIGNAL \RAM1|memRAM~1466_q\ : std_logic;
SIGNAL \RAM1|memRAM~1978_q\ : std_logic;
SIGNAL \RAM1|memRAM~2489_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2490_combout\ : std_logic;
SIGNAL \RAM1|memRAM~90_q\ : std_logic;
SIGNAL \RAM1|memRAM~602_q\ : std_logic;
SIGNAL \RAM1|memRAM~1114_q\ : std_logic;
SIGNAL \RAM1|memRAM~1626_q\ : std_logic;
SIGNAL \RAM1|memRAM~2491_combout\ : std_logic;
SIGNAL \RAM1|memRAM~218_q\ : std_logic;
SIGNAL \RAM1|memRAM~730_q\ : std_logic;
SIGNAL \RAM1|memRAM~1242_q\ : std_logic;
SIGNAL \RAM1|memRAM~1754_q\ : std_logic;
SIGNAL \RAM1|memRAM~2492_combout\ : std_logic;
SIGNAL \RAM1|memRAM~346_q\ : std_logic;
SIGNAL \RAM1|memRAM~858_q\ : std_logic;
SIGNAL \RAM1|memRAM~1370_q\ : std_logic;
SIGNAL \RAM1|memRAM~1882_q\ : std_logic;
SIGNAL \RAM1|memRAM~2493_combout\ : std_logic;
SIGNAL \RAM1|memRAM~474_q\ : std_logic;
SIGNAL \RAM1|memRAM~986_q\ : std_logic;
SIGNAL \RAM1|memRAM~1498_q\ : std_logic;
SIGNAL \RAM1|memRAM~2010_q\ : std_logic;
SIGNAL \RAM1|memRAM~2494_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2495_combout\ : std_logic;
SIGNAL \RAM1|memRAM~122_q\ : std_logic;
SIGNAL \RAM1|memRAM~634_q\ : std_logic;
SIGNAL \RAM1|memRAM~1146_q\ : std_logic;
SIGNAL \RAM1|memRAM~1658_q\ : std_logic;
SIGNAL \RAM1|memRAM~2496_combout\ : std_logic;
SIGNAL \RAM1|memRAM~250_q\ : std_logic;
SIGNAL \RAM1|memRAM~762_q\ : std_logic;
SIGNAL \RAM1|memRAM~1274_q\ : std_logic;
SIGNAL \RAM1|memRAM~1786_q\ : std_logic;
SIGNAL \RAM1|memRAM~2497_combout\ : std_logic;
SIGNAL \RAM1|memRAM~378_q\ : std_logic;
SIGNAL \RAM1|memRAM~890_q\ : std_logic;
SIGNAL \RAM1|memRAM~1402_q\ : std_logic;
SIGNAL \RAM1|memRAM~1914_q\ : std_logic;
SIGNAL \RAM1|memRAM~2498_combout\ : std_logic;
SIGNAL \RAM1|memRAM~506_q\ : std_logic;
SIGNAL \RAM1|memRAM~1018_q\ : std_logic;
SIGNAL \RAM1|memRAM~1530_q\ : std_logic;
SIGNAL \RAM1|memRAM~2042_q\ : std_logic;
SIGNAL \RAM1|memRAM~2499_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2500_combout\ : std_logic;
SIGNAL \RAM1|memRAM~154_q\ : std_logic;
SIGNAL \RAM1|memRAM~282_q\ : std_logic;
SIGNAL \RAM1|memRAM~410_q\ : std_logic;
SIGNAL \RAM1|memRAM~538_q\ : std_logic;
SIGNAL \RAM1|memRAM~2501_combout\ : std_logic;
SIGNAL \RAM1|memRAM~666_q\ : std_logic;
SIGNAL \RAM1|memRAM~794_q\ : std_logic;
SIGNAL \RAM1|memRAM~922_q\ : std_logic;
SIGNAL \RAM1|memRAM~1050_q\ : std_logic;
SIGNAL \RAM1|memRAM~2502_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1178_q\ : std_logic;
SIGNAL \RAM1|memRAM~1306_q\ : std_logic;
SIGNAL \RAM1|memRAM~1434_q\ : std_logic;
SIGNAL \RAM1|memRAM~1562_q\ : std_logic;
SIGNAL \RAM1|memRAM~2503_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1690_q\ : std_logic;
SIGNAL \RAM1|memRAM~1818_q\ : std_logic;
SIGNAL \RAM1|memRAM~1946_q\ : std_logic;
SIGNAL \RAM1|memRAM~2074_q\ : std_logic;
SIGNAL \RAM1|memRAM~2504_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2505_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2506_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[19]~19_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~313_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1157_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[19]~19_combout\ : std_logic;
SIGNAL \ULA1|ULA21|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA21|MuxOperacao|MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|Equal0~9_combout\ : std_logic;
SIGNAL \ULA1|Equal0~10_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1118_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[11]~10_combout\ : std_logic;
SIGNAL \ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA12|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \RAM1|memRAM~50_q\ : std_logic;
SIGNAL \RAM1|memRAM~82_q\ : std_logic;
SIGNAL \RAM1|memRAM~114_q\ : std_logic;
SIGNAL \RAM1|memRAM~146_q\ : std_logic;
SIGNAL \RAM1|memRAM~2318_combout\ : std_logic;
SIGNAL \RAM1|memRAM~562_q\ : std_logic;
SIGNAL \RAM1|memRAM~594_q\ : std_logic;
SIGNAL \RAM1|memRAM~626_q\ : std_logic;
SIGNAL \RAM1|memRAM~658_q\ : std_logic;
SIGNAL \RAM1|memRAM~2319_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1074_q\ : std_logic;
SIGNAL \RAM1|memRAM~1106_q\ : std_logic;
SIGNAL \RAM1|memRAM~1138_q\ : std_logic;
SIGNAL \RAM1|memRAM~1170_q\ : std_logic;
SIGNAL \RAM1|memRAM~2320_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1586_q\ : std_logic;
SIGNAL \RAM1|memRAM~1618_q\ : std_logic;
SIGNAL \RAM1|memRAM~1650_q\ : std_logic;
SIGNAL \RAM1|memRAM~1682_q\ : std_logic;
SIGNAL \RAM1|memRAM~2321_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2322_combout\ : std_logic;
SIGNAL \RAM1|memRAM~178_q\ : std_logic;
SIGNAL \RAM1|memRAM~210_q\ : std_logic;
SIGNAL \RAM1|memRAM~242_q\ : std_logic;
SIGNAL \RAM1|memRAM~274_q\ : std_logic;
SIGNAL \RAM1|memRAM~2323_combout\ : std_logic;
SIGNAL \RAM1|memRAM~690_q\ : std_logic;
SIGNAL \RAM1|memRAM~722_q\ : std_logic;
SIGNAL \RAM1|memRAM~754_q\ : std_logic;
SIGNAL \RAM1|memRAM~786_q\ : std_logic;
SIGNAL \RAM1|memRAM~2324_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1202_q\ : std_logic;
SIGNAL \RAM1|memRAM~1234_q\ : std_logic;
SIGNAL \RAM1|memRAM~1266_q\ : std_logic;
SIGNAL \RAM1|memRAM~1298_q\ : std_logic;
SIGNAL \RAM1|memRAM~2325_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1714_q\ : std_logic;
SIGNAL \RAM1|memRAM~1746_q\ : std_logic;
SIGNAL \RAM1|memRAM~1778_q\ : std_logic;
SIGNAL \RAM1|memRAM~1810_q\ : std_logic;
SIGNAL \RAM1|memRAM~2326_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2327_combout\ : std_logic;
SIGNAL \RAM1|memRAM~306_q\ : std_logic;
SIGNAL \RAM1|memRAM~338_q\ : std_logic;
SIGNAL \RAM1|memRAM~370_q\ : std_logic;
SIGNAL \RAM1|memRAM~402_q\ : std_logic;
SIGNAL \RAM1|memRAM~2328_combout\ : std_logic;
SIGNAL \RAM1|memRAM~818_q\ : std_logic;
SIGNAL \RAM1|memRAM~850_q\ : std_logic;
SIGNAL \RAM1|memRAM~882_q\ : std_logic;
SIGNAL \RAM1|memRAM~914_q\ : std_logic;
SIGNAL \RAM1|memRAM~2329_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1330_q\ : std_logic;
SIGNAL \RAM1|memRAM~1362_q\ : std_logic;
SIGNAL \RAM1|memRAM~1394_q\ : std_logic;
SIGNAL \RAM1|memRAM~1426_q\ : std_logic;
SIGNAL \RAM1|memRAM~2330_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1842_q\ : std_logic;
SIGNAL \RAM1|memRAM~1874_q\ : std_logic;
SIGNAL \RAM1|memRAM~1906_q\ : std_logic;
SIGNAL \RAM1|memRAM~1938_q\ : std_logic;
SIGNAL \RAM1|memRAM~2331_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2332_combout\ : std_logic;
SIGNAL \RAM1|memRAM~434_q\ : std_logic;
SIGNAL \RAM1|memRAM~946_q\ : std_logic;
SIGNAL \RAM1|memRAM~1458_q\ : std_logic;
SIGNAL \RAM1|memRAM~1970_q\ : std_logic;
SIGNAL \RAM1|memRAM~2333_combout\ : std_logic;
SIGNAL \RAM1|memRAM~466_q\ : std_logic;
SIGNAL \RAM1|memRAM~978_q\ : std_logic;
SIGNAL \RAM1|memRAM~1490_q\ : std_logic;
SIGNAL \RAM1|memRAM~2002_q\ : std_logic;
SIGNAL \RAM1|memRAM~2334_combout\ : std_logic;
SIGNAL \RAM1|memRAM~498_q\ : std_logic;
SIGNAL \RAM1|memRAM~1010_q\ : std_logic;
SIGNAL \RAM1|memRAM~1522_q\ : std_logic;
SIGNAL \RAM1|memRAM~2034_q\ : std_logic;
SIGNAL \RAM1|memRAM~2335_combout\ : std_logic;
SIGNAL \RAM1|memRAM~530_q\ : std_logic;
SIGNAL \RAM1|memRAM~1042_q\ : std_logic;
SIGNAL \RAM1|memRAM~1554_q\ : std_logic;
SIGNAL \RAM1|memRAM~2066_q\ : std_logic;
SIGNAL \RAM1|memRAM~2336_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2337_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2338_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[11]~11_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~305_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1117_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[11]~11_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1123_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[12]~11_combout\ : std_logic;
SIGNAL \ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA13|Somador|saida~0_combout\ : std_logic;
SIGNAL \ULA1|ULA13|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA13|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \RAM1|memRAM~51_q\ : std_logic;
SIGNAL \RAM1|memRAM~179_q\ : std_logic;
SIGNAL \RAM1|memRAM~307_q\ : std_logic;
SIGNAL \RAM1|memRAM~435_q\ : std_logic;
SIGNAL \RAM1|memRAM~2339_combout\ : std_logic;
SIGNAL \RAM1|memRAM~83_q\ : std_logic;
SIGNAL \RAM1|memRAM~211_q\ : std_logic;
SIGNAL \RAM1|memRAM~339_q\ : std_logic;
SIGNAL \RAM1|memRAM~467_q\ : std_logic;
SIGNAL \RAM1|memRAM~2340_combout\ : std_logic;
SIGNAL \RAM1|memRAM~115_q\ : std_logic;
SIGNAL \RAM1|memRAM~243_q\ : std_logic;
SIGNAL \RAM1|memRAM~371_q\ : std_logic;
SIGNAL \RAM1|memRAM~499_q\ : std_logic;
SIGNAL \RAM1|memRAM~2341_combout\ : std_logic;
SIGNAL \RAM1|memRAM~147_q\ : std_logic;
SIGNAL \RAM1|memRAM~275_q\ : std_logic;
SIGNAL \RAM1|memRAM~403_q\ : std_logic;
SIGNAL \RAM1|memRAM~531_q\ : std_logic;
SIGNAL \RAM1|memRAM~2342_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2343_combout\ : std_logic;
SIGNAL \RAM1|memRAM~563_q\ : std_logic;
SIGNAL \RAM1|memRAM~691_q\ : std_logic;
SIGNAL \RAM1|memRAM~819_q\ : std_logic;
SIGNAL \RAM1|memRAM~947_q\ : std_logic;
SIGNAL \RAM1|memRAM~2344_combout\ : std_logic;
SIGNAL \RAM1|memRAM~595_q\ : std_logic;
SIGNAL \RAM1|memRAM~723_q\ : std_logic;
SIGNAL \RAM1|memRAM~851_q\ : std_logic;
SIGNAL \RAM1|memRAM~979_q\ : std_logic;
SIGNAL \RAM1|memRAM~2345_combout\ : std_logic;
SIGNAL \RAM1|memRAM~627_q\ : std_logic;
SIGNAL \RAM1|memRAM~755_q\ : std_logic;
SIGNAL \RAM1|memRAM~883_q\ : std_logic;
SIGNAL \RAM1|memRAM~1011_q\ : std_logic;
SIGNAL \RAM1|memRAM~2346_combout\ : std_logic;
SIGNAL \RAM1|memRAM~659_q\ : std_logic;
SIGNAL \RAM1|memRAM~787_q\ : std_logic;
SIGNAL \RAM1|memRAM~915_q\ : std_logic;
SIGNAL \RAM1|memRAM~1043_q\ : std_logic;
SIGNAL \RAM1|memRAM~2347_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2348_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1075_q\ : std_logic;
SIGNAL \RAM1|memRAM~1107_q\ : std_logic;
SIGNAL \RAM1|memRAM~1139_q\ : std_logic;
SIGNAL \RAM1|memRAM~1171_q\ : std_logic;
SIGNAL \RAM1|memRAM~2349_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1203_q\ : std_logic;
SIGNAL \RAM1|memRAM~1235_q\ : std_logic;
SIGNAL \RAM1|memRAM~1267_q\ : std_logic;
SIGNAL \RAM1|memRAM~1299_q\ : std_logic;
SIGNAL \RAM1|memRAM~2350_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1331_q\ : std_logic;
SIGNAL \RAM1|memRAM~1363_q\ : std_logic;
SIGNAL \RAM1|memRAM~1395_q\ : std_logic;
SIGNAL \RAM1|memRAM~1427_q\ : std_logic;
SIGNAL \RAM1|memRAM~2351_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1459_q\ : std_logic;
SIGNAL \RAM1|memRAM~1491_q\ : std_logic;
SIGNAL \RAM1|memRAM~1523_q\ : std_logic;
SIGNAL \RAM1|memRAM~1555_q\ : std_logic;
SIGNAL \RAM1|memRAM~2352_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2353_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1587_q\ : std_logic;
SIGNAL \RAM1|memRAM~1715_q\ : std_logic;
SIGNAL \RAM1|memRAM~1843_q\ : std_logic;
SIGNAL \RAM1|memRAM~1971_q\ : std_logic;
SIGNAL \RAM1|memRAM~2354_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1619_q\ : std_logic;
SIGNAL \RAM1|memRAM~1747_q\ : std_logic;
SIGNAL \RAM1|memRAM~1875_q\ : std_logic;
SIGNAL \RAM1|memRAM~2003_q\ : std_logic;
SIGNAL \RAM1|memRAM~2355_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1651_q\ : std_logic;
SIGNAL \RAM1|memRAM~1779_q\ : std_logic;
SIGNAL \RAM1|memRAM~1907_q\ : std_logic;
SIGNAL \RAM1|memRAM~2035_q\ : std_logic;
SIGNAL \RAM1|memRAM~2356_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1683_q\ : std_logic;
SIGNAL \RAM1|memRAM~1811_q\ : std_logic;
SIGNAL \RAM1|memRAM~1939_q\ : std_logic;
SIGNAL \RAM1|memRAM~2067_q\ : std_logic;
SIGNAL \RAM1|memRAM~2357_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2358_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2359_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[12]~12_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~306_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1122_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[12]~12_combout\ : std_logic;
SIGNAL \ULA1|ULA13|Somador|cOut~combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1128_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[13]~12_combout\ : std_logic;
SIGNAL \ULA1|ULA14|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA14|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \RAM1|memRAM~52_q\ : std_logic;
SIGNAL \RAM1|memRAM~564_q\ : std_logic;
SIGNAL \RAM1|memRAM~1076_q\ : std_logic;
SIGNAL \RAM1|memRAM~1588_q\ : std_logic;
SIGNAL \RAM1|memRAM~2360_combout\ : std_logic;
SIGNAL \RAM1|memRAM~180_q\ : std_logic;
SIGNAL \RAM1|memRAM~692_q\ : std_logic;
SIGNAL \RAM1|memRAM~1204_q\ : std_logic;
SIGNAL \RAM1|memRAM~1716_q\ : std_logic;
SIGNAL \RAM1|memRAM~2361_combout\ : std_logic;
SIGNAL \RAM1|memRAM~308_q\ : std_logic;
SIGNAL \RAM1|memRAM~820_q\ : std_logic;
SIGNAL \RAM1|memRAM~1332_q\ : std_logic;
SIGNAL \RAM1|memRAM~1844_q\ : std_logic;
SIGNAL \RAM1|memRAM~2362_combout\ : std_logic;
SIGNAL \RAM1|memRAM~436_q\ : std_logic;
SIGNAL \RAM1|memRAM~948_q\ : std_logic;
SIGNAL \RAM1|memRAM~1460_q\ : std_logic;
SIGNAL \RAM1|memRAM~1972_q\ : std_logic;
SIGNAL \RAM1|memRAM~2363_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2364_combout\ : std_logic;
SIGNAL \RAM1|memRAM~84_q\ : std_logic;
SIGNAL \RAM1|memRAM~596_q\ : std_logic;
SIGNAL \RAM1|memRAM~1108_q\ : std_logic;
SIGNAL \RAM1|memRAM~1620_q\ : std_logic;
SIGNAL \RAM1|memRAM~2365_combout\ : std_logic;
SIGNAL \RAM1|memRAM~212_q\ : std_logic;
SIGNAL \RAM1|memRAM~724_q\ : std_logic;
SIGNAL \RAM1|memRAM~1236_q\ : std_logic;
SIGNAL \RAM1|memRAM~1748_q\ : std_logic;
SIGNAL \RAM1|memRAM~2366_combout\ : std_logic;
SIGNAL \RAM1|memRAM~340_q\ : std_logic;
SIGNAL \RAM1|memRAM~852_q\ : std_logic;
SIGNAL \RAM1|memRAM~1364_q\ : std_logic;
SIGNAL \RAM1|memRAM~1876_q\ : std_logic;
SIGNAL \RAM1|memRAM~2367_combout\ : std_logic;
SIGNAL \RAM1|memRAM~468_q\ : std_logic;
SIGNAL \RAM1|memRAM~980_q\ : std_logic;
SIGNAL \RAM1|memRAM~1492_q\ : std_logic;
SIGNAL \RAM1|memRAM~2004_q\ : std_logic;
SIGNAL \RAM1|memRAM~2368_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2369_combout\ : std_logic;
SIGNAL \RAM1|memRAM~116_q\ : std_logic;
SIGNAL \RAM1|memRAM~628_q\ : std_logic;
SIGNAL \RAM1|memRAM~1140_q\ : std_logic;
SIGNAL \RAM1|memRAM~1652_q\ : std_logic;
SIGNAL \RAM1|memRAM~2370_combout\ : std_logic;
SIGNAL \RAM1|memRAM~244_q\ : std_logic;
SIGNAL \RAM1|memRAM~756_q\ : std_logic;
SIGNAL \RAM1|memRAM~1268_q\ : std_logic;
SIGNAL \RAM1|memRAM~1780_q\ : std_logic;
SIGNAL \RAM1|memRAM~2371_combout\ : std_logic;
SIGNAL \RAM1|memRAM~372_q\ : std_logic;
SIGNAL \RAM1|memRAM~884_q\ : std_logic;
SIGNAL \RAM1|memRAM~1396_q\ : std_logic;
SIGNAL \RAM1|memRAM~1908_q\ : std_logic;
SIGNAL \RAM1|memRAM~2372_combout\ : std_logic;
SIGNAL \RAM1|memRAM~500_q\ : std_logic;
SIGNAL \RAM1|memRAM~1012_q\ : std_logic;
SIGNAL \RAM1|memRAM~1524_q\ : std_logic;
SIGNAL \RAM1|memRAM~2036_q\ : std_logic;
SIGNAL \RAM1|memRAM~2373_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2374_combout\ : std_logic;
SIGNAL \RAM1|memRAM~148_q\ : std_logic;
SIGNAL \RAM1|memRAM~276_q\ : std_logic;
SIGNAL \RAM1|memRAM~404_q\ : std_logic;
SIGNAL \RAM1|memRAM~532_q\ : std_logic;
SIGNAL \RAM1|memRAM~2375_combout\ : std_logic;
SIGNAL \RAM1|memRAM~660_q\ : std_logic;
SIGNAL \RAM1|memRAM~788_q\ : std_logic;
SIGNAL \RAM1|memRAM~916_q\ : std_logic;
SIGNAL \RAM1|memRAM~1044_q\ : std_logic;
SIGNAL \RAM1|memRAM~2376_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1172_q\ : std_logic;
SIGNAL \RAM1|memRAM~1300_q\ : std_logic;
SIGNAL \RAM1|memRAM~1428_q\ : std_logic;
SIGNAL \RAM1|memRAM~1556_q\ : std_logic;
SIGNAL \RAM1|memRAM~2377_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1684_q\ : std_logic;
SIGNAL \RAM1|memRAM~1812_q\ : std_logic;
SIGNAL \RAM1|memRAM~1940_q\ : std_logic;
SIGNAL \RAM1|memRAM~2068_q\ : std_logic;
SIGNAL \RAM1|memRAM~2378_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2379_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2380_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[13]~13_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~307_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1127_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[13]~13_combout\ : std_logic;
SIGNAL \ULA1|ULA14|Somador|cOut~1_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1138_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[15]~14_combout\ : std_logic;
SIGNAL \RAM1|memRAM~54_q\ : std_logic;
SIGNAL \RAM1|memRAM~182_q\ : std_logic;
SIGNAL \RAM1|memRAM~310_q\ : std_logic;
SIGNAL \RAM1|memRAM~438_q\ : std_logic;
SIGNAL \RAM1|memRAM~2402_combout\ : std_logic;
SIGNAL \RAM1|memRAM~86_q\ : std_logic;
SIGNAL \RAM1|memRAM~214_q\ : std_logic;
SIGNAL \RAM1|memRAM~342_q\ : std_logic;
SIGNAL \RAM1|memRAM~470_q\ : std_logic;
SIGNAL \RAM1|memRAM~2403_combout\ : std_logic;
SIGNAL \RAM1|memRAM~118_q\ : std_logic;
SIGNAL \RAM1|memRAM~246_q\ : std_logic;
SIGNAL \RAM1|memRAM~374_q\ : std_logic;
SIGNAL \RAM1|memRAM~502_q\ : std_logic;
SIGNAL \RAM1|memRAM~2404_combout\ : std_logic;
SIGNAL \RAM1|memRAM~150_q\ : std_logic;
SIGNAL \RAM1|memRAM~278_q\ : std_logic;
SIGNAL \RAM1|memRAM~406_q\ : std_logic;
SIGNAL \RAM1|memRAM~534_q\ : std_logic;
SIGNAL \RAM1|memRAM~2405_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2406_combout\ : std_logic;
SIGNAL \RAM1|memRAM~566_q\ : std_logic;
SIGNAL \RAM1|memRAM~694_q\ : std_logic;
SIGNAL \RAM1|memRAM~822_q\ : std_logic;
SIGNAL \RAM1|memRAM~950_q\ : std_logic;
SIGNAL \RAM1|memRAM~2407_combout\ : std_logic;
SIGNAL \RAM1|memRAM~598_q\ : std_logic;
SIGNAL \RAM1|memRAM~726_q\ : std_logic;
SIGNAL \RAM1|memRAM~854_q\ : std_logic;
SIGNAL \RAM1|memRAM~982_q\ : std_logic;
SIGNAL \RAM1|memRAM~2408_combout\ : std_logic;
SIGNAL \RAM1|memRAM~630_q\ : std_logic;
SIGNAL \RAM1|memRAM~758_q\ : std_logic;
SIGNAL \RAM1|memRAM~886_q\ : std_logic;
SIGNAL \RAM1|memRAM~1014_q\ : std_logic;
SIGNAL \RAM1|memRAM~2409_combout\ : std_logic;
SIGNAL \RAM1|memRAM~662_q\ : std_logic;
SIGNAL \RAM1|memRAM~790_q\ : std_logic;
SIGNAL \RAM1|memRAM~918_q\ : std_logic;
SIGNAL \RAM1|memRAM~1046_q\ : std_logic;
SIGNAL \RAM1|memRAM~2410_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2411_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1078_q\ : std_logic;
SIGNAL \RAM1|memRAM~1110_q\ : std_logic;
SIGNAL \RAM1|memRAM~1142_q\ : std_logic;
SIGNAL \RAM1|memRAM~1174_q\ : std_logic;
SIGNAL \RAM1|memRAM~2412_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1206_q\ : std_logic;
SIGNAL \RAM1|memRAM~1238_q\ : std_logic;
SIGNAL \RAM1|memRAM~1270_q\ : std_logic;
SIGNAL \RAM1|memRAM~1302_q\ : std_logic;
SIGNAL \RAM1|memRAM~2413_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1334_q\ : std_logic;
SIGNAL \RAM1|memRAM~1366_q\ : std_logic;
SIGNAL \RAM1|memRAM~1398_q\ : std_logic;
SIGNAL \RAM1|memRAM~1430_q\ : std_logic;
SIGNAL \RAM1|memRAM~2414_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1462_q\ : std_logic;
SIGNAL \RAM1|memRAM~1494_q\ : std_logic;
SIGNAL \RAM1|memRAM~1526_q\ : std_logic;
SIGNAL \RAM1|memRAM~1558_q\ : std_logic;
SIGNAL \RAM1|memRAM~2415_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2416_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1590_q\ : std_logic;
SIGNAL \RAM1|memRAM~1718_q\ : std_logic;
SIGNAL \RAM1|memRAM~1846_q\ : std_logic;
SIGNAL \RAM1|memRAM~1974_q\ : std_logic;
SIGNAL \RAM1|memRAM~2417_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1622_q\ : std_logic;
SIGNAL \RAM1|memRAM~1750_q\ : std_logic;
SIGNAL \RAM1|memRAM~1878_q\ : std_logic;
SIGNAL \RAM1|memRAM~2006_q\ : std_logic;
SIGNAL \RAM1|memRAM~2418_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1654_q\ : std_logic;
SIGNAL \RAM1|memRAM~1782_q\ : std_logic;
SIGNAL \RAM1|memRAM~1910_q\ : std_logic;
SIGNAL \RAM1|memRAM~2038_q\ : std_logic;
SIGNAL \RAM1|memRAM~2419_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1686_q\ : std_logic;
SIGNAL \RAM1|memRAM~1814_q\ : std_logic;
SIGNAL \RAM1|memRAM~1942_q\ : std_logic;
SIGNAL \RAM1|memRAM~2070_q\ : std_logic;
SIGNAL \RAM1|memRAM~2420_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2421_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2422_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[15]~15_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~309_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1137_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[15]~15_combout\ : std_logic;
SIGNAL \ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1133_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[14]~13_combout\ : std_logic;
SIGNAL \ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA15|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \RAM1|memRAM~53_q\ : std_logic;
SIGNAL \RAM1|memRAM~85_q\ : std_logic;
SIGNAL \RAM1|memRAM~117_q\ : std_logic;
SIGNAL \RAM1|memRAM~149_q\ : std_logic;
SIGNAL \RAM1|memRAM~2381_combout\ : std_logic;
SIGNAL \RAM1|memRAM~565_q\ : std_logic;
SIGNAL \RAM1|memRAM~597_q\ : std_logic;
SIGNAL \RAM1|memRAM~629_q\ : std_logic;
SIGNAL \RAM1|memRAM~661_q\ : std_logic;
SIGNAL \RAM1|memRAM~2382_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1077_q\ : std_logic;
SIGNAL \RAM1|memRAM~1109_q\ : std_logic;
SIGNAL \RAM1|memRAM~1141_q\ : std_logic;
SIGNAL \RAM1|memRAM~1173_q\ : std_logic;
SIGNAL \RAM1|memRAM~2383_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1589_q\ : std_logic;
SIGNAL \RAM1|memRAM~1621_q\ : std_logic;
SIGNAL \RAM1|memRAM~1653_q\ : std_logic;
SIGNAL \RAM1|memRAM~1685_q\ : std_logic;
SIGNAL \RAM1|memRAM~2384_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2385_combout\ : std_logic;
SIGNAL \RAM1|memRAM~181_q\ : std_logic;
SIGNAL \RAM1|memRAM~213_q\ : std_logic;
SIGNAL \RAM1|memRAM~245_q\ : std_logic;
SIGNAL \RAM1|memRAM~277_q\ : std_logic;
SIGNAL \RAM1|memRAM~2386_combout\ : std_logic;
SIGNAL \RAM1|memRAM~693_q\ : std_logic;
SIGNAL \RAM1|memRAM~725_q\ : std_logic;
SIGNAL \RAM1|memRAM~757_q\ : std_logic;
SIGNAL \RAM1|memRAM~789_q\ : std_logic;
SIGNAL \RAM1|memRAM~2387_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1205_q\ : std_logic;
SIGNAL \RAM1|memRAM~1237_q\ : std_logic;
SIGNAL \RAM1|memRAM~1269_q\ : std_logic;
SIGNAL \RAM1|memRAM~1301_q\ : std_logic;
SIGNAL \RAM1|memRAM~2388_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1717_q\ : std_logic;
SIGNAL \RAM1|memRAM~1749_q\ : std_logic;
SIGNAL \RAM1|memRAM~1781_q\ : std_logic;
SIGNAL \RAM1|memRAM~1813_q\ : std_logic;
SIGNAL \RAM1|memRAM~2389_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2390_combout\ : std_logic;
SIGNAL \RAM1|memRAM~309_q\ : std_logic;
SIGNAL \RAM1|memRAM~341_q\ : std_logic;
SIGNAL \RAM1|memRAM~373_q\ : std_logic;
SIGNAL \RAM1|memRAM~405_q\ : std_logic;
SIGNAL \RAM1|memRAM~2391_combout\ : std_logic;
SIGNAL \RAM1|memRAM~821_q\ : std_logic;
SIGNAL \RAM1|memRAM~853_q\ : std_logic;
SIGNAL \RAM1|memRAM~885_q\ : std_logic;
SIGNAL \RAM1|memRAM~917_q\ : std_logic;
SIGNAL \RAM1|memRAM~2392_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1333_q\ : std_logic;
SIGNAL \RAM1|memRAM~1365_q\ : std_logic;
SIGNAL \RAM1|memRAM~1397_q\ : std_logic;
SIGNAL \RAM1|memRAM~1429_q\ : std_logic;
SIGNAL \RAM1|memRAM~2393_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1845_q\ : std_logic;
SIGNAL \RAM1|memRAM~1877_q\ : std_logic;
SIGNAL \RAM1|memRAM~1909_q\ : std_logic;
SIGNAL \RAM1|memRAM~1941_q\ : std_logic;
SIGNAL \RAM1|memRAM~2394_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2395_combout\ : std_logic;
SIGNAL \RAM1|memRAM~437_q\ : std_logic;
SIGNAL \RAM1|memRAM~949_q\ : std_logic;
SIGNAL \RAM1|memRAM~1461_q\ : std_logic;
SIGNAL \RAM1|memRAM~1973_q\ : std_logic;
SIGNAL \RAM1|memRAM~2396_combout\ : std_logic;
SIGNAL \RAM1|memRAM~469_q\ : std_logic;
SIGNAL \RAM1|memRAM~981_q\ : std_logic;
SIGNAL \RAM1|memRAM~1493_q\ : std_logic;
SIGNAL \RAM1|memRAM~2005_q\ : std_logic;
SIGNAL \RAM1|memRAM~2397_combout\ : std_logic;
SIGNAL \RAM1|memRAM~501_q\ : std_logic;
SIGNAL \RAM1|memRAM~1013_q\ : std_logic;
SIGNAL \RAM1|memRAM~1525_q\ : std_logic;
SIGNAL \RAM1|memRAM~2037_q\ : std_logic;
SIGNAL \RAM1|memRAM~2398_combout\ : std_logic;
SIGNAL \RAM1|memRAM~533_q\ : std_logic;
SIGNAL \RAM1|memRAM~1045_q\ : std_logic;
SIGNAL \RAM1|memRAM~1557_q\ : std_logic;
SIGNAL \RAM1|memRAM~2069_q\ : std_logic;
SIGNAL \RAM1|memRAM~2399_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2400_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2401_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[14]~14_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~308_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1132_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[14]~14_combout\ : std_logic;
SIGNAL \ULA1|ULA16|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA16|MuxOperacao|MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \ULA1|ULA16|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA8|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA8|Somador|cOut~combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1103_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[8]~7_combout\ : std_logic;
SIGNAL \RAM1|memRAM~47_q\ : std_logic;
SIGNAL \RAM1|memRAM~79_q\ : std_logic;
SIGNAL \RAM1|memRAM~111_q\ : std_logic;
SIGNAL \RAM1|memRAM~143_q\ : std_logic;
SIGNAL \RAM1|memRAM~2255_combout\ : std_logic;
SIGNAL \RAM1|memRAM~559_q\ : std_logic;
SIGNAL \RAM1|memRAM~591_q\ : std_logic;
SIGNAL \RAM1|memRAM~623_q\ : std_logic;
SIGNAL \RAM1|memRAM~655_q\ : std_logic;
SIGNAL \RAM1|memRAM~2256_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1071_q\ : std_logic;
SIGNAL \RAM1|memRAM~1103_q\ : std_logic;
SIGNAL \RAM1|memRAM~1135_q\ : std_logic;
SIGNAL \RAM1|memRAM~1167_q\ : std_logic;
SIGNAL \RAM1|memRAM~2257_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1583_q\ : std_logic;
SIGNAL \RAM1|memRAM~1615_q\ : std_logic;
SIGNAL \RAM1|memRAM~1647_q\ : std_logic;
SIGNAL \RAM1|memRAM~1679_q\ : std_logic;
SIGNAL \RAM1|memRAM~2258_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2259_combout\ : std_logic;
SIGNAL \RAM1|memRAM~175_q\ : std_logic;
SIGNAL \RAM1|memRAM~207_q\ : std_logic;
SIGNAL \RAM1|memRAM~239_q\ : std_logic;
SIGNAL \RAM1|memRAM~271_q\ : std_logic;
SIGNAL \RAM1|memRAM~2260_combout\ : std_logic;
SIGNAL \RAM1|memRAM~687_q\ : std_logic;
SIGNAL \RAM1|memRAM~719_q\ : std_logic;
SIGNAL \RAM1|memRAM~751_q\ : std_logic;
SIGNAL \RAM1|memRAM~783_q\ : std_logic;
SIGNAL \RAM1|memRAM~2261_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1199_q\ : std_logic;
SIGNAL \RAM1|memRAM~1231_q\ : std_logic;
SIGNAL \RAM1|memRAM~1263_q\ : std_logic;
SIGNAL \RAM1|memRAM~1295_q\ : std_logic;
SIGNAL \RAM1|memRAM~2262_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1711_q\ : std_logic;
SIGNAL \RAM1|memRAM~1743_q\ : std_logic;
SIGNAL \RAM1|memRAM~1775_q\ : std_logic;
SIGNAL \RAM1|memRAM~1807_q\ : std_logic;
SIGNAL \RAM1|memRAM~2263_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2264_combout\ : std_logic;
SIGNAL \RAM1|memRAM~303_q\ : std_logic;
SIGNAL \RAM1|memRAM~335_q\ : std_logic;
SIGNAL \RAM1|memRAM~367_q\ : std_logic;
SIGNAL \RAM1|memRAM~399_q\ : std_logic;
SIGNAL \RAM1|memRAM~2265_combout\ : std_logic;
SIGNAL \RAM1|memRAM~815_q\ : std_logic;
SIGNAL \RAM1|memRAM~847_q\ : std_logic;
SIGNAL \RAM1|memRAM~879_q\ : std_logic;
SIGNAL \RAM1|memRAM~911_q\ : std_logic;
SIGNAL \RAM1|memRAM~2266_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1327_q\ : std_logic;
SIGNAL \RAM1|memRAM~1359_q\ : std_logic;
SIGNAL \RAM1|memRAM~1391_q\ : std_logic;
SIGNAL \RAM1|memRAM~1423_q\ : std_logic;
SIGNAL \RAM1|memRAM~2267_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1839_q\ : std_logic;
SIGNAL \RAM1|memRAM~1871_q\ : std_logic;
SIGNAL \RAM1|memRAM~1903_q\ : std_logic;
SIGNAL \RAM1|memRAM~1935_q\ : std_logic;
SIGNAL \RAM1|memRAM~2268_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2269_combout\ : std_logic;
SIGNAL \RAM1|memRAM~431_q\ : std_logic;
SIGNAL \RAM1|memRAM~943_q\ : std_logic;
SIGNAL \RAM1|memRAM~1455_q\ : std_logic;
SIGNAL \RAM1|memRAM~1967_q\ : std_logic;
SIGNAL \RAM1|memRAM~2270_combout\ : std_logic;
SIGNAL \RAM1|memRAM~463_q\ : std_logic;
SIGNAL \RAM1|memRAM~975_q\ : std_logic;
SIGNAL \RAM1|memRAM~1487_q\ : std_logic;
SIGNAL \RAM1|memRAM~1999_q\ : std_logic;
SIGNAL \RAM1|memRAM~2271_combout\ : std_logic;
SIGNAL \RAM1|memRAM~495_q\ : std_logic;
SIGNAL \RAM1|memRAM~1007_q\ : std_logic;
SIGNAL \RAM1|memRAM~1519_q\ : std_logic;
SIGNAL \RAM1|memRAM~2031_q\ : std_logic;
SIGNAL \RAM1|memRAM~2272_combout\ : std_logic;
SIGNAL \RAM1|memRAM~527_q\ : std_logic;
SIGNAL \RAM1|memRAM~1039_q\ : std_logic;
SIGNAL \RAM1|memRAM~1551_q\ : std_logic;
SIGNAL \RAM1|memRAM~2063_q\ : std_logic;
SIGNAL \RAM1|memRAM~2273_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2274_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2275_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[8]~8_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~302_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1102_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[8]~8_combout\ : std_logic;
SIGNAL \ULA1|ULA9|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~3_combout\ : std_logic;
SIGNAL \ULA1|ULA9|Somador|cOut~1_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1108_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[9]~8_combout\ : std_logic;
SIGNAL \RAM1|memRAM~48_q\ : std_logic;
SIGNAL \RAM1|memRAM~176_q\ : std_logic;
SIGNAL \RAM1|memRAM~304_q\ : std_logic;
SIGNAL \RAM1|memRAM~432_q\ : std_logic;
SIGNAL \RAM1|memRAM~2276_combout\ : std_logic;
SIGNAL \RAM1|memRAM~80_q\ : std_logic;
SIGNAL \RAM1|memRAM~208_q\ : std_logic;
SIGNAL \RAM1|memRAM~336_q\ : std_logic;
SIGNAL \RAM1|memRAM~464_q\ : std_logic;
SIGNAL \RAM1|memRAM~2277_combout\ : std_logic;
SIGNAL \RAM1|memRAM~112_q\ : std_logic;
SIGNAL \RAM1|memRAM~240_q\ : std_logic;
SIGNAL \RAM1|memRAM~368_q\ : std_logic;
SIGNAL \RAM1|memRAM~496_q\ : std_logic;
SIGNAL \RAM1|memRAM~2278_combout\ : std_logic;
SIGNAL \RAM1|memRAM~144_q\ : std_logic;
SIGNAL \RAM1|memRAM~272_q\ : std_logic;
SIGNAL \RAM1|memRAM~400_q\ : std_logic;
SIGNAL \RAM1|memRAM~528_q\ : std_logic;
SIGNAL \RAM1|memRAM~2279_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2280_combout\ : std_logic;
SIGNAL \RAM1|memRAM~560_q\ : std_logic;
SIGNAL \RAM1|memRAM~688_q\ : std_logic;
SIGNAL \RAM1|memRAM~816_q\ : std_logic;
SIGNAL \RAM1|memRAM~944_q\ : std_logic;
SIGNAL \RAM1|memRAM~2281_combout\ : std_logic;
SIGNAL \RAM1|memRAM~592_q\ : std_logic;
SIGNAL \RAM1|memRAM~720_q\ : std_logic;
SIGNAL \RAM1|memRAM~848_q\ : std_logic;
SIGNAL \RAM1|memRAM~976_q\ : std_logic;
SIGNAL \RAM1|memRAM~2282_combout\ : std_logic;
SIGNAL \RAM1|memRAM~624_q\ : std_logic;
SIGNAL \RAM1|memRAM~752_q\ : std_logic;
SIGNAL \RAM1|memRAM~880_q\ : std_logic;
SIGNAL \RAM1|memRAM~1008_q\ : std_logic;
SIGNAL \RAM1|memRAM~2283_combout\ : std_logic;
SIGNAL \RAM1|memRAM~656_q\ : std_logic;
SIGNAL \RAM1|memRAM~784_q\ : std_logic;
SIGNAL \RAM1|memRAM~912_q\ : std_logic;
SIGNAL \RAM1|memRAM~1040_q\ : std_logic;
SIGNAL \RAM1|memRAM~2284_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2285_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1072_q\ : std_logic;
SIGNAL \RAM1|memRAM~1104_q\ : std_logic;
SIGNAL \RAM1|memRAM~1136_q\ : std_logic;
SIGNAL \RAM1|memRAM~1168_q\ : std_logic;
SIGNAL \RAM1|memRAM~2286_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1200_q\ : std_logic;
SIGNAL \RAM1|memRAM~1232_q\ : std_logic;
SIGNAL \RAM1|memRAM~1264_q\ : std_logic;
SIGNAL \RAM1|memRAM~1296_q\ : std_logic;
SIGNAL \RAM1|memRAM~2287_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1328_q\ : std_logic;
SIGNAL \RAM1|memRAM~1360_q\ : std_logic;
SIGNAL \RAM1|memRAM~1392_q\ : std_logic;
SIGNAL \RAM1|memRAM~1424_q\ : std_logic;
SIGNAL \RAM1|memRAM~2288_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1456_q\ : std_logic;
SIGNAL \RAM1|memRAM~1488_q\ : std_logic;
SIGNAL \RAM1|memRAM~1520_q\ : std_logic;
SIGNAL \RAM1|memRAM~1552_q\ : std_logic;
SIGNAL \RAM1|memRAM~2289_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2290_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1584_q\ : std_logic;
SIGNAL \RAM1|memRAM~1712_q\ : std_logic;
SIGNAL \RAM1|memRAM~1840_q\ : std_logic;
SIGNAL \RAM1|memRAM~1968_q\ : std_logic;
SIGNAL \RAM1|memRAM~2291_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1616_q\ : std_logic;
SIGNAL \RAM1|memRAM~1744_q\ : std_logic;
SIGNAL \RAM1|memRAM~1872_q\ : std_logic;
SIGNAL \RAM1|memRAM~2000_q\ : std_logic;
SIGNAL \RAM1|memRAM~2292_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1648_q\ : std_logic;
SIGNAL \RAM1|memRAM~1776_q\ : std_logic;
SIGNAL \RAM1|memRAM~1904_q\ : std_logic;
SIGNAL \RAM1|memRAM~2032_q\ : std_logic;
SIGNAL \RAM1|memRAM~2293_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1680_q\ : std_logic;
SIGNAL \RAM1|memRAM~1808_q\ : std_logic;
SIGNAL \RAM1|memRAM~1936_q\ : std_logic;
SIGNAL \RAM1|memRAM~2064_q\ : std_logic;
SIGNAL \RAM1|memRAM~2294_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2295_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2296_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[9]~9_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~303_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1107_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[9]~9_combout\ : std_logic;
SIGNAL \ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA10|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1113_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[10]~9_combout\ : std_logic;
SIGNAL \RAM1|memRAM~49_q\ : std_logic;
SIGNAL \RAM1|memRAM~561_q\ : std_logic;
SIGNAL \RAM1|memRAM~1073_q\ : std_logic;
SIGNAL \RAM1|memRAM~1585_q\ : std_logic;
SIGNAL \RAM1|memRAM~2297_combout\ : std_logic;
SIGNAL \RAM1|memRAM~177_q\ : std_logic;
SIGNAL \RAM1|memRAM~689_q\ : std_logic;
SIGNAL \RAM1|memRAM~1201_q\ : std_logic;
SIGNAL \RAM1|memRAM~1713_q\ : std_logic;
SIGNAL \RAM1|memRAM~2298_combout\ : std_logic;
SIGNAL \RAM1|memRAM~305_q\ : std_logic;
SIGNAL \RAM1|memRAM~817_q\ : std_logic;
SIGNAL \RAM1|memRAM~1329_q\ : std_logic;
SIGNAL \RAM1|memRAM~1841_q\ : std_logic;
SIGNAL \RAM1|memRAM~2299_combout\ : std_logic;
SIGNAL \RAM1|memRAM~433_q\ : std_logic;
SIGNAL \RAM1|memRAM~945_q\ : std_logic;
SIGNAL \RAM1|memRAM~1457_q\ : std_logic;
SIGNAL \RAM1|memRAM~1969_q\ : std_logic;
SIGNAL \RAM1|memRAM~2300_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2301_combout\ : std_logic;
SIGNAL \RAM1|memRAM~81_q\ : std_logic;
SIGNAL \RAM1|memRAM~593_q\ : std_logic;
SIGNAL \RAM1|memRAM~1105_q\ : std_logic;
SIGNAL \RAM1|memRAM~1617_q\ : std_logic;
SIGNAL \RAM1|memRAM~2302_combout\ : std_logic;
SIGNAL \RAM1|memRAM~209_q\ : std_logic;
SIGNAL \RAM1|memRAM~721_q\ : std_logic;
SIGNAL \RAM1|memRAM~1233_q\ : std_logic;
SIGNAL \RAM1|memRAM~1745_q\ : std_logic;
SIGNAL \RAM1|memRAM~2303_combout\ : std_logic;
SIGNAL \RAM1|memRAM~337_q\ : std_logic;
SIGNAL \RAM1|memRAM~849_q\ : std_logic;
SIGNAL \RAM1|memRAM~1361_q\ : std_logic;
SIGNAL \RAM1|memRAM~1873_q\ : std_logic;
SIGNAL \RAM1|memRAM~2304_combout\ : std_logic;
SIGNAL \RAM1|memRAM~465_q\ : std_logic;
SIGNAL \RAM1|memRAM~977_q\ : std_logic;
SIGNAL \RAM1|memRAM~1489_q\ : std_logic;
SIGNAL \RAM1|memRAM~2001_q\ : std_logic;
SIGNAL \RAM1|memRAM~2305_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2306_combout\ : std_logic;
SIGNAL \RAM1|memRAM~113_q\ : std_logic;
SIGNAL \RAM1|memRAM~625_q\ : std_logic;
SIGNAL \RAM1|memRAM~1137_q\ : std_logic;
SIGNAL \RAM1|memRAM~1649_q\ : std_logic;
SIGNAL \RAM1|memRAM~2307_combout\ : std_logic;
SIGNAL \RAM1|memRAM~241_q\ : std_logic;
SIGNAL \RAM1|memRAM~753_q\ : std_logic;
SIGNAL \RAM1|memRAM~1265_q\ : std_logic;
SIGNAL \RAM1|memRAM~1777_q\ : std_logic;
SIGNAL \RAM1|memRAM~2308_combout\ : std_logic;
SIGNAL \RAM1|memRAM~369_q\ : std_logic;
SIGNAL \RAM1|memRAM~881_q\ : std_logic;
SIGNAL \RAM1|memRAM~1393_q\ : std_logic;
SIGNAL \RAM1|memRAM~1905_q\ : std_logic;
SIGNAL \RAM1|memRAM~2309_combout\ : std_logic;
SIGNAL \RAM1|memRAM~497_q\ : std_logic;
SIGNAL \RAM1|memRAM~1009_q\ : std_logic;
SIGNAL \RAM1|memRAM~1521_q\ : std_logic;
SIGNAL \RAM1|memRAM~2033_q\ : std_logic;
SIGNAL \RAM1|memRAM~2310_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2311_combout\ : std_logic;
SIGNAL \RAM1|memRAM~145_q\ : std_logic;
SIGNAL \RAM1|memRAM~273_q\ : std_logic;
SIGNAL \RAM1|memRAM~401_q\ : std_logic;
SIGNAL \RAM1|memRAM~529_q\ : std_logic;
SIGNAL \RAM1|memRAM~2312_combout\ : std_logic;
SIGNAL \RAM1|memRAM~657_q\ : std_logic;
SIGNAL \RAM1|memRAM~785_q\ : std_logic;
SIGNAL \RAM1|memRAM~913_q\ : std_logic;
SIGNAL \RAM1|memRAM~1041_q\ : std_logic;
SIGNAL \RAM1|memRAM~2313_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1169_q\ : std_logic;
SIGNAL \RAM1|memRAM~1297_q\ : std_logic;
SIGNAL \RAM1|memRAM~1425_q\ : std_logic;
SIGNAL \RAM1|memRAM~1553_q\ : std_logic;
SIGNAL \RAM1|memRAM~2314_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1681_q\ : std_logic;
SIGNAL \RAM1|memRAM~1809_q\ : std_logic;
SIGNAL \RAM1|memRAM~1937_q\ : std_logic;
SIGNAL \RAM1|memRAM~2065_q\ : std_logic;
SIGNAL \RAM1|memRAM~2315_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2316_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2317_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[10]~10_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~304_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1112_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[10]~10_combout\ : std_logic;
SIGNAL \ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA11|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA11|MuxOperacao|MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \ULA1|ULA11|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|Equal0~0_combout\ : std_logic;
SIGNAL \ULA1|Equal0~1_combout\ : std_logic;
SIGNAL \ULA1|Equal0~2_combout\ : std_logic;
SIGNAL \ULA1|Equal0~3_combout\ : std_logic;
SIGNAL \ULA1|Equal0~11_combout\ : std_logic;
SIGNAL \ULA1|Equal0~4_combout\ : std_logic;
SIGNAL \ULA1|Equal0~5_combout\ : std_logic;
SIGNAL \ULA1|Equal0~6_combout\ : std_logic;
SIGNAL \Somador1|Add0~18\ : std_logic;
SIGNAL \Somador1|Add0~13_sumout\ : std_logic;
SIGNAL \Somador2|Add0~18\ : std_logic;
SIGNAL \Somador2|Add0~13_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[7]~47_combout\ : std_logic;
SIGNAL \decoderInstru1|OUTPUT[4]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1218_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[31]~30_combout\ : std_logic;
SIGNAL \ULA1|ULA32|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA32|Somador|saida~0_combout\ : std_logic;
SIGNAL \ULA1|ULA32|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \RAM1|memRAM~70_q\ : std_logic;
SIGNAL \RAM1|memRAM~582_q\ : std_logic;
SIGNAL \RAM1|memRAM~1094_q\ : std_logic;
SIGNAL \RAM1|memRAM~1606_q\ : std_logic;
SIGNAL \RAM1|memRAM~2738_combout\ : std_logic;
SIGNAL \RAM1|memRAM~198_q\ : std_logic;
SIGNAL \RAM1|memRAM~710_q\ : std_logic;
SIGNAL \RAM1|memRAM~1222_q\ : std_logic;
SIGNAL \RAM1|memRAM~1734_q\ : std_logic;
SIGNAL \RAM1|memRAM~2739_combout\ : std_logic;
SIGNAL \RAM1|memRAM~326_q\ : std_logic;
SIGNAL \RAM1|memRAM~838_q\ : std_logic;
SIGNAL \RAM1|memRAM~1350_q\ : std_logic;
SIGNAL \RAM1|memRAM~1862_q\ : std_logic;
SIGNAL \RAM1|memRAM~2740_combout\ : std_logic;
SIGNAL \RAM1|memRAM~454_q\ : std_logic;
SIGNAL \RAM1|memRAM~966_q\ : std_logic;
SIGNAL \RAM1|memRAM~1478_q\ : std_logic;
SIGNAL \RAM1|memRAM~1990_q\ : std_logic;
SIGNAL \RAM1|memRAM~2741_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2742_combout\ : std_logic;
SIGNAL \RAM1|memRAM~102_q\ : std_logic;
SIGNAL \RAM1|memRAM~614_q\ : std_logic;
SIGNAL \RAM1|memRAM~1126_q\ : std_logic;
SIGNAL \RAM1|memRAM~1638_q\ : std_logic;
SIGNAL \RAM1|memRAM~2743_combout\ : std_logic;
SIGNAL \RAM1|memRAM~230_q\ : std_logic;
SIGNAL \RAM1|memRAM~742_q\ : std_logic;
SIGNAL \RAM1|memRAM~1254_q\ : std_logic;
SIGNAL \RAM1|memRAM~1766_q\ : std_logic;
SIGNAL \RAM1|memRAM~2744_combout\ : std_logic;
SIGNAL \RAM1|memRAM~358_q\ : std_logic;
SIGNAL \RAM1|memRAM~870_q\ : std_logic;
SIGNAL \RAM1|memRAM~1382_q\ : std_logic;
SIGNAL \RAM1|memRAM~1894_q\ : std_logic;
SIGNAL \RAM1|memRAM~2745_combout\ : std_logic;
SIGNAL \RAM1|memRAM~486_q\ : std_logic;
SIGNAL \RAM1|memRAM~998_q\ : std_logic;
SIGNAL \RAM1|memRAM~1510_q\ : std_logic;
SIGNAL \RAM1|memRAM~2022_q\ : std_logic;
SIGNAL \RAM1|memRAM~2746_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2747_combout\ : std_logic;
SIGNAL \RAM1|memRAM~134_q\ : std_logic;
SIGNAL \RAM1|memRAM~646_q\ : std_logic;
SIGNAL \RAM1|memRAM~1158_q\ : std_logic;
SIGNAL \RAM1|memRAM~1670_q\ : std_logic;
SIGNAL \RAM1|memRAM~2748_combout\ : std_logic;
SIGNAL \RAM1|memRAM~262_q\ : std_logic;
SIGNAL \RAM1|memRAM~774_q\ : std_logic;
SIGNAL \RAM1|memRAM~1286_q\ : std_logic;
SIGNAL \RAM1|memRAM~1798_q\ : std_logic;
SIGNAL \RAM1|memRAM~2749_combout\ : std_logic;
SIGNAL \RAM1|memRAM~390_q\ : std_logic;
SIGNAL \RAM1|memRAM~902_q\ : std_logic;
SIGNAL \RAM1|memRAM~1414_q\ : std_logic;
SIGNAL \RAM1|memRAM~1926_q\ : std_logic;
SIGNAL \RAM1|memRAM~2750_combout\ : std_logic;
SIGNAL \RAM1|memRAM~518_q\ : std_logic;
SIGNAL \RAM1|memRAM~1030_q\ : std_logic;
SIGNAL \RAM1|memRAM~1542_q\ : std_logic;
SIGNAL \RAM1|memRAM~2054_q\ : std_logic;
SIGNAL \RAM1|memRAM~2751_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2752_combout\ : std_logic;
SIGNAL \RAM1|memRAM~166_q\ : std_logic;
SIGNAL \RAM1|memRAM~294_q\ : std_logic;
SIGNAL \RAM1|memRAM~422_q\ : std_logic;
SIGNAL \RAM1|memRAM~550_q\ : std_logic;
SIGNAL \RAM1|memRAM~2753_combout\ : std_logic;
SIGNAL \RAM1|memRAM~678_q\ : std_logic;
SIGNAL \RAM1|memRAM~806_q\ : std_logic;
SIGNAL \RAM1|memRAM~934_q\ : std_logic;
SIGNAL \RAM1|memRAM~1062_q\ : std_logic;
SIGNAL \RAM1|memRAM~2754_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1190_q\ : std_logic;
SIGNAL \RAM1|memRAM~1318_q\ : std_logic;
SIGNAL \RAM1|memRAM~1446_q\ : std_logic;
SIGNAL \RAM1|memRAM~1574_q\ : std_logic;
SIGNAL \RAM1|memRAM~2755_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1702_q\ : std_logic;
SIGNAL \RAM1|memRAM~1830_q\ : std_logic;
SIGNAL \RAM1|memRAM~1958_q\ : std_logic;
SIGNAL \RAM1|memRAM~2086_q\ : std_logic;
SIGNAL \RAM1|memRAM~2756_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2757_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2758_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[31]~34_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[31]~35_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~325_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1217_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[31]~31_combout\ : std_logic;
SIGNAL \decoderFUNCT|Equal0~0_combout\ : std_logic;
SIGNAL \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \decoderFUNCT|Equal1~0_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~1062_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaA[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA1|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~3_combout\ : std_logic;
SIGNAL \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~7_combout\ : std_logic;
SIGNAL \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~4_combout\ : std_logic;
SIGNAL \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~5_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|registrador~294_q\ : std_logic;
SIGNAL \BANCO_REG|registrador~1063_combout\ : std_logic;
SIGNAL \ULA1|ULA1|Somador|cOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA1|Somador|cOut~combout\ : std_logic;
SIGNAL \ULA1|ULA4|Somador|saida~0_combout\ : std_logic;
SIGNAL \ULA1|ULA4|Somador|cOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA6|Somador|cOut~combout\ : std_logic;
SIGNAL \ULA1|ULA9|Somador|saida~0_combout\ : std_logic;
SIGNAL \ULA1|ULA9|Somador|cOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA11|Somador|cOut~combout\ : std_logic;
SIGNAL \ULA1|ULA14|Somador|saida~0_combout\ : std_logic;
SIGNAL \ULA1|ULA14|Somador|cOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA16|Somador|cOut~combout\ : std_logic;
SIGNAL \ULA1|ULA19|Somador|saida~0_combout\ : std_logic;
SIGNAL \ULA1|ULA19|Somador|cOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA21|Somador|cOut~combout\ : std_logic;
SIGNAL \ULA1|ULA24|Somador|saida~0_combout\ : std_logic;
SIGNAL \ULA1|ULA24|Somador|cOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA26|Somador|cOut~combout\ : std_logic;
SIGNAL \ULA1|ULA29|Somador|cOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA31|Somador|cOut~combout\ : std_logic;
SIGNAL \ULA1|Equal0~7_combout\ : std_logic;
SIGNAL \Somador2|Add0~9_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[5]~51_combout\ : std_logic;
SIGNAL \BANCO_REG|Equal0~0_combout\ : std_logic;
SIGNAL \BANCO_REG|saidaB[0]~0_combout\ : std_logic;
SIGNAL \RAM1|memRAM~39_q\ : std_logic;
SIGNAL \RAM1|memRAM~71_q\ : std_logic;
SIGNAL \RAM1|memRAM~103_q\ : std_logic;
SIGNAL \RAM1|memRAM~135_q\ : std_logic;
SIGNAL \RAM1|memRAM~2087_combout\ : std_logic;
SIGNAL \RAM1|memRAM~167_q\ : std_logic;
SIGNAL \RAM1|memRAM~199_q\ : std_logic;
SIGNAL \RAM1|memRAM~231_q\ : std_logic;
SIGNAL \RAM1|memRAM~263_q\ : std_logic;
SIGNAL \RAM1|memRAM~2088_combout\ : std_logic;
SIGNAL \RAM1|memRAM~295_q\ : std_logic;
SIGNAL \RAM1|memRAM~327_q\ : std_logic;
SIGNAL \RAM1|memRAM~359_q\ : std_logic;
SIGNAL \RAM1|memRAM~391_q\ : std_logic;
SIGNAL \RAM1|memRAM~2089_combout\ : std_logic;
SIGNAL \RAM1|memRAM~423_q\ : std_logic;
SIGNAL \RAM1|memRAM~455_q\ : std_logic;
SIGNAL \RAM1|memRAM~487_q\ : std_logic;
SIGNAL \RAM1|memRAM~519_q\ : std_logic;
SIGNAL \RAM1|memRAM~2090_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2091_combout\ : std_logic;
SIGNAL \RAM1|memRAM~551_q\ : std_logic;
SIGNAL \RAM1|memRAM~583_q\ : std_logic;
SIGNAL \RAM1|memRAM~615_q\ : std_logic;
SIGNAL \RAM1|memRAM~647_q\ : std_logic;
SIGNAL \RAM1|memRAM~2092_combout\ : std_logic;
SIGNAL \RAM1|memRAM~679_q\ : std_logic;
SIGNAL \RAM1|memRAM~711_q\ : std_logic;
SIGNAL \RAM1|memRAM~743_q\ : std_logic;
SIGNAL \RAM1|memRAM~775_q\ : std_logic;
SIGNAL \RAM1|memRAM~2093_combout\ : std_logic;
SIGNAL \RAM1|memRAM~807_q\ : std_logic;
SIGNAL \RAM1|memRAM~839_q\ : std_logic;
SIGNAL \RAM1|memRAM~871_q\ : std_logic;
SIGNAL \RAM1|memRAM~903_q\ : std_logic;
SIGNAL \RAM1|memRAM~2094_combout\ : std_logic;
SIGNAL \RAM1|memRAM~935_q\ : std_logic;
SIGNAL \RAM1|memRAM~967_q\ : std_logic;
SIGNAL \RAM1|memRAM~999_q\ : std_logic;
SIGNAL \RAM1|memRAM~1031_q\ : std_logic;
SIGNAL \RAM1|memRAM~2095_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2096_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1063_q\ : std_logic;
SIGNAL \RAM1|memRAM~1191_q\ : std_logic;
SIGNAL \RAM1|memRAM~1319_q\ : std_logic;
SIGNAL \RAM1|memRAM~1447_q\ : std_logic;
SIGNAL \RAM1|memRAM~2097_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1095_q\ : std_logic;
SIGNAL \RAM1|memRAM~1223_q\ : std_logic;
SIGNAL \RAM1|memRAM~1351_q\ : std_logic;
SIGNAL \RAM1|memRAM~1479_q\ : std_logic;
SIGNAL \RAM1|memRAM~2098_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1127_q\ : std_logic;
SIGNAL \RAM1|memRAM~1255_q\ : std_logic;
SIGNAL \RAM1|memRAM~1383_q\ : std_logic;
SIGNAL \RAM1|memRAM~1511_q\ : std_logic;
SIGNAL \RAM1|memRAM~2099_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1159_q\ : std_logic;
SIGNAL \RAM1|memRAM~1287_q\ : std_logic;
SIGNAL \RAM1|memRAM~1415_q\ : std_logic;
SIGNAL \RAM1|memRAM~1543_q\ : std_logic;
SIGNAL \RAM1|memRAM~2100_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2101_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1575_q\ : std_logic;
SIGNAL \RAM1|memRAM~1607_q\ : std_logic;
SIGNAL \RAM1|memRAM~1639_q\ : std_logic;
SIGNAL \RAM1|memRAM~1671_q\ : std_logic;
SIGNAL \RAM1|memRAM~2102_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1703_q\ : std_logic;
SIGNAL \RAM1|memRAM~1735_q\ : std_logic;
SIGNAL \RAM1|memRAM~1767_q\ : std_logic;
SIGNAL \RAM1|memRAM~1799_q\ : std_logic;
SIGNAL \RAM1|memRAM~2103_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1831_q\ : std_logic;
SIGNAL \RAM1|memRAM~1863_q\ : std_logic;
SIGNAL \RAM1|memRAM~1895_q\ : std_logic;
SIGNAL \RAM1|memRAM~1927_q\ : std_logic;
SIGNAL \RAM1|memRAM~2104_combout\ : std_logic;
SIGNAL \RAM1|memRAM~1959_q\ : std_logic;
SIGNAL \RAM1|memRAM~1991_q\ : std_logic;
SIGNAL \RAM1|memRAM~2023_q\ : std_logic;
SIGNAL \RAM1|memRAM~2055_q\ : std_logic;
SIGNAL \RAM1|memRAM~2105_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2106_combout\ : std_logic;
SIGNAL \RAM1|memRAM~2107_combout\ : std_logic;
SIGNAL \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~6_combout\ : std_logic;
SIGNAL \ULA1|ULA31|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA32|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \Somador1|Add0~14\ : std_logic;
SIGNAL \Somador1|Add0~25_sumout\ : std_logic;
SIGNAL \Somador2|Add0~14\ : std_logic;
SIGNAL \Somador2|Add0~25_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[8]~1_combout\ : std_logic;
SIGNAL \Somador1|Add0~26\ : std_logic;
SIGNAL \Somador1|Add0~29_sumout\ : std_logic;
SIGNAL \Somador2|Add0~26\ : std_logic;
SIGNAL \Somador2|Add0~29_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[9]~2_combout\ : std_logic;
SIGNAL \Somador1|Add0~30\ : std_logic;
SIGNAL \Somador1|Add0~33_sumout\ : std_logic;
SIGNAL \Somador2|Add0~30\ : std_logic;
SIGNAL \Somador2|Add0~33_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[10]~3_combout\ : std_logic;
SIGNAL \Somador1|Add0~34\ : std_logic;
SIGNAL \Somador1|Add0~37_sumout\ : std_logic;
SIGNAL \Somador2|Add0~34\ : std_logic;
SIGNAL \Somador2|Add0~37_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[11]~4_combout\ : std_logic;
SIGNAL \Somador1|Add0~38\ : std_logic;
SIGNAL \Somador1|Add0~41_sumout\ : std_logic;
SIGNAL \Somador2|Add0~38\ : std_logic;
SIGNAL \Somador2|Add0~41_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[12]~5_combout\ : std_logic;
SIGNAL \Somador1|Add0~42\ : std_logic;
SIGNAL \Somador1|Add0~45_sumout\ : std_logic;
SIGNAL \Somador2|Add0~42\ : std_logic;
SIGNAL \Somador2|Add0~45_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[13]~6_combout\ : std_logic;
SIGNAL \Somador1|Add0~46\ : std_logic;
SIGNAL \Somador1|Add0~49_sumout\ : std_logic;
SIGNAL \Somador2|Add0~46\ : std_logic;
SIGNAL \Somador2|Add0~49_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[14]~7_combout\ : std_logic;
SIGNAL \Somador1|Add0~50\ : std_logic;
SIGNAL \Somador1|Add0~53_sumout\ : std_logic;
SIGNAL \Somador2|Add0~50\ : std_logic;
SIGNAL \Somador2|Add0~53_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[15]~8_combout\ : std_logic;
SIGNAL \Somador1|Add0~54\ : std_logic;
SIGNAL \Somador1|Add0~57_sumout\ : std_logic;
SIGNAL \Somador2|Add0~54\ : std_logic;
SIGNAL \Somador2|Add0~57_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[16]~39_combout\ : std_logic;
SIGNAL \Somador1|Add0~58\ : std_logic;
SIGNAL \Somador1|Add0~61_sumout\ : std_logic;
SIGNAL \Somador2|Add0~58\ : std_logic;
SIGNAL \Somador2|Add0~61_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[17]~9_combout\ : std_logic;
SIGNAL \Somador1|Add0~62\ : std_logic;
SIGNAL \Somador1|Add0~65_sumout\ : std_logic;
SIGNAL \Somador2|Add0~62\ : std_logic;
SIGNAL \Somador2|Add0~65_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[18]~35_combout\ : std_logic;
SIGNAL \Somador1|Add0~66\ : std_logic;
SIGNAL \Somador1|Add0~69_sumout\ : std_logic;
SIGNAL \Somador2|Add0~66\ : std_logic;
SIGNAL \Somador2|Add0~69_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[19]~31_combout\ : std_logic;
SIGNAL \Somador1|Add0~70\ : std_logic;
SIGNAL \Somador1|Add0~73_sumout\ : std_logic;
SIGNAL \Somador2|Add0~70\ : std_logic;
SIGNAL \Somador2|Add0~73_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[20]~10_combout\ : std_logic;
SIGNAL \Somador1|Add0~74\ : std_logic;
SIGNAL \Somador1|Add0~77_sumout\ : std_logic;
SIGNAL \Somador2|Add0~74\ : std_logic;
SIGNAL \Somador2|Add0~77_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[21]~27_combout\ : std_logic;
SIGNAL \Somador1|Add0~78\ : std_logic;
SIGNAL \Somador1|Add0~81_sumout\ : std_logic;
SIGNAL \Somador2|Add0~78\ : std_logic;
SIGNAL \Somador2|Add0~81_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[22]~11_combout\ : std_logic;
SIGNAL \Somador1|Add0~82\ : std_logic;
SIGNAL \Somador1|Add0~85_sumout\ : std_logic;
SIGNAL \Somador2|Add0~82\ : std_logic;
SIGNAL \Somador2|Add0~85_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[23]~23_combout\ : std_logic;
SIGNAL \Somador1|Add0~86\ : std_logic;
SIGNAL \Somador1|Add0~89_sumout\ : std_logic;
SIGNAL \Somador2|Add0~86\ : std_logic;
SIGNAL \Somador2|Add0~89_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[24]~12_combout\ : std_logic;
SIGNAL \Somador1|Add0~90\ : std_logic;
SIGNAL \Somador1|Add0~93_sumout\ : std_logic;
SIGNAL \Somador2|Add0~90\ : std_logic;
SIGNAL \Somador2|Add0~93_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[25]~13_combout\ : std_logic;
SIGNAL \Somador1|Add0~94\ : std_logic;
SIGNAL \Somador1|Add0~97_sumout\ : std_logic;
SIGNAL \Somador2|Add0~94\ : std_logic;
SIGNAL \Somador2|Add0~97_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[26]~19_combout\ : std_logic;
SIGNAL \Somador1|Add0~98\ : std_logic;
SIGNAL \Somador1|Add0~101_sumout\ : std_logic;
SIGNAL \Somador2|Add0~98\ : std_logic;
SIGNAL \Somador2|Add0~101_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[27]~14_combout\ : std_logic;
SIGNAL \Somador1|Add0~102\ : std_logic;
SIGNAL \Somador1|Add0~105_sumout\ : std_logic;
SIGNAL \Somador2|Add0~102\ : std_logic;
SIGNAL \Somador2|Add0~105_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[28]~15_combout\ : std_logic;
SIGNAL \Somador1|Add0~106\ : std_logic;
SIGNAL \Somador1|Add0~109_sumout\ : std_logic;
SIGNAL \Somador2|Add0~106\ : std_logic;
SIGNAL \Somador2|Add0~109_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[29]~16_combout\ : std_logic;
SIGNAL \Somador1|Add0~110\ : std_logic;
SIGNAL \Somador1|Add0~113_sumout\ : std_logic;
SIGNAL \Somador2|Add0~110\ : std_logic;
SIGNAL \Somador2|Add0~113_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[30]~17_combout\ : std_logic;
SIGNAL \Somador1|Add0~114\ : std_logic;
SIGNAL \Somador1|Add0~117_sumout\ : std_logic;
SIGNAL \Somador2|Add0~114\ : std_logic;
SIGNAL \Somador2|Add0~117_sumout\ : std_logic;
SIGNAL \MUX_NEXT_PC|saida_MUX[31]~18_combout\ : std_logic;
SIGNAL \ULA1|Equal0~8_combout\ : std_logic;
SIGNAL \PC_REG|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RAM1|ALT_INV_memRAM~969_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~937_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2144_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~521_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~489_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~457_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~425_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2143_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2142_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1929_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1417_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~905_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~393_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2141_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1897_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1385_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~873_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~361_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2140_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1865_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1353_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~841_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~329_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2139_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1833_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1321_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~809_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~297_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2138_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2137_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1801_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1769_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1737_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1705_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2136_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1289_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1257_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1225_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1193_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2135_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~777_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~745_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~713_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~681_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2134_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~265_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~233_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~201_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~169_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2133_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2132_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1673_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1641_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1609_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1577_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2131_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1161_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1129_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1097_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1065_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2130_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~649_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~617_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~585_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~553_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2129_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~137_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~105_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~73_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~41_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2128_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2127_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2126_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2056_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1544_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1032_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~520_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2125_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1928_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1416_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~904_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~392_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2124_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1800_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1288_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~776_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~264_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2123_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1672_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1160_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~648_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~136_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2122_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2121_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2024_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1512_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1000_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~488_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2120_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1896_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1384_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~872_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~360_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2119_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1768_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1256_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~744_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~232_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2118_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1640_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1128_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~616_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~104_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2117_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2116_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1992_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1480_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~968_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~456_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2115_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1864_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1352_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~840_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~328_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2114_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1736_q\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1063_combout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1218_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1213_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1208_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1203_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1198_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1193_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1188_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1183_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1178_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1173_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1168_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1163_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1158_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1153_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1148_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1143_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1138_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1133_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1128_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1123_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1118_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1113_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1108_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1103_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1098_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1093_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1088_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1083_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1078_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1073_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1068_combout\ : std_logic;
SIGNAL \ULA1|ULA6|Somador|ALT_INV_cOut~combout\ : std_logic;
SIGNAL \ULA1|ULA6|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[5]~5_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1087_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~299_q\ : std_logic;
SIGNAL \ULA1|ULA5|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[4]~4_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1082_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~298_q\ : std_logic;
SIGNAL \ULA1|ULA4|Somador|ALT_INV_cOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA4|Somador|ALT_INV_cOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA4|Somador|ALT_INV_saida~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[3]~2_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[3]~3_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1077_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~297_q\ : std_logic;
SIGNAL \ULA1|ULA3|InverterOuNao|ALT_INV_saida_MUX[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA3|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[2]~2_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1072_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~296_q\ : std_logic;
SIGNAL \ULA1|ULA2|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[1]~1_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1067_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~295_q\ : std_logic;
SIGNAL \ULA1|ULA1|Somador|ALT_INV_cOut~combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1062_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~15_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~294_q\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~14_combout\ : std_logic;
SIGNAL \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\ : std_logic;
SIGNAL \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~0_combout\ : std_logic;
SIGNAL \decoderInstru1|ALT_INV_OUTPUT~2_combout\ : std_logic;
SIGNAL \decoderInstru1|ALT_INV_OUTPUT~1_combout\ : std_logic;
SIGNAL \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~13_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~12_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~11_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~10_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~9_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~8_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~7_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~6_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~5_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~4_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~3_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~2_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~1_combout\ : std_logic;
SIGNAL \PC_REG|ALT_INV_DOUT\ : std_logic_vector(31 DOWNTO 2);
SIGNAL \ROM1|ALT_INV_memROM~0_combout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \Somador2|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \Somador1|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1202_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~322_q\ : std_logic;
SIGNAL \ULA1|ULA28|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[27]~26_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[27]~27_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1197_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~321_q\ : std_logic;
SIGNAL \ULA1|ULA27|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[26]~25_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[26]~26_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1192_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~320_q\ : std_logic;
SIGNAL \ULA1|ULA26|Somador|ALT_INV_cOut~combout\ : std_logic;
SIGNAL \ULA1|ULA26|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[25]~24_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[25]~25_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1187_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~319_q\ : std_logic;
SIGNAL \ULA1|ULA25|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[24]~23_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[24]~24_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1182_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~318_q\ : std_logic;
SIGNAL \ULA1|ULA24|Somador|ALT_INV_cOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA24|Somador|ALT_INV_cOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA24|Somador|ALT_INV_saida~0_combout\ : std_logic;
SIGNAL \ULA1|ULA24|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[23]~22_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[23]~23_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1177_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~317_q\ : std_logic;
SIGNAL \ULA1|ULA23|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[22]~21_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[22]~22_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1172_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~316_q\ : std_logic;
SIGNAL \ULA1|ULA22|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[21]~20_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[21]~21_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1167_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~315_q\ : std_logic;
SIGNAL \ULA1|ULA21|Somador|ALT_INV_cOut~combout\ : std_logic;
SIGNAL \ULA1|ULA21|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[20]~19_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[20]~20_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1162_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~314_q\ : std_logic;
SIGNAL \ULA1|ULA20|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[19]~18_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[19]~19_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1157_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~313_q\ : std_logic;
SIGNAL \ULA1|ULA19|Somador|ALT_INV_cOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA19|Somador|ALT_INV_cOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA19|Somador|ALT_INV_saida~0_combout\ : std_logic;
SIGNAL \ULA1|ULA19|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[18]~17_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[18]~18_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1152_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~312_q\ : std_logic;
SIGNAL \ULA1|ULA18|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[17]~16_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[17]~17_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1147_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~311_q\ : std_logic;
SIGNAL \ULA1|ULA17|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[16]~15_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[16]~16_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1142_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~310_q\ : std_logic;
SIGNAL \ULA1|ULA16|Somador|ALT_INV_cOut~combout\ : std_logic;
SIGNAL \ULA1|ULA16|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[15]~14_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[15]~15_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1137_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~309_q\ : std_logic;
SIGNAL \ULA1|ULA15|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[14]~13_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[14]~14_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1132_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~308_q\ : std_logic;
SIGNAL \ULA1|ULA14|Somador|ALT_INV_cOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA14|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA14|Somador|ALT_INV_cOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA14|Somador|ALT_INV_saida~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[13]~12_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[13]~13_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1127_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~307_q\ : std_logic;
SIGNAL \ULA1|ULA13|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[12]~11_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[12]~12_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1122_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~306_q\ : std_logic;
SIGNAL \ULA1|ULA12|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[11]~10_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[11]~11_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1117_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~305_q\ : std_logic;
SIGNAL \ULA1|ULA11|Somador|ALT_INV_cOut~combout\ : std_logic;
SIGNAL \ULA1|ULA11|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[10]~9_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[10]~10_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1112_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~304_q\ : std_logic;
SIGNAL \ULA1|ULA10|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[9]~8_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[9]~9_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1107_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~303_q\ : std_logic;
SIGNAL \ULA1|ULA9|Somador|ALT_INV_cOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA9|Somador|ALT_INV_cOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA9|Somador|ALT_INV_saida~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[8]~7_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[8]~8_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1102_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~302_q\ : std_logic;
SIGNAL \ULA1|ULA8|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[7]~6_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[7]~7_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1097_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~301_q\ : std_logic;
SIGNAL \ULA1|ULA7|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[6]~5_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[6]~6_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1092_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~300_q\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ROM1|ALT_INV_memROM~16_combout\ : std_logic;
SIGNAL \ULA1|ULA32|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA32|Somador|ALT_INV_saida~0_combout\ : std_logic;
SIGNAL \ULA1|ULA31|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA31|Somador|ALT_INV_saida~combout\ : std_logic;
SIGNAL \ULA1|ULA30|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA29|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA29|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA28|Somador|ALT_INV_cOut~combout\ : std_logic;
SIGNAL \ULA1|ULA28|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA28|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA28|Somador|ALT_INV_saida~0_combout\ : std_logic;
SIGNAL \ULA1|ULA27|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA27|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA27|Somador|ALT_INV_saida~0_combout\ : std_logic;
SIGNAL \ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA26|Somador|ALT_INV_saida~0_combout\ : std_logic;
SIGNAL \ULA1|ULA25|Somador|ALT_INV_cOut~combout\ : std_logic;
SIGNAL \ULA1|ULA25|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA24|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA23|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA23|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA23|Somador|ALT_INV_saida~0_combout\ : std_logic;
SIGNAL \ULA1|ULA22|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA20|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA19|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA18|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA18|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA18|Somador|ALT_INV_saida~0_combout\ : std_logic;
SIGNAL \ULA1|ULA17|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA15|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA13|Somador|ALT_INV_cOut~combout\ : std_logic;
SIGNAL \ULA1|ULA13|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA13|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA13|Somador|ALT_INV_saida~0_combout\ : std_logic;
SIGNAL \ULA1|ULA12|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA10|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ : std_logic;
SIGNAL \ULA1|ULA9|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA8|Somador|ALT_INV_cOut~combout\ : std_logic;
SIGNAL \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA8|Somador|ALT_INV_saida~0_combout\ : std_logic;
SIGNAL \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA5|Somador|ALT_INV_cOut~combout\ : std_logic;
SIGNAL \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA4|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA3|Somador|ALT_INV_cOut~combout\ : std_logic;
SIGNAL \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA3|Somador|ALT_INV_saida~0_combout\ : std_logic;
SIGNAL \ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~5_combout\ : std_logic;
SIGNAL \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~4_combout\ : std_logic;
SIGNAL \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ : std_logic;
SIGNAL \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\ : std_logic;
SIGNAL \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \ULA1|ULA1|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \decoderFUNCT|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \decoderInstru1|ALT_INV_OUTPUT~3_combout\ : std_logic;
SIGNAL \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \decoderFUNCT|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ULA1|ULA32|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[31]~30_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[31]~31_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1217_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~325_q\ : std_logic;
SIGNAL \ULA1|ULA31|Somador|ALT_INV_cOut~combout\ : std_logic;
SIGNAL \ULA1|ULA31|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[30]~29_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[30]~30_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1212_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~324_q\ : std_logic;
SIGNAL \ULA1|ULA30|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[29]~28_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[29]~29_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1207_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~323_q\ : std_logic;
SIGNAL \ULA1|ULA29|Somador|ALT_INV_cOut~1_combout\ : std_logic;
SIGNAL \ULA1|ULA29|Somador|ALT_INV_cOut~0_combout\ : std_logic;
SIGNAL \ULA1|ULA29|Somador|ALT_INV_saida~0_combout\ : std_logic;
SIGNAL \ULA1|ULA29|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaB[28]~27_combout\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_saidaA[28]~28_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1224_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~712_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~200_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2113_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1608_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1096_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~584_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~72_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2112_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2111_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1960_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1448_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~936_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~424_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2110_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1832_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1320_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~808_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~296_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2109_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1704_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1192_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~680_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~168_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2108_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1576_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1064_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~552_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~40_q\ : std_logic;
SIGNAL \BANCO_REG|ALT_INV_registrador~1223_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2107_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2106_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2105_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2055_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2023_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1991_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1959_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2104_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1927_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1895_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1863_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1831_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2103_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1799_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1767_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1735_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1703_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2102_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1671_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1639_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1607_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1575_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2101_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2100_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1543_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1415_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1287_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1159_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2099_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1511_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1383_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1255_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1127_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2098_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1479_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1351_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1223_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1095_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2097_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1447_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1319_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1191_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1063_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2096_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2095_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1031_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~999_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~967_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~935_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2094_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~903_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~871_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~839_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~807_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2093_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~775_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~743_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~711_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~679_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2092_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~647_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~615_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~583_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~551_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2091_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2090_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~519_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~487_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~455_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~423_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2089_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~391_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~359_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~327_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~295_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2088_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~263_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~231_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~199_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~167_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2087_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~135_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~103_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~71_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~39_q\ : std_logic;
SIGNAL \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\ : std_logic;
SIGNAL \decoderInstru1|ALT_INV_Equal9~0_combout\ : std_logic;
SIGNAL \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~7_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1611_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1099_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~587_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~75_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2175_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2174_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1963_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1451_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~939_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~427_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2173_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1835_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1323_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~811_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~299_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2172_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1707_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1195_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~683_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~171_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2171_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1579_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1067_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~555_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~43_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2170_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2169_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2168_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2058_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1930_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1802_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1674_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2167_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2026_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1898_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1770_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1642_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2166_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1994_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1866_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1738_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1610_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2165_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1962_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1834_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1706_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1578_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2164_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2163_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1546_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1418_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1290_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1162_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2162_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1514_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1386_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1258_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1130_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2161_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1482_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1354_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1226_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1098_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2160_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1450_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1322_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1194_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1066_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2159_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2158_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1034_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~906_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~778_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~650_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2157_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1002_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~874_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~746_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~618_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2156_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~970_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~842_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~714_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~586_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2155_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~938_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~810_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~682_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~554_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2154_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2153_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~522_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~394_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~266_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~138_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2152_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~490_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~362_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~234_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~106_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2151_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~458_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~330_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~202_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~74_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2150_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~426_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~298_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~170_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~42_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2149_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2148_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2147_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2057_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2025_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1993_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1961_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2146_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1545_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1513_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1481_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1449_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2145_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1033_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1001_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1452_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~940_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~428_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2206_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2205_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1932_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1900_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1868_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1836_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2204_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1420_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1388_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1356_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1324_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2203_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~908_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~876_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~844_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~812_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2202_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~396_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~364_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~332_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~300_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2201_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2200_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1804_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1772_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1740_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1708_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2199_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1292_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1260_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1228_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1196_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2198_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~780_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~748_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~716_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~684_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2197_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~268_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~236_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~204_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~172_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2196_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2195_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1676_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1644_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1612_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1580_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2194_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1164_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1132_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1100_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1068_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2193_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~652_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~620_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~588_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~556_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2192_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~140_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~108_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~76_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~44_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2191_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2190_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2189_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2059_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1931_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1803_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1675_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2188_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1547_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1419_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1291_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1163_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2187_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1035_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~907_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~779_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~651_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2186_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~523_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~395_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~267_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~139_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2185_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2184_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2027_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1515_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1003_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~491_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2183_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1899_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1387_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~875_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~363_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2182_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1771_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1259_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~747_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~235_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2181_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1643_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1131_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~619_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~107_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2180_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2179_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1995_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1483_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~971_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~459_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2178_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1867_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1355_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~843_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~331_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2177_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1739_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1227_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~715_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~203_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2176_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2021_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1893_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1765_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1637_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2732_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1989_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1861_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1733_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1605_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2731_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2730_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1573_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1541_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1509_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1477_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2729_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1445_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1413_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1381_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1349_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2728_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1317_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1285_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1253_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1221_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2727_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1189_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1157_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1125_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1093_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2726_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2725_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1061_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~933_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~805_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~677_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2724_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1029_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~901_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~773_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~645_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2723_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~997_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~869_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~741_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~613_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2722_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~965_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~837_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~709_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~581_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2721_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2720_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~549_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~421_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~293_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~165_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2719_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~517_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~389_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~261_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~133_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2718_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~485_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~357_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~229_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~101_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2717_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~453_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~325_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~197_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~69_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2716_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2715_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2714_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2084_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1572_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1060_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~548_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2713_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2052_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1540_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1028_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~516_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2712_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2020_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1508_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~996_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~484_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2711_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1988_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1476_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~964_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~452_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2710_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2709_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1956_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1924_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1892_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1860_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2708_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1444_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1412_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1380_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1348_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2707_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~932_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~900_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~868_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~836_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2706_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~420_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~388_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~356_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~324_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2705_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2704_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1828_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1796_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1764_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1732_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2703_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1316_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1284_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1252_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1220_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2702_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~804_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~772_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~740_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~708_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2701_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~292_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~260_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~228_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~196_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2700_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2699_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1700_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1668_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1636_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1604_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2698_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1188_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1156_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1124_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1092_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2697_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~676_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~644_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~612_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~580_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2696_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~164_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~132_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~100_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~68_q\ : std_logic;
SIGNAL \MUX_ULA_MEM|ALT_INV_saida_MUX[28]~30_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2695_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2694_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2693_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2083_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1955_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1827_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1699_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2692_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1571_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1443_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1315_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1187_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2691_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1059_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~931_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~803_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~675_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2690_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~547_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~419_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~291_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~163_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2689_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2688_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2051_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1539_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1027_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~515_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2687_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1923_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1411_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~899_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~387_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2686_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1795_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1283_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~771_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~259_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2685_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1667_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1155_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~643_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~131_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2684_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2683_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2019_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1507_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~995_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~483_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2682_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1891_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1379_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~867_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~355_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2681_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1763_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1251_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~739_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~227_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2680_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1635_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1123_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~611_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~99_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2679_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2678_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1987_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1475_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~963_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~451_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2677_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1859_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1347_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~835_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~323_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2676_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1731_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1219_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~707_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~195_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2675_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1603_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1091_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~579_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~67_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2674_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2673_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2672_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2082_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1954_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1826_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1698_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2671_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2050_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1922_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1794_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1666_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2670_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2018_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1890_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1762_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1634_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2669_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1986_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1858_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1730_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1602_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2668_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2667_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1570_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1538_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1506_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1474_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2666_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1442_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1410_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1378_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1346_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2665_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1314_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1282_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1250_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1218_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2664_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1186_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1154_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1122_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1090_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2663_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2662_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1058_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~930_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~802_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~674_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2661_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1026_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~898_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~770_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~642_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2660_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~994_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~866_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~738_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~610_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2659_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~962_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~834_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~706_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~578_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2658_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2657_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~546_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~418_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~290_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~162_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2656_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~514_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~386_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~258_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~130_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2655_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~482_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~354_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~226_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~98_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2654_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~450_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~322_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~194_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~66_q\ : std_logic;
SIGNAL \MUX_ULA_MEM|ALT_INV_saida_MUX[26]~27_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2653_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2652_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2651_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2081_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1569_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1057_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~545_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2650_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2049_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1537_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1025_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~513_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2649_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2017_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1505_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~993_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~481_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2648_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1985_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1473_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~961_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~449_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2647_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2646_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1953_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1921_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1889_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1857_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2645_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1441_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1409_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1377_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1345_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2644_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~929_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~897_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~865_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~833_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2643_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~417_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~385_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~353_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~321_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2642_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2641_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1825_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1793_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1761_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1729_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2640_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1313_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1281_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1249_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1217_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2639_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~801_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~769_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~737_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~705_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2638_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~289_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~257_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~225_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~193_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2637_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2636_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1697_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1665_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1633_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1601_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2635_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1185_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1153_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1121_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1089_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2634_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~673_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~641_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~609_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~577_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2633_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~161_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~129_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~97_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~65_q\ : std_logic;
SIGNAL \MUX_ULA_MEM|ALT_INV_saida_MUX[25]~25_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2632_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2631_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2630_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2080_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1952_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1824_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1696_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2629_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1568_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1440_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1312_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1184_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2628_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1056_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~928_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~800_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~672_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2627_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~544_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~416_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~288_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~160_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2626_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2625_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2048_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1536_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1024_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~512_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2624_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1920_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1408_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~896_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~384_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2623_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1792_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1280_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~768_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~256_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2622_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1664_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1152_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~640_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~128_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2621_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2620_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2016_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1504_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~992_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~480_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2619_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1888_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1376_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~864_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~352_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2618_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1760_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1248_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~736_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~224_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2617_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1632_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1120_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~608_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~96_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2616_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2615_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1984_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1472_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~960_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~448_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2614_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1856_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1344_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~832_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~320_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2613_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1728_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1216_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~704_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~192_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2612_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1600_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1088_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~576_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~64_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2611_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2610_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2609_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2079_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1951_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1823_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1695_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2608_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2047_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1919_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1791_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1663_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2607_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2015_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1887_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1759_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1631_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2606_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1983_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1855_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1727_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1599_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2605_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2604_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1567_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1535_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1503_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1471_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2603_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1439_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1407_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1375_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1343_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2602_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1311_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1279_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1247_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1215_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2601_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1183_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1151_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1119_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1087_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2600_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2599_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1055_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~927_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~799_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~671_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2598_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1023_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~895_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~767_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~639_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2597_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~991_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~863_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~735_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~607_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2596_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~959_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~831_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~703_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~575_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2595_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2594_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~543_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~415_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~287_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~159_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2593_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~511_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~383_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~255_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~127_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2592_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~479_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~351_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~223_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~95_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2591_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~447_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~319_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~191_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~63_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2590_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2589_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2588_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2078_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1566_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1054_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~542_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2587_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2046_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1534_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1022_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~510_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2586_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2014_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1502_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~990_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~478_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2585_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1982_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1470_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~958_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~446_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2584_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2583_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1950_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1918_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1886_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1854_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2582_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1438_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1406_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1374_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1342_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2581_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~926_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~894_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~862_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~830_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2580_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~414_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~382_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~350_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~318_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2579_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2578_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1822_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1790_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1758_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1726_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2577_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1310_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1278_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1246_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1214_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2576_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~798_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~766_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~734_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~702_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2575_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~286_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~254_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~222_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~190_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2574_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2573_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1694_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1662_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1630_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1598_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2572_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1182_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1150_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1118_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1086_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2571_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~670_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~638_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~606_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~574_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2570_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~158_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~126_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~94_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~62_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2569_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2568_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2567_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2077_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1949_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1821_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1693_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2566_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1565_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1437_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1309_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1181_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2565_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1053_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~925_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~797_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~669_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2564_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~541_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~413_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~285_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~157_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2563_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2562_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2045_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1533_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1021_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~509_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2561_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1917_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1405_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~893_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~381_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2560_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1789_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1277_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~765_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~253_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2559_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1661_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1149_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~637_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~125_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2558_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2557_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2013_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1501_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~989_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~477_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2556_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1885_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1373_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~861_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~349_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2555_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1757_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1245_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~733_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~221_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2554_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1629_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1117_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~605_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~93_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2553_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2552_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1981_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1469_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~957_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~445_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2551_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1853_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1341_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~829_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~317_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2550_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1725_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1213_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~701_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~189_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2549_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1597_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1085_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~573_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~61_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2548_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2547_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2546_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2076_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1948_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1820_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1692_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2545_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2044_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1916_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1788_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1660_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2544_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2012_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1884_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1756_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1628_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2543_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1980_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1852_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1724_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1596_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2542_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2541_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1564_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1532_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1500_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1468_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2540_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1436_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1404_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1372_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1340_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2539_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1308_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1276_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1244_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1212_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2538_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1180_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1148_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1116_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1084_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2537_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2536_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1052_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~924_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~796_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~668_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2535_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1020_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~892_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~764_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~636_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2534_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~988_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~860_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~732_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~604_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2533_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~956_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~828_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~700_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~572_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2532_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2531_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~540_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~412_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~284_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~156_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2530_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~508_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~380_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~252_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~124_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2529_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~476_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~348_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~220_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~92_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2528_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~444_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~316_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~188_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~60_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2527_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2526_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2525_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2075_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1563_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1051_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~539_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2524_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2043_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1531_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1019_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~507_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2523_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2011_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1499_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~987_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~475_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2522_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1979_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1467_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~955_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~443_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2521_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2520_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1947_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1915_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1883_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1851_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2519_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1435_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1403_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1371_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1339_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2518_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~923_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~891_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~859_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~827_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2517_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~411_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~379_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~347_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~315_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2516_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2515_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1819_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1787_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1755_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1723_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2514_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1307_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1275_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1243_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1211_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2513_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~795_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~763_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~731_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~699_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2512_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~283_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~251_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~219_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~187_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2511_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2510_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1691_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1659_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1627_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1595_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2509_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1179_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1147_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1115_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1083_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2508_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~667_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~635_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~603_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~571_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2507_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~155_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~123_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~91_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~59_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2506_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2505_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2504_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2074_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1946_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1818_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1690_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2503_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1562_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1434_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1306_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1178_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2502_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1050_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~922_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~794_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~666_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2501_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~538_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~410_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~282_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~154_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2500_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2499_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2042_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1530_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1018_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~506_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2498_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1914_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1402_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~890_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~378_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2497_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1786_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1274_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~762_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~250_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2496_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1658_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1146_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~634_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~122_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2495_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2494_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2010_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1498_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~986_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~474_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2493_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1882_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1370_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~858_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~346_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2492_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1754_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1242_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~730_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~218_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2491_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1626_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1114_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~602_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~90_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2490_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2489_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1978_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1466_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~954_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~442_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2488_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1850_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1338_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~826_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~314_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2487_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1722_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1210_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~698_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~186_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2486_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1594_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1082_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~570_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~58_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2485_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2484_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2483_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2073_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1945_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1817_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1689_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2482_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2041_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1913_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1785_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1657_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2481_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2009_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1881_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1753_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1625_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2480_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1977_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1849_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1721_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1593_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2479_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2478_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1561_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1529_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1497_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1465_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2477_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1433_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1401_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1369_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1337_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2476_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1305_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1273_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1241_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1209_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2475_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1177_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1145_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1113_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1081_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2474_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2473_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1049_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~921_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~793_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~665_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2472_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1017_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~889_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~761_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~633_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2471_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~985_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~857_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~729_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~601_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2470_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~953_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~825_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~697_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~569_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2469_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2468_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~537_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~409_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~281_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~153_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2467_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~505_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~377_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~249_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~121_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2466_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~473_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~345_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~217_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~89_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2465_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~441_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~313_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~185_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~57_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2464_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2463_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2462_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2072_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1560_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1048_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~536_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2461_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2040_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1528_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1016_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~504_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2460_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2008_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1496_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~984_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~472_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2459_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1976_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1464_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~952_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~440_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2458_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2457_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1944_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1912_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1880_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1848_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2456_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1432_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1400_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1368_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1336_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2455_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~920_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~888_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~856_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~824_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2454_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~408_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~376_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~344_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~312_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2453_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2452_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1816_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1784_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1752_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1720_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2451_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1304_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1272_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1240_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1208_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2450_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~792_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~760_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~728_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~696_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2449_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~280_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~248_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~216_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~184_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2448_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2447_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1688_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1656_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1624_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1592_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2446_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1176_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1144_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1112_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1080_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2445_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~664_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~632_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~600_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~568_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2444_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~152_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~120_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~88_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~56_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2443_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2442_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2441_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2071_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1943_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1815_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1687_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2440_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1559_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1431_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1303_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1175_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2439_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1047_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~919_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~791_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~663_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2438_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~535_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~407_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~279_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~151_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2437_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2436_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2039_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1527_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1015_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~503_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2435_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1911_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1399_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~887_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~375_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2434_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1783_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1271_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~759_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~247_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2433_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1655_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1143_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~631_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~119_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2432_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2431_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2007_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1495_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~983_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~471_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2430_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1879_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1367_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~855_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~343_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2429_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1751_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1239_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~727_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~215_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2428_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1623_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1111_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~599_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~87_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2427_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2426_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1975_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1463_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~951_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~439_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2425_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1847_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1335_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~823_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~311_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2424_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1719_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1207_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~695_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~183_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2423_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1591_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1079_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~567_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~55_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2422_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2421_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2420_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2070_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1942_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1814_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1686_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2419_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2038_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1910_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1782_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1654_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2418_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2006_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1878_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1750_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1622_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2417_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1974_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1846_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1718_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1590_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2416_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2415_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1558_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1526_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1494_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1462_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2414_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1430_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1398_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1366_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1334_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2413_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1302_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1270_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1238_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1206_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2412_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1174_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1142_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1110_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1078_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2411_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2410_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1046_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~918_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~790_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~662_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2409_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1014_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~886_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~758_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~630_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2408_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~982_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~854_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~726_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~598_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2407_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~950_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~822_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~694_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~566_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2406_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2405_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~534_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~406_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~278_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~150_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2404_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~502_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~374_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~246_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~118_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2403_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~470_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~342_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~214_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~86_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2402_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~438_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~310_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~182_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~54_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2401_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2400_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2399_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2069_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1557_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1045_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~533_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2398_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2037_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1525_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1013_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~501_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2397_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2005_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1493_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~981_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~469_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2396_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1973_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1461_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~949_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~437_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2395_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2394_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1941_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1909_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1877_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1845_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2393_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1429_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1397_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1365_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1333_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2392_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~917_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~885_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~853_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~821_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2391_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~405_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~373_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~341_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~309_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2390_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2389_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1813_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1781_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1749_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1717_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2388_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1301_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1269_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1237_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1205_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2387_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~789_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~757_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~725_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~693_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2386_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~277_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~245_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~213_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~181_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2385_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2384_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1685_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1653_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1621_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1589_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2383_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1173_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1141_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1109_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1077_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2382_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~661_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~629_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~597_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~565_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2381_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~149_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~117_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~85_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~53_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2380_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2379_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2378_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2068_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1940_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1812_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1684_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2377_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1556_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1428_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1300_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1172_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2376_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1044_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~916_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~788_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~660_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2375_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~532_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~404_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~276_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~148_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2374_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2373_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2036_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1524_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1012_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~500_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2372_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1908_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1396_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~884_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~372_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2371_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1780_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1268_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~756_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~244_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2370_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1652_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1140_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~628_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~116_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2369_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2368_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2004_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1492_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~980_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~468_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2367_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1876_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1364_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~852_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~340_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2366_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1748_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1236_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~724_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~212_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2365_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1620_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1108_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~596_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~84_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2364_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2363_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1972_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1460_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~948_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~436_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2362_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1844_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1332_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~820_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~308_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2361_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1716_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1204_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~692_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~180_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2360_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1588_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1076_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~564_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~52_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2359_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2358_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2357_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2067_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1939_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1811_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1683_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2356_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2035_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1907_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1779_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1651_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2355_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2003_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1875_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1747_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1619_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2354_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1971_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1843_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1715_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1587_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2353_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2352_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1555_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1523_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1491_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1459_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2351_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1427_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1395_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1363_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1331_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2350_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1299_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1267_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1235_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1203_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2349_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1171_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1139_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1107_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1075_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2348_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2347_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1043_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~915_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~787_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~659_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2346_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1011_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~883_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~755_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~627_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2345_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~979_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~851_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~723_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~595_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2344_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~947_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~819_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~691_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~563_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2343_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2342_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~531_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~403_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~275_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~147_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2341_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~499_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~371_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~243_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~115_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2340_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~467_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~339_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~211_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~83_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2339_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~435_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~307_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~179_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~51_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2338_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2337_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2336_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2066_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1554_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1042_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~530_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2335_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2034_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1522_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1010_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~498_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2334_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2002_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1490_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~978_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~466_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2333_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1970_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1458_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~946_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~434_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2332_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2331_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1938_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1906_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1874_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1842_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2330_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1426_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1394_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1362_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1330_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2329_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~914_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~882_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~850_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~818_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2328_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~402_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~370_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~338_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~306_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2327_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2326_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1810_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1778_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1746_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1714_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2325_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1298_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1266_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1234_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1202_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2324_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~786_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~754_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~722_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~690_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2323_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~274_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~242_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~210_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~178_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2322_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2321_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1682_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1650_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1618_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1586_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2320_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1170_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1138_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1106_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1074_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2319_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~658_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~626_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~594_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~562_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2318_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~146_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~114_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~82_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~50_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2317_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2316_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2315_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2065_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1937_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1809_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1681_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2314_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1553_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1425_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1297_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1169_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2313_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1041_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~913_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~785_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~657_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2312_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~529_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~401_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~273_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~145_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2311_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2310_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2033_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1521_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1009_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~497_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2309_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1905_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1393_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~881_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~369_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2308_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1777_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1265_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~753_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~241_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2307_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1649_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1137_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~625_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~113_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2306_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2305_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2001_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1489_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~977_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~465_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2304_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1873_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1361_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~849_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~337_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2303_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1745_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1233_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~721_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~209_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2302_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1617_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1105_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~593_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~81_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2301_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2300_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1969_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1457_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~945_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~433_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2299_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1841_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1329_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~817_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~305_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2298_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1713_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1201_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~689_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~177_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2297_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1585_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1073_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~561_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~49_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2296_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2295_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2294_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2064_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1936_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1808_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1680_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2293_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2032_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1904_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1776_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1648_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2292_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2000_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1872_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1744_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1616_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2291_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1968_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1840_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1712_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1584_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2290_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2289_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1552_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1520_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1488_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1456_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2288_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1424_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1392_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1360_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1328_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2287_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1296_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1264_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1232_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1200_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2286_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1168_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1136_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1104_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1072_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2285_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2284_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1040_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~912_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~784_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~656_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2283_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1008_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~880_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~752_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~624_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2282_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~976_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~848_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~720_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~592_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2281_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~944_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~816_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~688_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~560_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2280_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2279_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~528_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~400_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~272_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~144_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2278_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~496_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~368_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~240_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~112_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2277_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~464_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~336_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~208_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~80_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2276_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~432_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~304_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~176_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~48_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2275_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2274_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2273_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2063_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1551_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1039_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~527_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2272_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2031_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1519_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1007_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~495_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2271_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1999_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1487_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~975_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~463_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2270_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1967_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1455_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~943_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~431_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2269_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2268_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1935_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1903_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1871_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1839_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2267_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1423_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1391_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1359_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1327_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2266_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~911_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~879_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~847_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~815_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2265_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~399_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~367_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~335_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~303_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2264_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2263_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1807_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1775_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1743_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1711_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2262_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1295_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1263_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1231_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1199_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2261_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~783_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~751_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~719_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~687_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2260_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~271_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~239_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~207_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~175_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2259_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2258_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1679_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1647_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1615_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1583_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2257_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1167_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1135_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1103_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1071_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2256_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~655_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~623_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~591_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~559_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2255_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~143_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~111_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~79_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~47_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2254_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2253_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2252_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2062_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1934_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1806_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1678_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2251_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1550_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1422_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1294_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1166_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2250_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1038_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~910_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~782_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~654_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2249_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~526_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~398_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~270_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~142_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2248_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2247_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2030_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1518_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1006_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~494_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2246_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1902_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1390_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~878_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~366_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2245_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1774_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1262_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~750_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~238_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2244_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1646_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1134_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~622_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~110_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2243_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2242_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1998_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1486_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~974_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~462_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2241_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1870_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1358_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~846_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~334_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2240_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1742_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1230_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~718_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~206_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2239_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1614_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1102_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~590_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~78_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2238_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2237_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1966_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1454_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~942_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~430_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2236_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1838_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1326_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~814_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~302_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2235_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1710_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1198_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~686_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~174_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2234_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1582_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1070_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~558_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~46_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2233_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2232_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2231_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2061_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1933_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1805_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1677_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2230_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2029_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1901_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1773_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1645_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2229_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1997_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1869_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1741_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1613_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2228_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1965_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1837_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1709_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1581_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2227_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2226_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1549_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1517_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1485_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1453_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2225_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1421_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1389_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1357_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1325_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2224_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1293_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1261_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1229_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1197_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2223_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1165_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1133_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1101_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1069_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2222_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2221_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1037_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~909_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~781_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~653_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2220_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1005_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~877_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~749_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~621_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2219_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~973_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~845_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~717_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~589_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2218_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~941_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~813_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~685_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~557_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2217_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2216_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~525_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~397_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~269_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~141_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2215_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~493_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~365_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~237_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~109_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2214_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~461_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~333_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~205_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~77_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2213_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~429_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~301_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~173_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~45_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2212_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2211_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2210_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2060_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1548_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1036_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~524_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2209_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2028_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1516_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1004_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~492_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2208_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1996_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1484_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~972_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~460_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2207_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1964_q\ : std_logic;
SIGNAL \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~7_combout\ : std_logic;
SIGNAL \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~4_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~11_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~10_combout\ : std_logic;
SIGNAL \ULA1|ALT_INV_Equal0~9_combout\ : std_logic;
SIGNAL \ULA1|ULA29|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ : std_logic;
SIGNAL \ULA1|ULA29|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \ULA1|ULA27|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ : std_logic;
SIGNAL \ULA1|ULA27|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ : std_logic;
SIGNAL \ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \ULA1|ULA24|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \ULA1|ULA24|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA19|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \ULA1|ULA19|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \ULA1|ULA3|InverterOuNao|ALT_INV_saida_MUX[0]~2_combout\ : std_logic;
SIGNAL \ULA1|ULA1|Somador|ALT_INV_cOut~0_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2885_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2883_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2881_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2879_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2877_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2875_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2873_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2871_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2869_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2867_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2865_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2863_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2861_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2859_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2857_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2855_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2853_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2851_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2849_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2847_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2845_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2843_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2841_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2839_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2837_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2835_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2833_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2831_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2829_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2827_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2825_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2823_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2821_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2819_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2817_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2815_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2813_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2811_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2809_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2807_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2805_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2803_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2801_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2799_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2797_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2795_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2793_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2791_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2789_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2787_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2785_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2783_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2781_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2779_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2777_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2775_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2773_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2771_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2769_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2767_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2765_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2763_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2761_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2759_combout\ : std_logic;
SIGNAL \MUX_ULA_MEM|ALT_INV_saida_MUX[31]~34_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2758_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2757_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2756_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2086_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1958_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1830_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1702_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2755_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1574_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1446_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1318_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1190_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2754_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1062_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~934_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~806_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~678_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2753_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~550_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~422_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~294_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~166_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2752_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2751_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2054_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1542_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1030_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~518_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2750_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1926_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1414_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~902_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~390_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2749_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1798_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1286_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~774_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~262_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2748_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1670_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1158_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~646_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~134_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2747_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2746_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2022_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1510_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~998_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~486_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2745_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1894_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1382_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~870_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~358_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2744_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1766_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1254_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~742_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~230_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2743_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1638_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1126_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~614_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~102_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2742_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2741_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1990_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1478_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~966_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~454_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2740_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1862_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1350_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~838_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~326_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2739_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1734_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1222_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~710_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~198_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2738_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1606_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1094_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~582_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~70_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2737_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2736_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2735_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2085_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1957_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1829_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1701_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2734_combout\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2053_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1925_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1797_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~1669_q\ : std_logic;
SIGNAL \RAM1|ALT_INV_memRAM~2733_combout\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
Instru_opcode <= ww_Instru_opcode;
Funct <= ww_Funct;
ULAA_OUT_AddrRAM <= ww_ULAA_OUT_AddrRAM;
MEM_INN <= ww_MEM_INN;
MEM_OUTT <= ww_MEM_OUTT;
RS_OUT <= ww_RS_OUT;
RT_OUTT <= ww_RT_OUTT;
Rs_End <= ww_Rs_End;
Rt_End <= ww_Rt_End;
PC_OUTT <= ww_PC_OUTT;
flagEqual <= ww_flagEqual;
habFlagBEQ <= ww_habFlagBEQ;
muxJmp <= ww_muxJmp;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\RAM1|ALT_INV_memRAM~969_q\ <= NOT \RAM1|memRAM~969_q\;
\RAM1|ALT_INV_memRAM~937_q\ <= NOT \RAM1|memRAM~937_q\;
\RAM1|ALT_INV_memRAM~2144_combout\ <= NOT \RAM1|memRAM~2144_combout\;
\RAM1|ALT_INV_memRAM~521_q\ <= NOT \RAM1|memRAM~521_q\;
\RAM1|ALT_INV_memRAM~489_q\ <= NOT \RAM1|memRAM~489_q\;
\RAM1|ALT_INV_memRAM~457_q\ <= NOT \RAM1|memRAM~457_q\;
\RAM1|ALT_INV_memRAM~425_q\ <= NOT \RAM1|memRAM~425_q\;
\RAM1|ALT_INV_memRAM~2143_combout\ <= NOT \RAM1|memRAM~2143_combout\;
\RAM1|ALT_INV_memRAM~2142_combout\ <= NOT \RAM1|memRAM~2142_combout\;
\RAM1|ALT_INV_memRAM~1929_q\ <= NOT \RAM1|memRAM~1929_q\;
\RAM1|ALT_INV_memRAM~1417_q\ <= NOT \RAM1|memRAM~1417_q\;
\RAM1|ALT_INV_memRAM~905_q\ <= NOT \RAM1|memRAM~905_q\;
\RAM1|ALT_INV_memRAM~393_q\ <= NOT \RAM1|memRAM~393_q\;
\RAM1|ALT_INV_memRAM~2141_combout\ <= NOT \RAM1|memRAM~2141_combout\;
\RAM1|ALT_INV_memRAM~1897_q\ <= NOT \RAM1|memRAM~1897_q\;
\RAM1|ALT_INV_memRAM~1385_q\ <= NOT \RAM1|memRAM~1385_q\;
\RAM1|ALT_INV_memRAM~873_q\ <= NOT \RAM1|memRAM~873_q\;
\RAM1|ALT_INV_memRAM~361_q\ <= NOT \RAM1|memRAM~361_q\;
\RAM1|ALT_INV_memRAM~2140_combout\ <= NOT \RAM1|memRAM~2140_combout\;
\RAM1|ALT_INV_memRAM~1865_q\ <= NOT \RAM1|memRAM~1865_q\;
\RAM1|ALT_INV_memRAM~1353_q\ <= NOT \RAM1|memRAM~1353_q\;
\RAM1|ALT_INV_memRAM~841_q\ <= NOT \RAM1|memRAM~841_q\;
\RAM1|ALT_INV_memRAM~329_q\ <= NOT \RAM1|memRAM~329_q\;
\RAM1|ALT_INV_memRAM~2139_combout\ <= NOT \RAM1|memRAM~2139_combout\;
\RAM1|ALT_INV_memRAM~1833_q\ <= NOT \RAM1|memRAM~1833_q\;
\RAM1|ALT_INV_memRAM~1321_q\ <= NOT \RAM1|memRAM~1321_q\;
\RAM1|ALT_INV_memRAM~809_q\ <= NOT \RAM1|memRAM~809_q\;
\RAM1|ALT_INV_memRAM~297_q\ <= NOT \RAM1|memRAM~297_q\;
\RAM1|ALT_INV_memRAM~2138_combout\ <= NOT \RAM1|memRAM~2138_combout\;
\RAM1|ALT_INV_memRAM~2137_combout\ <= NOT \RAM1|memRAM~2137_combout\;
\RAM1|ALT_INV_memRAM~1801_q\ <= NOT \RAM1|memRAM~1801_q\;
\RAM1|ALT_INV_memRAM~1769_q\ <= NOT \RAM1|memRAM~1769_q\;
\RAM1|ALT_INV_memRAM~1737_q\ <= NOT \RAM1|memRAM~1737_q\;
\RAM1|ALT_INV_memRAM~1705_q\ <= NOT \RAM1|memRAM~1705_q\;
\RAM1|ALT_INV_memRAM~2136_combout\ <= NOT \RAM1|memRAM~2136_combout\;
\RAM1|ALT_INV_memRAM~1289_q\ <= NOT \RAM1|memRAM~1289_q\;
\RAM1|ALT_INV_memRAM~1257_q\ <= NOT \RAM1|memRAM~1257_q\;
\RAM1|ALT_INV_memRAM~1225_q\ <= NOT \RAM1|memRAM~1225_q\;
\RAM1|ALT_INV_memRAM~1193_q\ <= NOT \RAM1|memRAM~1193_q\;
\RAM1|ALT_INV_memRAM~2135_combout\ <= NOT \RAM1|memRAM~2135_combout\;
\RAM1|ALT_INV_memRAM~777_q\ <= NOT \RAM1|memRAM~777_q\;
\RAM1|ALT_INV_memRAM~745_q\ <= NOT \RAM1|memRAM~745_q\;
\RAM1|ALT_INV_memRAM~713_q\ <= NOT \RAM1|memRAM~713_q\;
\RAM1|ALT_INV_memRAM~681_q\ <= NOT \RAM1|memRAM~681_q\;
\RAM1|ALT_INV_memRAM~2134_combout\ <= NOT \RAM1|memRAM~2134_combout\;
\RAM1|ALT_INV_memRAM~265_q\ <= NOT \RAM1|memRAM~265_q\;
\RAM1|ALT_INV_memRAM~233_q\ <= NOT \RAM1|memRAM~233_q\;
\RAM1|ALT_INV_memRAM~201_q\ <= NOT \RAM1|memRAM~201_q\;
\RAM1|ALT_INV_memRAM~169_q\ <= NOT \RAM1|memRAM~169_q\;
\RAM1|ALT_INV_memRAM~2133_combout\ <= NOT \RAM1|memRAM~2133_combout\;
\RAM1|ALT_INV_memRAM~2132_combout\ <= NOT \RAM1|memRAM~2132_combout\;
\RAM1|ALT_INV_memRAM~1673_q\ <= NOT \RAM1|memRAM~1673_q\;
\RAM1|ALT_INV_memRAM~1641_q\ <= NOT \RAM1|memRAM~1641_q\;
\RAM1|ALT_INV_memRAM~1609_q\ <= NOT \RAM1|memRAM~1609_q\;
\RAM1|ALT_INV_memRAM~1577_q\ <= NOT \RAM1|memRAM~1577_q\;
\RAM1|ALT_INV_memRAM~2131_combout\ <= NOT \RAM1|memRAM~2131_combout\;
\RAM1|ALT_INV_memRAM~1161_q\ <= NOT \RAM1|memRAM~1161_q\;
\RAM1|ALT_INV_memRAM~1129_q\ <= NOT \RAM1|memRAM~1129_q\;
\RAM1|ALT_INV_memRAM~1097_q\ <= NOT \RAM1|memRAM~1097_q\;
\RAM1|ALT_INV_memRAM~1065_q\ <= NOT \RAM1|memRAM~1065_q\;
\RAM1|ALT_INV_memRAM~2130_combout\ <= NOT \RAM1|memRAM~2130_combout\;
\RAM1|ALT_INV_memRAM~649_q\ <= NOT \RAM1|memRAM~649_q\;
\RAM1|ALT_INV_memRAM~617_q\ <= NOT \RAM1|memRAM~617_q\;
\RAM1|ALT_INV_memRAM~585_q\ <= NOT \RAM1|memRAM~585_q\;
\RAM1|ALT_INV_memRAM~553_q\ <= NOT \RAM1|memRAM~553_q\;
\RAM1|ALT_INV_memRAM~2129_combout\ <= NOT \RAM1|memRAM~2129_combout\;
\RAM1|ALT_INV_memRAM~137_q\ <= NOT \RAM1|memRAM~137_q\;
\RAM1|ALT_INV_memRAM~105_q\ <= NOT \RAM1|memRAM~105_q\;
\RAM1|ALT_INV_memRAM~73_q\ <= NOT \RAM1|memRAM~73_q\;
\RAM1|ALT_INV_memRAM~41_q\ <= NOT \RAM1|memRAM~41_q\;
\RAM1|ALT_INV_memRAM~2128_combout\ <= NOT \RAM1|memRAM~2128_combout\;
\RAM1|ALT_INV_memRAM~2127_combout\ <= NOT \RAM1|memRAM~2127_combout\;
\RAM1|ALT_INV_memRAM~2126_combout\ <= NOT \RAM1|memRAM~2126_combout\;
\RAM1|ALT_INV_memRAM~2056_q\ <= NOT \RAM1|memRAM~2056_q\;
\RAM1|ALT_INV_memRAM~1544_q\ <= NOT \RAM1|memRAM~1544_q\;
\RAM1|ALT_INV_memRAM~1032_q\ <= NOT \RAM1|memRAM~1032_q\;
\RAM1|ALT_INV_memRAM~520_q\ <= NOT \RAM1|memRAM~520_q\;
\RAM1|ALT_INV_memRAM~2125_combout\ <= NOT \RAM1|memRAM~2125_combout\;
\RAM1|ALT_INV_memRAM~1928_q\ <= NOT \RAM1|memRAM~1928_q\;
\RAM1|ALT_INV_memRAM~1416_q\ <= NOT \RAM1|memRAM~1416_q\;
\RAM1|ALT_INV_memRAM~904_q\ <= NOT \RAM1|memRAM~904_q\;
\RAM1|ALT_INV_memRAM~392_q\ <= NOT \RAM1|memRAM~392_q\;
\RAM1|ALT_INV_memRAM~2124_combout\ <= NOT \RAM1|memRAM~2124_combout\;
\RAM1|ALT_INV_memRAM~1800_q\ <= NOT \RAM1|memRAM~1800_q\;
\RAM1|ALT_INV_memRAM~1288_q\ <= NOT \RAM1|memRAM~1288_q\;
\RAM1|ALT_INV_memRAM~776_q\ <= NOT \RAM1|memRAM~776_q\;
\RAM1|ALT_INV_memRAM~264_q\ <= NOT \RAM1|memRAM~264_q\;
\RAM1|ALT_INV_memRAM~2123_combout\ <= NOT \RAM1|memRAM~2123_combout\;
\RAM1|ALT_INV_memRAM~1672_q\ <= NOT \RAM1|memRAM~1672_q\;
\RAM1|ALT_INV_memRAM~1160_q\ <= NOT \RAM1|memRAM~1160_q\;
\RAM1|ALT_INV_memRAM~648_q\ <= NOT \RAM1|memRAM~648_q\;
\RAM1|ALT_INV_memRAM~136_q\ <= NOT \RAM1|memRAM~136_q\;
\RAM1|ALT_INV_memRAM~2122_combout\ <= NOT \RAM1|memRAM~2122_combout\;
\RAM1|ALT_INV_memRAM~2121_combout\ <= NOT \RAM1|memRAM~2121_combout\;
\RAM1|ALT_INV_memRAM~2024_q\ <= NOT \RAM1|memRAM~2024_q\;
\RAM1|ALT_INV_memRAM~1512_q\ <= NOT \RAM1|memRAM~1512_q\;
\RAM1|ALT_INV_memRAM~1000_q\ <= NOT \RAM1|memRAM~1000_q\;
\RAM1|ALT_INV_memRAM~488_q\ <= NOT \RAM1|memRAM~488_q\;
\RAM1|ALT_INV_memRAM~2120_combout\ <= NOT \RAM1|memRAM~2120_combout\;
\RAM1|ALT_INV_memRAM~1896_q\ <= NOT \RAM1|memRAM~1896_q\;
\RAM1|ALT_INV_memRAM~1384_q\ <= NOT \RAM1|memRAM~1384_q\;
\RAM1|ALT_INV_memRAM~872_q\ <= NOT \RAM1|memRAM~872_q\;
\RAM1|ALT_INV_memRAM~360_q\ <= NOT \RAM1|memRAM~360_q\;
\RAM1|ALT_INV_memRAM~2119_combout\ <= NOT \RAM1|memRAM~2119_combout\;
\RAM1|ALT_INV_memRAM~1768_q\ <= NOT \RAM1|memRAM~1768_q\;
\RAM1|ALT_INV_memRAM~1256_q\ <= NOT \RAM1|memRAM~1256_q\;
\RAM1|ALT_INV_memRAM~744_q\ <= NOT \RAM1|memRAM~744_q\;
\RAM1|ALT_INV_memRAM~232_q\ <= NOT \RAM1|memRAM~232_q\;
\RAM1|ALT_INV_memRAM~2118_combout\ <= NOT \RAM1|memRAM~2118_combout\;
\RAM1|ALT_INV_memRAM~1640_q\ <= NOT \RAM1|memRAM~1640_q\;
\RAM1|ALT_INV_memRAM~1128_q\ <= NOT \RAM1|memRAM~1128_q\;
\RAM1|ALT_INV_memRAM~616_q\ <= NOT \RAM1|memRAM~616_q\;
\RAM1|ALT_INV_memRAM~104_q\ <= NOT \RAM1|memRAM~104_q\;
\RAM1|ALT_INV_memRAM~2117_combout\ <= NOT \RAM1|memRAM~2117_combout\;
\RAM1|ALT_INV_memRAM~2116_combout\ <= NOT \RAM1|memRAM~2116_combout\;
\RAM1|ALT_INV_memRAM~1992_q\ <= NOT \RAM1|memRAM~1992_q\;
\RAM1|ALT_INV_memRAM~1480_q\ <= NOT \RAM1|memRAM~1480_q\;
\RAM1|ALT_INV_memRAM~968_q\ <= NOT \RAM1|memRAM~968_q\;
\RAM1|ALT_INV_memRAM~456_q\ <= NOT \RAM1|memRAM~456_q\;
\RAM1|ALT_INV_memRAM~2115_combout\ <= NOT \RAM1|memRAM~2115_combout\;
\RAM1|ALT_INV_memRAM~1864_q\ <= NOT \RAM1|memRAM~1864_q\;
\RAM1|ALT_INV_memRAM~1352_q\ <= NOT \RAM1|memRAM~1352_q\;
\RAM1|ALT_INV_memRAM~840_q\ <= NOT \RAM1|memRAM~840_q\;
\RAM1|ALT_INV_memRAM~328_q\ <= NOT \RAM1|memRAM~328_q\;
\RAM1|ALT_INV_memRAM~2114_combout\ <= NOT \RAM1|memRAM~2114_combout\;
\RAM1|ALT_INV_memRAM~1736_q\ <= NOT \RAM1|memRAM~1736_q\;
\BANCO_REG|ALT_INV_registrador~1063_combout\ <= NOT \BANCO_REG|registrador~1063_combout\;
\Somador2|ALT_INV_Add0~93_sumout\ <= NOT \Somador2|Add0~93_sumout\;
\Somador1|ALT_INV_Add0~93_sumout\ <= NOT \Somador1|Add0~93_sumout\;
\Somador2|ALT_INV_Add0~89_sumout\ <= NOT \Somador2|Add0~89_sumout\;
\Somador1|ALT_INV_Add0~89_sumout\ <= NOT \Somador1|Add0~89_sumout\;
\Somador2|ALT_INV_Add0~85_sumout\ <= NOT \Somador2|Add0~85_sumout\;
\Somador1|ALT_INV_Add0~85_sumout\ <= NOT \Somador1|Add0~85_sumout\;
\Somador2|ALT_INV_Add0~81_sumout\ <= NOT \Somador2|Add0~81_sumout\;
\Somador1|ALT_INV_Add0~81_sumout\ <= NOT \Somador1|Add0~81_sumout\;
\Somador2|ALT_INV_Add0~77_sumout\ <= NOT \Somador2|Add0~77_sumout\;
\Somador1|ALT_INV_Add0~77_sumout\ <= NOT \Somador1|Add0~77_sumout\;
\Somador2|ALT_INV_Add0~73_sumout\ <= NOT \Somador2|Add0~73_sumout\;
\Somador1|ALT_INV_Add0~73_sumout\ <= NOT \Somador1|Add0~73_sumout\;
\Somador2|ALT_INV_Add0~69_sumout\ <= NOT \Somador2|Add0~69_sumout\;
\Somador1|ALT_INV_Add0~69_sumout\ <= NOT \Somador1|Add0~69_sumout\;
\Somador2|ALT_INV_Add0~65_sumout\ <= NOT \Somador2|Add0~65_sumout\;
\Somador1|ALT_INV_Add0~65_sumout\ <= NOT \Somador1|Add0~65_sumout\;
\Somador2|ALT_INV_Add0~61_sumout\ <= NOT \Somador2|Add0~61_sumout\;
\Somador1|ALT_INV_Add0~61_sumout\ <= NOT \Somador1|Add0~61_sumout\;
\Somador2|ALT_INV_Add0~57_sumout\ <= NOT \Somador2|Add0~57_sumout\;
\Somador1|ALT_INV_Add0~57_sumout\ <= NOT \Somador1|Add0~57_sumout\;
\Somador2|ALT_INV_Add0~53_sumout\ <= NOT \Somador2|Add0~53_sumout\;
\Somador1|ALT_INV_Add0~53_sumout\ <= NOT \Somador1|Add0~53_sumout\;
\Somador2|ALT_INV_Add0~49_sumout\ <= NOT \Somador2|Add0~49_sumout\;
\Somador1|ALT_INV_Add0~49_sumout\ <= NOT \Somador1|Add0~49_sumout\;
\Somador2|ALT_INV_Add0~45_sumout\ <= NOT \Somador2|Add0~45_sumout\;
\Somador1|ALT_INV_Add0~45_sumout\ <= NOT \Somador1|Add0~45_sumout\;
\Somador2|ALT_INV_Add0~41_sumout\ <= NOT \Somador2|Add0~41_sumout\;
\Somador1|ALT_INV_Add0~41_sumout\ <= NOT \Somador1|Add0~41_sumout\;
\Somador2|ALT_INV_Add0~37_sumout\ <= NOT \Somador2|Add0~37_sumout\;
\Somador1|ALT_INV_Add0~37_sumout\ <= NOT \Somador1|Add0~37_sumout\;
\Somador2|ALT_INV_Add0~33_sumout\ <= NOT \Somador2|Add0~33_sumout\;
\Somador1|ALT_INV_Add0~33_sumout\ <= NOT \Somador1|Add0~33_sumout\;
\Somador2|ALT_INV_Add0~29_sumout\ <= NOT \Somador2|Add0~29_sumout\;
\Somador1|ALT_INV_Add0~29_sumout\ <= NOT \Somador1|Add0~29_sumout\;
\Somador2|ALT_INV_Add0~25_sumout\ <= NOT \Somador2|Add0~25_sumout\;
\Somador1|ALT_INV_Add0~25_sumout\ <= NOT \Somador1|Add0~25_sumout\;
\Somador2|ALT_INV_Add0~21_sumout\ <= NOT \Somador2|Add0~21_sumout\;
\Somador1|ALT_INV_Add0~21_sumout\ <= NOT \Somador1|Add0~21_sumout\;
\Somador2|ALT_INV_Add0~17_sumout\ <= NOT \Somador2|Add0~17_sumout\;
\Somador1|ALT_INV_Add0~17_sumout\ <= NOT \Somador1|Add0~17_sumout\;
\Somador2|ALT_INV_Add0~13_sumout\ <= NOT \Somador2|Add0~13_sumout\;
\Somador1|ALT_INV_Add0~13_sumout\ <= NOT \Somador1|Add0~13_sumout\;
\Somador2|ALT_INV_Add0~9_sumout\ <= NOT \Somador2|Add0~9_sumout\;
\Somador1|ALT_INV_Add0~9_sumout\ <= NOT \Somador1|Add0~9_sumout\;
\Somador2|ALT_INV_Add0~5_sumout\ <= NOT \Somador2|Add0~5_sumout\;
\Somador1|ALT_INV_Add0~5_sumout\ <= NOT \Somador1|Add0~5_sumout\;
\Somador2|ALT_INV_Add0~1_sumout\ <= NOT \Somador2|Add0~1_sumout\;
\Somador1|ALT_INV_Add0~1_sumout\ <= NOT \Somador1|Add0~1_sumout\;
\BANCO_REG|ALT_INV_registrador~1218_combout\ <= NOT \BANCO_REG|registrador~1218_combout\;
\BANCO_REG|ALT_INV_registrador~1213_combout\ <= NOT \BANCO_REG|registrador~1213_combout\;
\BANCO_REG|ALT_INV_registrador~1208_combout\ <= NOT \BANCO_REG|registrador~1208_combout\;
\BANCO_REG|ALT_INV_registrador~1203_combout\ <= NOT \BANCO_REG|registrador~1203_combout\;
\BANCO_REG|ALT_INV_registrador~1198_combout\ <= NOT \BANCO_REG|registrador~1198_combout\;
\BANCO_REG|ALT_INV_registrador~1193_combout\ <= NOT \BANCO_REG|registrador~1193_combout\;
\BANCO_REG|ALT_INV_registrador~1188_combout\ <= NOT \BANCO_REG|registrador~1188_combout\;
\BANCO_REG|ALT_INV_registrador~1183_combout\ <= NOT \BANCO_REG|registrador~1183_combout\;
\BANCO_REG|ALT_INV_registrador~1178_combout\ <= NOT \BANCO_REG|registrador~1178_combout\;
\BANCO_REG|ALT_INV_registrador~1173_combout\ <= NOT \BANCO_REG|registrador~1173_combout\;
\BANCO_REG|ALT_INV_registrador~1168_combout\ <= NOT \BANCO_REG|registrador~1168_combout\;
\BANCO_REG|ALT_INV_registrador~1163_combout\ <= NOT \BANCO_REG|registrador~1163_combout\;
\BANCO_REG|ALT_INV_registrador~1158_combout\ <= NOT \BANCO_REG|registrador~1158_combout\;
\BANCO_REG|ALT_INV_registrador~1153_combout\ <= NOT \BANCO_REG|registrador~1153_combout\;
\BANCO_REG|ALT_INV_registrador~1148_combout\ <= NOT \BANCO_REG|registrador~1148_combout\;
\BANCO_REG|ALT_INV_registrador~1143_combout\ <= NOT \BANCO_REG|registrador~1143_combout\;
\BANCO_REG|ALT_INV_registrador~1138_combout\ <= NOT \BANCO_REG|registrador~1138_combout\;
\BANCO_REG|ALT_INV_registrador~1133_combout\ <= NOT \BANCO_REG|registrador~1133_combout\;
\BANCO_REG|ALT_INV_registrador~1128_combout\ <= NOT \BANCO_REG|registrador~1128_combout\;
\BANCO_REG|ALT_INV_registrador~1123_combout\ <= NOT \BANCO_REG|registrador~1123_combout\;
\BANCO_REG|ALT_INV_registrador~1118_combout\ <= NOT \BANCO_REG|registrador~1118_combout\;
\BANCO_REG|ALT_INV_registrador~1113_combout\ <= NOT \BANCO_REG|registrador~1113_combout\;
\BANCO_REG|ALT_INV_registrador~1108_combout\ <= NOT \BANCO_REG|registrador~1108_combout\;
\BANCO_REG|ALT_INV_registrador~1103_combout\ <= NOT \BANCO_REG|registrador~1103_combout\;
\BANCO_REG|ALT_INV_registrador~1098_combout\ <= NOT \BANCO_REG|registrador~1098_combout\;
\BANCO_REG|ALT_INV_registrador~1093_combout\ <= NOT \BANCO_REG|registrador~1093_combout\;
\BANCO_REG|ALT_INV_registrador~1088_combout\ <= NOT \BANCO_REG|registrador~1088_combout\;
\BANCO_REG|ALT_INV_registrador~1083_combout\ <= NOT \BANCO_REG|registrador~1083_combout\;
\BANCO_REG|ALT_INV_registrador~1078_combout\ <= NOT \BANCO_REG|registrador~1078_combout\;
\BANCO_REG|ALT_INV_registrador~1073_combout\ <= NOT \BANCO_REG|registrador~1073_combout\;
\BANCO_REG|ALT_INV_registrador~1068_combout\ <= NOT \BANCO_REG|registrador~1068_combout\;
\ULA1|ULA6|Somador|ALT_INV_cOut~combout\ <= NOT \ULA1|ULA6|Somador|cOut~combout\;
\ULA1|ULA6|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA6|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaA[5]~5_combout\ <= NOT \BANCO_REG|saidaA[5]~5_combout\;
\BANCO_REG|ALT_INV_registrador~1087_combout\ <= NOT \BANCO_REG|registrador~1087_combout\;
\BANCO_REG|ALT_INV_registrador~299_q\ <= NOT \BANCO_REG|registrador~299_q\;
\ULA1|ULA5|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaA[4]~4_combout\ <= NOT \BANCO_REG|saidaA[4]~4_combout\;
\BANCO_REG|ALT_INV_registrador~1082_combout\ <= NOT \BANCO_REG|registrador~1082_combout\;
\BANCO_REG|ALT_INV_registrador~298_q\ <= NOT \BANCO_REG|registrador~298_q\;
\ULA1|ULA4|Somador|ALT_INV_cOut~1_combout\ <= NOT \ULA1|ULA4|Somador|cOut~1_combout\;
\ULA1|ULA4|Somador|ALT_INV_cOut~0_combout\ <= NOT \ULA1|ULA4|Somador|cOut~0_combout\;
\ULA1|ULA4|Somador|ALT_INV_saida~0_combout\ <= NOT \ULA1|ULA4|Somador|saida~0_combout\;
\BANCO_REG|ALT_INV_saidaB[3]~2_combout\ <= NOT \BANCO_REG|saidaB[3]~2_combout\;
\BANCO_REG|ALT_INV_saidaA[3]~3_combout\ <= NOT \BANCO_REG|saidaA[3]~3_combout\;
\BANCO_REG|ALT_INV_registrador~1077_combout\ <= NOT \BANCO_REG|registrador~1077_combout\;
\BANCO_REG|ALT_INV_registrador~297_q\ <= NOT \BANCO_REG|registrador~297_q\;
\ULA1|ULA3|InverterOuNao|ALT_INV_saida_MUX[0]~1_combout\ <= NOT \ULA1|ULA3|InverterOuNao|saida_MUX[0]~1_combout\;
\ULA1|ULA3|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA3|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaA[2]~2_combout\ <= NOT \BANCO_REG|saidaA[2]~2_combout\;
\BANCO_REG|ALT_INV_registrador~1072_combout\ <= NOT \BANCO_REG|registrador~1072_combout\;
\BANCO_REG|ALT_INV_registrador~296_q\ <= NOT \BANCO_REG|registrador~296_q\;
\ULA1|ULA2|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaA[1]~1_combout\ <= NOT \BANCO_REG|saidaA[1]~1_combout\;
\BANCO_REG|ALT_INV_registrador~1067_combout\ <= NOT \BANCO_REG|registrador~1067_combout\;
\BANCO_REG|ALT_INV_registrador~295_q\ <= NOT \BANCO_REG|registrador~295_q\;
\ULA1|ULA1|Somador|ALT_INV_cOut~combout\ <= NOT \ULA1|ULA1|Somador|cOut~combout\;
\BANCO_REG|ALT_INV_saidaB[0]~0_combout\ <= NOT \BANCO_REG|saidaB[0]~0_combout\;
\BANCO_REG|ALT_INV_Equal0~0_combout\ <= NOT \BANCO_REG|Equal0~0_combout\;
\BANCO_REG|ALT_INV_saidaA[0]~0_combout\ <= NOT \BANCO_REG|saidaA[0]~0_combout\;
\BANCO_REG|ALT_INV_registrador~1062_combout\ <= NOT \BANCO_REG|registrador~1062_combout\;
\ROM1|ALT_INV_memROM~15_combout\ <= NOT \ROM1|memROM~15_combout\;
\BANCO_REG|ALT_INV_registrador~294_q\ <= NOT \BANCO_REG|registrador~294_q\;
\ROM1|ALT_INV_memROM~14_combout\ <= NOT \ROM1|memROM~14_combout\;
\MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\ <= NOT \MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\;
\MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~0_combout\ <= NOT \MUX_FUNCT_OPCODE|saida_MUX[2]~0_combout\;
\decoderInstru1|ALT_INV_OUTPUT~2_combout\ <= NOT \decoderInstru1|OUTPUT~2_combout\;
\decoderInstru1|ALT_INV_OUTPUT~1_combout\ <= NOT \decoderInstru1|OUTPUT~1_combout\;
\decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\ <= NOT \decoderInstru1|OUTPUT[4]~0_combout\;
\ROM1|ALT_INV_memROM~13_combout\ <= NOT \ROM1|memROM~13_combout\;
\ROM1|ALT_INV_memROM~12_combout\ <= NOT \ROM1|memROM~12_combout\;
\ROM1|ALT_INV_memROM~11_combout\ <= NOT \ROM1|memROM~11_combout\;
\ROM1|ALT_INV_memROM~10_combout\ <= NOT \ROM1|memROM~10_combout\;
\ROM1|ALT_INV_memROM~9_combout\ <= NOT \ROM1|memROM~9_combout\;
\ROM1|ALT_INV_memROM~8_combout\ <= NOT \ROM1|memROM~8_combout\;
\ROM1|ALT_INV_memROM~7_combout\ <= NOT \ROM1|memROM~7_combout\;
\ROM1|ALT_INV_memROM~6_combout\ <= NOT \ROM1|memROM~6_combout\;
\ROM1|ALT_INV_memROM~5_combout\ <= NOT \ROM1|memROM~5_combout\;
\ROM1|ALT_INV_memROM~4_combout\ <= NOT \ROM1|memROM~4_combout\;
\ROM1|ALT_INV_memROM~3_combout\ <= NOT \ROM1|memROM~3_combout\;
\ROM1|ALT_INV_memROM~2_combout\ <= NOT \ROM1|memROM~2_combout\;
\ROM1|ALT_INV_memROM~1_combout\ <= NOT \ROM1|memROM~1_combout\;
\PC_REG|ALT_INV_DOUT\(2) <= NOT \PC_REG|DOUT\(2);
\ROM1|ALT_INV_memROM~0_combout\ <= NOT \ROM1|memROM~0_combout\;
\PC_REG|ALT_INV_DOUT\(6) <= NOT \PC_REG|DOUT\(6);
\PC_REG|ALT_INV_DOUT\(7) <= NOT \PC_REG|DOUT\(7);
\PC_REG|ALT_INV_DOUT\(5) <= NOT \PC_REG|DOUT\(5);
\PC_REG|ALT_INV_DOUT\(3) <= NOT \PC_REG|DOUT\(3);
\PC_REG|ALT_INV_DOUT\(4) <= NOT \PC_REG|DOUT\(4);
\Somador2|ALT_INV_Add0~117_sumout\ <= NOT \Somador2|Add0~117_sumout\;
\Somador1|ALT_INV_Add0~117_sumout\ <= NOT \Somador1|Add0~117_sumout\;
\Somador2|ALT_INV_Add0~113_sumout\ <= NOT \Somador2|Add0~113_sumout\;
\Somador1|ALT_INV_Add0~113_sumout\ <= NOT \Somador1|Add0~113_sumout\;
\Somador2|ALT_INV_Add0~109_sumout\ <= NOT \Somador2|Add0~109_sumout\;
\Somador1|ALT_INV_Add0~109_sumout\ <= NOT \Somador1|Add0~109_sumout\;
\Somador2|ALT_INV_Add0~105_sumout\ <= NOT \Somador2|Add0~105_sumout\;
\Somador1|ALT_INV_Add0~105_sumout\ <= NOT \Somador1|Add0~105_sumout\;
\Somador2|ALT_INV_Add0~101_sumout\ <= NOT \Somador2|Add0~101_sumout\;
\Somador1|ALT_INV_Add0~101_sumout\ <= NOT \Somador1|Add0~101_sumout\;
\Somador2|ALT_INV_Add0~97_sumout\ <= NOT \Somador2|Add0~97_sumout\;
\Somador1|ALT_INV_Add0~97_sumout\ <= NOT \Somador1|Add0~97_sumout\;
\BANCO_REG|ALT_INV_registrador~1202_combout\ <= NOT \BANCO_REG|registrador~1202_combout\;
\BANCO_REG|ALT_INV_registrador~322_q\ <= NOT \BANCO_REG|registrador~322_q\;
\ULA1|ULA28|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaB[27]~26_combout\ <= NOT \BANCO_REG|saidaB[27]~26_combout\;
\BANCO_REG|ALT_INV_saidaA[27]~27_combout\ <= NOT \BANCO_REG|saidaA[27]~27_combout\;
\BANCO_REG|ALT_INV_registrador~1197_combout\ <= NOT \BANCO_REG|registrador~1197_combout\;
\BANCO_REG|ALT_INV_registrador~321_q\ <= NOT \BANCO_REG|registrador~321_q\;
\ULA1|ULA27|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaB[26]~25_combout\ <= NOT \BANCO_REG|saidaB[26]~25_combout\;
\BANCO_REG|ALT_INV_saidaA[26]~26_combout\ <= NOT \BANCO_REG|saidaA[26]~26_combout\;
\BANCO_REG|ALT_INV_registrador~1192_combout\ <= NOT \BANCO_REG|registrador~1192_combout\;
\BANCO_REG|ALT_INV_registrador~320_q\ <= NOT \BANCO_REG|registrador~320_q\;
\ULA1|ULA26|Somador|ALT_INV_cOut~combout\ <= NOT \ULA1|ULA26|Somador|cOut~combout\;
\ULA1|ULA26|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaB[25]~24_combout\ <= NOT \BANCO_REG|saidaB[25]~24_combout\;
\BANCO_REG|ALT_INV_saidaA[25]~25_combout\ <= NOT \BANCO_REG|saidaA[25]~25_combout\;
\BANCO_REG|ALT_INV_registrador~1187_combout\ <= NOT \BANCO_REG|registrador~1187_combout\;
\BANCO_REG|ALT_INV_registrador~319_q\ <= NOT \BANCO_REG|registrador~319_q\;
\ULA1|ULA25|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaB[24]~23_combout\ <= NOT \BANCO_REG|saidaB[24]~23_combout\;
\BANCO_REG|ALT_INV_saidaA[24]~24_combout\ <= NOT \BANCO_REG|saidaA[24]~24_combout\;
\BANCO_REG|ALT_INV_registrador~1182_combout\ <= NOT \BANCO_REG|registrador~1182_combout\;
\BANCO_REG|ALT_INV_registrador~318_q\ <= NOT \BANCO_REG|registrador~318_q\;
\ULA1|ULA24|Somador|ALT_INV_cOut~1_combout\ <= NOT \ULA1|ULA24|Somador|cOut~1_combout\;
\ULA1|ULA24|Somador|ALT_INV_cOut~0_combout\ <= NOT \ULA1|ULA24|Somador|cOut~0_combout\;
\ULA1|ULA24|Somador|ALT_INV_saida~0_combout\ <= NOT \ULA1|ULA24|Somador|saida~0_combout\;
\ULA1|ULA24|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaB[23]~22_combout\ <= NOT \BANCO_REG|saidaB[23]~22_combout\;
\BANCO_REG|ALT_INV_saidaA[23]~23_combout\ <= NOT \BANCO_REG|saidaA[23]~23_combout\;
\BANCO_REG|ALT_INV_registrador~1177_combout\ <= NOT \BANCO_REG|registrador~1177_combout\;
\BANCO_REG|ALT_INV_registrador~317_q\ <= NOT \BANCO_REG|registrador~317_q\;
\ULA1|ULA23|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaB[22]~21_combout\ <= NOT \BANCO_REG|saidaB[22]~21_combout\;
\BANCO_REG|ALT_INV_saidaA[22]~22_combout\ <= NOT \BANCO_REG|saidaA[22]~22_combout\;
\BANCO_REG|ALT_INV_registrador~1172_combout\ <= NOT \BANCO_REG|registrador~1172_combout\;
\BANCO_REG|ALT_INV_registrador~316_q\ <= NOT \BANCO_REG|registrador~316_q\;
\ULA1|ULA22|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaB[21]~20_combout\ <= NOT \BANCO_REG|saidaB[21]~20_combout\;
\BANCO_REG|ALT_INV_saidaA[21]~21_combout\ <= NOT \BANCO_REG|saidaA[21]~21_combout\;
\BANCO_REG|ALT_INV_registrador~1167_combout\ <= NOT \BANCO_REG|registrador~1167_combout\;
\BANCO_REG|ALT_INV_registrador~315_q\ <= NOT \BANCO_REG|registrador~315_q\;
\ULA1|ULA21|Somador|ALT_INV_cOut~combout\ <= NOT \ULA1|ULA21|Somador|cOut~combout\;
\ULA1|ULA21|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaB[20]~19_combout\ <= NOT \BANCO_REG|saidaB[20]~19_combout\;
\BANCO_REG|ALT_INV_saidaA[20]~20_combout\ <= NOT \BANCO_REG|saidaA[20]~20_combout\;
\BANCO_REG|ALT_INV_registrador~1162_combout\ <= NOT \BANCO_REG|registrador~1162_combout\;
\BANCO_REG|ALT_INV_registrador~314_q\ <= NOT \BANCO_REG|registrador~314_q\;
\ULA1|ULA20|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaB[19]~18_combout\ <= NOT \BANCO_REG|saidaB[19]~18_combout\;
\BANCO_REG|ALT_INV_saidaA[19]~19_combout\ <= NOT \BANCO_REG|saidaA[19]~19_combout\;
\BANCO_REG|ALT_INV_registrador~1157_combout\ <= NOT \BANCO_REG|registrador~1157_combout\;
\BANCO_REG|ALT_INV_registrador~313_q\ <= NOT \BANCO_REG|registrador~313_q\;
\ULA1|ULA19|Somador|ALT_INV_cOut~1_combout\ <= NOT \ULA1|ULA19|Somador|cOut~1_combout\;
\ULA1|ULA19|Somador|ALT_INV_cOut~0_combout\ <= NOT \ULA1|ULA19|Somador|cOut~0_combout\;
\ULA1|ULA19|Somador|ALT_INV_saida~0_combout\ <= NOT \ULA1|ULA19|Somador|saida~0_combout\;
\ULA1|ULA19|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaB[18]~17_combout\ <= NOT \BANCO_REG|saidaB[18]~17_combout\;
\BANCO_REG|ALT_INV_saidaA[18]~18_combout\ <= NOT \BANCO_REG|saidaA[18]~18_combout\;
\BANCO_REG|ALT_INV_registrador~1152_combout\ <= NOT \BANCO_REG|registrador~1152_combout\;
\BANCO_REG|ALT_INV_registrador~312_q\ <= NOT \BANCO_REG|registrador~312_q\;
\ULA1|ULA18|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaB[17]~16_combout\ <= NOT \BANCO_REG|saidaB[17]~16_combout\;
\BANCO_REG|ALT_INV_saidaA[17]~17_combout\ <= NOT \BANCO_REG|saidaA[17]~17_combout\;
\BANCO_REG|ALT_INV_registrador~1147_combout\ <= NOT \BANCO_REG|registrador~1147_combout\;
\BANCO_REG|ALT_INV_registrador~311_q\ <= NOT \BANCO_REG|registrador~311_q\;
\ULA1|ULA17|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaB[16]~15_combout\ <= NOT \BANCO_REG|saidaB[16]~15_combout\;
\BANCO_REG|ALT_INV_saidaA[16]~16_combout\ <= NOT \BANCO_REG|saidaA[16]~16_combout\;
\BANCO_REG|ALT_INV_registrador~1142_combout\ <= NOT \BANCO_REG|registrador~1142_combout\;
\BANCO_REG|ALT_INV_registrador~310_q\ <= NOT \BANCO_REG|registrador~310_q\;
\ULA1|ULA16|Somador|ALT_INV_cOut~combout\ <= NOT \ULA1|ULA16|Somador|cOut~combout\;
\ULA1|ULA16|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaB[15]~14_combout\ <= NOT \BANCO_REG|saidaB[15]~14_combout\;
\BANCO_REG|ALT_INV_saidaA[15]~15_combout\ <= NOT \BANCO_REG|saidaA[15]~15_combout\;
\BANCO_REG|ALT_INV_registrador~1137_combout\ <= NOT \BANCO_REG|registrador~1137_combout\;
\BANCO_REG|ALT_INV_registrador~309_q\ <= NOT \BANCO_REG|registrador~309_q\;
\ULA1|ULA15|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaB[14]~13_combout\ <= NOT \BANCO_REG|saidaB[14]~13_combout\;
\BANCO_REG|ALT_INV_saidaA[14]~14_combout\ <= NOT \BANCO_REG|saidaA[14]~14_combout\;
\BANCO_REG|ALT_INV_registrador~1132_combout\ <= NOT \BANCO_REG|registrador~1132_combout\;
\BANCO_REG|ALT_INV_registrador~308_q\ <= NOT \BANCO_REG|registrador~308_q\;
\ULA1|ULA14|Somador|ALT_INV_cOut~1_combout\ <= NOT \ULA1|ULA14|Somador|cOut~1_combout\;
\ULA1|ULA14|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA14|InverterOuNao|saida_MUX[0]~0_combout\;
\ULA1|ULA14|Somador|ALT_INV_cOut~0_combout\ <= NOT \ULA1|ULA14|Somador|cOut~0_combout\;
\ULA1|ULA14|Somador|ALT_INV_saida~0_combout\ <= NOT \ULA1|ULA14|Somador|saida~0_combout\;
\BANCO_REG|ALT_INV_saidaB[13]~12_combout\ <= NOT \BANCO_REG|saidaB[13]~12_combout\;
\BANCO_REG|ALT_INV_saidaA[13]~13_combout\ <= NOT \BANCO_REG|saidaA[13]~13_combout\;
\BANCO_REG|ALT_INV_registrador~1127_combout\ <= NOT \BANCO_REG|registrador~1127_combout\;
\BANCO_REG|ALT_INV_registrador~307_q\ <= NOT \BANCO_REG|registrador~307_q\;
\ULA1|ULA13|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaB[12]~11_combout\ <= NOT \BANCO_REG|saidaB[12]~11_combout\;
\BANCO_REG|ALT_INV_saidaA[12]~12_combout\ <= NOT \BANCO_REG|saidaA[12]~12_combout\;
\BANCO_REG|ALT_INV_registrador~1122_combout\ <= NOT \BANCO_REG|registrador~1122_combout\;
\BANCO_REG|ALT_INV_registrador~306_q\ <= NOT \BANCO_REG|registrador~306_q\;
\ULA1|ULA12|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaB[11]~10_combout\ <= NOT \BANCO_REG|saidaB[11]~10_combout\;
\BANCO_REG|ALT_INV_saidaA[11]~11_combout\ <= NOT \BANCO_REG|saidaA[11]~11_combout\;
\BANCO_REG|ALT_INV_registrador~1117_combout\ <= NOT \BANCO_REG|registrador~1117_combout\;
\BANCO_REG|ALT_INV_registrador~305_q\ <= NOT \BANCO_REG|registrador~305_q\;
\ULA1|ULA11|Somador|ALT_INV_cOut~combout\ <= NOT \ULA1|ULA11|Somador|cOut~combout\;
\ULA1|ULA11|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaB[10]~9_combout\ <= NOT \BANCO_REG|saidaB[10]~9_combout\;
\BANCO_REG|ALT_INV_saidaA[10]~10_combout\ <= NOT \BANCO_REG|saidaA[10]~10_combout\;
\BANCO_REG|ALT_INV_registrador~1112_combout\ <= NOT \BANCO_REG|registrador~1112_combout\;
\BANCO_REG|ALT_INV_registrador~304_q\ <= NOT \BANCO_REG|registrador~304_q\;
\ULA1|ULA10|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaB[9]~8_combout\ <= NOT \BANCO_REG|saidaB[9]~8_combout\;
\BANCO_REG|ALT_INV_saidaA[9]~9_combout\ <= NOT \BANCO_REG|saidaA[9]~9_combout\;
\BANCO_REG|ALT_INV_registrador~1107_combout\ <= NOT \BANCO_REG|registrador~1107_combout\;
\BANCO_REG|ALT_INV_registrador~303_q\ <= NOT \BANCO_REG|registrador~303_q\;
\ULA1|ULA9|Somador|ALT_INV_cOut~1_combout\ <= NOT \ULA1|ULA9|Somador|cOut~1_combout\;
\ULA1|ULA9|Somador|ALT_INV_cOut~0_combout\ <= NOT \ULA1|ULA9|Somador|cOut~0_combout\;
\ULA1|ULA9|Somador|ALT_INV_saida~0_combout\ <= NOT \ULA1|ULA9|Somador|saida~0_combout\;
\BANCO_REG|ALT_INV_saidaB[8]~7_combout\ <= NOT \BANCO_REG|saidaB[8]~7_combout\;
\BANCO_REG|ALT_INV_saidaA[8]~8_combout\ <= NOT \BANCO_REG|saidaA[8]~8_combout\;
\BANCO_REG|ALT_INV_registrador~1102_combout\ <= NOT \BANCO_REG|registrador~1102_combout\;
\BANCO_REG|ALT_INV_registrador~302_q\ <= NOT \BANCO_REG|registrador~302_q\;
\ULA1|ULA8|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA8|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaB[7]~6_combout\ <= NOT \BANCO_REG|saidaB[7]~6_combout\;
\BANCO_REG|ALT_INV_saidaA[7]~7_combout\ <= NOT \BANCO_REG|saidaA[7]~7_combout\;
\BANCO_REG|ALT_INV_registrador~1097_combout\ <= NOT \BANCO_REG|registrador~1097_combout\;
\BANCO_REG|ALT_INV_registrador~301_q\ <= NOT \BANCO_REG|registrador~301_q\;
\ULA1|ULA7|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaB[6]~5_combout\ <= NOT \BANCO_REG|saidaB[6]~5_combout\;
\BANCO_REG|ALT_INV_saidaA[6]~6_combout\ <= NOT \BANCO_REG|saidaA[6]~6_combout\;
\BANCO_REG|ALT_INV_registrador~1092_combout\ <= NOT \BANCO_REG|registrador~1092_combout\;
\BANCO_REG|ALT_INV_registrador~300_q\ <= NOT \BANCO_REG|registrador~300_q\;
\ULA1|ALT_INV_Equal0~2_combout\ <= NOT \ULA1|Equal0~2_combout\;
\ULA1|ALT_INV_Equal0~1_combout\ <= NOT \ULA1|Equal0~1_combout\;
\ULA1|ALT_INV_Equal0~0_combout\ <= NOT \ULA1|Equal0~0_combout\;
\PC_REG|ALT_INV_DOUT\(31) <= NOT \PC_REG|DOUT\(31);
\PC_REG|ALT_INV_DOUT\(30) <= NOT \PC_REG|DOUT\(30);
\PC_REG|ALT_INV_DOUT\(29) <= NOT \PC_REG|DOUT\(29);
\PC_REG|ALT_INV_DOUT\(28) <= NOT \PC_REG|DOUT\(28);
\PC_REG|ALT_INV_DOUT\(27) <= NOT \PC_REG|DOUT\(27);
\PC_REG|ALT_INV_DOUT\(26) <= NOT \PC_REG|DOUT\(26);
\PC_REG|ALT_INV_DOUT\(25) <= NOT \PC_REG|DOUT\(25);
\PC_REG|ALT_INV_DOUT\(24) <= NOT \PC_REG|DOUT\(24);
\PC_REG|ALT_INV_DOUT\(23) <= NOT \PC_REG|DOUT\(23);
\PC_REG|ALT_INV_DOUT\(22) <= NOT \PC_REG|DOUT\(22);
\PC_REG|ALT_INV_DOUT\(21) <= NOT \PC_REG|DOUT\(21);
\PC_REG|ALT_INV_DOUT\(20) <= NOT \PC_REG|DOUT\(20);
\PC_REG|ALT_INV_DOUT\(19) <= NOT \PC_REG|DOUT\(19);
\PC_REG|ALT_INV_DOUT\(18) <= NOT \PC_REG|DOUT\(18);
\PC_REG|ALT_INV_DOUT\(17) <= NOT \PC_REG|DOUT\(17);
\PC_REG|ALT_INV_DOUT\(16) <= NOT \PC_REG|DOUT\(16);
\PC_REG|ALT_INV_DOUT\(15) <= NOT \PC_REG|DOUT\(15);
\PC_REG|ALT_INV_DOUT\(14) <= NOT \PC_REG|DOUT\(14);
\PC_REG|ALT_INV_DOUT\(13) <= NOT \PC_REG|DOUT\(13);
\PC_REG|ALT_INV_DOUT\(12) <= NOT \PC_REG|DOUT\(12);
\PC_REG|ALT_INV_DOUT\(11) <= NOT \PC_REG|DOUT\(11);
\PC_REG|ALT_INV_DOUT\(10) <= NOT \PC_REG|DOUT\(10);
\PC_REG|ALT_INV_DOUT\(9) <= NOT \PC_REG|DOUT\(9);
\PC_REG|ALT_INV_DOUT\(8) <= NOT \PC_REG|DOUT\(8);
\ROM1|ALT_INV_memROM~16_combout\ <= NOT \ROM1|memROM~16_combout\;
\ULA1|ULA32|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA32|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA32|Somador|ALT_INV_saida~0_combout\ <= NOT \ULA1|ULA32|Somador|saida~0_combout\;
\ULA1|ULA31|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA31|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA31|Somador|ALT_INV_saida~combout\ <= NOT \ULA1|ULA31|Somador|saida~combout\;
\ULA1|ULA30|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA30|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA29|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \ULA1|ULA29|MuxOperacao|MUX_OUT[0]~1_combout\;
\ULA1|ULA29|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA29|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA28|Somador|ALT_INV_cOut~combout\ <= NOT \ULA1|ULA28|Somador|cOut~combout\;
\ULA1|ULA28|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \ULA1|ULA28|MuxOperacao|MUX_OUT[0]~1_combout\;
\ULA1|ULA28|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA28|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA28|Somador|ALT_INV_saida~0_combout\ <= NOT \ULA1|ULA28|Somador|saida~0_combout\;
\ULA1|ULA27|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~1_combout\;
\ULA1|ULA27|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA27|Somador|ALT_INV_saida~0_combout\ <= NOT \ULA1|ULA27|Somador|saida~0_combout\;
\ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~1_combout\;
\ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA26|Somador|ALT_INV_saida~0_combout\ <= NOT \ULA1|ULA26|Somador|saida~0_combout\;
\ULA1|ULA25|Somador|ALT_INV_cOut~combout\ <= NOT \ULA1|ULA25|Somador|cOut~combout\;
\ULA1|ULA25|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA25|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA24|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA24|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA23|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \ULA1|ULA23|MuxOperacao|MUX_OUT[0]~1_combout\;
\ULA1|ULA23|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA23|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA23|Somador|ALT_INV_saida~0_combout\ <= NOT \ULA1|ULA23|Somador|saida~0_combout\;
\ULA1|ULA22|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA22|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA20|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA20|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA19|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA19|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA18|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \ULA1|ULA18|MuxOperacao|MUX_OUT[0]~1_combout\;
\ULA1|ULA18|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA18|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA18|Somador|ALT_INV_saida~0_combout\ <= NOT \ULA1|ULA18|Somador|saida~0_combout\;
\ULA1|ULA17|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA17|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA16|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA15|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA15|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA14|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA13|Somador|ALT_INV_cOut~combout\ <= NOT \ULA1|ULA13|Somador|cOut~combout\;
\ULA1|ULA13|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \ULA1|ULA13|MuxOperacao|MUX_OUT[0]~1_combout\;
\ULA1|ULA13|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA13|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA13|Somador|ALT_INV_saida~0_combout\ <= NOT \ULA1|ULA13|Somador|saida~0_combout\;
\ULA1|ULA12|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA12|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA11|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA10|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA10|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ <= NOT \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~3_combout\;
\ULA1|ULA9|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA9|InverterOuNao|saida_MUX[0]~0_combout\;
\ULA1|ULA8|Somador|ALT_INV_cOut~combout\ <= NOT \ULA1|ULA8|Somador|cOut~combout\;
\ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\;
\ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA8|Somador|ALT_INV_saida~0_combout\ <= NOT \ULA1|ULA8|Somador|saida~0_combout\;
\ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA5|Somador|ALT_INV_cOut~combout\ <= NOT \ULA1|ULA5|Somador|cOut~combout\;
\ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA4|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA4|InverterOuNao|saida_MUX[0]~0_combout\;
\ULA1|ULA3|Somador|ALT_INV_cOut~combout\ <= NOT \ULA1|ULA3|Somador|cOut~combout\;
\ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\;
\ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\;
\ULA1|ULA3|Somador|ALT_INV_saida~0_combout\ <= NOT \ULA1|ULA3|Somador|saida~0_combout\;
\ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~0_combout\;
\ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ <= NOT \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\;
\ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\;
\ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~5_combout\ <= NOT \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~5_combout\;
\ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~4_combout\ <= NOT \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~4_combout\;
\ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ <= NOT \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~3_combout\;
\decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\ <= NOT \decoderOPCODE|OUTPUT_OP[1]~0_combout\;
\ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ <= NOT \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~2_combout\;
\ULA1|ULA1|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA1|InverterOuNao|saida_MUX[0]~0_combout\;
\decoderFUNCT|ALT_INV_Equal1~0_combout\ <= NOT \decoderFUNCT|Equal1~0_combout\;
\ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~1_combout\;
\ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~0_combout\;
\decoderInstru1|ALT_INV_OUTPUT~3_combout\ <= NOT \decoderInstru1|OUTPUT~3_combout\;
\ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\;
\decoderFUNCT|ALT_INV_Equal0~0_combout\ <= NOT \decoderFUNCT|Equal0~0_combout\;
\ULA1|ULA32|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA32|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaB[31]~30_combout\ <= NOT \BANCO_REG|saidaB[31]~30_combout\;
\BANCO_REG|ALT_INV_saidaA[31]~31_combout\ <= NOT \BANCO_REG|saidaA[31]~31_combout\;
\BANCO_REG|ALT_INV_registrador~1217_combout\ <= NOT \BANCO_REG|registrador~1217_combout\;
\BANCO_REG|ALT_INV_registrador~325_q\ <= NOT \BANCO_REG|registrador~325_q\;
\ULA1|ULA31|Somador|ALT_INV_cOut~combout\ <= NOT \ULA1|ULA31|Somador|cOut~combout\;
\ULA1|ULA31|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaB[30]~29_combout\ <= NOT \BANCO_REG|saidaB[30]~29_combout\;
\BANCO_REG|ALT_INV_saidaA[30]~30_combout\ <= NOT \BANCO_REG|saidaA[30]~30_combout\;
\BANCO_REG|ALT_INV_registrador~1212_combout\ <= NOT \BANCO_REG|registrador~1212_combout\;
\BANCO_REG|ALT_INV_registrador~324_q\ <= NOT \BANCO_REG|registrador~324_q\;
\ULA1|ULA30|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaB[29]~28_combout\ <= NOT \BANCO_REG|saidaB[29]~28_combout\;
\BANCO_REG|ALT_INV_saidaA[29]~29_combout\ <= NOT \BANCO_REG|saidaA[29]~29_combout\;
\BANCO_REG|ALT_INV_registrador~1207_combout\ <= NOT \BANCO_REG|registrador~1207_combout\;
\BANCO_REG|ALT_INV_registrador~323_q\ <= NOT \BANCO_REG|registrador~323_q\;
\ULA1|ULA29|Somador|ALT_INV_cOut~1_combout\ <= NOT \ULA1|ULA29|Somador|cOut~1_combout\;
\ULA1|ULA29|Somador|ALT_INV_cOut~0_combout\ <= NOT \ULA1|ULA29|Somador|cOut~0_combout\;
\ULA1|ULA29|Somador|ALT_INV_saida~0_combout\ <= NOT \ULA1|ULA29|Somador|saida~0_combout\;
\ULA1|ULA29|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\;
\BANCO_REG|ALT_INV_saidaB[28]~27_combout\ <= NOT \BANCO_REG|saidaB[28]~27_combout\;
\BANCO_REG|ALT_INV_saidaA[28]~28_combout\ <= NOT \BANCO_REG|saidaA[28]~28_combout\;
\RAM1|ALT_INV_memRAM~1224_q\ <= NOT \RAM1|memRAM~1224_q\;
\RAM1|ALT_INV_memRAM~712_q\ <= NOT \RAM1|memRAM~712_q\;
\RAM1|ALT_INV_memRAM~200_q\ <= NOT \RAM1|memRAM~200_q\;
\RAM1|ALT_INV_memRAM~2113_combout\ <= NOT \RAM1|memRAM~2113_combout\;
\RAM1|ALT_INV_memRAM~1608_q\ <= NOT \RAM1|memRAM~1608_q\;
\RAM1|ALT_INV_memRAM~1096_q\ <= NOT \RAM1|memRAM~1096_q\;
\RAM1|ALT_INV_memRAM~584_q\ <= NOT \RAM1|memRAM~584_q\;
\RAM1|ALT_INV_memRAM~72_q\ <= NOT \RAM1|memRAM~72_q\;
\RAM1|ALT_INV_memRAM~2112_combout\ <= NOT \RAM1|memRAM~2112_combout\;
\RAM1|ALT_INV_memRAM~2111_combout\ <= NOT \RAM1|memRAM~2111_combout\;
\RAM1|ALT_INV_memRAM~1960_q\ <= NOT \RAM1|memRAM~1960_q\;
\RAM1|ALT_INV_memRAM~1448_q\ <= NOT \RAM1|memRAM~1448_q\;
\RAM1|ALT_INV_memRAM~936_q\ <= NOT \RAM1|memRAM~936_q\;
\RAM1|ALT_INV_memRAM~424_q\ <= NOT \RAM1|memRAM~424_q\;
\RAM1|ALT_INV_memRAM~2110_combout\ <= NOT \RAM1|memRAM~2110_combout\;
\RAM1|ALT_INV_memRAM~1832_q\ <= NOT \RAM1|memRAM~1832_q\;
\RAM1|ALT_INV_memRAM~1320_q\ <= NOT \RAM1|memRAM~1320_q\;
\RAM1|ALT_INV_memRAM~808_q\ <= NOT \RAM1|memRAM~808_q\;
\RAM1|ALT_INV_memRAM~296_q\ <= NOT \RAM1|memRAM~296_q\;
\RAM1|ALT_INV_memRAM~2109_combout\ <= NOT \RAM1|memRAM~2109_combout\;
\RAM1|ALT_INV_memRAM~1704_q\ <= NOT \RAM1|memRAM~1704_q\;
\RAM1|ALT_INV_memRAM~1192_q\ <= NOT \RAM1|memRAM~1192_q\;
\RAM1|ALT_INV_memRAM~680_q\ <= NOT \RAM1|memRAM~680_q\;
\RAM1|ALT_INV_memRAM~168_q\ <= NOT \RAM1|memRAM~168_q\;
\RAM1|ALT_INV_memRAM~2108_combout\ <= NOT \RAM1|memRAM~2108_combout\;
\RAM1|ALT_INV_memRAM~1576_q\ <= NOT \RAM1|memRAM~1576_q\;
\RAM1|ALT_INV_memRAM~1064_q\ <= NOT \RAM1|memRAM~1064_q\;
\RAM1|ALT_INV_memRAM~552_q\ <= NOT \RAM1|memRAM~552_q\;
\RAM1|ALT_INV_memRAM~40_q\ <= NOT \RAM1|memRAM~40_q\;
\BANCO_REG|ALT_INV_registrador~1223_combout\ <= NOT \BANCO_REG|registrador~1223_combout\;
\RAM1|ALT_INV_memRAM~2107_combout\ <= NOT \RAM1|memRAM~2107_combout\;
\RAM1|ALT_INV_memRAM~2106_combout\ <= NOT \RAM1|memRAM~2106_combout\;
\RAM1|ALT_INV_memRAM~2105_combout\ <= NOT \RAM1|memRAM~2105_combout\;
\RAM1|ALT_INV_memRAM~2055_q\ <= NOT \RAM1|memRAM~2055_q\;
\RAM1|ALT_INV_memRAM~2023_q\ <= NOT \RAM1|memRAM~2023_q\;
\RAM1|ALT_INV_memRAM~1991_q\ <= NOT \RAM1|memRAM~1991_q\;
\RAM1|ALT_INV_memRAM~1959_q\ <= NOT \RAM1|memRAM~1959_q\;
\RAM1|ALT_INV_memRAM~2104_combout\ <= NOT \RAM1|memRAM~2104_combout\;
\RAM1|ALT_INV_memRAM~1927_q\ <= NOT \RAM1|memRAM~1927_q\;
\RAM1|ALT_INV_memRAM~1895_q\ <= NOT \RAM1|memRAM~1895_q\;
\RAM1|ALT_INV_memRAM~1863_q\ <= NOT \RAM1|memRAM~1863_q\;
\RAM1|ALT_INV_memRAM~1831_q\ <= NOT \RAM1|memRAM~1831_q\;
\RAM1|ALT_INV_memRAM~2103_combout\ <= NOT \RAM1|memRAM~2103_combout\;
\RAM1|ALT_INV_memRAM~1799_q\ <= NOT \RAM1|memRAM~1799_q\;
\RAM1|ALT_INV_memRAM~1767_q\ <= NOT \RAM1|memRAM~1767_q\;
\RAM1|ALT_INV_memRAM~1735_q\ <= NOT \RAM1|memRAM~1735_q\;
\RAM1|ALT_INV_memRAM~1703_q\ <= NOT \RAM1|memRAM~1703_q\;
\RAM1|ALT_INV_memRAM~2102_combout\ <= NOT \RAM1|memRAM~2102_combout\;
\RAM1|ALT_INV_memRAM~1671_q\ <= NOT \RAM1|memRAM~1671_q\;
\RAM1|ALT_INV_memRAM~1639_q\ <= NOT \RAM1|memRAM~1639_q\;
\RAM1|ALT_INV_memRAM~1607_q\ <= NOT \RAM1|memRAM~1607_q\;
\RAM1|ALT_INV_memRAM~1575_q\ <= NOT \RAM1|memRAM~1575_q\;
\RAM1|ALT_INV_memRAM~2101_combout\ <= NOT \RAM1|memRAM~2101_combout\;
\RAM1|ALT_INV_memRAM~2100_combout\ <= NOT \RAM1|memRAM~2100_combout\;
\RAM1|ALT_INV_memRAM~1543_q\ <= NOT \RAM1|memRAM~1543_q\;
\RAM1|ALT_INV_memRAM~1415_q\ <= NOT \RAM1|memRAM~1415_q\;
\RAM1|ALT_INV_memRAM~1287_q\ <= NOT \RAM1|memRAM~1287_q\;
\RAM1|ALT_INV_memRAM~1159_q\ <= NOT \RAM1|memRAM~1159_q\;
\RAM1|ALT_INV_memRAM~2099_combout\ <= NOT \RAM1|memRAM~2099_combout\;
\RAM1|ALT_INV_memRAM~1511_q\ <= NOT \RAM1|memRAM~1511_q\;
\RAM1|ALT_INV_memRAM~1383_q\ <= NOT \RAM1|memRAM~1383_q\;
\RAM1|ALT_INV_memRAM~1255_q\ <= NOT \RAM1|memRAM~1255_q\;
\RAM1|ALT_INV_memRAM~1127_q\ <= NOT \RAM1|memRAM~1127_q\;
\RAM1|ALT_INV_memRAM~2098_combout\ <= NOT \RAM1|memRAM~2098_combout\;
\RAM1|ALT_INV_memRAM~1479_q\ <= NOT \RAM1|memRAM~1479_q\;
\RAM1|ALT_INV_memRAM~1351_q\ <= NOT \RAM1|memRAM~1351_q\;
\RAM1|ALT_INV_memRAM~1223_q\ <= NOT \RAM1|memRAM~1223_q\;
\RAM1|ALT_INV_memRAM~1095_q\ <= NOT \RAM1|memRAM~1095_q\;
\RAM1|ALT_INV_memRAM~2097_combout\ <= NOT \RAM1|memRAM~2097_combout\;
\RAM1|ALT_INV_memRAM~1447_q\ <= NOT \RAM1|memRAM~1447_q\;
\RAM1|ALT_INV_memRAM~1319_q\ <= NOT \RAM1|memRAM~1319_q\;
\RAM1|ALT_INV_memRAM~1191_q\ <= NOT \RAM1|memRAM~1191_q\;
\RAM1|ALT_INV_memRAM~1063_q\ <= NOT \RAM1|memRAM~1063_q\;
\RAM1|ALT_INV_memRAM~2096_combout\ <= NOT \RAM1|memRAM~2096_combout\;
\RAM1|ALT_INV_memRAM~2095_combout\ <= NOT \RAM1|memRAM~2095_combout\;
\RAM1|ALT_INV_memRAM~1031_q\ <= NOT \RAM1|memRAM~1031_q\;
\RAM1|ALT_INV_memRAM~999_q\ <= NOT \RAM1|memRAM~999_q\;
\RAM1|ALT_INV_memRAM~967_q\ <= NOT \RAM1|memRAM~967_q\;
\RAM1|ALT_INV_memRAM~935_q\ <= NOT \RAM1|memRAM~935_q\;
\RAM1|ALT_INV_memRAM~2094_combout\ <= NOT \RAM1|memRAM~2094_combout\;
\RAM1|ALT_INV_memRAM~903_q\ <= NOT \RAM1|memRAM~903_q\;
\RAM1|ALT_INV_memRAM~871_q\ <= NOT \RAM1|memRAM~871_q\;
\RAM1|ALT_INV_memRAM~839_q\ <= NOT \RAM1|memRAM~839_q\;
\RAM1|ALT_INV_memRAM~807_q\ <= NOT \RAM1|memRAM~807_q\;
\RAM1|ALT_INV_memRAM~2093_combout\ <= NOT \RAM1|memRAM~2093_combout\;
\RAM1|ALT_INV_memRAM~775_q\ <= NOT \RAM1|memRAM~775_q\;
\RAM1|ALT_INV_memRAM~743_q\ <= NOT \RAM1|memRAM~743_q\;
\RAM1|ALT_INV_memRAM~711_q\ <= NOT \RAM1|memRAM~711_q\;
\RAM1|ALT_INV_memRAM~679_q\ <= NOT \RAM1|memRAM~679_q\;
\RAM1|ALT_INV_memRAM~2092_combout\ <= NOT \RAM1|memRAM~2092_combout\;
\RAM1|ALT_INV_memRAM~647_q\ <= NOT \RAM1|memRAM~647_q\;
\RAM1|ALT_INV_memRAM~615_q\ <= NOT \RAM1|memRAM~615_q\;
\RAM1|ALT_INV_memRAM~583_q\ <= NOT \RAM1|memRAM~583_q\;
\RAM1|ALT_INV_memRAM~551_q\ <= NOT \RAM1|memRAM~551_q\;
\RAM1|ALT_INV_memRAM~2091_combout\ <= NOT \RAM1|memRAM~2091_combout\;
\RAM1|ALT_INV_memRAM~2090_combout\ <= NOT \RAM1|memRAM~2090_combout\;
\RAM1|ALT_INV_memRAM~519_q\ <= NOT \RAM1|memRAM~519_q\;
\RAM1|ALT_INV_memRAM~487_q\ <= NOT \RAM1|memRAM~487_q\;
\RAM1|ALT_INV_memRAM~455_q\ <= NOT \RAM1|memRAM~455_q\;
\RAM1|ALT_INV_memRAM~423_q\ <= NOT \RAM1|memRAM~423_q\;
\RAM1|ALT_INV_memRAM~2089_combout\ <= NOT \RAM1|memRAM~2089_combout\;
\RAM1|ALT_INV_memRAM~391_q\ <= NOT \RAM1|memRAM~391_q\;
\RAM1|ALT_INV_memRAM~359_q\ <= NOT \RAM1|memRAM~359_q\;
\RAM1|ALT_INV_memRAM~327_q\ <= NOT \RAM1|memRAM~327_q\;
\RAM1|ALT_INV_memRAM~295_q\ <= NOT \RAM1|memRAM~295_q\;
\RAM1|ALT_INV_memRAM~2088_combout\ <= NOT \RAM1|memRAM~2088_combout\;
\RAM1|ALT_INV_memRAM~263_q\ <= NOT \RAM1|memRAM~263_q\;
\RAM1|ALT_INV_memRAM~231_q\ <= NOT \RAM1|memRAM~231_q\;
\RAM1|ALT_INV_memRAM~199_q\ <= NOT \RAM1|memRAM~199_q\;
\RAM1|ALT_INV_memRAM~167_q\ <= NOT \RAM1|memRAM~167_q\;
\RAM1|ALT_INV_memRAM~2087_combout\ <= NOT \RAM1|memRAM~2087_combout\;
\RAM1|ALT_INV_memRAM~135_q\ <= NOT \RAM1|memRAM~135_q\;
\RAM1|ALT_INV_memRAM~103_q\ <= NOT \RAM1|memRAM~103_q\;
\RAM1|ALT_INV_memRAM~71_q\ <= NOT \RAM1|memRAM~71_q\;
\RAM1|ALT_INV_memRAM~39_q\ <= NOT \RAM1|memRAM~39_q\;
\decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\ <= NOT \decoderInstru1|OUTPUT[3]~5_combout\;
\decoderInstru1|ALT_INV_Equal9~0_combout\ <= NOT \decoderInstru1|Equal9~0_combout\;
\decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\ <= NOT \decoderInstru1|OUTPUT[2]~4_combout\;
\ULA1|ALT_INV_Equal0~7_combout\ <= NOT \ULA1|Equal0~7_combout\;
\ULA1|ALT_INV_Equal0~6_combout\ <= NOT \ULA1|Equal0~6_combout\;
\ULA1|ALT_INV_Equal0~5_combout\ <= NOT \ULA1|Equal0~5_combout\;
\ULA1|ALT_INV_Equal0~4_combout\ <= NOT \ULA1|Equal0~4_combout\;
\ULA1|ALT_INV_Equal0~3_combout\ <= NOT \ULA1|Equal0~3_combout\;
\RAM1|ALT_INV_memRAM~1611_q\ <= NOT \RAM1|memRAM~1611_q\;
\RAM1|ALT_INV_memRAM~1099_q\ <= NOT \RAM1|memRAM~1099_q\;
\RAM1|ALT_INV_memRAM~587_q\ <= NOT \RAM1|memRAM~587_q\;
\RAM1|ALT_INV_memRAM~75_q\ <= NOT \RAM1|memRAM~75_q\;
\RAM1|ALT_INV_memRAM~2175_combout\ <= NOT \RAM1|memRAM~2175_combout\;
\RAM1|ALT_INV_memRAM~2174_combout\ <= NOT \RAM1|memRAM~2174_combout\;
\RAM1|ALT_INV_memRAM~1963_q\ <= NOT \RAM1|memRAM~1963_q\;
\RAM1|ALT_INV_memRAM~1451_q\ <= NOT \RAM1|memRAM~1451_q\;
\RAM1|ALT_INV_memRAM~939_q\ <= NOT \RAM1|memRAM~939_q\;
\RAM1|ALT_INV_memRAM~427_q\ <= NOT \RAM1|memRAM~427_q\;
\RAM1|ALT_INV_memRAM~2173_combout\ <= NOT \RAM1|memRAM~2173_combout\;
\RAM1|ALT_INV_memRAM~1835_q\ <= NOT \RAM1|memRAM~1835_q\;
\RAM1|ALT_INV_memRAM~1323_q\ <= NOT \RAM1|memRAM~1323_q\;
\RAM1|ALT_INV_memRAM~811_q\ <= NOT \RAM1|memRAM~811_q\;
\RAM1|ALT_INV_memRAM~299_q\ <= NOT \RAM1|memRAM~299_q\;
\RAM1|ALT_INV_memRAM~2172_combout\ <= NOT \RAM1|memRAM~2172_combout\;
\RAM1|ALT_INV_memRAM~1707_q\ <= NOT \RAM1|memRAM~1707_q\;
\RAM1|ALT_INV_memRAM~1195_q\ <= NOT \RAM1|memRAM~1195_q\;
\RAM1|ALT_INV_memRAM~683_q\ <= NOT \RAM1|memRAM~683_q\;
\RAM1|ALT_INV_memRAM~171_q\ <= NOT \RAM1|memRAM~171_q\;
\RAM1|ALT_INV_memRAM~2171_combout\ <= NOT \RAM1|memRAM~2171_combout\;
\RAM1|ALT_INV_memRAM~1579_q\ <= NOT \RAM1|memRAM~1579_q\;
\RAM1|ALT_INV_memRAM~1067_q\ <= NOT \RAM1|memRAM~1067_q\;
\RAM1|ALT_INV_memRAM~555_q\ <= NOT \RAM1|memRAM~555_q\;
\RAM1|ALT_INV_memRAM~43_q\ <= NOT \RAM1|memRAM~43_q\;
\RAM1|ALT_INV_memRAM~2170_combout\ <= NOT \RAM1|memRAM~2170_combout\;
\RAM1|ALT_INV_memRAM~2169_combout\ <= NOT \RAM1|memRAM~2169_combout\;
\RAM1|ALT_INV_memRAM~2168_combout\ <= NOT \RAM1|memRAM~2168_combout\;
\RAM1|ALT_INV_memRAM~2058_q\ <= NOT \RAM1|memRAM~2058_q\;
\RAM1|ALT_INV_memRAM~1930_q\ <= NOT \RAM1|memRAM~1930_q\;
\RAM1|ALT_INV_memRAM~1802_q\ <= NOT \RAM1|memRAM~1802_q\;
\RAM1|ALT_INV_memRAM~1674_q\ <= NOT \RAM1|memRAM~1674_q\;
\RAM1|ALT_INV_memRAM~2167_combout\ <= NOT \RAM1|memRAM~2167_combout\;
\RAM1|ALT_INV_memRAM~2026_q\ <= NOT \RAM1|memRAM~2026_q\;
\RAM1|ALT_INV_memRAM~1898_q\ <= NOT \RAM1|memRAM~1898_q\;
\RAM1|ALT_INV_memRAM~1770_q\ <= NOT \RAM1|memRAM~1770_q\;
\RAM1|ALT_INV_memRAM~1642_q\ <= NOT \RAM1|memRAM~1642_q\;
\RAM1|ALT_INV_memRAM~2166_combout\ <= NOT \RAM1|memRAM~2166_combout\;
\RAM1|ALT_INV_memRAM~1994_q\ <= NOT \RAM1|memRAM~1994_q\;
\RAM1|ALT_INV_memRAM~1866_q\ <= NOT \RAM1|memRAM~1866_q\;
\RAM1|ALT_INV_memRAM~1738_q\ <= NOT \RAM1|memRAM~1738_q\;
\RAM1|ALT_INV_memRAM~1610_q\ <= NOT \RAM1|memRAM~1610_q\;
\RAM1|ALT_INV_memRAM~2165_combout\ <= NOT \RAM1|memRAM~2165_combout\;
\RAM1|ALT_INV_memRAM~1962_q\ <= NOT \RAM1|memRAM~1962_q\;
\RAM1|ALT_INV_memRAM~1834_q\ <= NOT \RAM1|memRAM~1834_q\;
\RAM1|ALT_INV_memRAM~1706_q\ <= NOT \RAM1|memRAM~1706_q\;
\RAM1|ALT_INV_memRAM~1578_q\ <= NOT \RAM1|memRAM~1578_q\;
\RAM1|ALT_INV_memRAM~2164_combout\ <= NOT \RAM1|memRAM~2164_combout\;
\RAM1|ALT_INV_memRAM~2163_combout\ <= NOT \RAM1|memRAM~2163_combout\;
\RAM1|ALT_INV_memRAM~1546_q\ <= NOT \RAM1|memRAM~1546_q\;
\RAM1|ALT_INV_memRAM~1418_q\ <= NOT \RAM1|memRAM~1418_q\;
\RAM1|ALT_INV_memRAM~1290_q\ <= NOT \RAM1|memRAM~1290_q\;
\RAM1|ALT_INV_memRAM~1162_q\ <= NOT \RAM1|memRAM~1162_q\;
\RAM1|ALT_INV_memRAM~2162_combout\ <= NOT \RAM1|memRAM~2162_combout\;
\RAM1|ALT_INV_memRAM~1514_q\ <= NOT \RAM1|memRAM~1514_q\;
\RAM1|ALT_INV_memRAM~1386_q\ <= NOT \RAM1|memRAM~1386_q\;
\RAM1|ALT_INV_memRAM~1258_q\ <= NOT \RAM1|memRAM~1258_q\;
\RAM1|ALT_INV_memRAM~1130_q\ <= NOT \RAM1|memRAM~1130_q\;
\RAM1|ALT_INV_memRAM~2161_combout\ <= NOT \RAM1|memRAM~2161_combout\;
\RAM1|ALT_INV_memRAM~1482_q\ <= NOT \RAM1|memRAM~1482_q\;
\RAM1|ALT_INV_memRAM~1354_q\ <= NOT \RAM1|memRAM~1354_q\;
\RAM1|ALT_INV_memRAM~1226_q\ <= NOT \RAM1|memRAM~1226_q\;
\RAM1|ALT_INV_memRAM~1098_q\ <= NOT \RAM1|memRAM~1098_q\;
\RAM1|ALT_INV_memRAM~2160_combout\ <= NOT \RAM1|memRAM~2160_combout\;
\RAM1|ALT_INV_memRAM~1450_q\ <= NOT \RAM1|memRAM~1450_q\;
\RAM1|ALT_INV_memRAM~1322_q\ <= NOT \RAM1|memRAM~1322_q\;
\RAM1|ALT_INV_memRAM~1194_q\ <= NOT \RAM1|memRAM~1194_q\;
\RAM1|ALT_INV_memRAM~1066_q\ <= NOT \RAM1|memRAM~1066_q\;
\RAM1|ALT_INV_memRAM~2159_combout\ <= NOT \RAM1|memRAM~2159_combout\;
\RAM1|ALT_INV_memRAM~2158_combout\ <= NOT \RAM1|memRAM~2158_combout\;
\RAM1|ALT_INV_memRAM~1034_q\ <= NOT \RAM1|memRAM~1034_q\;
\RAM1|ALT_INV_memRAM~906_q\ <= NOT \RAM1|memRAM~906_q\;
\RAM1|ALT_INV_memRAM~778_q\ <= NOT \RAM1|memRAM~778_q\;
\RAM1|ALT_INV_memRAM~650_q\ <= NOT \RAM1|memRAM~650_q\;
\RAM1|ALT_INV_memRAM~2157_combout\ <= NOT \RAM1|memRAM~2157_combout\;
\RAM1|ALT_INV_memRAM~1002_q\ <= NOT \RAM1|memRAM~1002_q\;
\RAM1|ALT_INV_memRAM~874_q\ <= NOT \RAM1|memRAM~874_q\;
\RAM1|ALT_INV_memRAM~746_q\ <= NOT \RAM1|memRAM~746_q\;
\RAM1|ALT_INV_memRAM~618_q\ <= NOT \RAM1|memRAM~618_q\;
\RAM1|ALT_INV_memRAM~2156_combout\ <= NOT \RAM1|memRAM~2156_combout\;
\RAM1|ALT_INV_memRAM~970_q\ <= NOT \RAM1|memRAM~970_q\;
\RAM1|ALT_INV_memRAM~842_q\ <= NOT \RAM1|memRAM~842_q\;
\RAM1|ALT_INV_memRAM~714_q\ <= NOT \RAM1|memRAM~714_q\;
\RAM1|ALT_INV_memRAM~586_q\ <= NOT \RAM1|memRAM~586_q\;
\RAM1|ALT_INV_memRAM~2155_combout\ <= NOT \RAM1|memRAM~2155_combout\;
\RAM1|ALT_INV_memRAM~938_q\ <= NOT \RAM1|memRAM~938_q\;
\RAM1|ALT_INV_memRAM~810_q\ <= NOT \RAM1|memRAM~810_q\;
\RAM1|ALT_INV_memRAM~682_q\ <= NOT \RAM1|memRAM~682_q\;
\RAM1|ALT_INV_memRAM~554_q\ <= NOT \RAM1|memRAM~554_q\;
\RAM1|ALT_INV_memRAM~2154_combout\ <= NOT \RAM1|memRAM~2154_combout\;
\RAM1|ALT_INV_memRAM~2153_combout\ <= NOT \RAM1|memRAM~2153_combout\;
\RAM1|ALT_INV_memRAM~522_q\ <= NOT \RAM1|memRAM~522_q\;
\RAM1|ALT_INV_memRAM~394_q\ <= NOT \RAM1|memRAM~394_q\;
\RAM1|ALT_INV_memRAM~266_q\ <= NOT \RAM1|memRAM~266_q\;
\RAM1|ALT_INV_memRAM~138_q\ <= NOT \RAM1|memRAM~138_q\;
\RAM1|ALT_INV_memRAM~2152_combout\ <= NOT \RAM1|memRAM~2152_combout\;
\RAM1|ALT_INV_memRAM~490_q\ <= NOT \RAM1|memRAM~490_q\;
\RAM1|ALT_INV_memRAM~362_q\ <= NOT \RAM1|memRAM~362_q\;
\RAM1|ALT_INV_memRAM~234_q\ <= NOT \RAM1|memRAM~234_q\;
\RAM1|ALT_INV_memRAM~106_q\ <= NOT \RAM1|memRAM~106_q\;
\RAM1|ALT_INV_memRAM~2151_combout\ <= NOT \RAM1|memRAM~2151_combout\;
\RAM1|ALT_INV_memRAM~458_q\ <= NOT \RAM1|memRAM~458_q\;
\RAM1|ALT_INV_memRAM~330_q\ <= NOT \RAM1|memRAM~330_q\;
\RAM1|ALT_INV_memRAM~202_q\ <= NOT \RAM1|memRAM~202_q\;
\RAM1|ALT_INV_memRAM~74_q\ <= NOT \RAM1|memRAM~74_q\;
\RAM1|ALT_INV_memRAM~2150_combout\ <= NOT \RAM1|memRAM~2150_combout\;
\RAM1|ALT_INV_memRAM~426_q\ <= NOT \RAM1|memRAM~426_q\;
\RAM1|ALT_INV_memRAM~298_q\ <= NOT \RAM1|memRAM~298_q\;
\RAM1|ALT_INV_memRAM~170_q\ <= NOT \RAM1|memRAM~170_q\;
\RAM1|ALT_INV_memRAM~42_q\ <= NOT \RAM1|memRAM~42_q\;
\RAM1|ALT_INV_memRAM~2149_combout\ <= NOT \RAM1|memRAM~2149_combout\;
\RAM1|ALT_INV_memRAM~2148_combout\ <= NOT \RAM1|memRAM~2148_combout\;
\RAM1|ALT_INV_memRAM~2147_combout\ <= NOT \RAM1|memRAM~2147_combout\;
\RAM1|ALT_INV_memRAM~2057_q\ <= NOT \RAM1|memRAM~2057_q\;
\RAM1|ALT_INV_memRAM~2025_q\ <= NOT \RAM1|memRAM~2025_q\;
\RAM1|ALT_INV_memRAM~1993_q\ <= NOT \RAM1|memRAM~1993_q\;
\RAM1|ALT_INV_memRAM~1961_q\ <= NOT \RAM1|memRAM~1961_q\;
\RAM1|ALT_INV_memRAM~2146_combout\ <= NOT \RAM1|memRAM~2146_combout\;
\RAM1|ALT_INV_memRAM~1545_q\ <= NOT \RAM1|memRAM~1545_q\;
\RAM1|ALT_INV_memRAM~1513_q\ <= NOT \RAM1|memRAM~1513_q\;
\RAM1|ALT_INV_memRAM~1481_q\ <= NOT \RAM1|memRAM~1481_q\;
\RAM1|ALT_INV_memRAM~1449_q\ <= NOT \RAM1|memRAM~1449_q\;
\RAM1|ALT_INV_memRAM~2145_combout\ <= NOT \RAM1|memRAM~2145_combout\;
\RAM1|ALT_INV_memRAM~1033_q\ <= NOT \RAM1|memRAM~1033_q\;
\RAM1|ALT_INV_memRAM~1001_q\ <= NOT \RAM1|memRAM~1001_q\;
\RAM1|ALT_INV_memRAM~1452_q\ <= NOT \RAM1|memRAM~1452_q\;
\RAM1|ALT_INV_memRAM~940_q\ <= NOT \RAM1|memRAM~940_q\;
\RAM1|ALT_INV_memRAM~428_q\ <= NOT \RAM1|memRAM~428_q\;
\RAM1|ALT_INV_memRAM~2206_combout\ <= NOT \RAM1|memRAM~2206_combout\;
\RAM1|ALT_INV_memRAM~2205_combout\ <= NOT \RAM1|memRAM~2205_combout\;
\RAM1|ALT_INV_memRAM~1932_q\ <= NOT \RAM1|memRAM~1932_q\;
\RAM1|ALT_INV_memRAM~1900_q\ <= NOT \RAM1|memRAM~1900_q\;
\RAM1|ALT_INV_memRAM~1868_q\ <= NOT \RAM1|memRAM~1868_q\;
\RAM1|ALT_INV_memRAM~1836_q\ <= NOT \RAM1|memRAM~1836_q\;
\RAM1|ALT_INV_memRAM~2204_combout\ <= NOT \RAM1|memRAM~2204_combout\;
\RAM1|ALT_INV_memRAM~1420_q\ <= NOT \RAM1|memRAM~1420_q\;
\RAM1|ALT_INV_memRAM~1388_q\ <= NOT \RAM1|memRAM~1388_q\;
\RAM1|ALT_INV_memRAM~1356_q\ <= NOT \RAM1|memRAM~1356_q\;
\RAM1|ALT_INV_memRAM~1324_q\ <= NOT \RAM1|memRAM~1324_q\;
\RAM1|ALT_INV_memRAM~2203_combout\ <= NOT \RAM1|memRAM~2203_combout\;
\RAM1|ALT_INV_memRAM~908_q\ <= NOT \RAM1|memRAM~908_q\;
\RAM1|ALT_INV_memRAM~876_q\ <= NOT \RAM1|memRAM~876_q\;
\RAM1|ALT_INV_memRAM~844_q\ <= NOT \RAM1|memRAM~844_q\;
\RAM1|ALT_INV_memRAM~812_q\ <= NOT \RAM1|memRAM~812_q\;
\RAM1|ALT_INV_memRAM~2202_combout\ <= NOT \RAM1|memRAM~2202_combout\;
\RAM1|ALT_INV_memRAM~396_q\ <= NOT \RAM1|memRAM~396_q\;
\RAM1|ALT_INV_memRAM~364_q\ <= NOT \RAM1|memRAM~364_q\;
\RAM1|ALT_INV_memRAM~332_q\ <= NOT \RAM1|memRAM~332_q\;
\RAM1|ALT_INV_memRAM~300_q\ <= NOT \RAM1|memRAM~300_q\;
\RAM1|ALT_INV_memRAM~2201_combout\ <= NOT \RAM1|memRAM~2201_combout\;
\RAM1|ALT_INV_memRAM~2200_combout\ <= NOT \RAM1|memRAM~2200_combout\;
\RAM1|ALT_INV_memRAM~1804_q\ <= NOT \RAM1|memRAM~1804_q\;
\RAM1|ALT_INV_memRAM~1772_q\ <= NOT \RAM1|memRAM~1772_q\;
\RAM1|ALT_INV_memRAM~1740_q\ <= NOT \RAM1|memRAM~1740_q\;
\RAM1|ALT_INV_memRAM~1708_q\ <= NOT \RAM1|memRAM~1708_q\;
\RAM1|ALT_INV_memRAM~2199_combout\ <= NOT \RAM1|memRAM~2199_combout\;
\RAM1|ALT_INV_memRAM~1292_q\ <= NOT \RAM1|memRAM~1292_q\;
\RAM1|ALT_INV_memRAM~1260_q\ <= NOT \RAM1|memRAM~1260_q\;
\RAM1|ALT_INV_memRAM~1228_q\ <= NOT \RAM1|memRAM~1228_q\;
\RAM1|ALT_INV_memRAM~1196_q\ <= NOT \RAM1|memRAM~1196_q\;
\RAM1|ALT_INV_memRAM~2198_combout\ <= NOT \RAM1|memRAM~2198_combout\;
\RAM1|ALT_INV_memRAM~780_q\ <= NOT \RAM1|memRAM~780_q\;
\RAM1|ALT_INV_memRAM~748_q\ <= NOT \RAM1|memRAM~748_q\;
\RAM1|ALT_INV_memRAM~716_q\ <= NOT \RAM1|memRAM~716_q\;
\RAM1|ALT_INV_memRAM~684_q\ <= NOT \RAM1|memRAM~684_q\;
\RAM1|ALT_INV_memRAM~2197_combout\ <= NOT \RAM1|memRAM~2197_combout\;
\RAM1|ALT_INV_memRAM~268_q\ <= NOT \RAM1|memRAM~268_q\;
\RAM1|ALT_INV_memRAM~236_q\ <= NOT \RAM1|memRAM~236_q\;
\RAM1|ALT_INV_memRAM~204_q\ <= NOT \RAM1|memRAM~204_q\;
\RAM1|ALT_INV_memRAM~172_q\ <= NOT \RAM1|memRAM~172_q\;
\RAM1|ALT_INV_memRAM~2196_combout\ <= NOT \RAM1|memRAM~2196_combout\;
\RAM1|ALT_INV_memRAM~2195_combout\ <= NOT \RAM1|memRAM~2195_combout\;
\RAM1|ALT_INV_memRAM~1676_q\ <= NOT \RAM1|memRAM~1676_q\;
\RAM1|ALT_INV_memRAM~1644_q\ <= NOT \RAM1|memRAM~1644_q\;
\RAM1|ALT_INV_memRAM~1612_q\ <= NOT \RAM1|memRAM~1612_q\;
\RAM1|ALT_INV_memRAM~1580_q\ <= NOT \RAM1|memRAM~1580_q\;
\RAM1|ALT_INV_memRAM~2194_combout\ <= NOT \RAM1|memRAM~2194_combout\;
\RAM1|ALT_INV_memRAM~1164_q\ <= NOT \RAM1|memRAM~1164_q\;
\RAM1|ALT_INV_memRAM~1132_q\ <= NOT \RAM1|memRAM~1132_q\;
\RAM1|ALT_INV_memRAM~1100_q\ <= NOT \RAM1|memRAM~1100_q\;
\RAM1|ALT_INV_memRAM~1068_q\ <= NOT \RAM1|memRAM~1068_q\;
\RAM1|ALT_INV_memRAM~2193_combout\ <= NOT \RAM1|memRAM~2193_combout\;
\RAM1|ALT_INV_memRAM~652_q\ <= NOT \RAM1|memRAM~652_q\;
\RAM1|ALT_INV_memRAM~620_q\ <= NOT \RAM1|memRAM~620_q\;
\RAM1|ALT_INV_memRAM~588_q\ <= NOT \RAM1|memRAM~588_q\;
\RAM1|ALT_INV_memRAM~556_q\ <= NOT \RAM1|memRAM~556_q\;
\RAM1|ALT_INV_memRAM~2192_combout\ <= NOT \RAM1|memRAM~2192_combout\;
\RAM1|ALT_INV_memRAM~140_q\ <= NOT \RAM1|memRAM~140_q\;
\RAM1|ALT_INV_memRAM~108_q\ <= NOT \RAM1|memRAM~108_q\;
\RAM1|ALT_INV_memRAM~76_q\ <= NOT \RAM1|memRAM~76_q\;
\RAM1|ALT_INV_memRAM~44_q\ <= NOT \RAM1|memRAM~44_q\;
\RAM1|ALT_INV_memRAM~2191_combout\ <= NOT \RAM1|memRAM~2191_combout\;
\RAM1|ALT_INV_memRAM~2190_combout\ <= NOT \RAM1|memRAM~2190_combout\;
\RAM1|ALT_INV_memRAM~2189_combout\ <= NOT \RAM1|memRAM~2189_combout\;
\RAM1|ALT_INV_memRAM~2059_q\ <= NOT \RAM1|memRAM~2059_q\;
\RAM1|ALT_INV_memRAM~1931_q\ <= NOT \RAM1|memRAM~1931_q\;
\RAM1|ALT_INV_memRAM~1803_q\ <= NOT \RAM1|memRAM~1803_q\;
\RAM1|ALT_INV_memRAM~1675_q\ <= NOT \RAM1|memRAM~1675_q\;
\RAM1|ALT_INV_memRAM~2188_combout\ <= NOT \RAM1|memRAM~2188_combout\;
\RAM1|ALT_INV_memRAM~1547_q\ <= NOT \RAM1|memRAM~1547_q\;
\RAM1|ALT_INV_memRAM~1419_q\ <= NOT \RAM1|memRAM~1419_q\;
\RAM1|ALT_INV_memRAM~1291_q\ <= NOT \RAM1|memRAM~1291_q\;
\RAM1|ALT_INV_memRAM~1163_q\ <= NOT \RAM1|memRAM~1163_q\;
\RAM1|ALT_INV_memRAM~2187_combout\ <= NOT \RAM1|memRAM~2187_combout\;
\RAM1|ALT_INV_memRAM~1035_q\ <= NOT \RAM1|memRAM~1035_q\;
\RAM1|ALT_INV_memRAM~907_q\ <= NOT \RAM1|memRAM~907_q\;
\RAM1|ALT_INV_memRAM~779_q\ <= NOT \RAM1|memRAM~779_q\;
\RAM1|ALT_INV_memRAM~651_q\ <= NOT \RAM1|memRAM~651_q\;
\RAM1|ALT_INV_memRAM~2186_combout\ <= NOT \RAM1|memRAM~2186_combout\;
\RAM1|ALT_INV_memRAM~523_q\ <= NOT \RAM1|memRAM~523_q\;
\RAM1|ALT_INV_memRAM~395_q\ <= NOT \RAM1|memRAM~395_q\;
\RAM1|ALT_INV_memRAM~267_q\ <= NOT \RAM1|memRAM~267_q\;
\RAM1|ALT_INV_memRAM~139_q\ <= NOT \RAM1|memRAM~139_q\;
\RAM1|ALT_INV_memRAM~2185_combout\ <= NOT \RAM1|memRAM~2185_combout\;
\RAM1|ALT_INV_memRAM~2184_combout\ <= NOT \RAM1|memRAM~2184_combout\;
\RAM1|ALT_INV_memRAM~2027_q\ <= NOT \RAM1|memRAM~2027_q\;
\RAM1|ALT_INV_memRAM~1515_q\ <= NOT \RAM1|memRAM~1515_q\;
\RAM1|ALT_INV_memRAM~1003_q\ <= NOT \RAM1|memRAM~1003_q\;
\RAM1|ALT_INV_memRAM~491_q\ <= NOT \RAM1|memRAM~491_q\;
\RAM1|ALT_INV_memRAM~2183_combout\ <= NOT \RAM1|memRAM~2183_combout\;
\RAM1|ALT_INV_memRAM~1899_q\ <= NOT \RAM1|memRAM~1899_q\;
\RAM1|ALT_INV_memRAM~1387_q\ <= NOT \RAM1|memRAM~1387_q\;
\RAM1|ALT_INV_memRAM~875_q\ <= NOT \RAM1|memRAM~875_q\;
\RAM1|ALT_INV_memRAM~363_q\ <= NOT \RAM1|memRAM~363_q\;
\RAM1|ALT_INV_memRAM~2182_combout\ <= NOT \RAM1|memRAM~2182_combout\;
\RAM1|ALT_INV_memRAM~1771_q\ <= NOT \RAM1|memRAM~1771_q\;
\RAM1|ALT_INV_memRAM~1259_q\ <= NOT \RAM1|memRAM~1259_q\;
\RAM1|ALT_INV_memRAM~747_q\ <= NOT \RAM1|memRAM~747_q\;
\RAM1|ALT_INV_memRAM~235_q\ <= NOT \RAM1|memRAM~235_q\;
\RAM1|ALT_INV_memRAM~2181_combout\ <= NOT \RAM1|memRAM~2181_combout\;
\RAM1|ALT_INV_memRAM~1643_q\ <= NOT \RAM1|memRAM~1643_q\;
\RAM1|ALT_INV_memRAM~1131_q\ <= NOT \RAM1|memRAM~1131_q\;
\RAM1|ALT_INV_memRAM~619_q\ <= NOT \RAM1|memRAM~619_q\;
\RAM1|ALT_INV_memRAM~107_q\ <= NOT \RAM1|memRAM~107_q\;
\RAM1|ALT_INV_memRAM~2180_combout\ <= NOT \RAM1|memRAM~2180_combout\;
\RAM1|ALT_INV_memRAM~2179_combout\ <= NOT \RAM1|memRAM~2179_combout\;
\RAM1|ALT_INV_memRAM~1995_q\ <= NOT \RAM1|memRAM~1995_q\;
\RAM1|ALT_INV_memRAM~1483_q\ <= NOT \RAM1|memRAM~1483_q\;
\RAM1|ALT_INV_memRAM~971_q\ <= NOT \RAM1|memRAM~971_q\;
\RAM1|ALT_INV_memRAM~459_q\ <= NOT \RAM1|memRAM~459_q\;
\RAM1|ALT_INV_memRAM~2178_combout\ <= NOT \RAM1|memRAM~2178_combout\;
\RAM1|ALT_INV_memRAM~1867_q\ <= NOT \RAM1|memRAM~1867_q\;
\RAM1|ALT_INV_memRAM~1355_q\ <= NOT \RAM1|memRAM~1355_q\;
\RAM1|ALT_INV_memRAM~843_q\ <= NOT \RAM1|memRAM~843_q\;
\RAM1|ALT_INV_memRAM~331_q\ <= NOT \RAM1|memRAM~331_q\;
\RAM1|ALT_INV_memRAM~2177_combout\ <= NOT \RAM1|memRAM~2177_combout\;
\RAM1|ALT_INV_memRAM~1739_q\ <= NOT \RAM1|memRAM~1739_q\;
\RAM1|ALT_INV_memRAM~1227_q\ <= NOT \RAM1|memRAM~1227_q\;
\RAM1|ALT_INV_memRAM~715_q\ <= NOT \RAM1|memRAM~715_q\;
\RAM1|ALT_INV_memRAM~203_q\ <= NOT \RAM1|memRAM~203_q\;
\RAM1|ALT_INV_memRAM~2176_combout\ <= NOT \RAM1|memRAM~2176_combout\;
\RAM1|ALT_INV_memRAM~2021_q\ <= NOT \RAM1|memRAM~2021_q\;
\RAM1|ALT_INV_memRAM~1893_q\ <= NOT \RAM1|memRAM~1893_q\;
\RAM1|ALT_INV_memRAM~1765_q\ <= NOT \RAM1|memRAM~1765_q\;
\RAM1|ALT_INV_memRAM~1637_q\ <= NOT \RAM1|memRAM~1637_q\;
\RAM1|ALT_INV_memRAM~2732_combout\ <= NOT \RAM1|memRAM~2732_combout\;
\RAM1|ALT_INV_memRAM~1989_q\ <= NOT \RAM1|memRAM~1989_q\;
\RAM1|ALT_INV_memRAM~1861_q\ <= NOT \RAM1|memRAM~1861_q\;
\RAM1|ALT_INV_memRAM~1733_q\ <= NOT \RAM1|memRAM~1733_q\;
\RAM1|ALT_INV_memRAM~1605_q\ <= NOT \RAM1|memRAM~1605_q\;
\RAM1|ALT_INV_memRAM~2731_combout\ <= NOT \RAM1|memRAM~2731_combout\;
\RAM1|ALT_INV_memRAM~2730_combout\ <= NOT \RAM1|memRAM~2730_combout\;
\RAM1|ALT_INV_memRAM~1573_q\ <= NOT \RAM1|memRAM~1573_q\;
\RAM1|ALT_INV_memRAM~1541_q\ <= NOT \RAM1|memRAM~1541_q\;
\RAM1|ALT_INV_memRAM~1509_q\ <= NOT \RAM1|memRAM~1509_q\;
\RAM1|ALT_INV_memRAM~1477_q\ <= NOT \RAM1|memRAM~1477_q\;
\RAM1|ALT_INV_memRAM~2729_combout\ <= NOT \RAM1|memRAM~2729_combout\;
\RAM1|ALT_INV_memRAM~1445_q\ <= NOT \RAM1|memRAM~1445_q\;
\RAM1|ALT_INV_memRAM~1413_q\ <= NOT \RAM1|memRAM~1413_q\;
\RAM1|ALT_INV_memRAM~1381_q\ <= NOT \RAM1|memRAM~1381_q\;
\RAM1|ALT_INV_memRAM~1349_q\ <= NOT \RAM1|memRAM~1349_q\;
\RAM1|ALT_INV_memRAM~2728_combout\ <= NOT \RAM1|memRAM~2728_combout\;
\RAM1|ALT_INV_memRAM~1317_q\ <= NOT \RAM1|memRAM~1317_q\;
\RAM1|ALT_INV_memRAM~1285_q\ <= NOT \RAM1|memRAM~1285_q\;
\RAM1|ALT_INV_memRAM~1253_q\ <= NOT \RAM1|memRAM~1253_q\;
\RAM1|ALT_INV_memRAM~1221_q\ <= NOT \RAM1|memRAM~1221_q\;
\RAM1|ALT_INV_memRAM~2727_combout\ <= NOT \RAM1|memRAM~2727_combout\;
\RAM1|ALT_INV_memRAM~1189_q\ <= NOT \RAM1|memRAM~1189_q\;
\RAM1|ALT_INV_memRAM~1157_q\ <= NOT \RAM1|memRAM~1157_q\;
\RAM1|ALT_INV_memRAM~1125_q\ <= NOT \RAM1|memRAM~1125_q\;
\RAM1|ALT_INV_memRAM~1093_q\ <= NOT \RAM1|memRAM~1093_q\;
\RAM1|ALT_INV_memRAM~2726_combout\ <= NOT \RAM1|memRAM~2726_combout\;
\RAM1|ALT_INV_memRAM~2725_combout\ <= NOT \RAM1|memRAM~2725_combout\;
\RAM1|ALT_INV_memRAM~1061_q\ <= NOT \RAM1|memRAM~1061_q\;
\RAM1|ALT_INV_memRAM~933_q\ <= NOT \RAM1|memRAM~933_q\;
\RAM1|ALT_INV_memRAM~805_q\ <= NOT \RAM1|memRAM~805_q\;
\RAM1|ALT_INV_memRAM~677_q\ <= NOT \RAM1|memRAM~677_q\;
\RAM1|ALT_INV_memRAM~2724_combout\ <= NOT \RAM1|memRAM~2724_combout\;
\RAM1|ALT_INV_memRAM~1029_q\ <= NOT \RAM1|memRAM~1029_q\;
\RAM1|ALT_INV_memRAM~901_q\ <= NOT \RAM1|memRAM~901_q\;
\RAM1|ALT_INV_memRAM~773_q\ <= NOT \RAM1|memRAM~773_q\;
\RAM1|ALT_INV_memRAM~645_q\ <= NOT \RAM1|memRAM~645_q\;
\RAM1|ALT_INV_memRAM~2723_combout\ <= NOT \RAM1|memRAM~2723_combout\;
\RAM1|ALT_INV_memRAM~997_q\ <= NOT \RAM1|memRAM~997_q\;
\RAM1|ALT_INV_memRAM~869_q\ <= NOT \RAM1|memRAM~869_q\;
\RAM1|ALT_INV_memRAM~741_q\ <= NOT \RAM1|memRAM~741_q\;
\RAM1|ALT_INV_memRAM~613_q\ <= NOT \RAM1|memRAM~613_q\;
\RAM1|ALT_INV_memRAM~2722_combout\ <= NOT \RAM1|memRAM~2722_combout\;
\RAM1|ALT_INV_memRAM~965_q\ <= NOT \RAM1|memRAM~965_q\;
\RAM1|ALT_INV_memRAM~837_q\ <= NOT \RAM1|memRAM~837_q\;
\RAM1|ALT_INV_memRAM~709_q\ <= NOT \RAM1|memRAM~709_q\;
\RAM1|ALT_INV_memRAM~581_q\ <= NOT \RAM1|memRAM~581_q\;
\RAM1|ALT_INV_memRAM~2721_combout\ <= NOT \RAM1|memRAM~2721_combout\;
\RAM1|ALT_INV_memRAM~2720_combout\ <= NOT \RAM1|memRAM~2720_combout\;
\RAM1|ALT_INV_memRAM~549_q\ <= NOT \RAM1|memRAM~549_q\;
\RAM1|ALT_INV_memRAM~421_q\ <= NOT \RAM1|memRAM~421_q\;
\RAM1|ALT_INV_memRAM~293_q\ <= NOT \RAM1|memRAM~293_q\;
\RAM1|ALT_INV_memRAM~165_q\ <= NOT \RAM1|memRAM~165_q\;
\RAM1|ALT_INV_memRAM~2719_combout\ <= NOT \RAM1|memRAM~2719_combout\;
\RAM1|ALT_INV_memRAM~517_q\ <= NOT \RAM1|memRAM~517_q\;
\RAM1|ALT_INV_memRAM~389_q\ <= NOT \RAM1|memRAM~389_q\;
\RAM1|ALT_INV_memRAM~261_q\ <= NOT \RAM1|memRAM~261_q\;
\RAM1|ALT_INV_memRAM~133_q\ <= NOT \RAM1|memRAM~133_q\;
\RAM1|ALT_INV_memRAM~2718_combout\ <= NOT \RAM1|memRAM~2718_combout\;
\RAM1|ALT_INV_memRAM~485_q\ <= NOT \RAM1|memRAM~485_q\;
\RAM1|ALT_INV_memRAM~357_q\ <= NOT \RAM1|memRAM~357_q\;
\RAM1|ALT_INV_memRAM~229_q\ <= NOT \RAM1|memRAM~229_q\;
\RAM1|ALT_INV_memRAM~101_q\ <= NOT \RAM1|memRAM~101_q\;
\RAM1|ALT_INV_memRAM~2717_combout\ <= NOT \RAM1|memRAM~2717_combout\;
\RAM1|ALT_INV_memRAM~453_q\ <= NOT \RAM1|memRAM~453_q\;
\RAM1|ALT_INV_memRAM~325_q\ <= NOT \RAM1|memRAM~325_q\;
\RAM1|ALT_INV_memRAM~197_q\ <= NOT \RAM1|memRAM~197_q\;
\RAM1|ALT_INV_memRAM~69_q\ <= NOT \RAM1|memRAM~69_q\;
\RAM1|ALT_INV_memRAM~2716_combout\ <= NOT \RAM1|memRAM~2716_combout\;
\RAM1|ALT_INV_memRAM~2715_combout\ <= NOT \RAM1|memRAM~2715_combout\;
\RAM1|ALT_INV_memRAM~2714_combout\ <= NOT \RAM1|memRAM~2714_combout\;
\RAM1|ALT_INV_memRAM~2084_q\ <= NOT \RAM1|memRAM~2084_q\;
\RAM1|ALT_INV_memRAM~1572_q\ <= NOT \RAM1|memRAM~1572_q\;
\RAM1|ALT_INV_memRAM~1060_q\ <= NOT \RAM1|memRAM~1060_q\;
\RAM1|ALT_INV_memRAM~548_q\ <= NOT \RAM1|memRAM~548_q\;
\RAM1|ALT_INV_memRAM~2713_combout\ <= NOT \RAM1|memRAM~2713_combout\;
\RAM1|ALT_INV_memRAM~2052_q\ <= NOT \RAM1|memRAM~2052_q\;
\RAM1|ALT_INV_memRAM~1540_q\ <= NOT \RAM1|memRAM~1540_q\;
\RAM1|ALT_INV_memRAM~1028_q\ <= NOT \RAM1|memRAM~1028_q\;
\RAM1|ALT_INV_memRAM~516_q\ <= NOT \RAM1|memRAM~516_q\;
\RAM1|ALT_INV_memRAM~2712_combout\ <= NOT \RAM1|memRAM~2712_combout\;
\RAM1|ALT_INV_memRAM~2020_q\ <= NOT \RAM1|memRAM~2020_q\;
\RAM1|ALT_INV_memRAM~1508_q\ <= NOT \RAM1|memRAM~1508_q\;
\RAM1|ALT_INV_memRAM~996_q\ <= NOT \RAM1|memRAM~996_q\;
\RAM1|ALT_INV_memRAM~484_q\ <= NOT \RAM1|memRAM~484_q\;
\RAM1|ALT_INV_memRAM~2711_combout\ <= NOT \RAM1|memRAM~2711_combout\;
\RAM1|ALT_INV_memRAM~1988_q\ <= NOT \RAM1|memRAM~1988_q\;
\RAM1|ALT_INV_memRAM~1476_q\ <= NOT \RAM1|memRAM~1476_q\;
\RAM1|ALT_INV_memRAM~964_q\ <= NOT \RAM1|memRAM~964_q\;
\RAM1|ALT_INV_memRAM~452_q\ <= NOT \RAM1|memRAM~452_q\;
\RAM1|ALT_INV_memRAM~2710_combout\ <= NOT \RAM1|memRAM~2710_combout\;
\RAM1|ALT_INV_memRAM~2709_combout\ <= NOT \RAM1|memRAM~2709_combout\;
\RAM1|ALT_INV_memRAM~1956_q\ <= NOT \RAM1|memRAM~1956_q\;
\RAM1|ALT_INV_memRAM~1924_q\ <= NOT \RAM1|memRAM~1924_q\;
\RAM1|ALT_INV_memRAM~1892_q\ <= NOT \RAM1|memRAM~1892_q\;
\RAM1|ALT_INV_memRAM~1860_q\ <= NOT \RAM1|memRAM~1860_q\;
\RAM1|ALT_INV_memRAM~2708_combout\ <= NOT \RAM1|memRAM~2708_combout\;
\RAM1|ALT_INV_memRAM~1444_q\ <= NOT \RAM1|memRAM~1444_q\;
\RAM1|ALT_INV_memRAM~1412_q\ <= NOT \RAM1|memRAM~1412_q\;
\RAM1|ALT_INV_memRAM~1380_q\ <= NOT \RAM1|memRAM~1380_q\;
\RAM1|ALT_INV_memRAM~1348_q\ <= NOT \RAM1|memRAM~1348_q\;
\RAM1|ALT_INV_memRAM~2707_combout\ <= NOT \RAM1|memRAM~2707_combout\;
\RAM1|ALT_INV_memRAM~932_q\ <= NOT \RAM1|memRAM~932_q\;
\RAM1|ALT_INV_memRAM~900_q\ <= NOT \RAM1|memRAM~900_q\;
\RAM1|ALT_INV_memRAM~868_q\ <= NOT \RAM1|memRAM~868_q\;
\RAM1|ALT_INV_memRAM~836_q\ <= NOT \RAM1|memRAM~836_q\;
\RAM1|ALT_INV_memRAM~2706_combout\ <= NOT \RAM1|memRAM~2706_combout\;
\RAM1|ALT_INV_memRAM~420_q\ <= NOT \RAM1|memRAM~420_q\;
\RAM1|ALT_INV_memRAM~388_q\ <= NOT \RAM1|memRAM~388_q\;
\RAM1|ALT_INV_memRAM~356_q\ <= NOT \RAM1|memRAM~356_q\;
\RAM1|ALT_INV_memRAM~324_q\ <= NOT \RAM1|memRAM~324_q\;
\RAM1|ALT_INV_memRAM~2705_combout\ <= NOT \RAM1|memRAM~2705_combout\;
\RAM1|ALT_INV_memRAM~2704_combout\ <= NOT \RAM1|memRAM~2704_combout\;
\RAM1|ALT_INV_memRAM~1828_q\ <= NOT \RAM1|memRAM~1828_q\;
\RAM1|ALT_INV_memRAM~1796_q\ <= NOT \RAM1|memRAM~1796_q\;
\RAM1|ALT_INV_memRAM~1764_q\ <= NOT \RAM1|memRAM~1764_q\;
\RAM1|ALT_INV_memRAM~1732_q\ <= NOT \RAM1|memRAM~1732_q\;
\RAM1|ALT_INV_memRAM~2703_combout\ <= NOT \RAM1|memRAM~2703_combout\;
\RAM1|ALT_INV_memRAM~1316_q\ <= NOT \RAM1|memRAM~1316_q\;
\RAM1|ALT_INV_memRAM~1284_q\ <= NOT \RAM1|memRAM~1284_q\;
\RAM1|ALT_INV_memRAM~1252_q\ <= NOT \RAM1|memRAM~1252_q\;
\RAM1|ALT_INV_memRAM~1220_q\ <= NOT \RAM1|memRAM~1220_q\;
\RAM1|ALT_INV_memRAM~2702_combout\ <= NOT \RAM1|memRAM~2702_combout\;
\RAM1|ALT_INV_memRAM~804_q\ <= NOT \RAM1|memRAM~804_q\;
\RAM1|ALT_INV_memRAM~772_q\ <= NOT \RAM1|memRAM~772_q\;
\RAM1|ALT_INV_memRAM~740_q\ <= NOT \RAM1|memRAM~740_q\;
\RAM1|ALT_INV_memRAM~708_q\ <= NOT \RAM1|memRAM~708_q\;
\RAM1|ALT_INV_memRAM~2701_combout\ <= NOT \RAM1|memRAM~2701_combout\;
\RAM1|ALT_INV_memRAM~292_q\ <= NOT \RAM1|memRAM~292_q\;
\RAM1|ALT_INV_memRAM~260_q\ <= NOT \RAM1|memRAM~260_q\;
\RAM1|ALT_INV_memRAM~228_q\ <= NOT \RAM1|memRAM~228_q\;
\RAM1|ALT_INV_memRAM~196_q\ <= NOT \RAM1|memRAM~196_q\;
\RAM1|ALT_INV_memRAM~2700_combout\ <= NOT \RAM1|memRAM~2700_combout\;
\RAM1|ALT_INV_memRAM~2699_combout\ <= NOT \RAM1|memRAM~2699_combout\;
\RAM1|ALT_INV_memRAM~1700_q\ <= NOT \RAM1|memRAM~1700_q\;
\RAM1|ALT_INV_memRAM~1668_q\ <= NOT \RAM1|memRAM~1668_q\;
\RAM1|ALT_INV_memRAM~1636_q\ <= NOT \RAM1|memRAM~1636_q\;
\RAM1|ALT_INV_memRAM~1604_q\ <= NOT \RAM1|memRAM~1604_q\;
\RAM1|ALT_INV_memRAM~2698_combout\ <= NOT \RAM1|memRAM~2698_combout\;
\RAM1|ALT_INV_memRAM~1188_q\ <= NOT \RAM1|memRAM~1188_q\;
\RAM1|ALT_INV_memRAM~1156_q\ <= NOT \RAM1|memRAM~1156_q\;
\RAM1|ALT_INV_memRAM~1124_q\ <= NOT \RAM1|memRAM~1124_q\;
\RAM1|ALT_INV_memRAM~1092_q\ <= NOT \RAM1|memRAM~1092_q\;
\RAM1|ALT_INV_memRAM~2697_combout\ <= NOT \RAM1|memRAM~2697_combout\;
\RAM1|ALT_INV_memRAM~676_q\ <= NOT \RAM1|memRAM~676_q\;
\RAM1|ALT_INV_memRAM~644_q\ <= NOT \RAM1|memRAM~644_q\;
\RAM1|ALT_INV_memRAM~612_q\ <= NOT \RAM1|memRAM~612_q\;
\RAM1|ALT_INV_memRAM~580_q\ <= NOT \RAM1|memRAM~580_q\;
\RAM1|ALT_INV_memRAM~2696_combout\ <= NOT \RAM1|memRAM~2696_combout\;
\RAM1|ALT_INV_memRAM~164_q\ <= NOT \RAM1|memRAM~164_q\;
\RAM1|ALT_INV_memRAM~132_q\ <= NOT \RAM1|memRAM~132_q\;
\RAM1|ALT_INV_memRAM~100_q\ <= NOT \RAM1|memRAM~100_q\;
\RAM1|ALT_INV_memRAM~68_q\ <= NOT \RAM1|memRAM~68_q\;
\MUX_ULA_MEM|ALT_INV_saida_MUX[28]~30_combout\ <= NOT \MUX_ULA_MEM|saida_MUX[28]~30_combout\;
\RAM1|ALT_INV_memRAM~2695_combout\ <= NOT \RAM1|memRAM~2695_combout\;
\RAM1|ALT_INV_memRAM~2694_combout\ <= NOT \RAM1|memRAM~2694_combout\;
\RAM1|ALT_INV_memRAM~2693_combout\ <= NOT \RAM1|memRAM~2693_combout\;
\RAM1|ALT_INV_memRAM~2083_q\ <= NOT \RAM1|memRAM~2083_q\;
\RAM1|ALT_INV_memRAM~1955_q\ <= NOT \RAM1|memRAM~1955_q\;
\RAM1|ALT_INV_memRAM~1827_q\ <= NOT \RAM1|memRAM~1827_q\;
\RAM1|ALT_INV_memRAM~1699_q\ <= NOT \RAM1|memRAM~1699_q\;
\RAM1|ALT_INV_memRAM~2692_combout\ <= NOT \RAM1|memRAM~2692_combout\;
\RAM1|ALT_INV_memRAM~1571_q\ <= NOT \RAM1|memRAM~1571_q\;
\RAM1|ALT_INV_memRAM~1443_q\ <= NOT \RAM1|memRAM~1443_q\;
\RAM1|ALT_INV_memRAM~1315_q\ <= NOT \RAM1|memRAM~1315_q\;
\RAM1|ALT_INV_memRAM~1187_q\ <= NOT \RAM1|memRAM~1187_q\;
\RAM1|ALT_INV_memRAM~2691_combout\ <= NOT \RAM1|memRAM~2691_combout\;
\RAM1|ALT_INV_memRAM~1059_q\ <= NOT \RAM1|memRAM~1059_q\;
\RAM1|ALT_INV_memRAM~931_q\ <= NOT \RAM1|memRAM~931_q\;
\RAM1|ALT_INV_memRAM~803_q\ <= NOT \RAM1|memRAM~803_q\;
\RAM1|ALT_INV_memRAM~675_q\ <= NOT \RAM1|memRAM~675_q\;
\RAM1|ALT_INV_memRAM~2690_combout\ <= NOT \RAM1|memRAM~2690_combout\;
\RAM1|ALT_INV_memRAM~547_q\ <= NOT \RAM1|memRAM~547_q\;
\RAM1|ALT_INV_memRAM~419_q\ <= NOT \RAM1|memRAM~419_q\;
\RAM1|ALT_INV_memRAM~291_q\ <= NOT \RAM1|memRAM~291_q\;
\RAM1|ALT_INV_memRAM~163_q\ <= NOT \RAM1|memRAM~163_q\;
\RAM1|ALT_INV_memRAM~2689_combout\ <= NOT \RAM1|memRAM~2689_combout\;
\RAM1|ALT_INV_memRAM~2688_combout\ <= NOT \RAM1|memRAM~2688_combout\;
\RAM1|ALT_INV_memRAM~2051_q\ <= NOT \RAM1|memRAM~2051_q\;
\RAM1|ALT_INV_memRAM~1539_q\ <= NOT \RAM1|memRAM~1539_q\;
\RAM1|ALT_INV_memRAM~1027_q\ <= NOT \RAM1|memRAM~1027_q\;
\RAM1|ALT_INV_memRAM~515_q\ <= NOT \RAM1|memRAM~515_q\;
\RAM1|ALT_INV_memRAM~2687_combout\ <= NOT \RAM1|memRAM~2687_combout\;
\RAM1|ALT_INV_memRAM~1923_q\ <= NOT \RAM1|memRAM~1923_q\;
\RAM1|ALT_INV_memRAM~1411_q\ <= NOT \RAM1|memRAM~1411_q\;
\RAM1|ALT_INV_memRAM~899_q\ <= NOT \RAM1|memRAM~899_q\;
\RAM1|ALT_INV_memRAM~387_q\ <= NOT \RAM1|memRAM~387_q\;
\RAM1|ALT_INV_memRAM~2686_combout\ <= NOT \RAM1|memRAM~2686_combout\;
\RAM1|ALT_INV_memRAM~1795_q\ <= NOT \RAM1|memRAM~1795_q\;
\RAM1|ALT_INV_memRAM~1283_q\ <= NOT \RAM1|memRAM~1283_q\;
\RAM1|ALT_INV_memRAM~771_q\ <= NOT \RAM1|memRAM~771_q\;
\RAM1|ALT_INV_memRAM~259_q\ <= NOT \RAM1|memRAM~259_q\;
\RAM1|ALT_INV_memRAM~2685_combout\ <= NOT \RAM1|memRAM~2685_combout\;
\RAM1|ALT_INV_memRAM~1667_q\ <= NOT \RAM1|memRAM~1667_q\;
\RAM1|ALT_INV_memRAM~1155_q\ <= NOT \RAM1|memRAM~1155_q\;
\RAM1|ALT_INV_memRAM~643_q\ <= NOT \RAM1|memRAM~643_q\;
\RAM1|ALT_INV_memRAM~131_q\ <= NOT \RAM1|memRAM~131_q\;
\RAM1|ALT_INV_memRAM~2684_combout\ <= NOT \RAM1|memRAM~2684_combout\;
\RAM1|ALT_INV_memRAM~2683_combout\ <= NOT \RAM1|memRAM~2683_combout\;
\RAM1|ALT_INV_memRAM~2019_q\ <= NOT \RAM1|memRAM~2019_q\;
\RAM1|ALT_INV_memRAM~1507_q\ <= NOT \RAM1|memRAM~1507_q\;
\RAM1|ALT_INV_memRAM~995_q\ <= NOT \RAM1|memRAM~995_q\;
\RAM1|ALT_INV_memRAM~483_q\ <= NOT \RAM1|memRAM~483_q\;
\RAM1|ALT_INV_memRAM~2682_combout\ <= NOT \RAM1|memRAM~2682_combout\;
\RAM1|ALT_INV_memRAM~1891_q\ <= NOT \RAM1|memRAM~1891_q\;
\RAM1|ALT_INV_memRAM~1379_q\ <= NOT \RAM1|memRAM~1379_q\;
\RAM1|ALT_INV_memRAM~867_q\ <= NOT \RAM1|memRAM~867_q\;
\RAM1|ALT_INV_memRAM~355_q\ <= NOT \RAM1|memRAM~355_q\;
\RAM1|ALT_INV_memRAM~2681_combout\ <= NOT \RAM1|memRAM~2681_combout\;
\RAM1|ALT_INV_memRAM~1763_q\ <= NOT \RAM1|memRAM~1763_q\;
\RAM1|ALT_INV_memRAM~1251_q\ <= NOT \RAM1|memRAM~1251_q\;
\RAM1|ALT_INV_memRAM~739_q\ <= NOT \RAM1|memRAM~739_q\;
\RAM1|ALT_INV_memRAM~227_q\ <= NOT \RAM1|memRAM~227_q\;
\RAM1|ALT_INV_memRAM~2680_combout\ <= NOT \RAM1|memRAM~2680_combout\;
\RAM1|ALT_INV_memRAM~1635_q\ <= NOT \RAM1|memRAM~1635_q\;
\RAM1|ALT_INV_memRAM~1123_q\ <= NOT \RAM1|memRAM~1123_q\;
\RAM1|ALT_INV_memRAM~611_q\ <= NOT \RAM1|memRAM~611_q\;
\RAM1|ALT_INV_memRAM~99_q\ <= NOT \RAM1|memRAM~99_q\;
\RAM1|ALT_INV_memRAM~2679_combout\ <= NOT \RAM1|memRAM~2679_combout\;
\RAM1|ALT_INV_memRAM~2678_combout\ <= NOT \RAM1|memRAM~2678_combout\;
\RAM1|ALT_INV_memRAM~1987_q\ <= NOT \RAM1|memRAM~1987_q\;
\RAM1|ALT_INV_memRAM~1475_q\ <= NOT \RAM1|memRAM~1475_q\;
\RAM1|ALT_INV_memRAM~963_q\ <= NOT \RAM1|memRAM~963_q\;
\RAM1|ALT_INV_memRAM~451_q\ <= NOT \RAM1|memRAM~451_q\;
\RAM1|ALT_INV_memRAM~2677_combout\ <= NOT \RAM1|memRAM~2677_combout\;
\RAM1|ALT_INV_memRAM~1859_q\ <= NOT \RAM1|memRAM~1859_q\;
\RAM1|ALT_INV_memRAM~1347_q\ <= NOT \RAM1|memRAM~1347_q\;
\RAM1|ALT_INV_memRAM~835_q\ <= NOT \RAM1|memRAM~835_q\;
\RAM1|ALT_INV_memRAM~323_q\ <= NOT \RAM1|memRAM~323_q\;
\RAM1|ALT_INV_memRAM~2676_combout\ <= NOT \RAM1|memRAM~2676_combout\;
\RAM1|ALT_INV_memRAM~1731_q\ <= NOT \RAM1|memRAM~1731_q\;
\RAM1|ALT_INV_memRAM~1219_q\ <= NOT \RAM1|memRAM~1219_q\;
\RAM1|ALT_INV_memRAM~707_q\ <= NOT \RAM1|memRAM~707_q\;
\RAM1|ALT_INV_memRAM~195_q\ <= NOT \RAM1|memRAM~195_q\;
\RAM1|ALT_INV_memRAM~2675_combout\ <= NOT \RAM1|memRAM~2675_combout\;
\RAM1|ALT_INV_memRAM~1603_q\ <= NOT \RAM1|memRAM~1603_q\;
\RAM1|ALT_INV_memRAM~1091_q\ <= NOT \RAM1|memRAM~1091_q\;
\RAM1|ALT_INV_memRAM~579_q\ <= NOT \RAM1|memRAM~579_q\;
\RAM1|ALT_INV_memRAM~67_q\ <= NOT \RAM1|memRAM~67_q\;
\RAM1|ALT_INV_memRAM~2674_combout\ <= NOT \RAM1|memRAM~2674_combout\;
\RAM1|ALT_INV_memRAM~2673_combout\ <= NOT \RAM1|memRAM~2673_combout\;
\RAM1|ALT_INV_memRAM~2672_combout\ <= NOT \RAM1|memRAM~2672_combout\;
\RAM1|ALT_INV_memRAM~2082_q\ <= NOT \RAM1|memRAM~2082_q\;
\RAM1|ALT_INV_memRAM~1954_q\ <= NOT \RAM1|memRAM~1954_q\;
\RAM1|ALT_INV_memRAM~1826_q\ <= NOT \RAM1|memRAM~1826_q\;
\RAM1|ALT_INV_memRAM~1698_q\ <= NOT \RAM1|memRAM~1698_q\;
\RAM1|ALT_INV_memRAM~2671_combout\ <= NOT \RAM1|memRAM~2671_combout\;
\RAM1|ALT_INV_memRAM~2050_q\ <= NOT \RAM1|memRAM~2050_q\;
\RAM1|ALT_INV_memRAM~1922_q\ <= NOT \RAM1|memRAM~1922_q\;
\RAM1|ALT_INV_memRAM~1794_q\ <= NOT \RAM1|memRAM~1794_q\;
\RAM1|ALT_INV_memRAM~1666_q\ <= NOT \RAM1|memRAM~1666_q\;
\RAM1|ALT_INV_memRAM~2670_combout\ <= NOT \RAM1|memRAM~2670_combout\;
\RAM1|ALT_INV_memRAM~2018_q\ <= NOT \RAM1|memRAM~2018_q\;
\RAM1|ALT_INV_memRAM~1890_q\ <= NOT \RAM1|memRAM~1890_q\;
\RAM1|ALT_INV_memRAM~1762_q\ <= NOT \RAM1|memRAM~1762_q\;
\RAM1|ALT_INV_memRAM~1634_q\ <= NOT \RAM1|memRAM~1634_q\;
\RAM1|ALT_INV_memRAM~2669_combout\ <= NOT \RAM1|memRAM~2669_combout\;
\RAM1|ALT_INV_memRAM~1986_q\ <= NOT \RAM1|memRAM~1986_q\;
\RAM1|ALT_INV_memRAM~1858_q\ <= NOT \RAM1|memRAM~1858_q\;
\RAM1|ALT_INV_memRAM~1730_q\ <= NOT \RAM1|memRAM~1730_q\;
\RAM1|ALT_INV_memRAM~1602_q\ <= NOT \RAM1|memRAM~1602_q\;
\RAM1|ALT_INV_memRAM~2668_combout\ <= NOT \RAM1|memRAM~2668_combout\;
\RAM1|ALT_INV_memRAM~2667_combout\ <= NOT \RAM1|memRAM~2667_combout\;
\RAM1|ALT_INV_memRAM~1570_q\ <= NOT \RAM1|memRAM~1570_q\;
\RAM1|ALT_INV_memRAM~1538_q\ <= NOT \RAM1|memRAM~1538_q\;
\RAM1|ALT_INV_memRAM~1506_q\ <= NOT \RAM1|memRAM~1506_q\;
\RAM1|ALT_INV_memRAM~1474_q\ <= NOT \RAM1|memRAM~1474_q\;
\RAM1|ALT_INV_memRAM~2666_combout\ <= NOT \RAM1|memRAM~2666_combout\;
\RAM1|ALT_INV_memRAM~1442_q\ <= NOT \RAM1|memRAM~1442_q\;
\RAM1|ALT_INV_memRAM~1410_q\ <= NOT \RAM1|memRAM~1410_q\;
\RAM1|ALT_INV_memRAM~1378_q\ <= NOT \RAM1|memRAM~1378_q\;
\RAM1|ALT_INV_memRAM~1346_q\ <= NOT \RAM1|memRAM~1346_q\;
\RAM1|ALT_INV_memRAM~2665_combout\ <= NOT \RAM1|memRAM~2665_combout\;
\RAM1|ALT_INV_memRAM~1314_q\ <= NOT \RAM1|memRAM~1314_q\;
\RAM1|ALT_INV_memRAM~1282_q\ <= NOT \RAM1|memRAM~1282_q\;
\RAM1|ALT_INV_memRAM~1250_q\ <= NOT \RAM1|memRAM~1250_q\;
\RAM1|ALT_INV_memRAM~1218_q\ <= NOT \RAM1|memRAM~1218_q\;
\RAM1|ALT_INV_memRAM~2664_combout\ <= NOT \RAM1|memRAM~2664_combout\;
\RAM1|ALT_INV_memRAM~1186_q\ <= NOT \RAM1|memRAM~1186_q\;
\RAM1|ALT_INV_memRAM~1154_q\ <= NOT \RAM1|memRAM~1154_q\;
\RAM1|ALT_INV_memRAM~1122_q\ <= NOT \RAM1|memRAM~1122_q\;
\RAM1|ALT_INV_memRAM~1090_q\ <= NOT \RAM1|memRAM~1090_q\;
\RAM1|ALT_INV_memRAM~2663_combout\ <= NOT \RAM1|memRAM~2663_combout\;
\RAM1|ALT_INV_memRAM~2662_combout\ <= NOT \RAM1|memRAM~2662_combout\;
\RAM1|ALT_INV_memRAM~1058_q\ <= NOT \RAM1|memRAM~1058_q\;
\RAM1|ALT_INV_memRAM~930_q\ <= NOT \RAM1|memRAM~930_q\;
\RAM1|ALT_INV_memRAM~802_q\ <= NOT \RAM1|memRAM~802_q\;
\RAM1|ALT_INV_memRAM~674_q\ <= NOT \RAM1|memRAM~674_q\;
\RAM1|ALT_INV_memRAM~2661_combout\ <= NOT \RAM1|memRAM~2661_combout\;
\RAM1|ALT_INV_memRAM~1026_q\ <= NOT \RAM1|memRAM~1026_q\;
\RAM1|ALT_INV_memRAM~898_q\ <= NOT \RAM1|memRAM~898_q\;
\RAM1|ALT_INV_memRAM~770_q\ <= NOT \RAM1|memRAM~770_q\;
\RAM1|ALT_INV_memRAM~642_q\ <= NOT \RAM1|memRAM~642_q\;
\RAM1|ALT_INV_memRAM~2660_combout\ <= NOT \RAM1|memRAM~2660_combout\;
\RAM1|ALT_INV_memRAM~994_q\ <= NOT \RAM1|memRAM~994_q\;
\RAM1|ALT_INV_memRAM~866_q\ <= NOT \RAM1|memRAM~866_q\;
\RAM1|ALT_INV_memRAM~738_q\ <= NOT \RAM1|memRAM~738_q\;
\RAM1|ALT_INV_memRAM~610_q\ <= NOT \RAM1|memRAM~610_q\;
\RAM1|ALT_INV_memRAM~2659_combout\ <= NOT \RAM1|memRAM~2659_combout\;
\RAM1|ALT_INV_memRAM~962_q\ <= NOT \RAM1|memRAM~962_q\;
\RAM1|ALT_INV_memRAM~834_q\ <= NOT \RAM1|memRAM~834_q\;
\RAM1|ALT_INV_memRAM~706_q\ <= NOT \RAM1|memRAM~706_q\;
\RAM1|ALT_INV_memRAM~578_q\ <= NOT \RAM1|memRAM~578_q\;
\RAM1|ALT_INV_memRAM~2658_combout\ <= NOT \RAM1|memRAM~2658_combout\;
\RAM1|ALT_INV_memRAM~2657_combout\ <= NOT \RAM1|memRAM~2657_combout\;
\RAM1|ALT_INV_memRAM~546_q\ <= NOT \RAM1|memRAM~546_q\;
\RAM1|ALT_INV_memRAM~418_q\ <= NOT \RAM1|memRAM~418_q\;
\RAM1|ALT_INV_memRAM~290_q\ <= NOT \RAM1|memRAM~290_q\;
\RAM1|ALT_INV_memRAM~162_q\ <= NOT \RAM1|memRAM~162_q\;
\RAM1|ALT_INV_memRAM~2656_combout\ <= NOT \RAM1|memRAM~2656_combout\;
\RAM1|ALT_INV_memRAM~514_q\ <= NOT \RAM1|memRAM~514_q\;
\RAM1|ALT_INV_memRAM~386_q\ <= NOT \RAM1|memRAM~386_q\;
\RAM1|ALT_INV_memRAM~258_q\ <= NOT \RAM1|memRAM~258_q\;
\RAM1|ALT_INV_memRAM~130_q\ <= NOT \RAM1|memRAM~130_q\;
\RAM1|ALT_INV_memRAM~2655_combout\ <= NOT \RAM1|memRAM~2655_combout\;
\RAM1|ALT_INV_memRAM~482_q\ <= NOT \RAM1|memRAM~482_q\;
\RAM1|ALT_INV_memRAM~354_q\ <= NOT \RAM1|memRAM~354_q\;
\RAM1|ALT_INV_memRAM~226_q\ <= NOT \RAM1|memRAM~226_q\;
\RAM1|ALT_INV_memRAM~98_q\ <= NOT \RAM1|memRAM~98_q\;
\RAM1|ALT_INV_memRAM~2654_combout\ <= NOT \RAM1|memRAM~2654_combout\;
\RAM1|ALT_INV_memRAM~450_q\ <= NOT \RAM1|memRAM~450_q\;
\RAM1|ALT_INV_memRAM~322_q\ <= NOT \RAM1|memRAM~322_q\;
\RAM1|ALT_INV_memRAM~194_q\ <= NOT \RAM1|memRAM~194_q\;
\RAM1|ALT_INV_memRAM~66_q\ <= NOT \RAM1|memRAM~66_q\;
\MUX_ULA_MEM|ALT_INV_saida_MUX[26]~27_combout\ <= NOT \MUX_ULA_MEM|saida_MUX[26]~27_combout\;
\RAM1|ALT_INV_memRAM~2653_combout\ <= NOT \RAM1|memRAM~2653_combout\;
\RAM1|ALT_INV_memRAM~2652_combout\ <= NOT \RAM1|memRAM~2652_combout\;
\RAM1|ALT_INV_memRAM~2651_combout\ <= NOT \RAM1|memRAM~2651_combout\;
\RAM1|ALT_INV_memRAM~2081_q\ <= NOT \RAM1|memRAM~2081_q\;
\RAM1|ALT_INV_memRAM~1569_q\ <= NOT \RAM1|memRAM~1569_q\;
\RAM1|ALT_INV_memRAM~1057_q\ <= NOT \RAM1|memRAM~1057_q\;
\RAM1|ALT_INV_memRAM~545_q\ <= NOT \RAM1|memRAM~545_q\;
\RAM1|ALT_INV_memRAM~2650_combout\ <= NOT \RAM1|memRAM~2650_combout\;
\RAM1|ALT_INV_memRAM~2049_q\ <= NOT \RAM1|memRAM~2049_q\;
\RAM1|ALT_INV_memRAM~1537_q\ <= NOT \RAM1|memRAM~1537_q\;
\RAM1|ALT_INV_memRAM~1025_q\ <= NOT \RAM1|memRAM~1025_q\;
\RAM1|ALT_INV_memRAM~513_q\ <= NOT \RAM1|memRAM~513_q\;
\RAM1|ALT_INV_memRAM~2649_combout\ <= NOT \RAM1|memRAM~2649_combout\;
\RAM1|ALT_INV_memRAM~2017_q\ <= NOT \RAM1|memRAM~2017_q\;
\RAM1|ALT_INV_memRAM~1505_q\ <= NOT \RAM1|memRAM~1505_q\;
\RAM1|ALT_INV_memRAM~993_q\ <= NOT \RAM1|memRAM~993_q\;
\RAM1|ALT_INV_memRAM~481_q\ <= NOT \RAM1|memRAM~481_q\;
\RAM1|ALT_INV_memRAM~2648_combout\ <= NOT \RAM1|memRAM~2648_combout\;
\RAM1|ALT_INV_memRAM~1985_q\ <= NOT \RAM1|memRAM~1985_q\;
\RAM1|ALT_INV_memRAM~1473_q\ <= NOT \RAM1|memRAM~1473_q\;
\RAM1|ALT_INV_memRAM~961_q\ <= NOT \RAM1|memRAM~961_q\;
\RAM1|ALT_INV_memRAM~449_q\ <= NOT \RAM1|memRAM~449_q\;
\RAM1|ALT_INV_memRAM~2647_combout\ <= NOT \RAM1|memRAM~2647_combout\;
\RAM1|ALT_INV_memRAM~2646_combout\ <= NOT \RAM1|memRAM~2646_combout\;
\RAM1|ALT_INV_memRAM~1953_q\ <= NOT \RAM1|memRAM~1953_q\;
\RAM1|ALT_INV_memRAM~1921_q\ <= NOT \RAM1|memRAM~1921_q\;
\RAM1|ALT_INV_memRAM~1889_q\ <= NOT \RAM1|memRAM~1889_q\;
\RAM1|ALT_INV_memRAM~1857_q\ <= NOT \RAM1|memRAM~1857_q\;
\RAM1|ALT_INV_memRAM~2645_combout\ <= NOT \RAM1|memRAM~2645_combout\;
\RAM1|ALT_INV_memRAM~1441_q\ <= NOT \RAM1|memRAM~1441_q\;
\RAM1|ALT_INV_memRAM~1409_q\ <= NOT \RAM1|memRAM~1409_q\;
\RAM1|ALT_INV_memRAM~1377_q\ <= NOT \RAM1|memRAM~1377_q\;
\RAM1|ALT_INV_memRAM~1345_q\ <= NOT \RAM1|memRAM~1345_q\;
\RAM1|ALT_INV_memRAM~2644_combout\ <= NOT \RAM1|memRAM~2644_combout\;
\RAM1|ALT_INV_memRAM~929_q\ <= NOT \RAM1|memRAM~929_q\;
\RAM1|ALT_INV_memRAM~897_q\ <= NOT \RAM1|memRAM~897_q\;
\RAM1|ALT_INV_memRAM~865_q\ <= NOT \RAM1|memRAM~865_q\;
\RAM1|ALT_INV_memRAM~833_q\ <= NOT \RAM1|memRAM~833_q\;
\RAM1|ALT_INV_memRAM~2643_combout\ <= NOT \RAM1|memRAM~2643_combout\;
\RAM1|ALT_INV_memRAM~417_q\ <= NOT \RAM1|memRAM~417_q\;
\RAM1|ALT_INV_memRAM~385_q\ <= NOT \RAM1|memRAM~385_q\;
\RAM1|ALT_INV_memRAM~353_q\ <= NOT \RAM1|memRAM~353_q\;
\RAM1|ALT_INV_memRAM~321_q\ <= NOT \RAM1|memRAM~321_q\;
\RAM1|ALT_INV_memRAM~2642_combout\ <= NOT \RAM1|memRAM~2642_combout\;
\RAM1|ALT_INV_memRAM~2641_combout\ <= NOT \RAM1|memRAM~2641_combout\;
\RAM1|ALT_INV_memRAM~1825_q\ <= NOT \RAM1|memRAM~1825_q\;
\RAM1|ALT_INV_memRAM~1793_q\ <= NOT \RAM1|memRAM~1793_q\;
\RAM1|ALT_INV_memRAM~1761_q\ <= NOT \RAM1|memRAM~1761_q\;
\RAM1|ALT_INV_memRAM~1729_q\ <= NOT \RAM1|memRAM~1729_q\;
\RAM1|ALT_INV_memRAM~2640_combout\ <= NOT \RAM1|memRAM~2640_combout\;
\RAM1|ALT_INV_memRAM~1313_q\ <= NOT \RAM1|memRAM~1313_q\;
\RAM1|ALT_INV_memRAM~1281_q\ <= NOT \RAM1|memRAM~1281_q\;
\RAM1|ALT_INV_memRAM~1249_q\ <= NOT \RAM1|memRAM~1249_q\;
\RAM1|ALT_INV_memRAM~1217_q\ <= NOT \RAM1|memRAM~1217_q\;
\RAM1|ALT_INV_memRAM~2639_combout\ <= NOT \RAM1|memRAM~2639_combout\;
\RAM1|ALT_INV_memRAM~801_q\ <= NOT \RAM1|memRAM~801_q\;
\RAM1|ALT_INV_memRAM~769_q\ <= NOT \RAM1|memRAM~769_q\;
\RAM1|ALT_INV_memRAM~737_q\ <= NOT \RAM1|memRAM~737_q\;
\RAM1|ALT_INV_memRAM~705_q\ <= NOT \RAM1|memRAM~705_q\;
\RAM1|ALT_INV_memRAM~2638_combout\ <= NOT \RAM1|memRAM~2638_combout\;
\RAM1|ALT_INV_memRAM~289_q\ <= NOT \RAM1|memRAM~289_q\;
\RAM1|ALT_INV_memRAM~257_q\ <= NOT \RAM1|memRAM~257_q\;
\RAM1|ALT_INV_memRAM~225_q\ <= NOT \RAM1|memRAM~225_q\;
\RAM1|ALT_INV_memRAM~193_q\ <= NOT \RAM1|memRAM~193_q\;
\RAM1|ALT_INV_memRAM~2637_combout\ <= NOT \RAM1|memRAM~2637_combout\;
\RAM1|ALT_INV_memRAM~2636_combout\ <= NOT \RAM1|memRAM~2636_combout\;
\RAM1|ALT_INV_memRAM~1697_q\ <= NOT \RAM1|memRAM~1697_q\;
\RAM1|ALT_INV_memRAM~1665_q\ <= NOT \RAM1|memRAM~1665_q\;
\RAM1|ALT_INV_memRAM~1633_q\ <= NOT \RAM1|memRAM~1633_q\;
\RAM1|ALT_INV_memRAM~1601_q\ <= NOT \RAM1|memRAM~1601_q\;
\RAM1|ALT_INV_memRAM~2635_combout\ <= NOT \RAM1|memRAM~2635_combout\;
\RAM1|ALT_INV_memRAM~1185_q\ <= NOT \RAM1|memRAM~1185_q\;
\RAM1|ALT_INV_memRAM~1153_q\ <= NOT \RAM1|memRAM~1153_q\;
\RAM1|ALT_INV_memRAM~1121_q\ <= NOT \RAM1|memRAM~1121_q\;
\RAM1|ALT_INV_memRAM~1089_q\ <= NOT \RAM1|memRAM~1089_q\;
\RAM1|ALT_INV_memRAM~2634_combout\ <= NOT \RAM1|memRAM~2634_combout\;
\RAM1|ALT_INV_memRAM~673_q\ <= NOT \RAM1|memRAM~673_q\;
\RAM1|ALT_INV_memRAM~641_q\ <= NOT \RAM1|memRAM~641_q\;
\RAM1|ALT_INV_memRAM~609_q\ <= NOT \RAM1|memRAM~609_q\;
\RAM1|ALT_INV_memRAM~577_q\ <= NOT \RAM1|memRAM~577_q\;
\RAM1|ALT_INV_memRAM~2633_combout\ <= NOT \RAM1|memRAM~2633_combout\;
\RAM1|ALT_INV_memRAM~161_q\ <= NOT \RAM1|memRAM~161_q\;
\RAM1|ALT_INV_memRAM~129_q\ <= NOT \RAM1|memRAM~129_q\;
\RAM1|ALT_INV_memRAM~97_q\ <= NOT \RAM1|memRAM~97_q\;
\RAM1|ALT_INV_memRAM~65_q\ <= NOT \RAM1|memRAM~65_q\;
\MUX_ULA_MEM|ALT_INV_saida_MUX[25]~25_combout\ <= NOT \MUX_ULA_MEM|saida_MUX[25]~25_combout\;
\RAM1|ALT_INV_memRAM~2632_combout\ <= NOT \RAM1|memRAM~2632_combout\;
\RAM1|ALT_INV_memRAM~2631_combout\ <= NOT \RAM1|memRAM~2631_combout\;
\RAM1|ALT_INV_memRAM~2630_combout\ <= NOT \RAM1|memRAM~2630_combout\;
\RAM1|ALT_INV_memRAM~2080_q\ <= NOT \RAM1|memRAM~2080_q\;
\RAM1|ALT_INV_memRAM~1952_q\ <= NOT \RAM1|memRAM~1952_q\;
\RAM1|ALT_INV_memRAM~1824_q\ <= NOT \RAM1|memRAM~1824_q\;
\RAM1|ALT_INV_memRAM~1696_q\ <= NOT \RAM1|memRAM~1696_q\;
\RAM1|ALT_INV_memRAM~2629_combout\ <= NOT \RAM1|memRAM~2629_combout\;
\RAM1|ALT_INV_memRAM~1568_q\ <= NOT \RAM1|memRAM~1568_q\;
\RAM1|ALT_INV_memRAM~1440_q\ <= NOT \RAM1|memRAM~1440_q\;
\RAM1|ALT_INV_memRAM~1312_q\ <= NOT \RAM1|memRAM~1312_q\;
\RAM1|ALT_INV_memRAM~1184_q\ <= NOT \RAM1|memRAM~1184_q\;
\RAM1|ALT_INV_memRAM~2628_combout\ <= NOT \RAM1|memRAM~2628_combout\;
\RAM1|ALT_INV_memRAM~1056_q\ <= NOT \RAM1|memRAM~1056_q\;
\RAM1|ALT_INV_memRAM~928_q\ <= NOT \RAM1|memRAM~928_q\;
\RAM1|ALT_INV_memRAM~800_q\ <= NOT \RAM1|memRAM~800_q\;
\RAM1|ALT_INV_memRAM~672_q\ <= NOT \RAM1|memRAM~672_q\;
\RAM1|ALT_INV_memRAM~2627_combout\ <= NOT \RAM1|memRAM~2627_combout\;
\RAM1|ALT_INV_memRAM~544_q\ <= NOT \RAM1|memRAM~544_q\;
\RAM1|ALT_INV_memRAM~416_q\ <= NOT \RAM1|memRAM~416_q\;
\RAM1|ALT_INV_memRAM~288_q\ <= NOT \RAM1|memRAM~288_q\;
\RAM1|ALT_INV_memRAM~160_q\ <= NOT \RAM1|memRAM~160_q\;
\RAM1|ALT_INV_memRAM~2626_combout\ <= NOT \RAM1|memRAM~2626_combout\;
\RAM1|ALT_INV_memRAM~2625_combout\ <= NOT \RAM1|memRAM~2625_combout\;
\RAM1|ALT_INV_memRAM~2048_q\ <= NOT \RAM1|memRAM~2048_q\;
\RAM1|ALT_INV_memRAM~1536_q\ <= NOT \RAM1|memRAM~1536_q\;
\RAM1|ALT_INV_memRAM~1024_q\ <= NOT \RAM1|memRAM~1024_q\;
\RAM1|ALT_INV_memRAM~512_q\ <= NOT \RAM1|memRAM~512_q\;
\RAM1|ALT_INV_memRAM~2624_combout\ <= NOT \RAM1|memRAM~2624_combout\;
\RAM1|ALT_INV_memRAM~1920_q\ <= NOT \RAM1|memRAM~1920_q\;
\RAM1|ALT_INV_memRAM~1408_q\ <= NOT \RAM1|memRAM~1408_q\;
\RAM1|ALT_INV_memRAM~896_q\ <= NOT \RAM1|memRAM~896_q\;
\RAM1|ALT_INV_memRAM~384_q\ <= NOT \RAM1|memRAM~384_q\;
\RAM1|ALT_INV_memRAM~2623_combout\ <= NOT \RAM1|memRAM~2623_combout\;
\RAM1|ALT_INV_memRAM~1792_q\ <= NOT \RAM1|memRAM~1792_q\;
\RAM1|ALT_INV_memRAM~1280_q\ <= NOT \RAM1|memRAM~1280_q\;
\RAM1|ALT_INV_memRAM~768_q\ <= NOT \RAM1|memRAM~768_q\;
\RAM1|ALT_INV_memRAM~256_q\ <= NOT \RAM1|memRAM~256_q\;
\RAM1|ALT_INV_memRAM~2622_combout\ <= NOT \RAM1|memRAM~2622_combout\;
\RAM1|ALT_INV_memRAM~1664_q\ <= NOT \RAM1|memRAM~1664_q\;
\RAM1|ALT_INV_memRAM~1152_q\ <= NOT \RAM1|memRAM~1152_q\;
\RAM1|ALT_INV_memRAM~640_q\ <= NOT \RAM1|memRAM~640_q\;
\RAM1|ALT_INV_memRAM~128_q\ <= NOT \RAM1|memRAM~128_q\;
\RAM1|ALT_INV_memRAM~2621_combout\ <= NOT \RAM1|memRAM~2621_combout\;
\RAM1|ALT_INV_memRAM~2620_combout\ <= NOT \RAM1|memRAM~2620_combout\;
\RAM1|ALT_INV_memRAM~2016_q\ <= NOT \RAM1|memRAM~2016_q\;
\RAM1|ALT_INV_memRAM~1504_q\ <= NOT \RAM1|memRAM~1504_q\;
\RAM1|ALT_INV_memRAM~992_q\ <= NOT \RAM1|memRAM~992_q\;
\RAM1|ALT_INV_memRAM~480_q\ <= NOT \RAM1|memRAM~480_q\;
\RAM1|ALT_INV_memRAM~2619_combout\ <= NOT \RAM1|memRAM~2619_combout\;
\RAM1|ALT_INV_memRAM~1888_q\ <= NOT \RAM1|memRAM~1888_q\;
\RAM1|ALT_INV_memRAM~1376_q\ <= NOT \RAM1|memRAM~1376_q\;
\RAM1|ALT_INV_memRAM~864_q\ <= NOT \RAM1|memRAM~864_q\;
\RAM1|ALT_INV_memRAM~352_q\ <= NOT \RAM1|memRAM~352_q\;
\RAM1|ALT_INV_memRAM~2618_combout\ <= NOT \RAM1|memRAM~2618_combout\;
\RAM1|ALT_INV_memRAM~1760_q\ <= NOT \RAM1|memRAM~1760_q\;
\RAM1|ALT_INV_memRAM~1248_q\ <= NOT \RAM1|memRAM~1248_q\;
\RAM1|ALT_INV_memRAM~736_q\ <= NOT \RAM1|memRAM~736_q\;
\RAM1|ALT_INV_memRAM~224_q\ <= NOT \RAM1|memRAM~224_q\;
\RAM1|ALT_INV_memRAM~2617_combout\ <= NOT \RAM1|memRAM~2617_combout\;
\RAM1|ALT_INV_memRAM~1632_q\ <= NOT \RAM1|memRAM~1632_q\;
\RAM1|ALT_INV_memRAM~1120_q\ <= NOT \RAM1|memRAM~1120_q\;
\RAM1|ALT_INV_memRAM~608_q\ <= NOT \RAM1|memRAM~608_q\;
\RAM1|ALT_INV_memRAM~96_q\ <= NOT \RAM1|memRAM~96_q\;
\RAM1|ALT_INV_memRAM~2616_combout\ <= NOT \RAM1|memRAM~2616_combout\;
\RAM1|ALT_INV_memRAM~2615_combout\ <= NOT \RAM1|memRAM~2615_combout\;
\RAM1|ALT_INV_memRAM~1984_q\ <= NOT \RAM1|memRAM~1984_q\;
\RAM1|ALT_INV_memRAM~1472_q\ <= NOT \RAM1|memRAM~1472_q\;
\RAM1|ALT_INV_memRAM~960_q\ <= NOT \RAM1|memRAM~960_q\;
\RAM1|ALT_INV_memRAM~448_q\ <= NOT \RAM1|memRAM~448_q\;
\RAM1|ALT_INV_memRAM~2614_combout\ <= NOT \RAM1|memRAM~2614_combout\;
\RAM1|ALT_INV_memRAM~1856_q\ <= NOT \RAM1|memRAM~1856_q\;
\RAM1|ALT_INV_memRAM~1344_q\ <= NOT \RAM1|memRAM~1344_q\;
\RAM1|ALT_INV_memRAM~832_q\ <= NOT \RAM1|memRAM~832_q\;
\RAM1|ALT_INV_memRAM~320_q\ <= NOT \RAM1|memRAM~320_q\;
\RAM1|ALT_INV_memRAM~2613_combout\ <= NOT \RAM1|memRAM~2613_combout\;
\RAM1|ALT_INV_memRAM~1728_q\ <= NOT \RAM1|memRAM~1728_q\;
\RAM1|ALT_INV_memRAM~1216_q\ <= NOT \RAM1|memRAM~1216_q\;
\RAM1|ALT_INV_memRAM~704_q\ <= NOT \RAM1|memRAM~704_q\;
\RAM1|ALT_INV_memRAM~192_q\ <= NOT \RAM1|memRAM~192_q\;
\RAM1|ALT_INV_memRAM~2612_combout\ <= NOT \RAM1|memRAM~2612_combout\;
\RAM1|ALT_INV_memRAM~1600_q\ <= NOT \RAM1|memRAM~1600_q\;
\RAM1|ALT_INV_memRAM~1088_q\ <= NOT \RAM1|memRAM~1088_q\;
\RAM1|ALT_INV_memRAM~576_q\ <= NOT \RAM1|memRAM~576_q\;
\RAM1|ALT_INV_memRAM~64_q\ <= NOT \RAM1|memRAM~64_q\;
\RAM1|ALT_INV_memRAM~2611_combout\ <= NOT \RAM1|memRAM~2611_combout\;
\RAM1|ALT_INV_memRAM~2610_combout\ <= NOT \RAM1|memRAM~2610_combout\;
\RAM1|ALT_INV_memRAM~2609_combout\ <= NOT \RAM1|memRAM~2609_combout\;
\RAM1|ALT_INV_memRAM~2079_q\ <= NOT \RAM1|memRAM~2079_q\;
\RAM1|ALT_INV_memRAM~1951_q\ <= NOT \RAM1|memRAM~1951_q\;
\RAM1|ALT_INV_memRAM~1823_q\ <= NOT \RAM1|memRAM~1823_q\;
\RAM1|ALT_INV_memRAM~1695_q\ <= NOT \RAM1|memRAM~1695_q\;
\RAM1|ALT_INV_memRAM~2608_combout\ <= NOT \RAM1|memRAM~2608_combout\;
\RAM1|ALT_INV_memRAM~2047_q\ <= NOT \RAM1|memRAM~2047_q\;
\RAM1|ALT_INV_memRAM~1919_q\ <= NOT \RAM1|memRAM~1919_q\;
\RAM1|ALT_INV_memRAM~1791_q\ <= NOT \RAM1|memRAM~1791_q\;
\RAM1|ALT_INV_memRAM~1663_q\ <= NOT \RAM1|memRAM~1663_q\;
\RAM1|ALT_INV_memRAM~2607_combout\ <= NOT \RAM1|memRAM~2607_combout\;
\RAM1|ALT_INV_memRAM~2015_q\ <= NOT \RAM1|memRAM~2015_q\;
\RAM1|ALT_INV_memRAM~1887_q\ <= NOT \RAM1|memRAM~1887_q\;
\RAM1|ALT_INV_memRAM~1759_q\ <= NOT \RAM1|memRAM~1759_q\;
\RAM1|ALT_INV_memRAM~1631_q\ <= NOT \RAM1|memRAM~1631_q\;
\RAM1|ALT_INV_memRAM~2606_combout\ <= NOT \RAM1|memRAM~2606_combout\;
\RAM1|ALT_INV_memRAM~1983_q\ <= NOT \RAM1|memRAM~1983_q\;
\RAM1|ALT_INV_memRAM~1855_q\ <= NOT \RAM1|memRAM~1855_q\;
\RAM1|ALT_INV_memRAM~1727_q\ <= NOT \RAM1|memRAM~1727_q\;
\RAM1|ALT_INV_memRAM~1599_q\ <= NOT \RAM1|memRAM~1599_q\;
\RAM1|ALT_INV_memRAM~2605_combout\ <= NOT \RAM1|memRAM~2605_combout\;
\RAM1|ALT_INV_memRAM~2604_combout\ <= NOT \RAM1|memRAM~2604_combout\;
\RAM1|ALT_INV_memRAM~1567_q\ <= NOT \RAM1|memRAM~1567_q\;
\RAM1|ALT_INV_memRAM~1535_q\ <= NOT \RAM1|memRAM~1535_q\;
\RAM1|ALT_INV_memRAM~1503_q\ <= NOT \RAM1|memRAM~1503_q\;
\RAM1|ALT_INV_memRAM~1471_q\ <= NOT \RAM1|memRAM~1471_q\;
\RAM1|ALT_INV_memRAM~2603_combout\ <= NOT \RAM1|memRAM~2603_combout\;
\RAM1|ALT_INV_memRAM~1439_q\ <= NOT \RAM1|memRAM~1439_q\;
\RAM1|ALT_INV_memRAM~1407_q\ <= NOT \RAM1|memRAM~1407_q\;
\RAM1|ALT_INV_memRAM~1375_q\ <= NOT \RAM1|memRAM~1375_q\;
\RAM1|ALT_INV_memRAM~1343_q\ <= NOT \RAM1|memRAM~1343_q\;
\RAM1|ALT_INV_memRAM~2602_combout\ <= NOT \RAM1|memRAM~2602_combout\;
\RAM1|ALT_INV_memRAM~1311_q\ <= NOT \RAM1|memRAM~1311_q\;
\RAM1|ALT_INV_memRAM~1279_q\ <= NOT \RAM1|memRAM~1279_q\;
\RAM1|ALT_INV_memRAM~1247_q\ <= NOT \RAM1|memRAM~1247_q\;
\RAM1|ALT_INV_memRAM~1215_q\ <= NOT \RAM1|memRAM~1215_q\;
\RAM1|ALT_INV_memRAM~2601_combout\ <= NOT \RAM1|memRAM~2601_combout\;
\RAM1|ALT_INV_memRAM~1183_q\ <= NOT \RAM1|memRAM~1183_q\;
\RAM1|ALT_INV_memRAM~1151_q\ <= NOT \RAM1|memRAM~1151_q\;
\RAM1|ALT_INV_memRAM~1119_q\ <= NOT \RAM1|memRAM~1119_q\;
\RAM1|ALT_INV_memRAM~1087_q\ <= NOT \RAM1|memRAM~1087_q\;
\RAM1|ALT_INV_memRAM~2600_combout\ <= NOT \RAM1|memRAM~2600_combout\;
\RAM1|ALT_INV_memRAM~2599_combout\ <= NOT \RAM1|memRAM~2599_combout\;
\RAM1|ALT_INV_memRAM~1055_q\ <= NOT \RAM1|memRAM~1055_q\;
\RAM1|ALT_INV_memRAM~927_q\ <= NOT \RAM1|memRAM~927_q\;
\RAM1|ALT_INV_memRAM~799_q\ <= NOT \RAM1|memRAM~799_q\;
\RAM1|ALT_INV_memRAM~671_q\ <= NOT \RAM1|memRAM~671_q\;
\RAM1|ALT_INV_memRAM~2598_combout\ <= NOT \RAM1|memRAM~2598_combout\;
\RAM1|ALT_INV_memRAM~1023_q\ <= NOT \RAM1|memRAM~1023_q\;
\RAM1|ALT_INV_memRAM~895_q\ <= NOT \RAM1|memRAM~895_q\;
\RAM1|ALT_INV_memRAM~767_q\ <= NOT \RAM1|memRAM~767_q\;
\RAM1|ALT_INV_memRAM~639_q\ <= NOT \RAM1|memRAM~639_q\;
\RAM1|ALT_INV_memRAM~2597_combout\ <= NOT \RAM1|memRAM~2597_combout\;
\RAM1|ALT_INV_memRAM~991_q\ <= NOT \RAM1|memRAM~991_q\;
\RAM1|ALT_INV_memRAM~863_q\ <= NOT \RAM1|memRAM~863_q\;
\RAM1|ALT_INV_memRAM~735_q\ <= NOT \RAM1|memRAM~735_q\;
\RAM1|ALT_INV_memRAM~607_q\ <= NOT \RAM1|memRAM~607_q\;
\RAM1|ALT_INV_memRAM~2596_combout\ <= NOT \RAM1|memRAM~2596_combout\;
\RAM1|ALT_INV_memRAM~959_q\ <= NOT \RAM1|memRAM~959_q\;
\RAM1|ALT_INV_memRAM~831_q\ <= NOT \RAM1|memRAM~831_q\;
\RAM1|ALT_INV_memRAM~703_q\ <= NOT \RAM1|memRAM~703_q\;
\RAM1|ALT_INV_memRAM~575_q\ <= NOT \RAM1|memRAM~575_q\;
\RAM1|ALT_INV_memRAM~2595_combout\ <= NOT \RAM1|memRAM~2595_combout\;
\RAM1|ALT_INV_memRAM~2594_combout\ <= NOT \RAM1|memRAM~2594_combout\;
\RAM1|ALT_INV_memRAM~543_q\ <= NOT \RAM1|memRAM~543_q\;
\RAM1|ALT_INV_memRAM~415_q\ <= NOT \RAM1|memRAM~415_q\;
\RAM1|ALT_INV_memRAM~287_q\ <= NOT \RAM1|memRAM~287_q\;
\RAM1|ALT_INV_memRAM~159_q\ <= NOT \RAM1|memRAM~159_q\;
\RAM1|ALT_INV_memRAM~2593_combout\ <= NOT \RAM1|memRAM~2593_combout\;
\RAM1|ALT_INV_memRAM~511_q\ <= NOT \RAM1|memRAM~511_q\;
\RAM1|ALT_INV_memRAM~383_q\ <= NOT \RAM1|memRAM~383_q\;
\RAM1|ALT_INV_memRAM~255_q\ <= NOT \RAM1|memRAM~255_q\;
\RAM1|ALT_INV_memRAM~127_q\ <= NOT \RAM1|memRAM~127_q\;
\RAM1|ALT_INV_memRAM~2592_combout\ <= NOT \RAM1|memRAM~2592_combout\;
\RAM1|ALT_INV_memRAM~479_q\ <= NOT \RAM1|memRAM~479_q\;
\RAM1|ALT_INV_memRAM~351_q\ <= NOT \RAM1|memRAM~351_q\;
\RAM1|ALT_INV_memRAM~223_q\ <= NOT \RAM1|memRAM~223_q\;
\RAM1|ALT_INV_memRAM~95_q\ <= NOT \RAM1|memRAM~95_q\;
\RAM1|ALT_INV_memRAM~2591_combout\ <= NOT \RAM1|memRAM~2591_combout\;
\RAM1|ALT_INV_memRAM~447_q\ <= NOT \RAM1|memRAM~447_q\;
\RAM1|ALT_INV_memRAM~319_q\ <= NOT \RAM1|memRAM~319_q\;
\RAM1|ALT_INV_memRAM~191_q\ <= NOT \RAM1|memRAM~191_q\;
\RAM1|ALT_INV_memRAM~63_q\ <= NOT \RAM1|memRAM~63_q\;
\RAM1|ALT_INV_memRAM~2590_combout\ <= NOT \RAM1|memRAM~2590_combout\;
\RAM1|ALT_INV_memRAM~2589_combout\ <= NOT \RAM1|memRAM~2589_combout\;
\RAM1|ALT_INV_memRAM~2588_combout\ <= NOT \RAM1|memRAM~2588_combout\;
\RAM1|ALT_INV_memRAM~2078_q\ <= NOT \RAM1|memRAM~2078_q\;
\RAM1|ALT_INV_memRAM~1566_q\ <= NOT \RAM1|memRAM~1566_q\;
\RAM1|ALT_INV_memRAM~1054_q\ <= NOT \RAM1|memRAM~1054_q\;
\RAM1|ALT_INV_memRAM~542_q\ <= NOT \RAM1|memRAM~542_q\;
\RAM1|ALT_INV_memRAM~2587_combout\ <= NOT \RAM1|memRAM~2587_combout\;
\RAM1|ALT_INV_memRAM~2046_q\ <= NOT \RAM1|memRAM~2046_q\;
\RAM1|ALT_INV_memRAM~1534_q\ <= NOT \RAM1|memRAM~1534_q\;
\RAM1|ALT_INV_memRAM~1022_q\ <= NOT \RAM1|memRAM~1022_q\;
\RAM1|ALT_INV_memRAM~510_q\ <= NOT \RAM1|memRAM~510_q\;
\RAM1|ALT_INV_memRAM~2586_combout\ <= NOT \RAM1|memRAM~2586_combout\;
\RAM1|ALT_INV_memRAM~2014_q\ <= NOT \RAM1|memRAM~2014_q\;
\RAM1|ALT_INV_memRAM~1502_q\ <= NOT \RAM1|memRAM~1502_q\;
\RAM1|ALT_INV_memRAM~990_q\ <= NOT \RAM1|memRAM~990_q\;
\RAM1|ALT_INV_memRAM~478_q\ <= NOT \RAM1|memRAM~478_q\;
\RAM1|ALT_INV_memRAM~2585_combout\ <= NOT \RAM1|memRAM~2585_combout\;
\RAM1|ALT_INV_memRAM~1982_q\ <= NOT \RAM1|memRAM~1982_q\;
\RAM1|ALT_INV_memRAM~1470_q\ <= NOT \RAM1|memRAM~1470_q\;
\RAM1|ALT_INV_memRAM~958_q\ <= NOT \RAM1|memRAM~958_q\;
\RAM1|ALT_INV_memRAM~446_q\ <= NOT \RAM1|memRAM~446_q\;
\RAM1|ALT_INV_memRAM~2584_combout\ <= NOT \RAM1|memRAM~2584_combout\;
\RAM1|ALT_INV_memRAM~2583_combout\ <= NOT \RAM1|memRAM~2583_combout\;
\RAM1|ALT_INV_memRAM~1950_q\ <= NOT \RAM1|memRAM~1950_q\;
\RAM1|ALT_INV_memRAM~1918_q\ <= NOT \RAM1|memRAM~1918_q\;
\RAM1|ALT_INV_memRAM~1886_q\ <= NOT \RAM1|memRAM~1886_q\;
\RAM1|ALT_INV_memRAM~1854_q\ <= NOT \RAM1|memRAM~1854_q\;
\RAM1|ALT_INV_memRAM~2582_combout\ <= NOT \RAM1|memRAM~2582_combout\;
\RAM1|ALT_INV_memRAM~1438_q\ <= NOT \RAM1|memRAM~1438_q\;
\RAM1|ALT_INV_memRAM~1406_q\ <= NOT \RAM1|memRAM~1406_q\;
\RAM1|ALT_INV_memRAM~1374_q\ <= NOT \RAM1|memRAM~1374_q\;
\RAM1|ALT_INV_memRAM~1342_q\ <= NOT \RAM1|memRAM~1342_q\;
\RAM1|ALT_INV_memRAM~2581_combout\ <= NOT \RAM1|memRAM~2581_combout\;
\RAM1|ALT_INV_memRAM~926_q\ <= NOT \RAM1|memRAM~926_q\;
\RAM1|ALT_INV_memRAM~894_q\ <= NOT \RAM1|memRAM~894_q\;
\RAM1|ALT_INV_memRAM~862_q\ <= NOT \RAM1|memRAM~862_q\;
\RAM1|ALT_INV_memRAM~830_q\ <= NOT \RAM1|memRAM~830_q\;
\RAM1|ALT_INV_memRAM~2580_combout\ <= NOT \RAM1|memRAM~2580_combout\;
\RAM1|ALT_INV_memRAM~414_q\ <= NOT \RAM1|memRAM~414_q\;
\RAM1|ALT_INV_memRAM~382_q\ <= NOT \RAM1|memRAM~382_q\;
\RAM1|ALT_INV_memRAM~350_q\ <= NOT \RAM1|memRAM~350_q\;
\RAM1|ALT_INV_memRAM~318_q\ <= NOT \RAM1|memRAM~318_q\;
\RAM1|ALT_INV_memRAM~2579_combout\ <= NOT \RAM1|memRAM~2579_combout\;
\RAM1|ALT_INV_memRAM~2578_combout\ <= NOT \RAM1|memRAM~2578_combout\;
\RAM1|ALT_INV_memRAM~1822_q\ <= NOT \RAM1|memRAM~1822_q\;
\RAM1|ALT_INV_memRAM~1790_q\ <= NOT \RAM1|memRAM~1790_q\;
\RAM1|ALT_INV_memRAM~1758_q\ <= NOT \RAM1|memRAM~1758_q\;
\RAM1|ALT_INV_memRAM~1726_q\ <= NOT \RAM1|memRAM~1726_q\;
\RAM1|ALT_INV_memRAM~2577_combout\ <= NOT \RAM1|memRAM~2577_combout\;
\RAM1|ALT_INV_memRAM~1310_q\ <= NOT \RAM1|memRAM~1310_q\;
\RAM1|ALT_INV_memRAM~1278_q\ <= NOT \RAM1|memRAM~1278_q\;
\RAM1|ALT_INV_memRAM~1246_q\ <= NOT \RAM1|memRAM~1246_q\;
\RAM1|ALT_INV_memRAM~1214_q\ <= NOT \RAM1|memRAM~1214_q\;
\RAM1|ALT_INV_memRAM~2576_combout\ <= NOT \RAM1|memRAM~2576_combout\;
\RAM1|ALT_INV_memRAM~798_q\ <= NOT \RAM1|memRAM~798_q\;
\RAM1|ALT_INV_memRAM~766_q\ <= NOT \RAM1|memRAM~766_q\;
\RAM1|ALT_INV_memRAM~734_q\ <= NOT \RAM1|memRAM~734_q\;
\RAM1|ALT_INV_memRAM~702_q\ <= NOT \RAM1|memRAM~702_q\;
\RAM1|ALT_INV_memRAM~2575_combout\ <= NOT \RAM1|memRAM~2575_combout\;
\RAM1|ALT_INV_memRAM~286_q\ <= NOT \RAM1|memRAM~286_q\;
\RAM1|ALT_INV_memRAM~254_q\ <= NOT \RAM1|memRAM~254_q\;
\RAM1|ALT_INV_memRAM~222_q\ <= NOT \RAM1|memRAM~222_q\;
\RAM1|ALT_INV_memRAM~190_q\ <= NOT \RAM1|memRAM~190_q\;
\RAM1|ALT_INV_memRAM~2574_combout\ <= NOT \RAM1|memRAM~2574_combout\;
\RAM1|ALT_INV_memRAM~2573_combout\ <= NOT \RAM1|memRAM~2573_combout\;
\RAM1|ALT_INV_memRAM~1694_q\ <= NOT \RAM1|memRAM~1694_q\;
\RAM1|ALT_INV_memRAM~1662_q\ <= NOT \RAM1|memRAM~1662_q\;
\RAM1|ALT_INV_memRAM~1630_q\ <= NOT \RAM1|memRAM~1630_q\;
\RAM1|ALT_INV_memRAM~1598_q\ <= NOT \RAM1|memRAM~1598_q\;
\RAM1|ALT_INV_memRAM~2572_combout\ <= NOT \RAM1|memRAM~2572_combout\;
\RAM1|ALT_INV_memRAM~1182_q\ <= NOT \RAM1|memRAM~1182_q\;
\RAM1|ALT_INV_memRAM~1150_q\ <= NOT \RAM1|memRAM~1150_q\;
\RAM1|ALT_INV_memRAM~1118_q\ <= NOT \RAM1|memRAM~1118_q\;
\RAM1|ALT_INV_memRAM~1086_q\ <= NOT \RAM1|memRAM~1086_q\;
\RAM1|ALT_INV_memRAM~2571_combout\ <= NOT \RAM1|memRAM~2571_combout\;
\RAM1|ALT_INV_memRAM~670_q\ <= NOT \RAM1|memRAM~670_q\;
\RAM1|ALT_INV_memRAM~638_q\ <= NOT \RAM1|memRAM~638_q\;
\RAM1|ALT_INV_memRAM~606_q\ <= NOT \RAM1|memRAM~606_q\;
\RAM1|ALT_INV_memRAM~574_q\ <= NOT \RAM1|memRAM~574_q\;
\RAM1|ALT_INV_memRAM~2570_combout\ <= NOT \RAM1|memRAM~2570_combout\;
\RAM1|ALT_INV_memRAM~158_q\ <= NOT \RAM1|memRAM~158_q\;
\RAM1|ALT_INV_memRAM~126_q\ <= NOT \RAM1|memRAM~126_q\;
\RAM1|ALT_INV_memRAM~94_q\ <= NOT \RAM1|memRAM~94_q\;
\RAM1|ALT_INV_memRAM~62_q\ <= NOT \RAM1|memRAM~62_q\;
\RAM1|ALT_INV_memRAM~2569_combout\ <= NOT \RAM1|memRAM~2569_combout\;
\RAM1|ALT_INV_memRAM~2568_combout\ <= NOT \RAM1|memRAM~2568_combout\;
\RAM1|ALT_INV_memRAM~2567_combout\ <= NOT \RAM1|memRAM~2567_combout\;
\RAM1|ALT_INV_memRAM~2077_q\ <= NOT \RAM1|memRAM~2077_q\;
\RAM1|ALT_INV_memRAM~1949_q\ <= NOT \RAM1|memRAM~1949_q\;
\RAM1|ALT_INV_memRAM~1821_q\ <= NOT \RAM1|memRAM~1821_q\;
\RAM1|ALT_INV_memRAM~1693_q\ <= NOT \RAM1|memRAM~1693_q\;
\RAM1|ALT_INV_memRAM~2566_combout\ <= NOT \RAM1|memRAM~2566_combout\;
\RAM1|ALT_INV_memRAM~1565_q\ <= NOT \RAM1|memRAM~1565_q\;
\RAM1|ALT_INV_memRAM~1437_q\ <= NOT \RAM1|memRAM~1437_q\;
\RAM1|ALT_INV_memRAM~1309_q\ <= NOT \RAM1|memRAM~1309_q\;
\RAM1|ALT_INV_memRAM~1181_q\ <= NOT \RAM1|memRAM~1181_q\;
\RAM1|ALT_INV_memRAM~2565_combout\ <= NOT \RAM1|memRAM~2565_combout\;
\RAM1|ALT_INV_memRAM~1053_q\ <= NOT \RAM1|memRAM~1053_q\;
\RAM1|ALT_INV_memRAM~925_q\ <= NOT \RAM1|memRAM~925_q\;
\RAM1|ALT_INV_memRAM~797_q\ <= NOT \RAM1|memRAM~797_q\;
\RAM1|ALT_INV_memRAM~669_q\ <= NOT \RAM1|memRAM~669_q\;
\RAM1|ALT_INV_memRAM~2564_combout\ <= NOT \RAM1|memRAM~2564_combout\;
\RAM1|ALT_INV_memRAM~541_q\ <= NOT \RAM1|memRAM~541_q\;
\RAM1|ALT_INV_memRAM~413_q\ <= NOT \RAM1|memRAM~413_q\;
\RAM1|ALT_INV_memRAM~285_q\ <= NOT \RAM1|memRAM~285_q\;
\RAM1|ALT_INV_memRAM~157_q\ <= NOT \RAM1|memRAM~157_q\;
\RAM1|ALT_INV_memRAM~2563_combout\ <= NOT \RAM1|memRAM~2563_combout\;
\RAM1|ALT_INV_memRAM~2562_combout\ <= NOT \RAM1|memRAM~2562_combout\;
\RAM1|ALT_INV_memRAM~2045_q\ <= NOT \RAM1|memRAM~2045_q\;
\RAM1|ALT_INV_memRAM~1533_q\ <= NOT \RAM1|memRAM~1533_q\;
\RAM1|ALT_INV_memRAM~1021_q\ <= NOT \RAM1|memRAM~1021_q\;
\RAM1|ALT_INV_memRAM~509_q\ <= NOT \RAM1|memRAM~509_q\;
\RAM1|ALT_INV_memRAM~2561_combout\ <= NOT \RAM1|memRAM~2561_combout\;
\RAM1|ALT_INV_memRAM~1917_q\ <= NOT \RAM1|memRAM~1917_q\;
\RAM1|ALT_INV_memRAM~1405_q\ <= NOT \RAM1|memRAM~1405_q\;
\RAM1|ALT_INV_memRAM~893_q\ <= NOT \RAM1|memRAM~893_q\;
\RAM1|ALT_INV_memRAM~381_q\ <= NOT \RAM1|memRAM~381_q\;
\RAM1|ALT_INV_memRAM~2560_combout\ <= NOT \RAM1|memRAM~2560_combout\;
\RAM1|ALT_INV_memRAM~1789_q\ <= NOT \RAM1|memRAM~1789_q\;
\RAM1|ALT_INV_memRAM~1277_q\ <= NOT \RAM1|memRAM~1277_q\;
\RAM1|ALT_INV_memRAM~765_q\ <= NOT \RAM1|memRAM~765_q\;
\RAM1|ALT_INV_memRAM~253_q\ <= NOT \RAM1|memRAM~253_q\;
\RAM1|ALT_INV_memRAM~2559_combout\ <= NOT \RAM1|memRAM~2559_combout\;
\RAM1|ALT_INV_memRAM~1661_q\ <= NOT \RAM1|memRAM~1661_q\;
\RAM1|ALT_INV_memRAM~1149_q\ <= NOT \RAM1|memRAM~1149_q\;
\RAM1|ALT_INV_memRAM~637_q\ <= NOT \RAM1|memRAM~637_q\;
\RAM1|ALT_INV_memRAM~125_q\ <= NOT \RAM1|memRAM~125_q\;
\RAM1|ALT_INV_memRAM~2558_combout\ <= NOT \RAM1|memRAM~2558_combout\;
\RAM1|ALT_INV_memRAM~2557_combout\ <= NOT \RAM1|memRAM~2557_combout\;
\RAM1|ALT_INV_memRAM~2013_q\ <= NOT \RAM1|memRAM~2013_q\;
\RAM1|ALT_INV_memRAM~1501_q\ <= NOT \RAM1|memRAM~1501_q\;
\RAM1|ALT_INV_memRAM~989_q\ <= NOT \RAM1|memRAM~989_q\;
\RAM1|ALT_INV_memRAM~477_q\ <= NOT \RAM1|memRAM~477_q\;
\RAM1|ALT_INV_memRAM~2556_combout\ <= NOT \RAM1|memRAM~2556_combout\;
\RAM1|ALT_INV_memRAM~1885_q\ <= NOT \RAM1|memRAM~1885_q\;
\RAM1|ALT_INV_memRAM~1373_q\ <= NOT \RAM1|memRAM~1373_q\;
\RAM1|ALT_INV_memRAM~861_q\ <= NOT \RAM1|memRAM~861_q\;
\RAM1|ALT_INV_memRAM~349_q\ <= NOT \RAM1|memRAM~349_q\;
\RAM1|ALT_INV_memRAM~2555_combout\ <= NOT \RAM1|memRAM~2555_combout\;
\RAM1|ALT_INV_memRAM~1757_q\ <= NOT \RAM1|memRAM~1757_q\;
\RAM1|ALT_INV_memRAM~1245_q\ <= NOT \RAM1|memRAM~1245_q\;
\RAM1|ALT_INV_memRAM~733_q\ <= NOT \RAM1|memRAM~733_q\;
\RAM1|ALT_INV_memRAM~221_q\ <= NOT \RAM1|memRAM~221_q\;
\RAM1|ALT_INV_memRAM~2554_combout\ <= NOT \RAM1|memRAM~2554_combout\;
\RAM1|ALT_INV_memRAM~1629_q\ <= NOT \RAM1|memRAM~1629_q\;
\RAM1|ALT_INV_memRAM~1117_q\ <= NOT \RAM1|memRAM~1117_q\;
\RAM1|ALT_INV_memRAM~605_q\ <= NOT \RAM1|memRAM~605_q\;
\RAM1|ALT_INV_memRAM~93_q\ <= NOT \RAM1|memRAM~93_q\;
\RAM1|ALT_INV_memRAM~2553_combout\ <= NOT \RAM1|memRAM~2553_combout\;
\RAM1|ALT_INV_memRAM~2552_combout\ <= NOT \RAM1|memRAM~2552_combout\;
\RAM1|ALT_INV_memRAM~1981_q\ <= NOT \RAM1|memRAM~1981_q\;
\RAM1|ALT_INV_memRAM~1469_q\ <= NOT \RAM1|memRAM~1469_q\;
\RAM1|ALT_INV_memRAM~957_q\ <= NOT \RAM1|memRAM~957_q\;
\RAM1|ALT_INV_memRAM~445_q\ <= NOT \RAM1|memRAM~445_q\;
\RAM1|ALT_INV_memRAM~2551_combout\ <= NOT \RAM1|memRAM~2551_combout\;
\RAM1|ALT_INV_memRAM~1853_q\ <= NOT \RAM1|memRAM~1853_q\;
\RAM1|ALT_INV_memRAM~1341_q\ <= NOT \RAM1|memRAM~1341_q\;
\RAM1|ALT_INV_memRAM~829_q\ <= NOT \RAM1|memRAM~829_q\;
\RAM1|ALT_INV_memRAM~317_q\ <= NOT \RAM1|memRAM~317_q\;
\RAM1|ALT_INV_memRAM~2550_combout\ <= NOT \RAM1|memRAM~2550_combout\;
\RAM1|ALT_INV_memRAM~1725_q\ <= NOT \RAM1|memRAM~1725_q\;
\RAM1|ALT_INV_memRAM~1213_q\ <= NOT \RAM1|memRAM~1213_q\;
\RAM1|ALT_INV_memRAM~701_q\ <= NOT \RAM1|memRAM~701_q\;
\RAM1|ALT_INV_memRAM~189_q\ <= NOT \RAM1|memRAM~189_q\;
\RAM1|ALT_INV_memRAM~2549_combout\ <= NOT \RAM1|memRAM~2549_combout\;
\RAM1|ALT_INV_memRAM~1597_q\ <= NOT \RAM1|memRAM~1597_q\;
\RAM1|ALT_INV_memRAM~1085_q\ <= NOT \RAM1|memRAM~1085_q\;
\RAM1|ALT_INV_memRAM~573_q\ <= NOT \RAM1|memRAM~573_q\;
\RAM1|ALT_INV_memRAM~61_q\ <= NOT \RAM1|memRAM~61_q\;
\RAM1|ALT_INV_memRAM~2548_combout\ <= NOT \RAM1|memRAM~2548_combout\;
\RAM1|ALT_INV_memRAM~2547_combout\ <= NOT \RAM1|memRAM~2547_combout\;
\RAM1|ALT_INV_memRAM~2546_combout\ <= NOT \RAM1|memRAM~2546_combout\;
\RAM1|ALT_INV_memRAM~2076_q\ <= NOT \RAM1|memRAM~2076_q\;
\RAM1|ALT_INV_memRAM~1948_q\ <= NOT \RAM1|memRAM~1948_q\;
\RAM1|ALT_INV_memRAM~1820_q\ <= NOT \RAM1|memRAM~1820_q\;
\RAM1|ALT_INV_memRAM~1692_q\ <= NOT \RAM1|memRAM~1692_q\;
\RAM1|ALT_INV_memRAM~2545_combout\ <= NOT \RAM1|memRAM~2545_combout\;
\RAM1|ALT_INV_memRAM~2044_q\ <= NOT \RAM1|memRAM~2044_q\;
\RAM1|ALT_INV_memRAM~1916_q\ <= NOT \RAM1|memRAM~1916_q\;
\RAM1|ALT_INV_memRAM~1788_q\ <= NOT \RAM1|memRAM~1788_q\;
\RAM1|ALT_INV_memRAM~1660_q\ <= NOT \RAM1|memRAM~1660_q\;
\RAM1|ALT_INV_memRAM~2544_combout\ <= NOT \RAM1|memRAM~2544_combout\;
\RAM1|ALT_INV_memRAM~2012_q\ <= NOT \RAM1|memRAM~2012_q\;
\RAM1|ALT_INV_memRAM~1884_q\ <= NOT \RAM1|memRAM~1884_q\;
\RAM1|ALT_INV_memRAM~1756_q\ <= NOT \RAM1|memRAM~1756_q\;
\RAM1|ALT_INV_memRAM~1628_q\ <= NOT \RAM1|memRAM~1628_q\;
\RAM1|ALT_INV_memRAM~2543_combout\ <= NOT \RAM1|memRAM~2543_combout\;
\RAM1|ALT_INV_memRAM~1980_q\ <= NOT \RAM1|memRAM~1980_q\;
\RAM1|ALT_INV_memRAM~1852_q\ <= NOT \RAM1|memRAM~1852_q\;
\RAM1|ALT_INV_memRAM~1724_q\ <= NOT \RAM1|memRAM~1724_q\;
\RAM1|ALT_INV_memRAM~1596_q\ <= NOT \RAM1|memRAM~1596_q\;
\RAM1|ALT_INV_memRAM~2542_combout\ <= NOT \RAM1|memRAM~2542_combout\;
\RAM1|ALT_INV_memRAM~2541_combout\ <= NOT \RAM1|memRAM~2541_combout\;
\RAM1|ALT_INV_memRAM~1564_q\ <= NOT \RAM1|memRAM~1564_q\;
\RAM1|ALT_INV_memRAM~1532_q\ <= NOT \RAM1|memRAM~1532_q\;
\RAM1|ALT_INV_memRAM~1500_q\ <= NOT \RAM1|memRAM~1500_q\;
\RAM1|ALT_INV_memRAM~1468_q\ <= NOT \RAM1|memRAM~1468_q\;
\RAM1|ALT_INV_memRAM~2540_combout\ <= NOT \RAM1|memRAM~2540_combout\;
\RAM1|ALT_INV_memRAM~1436_q\ <= NOT \RAM1|memRAM~1436_q\;
\RAM1|ALT_INV_memRAM~1404_q\ <= NOT \RAM1|memRAM~1404_q\;
\RAM1|ALT_INV_memRAM~1372_q\ <= NOT \RAM1|memRAM~1372_q\;
\RAM1|ALT_INV_memRAM~1340_q\ <= NOT \RAM1|memRAM~1340_q\;
\RAM1|ALT_INV_memRAM~2539_combout\ <= NOT \RAM1|memRAM~2539_combout\;
\RAM1|ALT_INV_memRAM~1308_q\ <= NOT \RAM1|memRAM~1308_q\;
\RAM1|ALT_INV_memRAM~1276_q\ <= NOT \RAM1|memRAM~1276_q\;
\RAM1|ALT_INV_memRAM~1244_q\ <= NOT \RAM1|memRAM~1244_q\;
\RAM1|ALT_INV_memRAM~1212_q\ <= NOT \RAM1|memRAM~1212_q\;
\RAM1|ALT_INV_memRAM~2538_combout\ <= NOT \RAM1|memRAM~2538_combout\;
\RAM1|ALT_INV_memRAM~1180_q\ <= NOT \RAM1|memRAM~1180_q\;
\RAM1|ALT_INV_memRAM~1148_q\ <= NOT \RAM1|memRAM~1148_q\;
\RAM1|ALT_INV_memRAM~1116_q\ <= NOT \RAM1|memRAM~1116_q\;
\RAM1|ALT_INV_memRAM~1084_q\ <= NOT \RAM1|memRAM~1084_q\;
\RAM1|ALT_INV_memRAM~2537_combout\ <= NOT \RAM1|memRAM~2537_combout\;
\RAM1|ALT_INV_memRAM~2536_combout\ <= NOT \RAM1|memRAM~2536_combout\;
\RAM1|ALT_INV_memRAM~1052_q\ <= NOT \RAM1|memRAM~1052_q\;
\RAM1|ALT_INV_memRAM~924_q\ <= NOT \RAM1|memRAM~924_q\;
\RAM1|ALT_INV_memRAM~796_q\ <= NOT \RAM1|memRAM~796_q\;
\RAM1|ALT_INV_memRAM~668_q\ <= NOT \RAM1|memRAM~668_q\;
\RAM1|ALT_INV_memRAM~2535_combout\ <= NOT \RAM1|memRAM~2535_combout\;
\RAM1|ALT_INV_memRAM~1020_q\ <= NOT \RAM1|memRAM~1020_q\;
\RAM1|ALT_INV_memRAM~892_q\ <= NOT \RAM1|memRAM~892_q\;
\RAM1|ALT_INV_memRAM~764_q\ <= NOT \RAM1|memRAM~764_q\;
\RAM1|ALT_INV_memRAM~636_q\ <= NOT \RAM1|memRAM~636_q\;
\RAM1|ALT_INV_memRAM~2534_combout\ <= NOT \RAM1|memRAM~2534_combout\;
\RAM1|ALT_INV_memRAM~988_q\ <= NOT \RAM1|memRAM~988_q\;
\RAM1|ALT_INV_memRAM~860_q\ <= NOT \RAM1|memRAM~860_q\;
\RAM1|ALT_INV_memRAM~732_q\ <= NOT \RAM1|memRAM~732_q\;
\RAM1|ALT_INV_memRAM~604_q\ <= NOT \RAM1|memRAM~604_q\;
\RAM1|ALT_INV_memRAM~2533_combout\ <= NOT \RAM1|memRAM~2533_combout\;
\RAM1|ALT_INV_memRAM~956_q\ <= NOT \RAM1|memRAM~956_q\;
\RAM1|ALT_INV_memRAM~828_q\ <= NOT \RAM1|memRAM~828_q\;
\RAM1|ALT_INV_memRAM~700_q\ <= NOT \RAM1|memRAM~700_q\;
\RAM1|ALT_INV_memRAM~572_q\ <= NOT \RAM1|memRAM~572_q\;
\RAM1|ALT_INV_memRAM~2532_combout\ <= NOT \RAM1|memRAM~2532_combout\;
\RAM1|ALT_INV_memRAM~2531_combout\ <= NOT \RAM1|memRAM~2531_combout\;
\RAM1|ALT_INV_memRAM~540_q\ <= NOT \RAM1|memRAM~540_q\;
\RAM1|ALT_INV_memRAM~412_q\ <= NOT \RAM1|memRAM~412_q\;
\RAM1|ALT_INV_memRAM~284_q\ <= NOT \RAM1|memRAM~284_q\;
\RAM1|ALT_INV_memRAM~156_q\ <= NOT \RAM1|memRAM~156_q\;
\RAM1|ALT_INV_memRAM~2530_combout\ <= NOT \RAM1|memRAM~2530_combout\;
\RAM1|ALT_INV_memRAM~508_q\ <= NOT \RAM1|memRAM~508_q\;
\RAM1|ALT_INV_memRAM~380_q\ <= NOT \RAM1|memRAM~380_q\;
\RAM1|ALT_INV_memRAM~252_q\ <= NOT \RAM1|memRAM~252_q\;
\RAM1|ALT_INV_memRAM~124_q\ <= NOT \RAM1|memRAM~124_q\;
\RAM1|ALT_INV_memRAM~2529_combout\ <= NOT \RAM1|memRAM~2529_combout\;
\RAM1|ALT_INV_memRAM~476_q\ <= NOT \RAM1|memRAM~476_q\;
\RAM1|ALT_INV_memRAM~348_q\ <= NOT \RAM1|memRAM~348_q\;
\RAM1|ALT_INV_memRAM~220_q\ <= NOT \RAM1|memRAM~220_q\;
\RAM1|ALT_INV_memRAM~92_q\ <= NOT \RAM1|memRAM~92_q\;
\RAM1|ALT_INV_memRAM~2528_combout\ <= NOT \RAM1|memRAM~2528_combout\;
\RAM1|ALT_INV_memRAM~444_q\ <= NOT \RAM1|memRAM~444_q\;
\RAM1|ALT_INV_memRAM~316_q\ <= NOT \RAM1|memRAM~316_q\;
\RAM1|ALT_INV_memRAM~188_q\ <= NOT \RAM1|memRAM~188_q\;
\RAM1|ALT_INV_memRAM~60_q\ <= NOT \RAM1|memRAM~60_q\;
\RAM1|ALT_INV_memRAM~2527_combout\ <= NOT \RAM1|memRAM~2527_combout\;
\RAM1|ALT_INV_memRAM~2526_combout\ <= NOT \RAM1|memRAM~2526_combout\;
\RAM1|ALT_INV_memRAM~2525_combout\ <= NOT \RAM1|memRAM~2525_combout\;
\RAM1|ALT_INV_memRAM~2075_q\ <= NOT \RAM1|memRAM~2075_q\;
\RAM1|ALT_INV_memRAM~1563_q\ <= NOT \RAM1|memRAM~1563_q\;
\RAM1|ALT_INV_memRAM~1051_q\ <= NOT \RAM1|memRAM~1051_q\;
\RAM1|ALT_INV_memRAM~539_q\ <= NOT \RAM1|memRAM~539_q\;
\RAM1|ALT_INV_memRAM~2524_combout\ <= NOT \RAM1|memRAM~2524_combout\;
\RAM1|ALT_INV_memRAM~2043_q\ <= NOT \RAM1|memRAM~2043_q\;
\RAM1|ALT_INV_memRAM~1531_q\ <= NOT \RAM1|memRAM~1531_q\;
\RAM1|ALT_INV_memRAM~1019_q\ <= NOT \RAM1|memRAM~1019_q\;
\RAM1|ALT_INV_memRAM~507_q\ <= NOT \RAM1|memRAM~507_q\;
\RAM1|ALT_INV_memRAM~2523_combout\ <= NOT \RAM1|memRAM~2523_combout\;
\RAM1|ALT_INV_memRAM~2011_q\ <= NOT \RAM1|memRAM~2011_q\;
\RAM1|ALT_INV_memRAM~1499_q\ <= NOT \RAM1|memRAM~1499_q\;
\RAM1|ALT_INV_memRAM~987_q\ <= NOT \RAM1|memRAM~987_q\;
\RAM1|ALT_INV_memRAM~475_q\ <= NOT \RAM1|memRAM~475_q\;
\RAM1|ALT_INV_memRAM~2522_combout\ <= NOT \RAM1|memRAM~2522_combout\;
\RAM1|ALT_INV_memRAM~1979_q\ <= NOT \RAM1|memRAM~1979_q\;
\RAM1|ALT_INV_memRAM~1467_q\ <= NOT \RAM1|memRAM~1467_q\;
\RAM1|ALT_INV_memRAM~955_q\ <= NOT \RAM1|memRAM~955_q\;
\RAM1|ALT_INV_memRAM~443_q\ <= NOT \RAM1|memRAM~443_q\;
\RAM1|ALT_INV_memRAM~2521_combout\ <= NOT \RAM1|memRAM~2521_combout\;
\RAM1|ALT_INV_memRAM~2520_combout\ <= NOT \RAM1|memRAM~2520_combout\;
\RAM1|ALT_INV_memRAM~1947_q\ <= NOT \RAM1|memRAM~1947_q\;
\RAM1|ALT_INV_memRAM~1915_q\ <= NOT \RAM1|memRAM~1915_q\;
\RAM1|ALT_INV_memRAM~1883_q\ <= NOT \RAM1|memRAM~1883_q\;
\RAM1|ALT_INV_memRAM~1851_q\ <= NOT \RAM1|memRAM~1851_q\;
\RAM1|ALT_INV_memRAM~2519_combout\ <= NOT \RAM1|memRAM~2519_combout\;
\RAM1|ALT_INV_memRAM~1435_q\ <= NOT \RAM1|memRAM~1435_q\;
\RAM1|ALT_INV_memRAM~1403_q\ <= NOT \RAM1|memRAM~1403_q\;
\RAM1|ALT_INV_memRAM~1371_q\ <= NOT \RAM1|memRAM~1371_q\;
\RAM1|ALT_INV_memRAM~1339_q\ <= NOT \RAM1|memRAM~1339_q\;
\RAM1|ALT_INV_memRAM~2518_combout\ <= NOT \RAM1|memRAM~2518_combout\;
\RAM1|ALT_INV_memRAM~923_q\ <= NOT \RAM1|memRAM~923_q\;
\RAM1|ALT_INV_memRAM~891_q\ <= NOT \RAM1|memRAM~891_q\;
\RAM1|ALT_INV_memRAM~859_q\ <= NOT \RAM1|memRAM~859_q\;
\RAM1|ALT_INV_memRAM~827_q\ <= NOT \RAM1|memRAM~827_q\;
\RAM1|ALT_INV_memRAM~2517_combout\ <= NOT \RAM1|memRAM~2517_combout\;
\RAM1|ALT_INV_memRAM~411_q\ <= NOT \RAM1|memRAM~411_q\;
\RAM1|ALT_INV_memRAM~379_q\ <= NOT \RAM1|memRAM~379_q\;
\RAM1|ALT_INV_memRAM~347_q\ <= NOT \RAM1|memRAM~347_q\;
\RAM1|ALT_INV_memRAM~315_q\ <= NOT \RAM1|memRAM~315_q\;
\RAM1|ALT_INV_memRAM~2516_combout\ <= NOT \RAM1|memRAM~2516_combout\;
\RAM1|ALT_INV_memRAM~2515_combout\ <= NOT \RAM1|memRAM~2515_combout\;
\RAM1|ALT_INV_memRAM~1819_q\ <= NOT \RAM1|memRAM~1819_q\;
\RAM1|ALT_INV_memRAM~1787_q\ <= NOT \RAM1|memRAM~1787_q\;
\RAM1|ALT_INV_memRAM~1755_q\ <= NOT \RAM1|memRAM~1755_q\;
\RAM1|ALT_INV_memRAM~1723_q\ <= NOT \RAM1|memRAM~1723_q\;
\RAM1|ALT_INV_memRAM~2514_combout\ <= NOT \RAM1|memRAM~2514_combout\;
\RAM1|ALT_INV_memRAM~1307_q\ <= NOT \RAM1|memRAM~1307_q\;
\RAM1|ALT_INV_memRAM~1275_q\ <= NOT \RAM1|memRAM~1275_q\;
\RAM1|ALT_INV_memRAM~1243_q\ <= NOT \RAM1|memRAM~1243_q\;
\RAM1|ALT_INV_memRAM~1211_q\ <= NOT \RAM1|memRAM~1211_q\;
\RAM1|ALT_INV_memRAM~2513_combout\ <= NOT \RAM1|memRAM~2513_combout\;
\RAM1|ALT_INV_memRAM~795_q\ <= NOT \RAM1|memRAM~795_q\;
\RAM1|ALT_INV_memRAM~763_q\ <= NOT \RAM1|memRAM~763_q\;
\RAM1|ALT_INV_memRAM~731_q\ <= NOT \RAM1|memRAM~731_q\;
\RAM1|ALT_INV_memRAM~699_q\ <= NOT \RAM1|memRAM~699_q\;
\RAM1|ALT_INV_memRAM~2512_combout\ <= NOT \RAM1|memRAM~2512_combout\;
\RAM1|ALT_INV_memRAM~283_q\ <= NOT \RAM1|memRAM~283_q\;
\RAM1|ALT_INV_memRAM~251_q\ <= NOT \RAM1|memRAM~251_q\;
\RAM1|ALT_INV_memRAM~219_q\ <= NOT \RAM1|memRAM~219_q\;
\RAM1|ALT_INV_memRAM~187_q\ <= NOT \RAM1|memRAM~187_q\;
\RAM1|ALT_INV_memRAM~2511_combout\ <= NOT \RAM1|memRAM~2511_combout\;
\RAM1|ALT_INV_memRAM~2510_combout\ <= NOT \RAM1|memRAM~2510_combout\;
\RAM1|ALT_INV_memRAM~1691_q\ <= NOT \RAM1|memRAM~1691_q\;
\RAM1|ALT_INV_memRAM~1659_q\ <= NOT \RAM1|memRAM~1659_q\;
\RAM1|ALT_INV_memRAM~1627_q\ <= NOT \RAM1|memRAM~1627_q\;
\RAM1|ALT_INV_memRAM~1595_q\ <= NOT \RAM1|memRAM~1595_q\;
\RAM1|ALT_INV_memRAM~2509_combout\ <= NOT \RAM1|memRAM~2509_combout\;
\RAM1|ALT_INV_memRAM~1179_q\ <= NOT \RAM1|memRAM~1179_q\;
\RAM1|ALT_INV_memRAM~1147_q\ <= NOT \RAM1|memRAM~1147_q\;
\RAM1|ALT_INV_memRAM~1115_q\ <= NOT \RAM1|memRAM~1115_q\;
\RAM1|ALT_INV_memRAM~1083_q\ <= NOT \RAM1|memRAM~1083_q\;
\RAM1|ALT_INV_memRAM~2508_combout\ <= NOT \RAM1|memRAM~2508_combout\;
\RAM1|ALT_INV_memRAM~667_q\ <= NOT \RAM1|memRAM~667_q\;
\RAM1|ALT_INV_memRAM~635_q\ <= NOT \RAM1|memRAM~635_q\;
\RAM1|ALT_INV_memRAM~603_q\ <= NOT \RAM1|memRAM~603_q\;
\RAM1|ALT_INV_memRAM~571_q\ <= NOT \RAM1|memRAM~571_q\;
\RAM1|ALT_INV_memRAM~2507_combout\ <= NOT \RAM1|memRAM~2507_combout\;
\RAM1|ALT_INV_memRAM~155_q\ <= NOT \RAM1|memRAM~155_q\;
\RAM1|ALT_INV_memRAM~123_q\ <= NOT \RAM1|memRAM~123_q\;
\RAM1|ALT_INV_memRAM~91_q\ <= NOT \RAM1|memRAM~91_q\;
\RAM1|ALT_INV_memRAM~59_q\ <= NOT \RAM1|memRAM~59_q\;
\RAM1|ALT_INV_memRAM~2506_combout\ <= NOT \RAM1|memRAM~2506_combout\;
\RAM1|ALT_INV_memRAM~2505_combout\ <= NOT \RAM1|memRAM~2505_combout\;
\RAM1|ALT_INV_memRAM~2504_combout\ <= NOT \RAM1|memRAM~2504_combout\;
\RAM1|ALT_INV_memRAM~2074_q\ <= NOT \RAM1|memRAM~2074_q\;
\RAM1|ALT_INV_memRAM~1946_q\ <= NOT \RAM1|memRAM~1946_q\;
\RAM1|ALT_INV_memRAM~1818_q\ <= NOT \RAM1|memRAM~1818_q\;
\RAM1|ALT_INV_memRAM~1690_q\ <= NOT \RAM1|memRAM~1690_q\;
\RAM1|ALT_INV_memRAM~2503_combout\ <= NOT \RAM1|memRAM~2503_combout\;
\RAM1|ALT_INV_memRAM~1562_q\ <= NOT \RAM1|memRAM~1562_q\;
\RAM1|ALT_INV_memRAM~1434_q\ <= NOT \RAM1|memRAM~1434_q\;
\RAM1|ALT_INV_memRAM~1306_q\ <= NOT \RAM1|memRAM~1306_q\;
\RAM1|ALT_INV_memRAM~1178_q\ <= NOT \RAM1|memRAM~1178_q\;
\RAM1|ALT_INV_memRAM~2502_combout\ <= NOT \RAM1|memRAM~2502_combout\;
\RAM1|ALT_INV_memRAM~1050_q\ <= NOT \RAM1|memRAM~1050_q\;
\RAM1|ALT_INV_memRAM~922_q\ <= NOT \RAM1|memRAM~922_q\;
\RAM1|ALT_INV_memRAM~794_q\ <= NOT \RAM1|memRAM~794_q\;
\RAM1|ALT_INV_memRAM~666_q\ <= NOT \RAM1|memRAM~666_q\;
\RAM1|ALT_INV_memRAM~2501_combout\ <= NOT \RAM1|memRAM~2501_combout\;
\RAM1|ALT_INV_memRAM~538_q\ <= NOT \RAM1|memRAM~538_q\;
\RAM1|ALT_INV_memRAM~410_q\ <= NOT \RAM1|memRAM~410_q\;
\RAM1|ALT_INV_memRAM~282_q\ <= NOT \RAM1|memRAM~282_q\;
\RAM1|ALT_INV_memRAM~154_q\ <= NOT \RAM1|memRAM~154_q\;
\RAM1|ALT_INV_memRAM~2500_combout\ <= NOT \RAM1|memRAM~2500_combout\;
\RAM1|ALT_INV_memRAM~2499_combout\ <= NOT \RAM1|memRAM~2499_combout\;
\RAM1|ALT_INV_memRAM~2042_q\ <= NOT \RAM1|memRAM~2042_q\;
\RAM1|ALT_INV_memRAM~1530_q\ <= NOT \RAM1|memRAM~1530_q\;
\RAM1|ALT_INV_memRAM~1018_q\ <= NOT \RAM1|memRAM~1018_q\;
\RAM1|ALT_INV_memRAM~506_q\ <= NOT \RAM1|memRAM~506_q\;
\RAM1|ALT_INV_memRAM~2498_combout\ <= NOT \RAM1|memRAM~2498_combout\;
\RAM1|ALT_INV_memRAM~1914_q\ <= NOT \RAM1|memRAM~1914_q\;
\RAM1|ALT_INV_memRAM~1402_q\ <= NOT \RAM1|memRAM~1402_q\;
\RAM1|ALT_INV_memRAM~890_q\ <= NOT \RAM1|memRAM~890_q\;
\RAM1|ALT_INV_memRAM~378_q\ <= NOT \RAM1|memRAM~378_q\;
\RAM1|ALT_INV_memRAM~2497_combout\ <= NOT \RAM1|memRAM~2497_combout\;
\RAM1|ALT_INV_memRAM~1786_q\ <= NOT \RAM1|memRAM~1786_q\;
\RAM1|ALT_INV_memRAM~1274_q\ <= NOT \RAM1|memRAM~1274_q\;
\RAM1|ALT_INV_memRAM~762_q\ <= NOT \RAM1|memRAM~762_q\;
\RAM1|ALT_INV_memRAM~250_q\ <= NOT \RAM1|memRAM~250_q\;
\RAM1|ALT_INV_memRAM~2496_combout\ <= NOT \RAM1|memRAM~2496_combout\;
\RAM1|ALT_INV_memRAM~1658_q\ <= NOT \RAM1|memRAM~1658_q\;
\RAM1|ALT_INV_memRAM~1146_q\ <= NOT \RAM1|memRAM~1146_q\;
\RAM1|ALT_INV_memRAM~634_q\ <= NOT \RAM1|memRAM~634_q\;
\RAM1|ALT_INV_memRAM~122_q\ <= NOT \RAM1|memRAM~122_q\;
\RAM1|ALT_INV_memRAM~2495_combout\ <= NOT \RAM1|memRAM~2495_combout\;
\RAM1|ALT_INV_memRAM~2494_combout\ <= NOT \RAM1|memRAM~2494_combout\;
\RAM1|ALT_INV_memRAM~2010_q\ <= NOT \RAM1|memRAM~2010_q\;
\RAM1|ALT_INV_memRAM~1498_q\ <= NOT \RAM1|memRAM~1498_q\;
\RAM1|ALT_INV_memRAM~986_q\ <= NOT \RAM1|memRAM~986_q\;
\RAM1|ALT_INV_memRAM~474_q\ <= NOT \RAM1|memRAM~474_q\;
\RAM1|ALT_INV_memRAM~2493_combout\ <= NOT \RAM1|memRAM~2493_combout\;
\RAM1|ALT_INV_memRAM~1882_q\ <= NOT \RAM1|memRAM~1882_q\;
\RAM1|ALT_INV_memRAM~1370_q\ <= NOT \RAM1|memRAM~1370_q\;
\RAM1|ALT_INV_memRAM~858_q\ <= NOT \RAM1|memRAM~858_q\;
\RAM1|ALT_INV_memRAM~346_q\ <= NOT \RAM1|memRAM~346_q\;
\RAM1|ALT_INV_memRAM~2492_combout\ <= NOT \RAM1|memRAM~2492_combout\;
\RAM1|ALT_INV_memRAM~1754_q\ <= NOT \RAM1|memRAM~1754_q\;
\RAM1|ALT_INV_memRAM~1242_q\ <= NOT \RAM1|memRAM~1242_q\;
\RAM1|ALT_INV_memRAM~730_q\ <= NOT \RAM1|memRAM~730_q\;
\RAM1|ALT_INV_memRAM~218_q\ <= NOT \RAM1|memRAM~218_q\;
\RAM1|ALT_INV_memRAM~2491_combout\ <= NOT \RAM1|memRAM~2491_combout\;
\RAM1|ALT_INV_memRAM~1626_q\ <= NOT \RAM1|memRAM~1626_q\;
\RAM1|ALT_INV_memRAM~1114_q\ <= NOT \RAM1|memRAM~1114_q\;
\RAM1|ALT_INV_memRAM~602_q\ <= NOT \RAM1|memRAM~602_q\;
\RAM1|ALT_INV_memRAM~90_q\ <= NOT \RAM1|memRAM~90_q\;
\RAM1|ALT_INV_memRAM~2490_combout\ <= NOT \RAM1|memRAM~2490_combout\;
\RAM1|ALT_INV_memRAM~2489_combout\ <= NOT \RAM1|memRAM~2489_combout\;
\RAM1|ALT_INV_memRAM~1978_q\ <= NOT \RAM1|memRAM~1978_q\;
\RAM1|ALT_INV_memRAM~1466_q\ <= NOT \RAM1|memRAM~1466_q\;
\RAM1|ALT_INV_memRAM~954_q\ <= NOT \RAM1|memRAM~954_q\;
\RAM1|ALT_INV_memRAM~442_q\ <= NOT \RAM1|memRAM~442_q\;
\RAM1|ALT_INV_memRAM~2488_combout\ <= NOT \RAM1|memRAM~2488_combout\;
\RAM1|ALT_INV_memRAM~1850_q\ <= NOT \RAM1|memRAM~1850_q\;
\RAM1|ALT_INV_memRAM~1338_q\ <= NOT \RAM1|memRAM~1338_q\;
\RAM1|ALT_INV_memRAM~826_q\ <= NOT \RAM1|memRAM~826_q\;
\RAM1|ALT_INV_memRAM~314_q\ <= NOT \RAM1|memRAM~314_q\;
\RAM1|ALT_INV_memRAM~2487_combout\ <= NOT \RAM1|memRAM~2487_combout\;
\RAM1|ALT_INV_memRAM~1722_q\ <= NOT \RAM1|memRAM~1722_q\;
\RAM1|ALT_INV_memRAM~1210_q\ <= NOT \RAM1|memRAM~1210_q\;
\RAM1|ALT_INV_memRAM~698_q\ <= NOT \RAM1|memRAM~698_q\;
\RAM1|ALT_INV_memRAM~186_q\ <= NOT \RAM1|memRAM~186_q\;
\RAM1|ALT_INV_memRAM~2486_combout\ <= NOT \RAM1|memRAM~2486_combout\;
\RAM1|ALT_INV_memRAM~1594_q\ <= NOT \RAM1|memRAM~1594_q\;
\RAM1|ALT_INV_memRAM~1082_q\ <= NOT \RAM1|memRAM~1082_q\;
\RAM1|ALT_INV_memRAM~570_q\ <= NOT \RAM1|memRAM~570_q\;
\RAM1|ALT_INV_memRAM~58_q\ <= NOT \RAM1|memRAM~58_q\;
\RAM1|ALT_INV_memRAM~2485_combout\ <= NOT \RAM1|memRAM~2485_combout\;
\RAM1|ALT_INV_memRAM~2484_combout\ <= NOT \RAM1|memRAM~2484_combout\;
\RAM1|ALT_INV_memRAM~2483_combout\ <= NOT \RAM1|memRAM~2483_combout\;
\RAM1|ALT_INV_memRAM~2073_q\ <= NOT \RAM1|memRAM~2073_q\;
\RAM1|ALT_INV_memRAM~1945_q\ <= NOT \RAM1|memRAM~1945_q\;
\RAM1|ALT_INV_memRAM~1817_q\ <= NOT \RAM1|memRAM~1817_q\;
\RAM1|ALT_INV_memRAM~1689_q\ <= NOT \RAM1|memRAM~1689_q\;
\RAM1|ALT_INV_memRAM~2482_combout\ <= NOT \RAM1|memRAM~2482_combout\;
\RAM1|ALT_INV_memRAM~2041_q\ <= NOT \RAM1|memRAM~2041_q\;
\RAM1|ALT_INV_memRAM~1913_q\ <= NOT \RAM1|memRAM~1913_q\;
\RAM1|ALT_INV_memRAM~1785_q\ <= NOT \RAM1|memRAM~1785_q\;
\RAM1|ALT_INV_memRAM~1657_q\ <= NOT \RAM1|memRAM~1657_q\;
\RAM1|ALT_INV_memRAM~2481_combout\ <= NOT \RAM1|memRAM~2481_combout\;
\RAM1|ALT_INV_memRAM~2009_q\ <= NOT \RAM1|memRAM~2009_q\;
\RAM1|ALT_INV_memRAM~1881_q\ <= NOT \RAM1|memRAM~1881_q\;
\RAM1|ALT_INV_memRAM~1753_q\ <= NOT \RAM1|memRAM~1753_q\;
\RAM1|ALT_INV_memRAM~1625_q\ <= NOT \RAM1|memRAM~1625_q\;
\RAM1|ALT_INV_memRAM~2480_combout\ <= NOT \RAM1|memRAM~2480_combout\;
\RAM1|ALT_INV_memRAM~1977_q\ <= NOT \RAM1|memRAM~1977_q\;
\RAM1|ALT_INV_memRAM~1849_q\ <= NOT \RAM1|memRAM~1849_q\;
\RAM1|ALT_INV_memRAM~1721_q\ <= NOT \RAM1|memRAM~1721_q\;
\RAM1|ALT_INV_memRAM~1593_q\ <= NOT \RAM1|memRAM~1593_q\;
\RAM1|ALT_INV_memRAM~2479_combout\ <= NOT \RAM1|memRAM~2479_combout\;
\RAM1|ALT_INV_memRAM~2478_combout\ <= NOT \RAM1|memRAM~2478_combout\;
\RAM1|ALT_INV_memRAM~1561_q\ <= NOT \RAM1|memRAM~1561_q\;
\RAM1|ALT_INV_memRAM~1529_q\ <= NOT \RAM1|memRAM~1529_q\;
\RAM1|ALT_INV_memRAM~1497_q\ <= NOT \RAM1|memRAM~1497_q\;
\RAM1|ALT_INV_memRAM~1465_q\ <= NOT \RAM1|memRAM~1465_q\;
\RAM1|ALT_INV_memRAM~2477_combout\ <= NOT \RAM1|memRAM~2477_combout\;
\RAM1|ALT_INV_memRAM~1433_q\ <= NOT \RAM1|memRAM~1433_q\;
\RAM1|ALT_INV_memRAM~1401_q\ <= NOT \RAM1|memRAM~1401_q\;
\RAM1|ALT_INV_memRAM~1369_q\ <= NOT \RAM1|memRAM~1369_q\;
\RAM1|ALT_INV_memRAM~1337_q\ <= NOT \RAM1|memRAM~1337_q\;
\RAM1|ALT_INV_memRAM~2476_combout\ <= NOT \RAM1|memRAM~2476_combout\;
\RAM1|ALT_INV_memRAM~1305_q\ <= NOT \RAM1|memRAM~1305_q\;
\RAM1|ALT_INV_memRAM~1273_q\ <= NOT \RAM1|memRAM~1273_q\;
\RAM1|ALT_INV_memRAM~1241_q\ <= NOT \RAM1|memRAM~1241_q\;
\RAM1|ALT_INV_memRAM~1209_q\ <= NOT \RAM1|memRAM~1209_q\;
\RAM1|ALT_INV_memRAM~2475_combout\ <= NOT \RAM1|memRAM~2475_combout\;
\RAM1|ALT_INV_memRAM~1177_q\ <= NOT \RAM1|memRAM~1177_q\;
\RAM1|ALT_INV_memRAM~1145_q\ <= NOT \RAM1|memRAM~1145_q\;
\RAM1|ALT_INV_memRAM~1113_q\ <= NOT \RAM1|memRAM~1113_q\;
\RAM1|ALT_INV_memRAM~1081_q\ <= NOT \RAM1|memRAM~1081_q\;
\RAM1|ALT_INV_memRAM~2474_combout\ <= NOT \RAM1|memRAM~2474_combout\;
\RAM1|ALT_INV_memRAM~2473_combout\ <= NOT \RAM1|memRAM~2473_combout\;
\RAM1|ALT_INV_memRAM~1049_q\ <= NOT \RAM1|memRAM~1049_q\;
\RAM1|ALT_INV_memRAM~921_q\ <= NOT \RAM1|memRAM~921_q\;
\RAM1|ALT_INV_memRAM~793_q\ <= NOT \RAM1|memRAM~793_q\;
\RAM1|ALT_INV_memRAM~665_q\ <= NOT \RAM1|memRAM~665_q\;
\RAM1|ALT_INV_memRAM~2472_combout\ <= NOT \RAM1|memRAM~2472_combout\;
\RAM1|ALT_INV_memRAM~1017_q\ <= NOT \RAM1|memRAM~1017_q\;
\RAM1|ALT_INV_memRAM~889_q\ <= NOT \RAM1|memRAM~889_q\;
\RAM1|ALT_INV_memRAM~761_q\ <= NOT \RAM1|memRAM~761_q\;
\RAM1|ALT_INV_memRAM~633_q\ <= NOT \RAM1|memRAM~633_q\;
\RAM1|ALT_INV_memRAM~2471_combout\ <= NOT \RAM1|memRAM~2471_combout\;
\RAM1|ALT_INV_memRAM~985_q\ <= NOT \RAM1|memRAM~985_q\;
\RAM1|ALT_INV_memRAM~857_q\ <= NOT \RAM1|memRAM~857_q\;
\RAM1|ALT_INV_memRAM~729_q\ <= NOT \RAM1|memRAM~729_q\;
\RAM1|ALT_INV_memRAM~601_q\ <= NOT \RAM1|memRAM~601_q\;
\RAM1|ALT_INV_memRAM~2470_combout\ <= NOT \RAM1|memRAM~2470_combout\;
\RAM1|ALT_INV_memRAM~953_q\ <= NOT \RAM1|memRAM~953_q\;
\RAM1|ALT_INV_memRAM~825_q\ <= NOT \RAM1|memRAM~825_q\;
\RAM1|ALT_INV_memRAM~697_q\ <= NOT \RAM1|memRAM~697_q\;
\RAM1|ALT_INV_memRAM~569_q\ <= NOT \RAM1|memRAM~569_q\;
\RAM1|ALT_INV_memRAM~2469_combout\ <= NOT \RAM1|memRAM~2469_combout\;
\RAM1|ALT_INV_memRAM~2468_combout\ <= NOT \RAM1|memRAM~2468_combout\;
\RAM1|ALT_INV_memRAM~537_q\ <= NOT \RAM1|memRAM~537_q\;
\RAM1|ALT_INV_memRAM~409_q\ <= NOT \RAM1|memRAM~409_q\;
\RAM1|ALT_INV_memRAM~281_q\ <= NOT \RAM1|memRAM~281_q\;
\RAM1|ALT_INV_memRAM~153_q\ <= NOT \RAM1|memRAM~153_q\;
\RAM1|ALT_INV_memRAM~2467_combout\ <= NOT \RAM1|memRAM~2467_combout\;
\RAM1|ALT_INV_memRAM~505_q\ <= NOT \RAM1|memRAM~505_q\;
\RAM1|ALT_INV_memRAM~377_q\ <= NOT \RAM1|memRAM~377_q\;
\RAM1|ALT_INV_memRAM~249_q\ <= NOT \RAM1|memRAM~249_q\;
\RAM1|ALT_INV_memRAM~121_q\ <= NOT \RAM1|memRAM~121_q\;
\RAM1|ALT_INV_memRAM~2466_combout\ <= NOT \RAM1|memRAM~2466_combout\;
\RAM1|ALT_INV_memRAM~473_q\ <= NOT \RAM1|memRAM~473_q\;
\RAM1|ALT_INV_memRAM~345_q\ <= NOT \RAM1|memRAM~345_q\;
\RAM1|ALT_INV_memRAM~217_q\ <= NOT \RAM1|memRAM~217_q\;
\RAM1|ALT_INV_memRAM~89_q\ <= NOT \RAM1|memRAM~89_q\;
\RAM1|ALT_INV_memRAM~2465_combout\ <= NOT \RAM1|memRAM~2465_combout\;
\RAM1|ALT_INV_memRAM~441_q\ <= NOT \RAM1|memRAM~441_q\;
\RAM1|ALT_INV_memRAM~313_q\ <= NOT \RAM1|memRAM~313_q\;
\RAM1|ALT_INV_memRAM~185_q\ <= NOT \RAM1|memRAM~185_q\;
\RAM1|ALT_INV_memRAM~57_q\ <= NOT \RAM1|memRAM~57_q\;
\RAM1|ALT_INV_memRAM~2464_combout\ <= NOT \RAM1|memRAM~2464_combout\;
\RAM1|ALT_INV_memRAM~2463_combout\ <= NOT \RAM1|memRAM~2463_combout\;
\RAM1|ALT_INV_memRAM~2462_combout\ <= NOT \RAM1|memRAM~2462_combout\;
\RAM1|ALT_INV_memRAM~2072_q\ <= NOT \RAM1|memRAM~2072_q\;
\RAM1|ALT_INV_memRAM~1560_q\ <= NOT \RAM1|memRAM~1560_q\;
\RAM1|ALT_INV_memRAM~1048_q\ <= NOT \RAM1|memRAM~1048_q\;
\RAM1|ALT_INV_memRAM~536_q\ <= NOT \RAM1|memRAM~536_q\;
\RAM1|ALT_INV_memRAM~2461_combout\ <= NOT \RAM1|memRAM~2461_combout\;
\RAM1|ALT_INV_memRAM~2040_q\ <= NOT \RAM1|memRAM~2040_q\;
\RAM1|ALT_INV_memRAM~1528_q\ <= NOT \RAM1|memRAM~1528_q\;
\RAM1|ALT_INV_memRAM~1016_q\ <= NOT \RAM1|memRAM~1016_q\;
\RAM1|ALT_INV_memRAM~504_q\ <= NOT \RAM1|memRAM~504_q\;
\RAM1|ALT_INV_memRAM~2460_combout\ <= NOT \RAM1|memRAM~2460_combout\;
\RAM1|ALT_INV_memRAM~2008_q\ <= NOT \RAM1|memRAM~2008_q\;
\RAM1|ALT_INV_memRAM~1496_q\ <= NOT \RAM1|memRAM~1496_q\;
\RAM1|ALT_INV_memRAM~984_q\ <= NOT \RAM1|memRAM~984_q\;
\RAM1|ALT_INV_memRAM~472_q\ <= NOT \RAM1|memRAM~472_q\;
\RAM1|ALT_INV_memRAM~2459_combout\ <= NOT \RAM1|memRAM~2459_combout\;
\RAM1|ALT_INV_memRAM~1976_q\ <= NOT \RAM1|memRAM~1976_q\;
\RAM1|ALT_INV_memRAM~1464_q\ <= NOT \RAM1|memRAM~1464_q\;
\RAM1|ALT_INV_memRAM~952_q\ <= NOT \RAM1|memRAM~952_q\;
\RAM1|ALT_INV_memRAM~440_q\ <= NOT \RAM1|memRAM~440_q\;
\RAM1|ALT_INV_memRAM~2458_combout\ <= NOT \RAM1|memRAM~2458_combout\;
\RAM1|ALT_INV_memRAM~2457_combout\ <= NOT \RAM1|memRAM~2457_combout\;
\RAM1|ALT_INV_memRAM~1944_q\ <= NOT \RAM1|memRAM~1944_q\;
\RAM1|ALT_INV_memRAM~1912_q\ <= NOT \RAM1|memRAM~1912_q\;
\RAM1|ALT_INV_memRAM~1880_q\ <= NOT \RAM1|memRAM~1880_q\;
\RAM1|ALT_INV_memRAM~1848_q\ <= NOT \RAM1|memRAM~1848_q\;
\RAM1|ALT_INV_memRAM~2456_combout\ <= NOT \RAM1|memRAM~2456_combout\;
\RAM1|ALT_INV_memRAM~1432_q\ <= NOT \RAM1|memRAM~1432_q\;
\RAM1|ALT_INV_memRAM~1400_q\ <= NOT \RAM1|memRAM~1400_q\;
\RAM1|ALT_INV_memRAM~1368_q\ <= NOT \RAM1|memRAM~1368_q\;
\RAM1|ALT_INV_memRAM~1336_q\ <= NOT \RAM1|memRAM~1336_q\;
\RAM1|ALT_INV_memRAM~2455_combout\ <= NOT \RAM1|memRAM~2455_combout\;
\RAM1|ALT_INV_memRAM~920_q\ <= NOT \RAM1|memRAM~920_q\;
\RAM1|ALT_INV_memRAM~888_q\ <= NOT \RAM1|memRAM~888_q\;
\RAM1|ALT_INV_memRAM~856_q\ <= NOT \RAM1|memRAM~856_q\;
\RAM1|ALT_INV_memRAM~824_q\ <= NOT \RAM1|memRAM~824_q\;
\RAM1|ALT_INV_memRAM~2454_combout\ <= NOT \RAM1|memRAM~2454_combout\;
\RAM1|ALT_INV_memRAM~408_q\ <= NOT \RAM1|memRAM~408_q\;
\RAM1|ALT_INV_memRAM~376_q\ <= NOT \RAM1|memRAM~376_q\;
\RAM1|ALT_INV_memRAM~344_q\ <= NOT \RAM1|memRAM~344_q\;
\RAM1|ALT_INV_memRAM~312_q\ <= NOT \RAM1|memRAM~312_q\;
\RAM1|ALT_INV_memRAM~2453_combout\ <= NOT \RAM1|memRAM~2453_combout\;
\RAM1|ALT_INV_memRAM~2452_combout\ <= NOT \RAM1|memRAM~2452_combout\;
\RAM1|ALT_INV_memRAM~1816_q\ <= NOT \RAM1|memRAM~1816_q\;
\RAM1|ALT_INV_memRAM~1784_q\ <= NOT \RAM1|memRAM~1784_q\;
\RAM1|ALT_INV_memRAM~1752_q\ <= NOT \RAM1|memRAM~1752_q\;
\RAM1|ALT_INV_memRAM~1720_q\ <= NOT \RAM1|memRAM~1720_q\;
\RAM1|ALT_INV_memRAM~2451_combout\ <= NOT \RAM1|memRAM~2451_combout\;
\RAM1|ALT_INV_memRAM~1304_q\ <= NOT \RAM1|memRAM~1304_q\;
\RAM1|ALT_INV_memRAM~1272_q\ <= NOT \RAM1|memRAM~1272_q\;
\RAM1|ALT_INV_memRAM~1240_q\ <= NOT \RAM1|memRAM~1240_q\;
\RAM1|ALT_INV_memRAM~1208_q\ <= NOT \RAM1|memRAM~1208_q\;
\RAM1|ALT_INV_memRAM~2450_combout\ <= NOT \RAM1|memRAM~2450_combout\;
\RAM1|ALT_INV_memRAM~792_q\ <= NOT \RAM1|memRAM~792_q\;
\RAM1|ALT_INV_memRAM~760_q\ <= NOT \RAM1|memRAM~760_q\;
\RAM1|ALT_INV_memRAM~728_q\ <= NOT \RAM1|memRAM~728_q\;
\RAM1|ALT_INV_memRAM~696_q\ <= NOT \RAM1|memRAM~696_q\;
\RAM1|ALT_INV_memRAM~2449_combout\ <= NOT \RAM1|memRAM~2449_combout\;
\RAM1|ALT_INV_memRAM~280_q\ <= NOT \RAM1|memRAM~280_q\;
\RAM1|ALT_INV_memRAM~248_q\ <= NOT \RAM1|memRAM~248_q\;
\RAM1|ALT_INV_memRAM~216_q\ <= NOT \RAM1|memRAM~216_q\;
\RAM1|ALT_INV_memRAM~184_q\ <= NOT \RAM1|memRAM~184_q\;
\RAM1|ALT_INV_memRAM~2448_combout\ <= NOT \RAM1|memRAM~2448_combout\;
\RAM1|ALT_INV_memRAM~2447_combout\ <= NOT \RAM1|memRAM~2447_combout\;
\RAM1|ALT_INV_memRAM~1688_q\ <= NOT \RAM1|memRAM~1688_q\;
\RAM1|ALT_INV_memRAM~1656_q\ <= NOT \RAM1|memRAM~1656_q\;
\RAM1|ALT_INV_memRAM~1624_q\ <= NOT \RAM1|memRAM~1624_q\;
\RAM1|ALT_INV_memRAM~1592_q\ <= NOT \RAM1|memRAM~1592_q\;
\RAM1|ALT_INV_memRAM~2446_combout\ <= NOT \RAM1|memRAM~2446_combout\;
\RAM1|ALT_INV_memRAM~1176_q\ <= NOT \RAM1|memRAM~1176_q\;
\RAM1|ALT_INV_memRAM~1144_q\ <= NOT \RAM1|memRAM~1144_q\;
\RAM1|ALT_INV_memRAM~1112_q\ <= NOT \RAM1|memRAM~1112_q\;
\RAM1|ALT_INV_memRAM~1080_q\ <= NOT \RAM1|memRAM~1080_q\;
\RAM1|ALT_INV_memRAM~2445_combout\ <= NOT \RAM1|memRAM~2445_combout\;
\RAM1|ALT_INV_memRAM~664_q\ <= NOT \RAM1|memRAM~664_q\;
\RAM1|ALT_INV_memRAM~632_q\ <= NOT \RAM1|memRAM~632_q\;
\RAM1|ALT_INV_memRAM~600_q\ <= NOT \RAM1|memRAM~600_q\;
\RAM1|ALT_INV_memRAM~568_q\ <= NOT \RAM1|memRAM~568_q\;
\RAM1|ALT_INV_memRAM~2444_combout\ <= NOT \RAM1|memRAM~2444_combout\;
\RAM1|ALT_INV_memRAM~152_q\ <= NOT \RAM1|memRAM~152_q\;
\RAM1|ALT_INV_memRAM~120_q\ <= NOT \RAM1|memRAM~120_q\;
\RAM1|ALT_INV_memRAM~88_q\ <= NOT \RAM1|memRAM~88_q\;
\RAM1|ALT_INV_memRAM~56_q\ <= NOT \RAM1|memRAM~56_q\;
\RAM1|ALT_INV_memRAM~2443_combout\ <= NOT \RAM1|memRAM~2443_combout\;
\RAM1|ALT_INV_memRAM~2442_combout\ <= NOT \RAM1|memRAM~2442_combout\;
\RAM1|ALT_INV_memRAM~2441_combout\ <= NOT \RAM1|memRAM~2441_combout\;
\RAM1|ALT_INV_memRAM~2071_q\ <= NOT \RAM1|memRAM~2071_q\;
\RAM1|ALT_INV_memRAM~1943_q\ <= NOT \RAM1|memRAM~1943_q\;
\RAM1|ALT_INV_memRAM~1815_q\ <= NOT \RAM1|memRAM~1815_q\;
\RAM1|ALT_INV_memRAM~1687_q\ <= NOT \RAM1|memRAM~1687_q\;
\RAM1|ALT_INV_memRAM~2440_combout\ <= NOT \RAM1|memRAM~2440_combout\;
\RAM1|ALT_INV_memRAM~1559_q\ <= NOT \RAM1|memRAM~1559_q\;
\RAM1|ALT_INV_memRAM~1431_q\ <= NOT \RAM1|memRAM~1431_q\;
\RAM1|ALT_INV_memRAM~1303_q\ <= NOT \RAM1|memRAM~1303_q\;
\RAM1|ALT_INV_memRAM~1175_q\ <= NOT \RAM1|memRAM~1175_q\;
\RAM1|ALT_INV_memRAM~2439_combout\ <= NOT \RAM1|memRAM~2439_combout\;
\RAM1|ALT_INV_memRAM~1047_q\ <= NOT \RAM1|memRAM~1047_q\;
\RAM1|ALT_INV_memRAM~919_q\ <= NOT \RAM1|memRAM~919_q\;
\RAM1|ALT_INV_memRAM~791_q\ <= NOT \RAM1|memRAM~791_q\;
\RAM1|ALT_INV_memRAM~663_q\ <= NOT \RAM1|memRAM~663_q\;
\RAM1|ALT_INV_memRAM~2438_combout\ <= NOT \RAM1|memRAM~2438_combout\;
\RAM1|ALT_INV_memRAM~535_q\ <= NOT \RAM1|memRAM~535_q\;
\RAM1|ALT_INV_memRAM~407_q\ <= NOT \RAM1|memRAM~407_q\;
\RAM1|ALT_INV_memRAM~279_q\ <= NOT \RAM1|memRAM~279_q\;
\RAM1|ALT_INV_memRAM~151_q\ <= NOT \RAM1|memRAM~151_q\;
\RAM1|ALT_INV_memRAM~2437_combout\ <= NOT \RAM1|memRAM~2437_combout\;
\RAM1|ALT_INV_memRAM~2436_combout\ <= NOT \RAM1|memRAM~2436_combout\;
\RAM1|ALT_INV_memRAM~2039_q\ <= NOT \RAM1|memRAM~2039_q\;
\RAM1|ALT_INV_memRAM~1527_q\ <= NOT \RAM1|memRAM~1527_q\;
\RAM1|ALT_INV_memRAM~1015_q\ <= NOT \RAM1|memRAM~1015_q\;
\RAM1|ALT_INV_memRAM~503_q\ <= NOT \RAM1|memRAM~503_q\;
\RAM1|ALT_INV_memRAM~2435_combout\ <= NOT \RAM1|memRAM~2435_combout\;
\RAM1|ALT_INV_memRAM~1911_q\ <= NOT \RAM1|memRAM~1911_q\;
\RAM1|ALT_INV_memRAM~1399_q\ <= NOT \RAM1|memRAM~1399_q\;
\RAM1|ALT_INV_memRAM~887_q\ <= NOT \RAM1|memRAM~887_q\;
\RAM1|ALT_INV_memRAM~375_q\ <= NOT \RAM1|memRAM~375_q\;
\RAM1|ALT_INV_memRAM~2434_combout\ <= NOT \RAM1|memRAM~2434_combout\;
\RAM1|ALT_INV_memRAM~1783_q\ <= NOT \RAM1|memRAM~1783_q\;
\RAM1|ALT_INV_memRAM~1271_q\ <= NOT \RAM1|memRAM~1271_q\;
\RAM1|ALT_INV_memRAM~759_q\ <= NOT \RAM1|memRAM~759_q\;
\RAM1|ALT_INV_memRAM~247_q\ <= NOT \RAM1|memRAM~247_q\;
\RAM1|ALT_INV_memRAM~2433_combout\ <= NOT \RAM1|memRAM~2433_combout\;
\RAM1|ALT_INV_memRAM~1655_q\ <= NOT \RAM1|memRAM~1655_q\;
\RAM1|ALT_INV_memRAM~1143_q\ <= NOT \RAM1|memRAM~1143_q\;
\RAM1|ALT_INV_memRAM~631_q\ <= NOT \RAM1|memRAM~631_q\;
\RAM1|ALT_INV_memRAM~119_q\ <= NOT \RAM1|memRAM~119_q\;
\RAM1|ALT_INV_memRAM~2432_combout\ <= NOT \RAM1|memRAM~2432_combout\;
\RAM1|ALT_INV_memRAM~2431_combout\ <= NOT \RAM1|memRAM~2431_combout\;
\RAM1|ALT_INV_memRAM~2007_q\ <= NOT \RAM1|memRAM~2007_q\;
\RAM1|ALT_INV_memRAM~1495_q\ <= NOT \RAM1|memRAM~1495_q\;
\RAM1|ALT_INV_memRAM~983_q\ <= NOT \RAM1|memRAM~983_q\;
\RAM1|ALT_INV_memRAM~471_q\ <= NOT \RAM1|memRAM~471_q\;
\RAM1|ALT_INV_memRAM~2430_combout\ <= NOT \RAM1|memRAM~2430_combout\;
\RAM1|ALT_INV_memRAM~1879_q\ <= NOT \RAM1|memRAM~1879_q\;
\RAM1|ALT_INV_memRAM~1367_q\ <= NOT \RAM1|memRAM~1367_q\;
\RAM1|ALT_INV_memRAM~855_q\ <= NOT \RAM1|memRAM~855_q\;
\RAM1|ALT_INV_memRAM~343_q\ <= NOT \RAM1|memRAM~343_q\;
\RAM1|ALT_INV_memRAM~2429_combout\ <= NOT \RAM1|memRAM~2429_combout\;
\RAM1|ALT_INV_memRAM~1751_q\ <= NOT \RAM1|memRAM~1751_q\;
\RAM1|ALT_INV_memRAM~1239_q\ <= NOT \RAM1|memRAM~1239_q\;
\RAM1|ALT_INV_memRAM~727_q\ <= NOT \RAM1|memRAM~727_q\;
\RAM1|ALT_INV_memRAM~215_q\ <= NOT \RAM1|memRAM~215_q\;
\RAM1|ALT_INV_memRAM~2428_combout\ <= NOT \RAM1|memRAM~2428_combout\;
\RAM1|ALT_INV_memRAM~1623_q\ <= NOT \RAM1|memRAM~1623_q\;
\RAM1|ALT_INV_memRAM~1111_q\ <= NOT \RAM1|memRAM~1111_q\;
\RAM1|ALT_INV_memRAM~599_q\ <= NOT \RAM1|memRAM~599_q\;
\RAM1|ALT_INV_memRAM~87_q\ <= NOT \RAM1|memRAM~87_q\;
\RAM1|ALT_INV_memRAM~2427_combout\ <= NOT \RAM1|memRAM~2427_combout\;
\RAM1|ALT_INV_memRAM~2426_combout\ <= NOT \RAM1|memRAM~2426_combout\;
\RAM1|ALT_INV_memRAM~1975_q\ <= NOT \RAM1|memRAM~1975_q\;
\RAM1|ALT_INV_memRAM~1463_q\ <= NOT \RAM1|memRAM~1463_q\;
\RAM1|ALT_INV_memRAM~951_q\ <= NOT \RAM1|memRAM~951_q\;
\RAM1|ALT_INV_memRAM~439_q\ <= NOT \RAM1|memRAM~439_q\;
\RAM1|ALT_INV_memRAM~2425_combout\ <= NOT \RAM1|memRAM~2425_combout\;
\RAM1|ALT_INV_memRAM~1847_q\ <= NOT \RAM1|memRAM~1847_q\;
\RAM1|ALT_INV_memRAM~1335_q\ <= NOT \RAM1|memRAM~1335_q\;
\RAM1|ALT_INV_memRAM~823_q\ <= NOT \RAM1|memRAM~823_q\;
\RAM1|ALT_INV_memRAM~311_q\ <= NOT \RAM1|memRAM~311_q\;
\RAM1|ALT_INV_memRAM~2424_combout\ <= NOT \RAM1|memRAM~2424_combout\;
\RAM1|ALT_INV_memRAM~1719_q\ <= NOT \RAM1|memRAM~1719_q\;
\RAM1|ALT_INV_memRAM~1207_q\ <= NOT \RAM1|memRAM~1207_q\;
\RAM1|ALT_INV_memRAM~695_q\ <= NOT \RAM1|memRAM~695_q\;
\RAM1|ALT_INV_memRAM~183_q\ <= NOT \RAM1|memRAM~183_q\;
\RAM1|ALT_INV_memRAM~2423_combout\ <= NOT \RAM1|memRAM~2423_combout\;
\RAM1|ALT_INV_memRAM~1591_q\ <= NOT \RAM1|memRAM~1591_q\;
\RAM1|ALT_INV_memRAM~1079_q\ <= NOT \RAM1|memRAM~1079_q\;
\RAM1|ALT_INV_memRAM~567_q\ <= NOT \RAM1|memRAM~567_q\;
\RAM1|ALT_INV_memRAM~55_q\ <= NOT \RAM1|memRAM~55_q\;
\RAM1|ALT_INV_memRAM~2422_combout\ <= NOT \RAM1|memRAM~2422_combout\;
\RAM1|ALT_INV_memRAM~2421_combout\ <= NOT \RAM1|memRAM~2421_combout\;
\RAM1|ALT_INV_memRAM~2420_combout\ <= NOT \RAM1|memRAM~2420_combout\;
\RAM1|ALT_INV_memRAM~2070_q\ <= NOT \RAM1|memRAM~2070_q\;
\RAM1|ALT_INV_memRAM~1942_q\ <= NOT \RAM1|memRAM~1942_q\;
\RAM1|ALT_INV_memRAM~1814_q\ <= NOT \RAM1|memRAM~1814_q\;
\RAM1|ALT_INV_memRAM~1686_q\ <= NOT \RAM1|memRAM~1686_q\;
\RAM1|ALT_INV_memRAM~2419_combout\ <= NOT \RAM1|memRAM~2419_combout\;
\RAM1|ALT_INV_memRAM~2038_q\ <= NOT \RAM1|memRAM~2038_q\;
\RAM1|ALT_INV_memRAM~1910_q\ <= NOT \RAM1|memRAM~1910_q\;
\RAM1|ALT_INV_memRAM~1782_q\ <= NOT \RAM1|memRAM~1782_q\;
\RAM1|ALT_INV_memRAM~1654_q\ <= NOT \RAM1|memRAM~1654_q\;
\RAM1|ALT_INV_memRAM~2418_combout\ <= NOT \RAM1|memRAM~2418_combout\;
\RAM1|ALT_INV_memRAM~2006_q\ <= NOT \RAM1|memRAM~2006_q\;
\RAM1|ALT_INV_memRAM~1878_q\ <= NOT \RAM1|memRAM~1878_q\;
\RAM1|ALT_INV_memRAM~1750_q\ <= NOT \RAM1|memRAM~1750_q\;
\RAM1|ALT_INV_memRAM~1622_q\ <= NOT \RAM1|memRAM~1622_q\;
\RAM1|ALT_INV_memRAM~2417_combout\ <= NOT \RAM1|memRAM~2417_combout\;
\RAM1|ALT_INV_memRAM~1974_q\ <= NOT \RAM1|memRAM~1974_q\;
\RAM1|ALT_INV_memRAM~1846_q\ <= NOT \RAM1|memRAM~1846_q\;
\RAM1|ALT_INV_memRAM~1718_q\ <= NOT \RAM1|memRAM~1718_q\;
\RAM1|ALT_INV_memRAM~1590_q\ <= NOT \RAM1|memRAM~1590_q\;
\RAM1|ALT_INV_memRAM~2416_combout\ <= NOT \RAM1|memRAM~2416_combout\;
\RAM1|ALT_INV_memRAM~2415_combout\ <= NOT \RAM1|memRAM~2415_combout\;
\RAM1|ALT_INV_memRAM~1558_q\ <= NOT \RAM1|memRAM~1558_q\;
\RAM1|ALT_INV_memRAM~1526_q\ <= NOT \RAM1|memRAM~1526_q\;
\RAM1|ALT_INV_memRAM~1494_q\ <= NOT \RAM1|memRAM~1494_q\;
\RAM1|ALT_INV_memRAM~1462_q\ <= NOT \RAM1|memRAM~1462_q\;
\RAM1|ALT_INV_memRAM~2414_combout\ <= NOT \RAM1|memRAM~2414_combout\;
\RAM1|ALT_INV_memRAM~1430_q\ <= NOT \RAM1|memRAM~1430_q\;
\RAM1|ALT_INV_memRAM~1398_q\ <= NOT \RAM1|memRAM~1398_q\;
\RAM1|ALT_INV_memRAM~1366_q\ <= NOT \RAM1|memRAM~1366_q\;
\RAM1|ALT_INV_memRAM~1334_q\ <= NOT \RAM1|memRAM~1334_q\;
\RAM1|ALT_INV_memRAM~2413_combout\ <= NOT \RAM1|memRAM~2413_combout\;
\RAM1|ALT_INV_memRAM~1302_q\ <= NOT \RAM1|memRAM~1302_q\;
\RAM1|ALT_INV_memRAM~1270_q\ <= NOT \RAM1|memRAM~1270_q\;
\RAM1|ALT_INV_memRAM~1238_q\ <= NOT \RAM1|memRAM~1238_q\;
\RAM1|ALT_INV_memRAM~1206_q\ <= NOT \RAM1|memRAM~1206_q\;
\RAM1|ALT_INV_memRAM~2412_combout\ <= NOT \RAM1|memRAM~2412_combout\;
\RAM1|ALT_INV_memRAM~1174_q\ <= NOT \RAM1|memRAM~1174_q\;
\RAM1|ALT_INV_memRAM~1142_q\ <= NOT \RAM1|memRAM~1142_q\;
\RAM1|ALT_INV_memRAM~1110_q\ <= NOT \RAM1|memRAM~1110_q\;
\RAM1|ALT_INV_memRAM~1078_q\ <= NOT \RAM1|memRAM~1078_q\;
\RAM1|ALT_INV_memRAM~2411_combout\ <= NOT \RAM1|memRAM~2411_combout\;
\RAM1|ALT_INV_memRAM~2410_combout\ <= NOT \RAM1|memRAM~2410_combout\;
\RAM1|ALT_INV_memRAM~1046_q\ <= NOT \RAM1|memRAM~1046_q\;
\RAM1|ALT_INV_memRAM~918_q\ <= NOT \RAM1|memRAM~918_q\;
\RAM1|ALT_INV_memRAM~790_q\ <= NOT \RAM1|memRAM~790_q\;
\RAM1|ALT_INV_memRAM~662_q\ <= NOT \RAM1|memRAM~662_q\;
\RAM1|ALT_INV_memRAM~2409_combout\ <= NOT \RAM1|memRAM~2409_combout\;
\RAM1|ALT_INV_memRAM~1014_q\ <= NOT \RAM1|memRAM~1014_q\;
\RAM1|ALT_INV_memRAM~886_q\ <= NOT \RAM1|memRAM~886_q\;
\RAM1|ALT_INV_memRAM~758_q\ <= NOT \RAM1|memRAM~758_q\;
\RAM1|ALT_INV_memRAM~630_q\ <= NOT \RAM1|memRAM~630_q\;
\RAM1|ALT_INV_memRAM~2408_combout\ <= NOT \RAM1|memRAM~2408_combout\;
\RAM1|ALT_INV_memRAM~982_q\ <= NOT \RAM1|memRAM~982_q\;
\RAM1|ALT_INV_memRAM~854_q\ <= NOT \RAM1|memRAM~854_q\;
\RAM1|ALT_INV_memRAM~726_q\ <= NOT \RAM1|memRAM~726_q\;
\RAM1|ALT_INV_memRAM~598_q\ <= NOT \RAM1|memRAM~598_q\;
\RAM1|ALT_INV_memRAM~2407_combout\ <= NOT \RAM1|memRAM~2407_combout\;
\RAM1|ALT_INV_memRAM~950_q\ <= NOT \RAM1|memRAM~950_q\;
\RAM1|ALT_INV_memRAM~822_q\ <= NOT \RAM1|memRAM~822_q\;
\RAM1|ALT_INV_memRAM~694_q\ <= NOT \RAM1|memRAM~694_q\;
\RAM1|ALT_INV_memRAM~566_q\ <= NOT \RAM1|memRAM~566_q\;
\RAM1|ALT_INV_memRAM~2406_combout\ <= NOT \RAM1|memRAM~2406_combout\;
\RAM1|ALT_INV_memRAM~2405_combout\ <= NOT \RAM1|memRAM~2405_combout\;
\RAM1|ALT_INV_memRAM~534_q\ <= NOT \RAM1|memRAM~534_q\;
\RAM1|ALT_INV_memRAM~406_q\ <= NOT \RAM1|memRAM~406_q\;
\RAM1|ALT_INV_memRAM~278_q\ <= NOT \RAM1|memRAM~278_q\;
\RAM1|ALT_INV_memRAM~150_q\ <= NOT \RAM1|memRAM~150_q\;
\RAM1|ALT_INV_memRAM~2404_combout\ <= NOT \RAM1|memRAM~2404_combout\;
\RAM1|ALT_INV_memRAM~502_q\ <= NOT \RAM1|memRAM~502_q\;
\RAM1|ALT_INV_memRAM~374_q\ <= NOT \RAM1|memRAM~374_q\;
\RAM1|ALT_INV_memRAM~246_q\ <= NOT \RAM1|memRAM~246_q\;
\RAM1|ALT_INV_memRAM~118_q\ <= NOT \RAM1|memRAM~118_q\;
\RAM1|ALT_INV_memRAM~2403_combout\ <= NOT \RAM1|memRAM~2403_combout\;
\RAM1|ALT_INV_memRAM~470_q\ <= NOT \RAM1|memRAM~470_q\;
\RAM1|ALT_INV_memRAM~342_q\ <= NOT \RAM1|memRAM~342_q\;
\RAM1|ALT_INV_memRAM~214_q\ <= NOT \RAM1|memRAM~214_q\;
\RAM1|ALT_INV_memRAM~86_q\ <= NOT \RAM1|memRAM~86_q\;
\RAM1|ALT_INV_memRAM~2402_combout\ <= NOT \RAM1|memRAM~2402_combout\;
\RAM1|ALT_INV_memRAM~438_q\ <= NOT \RAM1|memRAM~438_q\;
\RAM1|ALT_INV_memRAM~310_q\ <= NOT \RAM1|memRAM~310_q\;
\RAM1|ALT_INV_memRAM~182_q\ <= NOT \RAM1|memRAM~182_q\;
\RAM1|ALT_INV_memRAM~54_q\ <= NOT \RAM1|memRAM~54_q\;
\RAM1|ALT_INV_memRAM~2401_combout\ <= NOT \RAM1|memRAM~2401_combout\;
\RAM1|ALT_INV_memRAM~2400_combout\ <= NOT \RAM1|memRAM~2400_combout\;
\RAM1|ALT_INV_memRAM~2399_combout\ <= NOT \RAM1|memRAM~2399_combout\;
\RAM1|ALT_INV_memRAM~2069_q\ <= NOT \RAM1|memRAM~2069_q\;
\RAM1|ALT_INV_memRAM~1557_q\ <= NOT \RAM1|memRAM~1557_q\;
\RAM1|ALT_INV_memRAM~1045_q\ <= NOT \RAM1|memRAM~1045_q\;
\RAM1|ALT_INV_memRAM~533_q\ <= NOT \RAM1|memRAM~533_q\;
\RAM1|ALT_INV_memRAM~2398_combout\ <= NOT \RAM1|memRAM~2398_combout\;
\RAM1|ALT_INV_memRAM~2037_q\ <= NOT \RAM1|memRAM~2037_q\;
\RAM1|ALT_INV_memRAM~1525_q\ <= NOT \RAM1|memRAM~1525_q\;
\RAM1|ALT_INV_memRAM~1013_q\ <= NOT \RAM1|memRAM~1013_q\;
\RAM1|ALT_INV_memRAM~501_q\ <= NOT \RAM1|memRAM~501_q\;
\RAM1|ALT_INV_memRAM~2397_combout\ <= NOT \RAM1|memRAM~2397_combout\;
\RAM1|ALT_INV_memRAM~2005_q\ <= NOT \RAM1|memRAM~2005_q\;
\RAM1|ALT_INV_memRAM~1493_q\ <= NOT \RAM1|memRAM~1493_q\;
\RAM1|ALT_INV_memRAM~981_q\ <= NOT \RAM1|memRAM~981_q\;
\RAM1|ALT_INV_memRAM~469_q\ <= NOT \RAM1|memRAM~469_q\;
\RAM1|ALT_INV_memRAM~2396_combout\ <= NOT \RAM1|memRAM~2396_combout\;
\RAM1|ALT_INV_memRAM~1973_q\ <= NOT \RAM1|memRAM~1973_q\;
\RAM1|ALT_INV_memRAM~1461_q\ <= NOT \RAM1|memRAM~1461_q\;
\RAM1|ALT_INV_memRAM~949_q\ <= NOT \RAM1|memRAM~949_q\;
\RAM1|ALT_INV_memRAM~437_q\ <= NOT \RAM1|memRAM~437_q\;
\RAM1|ALT_INV_memRAM~2395_combout\ <= NOT \RAM1|memRAM~2395_combout\;
\RAM1|ALT_INV_memRAM~2394_combout\ <= NOT \RAM1|memRAM~2394_combout\;
\RAM1|ALT_INV_memRAM~1941_q\ <= NOT \RAM1|memRAM~1941_q\;
\RAM1|ALT_INV_memRAM~1909_q\ <= NOT \RAM1|memRAM~1909_q\;
\RAM1|ALT_INV_memRAM~1877_q\ <= NOT \RAM1|memRAM~1877_q\;
\RAM1|ALT_INV_memRAM~1845_q\ <= NOT \RAM1|memRAM~1845_q\;
\RAM1|ALT_INV_memRAM~2393_combout\ <= NOT \RAM1|memRAM~2393_combout\;
\RAM1|ALT_INV_memRAM~1429_q\ <= NOT \RAM1|memRAM~1429_q\;
\RAM1|ALT_INV_memRAM~1397_q\ <= NOT \RAM1|memRAM~1397_q\;
\RAM1|ALT_INV_memRAM~1365_q\ <= NOT \RAM1|memRAM~1365_q\;
\RAM1|ALT_INV_memRAM~1333_q\ <= NOT \RAM1|memRAM~1333_q\;
\RAM1|ALT_INV_memRAM~2392_combout\ <= NOT \RAM1|memRAM~2392_combout\;
\RAM1|ALT_INV_memRAM~917_q\ <= NOT \RAM1|memRAM~917_q\;
\RAM1|ALT_INV_memRAM~885_q\ <= NOT \RAM1|memRAM~885_q\;
\RAM1|ALT_INV_memRAM~853_q\ <= NOT \RAM1|memRAM~853_q\;
\RAM1|ALT_INV_memRAM~821_q\ <= NOT \RAM1|memRAM~821_q\;
\RAM1|ALT_INV_memRAM~2391_combout\ <= NOT \RAM1|memRAM~2391_combout\;
\RAM1|ALT_INV_memRAM~405_q\ <= NOT \RAM1|memRAM~405_q\;
\RAM1|ALT_INV_memRAM~373_q\ <= NOT \RAM1|memRAM~373_q\;
\RAM1|ALT_INV_memRAM~341_q\ <= NOT \RAM1|memRAM~341_q\;
\RAM1|ALT_INV_memRAM~309_q\ <= NOT \RAM1|memRAM~309_q\;
\RAM1|ALT_INV_memRAM~2390_combout\ <= NOT \RAM1|memRAM~2390_combout\;
\RAM1|ALT_INV_memRAM~2389_combout\ <= NOT \RAM1|memRAM~2389_combout\;
\RAM1|ALT_INV_memRAM~1813_q\ <= NOT \RAM1|memRAM~1813_q\;
\RAM1|ALT_INV_memRAM~1781_q\ <= NOT \RAM1|memRAM~1781_q\;
\RAM1|ALT_INV_memRAM~1749_q\ <= NOT \RAM1|memRAM~1749_q\;
\RAM1|ALT_INV_memRAM~1717_q\ <= NOT \RAM1|memRAM~1717_q\;
\RAM1|ALT_INV_memRAM~2388_combout\ <= NOT \RAM1|memRAM~2388_combout\;
\RAM1|ALT_INV_memRAM~1301_q\ <= NOT \RAM1|memRAM~1301_q\;
\RAM1|ALT_INV_memRAM~1269_q\ <= NOT \RAM1|memRAM~1269_q\;
\RAM1|ALT_INV_memRAM~1237_q\ <= NOT \RAM1|memRAM~1237_q\;
\RAM1|ALT_INV_memRAM~1205_q\ <= NOT \RAM1|memRAM~1205_q\;
\RAM1|ALT_INV_memRAM~2387_combout\ <= NOT \RAM1|memRAM~2387_combout\;
\RAM1|ALT_INV_memRAM~789_q\ <= NOT \RAM1|memRAM~789_q\;
\RAM1|ALT_INV_memRAM~757_q\ <= NOT \RAM1|memRAM~757_q\;
\RAM1|ALT_INV_memRAM~725_q\ <= NOT \RAM1|memRAM~725_q\;
\RAM1|ALT_INV_memRAM~693_q\ <= NOT \RAM1|memRAM~693_q\;
\RAM1|ALT_INV_memRAM~2386_combout\ <= NOT \RAM1|memRAM~2386_combout\;
\RAM1|ALT_INV_memRAM~277_q\ <= NOT \RAM1|memRAM~277_q\;
\RAM1|ALT_INV_memRAM~245_q\ <= NOT \RAM1|memRAM~245_q\;
\RAM1|ALT_INV_memRAM~213_q\ <= NOT \RAM1|memRAM~213_q\;
\RAM1|ALT_INV_memRAM~181_q\ <= NOT \RAM1|memRAM~181_q\;
\RAM1|ALT_INV_memRAM~2385_combout\ <= NOT \RAM1|memRAM~2385_combout\;
\RAM1|ALT_INV_memRAM~2384_combout\ <= NOT \RAM1|memRAM~2384_combout\;
\RAM1|ALT_INV_memRAM~1685_q\ <= NOT \RAM1|memRAM~1685_q\;
\RAM1|ALT_INV_memRAM~1653_q\ <= NOT \RAM1|memRAM~1653_q\;
\RAM1|ALT_INV_memRAM~1621_q\ <= NOT \RAM1|memRAM~1621_q\;
\RAM1|ALT_INV_memRAM~1589_q\ <= NOT \RAM1|memRAM~1589_q\;
\RAM1|ALT_INV_memRAM~2383_combout\ <= NOT \RAM1|memRAM~2383_combout\;
\RAM1|ALT_INV_memRAM~1173_q\ <= NOT \RAM1|memRAM~1173_q\;
\RAM1|ALT_INV_memRAM~1141_q\ <= NOT \RAM1|memRAM~1141_q\;
\RAM1|ALT_INV_memRAM~1109_q\ <= NOT \RAM1|memRAM~1109_q\;
\RAM1|ALT_INV_memRAM~1077_q\ <= NOT \RAM1|memRAM~1077_q\;
\RAM1|ALT_INV_memRAM~2382_combout\ <= NOT \RAM1|memRAM~2382_combout\;
\RAM1|ALT_INV_memRAM~661_q\ <= NOT \RAM1|memRAM~661_q\;
\RAM1|ALT_INV_memRAM~629_q\ <= NOT \RAM1|memRAM~629_q\;
\RAM1|ALT_INV_memRAM~597_q\ <= NOT \RAM1|memRAM~597_q\;
\RAM1|ALT_INV_memRAM~565_q\ <= NOT \RAM1|memRAM~565_q\;
\RAM1|ALT_INV_memRAM~2381_combout\ <= NOT \RAM1|memRAM~2381_combout\;
\RAM1|ALT_INV_memRAM~149_q\ <= NOT \RAM1|memRAM~149_q\;
\RAM1|ALT_INV_memRAM~117_q\ <= NOT \RAM1|memRAM~117_q\;
\RAM1|ALT_INV_memRAM~85_q\ <= NOT \RAM1|memRAM~85_q\;
\RAM1|ALT_INV_memRAM~53_q\ <= NOT \RAM1|memRAM~53_q\;
\RAM1|ALT_INV_memRAM~2380_combout\ <= NOT \RAM1|memRAM~2380_combout\;
\RAM1|ALT_INV_memRAM~2379_combout\ <= NOT \RAM1|memRAM~2379_combout\;
\RAM1|ALT_INV_memRAM~2378_combout\ <= NOT \RAM1|memRAM~2378_combout\;
\RAM1|ALT_INV_memRAM~2068_q\ <= NOT \RAM1|memRAM~2068_q\;
\RAM1|ALT_INV_memRAM~1940_q\ <= NOT \RAM1|memRAM~1940_q\;
\RAM1|ALT_INV_memRAM~1812_q\ <= NOT \RAM1|memRAM~1812_q\;
\RAM1|ALT_INV_memRAM~1684_q\ <= NOT \RAM1|memRAM~1684_q\;
\RAM1|ALT_INV_memRAM~2377_combout\ <= NOT \RAM1|memRAM~2377_combout\;
\RAM1|ALT_INV_memRAM~1556_q\ <= NOT \RAM1|memRAM~1556_q\;
\RAM1|ALT_INV_memRAM~1428_q\ <= NOT \RAM1|memRAM~1428_q\;
\RAM1|ALT_INV_memRAM~1300_q\ <= NOT \RAM1|memRAM~1300_q\;
\RAM1|ALT_INV_memRAM~1172_q\ <= NOT \RAM1|memRAM~1172_q\;
\RAM1|ALT_INV_memRAM~2376_combout\ <= NOT \RAM1|memRAM~2376_combout\;
\RAM1|ALT_INV_memRAM~1044_q\ <= NOT \RAM1|memRAM~1044_q\;
\RAM1|ALT_INV_memRAM~916_q\ <= NOT \RAM1|memRAM~916_q\;
\RAM1|ALT_INV_memRAM~788_q\ <= NOT \RAM1|memRAM~788_q\;
\RAM1|ALT_INV_memRAM~660_q\ <= NOT \RAM1|memRAM~660_q\;
\RAM1|ALT_INV_memRAM~2375_combout\ <= NOT \RAM1|memRAM~2375_combout\;
\RAM1|ALT_INV_memRAM~532_q\ <= NOT \RAM1|memRAM~532_q\;
\RAM1|ALT_INV_memRAM~404_q\ <= NOT \RAM1|memRAM~404_q\;
\RAM1|ALT_INV_memRAM~276_q\ <= NOT \RAM1|memRAM~276_q\;
\RAM1|ALT_INV_memRAM~148_q\ <= NOT \RAM1|memRAM~148_q\;
\RAM1|ALT_INV_memRAM~2374_combout\ <= NOT \RAM1|memRAM~2374_combout\;
\RAM1|ALT_INV_memRAM~2373_combout\ <= NOT \RAM1|memRAM~2373_combout\;
\RAM1|ALT_INV_memRAM~2036_q\ <= NOT \RAM1|memRAM~2036_q\;
\RAM1|ALT_INV_memRAM~1524_q\ <= NOT \RAM1|memRAM~1524_q\;
\RAM1|ALT_INV_memRAM~1012_q\ <= NOT \RAM1|memRAM~1012_q\;
\RAM1|ALT_INV_memRAM~500_q\ <= NOT \RAM1|memRAM~500_q\;
\RAM1|ALT_INV_memRAM~2372_combout\ <= NOT \RAM1|memRAM~2372_combout\;
\RAM1|ALT_INV_memRAM~1908_q\ <= NOT \RAM1|memRAM~1908_q\;
\RAM1|ALT_INV_memRAM~1396_q\ <= NOT \RAM1|memRAM~1396_q\;
\RAM1|ALT_INV_memRAM~884_q\ <= NOT \RAM1|memRAM~884_q\;
\RAM1|ALT_INV_memRAM~372_q\ <= NOT \RAM1|memRAM~372_q\;
\RAM1|ALT_INV_memRAM~2371_combout\ <= NOT \RAM1|memRAM~2371_combout\;
\RAM1|ALT_INV_memRAM~1780_q\ <= NOT \RAM1|memRAM~1780_q\;
\RAM1|ALT_INV_memRAM~1268_q\ <= NOT \RAM1|memRAM~1268_q\;
\RAM1|ALT_INV_memRAM~756_q\ <= NOT \RAM1|memRAM~756_q\;
\RAM1|ALT_INV_memRAM~244_q\ <= NOT \RAM1|memRAM~244_q\;
\RAM1|ALT_INV_memRAM~2370_combout\ <= NOT \RAM1|memRAM~2370_combout\;
\RAM1|ALT_INV_memRAM~1652_q\ <= NOT \RAM1|memRAM~1652_q\;
\RAM1|ALT_INV_memRAM~1140_q\ <= NOT \RAM1|memRAM~1140_q\;
\RAM1|ALT_INV_memRAM~628_q\ <= NOT \RAM1|memRAM~628_q\;
\RAM1|ALT_INV_memRAM~116_q\ <= NOT \RAM1|memRAM~116_q\;
\RAM1|ALT_INV_memRAM~2369_combout\ <= NOT \RAM1|memRAM~2369_combout\;
\RAM1|ALT_INV_memRAM~2368_combout\ <= NOT \RAM1|memRAM~2368_combout\;
\RAM1|ALT_INV_memRAM~2004_q\ <= NOT \RAM1|memRAM~2004_q\;
\RAM1|ALT_INV_memRAM~1492_q\ <= NOT \RAM1|memRAM~1492_q\;
\RAM1|ALT_INV_memRAM~980_q\ <= NOT \RAM1|memRAM~980_q\;
\RAM1|ALT_INV_memRAM~468_q\ <= NOT \RAM1|memRAM~468_q\;
\RAM1|ALT_INV_memRAM~2367_combout\ <= NOT \RAM1|memRAM~2367_combout\;
\RAM1|ALT_INV_memRAM~1876_q\ <= NOT \RAM1|memRAM~1876_q\;
\RAM1|ALT_INV_memRAM~1364_q\ <= NOT \RAM1|memRAM~1364_q\;
\RAM1|ALT_INV_memRAM~852_q\ <= NOT \RAM1|memRAM~852_q\;
\RAM1|ALT_INV_memRAM~340_q\ <= NOT \RAM1|memRAM~340_q\;
\RAM1|ALT_INV_memRAM~2366_combout\ <= NOT \RAM1|memRAM~2366_combout\;
\RAM1|ALT_INV_memRAM~1748_q\ <= NOT \RAM1|memRAM~1748_q\;
\RAM1|ALT_INV_memRAM~1236_q\ <= NOT \RAM1|memRAM~1236_q\;
\RAM1|ALT_INV_memRAM~724_q\ <= NOT \RAM1|memRAM~724_q\;
\RAM1|ALT_INV_memRAM~212_q\ <= NOT \RAM1|memRAM~212_q\;
\RAM1|ALT_INV_memRAM~2365_combout\ <= NOT \RAM1|memRAM~2365_combout\;
\RAM1|ALT_INV_memRAM~1620_q\ <= NOT \RAM1|memRAM~1620_q\;
\RAM1|ALT_INV_memRAM~1108_q\ <= NOT \RAM1|memRAM~1108_q\;
\RAM1|ALT_INV_memRAM~596_q\ <= NOT \RAM1|memRAM~596_q\;
\RAM1|ALT_INV_memRAM~84_q\ <= NOT \RAM1|memRAM~84_q\;
\RAM1|ALT_INV_memRAM~2364_combout\ <= NOT \RAM1|memRAM~2364_combout\;
\RAM1|ALT_INV_memRAM~2363_combout\ <= NOT \RAM1|memRAM~2363_combout\;
\RAM1|ALT_INV_memRAM~1972_q\ <= NOT \RAM1|memRAM~1972_q\;
\RAM1|ALT_INV_memRAM~1460_q\ <= NOT \RAM1|memRAM~1460_q\;
\RAM1|ALT_INV_memRAM~948_q\ <= NOT \RAM1|memRAM~948_q\;
\RAM1|ALT_INV_memRAM~436_q\ <= NOT \RAM1|memRAM~436_q\;
\RAM1|ALT_INV_memRAM~2362_combout\ <= NOT \RAM1|memRAM~2362_combout\;
\RAM1|ALT_INV_memRAM~1844_q\ <= NOT \RAM1|memRAM~1844_q\;
\RAM1|ALT_INV_memRAM~1332_q\ <= NOT \RAM1|memRAM~1332_q\;
\RAM1|ALT_INV_memRAM~820_q\ <= NOT \RAM1|memRAM~820_q\;
\RAM1|ALT_INV_memRAM~308_q\ <= NOT \RAM1|memRAM~308_q\;
\RAM1|ALT_INV_memRAM~2361_combout\ <= NOT \RAM1|memRAM~2361_combout\;
\RAM1|ALT_INV_memRAM~1716_q\ <= NOT \RAM1|memRAM~1716_q\;
\RAM1|ALT_INV_memRAM~1204_q\ <= NOT \RAM1|memRAM~1204_q\;
\RAM1|ALT_INV_memRAM~692_q\ <= NOT \RAM1|memRAM~692_q\;
\RAM1|ALT_INV_memRAM~180_q\ <= NOT \RAM1|memRAM~180_q\;
\RAM1|ALT_INV_memRAM~2360_combout\ <= NOT \RAM1|memRAM~2360_combout\;
\RAM1|ALT_INV_memRAM~1588_q\ <= NOT \RAM1|memRAM~1588_q\;
\RAM1|ALT_INV_memRAM~1076_q\ <= NOT \RAM1|memRAM~1076_q\;
\RAM1|ALT_INV_memRAM~564_q\ <= NOT \RAM1|memRAM~564_q\;
\RAM1|ALT_INV_memRAM~52_q\ <= NOT \RAM1|memRAM~52_q\;
\RAM1|ALT_INV_memRAM~2359_combout\ <= NOT \RAM1|memRAM~2359_combout\;
\RAM1|ALT_INV_memRAM~2358_combout\ <= NOT \RAM1|memRAM~2358_combout\;
\RAM1|ALT_INV_memRAM~2357_combout\ <= NOT \RAM1|memRAM~2357_combout\;
\RAM1|ALT_INV_memRAM~2067_q\ <= NOT \RAM1|memRAM~2067_q\;
\RAM1|ALT_INV_memRAM~1939_q\ <= NOT \RAM1|memRAM~1939_q\;
\RAM1|ALT_INV_memRAM~1811_q\ <= NOT \RAM1|memRAM~1811_q\;
\RAM1|ALT_INV_memRAM~1683_q\ <= NOT \RAM1|memRAM~1683_q\;
\RAM1|ALT_INV_memRAM~2356_combout\ <= NOT \RAM1|memRAM~2356_combout\;
\RAM1|ALT_INV_memRAM~2035_q\ <= NOT \RAM1|memRAM~2035_q\;
\RAM1|ALT_INV_memRAM~1907_q\ <= NOT \RAM1|memRAM~1907_q\;
\RAM1|ALT_INV_memRAM~1779_q\ <= NOT \RAM1|memRAM~1779_q\;
\RAM1|ALT_INV_memRAM~1651_q\ <= NOT \RAM1|memRAM~1651_q\;
\RAM1|ALT_INV_memRAM~2355_combout\ <= NOT \RAM1|memRAM~2355_combout\;
\RAM1|ALT_INV_memRAM~2003_q\ <= NOT \RAM1|memRAM~2003_q\;
\RAM1|ALT_INV_memRAM~1875_q\ <= NOT \RAM1|memRAM~1875_q\;
\RAM1|ALT_INV_memRAM~1747_q\ <= NOT \RAM1|memRAM~1747_q\;
\RAM1|ALT_INV_memRAM~1619_q\ <= NOT \RAM1|memRAM~1619_q\;
\RAM1|ALT_INV_memRAM~2354_combout\ <= NOT \RAM1|memRAM~2354_combout\;
\RAM1|ALT_INV_memRAM~1971_q\ <= NOT \RAM1|memRAM~1971_q\;
\RAM1|ALT_INV_memRAM~1843_q\ <= NOT \RAM1|memRAM~1843_q\;
\RAM1|ALT_INV_memRAM~1715_q\ <= NOT \RAM1|memRAM~1715_q\;
\RAM1|ALT_INV_memRAM~1587_q\ <= NOT \RAM1|memRAM~1587_q\;
\RAM1|ALT_INV_memRAM~2353_combout\ <= NOT \RAM1|memRAM~2353_combout\;
\RAM1|ALT_INV_memRAM~2352_combout\ <= NOT \RAM1|memRAM~2352_combout\;
\RAM1|ALT_INV_memRAM~1555_q\ <= NOT \RAM1|memRAM~1555_q\;
\RAM1|ALT_INV_memRAM~1523_q\ <= NOT \RAM1|memRAM~1523_q\;
\RAM1|ALT_INV_memRAM~1491_q\ <= NOT \RAM1|memRAM~1491_q\;
\RAM1|ALT_INV_memRAM~1459_q\ <= NOT \RAM1|memRAM~1459_q\;
\RAM1|ALT_INV_memRAM~2351_combout\ <= NOT \RAM1|memRAM~2351_combout\;
\RAM1|ALT_INV_memRAM~1427_q\ <= NOT \RAM1|memRAM~1427_q\;
\RAM1|ALT_INV_memRAM~1395_q\ <= NOT \RAM1|memRAM~1395_q\;
\RAM1|ALT_INV_memRAM~1363_q\ <= NOT \RAM1|memRAM~1363_q\;
\RAM1|ALT_INV_memRAM~1331_q\ <= NOT \RAM1|memRAM~1331_q\;
\RAM1|ALT_INV_memRAM~2350_combout\ <= NOT \RAM1|memRAM~2350_combout\;
\RAM1|ALT_INV_memRAM~1299_q\ <= NOT \RAM1|memRAM~1299_q\;
\RAM1|ALT_INV_memRAM~1267_q\ <= NOT \RAM1|memRAM~1267_q\;
\RAM1|ALT_INV_memRAM~1235_q\ <= NOT \RAM1|memRAM~1235_q\;
\RAM1|ALT_INV_memRAM~1203_q\ <= NOT \RAM1|memRAM~1203_q\;
\RAM1|ALT_INV_memRAM~2349_combout\ <= NOT \RAM1|memRAM~2349_combout\;
\RAM1|ALT_INV_memRAM~1171_q\ <= NOT \RAM1|memRAM~1171_q\;
\RAM1|ALT_INV_memRAM~1139_q\ <= NOT \RAM1|memRAM~1139_q\;
\RAM1|ALT_INV_memRAM~1107_q\ <= NOT \RAM1|memRAM~1107_q\;
\RAM1|ALT_INV_memRAM~1075_q\ <= NOT \RAM1|memRAM~1075_q\;
\RAM1|ALT_INV_memRAM~2348_combout\ <= NOT \RAM1|memRAM~2348_combout\;
\RAM1|ALT_INV_memRAM~2347_combout\ <= NOT \RAM1|memRAM~2347_combout\;
\RAM1|ALT_INV_memRAM~1043_q\ <= NOT \RAM1|memRAM~1043_q\;
\RAM1|ALT_INV_memRAM~915_q\ <= NOT \RAM1|memRAM~915_q\;
\RAM1|ALT_INV_memRAM~787_q\ <= NOT \RAM1|memRAM~787_q\;
\RAM1|ALT_INV_memRAM~659_q\ <= NOT \RAM1|memRAM~659_q\;
\RAM1|ALT_INV_memRAM~2346_combout\ <= NOT \RAM1|memRAM~2346_combout\;
\RAM1|ALT_INV_memRAM~1011_q\ <= NOT \RAM1|memRAM~1011_q\;
\RAM1|ALT_INV_memRAM~883_q\ <= NOT \RAM1|memRAM~883_q\;
\RAM1|ALT_INV_memRAM~755_q\ <= NOT \RAM1|memRAM~755_q\;
\RAM1|ALT_INV_memRAM~627_q\ <= NOT \RAM1|memRAM~627_q\;
\RAM1|ALT_INV_memRAM~2345_combout\ <= NOT \RAM1|memRAM~2345_combout\;
\RAM1|ALT_INV_memRAM~979_q\ <= NOT \RAM1|memRAM~979_q\;
\RAM1|ALT_INV_memRAM~851_q\ <= NOT \RAM1|memRAM~851_q\;
\RAM1|ALT_INV_memRAM~723_q\ <= NOT \RAM1|memRAM~723_q\;
\RAM1|ALT_INV_memRAM~595_q\ <= NOT \RAM1|memRAM~595_q\;
\RAM1|ALT_INV_memRAM~2344_combout\ <= NOT \RAM1|memRAM~2344_combout\;
\RAM1|ALT_INV_memRAM~947_q\ <= NOT \RAM1|memRAM~947_q\;
\RAM1|ALT_INV_memRAM~819_q\ <= NOT \RAM1|memRAM~819_q\;
\RAM1|ALT_INV_memRAM~691_q\ <= NOT \RAM1|memRAM~691_q\;
\RAM1|ALT_INV_memRAM~563_q\ <= NOT \RAM1|memRAM~563_q\;
\RAM1|ALT_INV_memRAM~2343_combout\ <= NOT \RAM1|memRAM~2343_combout\;
\RAM1|ALT_INV_memRAM~2342_combout\ <= NOT \RAM1|memRAM~2342_combout\;
\RAM1|ALT_INV_memRAM~531_q\ <= NOT \RAM1|memRAM~531_q\;
\RAM1|ALT_INV_memRAM~403_q\ <= NOT \RAM1|memRAM~403_q\;
\RAM1|ALT_INV_memRAM~275_q\ <= NOT \RAM1|memRAM~275_q\;
\RAM1|ALT_INV_memRAM~147_q\ <= NOT \RAM1|memRAM~147_q\;
\RAM1|ALT_INV_memRAM~2341_combout\ <= NOT \RAM1|memRAM~2341_combout\;
\RAM1|ALT_INV_memRAM~499_q\ <= NOT \RAM1|memRAM~499_q\;
\RAM1|ALT_INV_memRAM~371_q\ <= NOT \RAM1|memRAM~371_q\;
\RAM1|ALT_INV_memRAM~243_q\ <= NOT \RAM1|memRAM~243_q\;
\RAM1|ALT_INV_memRAM~115_q\ <= NOT \RAM1|memRAM~115_q\;
\RAM1|ALT_INV_memRAM~2340_combout\ <= NOT \RAM1|memRAM~2340_combout\;
\RAM1|ALT_INV_memRAM~467_q\ <= NOT \RAM1|memRAM~467_q\;
\RAM1|ALT_INV_memRAM~339_q\ <= NOT \RAM1|memRAM~339_q\;
\RAM1|ALT_INV_memRAM~211_q\ <= NOT \RAM1|memRAM~211_q\;
\RAM1|ALT_INV_memRAM~83_q\ <= NOT \RAM1|memRAM~83_q\;
\RAM1|ALT_INV_memRAM~2339_combout\ <= NOT \RAM1|memRAM~2339_combout\;
\RAM1|ALT_INV_memRAM~435_q\ <= NOT \RAM1|memRAM~435_q\;
\RAM1|ALT_INV_memRAM~307_q\ <= NOT \RAM1|memRAM~307_q\;
\RAM1|ALT_INV_memRAM~179_q\ <= NOT \RAM1|memRAM~179_q\;
\RAM1|ALT_INV_memRAM~51_q\ <= NOT \RAM1|memRAM~51_q\;
\RAM1|ALT_INV_memRAM~2338_combout\ <= NOT \RAM1|memRAM~2338_combout\;
\RAM1|ALT_INV_memRAM~2337_combout\ <= NOT \RAM1|memRAM~2337_combout\;
\RAM1|ALT_INV_memRAM~2336_combout\ <= NOT \RAM1|memRAM~2336_combout\;
\RAM1|ALT_INV_memRAM~2066_q\ <= NOT \RAM1|memRAM~2066_q\;
\RAM1|ALT_INV_memRAM~1554_q\ <= NOT \RAM1|memRAM~1554_q\;
\RAM1|ALT_INV_memRAM~1042_q\ <= NOT \RAM1|memRAM~1042_q\;
\RAM1|ALT_INV_memRAM~530_q\ <= NOT \RAM1|memRAM~530_q\;
\RAM1|ALT_INV_memRAM~2335_combout\ <= NOT \RAM1|memRAM~2335_combout\;
\RAM1|ALT_INV_memRAM~2034_q\ <= NOT \RAM1|memRAM~2034_q\;
\RAM1|ALT_INV_memRAM~1522_q\ <= NOT \RAM1|memRAM~1522_q\;
\RAM1|ALT_INV_memRAM~1010_q\ <= NOT \RAM1|memRAM~1010_q\;
\RAM1|ALT_INV_memRAM~498_q\ <= NOT \RAM1|memRAM~498_q\;
\RAM1|ALT_INV_memRAM~2334_combout\ <= NOT \RAM1|memRAM~2334_combout\;
\RAM1|ALT_INV_memRAM~2002_q\ <= NOT \RAM1|memRAM~2002_q\;
\RAM1|ALT_INV_memRAM~1490_q\ <= NOT \RAM1|memRAM~1490_q\;
\RAM1|ALT_INV_memRAM~978_q\ <= NOT \RAM1|memRAM~978_q\;
\RAM1|ALT_INV_memRAM~466_q\ <= NOT \RAM1|memRAM~466_q\;
\RAM1|ALT_INV_memRAM~2333_combout\ <= NOT \RAM1|memRAM~2333_combout\;
\RAM1|ALT_INV_memRAM~1970_q\ <= NOT \RAM1|memRAM~1970_q\;
\RAM1|ALT_INV_memRAM~1458_q\ <= NOT \RAM1|memRAM~1458_q\;
\RAM1|ALT_INV_memRAM~946_q\ <= NOT \RAM1|memRAM~946_q\;
\RAM1|ALT_INV_memRAM~434_q\ <= NOT \RAM1|memRAM~434_q\;
\RAM1|ALT_INV_memRAM~2332_combout\ <= NOT \RAM1|memRAM~2332_combout\;
\RAM1|ALT_INV_memRAM~2331_combout\ <= NOT \RAM1|memRAM~2331_combout\;
\RAM1|ALT_INV_memRAM~1938_q\ <= NOT \RAM1|memRAM~1938_q\;
\RAM1|ALT_INV_memRAM~1906_q\ <= NOT \RAM1|memRAM~1906_q\;
\RAM1|ALT_INV_memRAM~1874_q\ <= NOT \RAM1|memRAM~1874_q\;
\RAM1|ALT_INV_memRAM~1842_q\ <= NOT \RAM1|memRAM~1842_q\;
\RAM1|ALT_INV_memRAM~2330_combout\ <= NOT \RAM1|memRAM~2330_combout\;
\RAM1|ALT_INV_memRAM~1426_q\ <= NOT \RAM1|memRAM~1426_q\;
\RAM1|ALT_INV_memRAM~1394_q\ <= NOT \RAM1|memRAM~1394_q\;
\RAM1|ALT_INV_memRAM~1362_q\ <= NOT \RAM1|memRAM~1362_q\;
\RAM1|ALT_INV_memRAM~1330_q\ <= NOT \RAM1|memRAM~1330_q\;
\RAM1|ALT_INV_memRAM~2329_combout\ <= NOT \RAM1|memRAM~2329_combout\;
\RAM1|ALT_INV_memRAM~914_q\ <= NOT \RAM1|memRAM~914_q\;
\RAM1|ALT_INV_memRAM~882_q\ <= NOT \RAM1|memRAM~882_q\;
\RAM1|ALT_INV_memRAM~850_q\ <= NOT \RAM1|memRAM~850_q\;
\RAM1|ALT_INV_memRAM~818_q\ <= NOT \RAM1|memRAM~818_q\;
\RAM1|ALT_INV_memRAM~2328_combout\ <= NOT \RAM1|memRAM~2328_combout\;
\RAM1|ALT_INV_memRAM~402_q\ <= NOT \RAM1|memRAM~402_q\;
\RAM1|ALT_INV_memRAM~370_q\ <= NOT \RAM1|memRAM~370_q\;
\RAM1|ALT_INV_memRAM~338_q\ <= NOT \RAM1|memRAM~338_q\;
\RAM1|ALT_INV_memRAM~306_q\ <= NOT \RAM1|memRAM~306_q\;
\RAM1|ALT_INV_memRAM~2327_combout\ <= NOT \RAM1|memRAM~2327_combout\;
\RAM1|ALT_INV_memRAM~2326_combout\ <= NOT \RAM1|memRAM~2326_combout\;
\RAM1|ALT_INV_memRAM~1810_q\ <= NOT \RAM1|memRAM~1810_q\;
\RAM1|ALT_INV_memRAM~1778_q\ <= NOT \RAM1|memRAM~1778_q\;
\RAM1|ALT_INV_memRAM~1746_q\ <= NOT \RAM1|memRAM~1746_q\;
\RAM1|ALT_INV_memRAM~1714_q\ <= NOT \RAM1|memRAM~1714_q\;
\RAM1|ALT_INV_memRAM~2325_combout\ <= NOT \RAM1|memRAM~2325_combout\;
\RAM1|ALT_INV_memRAM~1298_q\ <= NOT \RAM1|memRAM~1298_q\;
\RAM1|ALT_INV_memRAM~1266_q\ <= NOT \RAM1|memRAM~1266_q\;
\RAM1|ALT_INV_memRAM~1234_q\ <= NOT \RAM1|memRAM~1234_q\;
\RAM1|ALT_INV_memRAM~1202_q\ <= NOT \RAM1|memRAM~1202_q\;
\RAM1|ALT_INV_memRAM~2324_combout\ <= NOT \RAM1|memRAM~2324_combout\;
\RAM1|ALT_INV_memRAM~786_q\ <= NOT \RAM1|memRAM~786_q\;
\RAM1|ALT_INV_memRAM~754_q\ <= NOT \RAM1|memRAM~754_q\;
\RAM1|ALT_INV_memRAM~722_q\ <= NOT \RAM1|memRAM~722_q\;
\RAM1|ALT_INV_memRAM~690_q\ <= NOT \RAM1|memRAM~690_q\;
\RAM1|ALT_INV_memRAM~2323_combout\ <= NOT \RAM1|memRAM~2323_combout\;
\RAM1|ALT_INV_memRAM~274_q\ <= NOT \RAM1|memRAM~274_q\;
\RAM1|ALT_INV_memRAM~242_q\ <= NOT \RAM1|memRAM~242_q\;
\RAM1|ALT_INV_memRAM~210_q\ <= NOT \RAM1|memRAM~210_q\;
\RAM1|ALT_INV_memRAM~178_q\ <= NOT \RAM1|memRAM~178_q\;
\RAM1|ALT_INV_memRAM~2322_combout\ <= NOT \RAM1|memRAM~2322_combout\;
\RAM1|ALT_INV_memRAM~2321_combout\ <= NOT \RAM1|memRAM~2321_combout\;
\RAM1|ALT_INV_memRAM~1682_q\ <= NOT \RAM1|memRAM~1682_q\;
\RAM1|ALT_INV_memRAM~1650_q\ <= NOT \RAM1|memRAM~1650_q\;
\RAM1|ALT_INV_memRAM~1618_q\ <= NOT \RAM1|memRAM~1618_q\;
\RAM1|ALT_INV_memRAM~1586_q\ <= NOT \RAM1|memRAM~1586_q\;
\RAM1|ALT_INV_memRAM~2320_combout\ <= NOT \RAM1|memRAM~2320_combout\;
\RAM1|ALT_INV_memRAM~1170_q\ <= NOT \RAM1|memRAM~1170_q\;
\RAM1|ALT_INV_memRAM~1138_q\ <= NOT \RAM1|memRAM~1138_q\;
\RAM1|ALT_INV_memRAM~1106_q\ <= NOT \RAM1|memRAM~1106_q\;
\RAM1|ALT_INV_memRAM~1074_q\ <= NOT \RAM1|memRAM~1074_q\;
\RAM1|ALT_INV_memRAM~2319_combout\ <= NOT \RAM1|memRAM~2319_combout\;
\RAM1|ALT_INV_memRAM~658_q\ <= NOT \RAM1|memRAM~658_q\;
\RAM1|ALT_INV_memRAM~626_q\ <= NOT \RAM1|memRAM~626_q\;
\RAM1|ALT_INV_memRAM~594_q\ <= NOT \RAM1|memRAM~594_q\;
\RAM1|ALT_INV_memRAM~562_q\ <= NOT \RAM1|memRAM~562_q\;
\RAM1|ALT_INV_memRAM~2318_combout\ <= NOT \RAM1|memRAM~2318_combout\;
\RAM1|ALT_INV_memRAM~146_q\ <= NOT \RAM1|memRAM~146_q\;
\RAM1|ALT_INV_memRAM~114_q\ <= NOT \RAM1|memRAM~114_q\;
\RAM1|ALT_INV_memRAM~82_q\ <= NOT \RAM1|memRAM~82_q\;
\RAM1|ALT_INV_memRAM~50_q\ <= NOT \RAM1|memRAM~50_q\;
\RAM1|ALT_INV_memRAM~2317_combout\ <= NOT \RAM1|memRAM~2317_combout\;
\RAM1|ALT_INV_memRAM~2316_combout\ <= NOT \RAM1|memRAM~2316_combout\;
\RAM1|ALT_INV_memRAM~2315_combout\ <= NOT \RAM1|memRAM~2315_combout\;
\RAM1|ALT_INV_memRAM~2065_q\ <= NOT \RAM1|memRAM~2065_q\;
\RAM1|ALT_INV_memRAM~1937_q\ <= NOT \RAM1|memRAM~1937_q\;
\RAM1|ALT_INV_memRAM~1809_q\ <= NOT \RAM1|memRAM~1809_q\;
\RAM1|ALT_INV_memRAM~1681_q\ <= NOT \RAM1|memRAM~1681_q\;
\RAM1|ALT_INV_memRAM~2314_combout\ <= NOT \RAM1|memRAM~2314_combout\;
\RAM1|ALT_INV_memRAM~1553_q\ <= NOT \RAM1|memRAM~1553_q\;
\RAM1|ALT_INV_memRAM~1425_q\ <= NOT \RAM1|memRAM~1425_q\;
\RAM1|ALT_INV_memRAM~1297_q\ <= NOT \RAM1|memRAM~1297_q\;
\RAM1|ALT_INV_memRAM~1169_q\ <= NOT \RAM1|memRAM~1169_q\;
\RAM1|ALT_INV_memRAM~2313_combout\ <= NOT \RAM1|memRAM~2313_combout\;
\RAM1|ALT_INV_memRAM~1041_q\ <= NOT \RAM1|memRAM~1041_q\;
\RAM1|ALT_INV_memRAM~913_q\ <= NOT \RAM1|memRAM~913_q\;
\RAM1|ALT_INV_memRAM~785_q\ <= NOT \RAM1|memRAM~785_q\;
\RAM1|ALT_INV_memRAM~657_q\ <= NOT \RAM1|memRAM~657_q\;
\RAM1|ALT_INV_memRAM~2312_combout\ <= NOT \RAM1|memRAM~2312_combout\;
\RAM1|ALT_INV_memRAM~529_q\ <= NOT \RAM1|memRAM~529_q\;
\RAM1|ALT_INV_memRAM~401_q\ <= NOT \RAM1|memRAM~401_q\;
\RAM1|ALT_INV_memRAM~273_q\ <= NOT \RAM1|memRAM~273_q\;
\RAM1|ALT_INV_memRAM~145_q\ <= NOT \RAM1|memRAM~145_q\;
\RAM1|ALT_INV_memRAM~2311_combout\ <= NOT \RAM1|memRAM~2311_combout\;
\RAM1|ALT_INV_memRAM~2310_combout\ <= NOT \RAM1|memRAM~2310_combout\;
\RAM1|ALT_INV_memRAM~2033_q\ <= NOT \RAM1|memRAM~2033_q\;
\RAM1|ALT_INV_memRAM~1521_q\ <= NOT \RAM1|memRAM~1521_q\;
\RAM1|ALT_INV_memRAM~1009_q\ <= NOT \RAM1|memRAM~1009_q\;
\RAM1|ALT_INV_memRAM~497_q\ <= NOT \RAM1|memRAM~497_q\;
\RAM1|ALT_INV_memRAM~2309_combout\ <= NOT \RAM1|memRAM~2309_combout\;
\RAM1|ALT_INV_memRAM~1905_q\ <= NOT \RAM1|memRAM~1905_q\;
\RAM1|ALT_INV_memRAM~1393_q\ <= NOT \RAM1|memRAM~1393_q\;
\RAM1|ALT_INV_memRAM~881_q\ <= NOT \RAM1|memRAM~881_q\;
\RAM1|ALT_INV_memRAM~369_q\ <= NOT \RAM1|memRAM~369_q\;
\RAM1|ALT_INV_memRAM~2308_combout\ <= NOT \RAM1|memRAM~2308_combout\;
\RAM1|ALT_INV_memRAM~1777_q\ <= NOT \RAM1|memRAM~1777_q\;
\RAM1|ALT_INV_memRAM~1265_q\ <= NOT \RAM1|memRAM~1265_q\;
\RAM1|ALT_INV_memRAM~753_q\ <= NOT \RAM1|memRAM~753_q\;
\RAM1|ALT_INV_memRAM~241_q\ <= NOT \RAM1|memRAM~241_q\;
\RAM1|ALT_INV_memRAM~2307_combout\ <= NOT \RAM1|memRAM~2307_combout\;
\RAM1|ALT_INV_memRAM~1649_q\ <= NOT \RAM1|memRAM~1649_q\;
\RAM1|ALT_INV_memRAM~1137_q\ <= NOT \RAM1|memRAM~1137_q\;
\RAM1|ALT_INV_memRAM~625_q\ <= NOT \RAM1|memRAM~625_q\;
\RAM1|ALT_INV_memRAM~113_q\ <= NOT \RAM1|memRAM~113_q\;
\RAM1|ALT_INV_memRAM~2306_combout\ <= NOT \RAM1|memRAM~2306_combout\;
\RAM1|ALT_INV_memRAM~2305_combout\ <= NOT \RAM1|memRAM~2305_combout\;
\RAM1|ALT_INV_memRAM~2001_q\ <= NOT \RAM1|memRAM~2001_q\;
\RAM1|ALT_INV_memRAM~1489_q\ <= NOT \RAM1|memRAM~1489_q\;
\RAM1|ALT_INV_memRAM~977_q\ <= NOT \RAM1|memRAM~977_q\;
\RAM1|ALT_INV_memRAM~465_q\ <= NOT \RAM1|memRAM~465_q\;
\RAM1|ALT_INV_memRAM~2304_combout\ <= NOT \RAM1|memRAM~2304_combout\;
\RAM1|ALT_INV_memRAM~1873_q\ <= NOT \RAM1|memRAM~1873_q\;
\RAM1|ALT_INV_memRAM~1361_q\ <= NOT \RAM1|memRAM~1361_q\;
\RAM1|ALT_INV_memRAM~849_q\ <= NOT \RAM1|memRAM~849_q\;
\RAM1|ALT_INV_memRAM~337_q\ <= NOT \RAM1|memRAM~337_q\;
\RAM1|ALT_INV_memRAM~2303_combout\ <= NOT \RAM1|memRAM~2303_combout\;
\RAM1|ALT_INV_memRAM~1745_q\ <= NOT \RAM1|memRAM~1745_q\;
\RAM1|ALT_INV_memRAM~1233_q\ <= NOT \RAM1|memRAM~1233_q\;
\RAM1|ALT_INV_memRAM~721_q\ <= NOT \RAM1|memRAM~721_q\;
\RAM1|ALT_INV_memRAM~209_q\ <= NOT \RAM1|memRAM~209_q\;
\RAM1|ALT_INV_memRAM~2302_combout\ <= NOT \RAM1|memRAM~2302_combout\;
\RAM1|ALT_INV_memRAM~1617_q\ <= NOT \RAM1|memRAM~1617_q\;
\RAM1|ALT_INV_memRAM~1105_q\ <= NOT \RAM1|memRAM~1105_q\;
\RAM1|ALT_INV_memRAM~593_q\ <= NOT \RAM1|memRAM~593_q\;
\RAM1|ALT_INV_memRAM~81_q\ <= NOT \RAM1|memRAM~81_q\;
\RAM1|ALT_INV_memRAM~2301_combout\ <= NOT \RAM1|memRAM~2301_combout\;
\RAM1|ALT_INV_memRAM~2300_combout\ <= NOT \RAM1|memRAM~2300_combout\;
\RAM1|ALT_INV_memRAM~1969_q\ <= NOT \RAM1|memRAM~1969_q\;
\RAM1|ALT_INV_memRAM~1457_q\ <= NOT \RAM1|memRAM~1457_q\;
\RAM1|ALT_INV_memRAM~945_q\ <= NOT \RAM1|memRAM~945_q\;
\RAM1|ALT_INV_memRAM~433_q\ <= NOT \RAM1|memRAM~433_q\;
\RAM1|ALT_INV_memRAM~2299_combout\ <= NOT \RAM1|memRAM~2299_combout\;
\RAM1|ALT_INV_memRAM~1841_q\ <= NOT \RAM1|memRAM~1841_q\;
\RAM1|ALT_INV_memRAM~1329_q\ <= NOT \RAM1|memRAM~1329_q\;
\RAM1|ALT_INV_memRAM~817_q\ <= NOT \RAM1|memRAM~817_q\;
\RAM1|ALT_INV_memRAM~305_q\ <= NOT \RAM1|memRAM~305_q\;
\RAM1|ALT_INV_memRAM~2298_combout\ <= NOT \RAM1|memRAM~2298_combout\;
\RAM1|ALT_INV_memRAM~1713_q\ <= NOT \RAM1|memRAM~1713_q\;
\RAM1|ALT_INV_memRAM~1201_q\ <= NOT \RAM1|memRAM~1201_q\;
\RAM1|ALT_INV_memRAM~689_q\ <= NOT \RAM1|memRAM~689_q\;
\RAM1|ALT_INV_memRAM~177_q\ <= NOT \RAM1|memRAM~177_q\;
\RAM1|ALT_INV_memRAM~2297_combout\ <= NOT \RAM1|memRAM~2297_combout\;
\RAM1|ALT_INV_memRAM~1585_q\ <= NOT \RAM1|memRAM~1585_q\;
\RAM1|ALT_INV_memRAM~1073_q\ <= NOT \RAM1|memRAM~1073_q\;
\RAM1|ALT_INV_memRAM~561_q\ <= NOT \RAM1|memRAM~561_q\;
\RAM1|ALT_INV_memRAM~49_q\ <= NOT \RAM1|memRAM~49_q\;
\RAM1|ALT_INV_memRAM~2296_combout\ <= NOT \RAM1|memRAM~2296_combout\;
\RAM1|ALT_INV_memRAM~2295_combout\ <= NOT \RAM1|memRAM~2295_combout\;
\RAM1|ALT_INV_memRAM~2294_combout\ <= NOT \RAM1|memRAM~2294_combout\;
\RAM1|ALT_INV_memRAM~2064_q\ <= NOT \RAM1|memRAM~2064_q\;
\RAM1|ALT_INV_memRAM~1936_q\ <= NOT \RAM1|memRAM~1936_q\;
\RAM1|ALT_INV_memRAM~1808_q\ <= NOT \RAM1|memRAM~1808_q\;
\RAM1|ALT_INV_memRAM~1680_q\ <= NOT \RAM1|memRAM~1680_q\;
\RAM1|ALT_INV_memRAM~2293_combout\ <= NOT \RAM1|memRAM~2293_combout\;
\RAM1|ALT_INV_memRAM~2032_q\ <= NOT \RAM1|memRAM~2032_q\;
\RAM1|ALT_INV_memRAM~1904_q\ <= NOT \RAM1|memRAM~1904_q\;
\RAM1|ALT_INV_memRAM~1776_q\ <= NOT \RAM1|memRAM~1776_q\;
\RAM1|ALT_INV_memRAM~1648_q\ <= NOT \RAM1|memRAM~1648_q\;
\RAM1|ALT_INV_memRAM~2292_combout\ <= NOT \RAM1|memRAM~2292_combout\;
\RAM1|ALT_INV_memRAM~2000_q\ <= NOT \RAM1|memRAM~2000_q\;
\RAM1|ALT_INV_memRAM~1872_q\ <= NOT \RAM1|memRAM~1872_q\;
\RAM1|ALT_INV_memRAM~1744_q\ <= NOT \RAM1|memRAM~1744_q\;
\RAM1|ALT_INV_memRAM~1616_q\ <= NOT \RAM1|memRAM~1616_q\;
\RAM1|ALT_INV_memRAM~2291_combout\ <= NOT \RAM1|memRAM~2291_combout\;
\RAM1|ALT_INV_memRAM~1968_q\ <= NOT \RAM1|memRAM~1968_q\;
\RAM1|ALT_INV_memRAM~1840_q\ <= NOT \RAM1|memRAM~1840_q\;
\RAM1|ALT_INV_memRAM~1712_q\ <= NOT \RAM1|memRAM~1712_q\;
\RAM1|ALT_INV_memRAM~1584_q\ <= NOT \RAM1|memRAM~1584_q\;
\RAM1|ALT_INV_memRAM~2290_combout\ <= NOT \RAM1|memRAM~2290_combout\;
\RAM1|ALT_INV_memRAM~2289_combout\ <= NOT \RAM1|memRAM~2289_combout\;
\RAM1|ALT_INV_memRAM~1552_q\ <= NOT \RAM1|memRAM~1552_q\;
\RAM1|ALT_INV_memRAM~1520_q\ <= NOT \RAM1|memRAM~1520_q\;
\RAM1|ALT_INV_memRAM~1488_q\ <= NOT \RAM1|memRAM~1488_q\;
\RAM1|ALT_INV_memRAM~1456_q\ <= NOT \RAM1|memRAM~1456_q\;
\RAM1|ALT_INV_memRAM~2288_combout\ <= NOT \RAM1|memRAM~2288_combout\;
\RAM1|ALT_INV_memRAM~1424_q\ <= NOT \RAM1|memRAM~1424_q\;
\RAM1|ALT_INV_memRAM~1392_q\ <= NOT \RAM1|memRAM~1392_q\;
\RAM1|ALT_INV_memRAM~1360_q\ <= NOT \RAM1|memRAM~1360_q\;
\RAM1|ALT_INV_memRAM~1328_q\ <= NOT \RAM1|memRAM~1328_q\;
\RAM1|ALT_INV_memRAM~2287_combout\ <= NOT \RAM1|memRAM~2287_combout\;
\RAM1|ALT_INV_memRAM~1296_q\ <= NOT \RAM1|memRAM~1296_q\;
\RAM1|ALT_INV_memRAM~1264_q\ <= NOT \RAM1|memRAM~1264_q\;
\RAM1|ALT_INV_memRAM~1232_q\ <= NOT \RAM1|memRAM~1232_q\;
\RAM1|ALT_INV_memRAM~1200_q\ <= NOT \RAM1|memRAM~1200_q\;
\RAM1|ALT_INV_memRAM~2286_combout\ <= NOT \RAM1|memRAM~2286_combout\;
\RAM1|ALT_INV_memRAM~1168_q\ <= NOT \RAM1|memRAM~1168_q\;
\RAM1|ALT_INV_memRAM~1136_q\ <= NOT \RAM1|memRAM~1136_q\;
\RAM1|ALT_INV_memRAM~1104_q\ <= NOT \RAM1|memRAM~1104_q\;
\RAM1|ALT_INV_memRAM~1072_q\ <= NOT \RAM1|memRAM~1072_q\;
\RAM1|ALT_INV_memRAM~2285_combout\ <= NOT \RAM1|memRAM~2285_combout\;
\RAM1|ALT_INV_memRAM~2284_combout\ <= NOT \RAM1|memRAM~2284_combout\;
\RAM1|ALT_INV_memRAM~1040_q\ <= NOT \RAM1|memRAM~1040_q\;
\RAM1|ALT_INV_memRAM~912_q\ <= NOT \RAM1|memRAM~912_q\;
\RAM1|ALT_INV_memRAM~784_q\ <= NOT \RAM1|memRAM~784_q\;
\RAM1|ALT_INV_memRAM~656_q\ <= NOT \RAM1|memRAM~656_q\;
\RAM1|ALT_INV_memRAM~2283_combout\ <= NOT \RAM1|memRAM~2283_combout\;
\RAM1|ALT_INV_memRAM~1008_q\ <= NOT \RAM1|memRAM~1008_q\;
\RAM1|ALT_INV_memRAM~880_q\ <= NOT \RAM1|memRAM~880_q\;
\RAM1|ALT_INV_memRAM~752_q\ <= NOT \RAM1|memRAM~752_q\;
\RAM1|ALT_INV_memRAM~624_q\ <= NOT \RAM1|memRAM~624_q\;
\RAM1|ALT_INV_memRAM~2282_combout\ <= NOT \RAM1|memRAM~2282_combout\;
\RAM1|ALT_INV_memRAM~976_q\ <= NOT \RAM1|memRAM~976_q\;
\RAM1|ALT_INV_memRAM~848_q\ <= NOT \RAM1|memRAM~848_q\;
\RAM1|ALT_INV_memRAM~720_q\ <= NOT \RAM1|memRAM~720_q\;
\RAM1|ALT_INV_memRAM~592_q\ <= NOT \RAM1|memRAM~592_q\;
\RAM1|ALT_INV_memRAM~2281_combout\ <= NOT \RAM1|memRAM~2281_combout\;
\RAM1|ALT_INV_memRAM~944_q\ <= NOT \RAM1|memRAM~944_q\;
\RAM1|ALT_INV_memRAM~816_q\ <= NOT \RAM1|memRAM~816_q\;
\RAM1|ALT_INV_memRAM~688_q\ <= NOT \RAM1|memRAM~688_q\;
\RAM1|ALT_INV_memRAM~560_q\ <= NOT \RAM1|memRAM~560_q\;
\RAM1|ALT_INV_memRAM~2280_combout\ <= NOT \RAM1|memRAM~2280_combout\;
\RAM1|ALT_INV_memRAM~2279_combout\ <= NOT \RAM1|memRAM~2279_combout\;
\RAM1|ALT_INV_memRAM~528_q\ <= NOT \RAM1|memRAM~528_q\;
\RAM1|ALT_INV_memRAM~400_q\ <= NOT \RAM1|memRAM~400_q\;
\RAM1|ALT_INV_memRAM~272_q\ <= NOT \RAM1|memRAM~272_q\;
\RAM1|ALT_INV_memRAM~144_q\ <= NOT \RAM1|memRAM~144_q\;
\RAM1|ALT_INV_memRAM~2278_combout\ <= NOT \RAM1|memRAM~2278_combout\;
\RAM1|ALT_INV_memRAM~496_q\ <= NOT \RAM1|memRAM~496_q\;
\RAM1|ALT_INV_memRAM~368_q\ <= NOT \RAM1|memRAM~368_q\;
\RAM1|ALT_INV_memRAM~240_q\ <= NOT \RAM1|memRAM~240_q\;
\RAM1|ALT_INV_memRAM~112_q\ <= NOT \RAM1|memRAM~112_q\;
\RAM1|ALT_INV_memRAM~2277_combout\ <= NOT \RAM1|memRAM~2277_combout\;
\RAM1|ALT_INV_memRAM~464_q\ <= NOT \RAM1|memRAM~464_q\;
\RAM1|ALT_INV_memRAM~336_q\ <= NOT \RAM1|memRAM~336_q\;
\RAM1|ALT_INV_memRAM~208_q\ <= NOT \RAM1|memRAM~208_q\;
\RAM1|ALT_INV_memRAM~80_q\ <= NOT \RAM1|memRAM~80_q\;
\RAM1|ALT_INV_memRAM~2276_combout\ <= NOT \RAM1|memRAM~2276_combout\;
\RAM1|ALT_INV_memRAM~432_q\ <= NOT \RAM1|memRAM~432_q\;
\RAM1|ALT_INV_memRAM~304_q\ <= NOT \RAM1|memRAM~304_q\;
\RAM1|ALT_INV_memRAM~176_q\ <= NOT \RAM1|memRAM~176_q\;
\RAM1|ALT_INV_memRAM~48_q\ <= NOT \RAM1|memRAM~48_q\;
\RAM1|ALT_INV_memRAM~2275_combout\ <= NOT \RAM1|memRAM~2275_combout\;
\RAM1|ALT_INV_memRAM~2274_combout\ <= NOT \RAM1|memRAM~2274_combout\;
\RAM1|ALT_INV_memRAM~2273_combout\ <= NOT \RAM1|memRAM~2273_combout\;
\RAM1|ALT_INV_memRAM~2063_q\ <= NOT \RAM1|memRAM~2063_q\;
\RAM1|ALT_INV_memRAM~1551_q\ <= NOT \RAM1|memRAM~1551_q\;
\RAM1|ALT_INV_memRAM~1039_q\ <= NOT \RAM1|memRAM~1039_q\;
\RAM1|ALT_INV_memRAM~527_q\ <= NOT \RAM1|memRAM~527_q\;
\RAM1|ALT_INV_memRAM~2272_combout\ <= NOT \RAM1|memRAM~2272_combout\;
\RAM1|ALT_INV_memRAM~2031_q\ <= NOT \RAM1|memRAM~2031_q\;
\RAM1|ALT_INV_memRAM~1519_q\ <= NOT \RAM1|memRAM~1519_q\;
\RAM1|ALT_INV_memRAM~1007_q\ <= NOT \RAM1|memRAM~1007_q\;
\RAM1|ALT_INV_memRAM~495_q\ <= NOT \RAM1|memRAM~495_q\;
\RAM1|ALT_INV_memRAM~2271_combout\ <= NOT \RAM1|memRAM~2271_combout\;
\RAM1|ALT_INV_memRAM~1999_q\ <= NOT \RAM1|memRAM~1999_q\;
\RAM1|ALT_INV_memRAM~1487_q\ <= NOT \RAM1|memRAM~1487_q\;
\RAM1|ALT_INV_memRAM~975_q\ <= NOT \RAM1|memRAM~975_q\;
\RAM1|ALT_INV_memRAM~463_q\ <= NOT \RAM1|memRAM~463_q\;
\RAM1|ALT_INV_memRAM~2270_combout\ <= NOT \RAM1|memRAM~2270_combout\;
\RAM1|ALT_INV_memRAM~1967_q\ <= NOT \RAM1|memRAM~1967_q\;
\RAM1|ALT_INV_memRAM~1455_q\ <= NOT \RAM1|memRAM~1455_q\;
\RAM1|ALT_INV_memRAM~943_q\ <= NOT \RAM1|memRAM~943_q\;
\RAM1|ALT_INV_memRAM~431_q\ <= NOT \RAM1|memRAM~431_q\;
\RAM1|ALT_INV_memRAM~2269_combout\ <= NOT \RAM1|memRAM~2269_combout\;
\RAM1|ALT_INV_memRAM~2268_combout\ <= NOT \RAM1|memRAM~2268_combout\;
\RAM1|ALT_INV_memRAM~1935_q\ <= NOT \RAM1|memRAM~1935_q\;
\RAM1|ALT_INV_memRAM~1903_q\ <= NOT \RAM1|memRAM~1903_q\;
\RAM1|ALT_INV_memRAM~1871_q\ <= NOT \RAM1|memRAM~1871_q\;
\RAM1|ALT_INV_memRAM~1839_q\ <= NOT \RAM1|memRAM~1839_q\;
\RAM1|ALT_INV_memRAM~2267_combout\ <= NOT \RAM1|memRAM~2267_combout\;
\RAM1|ALT_INV_memRAM~1423_q\ <= NOT \RAM1|memRAM~1423_q\;
\RAM1|ALT_INV_memRAM~1391_q\ <= NOT \RAM1|memRAM~1391_q\;
\RAM1|ALT_INV_memRAM~1359_q\ <= NOT \RAM1|memRAM~1359_q\;
\RAM1|ALT_INV_memRAM~1327_q\ <= NOT \RAM1|memRAM~1327_q\;
\RAM1|ALT_INV_memRAM~2266_combout\ <= NOT \RAM1|memRAM~2266_combout\;
\RAM1|ALT_INV_memRAM~911_q\ <= NOT \RAM1|memRAM~911_q\;
\RAM1|ALT_INV_memRAM~879_q\ <= NOT \RAM1|memRAM~879_q\;
\RAM1|ALT_INV_memRAM~847_q\ <= NOT \RAM1|memRAM~847_q\;
\RAM1|ALT_INV_memRAM~815_q\ <= NOT \RAM1|memRAM~815_q\;
\RAM1|ALT_INV_memRAM~2265_combout\ <= NOT \RAM1|memRAM~2265_combout\;
\RAM1|ALT_INV_memRAM~399_q\ <= NOT \RAM1|memRAM~399_q\;
\RAM1|ALT_INV_memRAM~367_q\ <= NOT \RAM1|memRAM~367_q\;
\RAM1|ALT_INV_memRAM~335_q\ <= NOT \RAM1|memRAM~335_q\;
\RAM1|ALT_INV_memRAM~303_q\ <= NOT \RAM1|memRAM~303_q\;
\RAM1|ALT_INV_memRAM~2264_combout\ <= NOT \RAM1|memRAM~2264_combout\;
\RAM1|ALT_INV_memRAM~2263_combout\ <= NOT \RAM1|memRAM~2263_combout\;
\RAM1|ALT_INV_memRAM~1807_q\ <= NOT \RAM1|memRAM~1807_q\;
\RAM1|ALT_INV_memRAM~1775_q\ <= NOT \RAM1|memRAM~1775_q\;
\RAM1|ALT_INV_memRAM~1743_q\ <= NOT \RAM1|memRAM~1743_q\;
\RAM1|ALT_INV_memRAM~1711_q\ <= NOT \RAM1|memRAM~1711_q\;
\RAM1|ALT_INV_memRAM~2262_combout\ <= NOT \RAM1|memRAM~2262_combout\;
\RAM1|ALT_INV_memRAM~1295_q\ <= NOT \RAM1|memRAM~1295_q\;
\RAM1|ALT_INV_memRAM~1263_q\ <= NOT \RAM1|memRAM~1263_q\;
\RAM1|ALT_INV_memRAM~1231_q\ <= NOT \RAM1|memRAM~1231_q\;
\RAM1|ALT_INV_memRAM~1199_q\ <= NOT \RAM1|memRAM~1199_q\;
\RAM1|ALT_INV_memRAM~2261_combout\ <= NOT \RAM1|memRAM~2261_combout\;
\RAM1|ALT_INV_memRAM~783_q\ <= NOT \RAM1|memRAM~783_q\;
\RAM1|ALT_INV_memRAM~751_q\ <= NOT \RAM1|memRAM~751_q\;
\RAM1|ALT_INV_memRAM~719_q\ <= NOT \RAM1|memRAM~719_q\;
\RAM1|ALT_INV_memRAM~687_q\ <= NOT \RAM1|memRAM~687_q\;
\RAM1|ALT_INV_memRAM~2260_combout\ <= NOT \RAM1|memRAM~2260_combout\;
\RAM1|ALT_INV_memRAM~271_q\ <= NOT \RAM1|memRAM~271_q\;
\RAM1|ALT_INV_memRAM~239_q\ <= NOT \RAM1|memRAM~239_q\;
\RAM1|ALT_INV_memRAM~207_q\ <= NOT \RAM1|memRAM~207_q\;
\RAM1|ALT_INV_memRAM~175_q\ <= NOT \RAM1|memRAM~175_q\;
\RAM1|ALT_INV_memRAM~2259_combout\ <= NOT \RAM1|memRAM~2259_combout\;
\RAM1|ALT_INV_memRAM~2258_combout\ <= NOT \RAM1|memRAM~2258_combout\;
\RAM1|ALT_INV_memRAM~1679_q\ <= NOT \RAM1|memRAM~1679_q\;
\RAM1|ALT_INV_memRAM~1647_q\ <= NOT \RAM1|memRAM~1647_q\;
\RAM1|ALT_INV_memRAM~1615_q\ <= NOT \RAM1|memRAM~1615_q\;
\RAM1|ALT_INV_memRAM~1583_q\ <= NOT \RAM1|memRAM~1583_q\;
\RAM1|ALT_INV_memRAM~2257_combout\ <= NOT \RAM1|memRAM~2257_combout\;
\RAM1|ALT_INV_memRAM~1167_q\ <= NOT \RAM1|memRAM~1167_q\;
\RAM1|ALT_INV_memRAM~1135_q\ <= NOT \RAM1|memRAM~1135_q\;
\RAM1|ALT_INV_memRAM~1103_q\ <= NOT \RAM1|memRAM~1103_q\;
\RAM1|ALT_INV_memRAM~1071_q\ <= NOT \RAM1|memRAM~1071_q\;
\RAM1|ALT_INV_memRAM~2256_combout\ <= NOT \RAM1|memRAM~2256_combout\;
\RAM1|ALT_INV_memRAM~655_q\ <= NOT \RAM1|memRAM~655_q\;
\RAM1|ALT_INV_memRAM~623_q\ <= NOT \RAM1|memRAM~623_q\;
\RAM1|ALT_INV_memRAM~591_q\ <= NOT \RAM1|memRAM~591_q\;
\RAM1|ALT_INV_memRAM~559_q\ <= NOT \RAM1|memRAM~559_q\;
\RAM1|ALT_INV_memRAM~2255_combout\ <= NOT \RAM1|memRAM~2255_combout\;
\RAM1|ALT_INV_memRAM~143_q\ <= NOT \RAM1|memRAM~143_q\;
\RAM1|ALT_INV_memRAM~111_q\ <= NOT \RAM1|memRAM~111_q\;
\RAM1|ALT_INV_memRAM~79_q\ <= NOT \RAM1|memRAM~79_q\;
\RAM1|ALT_INV_memRAM~47_q\ <= NOT \RAM1|memRAM~47_q\;
\RAM1|ALT_INV_memRAM~2254_combout\ <= NOT \RAM1|memRAM~2254_combout\;
\RAM1|ALT_INV_memRAM~2253_combout\ <= NOT \RAM1|memRAM~2253_combout\;
\RAM1|ALT_INV_memRAM~2252_combout\ <= NOT \RAM1|memRAM~2252_combout\;
\RAM1|ALT_INV_memRAM~2062_q\ <= NOT \RAM1|memRAM~2062_q\;
\RAM1|ALT_INV_memRAM~1934_q\ <= NOT \RAM1|memRAM~1934_q\;
\RAM1|ALT_INV_memRAM~1806_q\ <= NOT \RAM1|memRAM~1806_q\;
\RAM1|ALT_INV_memRAM~1678_q\ <= NOT \RAM1|memRAM~1678_q\;
\RAM1|ALT_INV_memRAM~2251_combout\ <= NOT \RAM1|memRAM~2251_combout\;
\RAM1|ALT_INV_memRAM~1550_q\ <= NOT \RAM1|memRAM~1550_q\;
\RAM1|ALT_INV_memRAM~1422_q\ <= NOT \RAM1|memRAM~1422_q\;
\RAM1|ALT_INV_memRAM~1294_q\ <= NOT \RAM1|memRAM~1294_q\;
\RAM1|ALT_INV_memRAM~1166_q\ <= NOT \RAM1|memRAM~1166_q\;
\RAM1|ALT_INV_memRAM~2250_combout\ <= NOT \RAM1|memRAM~2250_combout\;
\RAM1|ALT_INV_memRAM~1038_q\ <= NOT \RAM1|memRAM~1038_q\;
\RAM1|ALT_INV_memRAM~910_q\ <= NOT \RAM1|memRAM~910_q\;
\RAM1|ALT_INV_memRAM~782_q\ <= NOT \RAM1|memRAM~782_q\;
\RAM1|ALT_INV_memRAM~654_q\ <= NOT \RAM1|memRAM~654_q\;
\RAM1|ALT_INV_memRAM~2249_combout\ <= NOT \RAM1|memRAM~2249_combout\;
\RAM1|ALT_INV_memRAM~526_q\ <= NOT \RAM1|memRAM~526_q\;
\RAM1|ALT_INV_memRAM~398_q\ <= NOT \RAM1|memRAM~398_q\;
\RAM1|ALT_INV_memRAM~270_q\ <= NOT \RAM1|memRAM~270_q\;
\RAM1|ALT_INV_memRAM~142_q\ <= NOT \RAM1|memRAM~142_q\;
\RAM1|ALT_INV_memRAM~2248_combout\ <= NOT \RAM1|memRAM~2248_combout\;
\RAM1|ALT_INV_memRAM~2247_combout\ <= NOT \RAM1|memRAM~2247_combout\;
\RAM1|ALT_INV_memRAM~2030_q\ <= NOT \RAM1|memRAM~2030_q\;
\RAM1|ALT_INV_memRAM~1518_q\ <= NOT \RAM1|memRAM~1518_q\;
\RAM1|ALT_INV_memRAM~1006_q\ <= NOT \RAM1|memRAM~1006_q\;
\RAM1|ALT_INV_memRAM~494_q\ <= NOT \RAM1|memRAM~494_q\;
\RAM1|ALT_INV_memRAM~2246_combout\ <= NOT \RAM1|memRAM~2246_combout\;
\RAM1|ALT_INV_memRAM~1902_q\ <= NOT \RAM1|memRAM~1902_q\;
\RAM1|ALT_INV_memRAM~1390_q\ <= NOT \RAM1|memRAM~1390_q\;
\RAM1|ALT_INV_memRAM~878_q\ <= NOT \RAM1|memRAM~878_q\;
\RAM1|ALT_INV_memRAM~366_q\ <= NOT \RAM1|memRAM~366_q\;
\RAM1|ALT_INV_memRAM~2245_combout\ <= NOT \RAM1|memRAM~2245_combout\;
\RAM1|ALT_INV_memRAM~1774_q\ <= NOT \RAM1|memRAM~1774_q\;
\RAM1|ALT_INV_memRAM~1262_q\ <= NOT \RAM1|memRAM~1262_q\;
\RAM1|ALT_INV_memRAM~750_q\ <= NOT \RAM1|memRAM~750_q\;
\RAM1|ALT_INV_memRAM~238_q\ <= NOT \RAM1|memRAM~238_q\;
\RAM1|ALT_INV_memRAM~2244_combout\ <= NOT \RAM1|memRAM~2244_combout\;
\RAM1|ALT_INV_memRAM~1646_q\ <= NOT \RAM1|memRAM~1646_q\;
\RAM1|ALT_INV_memRAM~1134_q\ <= NOT \RAM1|memRAM~1134_q\;
\RAM1|ALT_INV_memRAM~622_q\ <= NOT \RAM1|memRAM~622_q\;
\RAM1|ALT_INV_memRAM~110_q\ <= NOT \RAM1|memRAM~110_q\;
\RAM1|ALT_INV_memRAM~2243_combout\ <= NOT \RAM1|memRAM~2243_combout\;
\RAM1|ALT_INV_memRAM~2242_combout\ <= NOT \RAM1|memRAM~2242_combout\;
\RAM1|ALT_INV_memRAM~1998_q\ <= NOT \RAM1|memRAM~1998_q\;
\RAM1|ALT_INV_memRAM~1486_q\ <= NOT \RAM1|memRAM~1486_q\;
\RAM1|ALT_INV_memRAM~974_q\ <= NOT \RAM1|memRAM~974_q\;
\RAM1|ALT_INV_memRAM~462_q\ <= NOT \RAM1|memRAM~462_q\;
\RAM1|ALT_INV_memRAM~2241_combout\ <= NOT \RAM1|memRAM~2241_combout\;
\RAM1|ALT_INV_memRAM~1870_q\ <= NOT \RAM1|memRAM~1870_q\;
\RAM1|ALT_INV_memRAM~1358_q\ <= NOT \RAM1|memRAM~1358_q\;
\RAM1|ALT_INV_memRAM~846_q\ <= NOT \RAM1|memRAM~846_q\;
\RAM1|ALT_INV_memRAM~334_q\ <= NOT \RAM1|memRAM~334_q\;
\RAM1|ALT_INV_memRAM~2240_combout\ <= NOT \RAM1|memRAM~2240_combout\;
\RAM1|ALT_INV_memRAM~1742_q\ <= NOT \RAM1|memRAM~1742_q\;
\RAM1|ALT_INV_memRAM~1230_q\ <= NOT \RAM1|memRAM~1230_q\;
\RAM1|ALT_INV_memRAM~718_q\ <= NOT \RAM1|memRAM~718_q\;
\RAM1|ALT_INV_memRAM~206_q\ <= NOT \RAM1|memRAM~206_q\;
\RAM1|ALT_INV_memRAM~2239_combout\ <= NOT \RAM1|memRAM~2239_combout\;
\RAM1|ALT_INV_memRAM~1614_q\ <= NOT \RAM1|memRAM~1614_q\;
\RAM1|ALT_INV_memRAM~1102_q\ <= NOT \RAM1|memRAM~1102_q\;
\RAM1|ALT_INV_memRAM~590_q\ <= NOT \RAM1|memRAM~590_q\;
\RAM1|ALT_INV_memRAM~78_q\ <= NOT \RAM1|memRAM~78_q\;
\RAM1|ALT_INV_memRAM~2238_combout\ <= NOT \RAM1|memRAM~2238_combout\;
\RAM1|ALT_INV_memRAM~2237_combout\ <= NOT \RAM1|memRAM~2237_combout\;
\RAM1|ALT_INV_memRAM~1966_q\ <= NOT \RAM1|memRAM~1966_q\;
\RAM1|ALT_INV_memRAM~1454_q\ <= NOT \RAM1|memRAM~1454_q\;
\RAM1|ALT_INV_memRAM~942_q\ <= NOT \RAM1|memRAM~942_q\;
\RAM1|ALT_INV_memRAM~430_q\ <= NOT \RAM1|memRAM~430_q\;
\RAM1|ALT_INV_memRAM~2236_combout\ <= NOT \RAM1|memRAM~2236_combout\;
\RAM1|ALT_INV_memRAM~1838_q\ <= NOT \RAM1|memRAM~1838_q\;
\RAM1|ALT_INV_memRAM~1326_q\ <= NOT \RAM1|memRAM~1326_q\;
\RAM1|ALT_INV_memRAM~814_q\ <= NOT \RAM1|memRAM~814_q\;
\RAM1|ALT_INV_memRAM~302_q\ <= NOT \RAM1|memRAM~302_q\;
\RAM1|ALT_INV_memRAM~2235_combout\ <= NOT \RAM1|memRAM~2235_combout\;
\RAM1|ALT_INV_memRAM~1710_q\ <= NOT \RAM1|memRAM~1710_q\;
\RAM1|ALT_INV_memRAM~1198_q\ <= NOT \RAM1|memRAM~1198_q\;
\RAM1|ALT_INV_memRAM~686_q\ <= NOT \RAM1|memRAM~686_q\;
\RAM1|ALT_INV_memRAM~174_q\ <= NOT \RAM1|memRAM~174_q\;
\RAM1|ALT_INV_memRAM~2234_combout\ <= NOT \RAM1|memRAM~2234_combout\;
\RAM1|ALT_INV_memRAM~1582_q\ <= NOT \RAM1|memRAM~1582_q\;
\RAM1|ALT_INV_memRAM~1070_q\ <= NOT \RAM1|memRAM~1070_q\;
\RAM1|ALT_INV_memRAM~558_q\ <= NOT \RAM1|memRAM~558_q\;
\RAM1|ALT_INV_memRAM~46_q\ <= NOT \RAM1|memRAM~46_q\;
\RAM1|ALT_INV_memRAM~2233_combout\ <= NOT \RAM1|memRAM~2233_combout\;
\RAM1|ALT_INV_memRAM~2232_combout\ <= NOT \RAM1|memRAM~2232_combout\;
\RAM1|ALT_INV_memRAM~2231_combout\ <= NOT \RAM1|memRAM~2231_combout\;
\RAM1|ALT_INV_memRAM~2061_q\ <= NOT \RAM1|memRAM~2061_q\;
\RAM1|ALT_INV_memRAM~1933_q\ <= NOT \RAM1|memRAM~1933_q\;
\RAM1|ALT_INV_memRAM~1805_q\ <= NOT \RAM1|memRAM~1805_q\;
\RAM1|ALT_INV_memRAM~1677_q\ <= NOT \RAM1|memRAM~1677_q\;
\RAM1|ALT_INV_memRAM~2230_combout\ <= NOT \RAM1|memRAM~2230_combout\;
\RAM1|ALT_INV_memRAM~2029_q\ <= NOT \RAM1|memRAM~2029_q\;
\RAM1|ALT_INV_memRAM~1901_q\ <= NOT \RAM1|memRAM~1901_q\;
\RAM1|ALT_INV_memRAM~1773_q\ <= NOT \RAM1|memRAM~1773_q\;
\RAM1|ALT_INV_memRAM~1645_q\ <= NOT \RAM1|memRAM~1645_q\;
\RAM1|ALT_INV_memRAM~2229_combout\ <= NOT \RAM1|memRAM~2229_combout\;
\RAM1|ALT_INV_memRAM~1997_q\ <= NOT \RAM1|memRAM~1997_q\;
\RAM1|ALT_INV_memRAM~1869_q\ <= NOT \RAM1|memRAM~1869_q\;
\RAM1|ALT_INV_memRAM~1741_q\ <= NOT \RAM1|memRAM~1741_q\;
\RAM1|ALT_INV_memRAM~1613_q\ <= NOT \RAM1|memRAM~1613_q\;
\RAM1|ALT_INV_memRAM~2228_combout\ <= NOT \RAM1|memRAM~2228_combout\;
\RAM1|ALT_INV_memRAM~1965_q\ <= NOT \RAM1|memRAM~1965_q\;
\RAM1|ALT_INV_memRAM~1837_q\ <= NOT \RAM1|memRAM~1837_q\;
\RAM1|ALT_INV_memRAM~1709_q\ <= NOT \RAM1|memRAM~1709_q\;
\RAM1|ALT_INV_memRAM~1581_q\ <= NOT \RAM1|memRAM~1581_q\;
\RAM1|ALT_INV_memRAM~2227_combout\ <= NOT \RAM1|memRAM~2227_combout\;
\RAM1|ALT_INV_memRAM~2226_combout\ <= NOT \RAM1|memRAM~2226_combout\;
\RAM1|ALT_INV_memRAM~1549_q\ <= NOT \RAM1|memRAM~1549_q\;
\RAM1|ALT_INV_memRAM~1517_q\ <= NOT \RAM1|memRAM~1517_q\;
\RAM1|ALT_INV_memRAM~1485_q\ <= NOT \RAM1|memRAM~1485_q\;
\RAM1|ALT_INV_memRAM~1453_q\ <= NOT \RAM1|memRAM~1453_q\;
\RAM1|ALT_INV_memRAM~2225_combout\ <= NOT \RAM1|memRAM~2225_combout\;
\RAM1|ALT_INV_memRAM~1421_q\ <= NOT \RAM1|memRAM~1421_q\;
\RAM1|ALT_INV_memRAM~1389_q\ <= NOT \RAM1|memRAM~1389_q\;
\RAM1|ALT_INV_memRAM~1357_q\ <= NOT \RAM1|memRAM~1357_q\;
\RAM1|ALT_INV_memRAM~1325_q\ <= NOT \RAM1|memRAM~1325_q\;
\RAM1|ALT_INV_memRAM~2224_combout\ <= NOT \RAM1|memRAM~2224_combout\;
\RAM1|ALT_INV_memRAM~1293_q\ <= NOT \RAM1|memRAM~1293_q\;
\RAM1|ALT_INV_memRAM~1261_q\ <= NOT \RAM1|memRAM~1261_q\;
\RAM1|ALT_INV_memRAM~1229_q\ <= NOT \RAM1|memRAM~1229_q\;
\RAM1|ALT_INV_memRAM~1197_q\ <= NOT \RAM1|memRAM~1197_q\;
\RAM1|ALT_INV_memRAM~2223_combout\ <= NOT \RAM1|memRAM~2223_combout\;
\RAM1|ALT_INV_memRAM~1165_q\ <= NOT \RAM1|memRAM~1165_q\;
\RAM1|ALT_INV_memRAM~1133_q\ <= NOT \RAM1|memRAM~1133_q\;
\RAM1|ALT_INV_memRAM~1101_q\ <= NOT \RAM1|memRAM~1101_q\;
\RAM1|ALT_INV_memRAM~1069_q\ <= NOT \RAM1|memRAM~1069_q\;
\RAM1|ALT_INV_memRAM~2222_combout\ <= NOT \RAM1|memRAM~2222_combout\;
\RAM1|ALT_INV_memRAM~2221_combout\ <= NOT \RAM1|memRAM~2221_combout\;
\RAM1|ALT_INV_memRAM~1037_q\ <= NOT \RAM1|memRAM~1037_q\;
\RAM1|ALT_INV_memRAM~909_q\ <= NOT \RAM1|memRAM~909_q\;
\RAM1|ALT_INV_memRAM~781_q\ <= NOT \RAM1|memRAM~781_q\;
\RAM1|ALT_INV_memRAM~653_q\ <= NOT \RAM1|memRAM~653_q\;
\RAM1|ALT_INV_memRAM~2220_combout\ <= NOT \RAM1|memRAM~2220_combout\;
\RAM1|ALT_INV_memRAM~1005_q\ <= NOT \RAM1|memRAM~1005_q\;
\RAM1|ALT_INV_memRAM~877_q\ <= NOT \RAM1|memRAM~877_q\;
\RAM1|ALT_INV_memRAM~749_q\ <= NOT \RAM1|memRAM~749_q\;
\RAM1|ALT_INV_memRAM~621_q\ <= NOT \RAM1|memRAM~621_q\;
\RAM1|ALT_INV_memRAM~2219_combout\ <= NOT \RAM1|memRAM~2219_combout\;
\RAM1|ALT_INV_memRAM~973_q\ <= NOT \RAM1|memRAM~973_q\;
\RAM1|ALT_INV_memRAM~845_q\ <= NOT \RAM1|memRAM~845_q\;
\RAM1|ALT_INV_memRAM~717_q\ <= NOT \RAM1|memRAM~717_q\;
\RAM1|ALT_INV_memRAM~589_q\ <= NOT \RAM1|memRAM~589_q\;
\RAM1|ALT_INV_memRAM~2218_combout\ <= NOT \RAM1|memRAM~2218_combout\;
\RAM1|ALT_INV_memRAM~941_q\ <= NOT \RAM1|memRAM~941_q\;
\RAM1|ALT_INV_memRAM~813_q\ <= NOT \RAM1|memRAM~813_q\;
\RAM1|ALT_INV_memRAM~685_q\ <= NOT \RAM1|memRAM~685_q\;
\RAM1|ALT_INV_memRAM~557_q\ <= NOT \RAM1|memRAM~557_q\;
\RAM1|ALT_INV_memRAM~2217_combout\ <= NOT \RAM1|memRAM~2217_combout\;
\RAM1|ALT_INV_memRAM~2216_combout\ <= NOT \RAM1|memRAM~2216_combout\;
\RAM1|ALT_INV_memRAM~525_q\ <= NOT \RAM1|memRAM~525_q\;
\RAM1|ALT_INV_memRAM~397_q\ <= NOT \RAM1|memRAM~397_q\;
\RAM1|ALT_INV_memRAM~269_q\ <= NOT \RAM1|memRAM~269_q\;
\RAM1|ALT_INV_memRAM~141_q\ <= NOT \RAM1|memRAM~141_q\;
\RAM1|ALT_INV_memRAM~2215_combout\ <= NOT \RAM1|memRAM~2215_combout\;
\RAM1|ALT_INV_memRAM~493_q\ <= NOT \RAM1|memRAM~493_q\;
\RAM1|ALT_INV_memRAM~365_q\ <= NOT \RAM1|memRAM~365_q\;
\RAM1|ALT_INV_memRAM~237_q\ <= NOT \RAM1|memRAM~237_q\;
\RAM1|ALT_INV_memRAM~109_q\ <= NOT \RAM1|memRAM~109_q\;
\RAM1|ALT_INV_memRAM~2214_combout\ <= NOT \RAM1|memRAM~2214_combout\;
\RAM1|ALT_INV_memRAM~461_q\ <= NOT \RAM1|memRAM~461_q\;
\RAM1|ALT_INV_memRAM~333_q\ <= NOT \RAM1|memRAM~333_q\;
\RAM1|ALT_INV_memRAM~205_q\ <= NOT \RAM1|memRAM~205_q\;
\RAM1|ALT_INV_memRAM~77_q\ <= NOT \RAM1|memRAM~77_q\;
\RAM1|ALT_INV_memRAM~2213_combout\ <= NOT \RAM1|memRAM~2213_combout\;
\RAM1|ALT_INV_memRAM~429_q\ <= NOT \RAM1|memRAM~429_q\;
\RAM1|ALT_INV_memRAM~301_q\ <= NOT \RAM1|memRAM~301_q\;
\RAM1|ALT_INV_memRAM~173_q\ <= NOT \RAM1|memRAM~173_q\;
\RAM1|ALT_INV_memRAM~45_q\ <= NOT \RAM1|memRAM~45_q\;
\RAM1|ALT_INV_memRAM~2212_combout\ <= NOT \RAM1|memRAM~2212_combout\;
\RAM1|ALT_INV_memRAM~2211_combout\ <= NOT \RAM1|memRAM~2211_combout\;
\RAM1|ALT_INV_memRAM~2210_combout\ <= NOT \RAM1|memRAM~2210_combout\;
\RAM1|ALT_INV_memRAM~2060_q\ <= NOT \RAM1|memRAM~2060_q\;
\RAM1|ALT_INV_memRAM~1548_q\ <= NOT \RAM1|memRAM~1548_q\;
\RAM1|ALT_INV_memRAM~1036_q\ <= NOT \RAM1|memRAM~1036_q\;
\RAM1|ALT_INV_memRAM~524_q\ <= NOT \RAM1|memRAM~524_q\;
\RAM1|ALT_INV_memRAM~2209_combout\ <= NOT \RAM1|memRAM~2209_combout\;
\RAM1|ALT_INV_memRAM~2028_q\ <= NOT \RAM1|memRAM~2028_q\;
\RAM1|ALT_INV_memRAM~1516_q\ <= NOT \RAM1|memRAM~1516_q\;
\RAM1|ALT_INV_memRAM~1004_q\ <= NOT \RAM1|memRAM~1004_q\;
\RAM1|ALT_INV_memRAM~492_q\ <= NOT \RAM1|memRAM~492_q\;
\RAM1|ALT_INV_memRAM~2208_combout\ <= NOT \RAM1|memRAM~2208_combout\;
\RAM1|ALT_INV_memRAM~1996_q\ <= NOT \RAM1|memRAM~1996_q\;
\RAM1|ALT_INV_memRAM~1484_q\ <= NOT \RAM1|memRAM~1484_q\;
\RAM1|ALT_INV_memRAM~972_q\ <= NOT \RAM1|memRAM~972_q\;
\RAM1|ALT_INV_memRAM~460_q\ <= NOT \RAM1|memRAM~460_q\;
\RAM1|ALT_INV_memRAM~2207_combout\ <= NOT \RAM1|memRAM~2207_combout\;
\RAM1|ALT_INV_memRAM~1964_q\ <= NOT \RAM1|memRAM~1964_q\;
\ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~7_combout\ <= NOT \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~7_combout\;
\ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~4_combout\ <= NOT \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~4_combout\;
\ULA1|ALT_INV_Equal0~11_combout\ <= NOT \ULA1|Equal0~11_combout\;
\ULA1|ALT_INV_Equal0~10_combout\ <= NOT \ULA1|Equal0~10_combout\;
\ULA1|ALT_INV_Equal0~9_combout\ <= NOT \ULA1|Equal0~9_combout\;
\ULA1|ULA29|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ <= NOT \ULA1|ULA29|MuxOperacao|MUX_OUT[0]~3_combout\;
\ULA1|ULA29|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ <= NOT \ULA1|ULA29|MuxOperacao|MUX_OUT[0]~2_combout\;
\ULA1|ULA27|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ <= NOT \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~3_combout\;
\ULA1|ULA27|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ <= NOT \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~2_combout\;
\ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ <= NOT \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~3_combout\;
\ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ <= NOT \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~2_combout\;
\ULA1|ULA24|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ <= NOT \ULA1|ULA24|MuxOperacao|MUX_OUT[0]~2_combout\;
\ULA1|ULA24|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \ULA1|ULA24|MuxOperacao|MUX_OUT[0]~1_combout\;
\ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ <= NOT \ULA1|ULA21|MuxOperacao|MUX_OUT[0]~2_combout\;
\ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \ULA1|ULA21|MuxOperacao|MUX_OUT[0]~1_combout\;
\ULA1|ULA19|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ <= NOT \ULA1|ULA19|MuxOperacao|MUX_OUT[0]~2_combout\;
\ULA1|ULA19|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \ULA1|ULA19|MuxOperacao|MUX_OUT[0]~1_combout\;
\ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ <= NOT \ULA1|ULA16|MuxOperacao|MUX_OUT[0]~2_combout\;
\ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \ULA1|ULA16|MuxOperacao|MUX_OUT[0]~1_combout\;
\ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ <= NOT \ULA1|ULA11|MuxOperacao|MUX_OUT[0]~2_combout\;
\ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \ULA1|ULA11|MuxOperacao|MUX_OUT[0]~1_combout\;
\ULA1|ULA3|InverterOuNao|ALT_INV_saida_MUX[0]~2_combout\ <= NOT \ULA1|ULA3|InverterOuNao|saida_MUX[0]~2_combout\;
\ULA1|ULA1|Somador|ALT_INV_cOut~0_combout\ <= NOT \ULA1|ULA1|Somador|cOut~0_combout\;
\RAM1|ALT_INV_memRAM~2885_combout\ <= NOT \RAM1|memRAM~2885_combout\;
\RAM1|ALT_INV_memRAM~2883_combout\ <= NOT \RAM1|memRAM~2883_combout\;
\RAM1|ALT_INV_memRAM~2881_combout\ <= NOT \RAM1|memRAM~2881_combout\;
\RAM1|ALT_INV_memRAM~2879_combout\ <= NOT \RAM1|memRAM~2879_combout\;
\RAM1|ALT_INV_memRAM~2877_combout\ <= NOT \RAM1|memRAM~2877_combout\;
\RAM1|ALT_INV_memRAM~2875_combout\ <= NOT \RAM1|memRAM~2875_combout\;
\RAM1|ALT_INV_memRAM~2873_combout\ <= NOT \RAM1|memRAM~2873_combout\;
\RAM1|ALT_INV_memRAM~2871_combout\ <= NOT \RAM1|memRAM~2871_combout\;
\RAM1|ALT_INV_memRAM~2869_combout\ <= NOT \RAM1|memRAM~2869_combout\;
\RAM1|ALT_INV_memRAM~2867_combout\ <= NOT \RAM1|memRAM~2867_combout\;
\RAM1|ALT_INV_memRAM~2865_combout\ <= NOT \RAM1|memRAM~2865_combout\;
\RAM1|ALT_INV_memRAM~2863_combout\ <= NOT \RAM1|memRAM~2863_combout\;
\RAM1|ALT_INV_memRAM~2861_combout\ <= NOT \RAM1|memRAM~2861_combout\;
\RAM1|ALT_INV_memRAM~2859_combout\ <= NOT \RAM1|memRAM~2859_combout\;
\RAM1|ALT_INV_memRAM~2857_combout\ <= NOT \RAM1|memRAM~2857_combout\;
\RAM1|ALT_INV_memRAM~2855_combout\ <= NOT \RAM1|memRAM~2855_combout\;
\RAM1|ALT_INV_memRAM~2853_combout\ <= NOT \RAM1|memRAM~2853_combout\;
\RAM1|ALT_INV_memRAM~2851_combout\ <= NOT \RAM1|memRAM~2851_combout\;
\RAM1|ALT_INV_memRAM~2849_combout\ <= NOT \RAM1|memRAM~2849_combout\;
\RAM1|ALT_INV_memRAM~2847_combout\ <= NOT \RAM1|memRAM~2847_combout\;
\RAM1|ALT_INV_memRAM~2845_combout\ <= NOT \RAM1|memRAM~2845_combout\;
\RAM1|ALT_INV_memRAM~2843_combout\ <= NOT \RAM1|memRAM~2843_combout\;
\RAM1|ALT_INV_memRAM~2841_combout\ <= NOT \RAM1|memRAM~2841_combout\;
\RAM1|ALT_INV_memRAM~2839_combout\ <= NOT \RAM1|memRAM~2839_combout\;
\RAM1|ALT_INV_memRAM~2837_combout\ <= NOT \RAM1|memRAM~2837_combout\;
\RAM1|ALT_INV_memRAM~2835_combout\ <= NOT \RAM1|memRAM~2835_combout\;
\RAM1|ALT_INV_memRAM~2833_combout\ <= NOT \RAM1|memRAM~2833_combout\;
\RAM1|ALT_INV_memRAM~2831_combout\ <= NOT \RAM1|memRAM~2831_combout\;
\RAM1|ALT_INV_memRAM~2829_combout\ <= NOT \RAM1|memRAM~2829_combout\;
\RAM1|ALT_INV_memRAM~2827_combout\ <= NOT \RAM1|memRAM~2827_combout\;
\RAM1|ALT_INV_memRAM~2825_combout\ <= NOT \RAM1|memRAM~2825_combout\;
\RAM1|ALT_INV_memRAM~2823_combout\ <= NOT \RAM1|memRAM~2823_combout\;
\RAM1|ALT_INV_memRAM~2821_combout\ <= NOT \RAM1|memRAM~2821_combout\;
\RAM1|ALT_INV_memRAM~2819_combout\ <= NOT \RAM1|memRAM~2819_combout\;
\RAM1|ALT_INV_memRAM~2817_combout\ <= NOT \RAM1|memRAM~2817_combout\;
\RAM1|ALT_INV_memRAM~2815_combout\ <= NOT \RAM1|memRAM~2815_combout\;
\RAM1|ALT_INV_memRAM~2813_combout\ <= NOT \RAM1|memRAM~2813_combout\;
\RAM1|ALT_INV_memRAM~2811_combout\ <= NOT \RAM1|memRAM~2811_combout\;
\RAM1|ALT_INV_memRAM~2809_combout\ <= NOT \RAM1|memRAM~2809_combout\;
\RAM1|ALT_INV_memRAM~2807_combout\ <= NOT \RAM1|memRAM~2807_combout\;
\RAM1|ALT_INV_memRAM~2805_combout\ <= NOT \RAM1|memRAM~2805_combout\;
\RAM1|ALT_INV_memRAM~2803_combout\ <= NOT \RAM1|memRAM~2803_combout\;
\RAM1|ALT_INV_memRAM~2801_combout\ <= NOT \RAM1|memRAM~2801_combout\;
\RAM1|ALT_INV_memRAM~2799_combout\ <= NOT \RAM1|memRAM~2799_combout\;
\RAM1|ALT_INV_memRAM~2797_combout\ <= NOT \RAM1|memRAM~2797_combout\;
\RAM1|ALT_INV_memRAM~2795_combout\ <= NOT \RAM1|memRAM~2795_combout\;
\RAM1|ALT_INV_memRAM~2793_combout\ <= NOT \RAM1|memRAM~2793_combout\;
\RAM1|ALT_INV_memRAM~2791_combout\ <= NOT \RAM1|memRAM~2791_combout\;
\RAM1|ALT_INV_memRAM~2789_combout\ <= NOT \RAM1|memRAM~2789_combout\;
\RAM1|ALT_INV_memRAM~2787_combout\ <= NOT \RAM1|memRAM~2787_combout\;
\RAM1|ALT_INV_memRAM~2785_combout\ <= NOT \RAM1|memRAM~2785_combout\;
\RAM1|ALT_INV_memRAM~2783_combout\ <= NOT \RAM1|memRAM~2783_combout\;
\RAM1|ALT_INV_memRAM~2781_combout\ <= NOT \RAM1|memRAM~2781_combout\;
\RAM1|ALT_INV_memRAM~2779_combout\ <= NOT \RAM1|memRAM~2779_combout\;
\RAM1|ALT_INV_memRAM~2777_combout\ <= NOT \RAM1|memRAM~2777_combout\;
\RAM1|ALT_INV_memRAM~2775_combout\ <= NOT \RAM1|memRAM~2775_combout\;
\RAM1|ALT_INV_memRAM~2773_combout\ <= NOT \RAM1|memRAM~2773_combout\;
\RAM1|ALT_INV_memRAM~2771_combout\ <= NOT \RAM1|memRAM~2771_combout\;
\RAM1|ALT_INV_memRAM~2769_combout\ <= NOT \RAM1|memRAM~2769_combout\;
\RAM1|ALT_INV_memRAM~2767_combout\ <= NOT \RAM1|memRAM~2767_combout\;
\RAM1|ALT_INV_memRAM~2765_combout\ <= NOT \RAM1|memRAM~2765_combout\;
\RAM1|ALT_INV_memRAM~2763_combout\ <= NOT \RAM1|memRAM~2763_combout\;
\RAM1|ALT_INV_memRAM~2761_combout\ <= NOT \RAM1|memRAM~2761_combout\;
\RAM1|ALT_INV_memRAM~2759_combout\ <= NOT \RAM1|memRAM~2759_combout\;
\MUX_ULA_MEM|ALT_INV_saida_MUX[31]~34_combout\ <= NOT \MUX_ULA_MEM|saida_MUX[31]~34_combout\;
\RAM1|ALT_INV_memRAM~2758_combout\ <= NOT \RAM1|memRAM~2758_combout\;
\RAM1|ALT_INV_memRAM~2757_combout\ <= NOT \RAM1|memRAM~2757_combout\;
\RAM1|ALT_INV_memRAM~2756_combout\ <= NOT \RAM1|memRAM~2756_combout\;
\RAM1|ALT_INV_memRAM~2086_q\ <= NOT \RAM1|memRAM~2086_q\;
\RAM1|ALT_INV_memRAM~1958_q\ <= NOT \RAM1|memRAM~1958_q\;
\RAM1|ALT_INV_memRAM~1830_q\ <= NOT \RAM1|memRAM~1830_q\;
\RAM1|ALT_INV_memRAM~1702_q\ <= NOT \RAM1|memRAM~1702_q\;
\RAM1|ALT_INV_memRAM~2755_combout\ <= NOT \RAM1|memRAM~2755_combout\;
\RAM1|ALT_INV_memRAM~1574_q\ <= NOT \RAM1|memRAM~1574_q\;
\RAM1|ALT_INV_memRAM~1446_q\ <= NOT \RAM1|memRAM~1446_q\;
\RAM1|ALT_INV_memRAM~1318_q\ <= NOT \RAM1|memRAM~1318_q\;
\RAM1|ALT_INV_memRAM~1190_q\ <= NOT \RAM1|memRAM~1190_q\;
\RAM1|ALT_INV_memRAM~2754_combout\ <= NOT \RAM1|memRAM~2754_combout\;
\RAM1|ALT_INV_memRAM~1062_q\ <= NOT \RAM1|memRAM~1062_q\;
\RAM1|ALT_INV_memRAM~934_q\ <= NOT \RAM1|memRAM~934_q\;
\RAM1|ALT_INV_memRAM~806_q\ <= NOT \RAM1|memRAM~806_q\;
\RAM1|ALT_INV_memRAM~678_q\ <= NOT \RAM1|memRAM~678_q\;
\RAM1|ALT_INV_memRAM~2753_combout\ <= NOT \RAM1|memRAM~2753_combout\;
\RAM1|ALT_INV_memRAM~550_q\ <= NOT \RAM1|memRAM~550_q\;
\RAM1|ALT_INV_memRAM~422_q\ <= NOT \RAM1|memRAM~422_q\;
\RAM1|ALT_INV_memRAM~294_q\ <= NOT \RAM1|memRAM~294_q\;
\RAM1|ALT_INV_memRAM~166_q\ <= NOT \RAM1|memRAM~166_q\;
\RAM1|ALT_INV_memRAM~2752_combout\ <= NOT \RAM1|memRAM~2752_combout\;
\RAM1|ALT_INV_memRAM~2751_combout\ <= NOT \RAM1|memRAM~2751_combout\;
\RAM1|ALT_INV_memRAM~2054_q\ <= NOT \RAM1|memRAM~2054_q\;
\RAM1|ALT_INV_memRAM~1542_q\ <= NOT \RAM1|memRAM~1542_q\;
\RAM1|ALT_INV_memRAM~1030_q\ <= NOT \RAM1|memRAM~1030_q\;
\RAM1|ALT_INV_memRAM~518_q\ <= NOT \RAM1|memRAM~518_q\;
\RAM1|ALT_INV_memRAM~2750_combout\ <= NOT \RAM1|memRAM~2750_combout\;
\RAM1|ALT_INV_memRAM~1926_q\ <= NOT \RAM1|memRAM~1926_q\;
\RAM1|ALT_INV_memRAM~1414_q\ <= NOT \RAM1|memRAM~1414_q\;
\RAM1|ALT_INV_memRAM~902_q\ <= NOT \RAM1|memRAM~902_q\;
\RAM1|ALT_INV_memRAM~390_q\ <= NOT \RAM1|memRAM~390_q\;
\RAM1|ALT_INV_memRAM~2749_combout\ <= NOT \RAM1|memRAM~2749_combout\;
\RAM1|ALT_INV_memRAM~1798_q\ <= NOT \RAM1|memRAM~1798_q\;
\RAM1|ALT_INV_memRAM~1286_q\ <= NOT \RAM1|memRAM~1286_q\;
\RAM1|ALT_INV_memRAM~774_q\ <= NOT \RAM1|memRAM~774_q\;
\RAM1|ALT_INV_memRAM~262_q\ <= NOT \RAM1|memRAM~262_q\;
\RAM1|ALT_INV_memRAM~2748_combout\ <= NOT \RAM1|memRAM~2748_combout\;
\RAM1|ALT_INV_memRAM~1670_q\ <= NOT \RAM1|memRAM~1670_q\;
\RAM1|ALT_INV_memRAM~1158_q\ <= NOT \RAM1|memRAM~1158_q\;
\RAM1|ALT_INV_memRAM~646_q\ <= NOT \RAM1|memRAM~646_q\;
\RAM1|ALT_INV_memRAM~134_q\ <= NOT \RAM1|memRAM~134_q\;
\RAM1|ALT_INV_memRAM~2747_combout\ <= NOT \RAM1|memRAM~2747_combout\;
\RAM1|ALT_INV_memRAM~2746_combout\ <= NOT \RAM1|memRAM~2746_combout\;
\RAM1|ALT_INV_memRAM~2022_q\ <= NOT \RAM1|memRAM~2022_q\;
\RAM1|ALT_INV_memRAM~1510_q\ <= NOT \RAM1|memRAM~1510_q\;
\RAM1|ALT_INV_memRAM~998_q\ <= NOT \RAM1|memRAM~998_q\;
\RAM1|ALT_INV_memRAM~486_q\ <= NOT \RAM1|memRAM~486_q\;
\RAM1|ALT_INV_memRAM~2745_combout\ <= NOT \RAM1|memRAM~2745_combout\;
\RAM1|ALT_INV_memRAM~1894_q\ <= NOT \RAM1|memRAM~1894_q\;
\RAM1|ALT_INV_memRAM~1382_q\ <= NOT \RAM1|memRAM~1382_q\;
\RAM1|ALT_INV_memRAM~870_q\ <= NOT \RAM1|memRAM~870_q\;
\RAM1|ALT_INV_memRAM~358_q\ <= NOT \RAM1|memRAM~358_q\;
\RAM1|ALT_INV_memRAM~2744_combout\ <= NOT \RAM1|memRAM~2744_combout\;
\RAM1|ALT_INV_memRAM~1766_q\ <= NOT \RAM1|memRAM~1766_q\;
\RAM1|ALT_INV_memRAM~1254_q\ <= NOT \RAM1|memRAM~1254_q\;
\RAM1|ALT_INV_memRAM~742_q\ <= NOT \RAM1|memRAM~742_q\;
\RAM1|ALT_INV_memRAM~230_q\ <= NOT \RAM1|memRAM~230_q\;
\RAM1|ALT_INV_memRAM~2743_combout\ <= NOT \RAM1|memRAM~2743_combout\;
\RAM1|ALT_INV_memRAM~1638_q\ <= NOT \RAM1|memRAM~1638_q\;
\RAM1|ALT_INV_memRAM~1126_q\ <= NOT \RAM1|memRAM~1126_q\;
\RAM1|ALT_INV_memRAM~614_q\ <= NOT \RAM1|memRAM~614_q\;
\RAM1|ALT_INV_memRAM~102_q\ <= NOT \RAM1|memRAM~102_q\;
\RAM1|ALT_INV_memRAM~2742_combout\ <= NOT \RAM1|memRAM~2742_combout\;
\RAM1|ALT_INV_memRAM~2741_combout\ <= NOT \RAM1|memRAM~2741_combout\;
\RAM1|ALT_INV_memRAM~1990_q\ <= NOT \RAM1|memRAM~1990_q\;
\RAM1|ALT_INV_memRAM~1478_q\ <= NOT \RAM1|memRAM~1478_q\;
\RAM1|ALT_INV_memRAM~966_q\ <= NOT \RAM1|memRAM~966_q\;
\RAM1|ALT_INV_memRAM~454_q\ <= NOT \RAM1|memRAM~454_q\;
\RAM1|ALT_INV_memRAM~2740_combout\ <= NOT \RAM1|memRAM~2740_combout\;
\RAM1|ALT_INV_memRAM~1862_q\ <= NOT \RAM1|memRAM~1862_q\;
\RAM1|ALT_INV_memRAM~1350_q\ <= NOT \RAM1|memRAM~1350_q\;
\RAM1|ALT_INV_memRAM~838_q\ <= NOT \RAM1|memRAM~838_q\;
\RAM1|ALT_INV_memRAM~326_q\ <= NOT \RAM1|memRAM~326_q\;
\RAM1|ALT_INV_memRAM~2739_combout\ <= NOT \RAM1|memRAM~2739_combout\;
\RAM1|ALT_INV_memRAM~1734_q\ <= NOT \RAM1|memRAM~1734_q\;
\RAM1|ALT_INV_memRAM~1222_q\ <= NOT \RAM1|memRAM~1222_q\;
\RAM1|ALT_INV_memRAM~710_q\ <= NOT \RAM1|memRAM~710_q\;
\RAM1|ALT_INV_memRAM~198_q\ <= NOT \RAM1|memRAM~198_q\;
\RAM1|ALT_INV_memRAM~2738_combout\ <= NOT \RAM1|memRAM~2738_combout\;
\RAM1|ALT_INV_memRAM~1606_q\ <= NOT \RAM1|memRAM~1606_q\;
\RAM1|ALT_INV_memRAM~1094_q\ <= NOT \RAM1|memRAM~1094_q\;
\RAM1|ALT_INV_memRAM~582_q\ <= NOT \RAM1|memRAM~582_q\;
\RAM1|ALT_INV_memRAM~70_q\ <= NOT \RAM1|memRAM~70_q\;
\RAM1|ALT_INV_memRAM~2737_combout\ <= NOT \RAM1|memRAM~2737_combout\;
\RAM1|ALT_INV_memRAM~2736_combout\ <= NOT \RAM1|memRAM~2736_combout\;
\RAM1|ALT_INV_memRAM~2735_combout\ <= NOT \RAM1|memRAM~2735_combout\;
\RAM1|ALT_INV_memRAM~2085_q\ <= NOT \RAM1|memRAM~2085_q\;
\RAM1|ALT_INV_memRAM~1957_q\ <= NOT \RAM1|memRAM~1957_q\;
\RAM1|ALT_INV_memRAM~1829_q\ <= NOT \RAM1|memRAM~1829_q\;
\RAM1|ALT_INV_memRAM~1701_q\ <= NOT \RAM1|memRAM~1701_q\;
\RAM1|ALT_INV_memRAM~2734_combout\ <= NOT \RAM1|memRAM~2734_combout\;
\RAM1|ALT_INV_memRAM~2053_q\ <= NOT \RAM1|memRAM~2053_q\;
\RAM1|ALT_INV_memRAM~1925_q\ <= NOT \RAM1|memRAM~1925_q\;
\RAM1|ALT_INV_memRAM~1797_q\ <= NOT \RAM1|memRAM~1797_q\;
\RAM1|ALT_INV_memRAM~1669_q\ <= NOT \RAM1|memRAM~1669_q\;
\RAM1|ALT_INV_memRAM~2733_combout\ <= NOT \RAM1|memRAM~2733_combout\;

\MEM_OUTT[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2107_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[0]~output_o\);

\MEM_OUTT[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2128_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[1]~output_o\);

\MEM_OUTT[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2149_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[2]~output_o\);

\MEM_OUTT[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2170_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[3]~output_o\);

\MEM_OUTT[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2191_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[4]~output_o\);

\MEM_OUTT[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2212_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[5]~output_o\);

\MEM_OUTT[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2233_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[6]~output_o\);

\MEM_OUTT[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2254_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[7]~output_o\);

\MEM_OUTT[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2275_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[8]~output_o\);

\MEM_OUTT[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2296_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[9]~output_o\);

\MEM_OUTT[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2317_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[10]~output_o\);

\MEM_OUTT[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2338_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[11]~output_o\);

\MEM_OUTT[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2359_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[12]~output_o\);

\MEM_OUTT[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2380_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[13]~output_o\);

\MEM_OUTT[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2401_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[14]~output_o\);

\MEM_OUTT[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2422_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[15]~output_o\);

\MEM_OUTT[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2443_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[16]~output_o\);

\MEM_OUTT[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2464_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[17]~output_o\);

\MEM_OUTT[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2485_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[18]~output_o\);

\MEM_OUTT[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2506_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[19]~output_o\);

\MEM_OUTT[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2527_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[20]~output_o\);

\MEM_OUTT[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2548_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[21]~output_o\);

\MEM_OUTT[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2569_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[22]~output_o\);

\MEM_OUTT[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2590_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[23]~output_o\);

\MEM_OUTT[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2611_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[24]~output_o\);

\MEM_OUTT[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2632_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[25]~output_o\);

\MEM_OUTT[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2653_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[26]~output_o\);

\MEM_OUTT[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2674_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[27]~output_o\);

\MEM_OUTT[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2695_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[28]~output_o\);

\MEM_OUTT[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2716_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[29]~output_o\);

\MEM_OUTT[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2737_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[30]~output_o\);

\MEM_OUTT[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM1|memRAM~2758_combout\,
	oe => \decoderInstru1|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \MEM_OUTT[31]~output_o\);

\Instru_opcode[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~0_combout\,
	devoe => ww_devoe,
	o => \Instru_opcode[0]~output_o\);

\Instru_opcode[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|ALT_INV_memROM~2_combout\,
	devoe => ww_devoe,
	o => \Instru_opcode[1]~output_o\);

\Instru_opcode[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~3_combout\,
	devoe => ww_devoe,
	o => \Instru_opcode[2]~output_o\);

\Instru_opcode[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~4_combout\,
	devoe => ww_devoe,
	o => \Instru_opcode[3]~output_o\);

\Instru_opcode[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \Instru_opcode[4]~output_o\);

\Instru_opcode[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~0_combout\,
	devoe => ww_devoe,
	o => \Instru_opcode[5]~output_o\);

\Funct[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~5_combout\,
	devoe => ww_devoe,
	o => \Funct[0]~output_o\);

\Funct[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~7_combout\,
	devoe => ww_devoe,
	o => \Funct[1]~output_o\);

\Funct[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~9_combout\,
	devoe => ww_devoe,
	o => \Funct[2]~output_o\);

\Funct[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|ALT_INV_memROM~11_combout\,
	devoe => ww_devoe,
	o => \Funct[3]~output_o\);

\Funct[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~3_combout\,
	devoe => ww_devoe,
	o => \Funct[4]~output_o\);

\Funct[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~13_combout\,
	devoe => ww_devoe,
	o => \Funct[5]~output_o\);

\ULAA_OUT_AddrRAM[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~6_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[0]~output_o\);

\ULAA_OUT_AddrRAM[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[1]~output_o\);

\ULAA_OUT_AddrRAM[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[2]~output_o\);

\ULAA_OUT_AddrRAM[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[3]~output_o\);

\ULAA_OUT_AddrRAM[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[4]~output_o\);

\ULAA_OUT_AddrRAM[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[5]~output_o\);

\ULAA_OUT_AddrRAM[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[6]~output_o\);

\ULAA_OUT_AddrRAM[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[7]~output_o\);

\ULAA_OUT_AddrRAM[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~3_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[8]~output_o\);

\ULAA_OUT_AddrRAM[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA10|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[9]~output_o\);

\ULAA_OUT_AddrRAM[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA11|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[10]~output_o\);

\ULAA_OUT_AddrRAM[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA12|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[11]~output_o\);

\ULAA_OUT_AddrRAM[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA13|MuxOperacao|MUX_OUT[0]~1_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[12]~output_o\);

\ULAA_OUT_AddrRAM[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA14|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[13]~output_o\);

\ULAA_OUT_AddrRAM[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA15|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[14]~output_o\);

\ULAA_OUT_AddrRAM[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA16|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[15]~output_o\);

\ULAA_OUT_AddrRAM[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA17|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[16]~output_o\);

\ULAA_OUT_AddrRAM[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA18|MuxOperacao|MUX_OUT[0]~1_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[17]~output_o\);

\ULAA_OUT_AddrRAM[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA19|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[18]~output_o\);

\ULAA_OUT_AddrRAM[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA20|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[19]~output_o\);

\ULAA_OUT_AddrRAM[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[20]~output_o\);

\ULAA_OUT_AddrRAM[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA22|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[21]~output_o\);

\ULAA_OUT_AddrRAM[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA23|MuxOperacao|MUX_OUT[0]~1_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[22]~output_o\);

\ULAA_OUT_AddrRAM[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA24|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[23]~output_o\);

\ULAA_OUT_AddrRAM[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA25|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[24]~output_o\);

\ULAA_OUT_AddrRAM[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~1_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[25]~output_o\);

\ULAA_OUT_AddrRAM[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~1_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[26]~output_o\);

\ULAA_OUT_AddrRAM[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA28|MuxOperacao|MUX_OUT[0]~1_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[27]~output_o\);

\ULAA_OUT_AddrRAM[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA29|MuxOperacao|MUX_OUT[0]~1_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[28]~output_o\);

\ULAA_OUT_AddrRAM[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA30|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[29]~output_o\);

\ULAA_OUT_AddrRAM[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA31|MuxOperacao|MUX_OUT[0]~1_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[30]~output_o\);

\ULAA_OUT_AddrRAM[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|ULA32|MuxOperacao|MUX_OUT[0]~1_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT_AddrRAM[31]~output_o\);

\MEM_INN[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[0]~0_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[0]~output_o\);

\MEM_INN[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[1]~1_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[1]~output_o\);

\MEM_INN[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[2]~31_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[2]~output_o\);

\MEM_INN[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[3]~2_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[3]~output_o\);

\MEM_INN[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[4]~3_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[4]~output_o\);

\MEM_INN[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[5]~4_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[5]~output_o\);

\MEM_INN[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[6]~5_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[6]~output_o\);

\MEM_INN[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[7]~6_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[7]~output_o\);

\MEM_INN[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[8]~7_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[8]~output_o\);

\MEM_INN[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[9]~8_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[9]~output_o\);

\MEM_INN[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[10]~9_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[10]~output_o\);

\MEM_INN[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[11]~10_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[11]~output_o\);

\MEM_INN[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[12]~11_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[12]~output_o\);

\MEM_INN[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[13]~12_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[13]~output_o\);

\MEM_INN[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[14]~13_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[14]~output_o\);

\MEM_INN[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[15]~14_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[15]~output_o\);

\MEM_INN[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[16]~15_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[16]~output_o\);

\MEM_INN[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[17]~16_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[17]~output_o\);

\MEM_INN[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[18]~17_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[18]~output_o\);

\MEM_INN[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[19]~18_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[19]~output_o\);

\MEM_INN[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[20]~19_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[20]~output_o\);

\MEM_INN[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[21]~20_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[21]~output_o\);

\MEM_INN[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[22]~21_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[22]~output_o\);

\MEM_INN[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[23]~22_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[23]~output_o\);

\MEM_INN[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[24]~23_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[24]~output_o\);

\MEM_INN[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[25]~24_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[25]~output_o\);

\MEM_INN[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[26]~25_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[26]~output_o\);

\MEM_INN[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[27]~26_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[27]~output_o\);

\MEM_INN[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[28]~27_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[28]~output_o\);

\MEM_INN[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[29]~28_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[29]~output_o\);

\MEM_INN[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[30]~29_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[30]~output_o\);

\MEM_INN[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[31]~30_combout\,
	devoe => ww_devoe,
	o => \MEM_INN[31]~output_o\);

\RS_OUT[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[0]~0_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[0]~output_o\);

\RS_OUT[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[1]~1_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[1]~output_o\);

\RS_OUT[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[2]~2_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[2]~output_o\);

\RS_OUT[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[3]~3_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[3]~output_o\);

\RS_OUT[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[4]~4_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[4]~output_o\);

\RS_OUT[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[5]~5_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[5]~output_o\);

\RS_OUT[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[6]~6_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[6]~output_o\);

\RS_OUT[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[7]~7_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[7]~output_o\);

\RS_OUT[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[8]~8_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[8]~output_o\);

\RS_OUT[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[9]~9_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[9]~output_o\);

\RS_OUT[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[10]~10_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[10]~output_o\);

\RS_OUT[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[11]~11_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[11]~output_o\);

\RS_OUT[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[12]~12_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[12]~output_o\);

\RS_OUT[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[13]~13_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[13]~output_o\);

\RS_OUT[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[14]~14_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[14]~output_o\);

\RS_OUT[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[15]~15_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[15]~output_o\);

\RS_OUT[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[16]~16_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[16]~output_o\);

\RS_OUT[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[17]~17_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[17]~output_o\);

\RS_OUT[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[18]~18_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[18]~output_o\);

\RS_OUT[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[19]~19_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[19]~output_o\);

\RS_OUT[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[20]~20_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[20]~output_o\);

\RS_OUT[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[21]~21_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[21]~output_o\);

\RS_OUT[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[22]~22_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[22]~output_o\);

\RS_OUT[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[23]~23_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[23]~output_o\);

\RS_OUT[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[24]~24_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[24]~output_o\);

\RS_OUT[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[25]~25_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[25]~output_o\);

\RS_OUT[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[26]~26_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[26]~output_o\);

\RS_OUT[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[27]~27_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[27]~output_o\);

\RS_OUT[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[28]~28_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[28]~output_o\);

\RS_OUT[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[29]~29_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[29]~output_o\);

\RS_OUT[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[30]~30_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[30]~output_o\);

\RS_OUT[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaA[31]~31_combout\,
	devoe => ww_devoe,
	o => \RS_OUT[31]~output_o\);

\RT_OUTT[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[0]~0_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[0]~output_o\);

\RT_OUTT[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[1]~1_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[1]~output_o\);

\RT_OUTT[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[2]~31_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[2]~output_o\);

\RT_OUTT[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[3]~2_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[3]~output_o\);

\RT_OUTT[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[4]~3_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[4]~output_o\);

\RT_OUTT[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[5]~4_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[5]~output_o\);

\RT_OUTT[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[6]~5_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[6]~output_o\);

\RT_OUTT[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[7]~6_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[7]~output_o\);

\RT_OUTT[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[8]~7_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[8]~output_o\);

\RT_OUTT[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[9]~8_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[9]~output_o\);

\RT_OUTT[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[10]~9_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[10]~output_o\);

\RT_OUTT[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[11]~10_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[11]~output_o\);

\RT_OUTT[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[12]~11_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[12]~output_o\);

\RT_OUTT[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[13]~12_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[13]~output_o\);

\RT_OUTT[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[14]~13_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[14]~output_o\);

\RT_OUTT[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[15]~14_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[15]~output_o\);

\RT_OUTT[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[16]~15_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[16]~output_o\);

\RT_OUTT[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[17]~16_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[17]~output_o\);

\RT_OUTT[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[18]~17_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[18]~output_o\);

\RT_OUTT[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[19]~18_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[19]~output_o\);

\RT_OUTT[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[20]~19_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[20]~output_o\);

\RT_OUTT[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[21]~20_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[21]~output_o\);

\RT_OUTT[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[22]~21_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[22]~output_o\);

\RT_OUTT[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[23]~22_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[23]~output_o\);

\RT_OUTT[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[24]~23_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[24]~output_o\);

\RT_OUTT[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[25]~24_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[25]~output_o\);

\RT_OUTT[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[26]~25_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[26]~output_o\);

\RT_OUTT[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[27]~26_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[27]~output_o\);

\RT_OUTT[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[28]~27_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[28]~output_o\);

\RT_OUTT[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[29]~28_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[29]~output_o\);

\RT_OUTT[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[30]~29_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[30]~output_o\);

\RT_OUTT[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|saidaB[31]~30_combout\,
	devoe => ww_devoe,
	o => \RT_OUTT[31]~output_o\);

\Rs_End[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~15_combout\,
	devoe => ww_devoe,
	o => \Rs_End[0]~output_o\);

\Rs_End[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \Rs_End[1]~output_o\);

\Rs_End[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \Rs_End[2]~output_o\);

\Rs_End[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~13_combout\,
	devoe => ww_devoe,
	o => \Rs_End[3]~output_o\);

\Rs_End[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \Rs_End[4]~output_o\);

\Rt_End[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|ALT_INV_memROM~16_combout\,
	devoe => ww_devoe,
	o => \Rt_End[0]~output_o\);

\Rt_End[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM1|memROM~13_combout\,
	devoe => ww_devoe,
	o => \Rt_End[1]~output_o\);

\Rt_End[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \Rt_End[2]~output_o\);

\Rt_End[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO_REG|Equal0~0_combout\,
	devoe => ww_devoe,
	o => \Rt_End[3]~output_o\);

\Rt_End[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \Rt_End[4]~output_o\);

\PC_OUTT[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \PC_OUTT[0]~output_o\);

\PC_OUTT[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \PC_OUTT[1]~output_o\);

\PC_OUTT[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(2),
	devoe => ww_devoe,
	o => \PC_OUTT[2]~output_o\);

\PC_OUTT[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(3),
	devoe => ww_devoe,
	o => \PC_OUTT[3]~output_o\);

\PC_OUTT[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(4),
	devoe => ww_devoe,
	o => \PC_OUTT[4]~output_o\);

\PC_OUTT[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(5),
	devoe => ww_devoe,
	o => \PC_OUTT[5]~output_o\);

\PC_OUTT[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(6),
	devoe => ww_devoe,
	o => \PC_OUTT[6]~output_o\);

\PC_OUTT[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(7),
	devoe => ww_devoe,
	o => \PC_OUTT[7]~output_o\);

\PC_OUTT[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(8),
	devoe => ww_devoe,
	o => \PC_OUTT[8]~output_o\);

\PC_OUTT[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(9),
	devoe => ww_devoe,
	o => \PC_OUTT[9]~output_o\);

\PC_OUTT[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(10),
	devoe => ww_devoe,
	o => \PC_OUTT[10]~output_o\);

\PC_OUTT[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(11),
	devoe => ww_devoe,
	o => \PC_OUTT[11]~output_o\);

\PC_OUTT[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(12),
	devoe => ww_devoe,
	o => \PC_OUTT[12]~output_o\);

\PC_OUTT[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(13),
	devoe => ww_devoe,
	o => \PC_OUTT[13]~output_o\);

\PC_OUTT[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(14),
	devoe => ww_devoe,
	o => \PC_OUTT[14]~output_o\);

\PC_OUTT[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(15),
	devoe => ww_devoe,
	o => \PC_OUTT[15]~output_o\);

\PC_OUTT[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(16),
	devoe => ww_devoe,
	o => \PC_OUTT[16]~output_o\);

\PC_OUTT[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(17),
	devoe => ww_devoe,
	o => \PC_OUTT[17]~output_o\);

\PC_OUTT[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(18),
	devoe => ww_devoe,
	o => \PC_OUTT[18]~output_o\);

\PC_OUTT[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(19),
	devoe => ww_devoe,
	o => \PC_OUTT[19]~output_o\);

\PC_OUTT[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(20),
	devoe => ww_devoe,
	o => \PC_OUTT[20]~output_o\);

\PC_OUTT[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(21),
	devoe => ww_devoe,
	o => \PC_OUTT[21]~output_o\);

\PC_OUTT[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(22),
	devoe => ww_devoe,
	o => \PC_OUTT[22]~output_o\);

\PC_OUTT[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(23),
	devoe => ww_devoe,
	o => \PC_OUTT[23]~output_o\);

\PC_OUTT[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(24),
	devoe => ww_devoe,
	o => \PC_OUTT[24]~output_o\);

\PC_OUTT[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(25),
	devoe => ww_devoe,
	o => \PC_OUTT[25]~output_o\);

\PC_OUTT[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(26),
	devoe => ww_devoe,
	o => \PC_OUTT[26]~output_o\);

\PC_OUTT[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(27),
	devoe => ww_devoe,
	o => \PC_OUTT[27]~output_o\);

\PC_OUTT[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(28),
	devoe => ww_devoe,
	o => \PC_OUTT[28]~output_o\);

\PC_OUTT[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(29),
	devoe => ww_devoe,
	o => \PC_OUTT[29]~output_o\);

\PC_OUTT[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(30),
	devoe => ww_devoe,
	o => \PC_OUTT[30]~output_o\);

\PC_OUTT[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_REG|DOUT\(31),
	devoe => ww_devoe,
	o => \PC_OUTT[31]~output_o\);

\flagEqual~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA1|Equal0~8_combout\,
	devoe => ww_devoe,
	o => \flagEqual~output_o\);

\habFlagBEQ~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decoderInstru1|OUTPUT[2]~4_combout\,
	devoe => ww_devoe,
	o => \habFlagBEQ~output_o\);

\muxJmp~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	devoe => ww_devoe,
	o => \muxJmp~output_o\);

\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

\ROM1|memROM~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~6_combout\ = (!\PC_REG|DOUT\(5) & ((!\PC_REG|DOUT\(2) & (\PC_REG|DOUT\(3) & !\PC_REG|DOUT\(4))) # (\PC_REG|DOUT\(2) & ((\PC_REG|DOUT\(4))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010100000000001001010000000000100101000000000010010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(2),
	datab => \PC_REG|ALT_INV_DOUT\(3),
	datac => \PC_REG|ALT_INV_DOUT\(4),
	datad => \PC_REG|ALT_INV_DOUT\(5),
	combout => \ROM1|memROM~6_combout\);

\Somador1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~21_sumout\ = SUM(( \PC_REG|DOUT\(2) ) + ( VCC ) + ( !VCC ))
-- \Somador1|Add0~22\ = CARRY(( \PC_REG|DOUT\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(2),
	cin => GND,
	sumout => \Somador1|Add0~21_sumout\,
	cout => \Somador1|Add0~22\);

\Somador1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~5_sumout\ = SUM(( \PC_REG|DOUT\(3) ) + ( GND ) + ( \Somador1|Add0~22\ ))
-- \Somador1|Add0~6\ = CARRY(( \PC_REG|DOUT\(3) ) + ( GND ) + ( \Somador1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(3),
	cin => \Somador1|Add0~22\,
	sumout => \Somador1|Add0~5_sumout\,
	cout => \Somador1|Add0~6\);

\Somador2|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~21_sumout\ = SUM(( \ROM1|memROM~5_combout\ ) + ( \Somador1|Add0~21_sumout\ ) + ( !VCC ))
-- \Somador2|Add0~22\ = CARRY(( \ROM1|memROM~5_combout\ ) + ( \Somador1|Add0~21_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~5_combout\,
	dataf => \Somador1|ALT_INV_Add0~21_sumout\,
	cin => GND,
	sumout => \Somador2|Add0~21_sumout\,
	cout => \Somador2|Add0~22\);

\Somador2|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~5_sumout\ = SUM(( (!\PC_REG|DOUT\(7) & (!\PC_REG|DOUT\(6) & \ROM1|memROM~6_combout\)) ) + ( \Somador1|Add0~5_sumout\ ) + ( \Somador2|Add0~22\ ))
-- \Somador2|Add0~6\ = CARRY(( (!\PC_REG|DOUT\(7) & (!\PC_REG|DOUT\(6) & \ROM1|memROM~6_combout\)) ) + ( \Somador1|Add0~5_sumout\ ) + ( \Somador2|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datac => \PC_REG|ALT_INV_DOUT\(6),
	datad => \ROM1|ALT_INV_memROM~6_combout\,
	dataf => \Somador1|ALT_INV_Add0~5_sumout\,
	cin => \Somador2|Add0~22\,
	sumout => \Somador2|Add0~5_sumout\,
	cout => \Somador2|Add0~6\);

\ROM1|memROM~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~2_combout\ = ((!\ROM1|memROM~1_combout\) # (\PC_REG|DOUT\(6))) # (\PC_REG|DOUT\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111110111111101111111011111110111111101111111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \PC_REG|ALT_INV_DOUT\(6),
	datac => \ROM1|ALT_INV_memROM~1_combout\,
	combout => \ROM1|memROM~2_combout\);

\decoderInstru1|OUTPUT[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \decoderInstru1|OUTPUT[2]~4_combout\ = (\ROM1|memROM~2_combout\ & (!\decoderInstru1|OUTPUT[4]~0_combout\ & \ROM1|memROM~3_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datac => \ROM1|ALT_INV_memROM~3_combout\,
	combout => \decoderInstru1|OUTPUT[2]~4_combout\);

\ROM1|memROM~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~7_combout\ = ( \PC_REG|DOUT\(4) & ( !\PC_REG|DOUT\(5) & ( (!\PC_REG|DOUT\(7) & (!\PC_REG|DOUT\(6) & \PC_REG|DOUT\(2))) ) ) ) # ( !\PC_REG|DOUT\(4) & ( !\PC_REG|DOUT\(5) & ( (!\PC_REG|DOUT\(7) & (!\PC_REG|DOUT\(6) & (!\PC_REG|DOUT\(2) & 
-- \PC_REG|DOUT\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \PC_REG|ALT_INV_DOUT\(6),
	datac => \PC_REG|ALT_INV_DOUT\(2),
	datad => \PC_REG|ALT_INV_DOUT\(3),
	datae => \PC_REG|ALT_INV_DOUT\(4),
	dataf => \PC_REG|ALT_INV_DOUT\(5),
	combout => \ROM1|memROM~7_combout\);

\MUX_NEXT_PC|saida_MUX[3]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[3]~55_combout\ = ( !\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ( (((\ROM1|memROM~7_combout\))) ) ) # ( \decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ( (!\ULA1|Equal0~7_combout\ & ((((\Somador1|Add0~5_sumout\))))) # (\ULA1|Equal0~7_combout\ 
-- & ((!\ULA1|Equal0~6_combout\ & (((\Somador1|Add0~5_sumout\)))) # (\ULA1|Equal0~6_combout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\ & ((\Somador1|Add0~5_sumout\))) # (\decoderInstru1|OUTPUT[2]~4_combout\ & (\Somador2|Add0~5_sumout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000000000000000100001111000011111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Equal0~7_combout\,
	datab => \ULA1|ALT_INV_Equal0~6_combout\,
	datac => \Somador2|ALT_INV_Add0~5_sumout\,
	datad => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datae => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	dataf => \Somador1|ALT_INV_Add0~5_sumout\,
	datag => \ROM1|ALT_INV_memROM~7_combout\,
	combout => \MUX_NEXT_PC|saida_MUX[3]~55_combout\);

\PC_REG|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[3]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(3));

\ROM1|memROM~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~5_combout\ = ( !\PC_REG|DOUT\(6) & ( !\PC_REG|DOUT\(2) & ( (\PC_REG|DOUT\(4) & (!\PC_REG|DOUT\(3) & (!\PC_REG|DOUT\(5) & !\PC_REG|DOUT\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(4),
	datab => \PC_REG|ALT_INV_DOUT\(3),
	datac => \PC_REG|ALT_INV_DOUT\(5),
	datad => \PC_REG|ALT_INV_DOUT\(7),
	datae => \PC_REG|ALT_INV_DOUT\(6),
	dataf => \PC_REG|ALT_INV_DOUT\(2),
	combout => \ROM1|memROM~5_combout\);

\MUX_NEXT_PC|saida_MUX[2]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[2]~43_combout\ = ( !\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ( (((\ROM1|memROM~5_combout\))) ) ) # ( \decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ( (!\ULA1|Equal0~7_combout\ & ((((\Somador1|Add0~21_sumout\))))) # 
-- (\ULA1|Equal0~7_combout\ & ((!\ULA1|Equal0~6_combout\ & (((\Somador1|Add0~21_sumout\)))) # (\ULA1|Equal0~6_combout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\ & ((\Somador1|Add0~21_sumout\))) # (\decoderInstru1|OUTPUT[2]~4_combout\ & 
-- (\Somador2|Add0~21_sumout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000000000000000100001111000011111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Equal0~7_combout\,
	datab => \ULA1|ALT_INV_Equal0~6_combout\,
	datac => \Somador2|ALT_INV_Add0~21_sumout\,
	datad => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datae => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	dataf => \Somador1|ALT_INV_Add0~21_sumout\,
	datag => \ROM1|ALT_INV_memROM~5_combout\,
	combout => \MUX_NEXT_PC|saida_MUX[2]~43_combout\);

\PC_REG|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[2]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(2));

\ROM1|memROM~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~1_combout\ = (!\PC_REG|DOUT\(3) & (!\PC_REG|DOUT\(4) & ((!\PC_REG|DOUT\(2)) # (!\PC_REG|DOUT\(5)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000010000000110000001000000011000000100000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(2),
	datab => \PC_REG|ALT_INV_DOUT\(3),
	datac => \PC_REG|ALT_INV_DOUT\(4),
	datad => \PC_REG|ALT_INV_DOUT\(5),
	combout => \ROM1|memROM~1_combout\);

\ROM1|memROM~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~0_combout\ = ( !\PC_REG|DOUT\(6) & ( (!\PC_REG|DOUT\(4) & (!\PC_REG|DOUT\(3) & (!\PC_REG|DOUT\(5) & !\PC_REG|DOUT\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(4),
	datab => \PC_REG|ALT_INV_DOUT\(3),
	datac => \PC_REG|ALT_INV_DOUT\(5),
	datad => \PC_REG|ALT_INV_DOUT\(7),
	datae => \PC_REG|ALT_INV_DOUT\(6),
	combout => \ROM1|memROM~0_combout\);

\decoderOPCODE|OUTPUT_OP[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \decoderOPCODE|OUTPUT_OP[1]~0_combout\ = ( \ROM1|memROM~0_combout\ & ( \ROM1|memROM~3_combout\ ) ) # ( !\ROM1|memROM~0_combout\ & ( \ROM1|memROM~3_combout\ ) ) # ( \ROM1|memROM~0_combout\ & ( !\ROM1|memROM~3_combout\ ) ) # ( !\ROM1|memROM~0_combout\ & ( 
-- !\ROM1|memROM~3_combout\ & ( ((!\ROM1|memROM~1_combout\) # (\PC_REG|DOUT\(6))) # (\PC_REG|DOUT\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101110111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \PC_REG|ALT_INV_DOUT\(6),
	datad => \ROM1|ALT_INV_memROM~1_combout\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	dataf => \ROM1|ALT_INV_memROM~3_combout\,
	combout => \decoderOPCODE|OUTPUT_OP[1]~0_combout\);

\Somador1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~1_sumout\ = SUM(( \PC_REG|DOUT\(4) ) + ( GND ) + ( \Somador1|Add0~6\ ))
-- \Somador1|Add0~2\ = CARRY(( \PC_REG|DOUT\(4) ) + ( GND ) + ( \Somador1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(4),
	cin => \Somador1|Add0~6\,
	sumout => \Somador1|Add0~1_sumout\,
	cout => \Somador1|Add0~2\);

\Somador1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~9_sumout\ = SUM(( \PC_REG|DOUT\(5) ) + ( GND ) + ( \Somador1|Add0~2\ ))
-- \Somador1|Add0~10\ = CARRY(( \PC_REG|DOUT\(5) ) + ( GND ) + ( \Somador1|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(5),
	cin => \Somador1|Add0~2\,
	sumout => \Somador1|Add0~9_sumout\,
	cout => \Somador1|Add0~10\);

\Somador1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~17_sumout\ = SUM(( \PC_REG|DOUT\(6) ) + ( GND ) + ( \Somador1|Add0~10\ ))
-- \Somador1|Add0~18\ = CARRY(( \PC_REG|DOUT\(6) ) + ( GND ) + ( \Somador1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(6),
	cin => \Somador1|Add0~10\,
	sumout => \Somador1|Add0~17_sumout\,
	cout => \Somador1|Add0~18\);

\ROM1|memROM~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~10_combout\ = ((!\PC_REG|DOUT\(4) & ((\PC_REG|DOUT\(3)))) # (\PC_REG|DOUT\(4) & (!\PC_REG|DOUT\(2)))) # (\PC_REG|DOUT\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101011111111001110101111111100111010111111110011101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(2),
	datab => \PC_REG|ALT_INV_DOUT\(3),
	datac => \PC_REG|ALT_INV_DOUT\(4),
	datad => \PC_REG|ALT_INV_DOUT\(5),
	combout => \ROM1|memROM~10_combout\);

\ROM1|memROM~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~8_combout\ = (!\PC_REG|DOUT\(5) & ((!\PC_REG|DOUT\(2) & (!\PC_REG|DOUT\(3) & \PC_REG|DOUT\(4))) # (\PC_REG|DOUT\(2) & (\PC_REG|DOUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100100000000000110010000000000011001000000000001100100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(2),
	datab => \PC_REG|ALT_INV_DOUT\(3),
	datac => \PC_REG|ALT_INV_DOUT\(4),
	datad => \PC_REG|ALT_INV_DOUT\(5),
	combout => \ROM1|memROM~8_combout\);

\Somador2|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~1_sumout\ = SUM(( (!\PC_REG|DOUT\(7) & (!\PC_REG|DOUT\(6) & \ROM1|memROM~8_combout\)) ) + ( \Somador1|Add0~1_sumout\ ) + ( \Somador2|Add0~6\ ))
-- \Somador2|Add0~2\ = CARRY(( (!\PC_REG|DOUT\(7) & (!\PC_REG|DOUT\(6) & \ROM1|memROM~8_combout\)) ) + ( \Somador1|Add0~1_sumout\ ) + ( \Somador2|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \PC_REG|ALT_INV_DOUT\(6),
	datad => \ROM1|ALT_INV_memROM~8_combout\,
	dataf => \Somador1|ALT_INV_Add0~1_sumout\,
	cin => \Somador2|Add0~6\,
	sumout => \Somador2|Add0~1_sumout\,
	cout => \Somador2|Add0~2\);

\Somador2|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~9_sumout\ = SUM(( (!\PC_REG|DOUT\(7) & (!\PC_REG|DOUT\(6) & !\ROM1|memROM~10_combout\)) ) + ( \Somador1|Add0~9_sumout\ ) + ( \Somador2|Add0~2\ ))
-- \Somador2|Add0~10\ = CARRY(( (!\PC_REG|DOUT\(7) & (!\PC_REG|DOUT\(6) & !\ROM1|memROM~10_combout\)) ) + ( \Somador1|Add0~9_sumout\ ) + ( \Somador2|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \PC_REG|ALT_INV_DOUT\(6),
	datad => \ROM1|ALT_INV_memROM~10_combout\,
	dataf => \Somador1|ALT_INV_Add0~9_sumout\,
	cin => \Somador2|Add0~2\,
	sumout => \Somador2|Add0~9_sumout\,
	cout => \Somador2|Add0~10\);

\Somador2|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~17_sumout\ = SUM(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~17_sumout\ ) + ( \Somador2|Add0~10\ ))
-- \Somador2|Add0~18\ = CARRY(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~17_sumout\ ) + ( \Somador2|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \Somador1|ALT_INV_Add0~17_sumout\,
	cin => \Somador2|Add0~10\,
	sumout => \Somador2|Add0~17_sumout\,
	cout => \Somador2|Add0~18\);

\MUX_NEXT_PC|saida_MUX[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[6]~0_combout\ = ( \Somador1|Add0~17_sumout\ & ( \Somador2|Add0~17_sumout\ & ( \decoderOPCODE|OUTPUT_OP[1]~0_combout\ ) ) ) # ( !\Somador1|Add0~17_sumout\ & ( \Somador2|Add0~17_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & 
-- (\decoderInstru1|OUTPUT[2]~4_combout\ & (\ULA1|Equal0~6_combout\ & \ULA1|Equal0~7_combout\))) ) ) ) # ( \Somador1|Add0~17_sumout\ & ( !\Somador2|Add0~17_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\) # 
-- ((!\ULA1|Equal0~6_combout\) # (!\ULA1|Equal0~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010000000000000000010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datac => \ULA1|ALT_INV_Equal0~6_combout\,
	datad => \ULA1|ALT_INV_Equal0~7_combout\,
	datae => \Somador1|ALT_INV_Add0~17_sumout\,
	dataf => \Somador2|ALT_INV_Add0~17_sumout\,
	combout => \MUX_NEXT_PC|saida_MUX[6]~0_combout\);

\PC_REG|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(6));

\ROM1|memROM~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~9_combout\ = ( \PC_REG|DOUT\(4) & ( !\PC_REG|DOUT\(5) & ( (!\PC_REG|DOUT\(7) & (!\PC_REG|DOUT\(6) & (!\PC_REG|DOUT\(2) $ (\PC_REG|DOUT\(3))))) ) ) ) # ( !\PC_REG|DOUT\(4) & ( !\PC_REG|DOUT\(5) & ( (!\PC_REG|DOUT\(7) & (!\PC_REG|DOUT\(6) & 
-- (\PC_REG|DOUT\(2) & \PC_REG|DOUT\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000100000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \PC_REG|ALT_INV_DOUT\(6),
	datac => \PC_REG|ALT_INV_DOUT\(2),
	datad => \PC_REG|ALT_INV_DOUT\(3),
	datae => \PC_REG|ALT_INV_DOUT\(4),
	dataf => \PC_REG|ALT_INV_DOUT\(5),
	combout => \ROM1|memROM~9_combout\);

\MUX_NEXT_PC|saida_MUX[4]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[4]~59_combout\ = ( !\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ( (((\ROM1|memROM~9_combout\))) ) ) # ( \decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ( (!\ULA1|Equal0~7_combout\ & ((((\Somador1|Add0~1_sumout\))))) # (\ULA1|Equal0~7_combout\ 
-- & ((!\ULA1|Equal0~6_combout\ & (((\Somador1|Add0~1_sumout\)))) # (\ULA1|Equal0~6_combout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\ & ((\Somador1|Add0~1_sumout\))) # (\decoderInstru1|OUTPUT[2]~4_combout\ & (\Somador2|Add0~1_sumout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000000000000000100001111000011111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Equal0~7_combout\,
	datab => \ULA1|ALT_INV_Equal0~6_combout\,
	datac => \Somador2|ALT_INV_Add0~1_sumout\,
	datad => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datae => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	dataf => \Somador1|ALT_INV_Add0~1_sumout\,
	datag => \ROM1|ALT_INV_memROM~9_combout\,
	combout => \MUX_NEXT_PC|saida_MUX[4]~59_combout\);

\PC_REG|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[4]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(4));

\ROM1|memROM~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~3_combout\ = ( !\PC_REG|DOUT\(6) & ( \PC_REG|DOUT\(2) & ( (\PC_REG|DOUT\(4) & (\PC_REG|DOUT\(3) & (!\PC_REG|DOUT\(5) & !\PC_REG|DOUT\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(4),
	datab => \PC_REG|ALT_INV_DOUT\(3),
	datac => \PC_REG|ALT_INV_DOUT\(5),
	datad => \PC_REG|ALT_INV_DOUT\(7),
	datae => \PC_REG|ALT_INV_DOUT\(6),
	dataf => \PC_REG|ALT_INV_DOUT\(2),
	combout => \ROM1|memROM~3_combout\);

\decoderInstru1|OUTPUT~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \decoderInstru1|OUTPUT~1_combout\ = ( \PC_REG|DOUT\(4) & ( !\PC_REG|DOUT\(5) & ( (!\PC_REG|DOUT\(7) & (!\PC_REG|DOUT\(6) & ((!\PC_REG|DOUT\(2)) # (!\PC_REG|DOUT\(3))))) ) ) ) # ( !\PC_REG|DOUT\(4) & ( !\PC_REG|DOUT\(5) & ( (!\PC_REG|DOUT\(7) & 
-- (!\PC_REG|DOUT\(6) & \PC_REG|DOUT\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000100010001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \PC_REG|ALT_INV_DOUT\(6),
	datac => \PC_REG|ALT_INV_DOUT\(2),
	datad => \PC_REG|ALT_INV_DOUT\(3),
	datae => \PC_REG|ALT_INV_DOUT\(4),
	dataf => \PC_REG|ALT_INV_DOUT\(5),
	combout => \decoderInstru1|OUTPUT~1_combout\);

\decoderInstru1|OUTPUT~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \decoderInstru1|OUTPUT~2_combout\ = ( !\PC_REG|DOUT\(4) & ( \PC_REG|DOUT\(5) & ( (!\PC_REG|DOUT\(7) & (!\PC_REG|DOUT\(6) & (!\PC_REG|DOUT\(2) & !\PC_REG|DOUT\(3)))) ) ) ) # ( !\PC_REG|DOUT\(4) & ( !\PC_REG|DOUT\(5) & ( (!\PC_REG|DOUT\(7) & 
-- (!\PC_REG|DOUT\(6) & !\PC_REG|DOUT\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \PC_REG|ALT_INV_DOUT\(6),
	datac => \PC_REG|ALT_INV_DOUT\(2),
	datad => \PC_REG|ALT_INV_DOUT\(3),
	datae => \PC_REG|ALT_INV_DOUT\(4),
	dataf => \PC_REG|ALT_INV_DOUT\(5),
	combout => \decoderInstru1|OUTPUT~2_combout\);

\ROM1|memROM~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~11_combout\ = ( \PC_REG|DOUT\(4) & ( \PC_REG|DOUT\(5) ) ) # ( !\PC_REG|DOUT\(4) & ( \PC_REG|DOUT\(5) ) ) # ( \PC_REG|DOUT\(4) & ( !\PC_REG|DOUT\(5) & ( ((!\PC_REG|DOUT\(2)) # (\PC_REG|DOUT\(6))) # (\PC_REG|DOUT\(7)) ) ) ) # ( 
-- !\PC_REG|DOUT\(4) & ( !\PC_REG|DOUT\(5) & ( ((\PC_REG|DOUT\(3)) # (\PC_REG|DOUT\(6))) # (\PC_REG|DOUT\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011111111111111101111111011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \PC_REG|ALT_INV_DOUT\(6),
	datac => \PC_REG|ALT_INV_DOUT\(2),
	datad => \PC_REG|ALT_INV_DOUT\(3),
	datae => \PC_REG|ALT_INV_DOUT\(4),
	dataf => \PC_REG|ALT_INV_DOUT\(5),
	combout => \ROM1|memROM~11_combout\);

\ROM1|memROM~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~13_combout\ = ( !\PC_REG|DOUT\(6) & ( (!\PC_REG|DOUT\(7) & (!\PC_REG|DOUT\(5) & ((\PC_REG|DOUT\(4)) # (\PC_REG|DOUT\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000000000000000000000000000101010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \PC_REG|ALT_INV_DOUT\(3),
	datac => \PC_REG|ALT_INV_DOUT\(4),
	datad => \PC_REG|ALT_INV_DOUT\(5),
	datae => \PC_REG|ALT_INV_DOUT\(6),
	combout => \ROM1|memROM~13_combout\);

\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \ROM1|memROM~3_combout\ & ( \ROM1|memROM~5_combout\ & ( (!\ROM1|memROM~7_combout\ & (\ROM1|memROM~9_combout\ & (\ROM1|memROM~11_combout\ & \ROM1|memROM~13_combout\))) ) ) ) # ( !\ROM1|memROM~3_combout\ & ( 
-- \ROM1|memROM~5_combout\ & ( (!\ROM1|memROM~7_combout\ & (\ROM1|memROM~9_combout\ & (\ROM1|memROM~11_combout\ & \ROM1|memROM~13_combout\))) ) ) ) # ( !\ROM1|memROM~3_combout\ & ( !\ROM1|memROM~5_combout\ & ( (!\ROM1|memROM~7_combout\ & 
-- (\ROM1|memROM~9_combout\ & (\ROM1|memROM~11_combout\ & \ROM1|memROM~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~7_combout\,
	datab => \ROM1|ALT_INV_memROM~9_combout\,
	datac => \ROM1|ALT_INV_memROM~11_combout\,
	datad => \ROM1|ALT_INV_memROM~13_combout\,
	datae => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \ROM1|ALT_INV_memROM~5_combout\,
	combout => \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\);

\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~4_combout\ = ( !\PC_REG|DOUT\(7) & ( (!\PC_REG|DOUT\(5) & (\PC_REG|DOUT\(4) & (!\PC_REG|DOUT\(3) & !\PC_REG|DOUT\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(5),
	datab => \PC_REG|ALT_INV_DOUT\(4),
	datac => \PC_REG|ALT_INV_DOUT\(3),
	datad => \PC_REG|ALT_INV_DOUT\(6),
	datae => \PC_REG|ALT_INV_DOUT\(7),
	combout => \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~4_combout\);

\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~4_combout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & (((!\decoderInstru1|OUTPUT~1_combout\) # 
-- (\decoderInstru1|OUTPUT~2_combout\)) # (\ROM1|memROM~3_combout\))) ) ) ) # ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~4_combout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & 
-- (((!\decoderInstru1|OUTPUT~1_combout\) # (\decoderInstru1|OUTPUT~2_combout\)) # (\ROM1|memROM~3_combout\))) ) ) ) # ( \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~4_combout\ & ( 
-- (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & (((!\decoderInstru1|OUTPUT~1_combout\) # (\decoderInstru1|OUTPUT~2_combout\)) # (\ROM1|memROM~3_combout\))) ) ) ) # ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~4_combout\ 
-- & ( ((!\ROM1|memROM~3_combout\ & (\decoderInstru1|OUTPUT~1_combout\ & !\decoderInstru1|OUTPUT~2_combout\))) # (\decoderOPCODE|OUTPUT_OP[1]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000011111111000000001101111100000000110111110000000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~3_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT~1_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT~2_combout\,
	datad => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	datae => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~4_combout\,
	combout => \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\);

\ROM1|memROM~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~12_combout\ = (!\PC_REG|DOUT\(5) & (!\PC_REG|DOUT\(6) & ((\PC_REG|DOUT\(4)) # (\PC_REG|DOUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000000000000011100000000000001110000000000000111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(3),
	datab => \PC_REG|ALT_INV_DOUT\(4),
	datac => \PC_REG|ALT_INV_DOUT\(5),
	datad => \PC_REG|ALT_INV_DOUT\(6),
	combout => \ROM1|memROM~12_combout\);

\ROM1|memROM~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~14_combout\ = (!\PC_REG|DOUT\(5) & (!\PC_REG|DOUT\(6) & (!\PC_REG|DOUT\(3) $ (!\PC_REG|DOUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000000000000011000000000000001100000000000000110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(3),
	datab => \PC_REG|ALT_INV_DOUT\(4),
	datac => \PC_REG|ALT_INV_DOUT\(5),
	datad => \PC_REG|ALT_INV_DOUT\(6),
	combout => \ROM1|memROM~14_combout\);

\MUX_FUNCT_OPCODE|saida_MUX[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_FUNCT_OPCODE|saida_MUX[2]~0_combout\ = ( \PC_REG|DOUT\(4) & ( !\PC_REG|DOUT\(5) & ( (!\PC_REG|DOUT\(7) & (!\PC_REG|DOUT\(6) & (\PC_REG|DOUT\(2) & !\PC_REG|DOUT\(3)))) ) ) ) # ( !\PC_REG|DOUT\(4) & ( !\PC_REG|DOUT\(5) & ( (!\PC_REG|DOUT\(7) & 
-- (!\PC_REG|DOUT\(6) & (!\PC_REG|DOUT\(2) & \PC_REG|DOUT\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \PC_REG|ALT_INV_DOUT\(6),
	datac => \PC_REG|ALT_INV_DOUT\(2),
	datad => \PC_REG|ALT_INV_DOUT\(3),
	datae => \PC_REG|ALT_INV_DOUT\(4),
	dataf => \PC_REG|ALT_INV_DOUT\(5),
	combout => \MUX_FUNCT_OPCODE|saida_MUX[2]~0_combout\);

\MUX_FUNCT_OPCODE|saida_MUX[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ = (!\decoderInstru1|OUTPUT~2_combout\ & (((\decoderInstru1|OUTPUT~1_combout\ & \MUX_FUNCT_OPCODE|saida_MUX[2]~0_combout\)) # (\ROM1|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001110000010100000111000001010000011100000101000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~3_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT~1_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT~2_combout\,
	datad => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~0_combout\,
	combout => \MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\);

\BANCO_REG|registrador~1223\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1223_combout\ = ( \PC_REG|DOUT\(3) & ( \PC_REG|DOUT\(4) & ( (!\PC_REG|DOUT\(5) & (!\PC_REG|DOUT\(6) & (!\PC_REG|DOUT\(7) & \PC_REG|DOUT\(2)))) ) ) ) # ( !\PC_REG|DOUT\(3) & ( !\PC_REG|DOUT\(4) & ( (!\PC_REG|DOUT\(5) & 
-- (!\PC_REG|DOUT\(6) & (!\PC_REG|DOUT\(7) & !\PC_REG|DOUT\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(5),
	datab => \PC_REG|ALT_INV_DOUT\(6),
	datac => \PC_REG|ALT_INV_DOUT\(7),
	datad => \PC_REG|ALT_INV_DOUT\(2),
	datae => \PC_REG|ALT_INV_DOUT\(3),
	dataf => \PC_REG|ALT_INV_DOUT\(4),
	combout => \BANCO_REG|registrador~1223_combout\);

\BANCO_REG|registrador~1193\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1193_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~320_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~320_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1193_combout\);

\BANCO_REG|saidaB[26]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[26]~25_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1193_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1193_combout\,
	combout => \BANCO_REG|saidaB[26]~25_combout\);

\ULA1|ULA27|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[26]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaB[26]~25_combout\,
	combout => \ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\);

\ULA1|ULA27|Somador|saida~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA27|Somador|saida~0_combout\ = !\BANCO_REG|saidaA[26]~26_combout\ $ (!\ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[26]~26_combout\,
	datab => \ULA1|ULA27|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA27|Somador|saida~0_combout\);

\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & (((!\decoderInstru1|OUTPUT~1_combout\) # (\decoderInstru1|OUTPUT~2_combout\)) # (\ROM1|memROM~3_combout\))) ) ) # ( 
-- !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\ & ( ((!\ROM1|memROM~3_combout\ & (\decoderInstru1|OUTPUT~1_combout\ & !\decoderInstru1|OUTPUT~2_combout\))) # (\decoderOPCODE|OUTPUT_OP[1]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000011111111000000001101111100100000111111110000000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~3_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT~1_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT~2_combout\,
	datad => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	datae => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\);

\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ = (!\ROM1|memROM~3_combout\ & (\decoderInstru1|OUTPUT~1_combout\ & (!\decoderInstru1|OUTPUT~2_combout\ & \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~3_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT~1_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT~2_combout\,
	datad => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~4_combout\,
	combout => \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\);

\ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0_combout\ = (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((!\BANCO_REG|saidaA[26]~26_combout\ & (\ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\ & \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\)) # 
-- (\BANCO_REG|saidaA[26]~26_combout\ & ((\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\) # (\ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001110000000100000111000000010000011100000001000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[26]~26_combout\,
	datab => \ULA1|ULA27|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0_combout\);

\decoderInstru1|OUTPUT[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \decoderInstru1|OUTPUT[3]~5_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & ((!\ROM1|memROM~2_combout\) # (!\ROM1|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011001000110010001100100011001000110010001100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datac => \ROM1|ALT_INV_memROM~3_combout\,
	combout => \decoderInstru1|OUTPUT[3]~5_combout\);

\decoderInstru1|Equal9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \decoderInstru1|Equal9~0_combout\ = ( \ROM1|memROM~0_combout\ & ( (!\PC_REG|DOUT\(7) & (!\PC_REG|DOUT\(6) & (\PC_REG|DOUT\(2) & \ROM1|memROM~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \PC_REG|ALT_INV_DOUT\(6),
	datac => \PC_REG|ALT_INV_DOUT\(2),
	datad => \ROM1|ALT_INV_memROM~1_combout\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	combout => \decoderInstru1|Equal9~0_combout\);

\ROM1|memROM~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~4_combout\ = ( !\PC_REG|DOUT\(6) & ( !\PC_REG|DOUT\(2) & ( (!\PC_REG|DOUT\(4) & (!\PC_REG|DOUT\(3) & (!\PC_REG|DOUT\(5) & !\PC_REG|DOUT\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(4),
	datab => \PC_REG|ALT_INV_DOUT\(3),
	datac => \PC_REG|ALT_INV_DOUT\(5),
	datad => \PC_REG|ALT_INV_DOUT\(7),
	datae => \PC_REG|ALT_INV_DOUT\(6),
	dataf => \PC_REG|ALT_INV_DOUT\(2),
	combout => \ROM1|memROM~4_combout\);

\BANCO_REG|registrador~1068\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1068_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ ) ) # ( \ROM1|memROM~13_combout\ & ( 
-- !\BANCO_REG|registrador~1223_combout\ & ( \BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~295_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000001111111111111111111111111111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~295_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1068_combout\);

\ULA1|ULA2|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\ = ( \BANCO_REG|registrador~1068_combout\ & ( (!\decoderInstru1|OUTPUT[4]~0_combout\ & ((!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|Equal0~0_combout\)))) # 
-- (\decoderInstru1|OUTPUT[4]~0_combout\ & (\ROM1|memROM~7_combout\)) ) ) # ( !\BANCO_REG|registrador~1068_combout\ & ( (!\decoderInstru1|OUTPUT[4]~0_combout\ & ((\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\))) # (\decoderInstru1|OUTPUT[4]~0_combout\ & 
-- (\ROM1|memROM~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111011101000100011101000111010001110111010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~7_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datac => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \BANCO_REG|ALT_INV_registrador~1068_combout\,
	combout => \ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\);

\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((\ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[1]~1_combout\))) ) ) # ( 
-- !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & (((\BANCO_REG|saidaA[1]~1_combout\ & \ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & 
-- (!\ULA1|ULA1|Somador|cOut~combout\ $ (!\BANCO_REG|saidaA[1]~1_combout\ $ (\ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101101001001111110000000000000011011010010011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA1|Somador|ALT_INV_cOut~combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[1]~1_combout\,
	datac => \ULA1|ULA2|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datae => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~0_combout\);

\BANCO_REG|saidaB[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[1]~1_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1068_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1068_combout\,
	combout => \BANCO_REG|saidaB[1]~1_combout\);

\RAM1|memRAM~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~40_q\);

\BANCO_REG|registrador~1073\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1073_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( 
-- !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~296_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~296_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1073_combout\);

\BANCO_REG|saidaB[2]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[2]~31_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1073_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1073_combout\,
	combout => \BANCO_REG|saidaB[2]~31_combout\);

\RAM1|memRAM~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~41_q\);

\BANCO_REG|registrador~1078\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1078_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ ) ) # ( \ROM1|memROM~13_combout\ & ( 
-- !\BANCO_REG|registrador~1223_combout\ & ( \BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~297_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~297_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1078_combout\);

\BANCO_REG|saidaB[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[3]~2_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1078_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1078_combout\,
	combout => \BANCO_REG|saidaB[3]~2_combout\);

\RAM1|memRAM~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~42_q\);

\BANCO_REG|registrador~1083\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1083_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~298_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~298_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1083_combout\);

\BANCO_REG|saidaB[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[4]~3_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1083_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1083_combout\,
	combout => \BANCO_REG|saidaB[4]~3_combout\);

\RAM1|memRAM~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~43_q\);

\RAM1|memRAM~555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~555_q\);

\BANCO_REG|registrador~1093\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1093_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~300_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~300_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1093_combout\);

\BANCO_REG|saidaB[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[6]~5_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1093_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1093_combout\,
	combout => \BANCO_REG|saidaB[6]~5_combout\);

\RAM1|memRAM~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~45_q\);

\RAM1|memRAM~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~173_q\);

\ULA1|ULA7|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[6]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaB[6]~5_combout\,
	combout => \ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\);

\BANCO_REG|registrador~1098\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1098_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~301_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~301_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1098_combout\);

\BANCO_REG|saidaB[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[7]~6_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1098_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1098_combout\,
	combout => \BANCO_REG|saidaB[7]~6_combout\);

\RAM1|memRAM~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~46_q\);

\RAM1|memRAM~558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~558_q\);

\RAM1|memRAM~1070\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1070_q\);

\RAM1|memRAM~2855\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2855_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2855_combout\);

\RAM1|memRAM~2856\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2856_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2855_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2855_combout\,
	combout => \RAM1|memRAM~2856_combout\);

\RAM1|memRAM~1582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1582_q\);

\RAM1|memRAM~2234\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2234_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1582_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1070_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~558_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~46_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~46_q\,
	datab => \RAM1|ALT_INV_memRAM~558_q\,
	datac => \RAM1|ALT_INV_memRAM~1070_q\,
	datad => \RAM1|ALT_INV_memRAM~1582_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2234_combout\);

\RAM1|memRAM~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~174_q\);

\RAM1|memRAM~2799\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2799_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2799_combout\);

\RAM1|memRAM~2800\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2800_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2799_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2799_combout\,
	combout => \RAM1|memRAM~2800_combout\);

\RAM1|memRAM~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~686_q\);

\RAM1|memRAM~2825\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2825_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2825_combout\);

\RAM1|memRAM~2826\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2826_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2825_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2825_combout\,
	combout => \RAM1|memRAM~2826_combout\);

\RAM1|memRAM~1198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1198_q\);

\RAM1|memRAM~2863\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2863_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2863_combout\);

\RAM1|memRAM~2864\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2864_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2863_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2863_combout\,
	combout => \RAM1|memRAM~2864_combout\);

\RAM1|memRAM~1710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1710_q\);

\RAM1|memRAM~2235\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2235_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1710_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1198_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~686_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~174_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~174_q\,
	datab => \RAM1|ALT_INV_memRAM~686_q\,
	datac => \RAM1|ALT_INV_memRAM~1198_q\,
	datad => \RAM1|ALT_INV_memRAM~1710_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2235_combout\);

\RAM1|memRAM~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~302_q\);

\RAM1|memRAM~2807\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2807_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2807_combout\);

\RAM1|memRAM~2808\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2808_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2807_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2807_combout\,
	combout => \RAM1|memRAM~2808_combout\);

\RAM1|memRAM~814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~814_q\);

\RAM1|memRAM~2827\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2827_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2827_combout\);

\RAM1|memRAM~2828\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2828_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2827_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2827_combout\,
	combout => \RAM1|memRAM~2828_combout\);

\RAM1|memRAM~1326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1326_q\);

\RAM1|memRAM~2871\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2871_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2871_combout\);

\RAM1|memRAM~2872\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2872_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2871_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2871_combout\,
	combout => \RAM1|memRAM~2872_combout\);

\RAM1|memRAM~1838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1838_q\);

\RAM1|memRAM~2236\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2236_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1838_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1326_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~814_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~302_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~302_q\,
	datab => \RAM1|ALT_INV_memRAM~814_q\,
	datac => \RAM1|ALT_INV_memRAM~1326_q\,
	datad => \RAM1|ALT_INV_memRAM~1838_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2236_combout\);

\RAM1|memRAM~2783\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2783_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2783_combout\);

\RAM1|memRAM~2784\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2784_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2783_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2783_combout\,
	combout => \RAM1|memRAM~2784_combout\);

\RAM1|memRAM~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~430_q\);

\RAM1|memRAM~2815\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2815_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2815_combout\);

\RAM1|memRAM~2816\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2816_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2815_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2815_combout\,
	combout => \RAM1|memRAM~2816_combout\);

\RAM1|memRAM~942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~942_q\);

\RAM1|memRAM~2829\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2829_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2829_combout\);

\RAM1|memRAM~2830\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2830_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2829_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2829_combout\,
	combout => \RAM1|memRAM~2830_combout\);

\RAM1|memRAM~1454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1454_q\);

\RAM1|memRAM~2879\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2879_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2879_combout\);

\RAM1|memRAM~2880\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2880_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2879_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2879_combout\,
	combout => \RAM1|memRAM~2880_combout\);

\RAM1|memRAM~1966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1966_q\);

\RAM1|memRAM~2237\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2237_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1966_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1454_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~942_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~430_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~430_q\,
	datab => \RAM1|ALT_INV_memRAM~942_q\,
	datac => \RAM1|ALT_INV_memRAM~1454_q\,
	datad => \RAM1|ALT_INV_memRAM~1966_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2237_combout\);

\RAM1|memRAM~2238\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2238_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2237_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2236_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2235_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2234_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2234_combout\,
	datab => \RAM1|ALT_INV_memRAM~2235_combout\,
	datac => \RAM1|ALT_INV_memRAM~2236_combout\,
	datad => \RAM1|ALT_INV_memRAM~2237_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2238_combout\);

\RAM1|memRAM~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~78_q\);

\RAM1|memRAM~2793\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2793_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2793_combout\);

\RAM1|memRAM~2794\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2794_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2793_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2793_combout\,
	combout => \RAM1|memRAM~2794_combout\);

\RAM1|memRAM~590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~590_q\);

\RAM1|memRAM~2831\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2831_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2831_combout\);

\RAM1|memRAM~2832\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2832_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2831_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2831_combout\,
	combout => \RAM1|memRAM~2832_combout\);

\RAM1|memRAM~1102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1102_q\);

\RAM1|memRAM~2857\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2857_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2857_combout\);

\RAM1|memRAM~2858\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2858_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2857_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2857_combout\,
	combout => \RAM1|memRAM~2858_combout\);

\RAM1|memRAM~1614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1614_q\);

\RAM1|memRAM~2239\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2239_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1614_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1102_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~590_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~78_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~78_q\,
	datab => \RAM1|ALT_INV_memRAM~590_q\,
	datac => \RAM1|ALT_INV_memRAM~1102_q\,
	datad => \RAM1|ALT_INV_memRAM~1614_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2239_combout\);

\RAM1|memRAM~2769\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2769_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2769_combout\);

\RAM1|memRAM~2770\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2770_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2769_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2769_combout\,
	combout => \RAM1|memRAM~2770_combout\);

\RAM1|memRAM~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~206_q\);

\RAM1|memRAM~2801\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2801_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2801_combout\);

\RAM1|memRAM~2802\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2802_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2801_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2801_combout\,
	combout => \RAM1|memRAM~2802_combout\);

\RAM1|memRAM~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~718_q\);

\RAM1|memRAM~2833\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2833_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2833_combout\);

\RAM1|memRAM~2834\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2834_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2833_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2833_combout\,
	combout => \RAM1|memRAM~2834_combout\);

\RAM1|memRAM~1230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1230_q\);

\RAM1|memRAM~2865\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2865_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2865_combout\);

\RAM1|memRAM~2866\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2866_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2865_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2865_combout\,
	combout => \RAM1|memRAM~2866_combout\);

\RAM1|memRAM~1742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1742_q\);

\RAM1|memRAM~2240\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2240_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1742_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1230_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~718_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~206_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~206_q\,
	datab => \RAM1|ALT_INV_memRAM~718_q\,
	datac => \RAM1|ALT_INV_memRAM~1230_q\,
	datad => \RAM1|ALT_INV_memRAM~1742_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2240_combout\);

\RAM1|memRAM~2777\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2777_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2777_combout\);

\RAM1|memRAM~2778\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2778_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2777_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2777_combout\,
	combout => \RAM1|memRAM~2778_combout\);

\RAM1|memRAM~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~334_q\);

\RAM1|memRAM~2809\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2809_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2809_combout\);

\RAM1|memRAM~2810\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2810_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2809_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2809_combout\,
	combout => \RAM1|memRAM~2810_combout\);

\RAM1|memRAM~846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~846_q\);

\RAM1|memRAM~2835\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2835_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2835_combout\);

\RAM1|memRAM~2836\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2836_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2835_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2835_combout\,
	combout => \RAM1|memRAM~2836_combout\);

\RAM1|memRAM~1358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1358_q\);

\RAM1|memRAM~2873\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2873_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2873_combout\);

\RAM1|memRAM~2874\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2874_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2873_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2873_combout\,
	combout => \RAM1|memRAM~2874_combout\);

\RAM1|memRAM~1870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1870_q\);

\RAM1|memRAM~2241\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2241_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1870_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1358_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~846_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~334_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~334_q\,
	datab => \RAM1|ALT_INV_memRAM~846_q\,
	datac => \RAM1|ALT_INV_memRAM~1358_q\,
	datad => \RAM1|ALT_INV_memRAM~1870_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2241_combout\);

\RAM1|memRAM~2785\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2785_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2785_combout\);

\RAM1|memRAM~2786\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2786_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2785_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2785_combout\,
	combout => \RAM1|memRAM~2786_combout\);

\RAM1|memRAM~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~462_q\);

\RAM1|memRAM~2817\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2817_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2817_combout\);

\RAM1|memRAM~2818\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2818_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2817_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2817_combout\,
	combout => \RAM1|memRAM~2818_combout\);

\RAM1|memRAM~974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~974_q\);

\RAM1|memRAM~2837\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2837_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2837_combout\);

\RAM1|memRAM~2838\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2838_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2837_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2837_combout\,
	combout => \RAM1|memRAM~2838_combout\);

\RAM1|memRAM~1486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1486_q\);

\RAM1|memRAM~2881\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2881_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2881_combout\);

\RAM1|memRAM~2882\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2882_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2881_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2881_combout\,
	combout => \RAM1|memRAM~2882_combout\);

\RAM1|memRAM~1998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1998_q\);

\RAM1|memRAM~2242\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2242_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1998_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1486_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~974_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~462_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~462_q\,
	datab => \RAM1|ALT_INV_memRAM~974_q\,
	datac => \RAM1|ALT_INV_memRAM~1486_q\,
	datad => \RAM1|ALT_INV_memRAM~1998_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2242_combout\);

\RAM1|memRAM~2243\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2243_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2242_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2241_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2240_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2239_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2239_combout\,
	datab => \RAM1|ALT_INV_memRAM~2240_combout\,
	datac => \RAM1|ALT_INV_memRAM~2241_combout\,
	datad => \RAM1|ALT_INV_memRAM~2242_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2243_combout\);

\RAM1|memRAM~2763\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2763_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2763_combout\);

\RAM1|memRAM~2764\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2764_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2763_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2763_combout\,
	combout => \RAM1|memRAM~2764_combout\);

\RAM1|memRAM~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~110_q\);

\RAM1|memRAM~2795\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2795_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2795_combout\);

\RAM1|memRAM~2796\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2796_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2795_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2795_combout\,
	combout => \RAM1|memRAM~2796_combout\);

\RAM1|memRAM~622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~622_q\);

\RAM1|memRAM~2839\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2839_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2839_combout\);

\RAM1|memRAM~2840\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2840_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2839_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2839_combout\,
	combout => \RAM1|memRAM~2840_combout\);

\RAM1|memRAM~1134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1134_q\);

\RAM1|memRAM~2859\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2859_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2859_combout\);

\RAM1|memRAM~2860\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2860_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2859_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2859_combout\,
	combout => \RAM1|memRAM~2860_combout\);

\RAM1|memRAM~1646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1646_q\);

\RAM1|memRAM~2244\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2244_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1646_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1134_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~622_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~110_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~110_q\,
	datab => \RAM1|ALT_INV_memRAM~622_q\,
	datac => \RAM1|ALT_INV_memRAM~1134_q\,
	datad => \RAM1|ALT_INV_memRAM~1646_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2244_combout\);

\RAM1|memRAM~2771\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2771_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2771_combout\);

\RAM1|memRAM~2772\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2772_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2771_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2771_combout\,
	combout => \RAM1|memRAM~2772_combout\);

\RAM1|memRAM~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~238_q\);

\RAM1|memRAM~2803\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2803_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2803_combout\);

\RAM1|memRAM~2804\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2804_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2803_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2803_combout\,
	combout => \RAM1|memRAM~2804_combout\);

\RAM1|memRAM~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~750_q\);

\RAM1|memRAM~2841\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2841_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2841_combout\);

\RAM1|memRAM~2842\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2842_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2841_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2841_combout\,
	combout => \RAM1|memRAM~2842_combout\);

\RAM1|memRAM~1262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1262_q\);

\RAM1|memRAM~2867\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2867_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2867_combout\);

\RAM1|memRAM~2868\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2868_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2867_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2867_combout\,
	combout => \RAM1|memRAM~2868_combout\);

\RAM1|memRAM~1774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1774_q\);

\RAM1|memRAM~2245\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2245_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1774_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1262_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~750_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~238_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~238_q\,
	datab => \RAM1|ALT_INV_memRAM~750_q\,
	datac => \RAM1|ALT_INV_memRAM~1262_q\,
	datad => \RAM1|ALT_INV_memRAM~1774_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2245_combout\);

\RAM1|memRAM~2779\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2779_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2779_combout\);

\RAM1|memRAM~2780\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2780_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2779_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2779_combout\,
	combout => \RAM1|memRAM~2780_combout\);

\RAM1|memRAM~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~366_q\);

\RAM1|memRAM~2811\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2811_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2811_combout\);

\RAM1|memRAM~2812\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2812_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2811_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2811_combout\,
	combout => \RAM1|memRAM~2812_combout\);

\RAM1|memRAM~878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~878_q\);

\RAM1|memRAM~2843\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2843_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2843_combout\);

\RAM1|memRAM~2844\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2844_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2843_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2843_combout\,
	combout => \RAM1|memRAM~2844_combout\);

\RAM1|memRAM~1390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1390_q\);

\RAM1|memRAM~2875\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2875_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2875_combout\);

\RAM1|memRAM~2876\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2876_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2875_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2875_combout\,
	combout => \RAM1|memRAM~2876_combout\);

\RAM1|memRAM~1902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1902_q\);

\RAM1|memRAM~2246\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2246_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1902_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1390_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~878_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~366_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~366_q\,
	datab => \RAM1|ALT_INV_memRAM~878_q\,
	datac => \RAM1|ALT_INV_memRAM~1390_q\,
	datad => \RAM1|ALT_INV_memRAM~1902_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2246_combout\);

\RAM1|memRAM~2787\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2787_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2787_combout\);

\RAM1|memRAM~2788\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2788_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2787_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2787_combout\,
	combout => \RAM1|memRAM~2788_combout\);

\RAM1|memRAM~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~494_q\);

\RAM1|memRAM~2819\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2819_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2819_combout\);

\RAM1|memRAM~2820\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2820_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2819_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2819_combout\,
	combout => \RAM1|memRAM~2820_combout\);

\RAM1|memRAM~1006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1006_q\);

\RAM1|memRAM~2845\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2845_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2845_combout\);

\RAM1|memRAM~2846\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2846_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2845_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2845_combout\,
	combout => \RAM1|memRAM~2846_combout\);

\RAM1|memRAM~1518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1518_q\);

\RAM1|memRAM~2883\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2883_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2883_combout\);

\RAM1|memRAM~2884\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2884_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2883_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2883_combout\,
	combout => \RAM1|memRAM~2884_combout\);

\RAM1|memRAM~2030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2030_q\);

\RAM1|memRAM~2247\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2247_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2030_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1518_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1006_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~494_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~494_q\,
	datab => \RAM1|ALT_INV_memRAM~1006_q\,
	datac => \RAM1|ALT_INV_memRAM~1518_q\,
	datad => \RAM1|ALT_INV_memRAM~2030_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2247_combout\);

\RAM1|memRAM~2248\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2248_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2247_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2246_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2245_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2244_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2244_combout\,
	datab => \RAM1|ALT_INV_memRAM~2245_combout\,
	datac => \RAM1|ALT_INV_memRAM~2246_combout\,
	datad => \RAM1|ALT_INV_memRAM~2247_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2248_combout\);

\RAM1|memRAM~2765\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2765_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2765_combout\);

\RAM1|memRAM~2766\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2766_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2765_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2765_combout\,
	combout => \RAM1|memRAM~2766_combout\);

\RAM1|memRAM~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~142_q\);

\RAM1|memRAM~2773\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2773_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2773_combout\);

\RAM1|memRAM~2774\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2774_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2773_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2773_combout\,
	combout => \RAM1|memRAM~2774_combout\);

\RAM1|memRAM~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~270_q\);

\RAM1|memRAM~2781\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2781_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2781_combout\);

\RAM1|memRAM~2782\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2782_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2781_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2781_combout\,
	combout => \RAM1|memRAM~2782_combout\);

\RAM1|memRAM~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~398_q\);

\RAM1|memRAM~2789\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2789_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2789_combout\);

\RAM1|memRAM~2790\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2790_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2789_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2789_combout\,
	combout => \RAM1|memRAM~2790_combout\);

\RAM1|memRAM~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~526_q\);

\RAM1|memRAM~2249\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2249_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~526_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~398_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~270_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~142_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~142_q\,
	datab => \RAM1|ALT_INV_memRAM~270_q\,
	datac => \RAM1|ALT_INV_memRAM~398_q\,
	datad => \RAM1|ALT_INV_memRAM~526_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2249_combout\);

\RAM1|memRAM~2797\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2797_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2797_combout\);

\RAM1|memRAM~2798\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2798_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2797_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2797_combout\,
	combout => \RAM1|memRAM~2798_combout\);

\RAM1|memRAM~654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~654_q\);

\RAM1|memRAM~2805\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2805_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2805_combout\);

\RAM1|memRAM~2806\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2806_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2805_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2805_combout\,
	combout => \RAM1|memRAM~2806_combout\);

\RAM1|memRAM~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~782_q\);

\RAM1|memRAM~2813\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2813_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2813_combout\);

\RAM1|memRAM~2814\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2814_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2813_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2813_combout\,
	combout => \RAM1|memRAM~2814_combout\);

\RAM1|memRAM~910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~910_q\);

\RAM1|memRAM~2821\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2821_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2821_combout\);

\RAM1|memRAM~2822\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2822_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2821_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2821_combout\,
	combout => \RAM1|memRAM~2822_combout\);

\RAM1|memRAM~1038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1038_q\);

\RAM1|memRAM~2250\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2250_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1038_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~910_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~782_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~654_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~654_q\,
	datab => \RAM1|ALT_INV_memRAM~782_q\,
	datac => \RAM1|ALT_INV_memRAM~910_q\,
	datad => \RAM1|ALT_INV_memRAM~1038_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2250_combout\);

\RAM1|memRAM~2847\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2847_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2847_combout\);

\RAM1|memRAM~2848\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2848_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2847_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2847_combout\,
	combout => \RAM1|memRAM~2848_combout\);

\RAM1|memRAM~1166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1166_q\);

\RAM1|memRAM~2849\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2849_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2849_combout\);

\RAM1|memRAM~2850\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2850_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2849_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2849_combout\,
	combout => \RAM1|memRAM~2850_combout\);

\RAM1|memRAM~1294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1294_q\);

\RAM1|memRAM~2851\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2851_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2851_combout\);

\RAM1|memRAM~2852\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2852_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2851_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2851_combout\,
	combout => \RAM1|memRAM~2852_combout\);

\RAM1|memRAM~1422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1422_q\);

\RAM1|memRAM~2853\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2853_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2853_combout\);

\RAM1|memRAM~2854\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2854_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2853_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2853_combout\,
	combout => \RAM1|memRAM~2854_combout\);

\RAM1|memRAM~1550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1550_q\);

\RAM1|memRAM~2251\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2251_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1550_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1422_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1294_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1166_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1166_q\,
	datab => \RAM1|ALT_INV_memRAM~1294_q\,
	datac => \RAM1|ALT_INV_memRAM~1422_q\,
	datad => \RAM1|ALT_INV_memRAM~1550_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2251_combout\);

\RAM1|memRAM~2861\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2861_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2861_combout\);

\RAM1|memRAM~2862\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2862_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2861_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2861_combout\,
	combout => \RAM1|memRAM~2862_combout\);

\RAM1|memRAM~1678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1678_q\);

\RAM1|memRAM~2869\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2869_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2869_combout\);

\RAM1|memRAM~2870\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2870_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2869_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2869_combout\,
	combout => \RAM1|memRAM~2870_combout\);

\RAM1|memRAM~1806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1806_q\);

\RAM1|memRAM~2877\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2877_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2877_combout\);

\RAM1|memRAM~2878\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2878_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2877_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2877_combout\,
	combout => \RAM1|memRAM~2878_combout\);

\RAM1|memRAM~1934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1934_q\);

\RAM1|memRAM~2885\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2885_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2885_combout\);

\RAM1|memRAM~2886\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2886_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2885_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2885_combout\,
	combout => \RAM1|memRAM~2886_combout\);

\RAM1|memRAM~2062\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[7]~6_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2062_q\);

\RAM1|memRAM~2252\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2252_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2062_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1934_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1806_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1678_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1678_q\,
	datab => \RAM1|ALT_INV_memRAM~1806_q\,
	datac => \RAM1|ALT_INV_memRAM~1934_q\,
	datad => \RAM1|ALT_INV_memRAM~2062_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2252_combout\);

\RAM1|memRAM~2253\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2253_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2252_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2251_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2250_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2249_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2249_combout\,
	datab => \RAM1|ALT_INV_memRAM~2250_combout\,
	datac => \RAM1|ALT_INV_memRAM~2251_combout\,
	datad => \RAM1|ALT_INV_memRAM~2252_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2253_combout\);

\RAM1|memRAM~2254\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2254_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2253_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2248_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2243_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2238_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2238_combout\,
	datab => \RAM1|ALT_INV_memRAM~2243_combout\,
	datac => \RAM1|ALT_INV_memRAM~2248_combout\,
	datad => \RAM1|ALT_INV_memRAM~2253_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2254_combout\);

\MUX_ULA_MEM|saida_MUX[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[7]~7_combout\ = (!\decoderInstru1|OUTPUT[3]~5_combout\ & ((!\decoderInstru1|Equal9~0_combout\) # ((\RAM1|memRAM~2254_combout\)))) # (\decoderInstru1|OUTPUT[3]~5_combout\ & (((\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001111110011101000111111001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	datad => \RAM1|ALT_INV_memRAM~2254_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[7]~7_combout\);

\ROM1|memROM~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~16_combout\ = ( \PC_REG|DOUT\(7) & ( \PC_REG|DOUT\(6) ) ) # ( !\PC_REG|DOUT\(7) & ( \PC_REG|DOUT\(6) ) ) # ( \PC_REG|DOUT\(7) & ( !\PC_REG|DOUT\(6) ) ) # ( !\PC_REG|DOUT\(7) & ( !\PC_REG|DOUT\(6) & ( ((!\PC_REG|DOUT\(2) & ((\PC_REG|DOUT\(4)) 
-- # (\PC_REG|DOUT\(3)))) # (\PC_REG|DOUT\(2) & ((!\PC_REG|DOUT\(3)) # (!\PC_REG|DOUT\(4))))) # (\PC_REG|DOUT\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111011111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(2),
	datab => \PC_REG|ALT_INV_DOUT\(3),
	datac => \PC_REG|ALT_INV_DOUT\(4),
	datad => \PC_REG|ALT_INV_DOUT\(5),
	datae => \PC_REG|ALT_INV_DOUT\(7),
	dataf => \PC_REG|ALT_INV_DOUT\(6),
	combout => \ROM1|memROM~16_combout\);

\decoderInstru1|OUTPUT~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \decoderInstru1|OUTPUT~3_combout\ = (!\ROM1|memROM~3_combout\ & (\decoderInstru1|OUTPUT~1_combout\ & !\decoderInstru1|OUTPUT~2_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~3_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT~1_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT~2_combout\,
	combout => \decoderInstru1|OUTPUT~3_combout\);

\BANCO_REG|registrador~1222\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1222_combout\ = ( \decoderInstru1|OUTPUT~3_combout\ & ( \ROM1|memROM~13_combout\ ) ) # ( !\decoderInstru1|OUTPUT~3_combout\ & ( (\BANCO_REG|Equal0~0_combout\ & (!\ROM1|memROM~13_combout\ & (\decoderInstru1|Equal9~0_combout\ & 
-- \ROM1|memROM~16_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100001100110011001100000000000001000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \ROM1|ALT_INV_memROM~13_combout\,
	datac => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datad => \ROM1|ALT_INV_memROM~16_combout\,
	datae => \decoderInstru1|ALT_INV_OUTPUT~3_combout\,
	combout => \BANCO_REG|registrador~1222_combout\);

\BANCO_REG|registrador~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[7]~7_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~301_q\);

\ROM1|memROM~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM1|memROM~15_combout\ = ( !\PC_REG|DOUT\(6) & ( (!\PC_REG|DOUT\(7) & (!\PC_REG|DOUT\(5) & (!\PC_REG|DOUT\(3) $ (!\PC_REG|DOUT\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000000000000000000000000000101000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \PC_REG|ALT_INV_DOUT\(3),
	datac => \PC_REG|ALT_INV_DOUT\(4),
	datad => \PC_REG|ALT_INV_DOUT\(5),
	datae => \PC_REG|ALT_INV_DOUT\(6),
	combout => \ROM1|memROM~15_combout\);

\BANCO_REG|registrador~1097\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1097_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~301_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~301_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1097_combout\);

\BANCO_REG|saidaA[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[7]~7_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1097_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1097_combout\,
	combout => \BANCO_REG|saidaA[7]~7_combout\);

\ULA1|ULA8|Somador|saida~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA8|Somador|saida~0_combout\ = !\BANCO_REG|saidaA[7]~7_combout\ $ (((!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (\BANCO_REG|saidaB[7]~6_combout\)) # (\decoderInstru1|OUTPUT[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010110110000111001011011000011100101101100001110010110110000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[7]~7_combout\,
	datad => \BANCO_REG|ALT_INV_saidaB[7]~6_combout\,
	combout => \ULA1|ULA8|Somador|saida~0_combout\);

\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~0_combout\ = ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( ((!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ 
-- (!\BANCO_REG|saidaB[7]~6_combout\)))) # (\BANCO_REG|saidaA[7]~7_combout\) ) ) ) # ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\decoderInstru1|OUTPUT[4]~0_combout\ & 
-- (\BANCO_REG|saidaA[7]~7_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[7]~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000001000000000000000000000101111100011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[7]~7_combout\,
	datad => \BANCO_REG|ALT_INV_saidaB[7]~6_combout\,
	datae => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~0_combout\);

\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~0_combout\ ) ) # ( !\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~0_combout\ ) ) # ( 
-- \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|Somador|saida~0_combout\ $ (((!\ULA1|ULA6|Somador|cOut~combout\ & (!\BANCO_REG|saidaA[6]~6_combout\ & 
-- !\ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\)) # (\ULA1|ULA6|Somador|cOut~combout\ & ((!\BANCO_REG|saidaA[6]~6_combout\) # (!\ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001010111101010011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA6|Somador|ALT_INV_cOut~combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[6]~6_combout\,
	datac => \ULA1|ULA7|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ULA1|ULA8|Somador|ALT_INV_saida~0_combout\,
	datae => \ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\);

\RAM1|memRAM~2775\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2775_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2775_combout\);

\RAM1|memRAM~2776\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2776_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2775_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2775_combout\,
	combout => \RAM1|memRAM~2776_combout\);

\RAM1|memRAM~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~301_q\);

\RAM1|memRAM~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~429_q\);

\RAM1|memRAM~2213\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2213_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~429_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~301_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~173_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~45_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~45_q\,
	datab => \RAM1|ALT_INV_memRAM~173_q\,
	datac => \RAM1|ALT_INV_memRAM~301_q\,
	datad => \RAM1|ALT_INV_memRAM~429_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2213_combout\);

\RAM1|memRAM~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~77_q\);

\RAM1|memRAM~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~205_q\);

\RAM1|memRAM~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~333_q\);

\RAM1|memRAM~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~461_q\);

\RAM1|memRAM~2214\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2214_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~461_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~333_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~205_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~77_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~77_q\,
	datab => \RAM1|ALT_INV_memRAM~205_q\,
	datac => \RAM1|ALT_INV_memRAM~333_q\,
	datad => \RAM1|ALT_INV_memRAM~461_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2214_combout\);

\RAM1|memRAM~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~109_q\);

\RAM1|memRAM~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~237_q\);

\RAM1|memRAM~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~365_q\);

\RAM1|memRAM~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~493_q\);

\RAM1|memRAM~2215\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2215_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~493_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~365_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~237_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~109_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~109_q\,
	datab => \RAM1|ALT_INV_memRAM~237_q\,
	datac => \RAM1|ALT_INV_memRAM~365_q\,
	datad => \RAM1|ALT_INV_memRAM~493_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2215_combout\);

\RAM1|memRAM~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~141_q\);

\RAM1|memRAM~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~269_q\);

\RAM1|memRAM~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~397_q\);

\RAM1|memRAM~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~525_q\);

\RAM1|memRAM~2216\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2216_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~525_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~397_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~269_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~141_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~141_q\,
	datab => \RAM1|ALT_INV_memRAM~269_q\,
	datac => \RAM1|ALT_INV_memRAM~397_q\,
	datad => \RAM1|ALT_INV_memRAM~525_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2216_combout\);

\RAM1|memRAM~2217\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2217_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2216_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2215_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2214_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2213_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2213_combout\,
	datab => \RAM1|ALT_INV_memRAM~2214_combout\,
	datac => \RAM1|ALT_INV_memRAM~2215_combout\,
	datad => \RAM1|ALT_INV_memRAM~2216_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2217_combout\);

\RAM1|memRAM~557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~557_q\);

\RAM1|memRAM~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~685_q\);

\RAM1|memRAM~813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~813_q\);

\RAM1|memRAM~941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~941_q\);

\RAM1|memRAM~2218\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2218_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~941_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~813_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~685_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~557_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~557_q\,
	datab => \RAM1|ALT_INV_memRAM~685_q\,
	datac => \RAM1|ALT_INV_memRAM~813_q\,
	datad => \RAM1|ALT_INV_memRAM~941_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2218_combout\);

\RAM1|memRAM~589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~589_q\);

\RAM1|memRAM~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~717_q\);

\RAM1|memRAM~845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~845_q\);

\RAM1|memRAM~973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~973_q\);

\RAM1|memRAM~2219\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2219_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~973_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~845_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~717_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~589_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~589_q\,
	datab => \RAM1|ALT_INV_memRAM~717_q\,
	datac => \RAM1|ALT_INV_memRAM~845_q\,
	datad => \RAM1|ALT_INV_memRAM~973_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2219_combout\);

\RAM1|memRAM~621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~621_q\);

\RAM1|memRAM~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~749_q\);

\RAM1|memRAM~877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~877_q\);

\RAM1|memRAM~1005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1005_q\);

\RAM1|memRAM~2220\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2220_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1005_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~877_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~749_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~621_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~621_q\,
	datab => \RAM1|ALT_INV_memRAM~749_q\,
	datac => \RAM1|ALT_INV_memRAM~877_q\,
	datad => \RAM1|ALT_INV_memRAM~1005_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2220_combout\);

\RAM1|memRAM~653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~653_q\);

\RAM1|memRAM~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~781_q\);

\RAM1|memRAM~909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~909_q\);

\RAM1|memRAM~1037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1037_q\);

\RAM1|memRAM~2221\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2221_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1037_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~909_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~781_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~653_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~653_q\,
	datab => \RAM1|ALT_INV_memRAM~781_q\,
	datac => \RAM1|ALT_INV_memRAM~909_q\,
	datad => \RAM1|ALT_INV_memRAM~1037_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2221_combout\);

\RAM1|memRAM~2222\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2222_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2221_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2220_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2219_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2218_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2218_combout\,
	datab => \RAM1|ALT_INV_memRAM~2219_combout\,
	datac => \RAM1|ALT_INV_memRAM~2220_combout\,
	datad => \RAM1|ALT_INV_memRAM~2221_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2222_combout\);

\RAM1|memRAM~1069\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1069_q\);

\RAM1|memRAM~1101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1101_q\);

\RAM1|memRAM~1133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1133_q\);

\RAM1|memRAM~1165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1165_q\);

\RAM1|memRAM~2223\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2223_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1165_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1133_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1101_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1069_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1069_q\,
	datab => \RAM1|ALT_INV_memRAM~1101_q\,
	datac => \RAM1|ALT_INV_memRAM~1133_q\,
	datad => \RAM1|ALT_INV_memRAM~1165_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2223_combout\);

\RAM1|memRAM~1197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1197_q\);

\RAM1|memRAM~1229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1229_q\);

\RAM1|memRAM~1261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1261_q\);

\RAM1|memRAM~1293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1293_q\);

\RAM1|memRAM~2224\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2224_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1293_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1261_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1229_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1197_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1197_q\,
	datab => \RAM1|ALT_INV_memRAM~1229_q\,
	datac => \RAM1|ALT_INV_memRAM~1261_q\,
	datad => \RAM1|ALT_INV_memRAM~1293_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2224_combout\);

\RAM1|memRAM~1325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1325_q\);

\RAM1|memRAM~1357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1357_q\);

\RAM1|memRAM~1389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1389_q\);

\RAM1|memRAM~1421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1421_q\);

\RAM1|memRAM~2225\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2225_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1421_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1389_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1357_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1325_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1325_q\,
	datab => \RAM1|ALT_INV_memRAM~1357_q\,
	datac => \RAM1|ALT_INV_memRAM~1389_q\,
	datad => \RAM1|ALT_INV_memRAM~1421_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2225_combout\);

\RAM1|memRAM~1453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1453_q\);

\RAM1|memRAM~1485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1485_q\);

\RAM1|memRAM~1517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1517_q\);

\RAM1|memRAM~1549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1549_q\);

\RAM1|memRAM~2226\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2226_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1549_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1517_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1485_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1453_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1453_q\,
	datab => \RAM1|ALT_INV_memRAM~1485_q\,
	datac => \RAM1|ALT_INV_memRAM~1517_q\,
	datad => \RAM1|ALT_INV_memRAM~1549_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2226_combout\);

\RAM1|memRAM~2227\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2227_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2226_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2225_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2224_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2223_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2223_combout\,
	datab => \RAM1|ALT_INV_memRAM~2224_combout\,
	datac => \RAM1|ALT_INV_memRAM~2225_combout\,
	datad => \RAM1|ALT_INV_memRAM~2226_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2227_combout\);

\RAM1|memRAM~1581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1581_q\);

\RAM1|memRAM~1709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1709_q\);

\RAM1|memRAM~1837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1837_q\);

\RAM1|memRAM~1965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1965_q\);

\RAM1|memRAM~2228\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2228_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1965_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1837_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1709_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1581_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1581_q\,
	datab => \RAM1|ALT_INV_memRAM~1709_q\,
	datac => \RAM1|ALT_INV_memRAM~1837_q\,
	datad => \RAM1|ALT_INV_memRAM~1965_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2228_combout\);

\RAM1|memRAM~1613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1613_q\);

\RAM1|memRAM~1741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1741_q\);

\RAM1|memRAM~1869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1869_q\);

\RAM1|memRAM~1997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1997_q\);

\RAM1|memRAM~2229\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2229_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1997_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1869_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1741_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1613_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1613_q\,
	datab => \RAM1|ALT_INV_memRAM~1741_q\,
	datac => \RAM1|ALT_INV_memRAM~1869_q\,
	datad => \RAM1|ALT_INV_memRAM~1997_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2229_combout\);

\RAM1|memRAM~1645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1645_q\);

\RAM1|memRAM~1773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1773_q\);

\RAM1|memRAM~1901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1901_q\);

\RAM1|memRAM~2029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2029_q\);

\RAM1|memRAM~2230\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2230_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2029_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1901_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1773_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1645_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1645_q\,
	datab => \RAM1|ALT_INV_memRAM~1773_q\,
	datac => \RAM1|ALT_INV_memRAM~1901_q\,
	datad => \RAM1|ALT_INV_memRAM~2029_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2230_combout\);

\RAM1|memRAM~1677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1677_q\);

\RAM1|memRAM~1805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1805_q\);

\RAM1|memRAM~1933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1933_q\);

\RAM1|memRAM~2061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[6]~5_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2061_q\);

\RAM1|memRAM~2231\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2231_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2061_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1933_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1805_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1677_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1677_q\,
	datab => \RAM1|ALT_INV_memRAM~1805_q\,
	datac => \RAM1|ALT_INV_memRAM~1933_q\,
	datad => \RAM1|ALT_INV_memRAM~2061_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2231_combout\);

\RAM1|memRAM~2232\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2232_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2231_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2230_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2229_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2228_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2228_combout\,
	datab => \RAM1|ALT_INV_memRAM~2229_combout\,
	datac => \RAM1|ALT_INV_memRAM~2230_combout\,
	datad => \RAM1|ALT_INV_memRAM~2231_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2232_combout\);

\RAM1|memRAM~2233\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2233_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2232_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2227_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2222_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2217_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2217_combout\,
	datab => \RAM1|ALT_INV_memRAM~2222_combout\,
	datac => \RAM1|ALT_INV_memRAM~2227_combout\,
	datad => \RAM1|ALT_INV_memRAM~2232_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2233_combout\);

\MUX_ULA_MEM|saida_MUX[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[6]~6_combout\ = (!\decoderInstru1|OUTPUT[3]~5_combout\ & ((!\decoderInstru1|Equal9~0_combout\) # ((\RAM1|memRAM~2233_combout\)))) # (\decoderInstru1|OUTPUT[3]~5_combout\ & (((\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001111110011101000111111001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	datad => \RAM1|ALT_INV_memRAM~2233_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[6]~6_combout\);

\BANCO_REG|registrador~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[6]~6_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~300_q\);

\BANCO_REG|registrador~1092\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1092_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~300_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~300_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1092_combout\);

\BANCO_REG|saidaA[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[6]~6_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1092_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1092_combout\,
	combout => \BANCO_REG|saidaA[6]~6_combout\);

\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((\ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[6]~6_combout\))) ) ) # ( 
-- !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & (((\BANCO_REG|saidaA[6]~6_combout\ & \ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & 
-- (!\ULA1|ULA6|Somador|cOut~combout\ $ (!\BANCO_REG|saidaA[6]~6_combout\ $ (!\ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110010110001111110000000000000011100101100011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA6|Somador|ALT_INV_cOut~combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[6]~6_combout\,
	datac => \ULA1|ULA7|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datae => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\);

\RAM1|memRAM~2823\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2823_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2823_combout\);

\RAM1|memRAM~2824\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2824_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2823_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2823_combout\,
	combout => \RAM1|memRAM~2824_combout\);

\RAM1|memRAM~1067\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1067_q\);

\RAM1|memRAM~1579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1579_q\);

\RAM1|memRAM~2171\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2171_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1579_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1067_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~555_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~43_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~43_q\,
	datab => \RAM1|ALT_INV_memRAM~555_q\,
	datac => \RAM1|ALT_INV_memRAM~1067_q\,
	datad => \RAM1|ALT_INV_memRAM~1579_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2171_combout\);

\RAM1|memRAM~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~171_q\);

\RAM1|memRAM~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~683_q\);

\RAM1|memRAM~1195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1195_q\);

\RAM1|memRAM~1707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1707_q\);

\RAM1|memRAM~2172\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2172_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1707_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1195_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~683_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~171_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~171_q\,
	datab => \RAM1|ALT_INV_memRAM~683_q\,
	datac => \RAM1|ALT_INV_memRAM~1195_q\,
	datad => \RAM1|ALT_INV_memRAM~1707_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2172_combout\);

\RAM1|memRAM~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~299_q\);

\RAM1|memRAM~811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~811_q\);

\RAM1|memRAM~1323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1323_q\);

\RAM1|memRAM~1835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1835_q\);

\RAM1|memRAM~2173\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2173_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1835_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1323_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~811_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~299_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~299_q\,
	datab => \RAM1|ALT_INV_memRAM~811_q\,
	datac => \RAM1|ALT_INV_memRAM~1323_q\,
	datad => \RAM1|ALT_INV_memRAM~1835_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2173_combout\);

\RAM1|memRAM~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~427_q\);

\RAM1|memRAM~939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~939_q\);

\RAM1|memRAM~1451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1451_q\);

\RAM1|memRAM~1963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1963_q\);

\RAM1|memRAM~2174\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2174_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1963_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1451_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~939_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~427_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~427_q\,
	datab => \RAM1|ALT_INV_memRAM~939_q\,
	datac => \RAM1|ALT_INV_memRAM~1451_q\,
	datad => \RAM1|ALT_INV_memRAM~1963_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2174_combout\);

\RAM1|memRAM~2175\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2175_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2174_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2173_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2172_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2171_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2171_combout\,
	datab => \RAM1|ALT_INV_memRAM~2172_combout\,
	datac => \RAM1|ALT_INV_memRAM~2173_combout\,
	datad => \RAM1|ALT_INV_memRAM~2174_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2175_combout\);

\RAM1|memRAM~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~75_q\);

\RAM1|memRAM~587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~587_q\);

\RAM1|memRAM~1099\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1099_q\);

\RAM1|memRAM~1611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1611_q\);

\RAM1|memRAM~2176\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2176_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1611_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1099_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~587_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~75_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~75_q\,
	datab => \RAM1|ALT_INV_memRAM~587_q\,
	datac => \RAM1|ALT_INV_memRAM~1099_q\,
	datad => \RAM1|ALT_INV_memRAM~1611_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2176_combout\);

\RAM1|memRAM~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~203_q\);

\RAM1|memRAM~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~715_q\);

\RAM1|memRAM~1227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1227_q\);

\RAM1|memRAM~1739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1739_q\);

\RAM1|memRAM~2177\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2177_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1739_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1227_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~715_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~203_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~203_q\,
	datab => \RAM1|ALT_INV_memRAM~715_q\,
	datac => \RAM1|ALT_INV_memRAM~1227_q\,
	datad => \RAM1|ALT_INV_memRAM~1739_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2177_combout\);

\RAM1|memRAM~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~331_q\);

\RAM1|memRAM~843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~843_q\);

\RAM1|memRAM~1355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1355_q\);

\RAM1|memRAM~1867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1867_q\);

\RAM1|memRAM~2178\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2178_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1867_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1355_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~843_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~331_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~331_q\,
	datab => \RAM1|ALT_INV_memRAM~843_q\,
	datac => \RAM1|ALT_INV_memRAM~1355_q\,
	datad => \RAM1|ALT_INV_memRAM~1867_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2178_combout\);

\RAM1|memRAM~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~459_q\);

\RAM1|memRAM~971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~971_q\);

\RAM1|memRAM~1483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1483_q\);

\RAM1|memRAM~1995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1995_q\);

\RAM1|memRAM~2179\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2179_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1995_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1483_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~971_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~459_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~459_q\,
	datab => \RAM1|ALT_INV_memRAM~971_q\,
	datac => \RAM1|ALT_INV_memRAM~1483_q\,
	datad => \RAM1|ALT_INV_memRAM~1995_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2179_combout\);

\RAM1|memRAM~2180\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2180_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2179_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2178_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2177_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2176_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2176_combout\,
	datab => \RAM1|ALT_INV_memRAM~2177_combout\,
	datac => \RAM1|ALT_INV_memRAM~2178_combout\,
	datad => \RAM1|ALT_INV_memRAM~2179_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2180_combout\);

\RAM1|memRAM~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~107_q\);

\RAM1|memRAM~619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~619_q\);

\RAM1|memRAM~1131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1131_q\);

\RAM1|memRAM~1643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1643_q\);

\RAM1|memRAM~2181\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2181_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1643_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1131_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~619_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~107_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~107_q\,
	datab => \RAM1|ALT_INV_memRAM~619_q\,
	datac => \RAM1|ALT_INV_memRAM~1131_q\,
	datad => \RAM1|ALT_INV_memRAM~1643_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2181_combout\);

\RAM1|memRAM~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~235_q\);

\RAM1|memRAM~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~747_q\);

\RAM1|memRAM~1259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1259_q\);

\RAM1|memRAM~1771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1771_q\);

\RAM1|memRAM~2182\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2182_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1771_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1259_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~747_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~235_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~235_q\,
	datab => \RAM1|ALT_INV_memRAM~747_q\,
	datac => \RAM1|ALT_INV_memRAM~1259_q\,
	datad => \RAM1|ALT_INV_memRAM~1771_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2182_combout\);

\RAM1|memRAM~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~363_q\);

\RAM1|memRAM~875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~875_q\);

\RAM1|memRAM~1387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1387_q\);

\RAM1|memRAM~1899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1899_q\);

\RAM1|memRAM~2183\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2183_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1899_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1387_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~875_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~363_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~363_q\,
	datab => \RAM1|ALT_INV_memRAM~875_q\,
	datac => \RAM1|ALT_INV_memRAM~1387_q\,
	datad => \RAM1|ALT_INV_memRAM~1899_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2183_combout\);

\RAM1|memRAM~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~491_q\);

\RAM1|memRAM~1003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1003_q\);

\RAM1|memRAM~1515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1515_q\);

\RAM1|memRAM~2027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2027_q\);

\RAM1|memRAM~2184\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2184_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2027_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1515_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1003_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~491_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~491_q\,
	datab => \RAM1|ALT_INV_memRAM~1003_q\,
	datac => \RAM1|ALT_INV_memRAM~1515_q\,
	datad => \RAM1|ALT_INV_memRAM~2027_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2184_combout\);

\RAM1|memRAM~2185\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2185_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2184_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2183_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2182_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2181_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2181_combout\,
	datab => \RAM1|ALT_INV_memRAM~2182_combout\,
	datac => \RAM1|ALT_INV_memRAM~2183_combout\,
	datad => \RAM1|ALT_INV_memRAM~2184_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2185_combout\);

\RAM1|memRAM~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~139_q\);

\RAM1|memRAM~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~267_q\);

\RAM1|memRAM~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~395_q\);

\RAM1|memRAM~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~523_q\);

\RAM1|memRAM~2186\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2186_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~523_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~395_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~267_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~139_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~139_q\,
	datab => \RAM1|ALT_INV_memRAM~267_q\,
	datac => \RAM1|ALT_INV_memRAM~395_q\,
	datad => \RAM1|ALT_INV_memRAM~523_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2186_combout\);

\RAM1|memRAM~651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~651_q\);

\RAM1|memRAM~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~779_q\);

\RAM1|memRAM~907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~907_q\);

\RAM1|memRAM~1035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1035_q\);

\RAM1|memRAM~2187\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2187_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1035_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~907_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~779_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~651_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~651_q\,
	datab => \RAM1|ALT_INV_memRAM~779_q\,
	datac => \RAM1|ALT_INV_memRAM~907_q\,
	datad => \RAM1|ALT_INV_memRAM~1035_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2187_combout\);

\RAM1|memRAM~1163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1163_q\);

\RAM1|memRAM~1291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1291_q\);

\RAM1|memRAM~1419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1419_q\);

\RAM1|memRAM~1547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1547_q\);

\RAM1|memRAM~2188\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2188_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1547_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1419_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1291_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1163_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1163_q\,
	datab => \RAM1|ALT_INV_memRAM~1291_q\,
	datac => \RAM1|ALT_INV_memRAM~1419_q\,
	datad => \RAM1|ALT_INV_memRAM~1547_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2188_combout\);

\RAM1|memRAM~1675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1675_q\);

\RAM1|memRAM~1803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1803_q\);

\RAM1|memRAM~1931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1931_q\);

\RAM1|memRAM~2059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[4]~3_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2059_q\);

\RAM1|memRAM~2189\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2189_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2059_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1931_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1803_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1675_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1675_q\,
	datab => \RAM1|ALT_INV_memRAM~1803_q\,
	datac => \RAM1|ALT_INV_memRAM~1931_q\,
	datad => \RAM1|ALT_INV_memRAM~2059_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2189_combout\);

\RAM1|memRAM~2190\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2190_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2189_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2188_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2187_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2186_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2186_combout\,
	datab => \RAM1|ALT_INV_memRAM~2187_combout\,
	datac => \RAM1|ALT_INV_memRAM~2188_combout\,
	datad => \RAM1|ALT_INV_memRAM~2189_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2190_combout\);

\RAM1|memRAM~2191\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2191_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2190_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2185_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2180_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2175_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2175_combout\,
	datab => \RAM1|ALT_INV_memRAM~2180_combout\,
	datac => \RAM1|ALT_INV_memRAM~2185_combout\,
	datad => \RAM1|ALT_INV_memRAM~2190_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2191_combout\);

\MUX_ULA_MEM|saida_MUX[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[4]~4_combout\ = (!\decoderInstru1|OUTPUT[3]~5_combout\ & ((!\decoderInstru1|Equal9~0_combout\) # ((\RAM1|memRAM~2191_combout\)))) # (\decoderInstru1|OUTPUT[3]~5_combout\ & (((\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001111110011101000111111001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	datad => \RAM1|ALT_INV_memRAM~2191_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[4]~4_combout\);

\BANCO_REG|registrador~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[4]~4_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~298_q\);

\BANCO_REG|registrador~1082\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1082_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~298_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~298_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1082_combout\);

\BANCO_REG|saidaA[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[4]~4_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1082_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1082_combout\,
	combout => \BANCO_REG|saidaA[4]~4_combout\);

\ULA1|ULA5|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (((!\BANCO_REG|Equal0~0_combout\) # (!\BANCO_REG|registrador~1083_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000101000001000100010100000100010001010000010001000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1083_combout\,
	combout => \ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\);

\ULA1|ULA5|Somador|cOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA5|Somador|cOut~combout\ = (!\BANCO_REG|saidaA[4]~4_combout\ & ((!\ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\) # ((!\ULA1|ULA4|Somador|cOut~0_combout\ & !\ULA1|ULA4|Somador|cOut~1_combout\)))) # (\BANCO_REG|saidaA[4]~4_combout\ & 
-- (!\ULA1|ULA4|Somador|cOut~0_combout\ & (!\ULA1|ULA4|Somador|cOut~1_combout\ & !\ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100010000000111110001000000011111000100000001111100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA4|Somador|ALT_INV_cOut~0_combout\,
	datab => \ULA1|ULA4|Somador|ALT_INV_cOut~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[4]~4_combout\,
	datad => \ULA1|ULA5|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA5|Somador|cOut~combout\);

\BANCO_REG|registrador~1088\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1088_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~299_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~299_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1088_combout\);

\BANCO_REG|saidaB[5]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[5]~4_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1088_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1088_combout\,
	combout => \BANCO_REG|saidaB[5]~4_combout\);

\RAM1|memRAM~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~44_q\);

\RAM1|memRAM~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~76_q\);

\RAM1|memRAM~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~108_q\);

\RAM1|memRAM~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~140_q\);

\RAM1|memRAM~2192\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2192_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~140_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~108_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~76_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~44_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~44_q\,
	datab => \RAM1|ALT_INV_memRAM~76_q\,
	datac => \RAM1|ALT_INV_memRAM~108_q\,
	datad => \RAM1|ALT_INV_memRAM~140_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2192_combout\);

\RAM1|memRAM~556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~556_q\);

\RAM1|memRAM~588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~588_q\);

\RAM1|memRAM~620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~620_q\);

\RAM1|memRAM~652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~652_q\);

\RAM1|memRAM~2193\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2193_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~652_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~620_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~588_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~556_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~556_q\,
	datab => \RAM1|ALT_INV_memRAM~588_q\,
	datac => \RAM1|ALT_INV_memRAM~620_q\,
	datad => \RAM1|ALT_INV_memRAM~652_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2193_combout\);

\RAM1|memRAM~1068\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1068_q\);

\RAM1|memRAM~1100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1100_q\);

\RAM1|memRAM~1132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1132_q\);

\RAM1|memRAM~1164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1164_q\);

\RAM1|memRAM~2194\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2194_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1164_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1132_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1100_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1068_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1068_q\,
	datab => \RAM1|ALT_INV_memRAM~1100_q\,
	datac => \RAM1|ALT_INV_memRAM~1132_q\,
	datad => \RAM1|ALT_INV_memRAM~1164_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2194_combout\);

\RAM1|memRAM~1580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1580_q\);

\RAM1|memRAM~1612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1612_q\);

\RAM1|memRAM~1644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1644_q\);

\RAM1|memRAM~1676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1676_q\);

\RAM1|memRAM~2195\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2195_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1676_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1644_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1612_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1580_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1580_q\,
	datab => \RAM1|ALT_INV_memRAM~1612_q\,
	datac => \RAM1|ALT_INV_memRAM~1644_q\,
	datad => \RAM1|ALT_INV_memRAM~1676_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2195_combout\);

\RAM1|memRAM~2196\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2196_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2195_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2194_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2193_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2192_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2192_combout\,
	datab => \RAM1|ALT_INV_memRAM~2193_combout\,
	datac => \RAM1|ALT_INV_memRAM~2194_combout\,
	datad => \RAM1|ALT_INV_memRAM~2195_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2196_combout\);

\RAM1|memRAM~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~172_q\);

\RAM1|memRAM~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~204_q\);

\RAM1|memRAM~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~236_q\);

\RAM1|memRAM~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~268_q\);

\RAM1|memRAM~2197\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2197_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~268_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~236_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~204_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~172_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~172_q\,
	datab => \RAM1|ALT_INV_memRAM~204_q\,
	datac => \RAM1|ALT_INV_memRAM~236_q\,
	datad => \RAM1|ALT_INV_memRAM~268_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2197_combout\);

\RAM1|memRAM~684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~684_q\);

\RAM1|memRAM~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~716_q\);

\RAM1|memRAM~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~748_q\);

\RAM1|memRAM~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~780_q\);

\RAM1|memRAM~2198\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2198_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~780_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~748_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~716_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~684_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~684_q\,
	datab => \RAM1|ALT_INV_memRAM~716_q\,
	datac => \RAM1|ALT_INV_memRAM~748_q\,
	datad => \RAM1|ALT_INV_memRAM~780_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2198_combout\);

\RAM1|memRAM~1196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1196_q\);

\RAM1|memRAM~1228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1228_q\);

\RAM1|memRAM~1260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1260_q\);

\RAM1|memRAM~1292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1292_q\);

\RAM1|memRAM~2199\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2199_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1292_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1260_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1228_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1196_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1196_q\,
	datab => \RAM1|ALT_INV_memRAM~1228_q\,
	datac => \RAM1|ALT_INV_memRAM~1260_q\,
	datad => \RAM1|ALT_INV_memRAM~1292_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2199_combout\);

\RAM1|memRAM~1708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1708_q\);

\RAM1|memRAM~1740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1740_q\);

\RAM1|memRAM~1772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1772_q\);

\RAM1|memRAM~1804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1804_q\);

\RAM1|memRAM~2200\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2200_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1804_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1772_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1740_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1708_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1708_q\,
	datab => \RAM1|ALT_INV_memRAM~1740_q\,
	datac => \RAM1|ALT_INV_memRAM~1772_q\,
	datad => \RAM1|ALT_INV_memRAM~1804_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2200_combout\);

\RAM1|memRAM~2201\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2201_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2200_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2199_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2198_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2197_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2197_combout\,
	datab => \RAM1|ALT_INV_memRAM~2198_combout\,
	datac => \RAM1|ALT_INV_memRAM~2199_combout\,
	datad => \RAM1|ALT_INV_memRAM~2200_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2201_combout\);

\RAM1|memRAM~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~300_q\);

\RAM1|memRAM~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~332_q\);

\RAM1|memRAM~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~364_q\);

\RAM1|memRAM~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~396_q\);

\RAM1|memRAM~2202\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2202_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~396_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~364_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~332_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~300_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~300_q\,
	datab => \RAM1|ALT_INV_memRAM~332_q\,
	datac => \RAM1|ALT_INV_memRAM~364_q\,
	datad => \RAM1|ALT_INV_memRAM~396_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2202_combout\);

\RAM1|memRAM~812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~812_q\);

\RAM1|memRAM~844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~844_q\);

\RAM1|memRAM~876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~876_q\);

\RAM1|memRAM~908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~908_q\);

\RAM1|memRAM~2203\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2203_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~908_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~876_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~844_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~812_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~812_q\,
	datab => \RAM1|ALT_INV_memRAM~844_q\,
	datac => \RAM1|ALT_INV_memRAM~876_q\,
	datad => \RAM1|ALT_INV_memRAM~908_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2203_combout\);

\RAM1|memRAM~1324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1324_q\);

\RAM1|memRAM~1356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1356_q\);

\RAM1|memRAM~1388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1388_q\);

\RAM1|memRAM~1420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1420_q\);

\RAM1|memRAM~2204\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2204_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1420_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1388_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1356_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1324_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1324_q\,
	datab => \RAM1|ALT_INV_memRAM~1356_q\,
	datac => \RAM1|ALT_INV_memRAM~1388_q\,
	datad => \RAM1|ALT_INV_memRAM~1420_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2204_combout\);

\RAM1|memRAM~1836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1836_q\);

\RAM1|memRAM~1868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1868_q\);

\RAM1|memRAM~1900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1900_q\);

\RAM1|memRAM~1932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1932_q\);

\RAM1|memRAM~2205\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2205_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1932_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1900_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1868_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1836_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1836_q\,
	datab => \RAM1|ALT_INV_memRAM~1868_q\,
	datac => \RAM1|ALT_INV_memRAM~1900_q\,
	datad => \RAM1|ALT_INV_memRAM~1932_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2205_combout\);

\RAM1|memRAM~2206\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2206_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2205_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2204_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2203_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2202_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2202_combout\,
	datab => \RAM1|ALT_INV_memRAM~2203_combout\,
	datac => \RAM1|ALT_INV_memRAM~2204_combout\,
	datad => \RAM1|ALT_INV_memRAM~2205_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2206_combout\);

\RAM1|memRAM~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~428_q\);

\RAM1|memRAM~940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~940_q\);

\RAM1|memRAM~1452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1452_q\);

\RAM1|memRAM~1964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1964_q\);

\RAM1|memRAM~2207\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2207_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1964_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1452_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~940_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~428_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~428_q\,
	datab => \RAM1|ALT_INV_memRAM~940_q\,
	datac => \RAM1|ALT_INV_memRAM~1452_q\,
	datad => \RAM1|ALT_INV_memRAM~1964_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2207_combout\);

\RAM1|memRAM~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~460_q\);

\RAM1|memRAM~972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~972_q\);

\RAM1|memRAM~1484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1484_q\);

\RAM1|memRAM~1996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1996_q\);

\RAM1|memRAM~2208\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2208_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1996_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1484_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~972_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~460_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~460_q\,
	datab => \RAM1|ALT_INV_memRAM~972_q\,
	datac => \RAM1|ALT_INV_memRAM~1484_q\,
	datad => \RAM1|ALT_INV_memRAM~1996_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2208_combout\);

\RAM1|memRAM~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~492_q\);

\RAM1|memRAM~1004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1004_q\);

\RAM1|memRAM~1516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1516_q\);

\RAM1|memRAM~2028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2028_q\);

\RAM1|memRAM~2209\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2209_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2028_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1516_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1004_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~492_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~492_q\,
	datab => \RAM1|ALT_INV_memRAM~1004_q\,
	datac => \RAM1|ALT_INV_memRAM~1516_q\,
	datad => \RAM1|ALT_INV_memRAM~2028_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2209_combout\);

\RAM1|memRAM~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~524_q\);

\RAM1|memRAM~1036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1036_q\);

\RAM1|memRAM~1548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1548_q\);

\RAM1|memRAM~2060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[5]~4_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2060_q\);

\RAM1|memRAM~2210\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2210_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2060_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1548_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1036_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~524_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~524_q\,
	datab => \RAM1|ALT_INV_memRAM~1036_q\,
	datac => \RAM1|ALT_INV_memRAM~1548_q\,
	datad => \RAM1|ALT_INV_memRAM~2060_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2210_combout\);

\RAM1|memRAM~2211\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2211_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2210_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2209_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2208_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2207_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2207_combout\,
	datab => \RAM1|ALT_INV_memRAM~2208_combout\,
	datac => \RAM1|ALT_INV_memRAM~2209_combout\,
	datad => \RAM1|ALT_INV_memRAM~2210_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2211_combout\);

\RAM1|memRAM~2212\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2212_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2211_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2206_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2201_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2196_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2196_combout\,
	datab => \RAM1|ALT_INV_memRAM~2201_combout\,
	datac => \RAM1|ALT_INV_memRAM~2206_combout\,
	datad => \RAM1|ALT_INV_memRAM~2211_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2212_combout\);

\MUX_ULA_MEM|saida_MUX[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[5]~5_combout\ = (!\decoderInstru1|OUTPUT[3]~5_combout\ & ((!\decoderInstru1|Equal9~0_combout\) # ((\RAM1|memRAM~2212_combout\)))) # (\decoderInstru1|OUTPUT[3]~5_combout\ & (((\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001111110011101000111111001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	datad => \RAM1|ALT_INV_memRAM~2212_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[5]~5_combout\);

\BANCO_REG|registrador~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[5]~5_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~299_q\);

\BANCO_REG|registrador~1087\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1087_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~299_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~299_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1087_combout\);

\BANCO_REG|saidaA[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[5]~5_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1087_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1087_combout\,
	combout => \BANCO_REG|saidaA[5]~5_combout\);

\ULA1|ULA6|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA6|InverterOuNao|saida_MUX[0]~0_combout\ = ( \BANCO_REG|registrador~1088_combout\ & ( (!\decoderInstru1|OUTPUT[4]~0_combout\ & ((!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|Equal0~0_combout\)))) # 
-- (\decoderInstru1|OUTPUT[4]~0_combout\ & (\ROM1|memROM~13_combout\)) ) ) # ( !\BANCO_REG|registrador~1088_combout\ & ( (!\decoderInstru1|OUTPUT[4]~0_combout\ & ((\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\))) # (\decoderInstru1|OUTPUT[4]~0_combout\ & 
-- (\ROM1|memROM~13_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111011101000100011101000111010001110111010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~13_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datac => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \BANCO_REG|ALT_INV_registrador~1088_combout\,
	combout => \ULA1|ULA6|InverterOuNao|saida_MUX[0]~0_combout\);

\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((\ULA1|ULA6|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[5]~5_combout\))) ) ) # ( 
-- !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & (((\BANCO_REG|saidaA[5]~5_combout\ & \ULA1|ULA6|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & 
-- (!\ULA1|ULA5|Somador|cOut~combout\ $ (!\BANCO_REG|saidaA[5]~5_combout\ $ (!\ULA1|ULA6|InverterOuNao|saida_MUX[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110010110001111110000000000000011100101100011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA5|Somador|ALT_INV_cOut~combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[5]~5_combout\,
	datac => \ULA1|ULA6|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datae => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\);

\RAM1|memRAM~2767\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2767_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2767_combout\);

\RAM1|memRAM~2768\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2768_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2767_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2767_combout\,
	combout => \RAM1|memRAM~2768_combout\);

\RAM1|memRAM~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~170_q\);

\RAM1|memRAM~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~298_q\);

\RAM1|memRAM~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~426_q\);

\RAM1|memRAM~2150\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2150_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~426_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~298_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~170_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~42_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~42_q\,
	datab => \RAM1|ALT_INV_memRAM~170_q\,
	datac => \RAM1|ALT_INV_memRAM~298_q\,
	datad => \RAM1|ALT_INV_memRAM~426_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2150_combout\);

\RAM1|memRAM~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~74_q\);

\RAM1|memRAM~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~202_q\);

\RAM1|memRAM~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~330_q\);

\RAM1|memRAM~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~458_q\);

\RAM1|memRAM~2151\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2151_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~458_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~330_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~202_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~74_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~74_q\,
	datab => \RAM1|ALT_INV_memRAM~202_q\,
	datac => \RAM1|ALT_INV_memRAM~330_q\,
	datad => \RAM1|ALT_INV_memRAM~458_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2151_combout\);

\RAM1|memRAM~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~106_q\);

\RAM1|memRAM~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~234_q\);

\RAM1|memRAM~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~362_q\);

\RAM1|memRAM~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~490_q\);

\RAM1|memRAM~2152\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2152_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~490_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~362_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~234_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~106_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~106_q\,
	datab => \RAM1|ALT_INV_memRAM~234_q\,
	datac => \RAM1|ALT_INV_memRAM~362_q\,
	datad => \RAM1|ALT_INV_memRAM~490_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2152_combout\);

\RAM1|memRAM~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~138_q\);

\RAM1|memRAM~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~266_q\);

\RAM1|memRAM~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~394_q\);

\RAM1|memRAM~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~522_q\);

\RAM1|memRAM~2153\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2153_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~522_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~394_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~266_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~138_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~138_q\,
	datab => \RAM1|ALT_INV_memRAM~266_q\,
	datac => \RAM1|ALT_INV_memRAM~394_q\,
	datad => \RAM1|ALT_INV_memRAM~522_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2153_combout\);

\RAM1|memRAM~2154\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2154_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2153_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2152_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2151_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2150_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2150_combout\,
	datab => \RAM1|ALT_INV_memRAM~2151_combout\,
	datac => \RAM1|ALT_INV_memRAM~2152_combout\,
	datad => \RAM1|ALT_INV_memRAM~2153_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2154_combout\);

\RAM1|memRAM~554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~554_q\);

\RAM1|memRAM~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~682_q\);

\RAM1|memRAM~810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~810_q\);

\RAM1|memRAM~938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~938_q\);

\RAM1|memRAM~2155\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2155_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~938_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~810_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~682_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~554_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~554_q\,
	datab => \RAM1|ALT_INV_memRAM~682_q\,
	datac => \RAM1|ALT_INV_memRAM~810_q\,
	datad => \RAM1|ALT_INV_memRAM~938_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2155_combout\);

\RAM1|memRAM~586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~586_q\);

\RAM1|memRAM~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~714_q\);

\RAM1|memRAM~842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~842_q\);

\RAM1|memRAM~970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~970_q\);

\RAM1|memRAM~2156\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2156_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~970_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~842_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~714_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~586_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~586_q\,
	datab => \RAM1|ALT_INV_memRAM~714_q\,
	datac => \RAM1|ALT_INV_memRAM~842_q\,
	datad => \RAM1|ALT_INV_memRAM~970_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2156_combout\);

\RAM1|memRAM~618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~618_q\);

\RAM1|memRAM~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~746_q\);

\RAM1|memRAM~874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~874_q\);

\RAM1|memRAM~1002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1002_q\);

\RAM1|memRAM~2157\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2157_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1002_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~874_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~746_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~618_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~618_q\,
	datab => \RAM1|ALT_INV_memRAM~746_q\,
	datac => \RAM1|ALT_INV_memRAM~874_q\,
	datad => \RAM1|ALT_INV_memRAM~1002_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2157_combout\);

\RAM1|memRAM~650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~650_q\);

\RAM1|memRAM~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~778_q\);

\RAM1|memRAM~906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~906_q\);

\RAM1|memRAM~1034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1034_q\);

\RAM1|memRAM~2158\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2158_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1034_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~906_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~778_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~650_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~650_q\,
	datab => \RAM1|ALT_INV_memRAM~778_q\,
	datac => \RAM1|ALT_INV_memRAM~906_q\,
	datad => \RAM1|ALT_INV_memRAM~1034_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2158_combout\);

\RAM1|memRAM~2159\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2159_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2158_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2157_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2156_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2155_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2155_combout\,
	datab => \RAM1|ALT_INV_memRAM~2156_combout\,
	datac => \RAM1|ALT_INV_memRAM~2157_combout\,
	datad => \RAM1|ALT_INV_memRAM~2158_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2159_combout\);

\RAM1|memRAM~1066\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1066_q\);

\RAM1|memRAM~1194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1194_q\);

\RAM1|memRAM~1322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1322_q\);

\RAM1|memRAM~1450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1450_q\);

\RAM1|memRAM~2160\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2160_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1450_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1322_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1194_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1066_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1066_q\,
	datab => \RAM1|ALT_INV_memRAM~1194_q\,
	datac => \RAM1|ALT_INV_memRAM~1322_q\,
	datad => \RAM1|ALT_INV_memRAM~1450_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2160_combout\);

\RAM1|memRAM~1098\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1098_q\);

\RAM1|memRAM~1226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1226_q\);

\RAM1|memRAM~1354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1354_q\);

\RAM1|memRAM~1482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1482_q\);

\RAM1|memRAM~2161\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2161_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1482_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1354_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1226_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1098_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1098_q\,
	datab => \RAM1|ALT_INV_memRAM~1226_q\,
	datac => \RAM1|ALT_INV_memRAM~1354_q\,
	datad => \RAM1|ALT_INV_memRAM~1482_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2161_combout\);

\RAM1|memRAM~1130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1130_q\);

\RAM1|memRAM~1258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1258_q\);

\RAM1|memRAM~1386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1386_q\);

\RAM1|memRAM~1514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1514_q\);

\RAM1|memRAM~2162\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2162_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1514_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1386_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1258_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1130_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1130_q\,
	datab => \RAM1|ALT_INV_memRAM~1258_q\,
	datac => \RAM1|ALT_INV_memRAM~1386_q\,
	datad => \RAM1|ALT_INV_memRAM~1514_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2162_combout\);

\RAM1|memRAM~1162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1162_q\);

\RAM1|memRAM~1290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1290_q\);

\RAM1|memRAM~1418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1418_q\);

\RAM1|memRAM~1546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1546_q\);

\RAM1|memRAM~2163\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2163_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1546_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1418_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1290_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1162_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1162_q\,
	datab => \RAM1|ALT_INV_memRAM~1290_q\,
	datac => \RAM1|ALT_INV_memRAM~1418_q\,
	datad => \RAM1|ALT_INV_memRAM~1546_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2163_combout\);

\RAM1|memRAM~2164\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2164_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2163_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2162_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2161_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2160_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2160_combout\,
	datab => \RAM1|ALT_INV_memRAM~2161_combout\,
	datac => \RAM1|ALT_INV_memRAM~2162_combout\,
	datad => \RAM1|ALT_INV_memRAM~2163_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2164_combout\);

\RAM1|memRAM~1578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1578_q\);

\RAM1|memRAM~1706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1706_q\);

\RAM1|memRAM~1834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1834_q\);

\RAM1|memRAM~1962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1962_q\);

\RAM1|memRAM~2165\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2165_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1962_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1834_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1706_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1578_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1578_q\,
	datab => \RAM1|ALT_INV_memRAM~1706_q\,
	datac => \RAM1|ALT_INV_memRAM~1834_q\,
	datad => \RAM1|ALT_INV_memRAM~1962_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2165_combout\);

\RAM1|memRAM~1610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1610_q\);

\RAM1|memRAM~1738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1738_q\);

\RAM1|memRAM~1866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1866_q\);

\RAM1|memRAM~1994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1994_q\);

\RAM1|memRAM~2166\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2166_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1994_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1866_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1738_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1610_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1610_q\,
	datab => \RAM1|ALT_INV_memRAM~1738_q\,
	datac => \RAM1|ALT_INV_memRAM~1866_q\,
	datad => \RAM1|ALT_INV_memRAM~1994_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2166_combout\);

\RAM1|memRAM~1642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1642_q\);

\RAM1|memRAM~1770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1770_q\);

\RAM1|memRAM~1898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1898_q\);

\RAM1|memRAM~2026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2026_q\);

\RAM1|memRAM~2167\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2167_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2026_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1898_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1770_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1642_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1642_q\,
	datab => \RAM1|ALT_INV_memRAM~1770_q\,
	datac => \RAM1|ALT_INV_memRAM~1898_q\,
	datad => \RAM1|ALT_INV_memRAM~2026_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2167_combout\);

\RAM1|memRAM~1674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1674_q\);

\RAM1|memRAM~1802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1802_q\);

\RAM1|memRAM~1930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1930_q\);

\RAM1|memRAM~2058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[3]~2_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2058_q\);

\RAM1|memRAM~2168\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2168_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2058_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1930_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1802_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1674_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1674_q\,
	datab => \RAM1|ALT_INV_memRAM~1802_q\,
	datac => \RAM1|ALT_INV_memRAM~1930_q\,
	datad => \RAM1|ALT_INV_memRAM~2058_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2168_combout\);

\RAM1|memRAM~2169\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2169_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2168_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2167_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2166_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2165_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2165_combout\,
	datab => \RAM1|ALT_INV_memRAM~2166_combout\,
	datac => \RAM1|ALT_INV_memRAM~2167_combout\,
	datad => \RAM1|ALT_INV_memRAM~2168_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2169_combout\);

\RAM1|memRAM~2170\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2170_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2169_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2164_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2159_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2154_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2154_combout\,
	datab => \RAM1|ALT_INV_memRAM~2159_combout\,
	datac => \RAM1|ALT_INV_memRAM~2164_combout\,
	datad => \RAM1|ALT_INV_memRAM~2169_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2170_combout\);

\MUX_ULA_MEM|saida_MUX[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[3]~3_combout\ = (!\decoderInstru1|OUTPUT[3]~5_combout\ & ((!\decoderInstru1|Equal9~0_combout\) # ((\RAM1|memRAM~2170_combout\)))) # (\decoderInstru1|OUTPUT[3]~5_combout\ & (((\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001111110011101000111111001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	datad => \RAM1|ALT_INV_memRAM~2170_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[3]~3_combout\);

\BANCO_REG|registrador~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[3]~3_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~297_q\);

\BANCO_REG|registrador~1077\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1077_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~297_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~297_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1077_combout\);

\BANCO_REG|saidaA[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[3]~3_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1077_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1077_combout\,
	combout => \BANCO_REG|saidaA[3]~3_combout\);

\ULA1|ULA4|Somador|cOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA4|Somador|cOut~1_combout\ = ( \BANCO_REG|saidaB[3]~2_combout\ & ( (\BANCO_REG|saidaA[3]~3_combout\ & ((!\decoderInstru1|OUTPUT[4]~0_combout\ & ((!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\))) # (\decoderInstru1|OUTPUT[4]~0_combout\ & 
-- (!\ROM1|memROM~11_combout\)))) ) ) # ( !\BANCO_REG|saidaB[3]~2_combout\ & ( (\BANCO_REG|saidaA[3]~3_combout\ & ((!\decoderInstru1|OUTPUT[4]~0_combout\ & ((\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\))) # (\decoderInstru1|OUTPUT[4]~0_combout\ & 
-- (!\ROM1|memROM~11_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101110000000001110001000000000001011100000000011100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~11_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datac => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datad => \BANCO_REG|ALT_INV_saidaA[3]~3_combout\,
	datae => \BANCO_REG|ALT_INV_saidaB[3]~2_combout\,
	combout => \ULA1|ULA4|Somador|cOut~1_combout\);

\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ = ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (\ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[4]~4_combout\) ) ) ) # ( 
-- \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( !\BANCO_REG|saidaA[4]~4_combout\ $ (!\ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\ $ (((\ULA1|ULA4|Somador|cOut~1_combout\) # 
-- (\ULA1|ULA4|Somador|cOut~0_combout\)))) ) ) ) # ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (\BANCO_REG|saidaA[4]~4_combout\ & \ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111011110001000011100001111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA4|Somador|ALT_INV_cOut~0_combout\,
	datab => \ULA1|ULA4|Somador|ALT_INV_cOut~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[4]~4_combout\,
	datad => \ULA1|ULA5|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\);

\RAM1|memRAM~2761\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2761_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2761_combout\);

\RAM1|memRAM~2762\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2762_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2761_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2761_combout\,
	combout => \RAM1|memRAM~2762_combout\);

\RAM1|memRAM~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~73_q\);

\RAM1|memRAM~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~105_q\);

\RAM1|memRAM~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~137_q\);

\RAM1|memRAM~2129\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2129_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~137_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~105_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~73_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~41_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~41_q\,
	datab => \RAM1|ALT_INV_memRAM~73_q\,
	datac => \RAM1|ALT_INV_memRAM~105_q\,
	datad => \RAM1|ALT_INV_memRAM~137_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2129_combout\);

\RAM1|memRAM~553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~553_q\);

\RAM1|memRAM~585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~585_q\);

\RAM1|memRAM~617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~617_q\);

\RAM1|memRAM~649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~649_q\);

\RAM1|memRAM~2130\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2130_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~649_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~617_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~585_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~553_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~553_q\,
	datab => \RAM1|ALT_INV_memRAM~585_q\,
	datac => \RAM1|ALT_INV_memRAM~617_q\,
	datad => \RAM1|ALT_INV_memRAM~649_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2130_combout\);

\RAM1|memRAM~1065\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1065_q\);

\RAM1|memRAM~1097\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1097_q\);

\RAM1|memRAM~1129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1129_q\);

\RAM1|memRAM~1161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1161_q\);

\RAM1|memRAM~2131\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2131_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1161_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1129_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1097_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1065_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1065_q\,
	datab => \RAM1|ALT_INV_memRAM~1097_q\,
	datac => \RAM1|ALT_INV_memRAM~1129_q\,
	datad => \RAM1|ALT_INV_memRAM~1161_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2131_combout\);

\RAM1|memRAM~1577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1577_q\);

\RAM1|memRAM~1609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1609_q\);

\RAM1|memRAM~1641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1641_q\);

\RAM1|memRAM~1673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1673_q\);

\RAM1|memRAM~2132\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2132_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1673_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1641_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1609_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1577_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1577_q\,
	datab => \RAM1|ALT_INV_memRAM~1609_q\,
	datac => \RAM1|ALT_INV_memRAM~1641_q\,
	datad => \RAM1|ALT_INV_memRAM~1673_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2132_combout\);

\RAM1|memRAM~2133\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2133_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2132_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2131_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2130_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2129_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2129_combout\,
	datab => \RAM1|ALT_INV_memRAM~2130_combout\,
	datac => \RAM1|ALT_INV_memRAM~2131_combout\,
	datad => \RAM1|ALT_INV_memRAM~2132_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2133_combout\);

\RAM1|memRAM~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~169_q\);

\RAM1|memRAM~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~201_q\);

\RAM1|memRAM~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~233_q\);

\RAM1|memRAM~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~265_q\);

\RAM1|memRAM~2134\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2134_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~265_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~233_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~201_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~169_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~169_q\,
	datab => \RAM1|ALT_INV_memRAM~201_q\,
	datac => \RAM1|ALT_INV_memRAM~233_q\,
	datad => \RAM1|ALT_INV_memRAM~265_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2134_combout\);

\RAM1|memRAM~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~681_q\);

\RAM1|memRAM~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~713_q\);

\RAM1|memRAM~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~745_q\);

\RAM1|memRAM~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~777_q\);

\RAM1|memRAM~2135\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2135_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~777_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~745_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~713_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~681_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~681_q\,
	datab => \RAM1|ALT_INV_memRAM~713_q\,
	datac => \RAM1|ALT_INV_memRAM~745_q\,
	datad => \RAM1|ALT_INV_memRAM~777_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2135_combout\);

\RAM1|memRAM~1193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1193_q\);

\RAM1|memRAM~1225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1225_q\);

\RAM1|memRAM~1257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1257_q\);

\RAM1|memRAM~1289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1289_q\);

\RAM1|memRAM~2136\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2136_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1289_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1257_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1225_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1193_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1193_q\,
	datab => \RAM1|ALT_INV_memRAM~1225_q\,
	datac => \RAM1|ALT_INV_memRAM~1257_q\,
	datad => \RAM1|ALT_INV_memRAM~1289_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2136_combout\);

\RAM1|memRAM~1705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1705_q\);

\RAM1|memRAM~1737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1737_q\);

\RAM1|memRAM~1769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1769_q\);

\RAM1|memRAM~1801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1801_q\);

\RAM1|memRAM~2137\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2137_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1801_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1769_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1737_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1705_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1705_q\,
	datab => \RAM1|ALT_INV_memRAM~1737_q\,
	datac => \RAM1|ALT_INV_memRAM~1769_q\,
	datad => \RAM1|ALT_INV_memRAM~1801_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2137_combout\);

\RAM1|memRAM~2138\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2138_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2137_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2136_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2135_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2134_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2134_combout\,
	datab => \RAM1|ALT_INV_memRAM~2135_combout\,
	datac => \RAM1|ALT_INV_memRAM~2136_combout\,
	datad => \RAM1|ALT_INV_memRAM~2137_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2138_combout\);

\RAM1|memRAM~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~297_q\);

\RAM1|memRAM~809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~809_q\);

\RAM1|memRAM~1321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1321_q\);

\RAM1|memRAM~1833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1833_q\);

\RAM1|memRAM~2139\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2139_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1833_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1321_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~809_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~297_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~297_q\,
	datab => \RAM1|ALT_INV_memRAM~809_q\,
	datac => \RAM1|ALT_INV_memRAM~1321_q\,
	datad => \RAM1|ALT_INV_memRAM~1833_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2139_combout\);

\RAM1|memRAM~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~329_q\);

\RAM1|memRAM~841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~841_q\);

\RAM1|memRAM~1353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1353_q\);

\RAM1|memRAM~1865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1865_q\);

\RAM1|memRAM~2140\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2140_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1865_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1353_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~841_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~329_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~329_q\,
	datab => \RAM1|ALT_INV_memRAM~841_q\,
	datac => \RAM1|ALT_INV_memRAM~1353_q\,
	datad => \RAM1|ALT_INV_memRAM~1865_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2140_combout\);

\RAM1|memRAM~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~361_q\);

\RAM1|memRAM~873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~873_q\);

\RAM1|memRAM~1385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1385_q\);

\RAM1|memRAM~1897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1897_q\);

\RAM1|memRAM~2141\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2141_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1897_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1385_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~873_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~361_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~361_q\,
	datab => \RAM1|ALT_INV_memRAM~873_q\,
	datac => \RAM1|ALT_INV_memRAM~1385_q\,
	datad => \RAM1|ALT_INV_memRAM~1897_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2141_combout\);

\RAM1|memRAM~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~393_q\);

\RAM1|memRAM~905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~905_q\);

\RAM1|memRAM~1417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1417_q\);

\RAM1|memRAM~1929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1929_q\);

\RAM1|memRAM~2142\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2142_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1929_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1417_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~905_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~393_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~393_q\,
	datab => \RAM1|ALT_INV_memRAM~905_q\,
	datac => \RAM1|ALT_INV_memRAM~1417_q\,
	datad => \RAM1|ALT_INV_memRAM~1929_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2142_combout\);

\RAM1|memRAM~2143\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2143_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2142_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2141_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2140_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2139_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2139_combout\,
	datab => \RAM1|ALT_INV_memRAM~2140_combout\,
	datac => \RAM1|ALT_INV_memRAM~2141_combout\,
	datad => \RAM1|ALT_INV_memRAM~2142_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2143_combout\);

\RAM1|memRAM~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~425_q\);

\RAM1|memRAM~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~457_q\);

\RAM1|memRAM~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~489_q\);

\RAM1|memRAM~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~521_q\);

\RAM1|memRAM~2144\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2144_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~521_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~489_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~457_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~425_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~425_q\,
	datab => \RAM1|ALT_INV_memRAM~457_q\,
	datac => \RAM1|ALT_INV_memRAM~489_q\,
	datad => \RAM1|ALT_INV_memRAM~521_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2144_combout\);

\RAM1|memRAM~937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~937_q\);

\RAM1|memRAM~969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~969_q\);

\RAM1|memRAM~1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1001_q\);

\RAM1|memRAM~1033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1033_q\);

\RAM1|memRAM~2145\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2145_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1033_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1001_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~969_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~937_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~937_q\,
	datab => \RAM1|ALT_INV_memRAM~969_q\,
	datac => \RAM1|ALT_INV_memRAM~1001_q\,
	datad => \RAM1|ALT_INV_memRAM~1033_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2145_combout\);

\RAM1|memRAM~1449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1449_q\);

\RAM1|memRAM~1481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1481_q\);

\RAM1|memRAM~1513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1513_q\);

\RAM1|memRAM~1545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1545_q\);

\RAM1|memRAM~2146\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2146_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1545_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1513_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1481_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1449_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1449_q\,
	datab => \RAM1|ALT_INV_memRAM~1481_q\,
	datac => \RAM1|ALT_INV_memRAM~1513_q\,
	datad => \RAM1|ALT_INV_memRAM~1545_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2146_combout\);

\RAM1|memRAM~1961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1961_q\);

\RAM1|memRAM~1993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1993_q\);

\RAM1|memRAM~2025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2025_q\);

\RAM1|memRAM~2057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[2]~31_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2057_q\);

\RAM1|memRAM~2147\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2147_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2057_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~2025_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1993_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1961_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1961_q\,
	datab => \RAM1|ALT_INV_memRAM~1993_q\,
	datac => \RAM1|ALT_INV_memRAM~2025_q\,
	datad => \RAM1|ALT_INV_memRAM~2057_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2147_combout\);

\RAM1|memRAM~2148\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2148_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2147_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2146_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2145_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2144_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2144_combout\,
	datab => \RAM1|ALT_INV_memRAM~2145_combout\,
	datac => \RAM1|ALT_INV_memRAM~2146_combout\,
	datad => \RAM1|ALT_INV_memRAM~2147_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2148_combout\);

\RAM1|memRAM~2149\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2149_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2148_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2143_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2138_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2133_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2133_combout\,
	datab => \RAM1|ALT_INV_memRAM~2138_combout\,
	datac => \RAM1|ALT_INV_memRAM~2143_combout\,
	datad => \RAM1|ALT_INV_memRAM~2148_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2149_combout\);

\MUX_ULA_MEM|saida_MUX[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[2]~2_combout\ = (!\decoderInstru1|OUTPUT[3]~5_combout\ & ((!\decoderInstru1|Equal9~0_combout\) # ((\RAM1|memRAM~2149_combout\)))) # (\decoderInstru1|OUTPUT[3]~5_combout\ & (((\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001111110011101000111111001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	datad => \RAM1|ALT_INV_memRAM~2149_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[2]~2_combout\);

\BANCO_REG|registrador~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[2]~2_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~296_q\);

\BANCO_REG|registrador~1072\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1072_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~296_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~296_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1072_combout\);

\BANCO_REG|saidaA[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[2]~2_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1072_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1072_combout\,
	combout => \BANCO_REG|saidaA[2]~2_combout\);

\ULA1|ULA3|InverterOuNao|saida_MUX[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA3|InverterOuNao|saida_MUX[0]~2_combout\ = (!\ROM1|memROM~3_combout\ & ((!\decoderInstru1|OUTPUT~1_combout\) # (!\MUX_FUNCT_OPCODE|saida_MUX[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101000101010001010100010101000101010001010100010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~3_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT~1_combout\,
	datac => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~0_combout\,
	combout => \ULA1|ULA3|InverterOuNao|saida_MUX[0]~2_combout\);

\ULA1|ULA3|InverterOuNao|saida_MUX[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA3|InverterOuNao|saida_MUX[0]~1_combout\ = ( \BANCO_REG|registrador~1073_combout\ & ( \ULA1|ULA3|InverterOuNao|saida_MUX[0]~2_combout\ & ( (!\decoderInstru1|OUTPUT[4]~0_combout\ & ((\BANCO_REG|Equal0~0_combout\))) # 
-- (\decoderInstru1|OUTPUT[4]~0_combout\ & (\ROM1|memROM~9_combout\)) ) ) ) # ( !\BANCO_REG|registrador~1073_combout\ & ( \ULA1|ULA3|InverterOuNao|saida_MUX[0]~2_combout\ & ( (\ROM1|memROM~9_combout\ & \decoderInstru1|OUTPUT[4]~0_combout\) ) ) ) # ( 
-- \BANCO_REG|registrador~1073_combout\ & ( !\ULA1|ULA3|InverterOuNao|saida_MUX[0]~2_combout\ & ( (!\decoderInstru1|OUTPUT[4]~0_combout\ & ((!\BANCO_REG|Equal0~0_combout\ $ (\decoderInstru1|OUTPUT~2_combout\)))) # (\decoderInstru1|OUTPUT[4]~0_combout\ & 
-- (\ROM1|memROM~9_combout\)) ) ) ) # ( !\BANCO_REG|registrador~1073_combout\ & ( !\ULA1|ULA3|InverterOuNao|saida_MUX[0]~2_combout\ & ( (!\decoderInstru1|OUTPUT[4]~0_combout\ & ((!\decoderInstru1|OUTPUT~2_combout\))) # (\decoderInstru1|OUTPUT[4]~0_combout\ & 
-- (\ROM1|memROM~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110100010001110100010001110100010001000100010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~9_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datac => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datad => \decoderInstru1|ALT_INV_OUTPUT~2_combout\,
	datae => \BANCO_REG|ALT_INV_registrador~1073_combout\,
	dataf => \ULA1|ULA3|InverterOuNao|ALT_INV_saida_MUX[0]~2_combout\,
	combout => \ULA1|ULA3|InverterOuNao|saida_MUX[0]~1_combout\);

\ULA1|ULA3|Somador|cOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA3|Somador|cOut~combout\ = ( \ULA1|ULA3|InverterOuNao|saida_MUX[0]~1_combout\ & ( ((!\ULA1|ULA1|Somador|cOut~combout\ & (\BANCO_REG|saidaA[1]~1_combout\ & \ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\)) # (\ULA1|ULA1|Somador|cOut~combout\ & 
-- ((\ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[1]~1_combout\)))) # (\BANCO_REG|saidaA[2]~2_combout\) ) ) # ( !\ULA1|ULA3|InverterOuNao|saida_MUX[0]~1_combout\ & ( (\BANCO_REG|saidaA[2]~2_combout\ & 
-- ((!\ULA1|ULA1|Somador|cOut~combout\ & (\BANCO_REG|saidaA[1]~1_combout\ & \ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\)) # (\ULA1|ULA1|Somador|cOut~combout\ & ((\ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[1]~1_combout\))))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000101111111111100000000000101110001011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA1|Somador|ALT_INV_cOut~combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[1]~1_combout\,
	datac => \ULA1|ULA2|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \BANCO_REG|ALT_INV_saidaA[2]~2_combout\,
	datae => \ULA1|ULA3|InverterOuNao|ALT_INV_saida_MUX[0]~1_combout\,
	combout => \ULA1|ULA3|Somador|cOut~combout\);

\ULA1|ULA4|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA4|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & ((!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[3]~2_combout\)))) # (\decoderInstru1|OUTPUT[4]~0_combout\ & (!\ROM1|memROM~11_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111011100010001011101110001000101110111000100010111011100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~11_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datac => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datad => \BANCO_REG|ALT_INV_saidaB[3]~2_combout\,
	combout => \ULA1|ULA4|InverterOuNao|saida_MUX[0]~0_combout\);

\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((\ULA1|ULA4|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[3]~3_combout\))) ) ) # ( 
-- !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & (((\BANCO_REG|saidaA[3]~3_combout\ & \ULA1|ULA4|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & 
-- (!\ULA1|ULA3|Somador|cOut~combout\ $ (!\BANCO_REG|saidaA[3]~3_combout\ $ (\ULA1|ULA4|InverterOuNao|saida_MUX[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101101001001111110000000000000011011010010011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|Somador|ALT_INV_cOut~combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[3]~3_combout\,
	datac => \ULA1|ULA4|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datae => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\);

\RAM1|memRAM~2791\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2791_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2791_combout\);

\RAM1|memRAM~2792\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2792_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2791_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2791_combout\,
	combout => \RAM1|memRAM~2792_combout\);

\RAM1|memRAM~552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~552_q\);

\RAM1|memRAM~1064\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1064_q\);

\RAM1|memRAM~1576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1576_q\);

\RAM1|memRAM~2108\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2108_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1576_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1064_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~552_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~40_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~40_q\,
	datab => \RAM1|ALT_INV_memRAM~552_q\,
	datac => \RAM1|ALT_INV_memRAM~1064_q\,
	datad => \RAM1|ALT_INV_memRAM~1576_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2108_combout\);

\RAM1|memRAM~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~168_q\);

\RAM1|memRAM~680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~680_q\);

\RAM1|memRAM~1192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1192_q\);

\RAM1|memRAM~1704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1704_q\);

\RAM1|memRAM~2109\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2109_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1704_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1192_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~680_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~168_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~168_q\,
	datab => \RAM1|ALT_INV_memRAM~680_q\,
	datac => \RAM1|ALT_INV_memRAM~1192_q\,
	datad => \RAM1|ALT_INV_memRAM~1704_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2109_combout\);

\RAM1|memRAM~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~296_q\);

\RAM1|memRAM~808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~808_q\);

\RAM1|memRAM~1320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1320_q\);

\RAM1|memRAM~1832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1832_q\);

\RAM1|memRAM~2110\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2110_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1832_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1320_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~808_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~296_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~296_q\,
	datab => \RAM1|ALT_INV_memRAM~808_q\,
	datac => \RAM1|ALT_INV_memRAM~1320_q\,
	datad => \RAM1|ALT_INV_memRAM~1832_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2110_combout\);

\RAM1|memRAM~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~424_q\);

\RAM1|memRAM~936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~936_q\);

\RAM1|memRAM~1448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1448_q\);

\RAM1|memRAM~1960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1960_q\);

\RAM1|memRAM~2111\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2111_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1960_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1448_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~936_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~424_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~424_q\,
	datab => \RAM1|ALT_INV_memRAM~936_q\,
	datac => \RAM1|ALT_INV_memRAM~1448_q\,
	datad => \RAM1|ALT_INV_memRAM~1960_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2111_combout\);

\RAM1|memRAM~2112\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2112_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2111_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2110_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2109_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2108_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2108_combout\,
	datab => \RAM1|ALT_INV_memRAM~2109_combout\,
	datac => \RAM1|ALT_INV_memRAM~2110_combout\,
	datad => \RAM1|ALT_INV_memRAM~2111_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2112_combout\);

\RAM1|memRAM~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~72_q\);

\RAM1|memRAM~584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~584_q\);

\RAM1|memRAM~1096\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1096_q\);

\RAM1|memRAM~1608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1608_q\);

\RAM1|memRAM~2113\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2113_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1608_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1096_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~584_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~72_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~72_q\,
	datab => \RAM1|ALT_INV_memRAM~584_q\,
	datac => \RAM1|ALT_INV_memRAM~1096_q\,
	datad => \RAM1|ALT_INV_memRAM~1608_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2113_combout\);

\RAM1|memRAM~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~200_q\);

\RAM1|memRAM~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~712_q\);

\RAM1|memRAM~1224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1224_q\);

\RAM1|memRAM~1736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1736_q\);

\RAM1|memRAM~2114\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2114_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1736_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1224_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~712_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~200_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~200_q\,
	datab => \RAM1|ALT_INV_memRAM~712_q\,
	datac => \RAM1|ALT_INV_memRAM~1224_q\,
	datad => \RAM1|ALT_INV_memRAM~1736_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2114_combout\);

\RAM1|memRAM~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~328_q\);

\RAM1|memRAM~840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~840_q\);

\RAM1|memRAM~1352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1352_q\);

\RAM1|memRAM~1864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1864_q\);

\RAM1|memRAM~2115\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2115_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1864_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1352_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~840_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~328_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~328_q\,
	datab => \RAM1|ALT_INV_memRAM~840_q\,
	datac => \RAM1|ALT_INV_memRAM~1352_q\,
	datad => \RAM1|ALT_INV_memRAM~1864_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2115_combout\);

\RAM1|memRAM~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~456_q\);

\RAM1|memRAM~968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~968_q\);

\RAM1|memRAM~1480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1480_q\);

\RAM1|memRAM~1992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1992_q\);

\RAM1|memRAM~2116\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2116_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1992_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1480_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~968_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~456_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~456_q\,
	datab => \RAM1|ALT_INV_memRAM~968_q\,
	datac => \RAM1|ALT_INV_memRAM~1480_q\,
	datad => \RAM1|ALT_INV_memRAM~1992_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2116_combout\);

\RAM1|memRAM~2117\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2117_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2116_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2115_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2114_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2113_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2113_combout\,
	datab => \RAM1|ALT_INV_memRAM~2114_combout\,
	datac => \RAM1|ALT_INV_memRAM~2115_combout\,
	datad => \RAM1|ALT_INV_memRAM~2116_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2117_combout\);

\RAM1|memRAM~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~104_q\);

\RAM1|memRAM~616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~616_q\);

\RAM1|memRAM~1128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1128_q\);

\RAM1|memRAM~1640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1640_q\);

\RAM1|memRAM~2118\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2118_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1640_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1128_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~616_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~104_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~104_q\,
	datab => \RAM1|ALT_INV_memRAM~616_q\,
	datac => \RAM1|ALT_INV_memRAM~1128_q\,
	datad => \RAM1|ALT_INV_memRAM~1640_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2118_combout\);

\RAM1|memRAM~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~232_q\);

\RAM1|memRAM~744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~744_q\);

\RAM1|memRAM~1256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1256_q\);

\RAM1|memRAM~1768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1768_q\);

\RAM1|memRAM~2119\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2119_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1768_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1256_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~744_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~232_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~232_q\,
	datab => \RAM1|ALT_INV_memRAM~744_q\,
	datac => \RAM1|ALT_INV_memRAM~1256_q\,
	datad => \RAM1|ALT_INV_memRAM~1768_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2119_combout\);

\RAM1|memRAM~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~360_q\);

\RAM1|memRAM~872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~872_q\);

\RAM1|memRAM~1384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1384_q\);

\RAM1|memRAM~1896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1896_q\);

\RAM1|memRAM~2120\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2120_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1896_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1384_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~872_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~360_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~360_q\,
	datab => \RAM1|ALT_INV_memRAM~872_q\,
	datac => \RAM1|ALT_INV_memRAM~1384_q\,
	datad => \RAM1|ALT_INV_memRAM~1896_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2120_combout\);

\RAM1|memRAM~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~488_q\);

\RAM1|memRAM~1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1000_q\);

\RAM1|memRAM~1512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1512_q\);

\RAM1|memRAM~2024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2024_q\);

\RAM1|memRAM~2121\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2121_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2024_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1512_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1000_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~488_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~488_q\,
	datab => \RAM1|ALT_INV_memRAM~1000_q\,
	datac => \RAM1|ALT_INV_memRAM~1512_q\,
	datad => \RAM1|ALT_INV_memRAM~2024_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2121_combout\);

\RAM1|memRAM~2122\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2122_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2121_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2120_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2119_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2118_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2118_combout\,
	datab => \RAM1|ALT_INV_memRAM~2119_combout\,
	datac => \RAM1|ALT_INV_memRAM~2120_combout\,
	datad => \RAM1|ALT_INV_memRAM~2121_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2122_combout\);

\RAM1|memRAM~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~136_q\);

\RAM1|memRAM~648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~648_q\);

\RAM1|memRAM~1160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1160_q\);

\RAM1|memRAM~1672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1672_q\);

\RAM1|memRAM~2123\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2123_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1672_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1160_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~648_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~136_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~136_q\,
	datab => \RAM1|ALT_INV_memRAM~648_q\,
	datac => \RAM1|ALT_INV_memRAM~1160_q\,
	datad => \RAM1|ALT_INV_memRAM~1672_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2123_combout\);

\RAM1|memRAM~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~264_q\);

\RAM1|memRAM~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~776_q\);

\RAM1|memRAM~1288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1288_q\);

\RAM1|memRAM~1800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1800_q\);

\RAM1|memRAM~2124\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2124_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1800_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1288_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~776_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~264_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~264_q\,
	datab => \RAM1|ALT_INV_memRAM~776_q\,
	datac => \RAM1|ALT_INV_memRAM~1288_q\,
	datad => \RAM1|ALT_INV_memRAM~1800_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2124_combout\);

\RAM1|memRAM~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~392_q\);

\RAM1|memRAM~904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~904_q\);

\RAM1|memRAM~1416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1416_q\);

\RAM1|memRAM~1928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1928_q\);

\RAM1|memRAM~2125\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2125_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1928_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1416_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~904_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~392_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~392_q\,
	datab => \RAM1|ALT_INV_memRAM~904_q\,
	datac => \RAM1|ALT_INV_memRAM~1416_q\,
	datad => \RAM1|ALT_INV_memRAM~1928_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2125_combout\);

\RAM1|memRAM~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~520_q\);

\RAM1|memRAM~1032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1032_q\);

\RAM1|memRAM~1544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1544_q\);

\RAM1|memRAM~2056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[1]~1_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2056_q\);

\RAM1|memRAM~2126\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2126_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2056_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1544_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1032_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~520_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~520_q\,
	datab => \RAM1|ALT_INV_memRAM~1032_q\,
	datac => \RAM1|ALT_INV_memRAM~1544_q\,
	datad => \RAM1|ALT_INV_memRAM~2056_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2126_combout\);

\RAM1|memRAM~2127\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2127_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2126_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2125_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2124_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2123_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2123_combout\,
	datab => \RAM1|ALT_INV_memRAM~2124_combout\,
	datac => \RAM1|ALT_INV_memRAM~2125_combout\,
	datad => \RAM1|ALT_INV_memRAM~2126_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2127_combout\);

\RAM1|memRAM~2128\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2128_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2127_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2122_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2117_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2112_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2112_combout\,
	datab => \RAM1|ALT_INV_memRAM~2117_combout\,
	datac => \RAM1|ALT_INV_memRAM~2122_combout\,
	datad => \RAM1|ALT_INV_memRAM~2127_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2128_combout\);

\MUX_ULA_MEM|saida_MUX[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[1]~1_combout\ = (!\decoderInstru1|OUTPUT[3]~5_combout\ & ((!\decoderInstru1|Equal9~0_combout\) # ((\RAM1|memRAM~2128_combout\)))) # (\decoderInstru1|OUTPUT[3]~5_combout\ & (((\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001111110011101000111111001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	datad => \RAM1|ALT_INV_memRAM~2128_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[1]~1_combout\);

\BANCO_REG|registrador~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[1]~1_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~295_q\);

\BANCO_REG|registrador~1067\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1067_combout\ = ( \ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ ) ) # ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~295_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~295_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1067_combout\);

\BANCO_REG|saidaA[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[1]~1_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1067_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1067_combout\,
	combout => \BANCO_REG|saidaA[1]~1_combout\);

\ULA1|ULA3|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA3|InverterOuNao|saida_MUX[0]~0_combout\ = ( \MUX_FUNCT_OPCODE|saida_MUX[2]~0_combout\ & ( \BANCO_REG|registrador~1073_combout\ & ( !\BANCO_REG|Equal0~0_combout\ $ ((((!\ROM1|memROM~3_combout\ & !\decoderInstru1|OUTPUT~1_combout\)) # 
-- (\decoderInstru1|OUTPUT~2_combout\))) ) ) ) # ( !\MUX_FUNCT_OPCODE|saida_MUX[2]~0_combout\ & ( \BANCO_REG|registrador~1073_combout\ & ( !\BANCO_REG|Equal0~0_combout\ $ (((!\ROM1|memROM~3_combout\) # (\decoderInstru1|OUTPUT~2_combout\))) ) ) ) # ( 
-- \MUX_FUNCT_OPCODE|saida_MUX[2]~0_combout\ & ( !\BANCO_REG|registrador~1073_combout\ & ( (!\decoderInstru1|OUTPUT~2_combout\ & ((\decoderInstru1|OUTPUT~1_combout\) # (\ROM1|memROM~3_combout\))) ) ) ) # ( !\MUX_FUNCT_OPCODE|saida_MUX[2]~0_combout\ & ( 
-- !\BANCO_REG|registrador~1073_combout\ & ( (\ROM1|memROM~3_combout\ & !\decoderInstru1|OUTPUT~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001111110000000001100110010101010110101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \ROM1|ALT_INV_memROM~3_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT~1_combout\,
	datad => \decoderInstru1|ALT_INV_OUTPUT~2_combout\,
	datae => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~0_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1073_combout\,
	combout => \ULA1|ULA3|InverterOuNao|saida_MUX[0]~0_combout\);

\ULA1|ULA3|Somador|saida~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA3|Somador|saida~0_combout\ = !\BANCO_REG|saidaA[2]~2_combout\ $ (((!\decoderInstru1|OUTPUT[4]~0_combout\ & ((!\ULA1|ULA3|InverterOuNao|saida_MUX[0]~0_combout\))) # (\decoderInstru1|OUTPUT[4]~0_combout\ & (!\ROM1|memROM~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111011010010000111101101001000011110110100100001111011010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~9_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[2]~2_combout\,
	datad => \ULA1|ULA3|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA3|Somador|saida~0_combout\);

\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~0_combout\ = ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( ((!\decoderInstru1|OUTPUT[4]~0_combout\ & ((\ULA1|ULA3|InverterOuNao|saida_MUX[0]~0_combout\))) # 
-- (\decoderInstru1|OUTPUT[4]~0_combout\ & (\ROM1|memROM~9_combout\))) # (\BANCO_REG|saidaA[2]~2_combout\) ) ) ) # ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (\BANCO_REG|saidaA[2]~2_combout\ & 
-- ((!\decoderInstru1|OUTPUT[4]~0_combout\ & ((\ULA1|ULA3|InverterOuNao|saida_MUX[0]~0_combout\))) # (\decoderInstru1|OUTPUT[4]~0_combout\ & (\ROM1|memROM~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101000000000000000000011111110111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~9_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[2]~2_combout\,
	datad => \ULA1|ULA3|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~0_combout\);

\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~0_combout\ ) ) # ( !\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~0_combout\ ) ) # ( 
-- \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA3|Somador|saida~0_combout\ $ (((!\ULA1|ULA1|Somador|cOut~combout\ & ((!\BANCO_REG|saidaA[1]~1_combout\) # 
-- (!\ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\))) # (\ULA1|ULA1|Somador|cOut~combout\ & (!\BANCO_REG|saidaA[1]~1_combout\ & !\ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101111110100011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA1|Somador|ALT_INV_cOut~combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[1]~1_combout\,
	datac => \ULA1|ULA2|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ULA1|ULA3|Somador|ALT_INV_saida~0_combout\,
	datae => \ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\);

\RAM1|memRAM~2759\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2759_combout\ = ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2759_combout\);

\RAM1|memRAM~2760\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2760_combout\ = (!\ROM1|memROM~2_combout\ & (\ROM1|memROM~4_combout\ & \RAM1|memRAM~2759_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~2_combout\,
	datab => \ROM1|ALT_INV_memROM~4_combout\,
	datac => \RAM1|ALT_INV_memRAM~2759_combout\,
	combout => \RAM1|memRAM~2760_combout\);

\RAM1|memRAM~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~65_q\);

\RAM1|memRAM~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~97_q\);

\RAM1|memRAM~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~129_q\);

\RAM1|memRAM~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~161_q\);

\RAM1|memRAM~2633\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2633_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~161_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~129_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~97_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~65_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~65_q\,
	datab => \RAM1|ALT_INV_memRAM~97_q\,
	datac => \RAM1|ALT_INV_memRAM~129_q\,
	datad => \RAM1|ALT_INV_memRAM~161_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2633_combout\);

\RAM1|memRAM~577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~577_q\);

\RAM1|memRAM~609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~609_q\);

\RAM1|memRAM~641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~641_q\);

\RAM1|memRAM~673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~673_q\);

\RAM1|memRAM~2634\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2634_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~673_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~641_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~609_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~577_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~577_q\,
	datab => \RAM1|ALT_INV_memRAM~609_q\,
	datac => \RAM1|ALT_INV_memRAM~641_q\,
	datad => \RAM1|ALT_INV_memRAM~673_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2634_combout\);

\RAM1|memRAM~1089\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1089_q\);

\RAM1|memRAM~1121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1121_q\);

\RAM1|memRAM~1153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1153_q\);

\RAM1|memRAM~1185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1185_q\);

\RAM1|memRAM~2635\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2635_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1185_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1153_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1121_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1089_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1089_q\,
	datab => \RAM1|ALT_INV_memRAM~1121_q\,
	datac => \RAM1|ALT_INV_memRAM~1153_q\,
	datad => \RAM1|ALT_INV_memRAM~1185_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2635_combout\);

\RAM1|memRAM~1601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1601_q\);

\RAM1|memRAM~1633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1633_q\);

\RAM1|memRAM~1665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1665_q\);

\RAM1|memRAM~1697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1697_q\);

\RAM1|memRAM~2636\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2636_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1697_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1665_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1633_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1601_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1601_q\,
	datab => \RAM1|ALT_INV_memRAM~1633_q\,
	datac => \RAM1|ALT_INV_memRAM~1665_q\,
	datad => \RAM1|ALT_INV_memRAM~1697_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2636_combout\);

\RAM1|memRAM~2637\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2637_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2636_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2635_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2634_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2633_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2633_combout\,
	datab => \RAM1|ALT_INV_memRAM~2634_combout\,
	datac => \RAM1|ALT_INV_memRAM~2635_combout\,
	datad => \RAM1|ALT_INV_memRAM~2636_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2637_combout\);

\RAM1|memRAM~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~193_q\);

\RAM1|memRAM~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~225_q\);

\RAM1|memRAM~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~257_q\);

\RAM1|memRAM~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~289_q\);

\RAM1|memRAM~2638\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2638_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~289_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~257_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~225_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~193_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~193_q\,
	datab => \RAM1|ALT_INV_memRAM~225_q\,
	datac => \RAM1|ALT_INV_memRAM~257_q\,
	datad => \RAM1|ALT_INV_memRAM~289_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2638_combout\);

\RAM1|memRAM~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~705_q\);

\RAM1|memRAM~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~737_q\);

\RAM1|memRAM~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~769_q\);

\RAM1|memRAM~801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~801_q\);

\RAM1|memRAM~2639\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2639_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~801_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~769_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~737_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~705_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~705_q\,
	datab => \RAM1|ALT_INV_memRAM~737_q\,
	datac => \RAM1|ALT_INV_memRAM~769_q\,
	datad => \RAM1|ALT_INV_memRAM~801_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2639_combout\);

\RAM1|memRAM~1217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1217_q\);

\RAM1|memRAM~1249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1249_q\);

\RAM1|memRAM~1281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1281_q\);

\RAM1|memRAM~1313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1313_q\);

\RAM1|memRAM~2640\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2640_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1313_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1281_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1249_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1217_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1217_q\,
	datab => \RAM1|ALT_INV_memRAM~1249_q\,
	datac => \RAM1|ALT_INV_memRAM~1281_q\,
	datad => \RAM1|ALT_INV_memRAM~1313_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2640_combout\);

\RAM1|memRAM~1729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1729_q\);

\RAM1|memRAM~1761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1761_q\);

\RAM1|memRAM~1793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1793_q\);

\RAM1|memRAM~1825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1825_q\);

\RAM1|memRAM~2641\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2641_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1825_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1793_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1761_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1729_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1729_q\,
	datab => \RAM1|ALT_INV_memRAM~1761_q\,
	datac => \RAM1|ALT_INV_memRAM~1793_q\,
	datad => \RAM1|ALT_INV_memRAM~1825_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2641_combout\);

\RAM1|memRAM~2642\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2642_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2641_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2640_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2639_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2638_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2638_combout\,
	datab => \RAM1|ALT_INV_memRAM~2639_combout\,
	datac => \RAM1|ALT_INV_memRAM~2640_combout\,
	datad => \RAM1|ALT_INV_memRAM~2641_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2642_combout\);

\RAM1|memRAM~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~321_q\);

\RAM1|memRAM~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~353_q\);

\RAM1|memRAM~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~385_q\);

\RAM1|memRAM~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~417_q\);

\RAM1|memRAM~2643\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2643_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~417_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~385_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~353_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~321_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~321_q\,
	datab => \RAM1|ALT_INV_memRAM~353_q\,
	datac => \RAM1|ALT_INV_memRAM~385_q\,
	datad => \RAM1|ALT_INV_memRAM~417_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2643_combout\);

\RAM1|memRAM~833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~833_q\);

\RAM1|memRAM~865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~865_q\);

\RAM1|memRAM~897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~897_q\);

\RAM1|memRAM~929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~929_q\);

\RAM1|memRAM~2644\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2644_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~929_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~897_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~865_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~833_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~833_q\,
	datab => \RAM1|ALT_INV_memRAM~865_q\,
	datac => \RAM1|ALT_INV_memRAM~897_q\,
	datad => \RAM1|ALT_INV_memRAM~929_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2644_combout\);

\RAM1|memRAM~1345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1345_q\);

\RAM1|memRAM~1377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1377_q\);

\RAM1|memRAM~1409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1409_q\);

\RAM1|memRAM~1441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1441_q\);

\RAM1|memRAM~2645\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2645_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1441_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1409_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1377_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1345_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1345_q\,
	datab => \RAM1|ALT_INV_memRAM~1377_q\,
	datac => \RAM1|ALT_INV_memRAM~1409_q\,
	datad => \RAM1|ALT_INV_memRAM~1441_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2645_combout\);

\RAM1|memRAM~1857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1857_q\);

\RAM1|memRAM~1889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1889_q\);

\RAM1|memRAM~1921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1921_q\);

\RAM1|memRAM~1953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1953_q\);

\RAM1|memRAM~2646\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2646_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1953_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1921_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1889_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1857_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1857_q\,
	datab => \RAM1|ALT_INV_memRAM~1889_q\,
	datac => \RAM1|ALT_INV_memRAM~1921_q\,
	datad => \RAM1|ALT_INV_memRAM~1953_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2646_combout\);

\RAM1|memRAM~2647\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2647_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2646_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2645_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2644_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2643_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2643_combout\,
	datab => \RAM1|ALT_INV_memRAM~2644_combout\,
	datac => \RAM1|ALT_INV_memRAM~2645_combout\,
	datad => \RAM1|ALT_INV_memRAM~2646_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2647_combout\);

\RAM1|memRAM~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~449_q\);

\RAM1|memRAM~961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~961_q\);

\RAM1|memRAM~1473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1473_q\);

\RAM1|memRAM~1985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1985_q\);

\RAM1|memRAM~2648\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2648_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1985_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1473_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~961_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~449_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~449_q\,
	datab => \RAM1|ALT_INV_memRAM~961_q\,
	datac => \RAM1|ALT_INV_memRAM~1473_q\,
	datad => \RAM1|ALT_INV_memRAM~1985_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2648_combout\);

\RAM1|memRAM~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~481_q\);

\RAM1|memRAM~993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~993_q\);

\RAM1|memRAM~1505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1505_q\);

\RAM1|memRAM~2017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2017_q\);

\RAM1|memRAM~2649\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2649_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2017_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1505_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~993_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~481_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~481_q\,
	datab => \RAM1|ALT_INV_memRAM~993_q\,
	datac => \RAM1|ALT_INV_memRAM~1505_q\,
	datad => \RAM1|ALT_INV_memRAM~2017_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2649_combout\);

\RAM1|memRAM~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~513_q\);

\RAM1|memRAM~1025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1025_q\);

\RAM1|memRAM~1537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1537_q\);

\RAM1|memRAM~2049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2049_q\);

\RAM1|memRAM~2650\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2650_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2049_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1537_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1025_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~513_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~513_q\,
	datab => \RAM1|ALT_INV_memRAM~1025_q\,
	datac => \RAM1|ALT_INV_memRAM~1537_q\,
	datad => \RAM1|ALT_INV_memRAM~2049_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2650_combout\);

\RAM1|memRAM~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~545_q\);

\RAM1|memRAM~1057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1057_q\);

\RAM1|memRAM~1569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1569_q\);

\RAM1|memRAM~2081\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[26]~25_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2081_q\);

\RAM1|memRAM~2651\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2651_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2081_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1569_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1057_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~545_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~545_q\,
	datab => \RAM1|ALT_INV_memRAM~1057_q\,
	datac => \RAM1|ALT_INV_memRAM~1569_q\,
	datad => \RAM1|ALT_INV_memRAM~2081_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2651_combout\);

\RAM1|memRAM~2652\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2652_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2651_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2650_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2649_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2648_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2648_combout\,
	datab => \RAM1|ALT_INV_memRAM~2649_combout\,
	datac => \RAM1|ALT_INV_memRAM~2650_combout\,
	datad => \RAM1|ALT_INV_memRAM~2651_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2652_combout\);

\RAM1|memRAM~2653\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2653_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2652_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2647_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2642_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2637_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2637_combout\,
	datab => \RAM1|ALT_INV_memRAM~2642_combout\,
	datac => \RAM1|ALT_INV_memRAM~2647_combout\,
	datad => \RAM1|ALT_INV_memRAM~2652_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2653_combout\);

\MUX_ULA_MEM|saida_MUX[26]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[26]~27_combout\ = (\decoderInstru1|Equal9~0_combout\ & !\RAM1|memRAM~2653_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \RAM1|ALT_INV_memRAM~2653_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[26]~27_combout\);

\MUX_ULA_MEM|saida_MUX[26]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[26]~28_combout\ = ( \decoderInstru1|OUTPUT[3]~5_combout\ & ( \MUX_ULA_MEM|saida_MUX[26]~27_combout\ & ( ((\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA26|Somador|cOut~combout\ $ (\ULA1|ULA27|Somador|saida~0_combout\)))) 
-- # (\ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0_combout\) ) ) ) # ( \decoderInstru1|OUTPUT[3]~5_combout\ & ( !\MUX_ULA_MEM|saida_MUX[26]~27_combout\ & ( ((\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA26|Somador|cOut~combout\ $ 
-- (\ULA1|ULA27|Somador|saida~0_combout\)))) # (\ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0_combout\) ) ) ) # ( !\decoderInstru1|OUTPUT[3]~5_combout\ & ( !\MUX_ULA_MEM|saida_MUX[26]~27_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000010011111111100000000000000000000100111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA26|Somador|ALT_INV_cOut~combout\,
	datab => \ULA1|ULA27|Somador|ALT_INV_saida~0_combout\,
	datac => \ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \ULA1|ULA27|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	dataf => \MUX_ULA_MEM|ALT_INV_saida_MUX[26]~27_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[26]~28_combout\);

\BANCO_REG|registrador~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[26]~28_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~320_q\);

\BANCO_REG|registrador~1192\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1192_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~320_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~320_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1192_combout\);

\BANCO_REG|saidaA[26]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[26]~26_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1192_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1192_combout\,
	combout => \BANCO_REG|saidaA[26]~26_combout\);

\BANCO_REG|registrador~1198\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1198_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~321_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~321_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1198_combout\);

\BANCO_REG|saidaB[27]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[27]~26_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1198_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1198_combout\,
	combout => \BANCO_REG|saidaB[27]~26_combout\);

\ULA1|ULA28|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[27]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaB[27]~26_combout\,
	combout => \ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\);

\ULA1|ULA28|Somador|saida~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA28|Somador|saida~0_combout\ = !\BANCO_REG|saidaA[27]~27_combout\ $ (!\ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[27]~27_combout\,
	datab => \ULA1|ULA28|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA28|Somador|saida~0_combout\);

\ULA1|ULA28|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA28|MuxOperacao|MUX_OUT[0]~0_combout\ = (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((!\BANCO_REG|saidaA[27]~27_combout\ & (\ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\ & \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\)) # 
-- (\BANCO_REG|saidaA[27]~27_combout\ & ((\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\) # (\ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001110000000100000111000000010000011100000001000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[27]~27_combout\,
	datab => \ULA1|ULA28|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA28|MuxOperacao|MUX_OUT[0]~0_combout\);

\ULA1|ULA28|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA28|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA28|MuxOperacao|MUX_OUT[0]~0_combout\ ) ) # ( !\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA28|MuxOperacao|MUX_OUT[0]~0_combout\ ) ) # 
-- ( \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA28|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA28|Somador|saida~0_combout\ $ (((!\ULA1|ULA26|Somador|cOut~combout\ & (!\BANCO_REG|saidaA[26]~26_combout\ & 
-- !\ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\)) # (\ULA1|ULA26|Somador|cOut~combout\ & ((!\BANCO_REG|saidaA[26]~26_combout\) # (!\ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001010111101010011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA26|Somador|ALT_INV_cOut~combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[26]~26_combout\,
	datac => \ULA1|ULA27|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ULA1|ULA28|Somador|ALT_INV_saida~0_combout\,
	datae => \ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA28|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \ULA1|ULA28|MuxOperacao|MUX_OUT[0]~1_combout\);

\RAM1|memRAM~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~66_q\);

\RAM1|memRAM~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~194_q\);

\RAM1|memRAM~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~322_q\);

\RAM1|memRAM~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~450_q\);

\RAM1|memRAM~2654\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2654_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~450_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~322_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~194_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~66_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~66_q\,
	datab => \RAM1|ALT_INV_memRAM~194_q\,
	datac => \RAM1|ALT_INV_memRAM~322_q\,
	datad => \RAM1|ALT_INV_memRAM~450_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2654_combout\);

\RAM1|memRAM~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~98_q\);

\RAM1|memRAM~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~226_q\);

\RAM1|memRAM~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~354_q\);

\RAM1|memRAM~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~482_q\);

\RAM1|memRAM~2655\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2655_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~482_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~354_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~226_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~98_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~98_q\,
	datab => \RAM1|ALT_INV_memRAM~226_q\,
	datac => \RAM1|ALT_INV_memRAM~354_q\,
	datad => \RAM1|ALT_INV_memRAM~482_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2655_combout\);

\RAM1|memRAM~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~130_q\);

\RAM1|memRAM~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~258_q\);

\RAM1|memRAM~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~386_q\);

\RAM1|memRAM~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~514_q\);

\RAM1|memRAM~2656\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2656_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~514_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~386_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~258_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~130_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~130_q\,
	datab => \RAM1|ALT_INV_memRAM~258_q\,
	datac => \RAM1|ALT_INV_memRAM~386_q\,
	datad => \RAM1|ALT_INV_memRAM~514_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2656_combout\);

\RAM1|memRAM~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~162_q\);

\RAM1|memRAM~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~290_q\);

\RAM1|memRAM~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~418_q\);

\RAM1|memRAM~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~546_q\);

\RAM1|memRAM~2657\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2657_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~546_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~418_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~290_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~162_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~162_q\,
	datab => \RAM1|ALT_INV_memRAM~290_q\,
	datac => \RAM1|ALT_INV_memRAM~418_q\,
	datad => \RAM1|ALT_INV_memRAM~546_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2657_combout\);

\RAM1|memRAM~2658\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2658_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2657_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2656_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2655_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2654_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2654_combout\,
	datab => \RAM1|ALT_INV_memRAM~2655_combout\,
	datac => \RAM1|ALT_INV_memRAM~2656_combout\,
	datad => \RAM1|ALT_INV_memRAM~2657_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2658_combout\);

\RAM1|memRAM~578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~578_q\);

\RAM1|memRAM~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~706_q\);

\RAM1|memRAM~834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~834_q\);

\RAM1|memRAM~962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~962_q\);

\RAM1|memRAM~2659\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2659_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~962_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~834_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~706_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~578_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~578_q\,
	datab => \RAM1|ALT_INV_memRAM~706_q\,
	datac => \RAM1|ALT_INV_memRAM~834_q\,
	datad => \RAM1|ALT_INV_memRAM~962_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2659_combout\);

\RAM1|memRAM~610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~610_q\);

\RAM1|memRAM~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~738_q\);

\RAM1|memRAM~866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~866_q\);

\RAM1|memRAM~994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~994_q\);

\RAM1|memRAM~2660\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2660_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~994_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~866_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~738_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~610_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~610_q\,
	datab => \RAM1|ALT_INV_memRAM~738_q\,
	datac => \RAM1|ALT_INV_memRAM~866_q\,
	datad => \RAM1|ALT_INV_memRAM~994_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2660_combout\);

\RAM1|memRAM~642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~642_q\);

\RAM1|memRAM~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~770_q\);

\RAM1|memRAM~898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~898_q\);

\RAM1|memRAM~1026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1026_q\);

\RAM1|memRAM~2661\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2661_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1026_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~898_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~770_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~642_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~642_q\,
	datab => \RAM1|ALT_INV_memRAM~770_q\,
	datac => \RAM1|ALT_INV_memRAM~898_q\,
	datad => \RAM1|ALT_INV_memRAM~1026_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2661_combout\);

\RAM1|memRAM~674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~674_q\);

\RAM1|memRAM~802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~802_q\);

\RAM1|memRAM~930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~930_q\);

\RAM1|memRAM~1058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1058_q\);

\RAM1|memRAM~2662\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2662_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1058_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~930_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~802_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~674_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~674_q\,
	datab => \RAM1|ALT_INV_memRAM~802_q\,
	datac => \RAM1|ALT_INV_memRAM~930_q\,
	datad => \RAM1|ALT_INV_memRAM~1058_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2662_combout\);

\RAM1|memRAM~2663\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2663_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2662_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2661_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2660_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2659_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2659_combout\,
	datab => \RAM1|ALT_INV_memRAM~2660_combout\,
	datac => \RAM1|ALT_INV_memRAM~2661_combout\,
	datad => \RAM1|ALT_INV_memRAM~2662_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2663_combout\);

\RAM1|memRAM~1090\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1090_q\);

\RAM1|memRAM~1122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1122_q\);

\RAM1|memRAM~1154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1154_q\);

\RAM1|memRAM~1186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1186_q\);

\RAM1|memRAM~2664\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2664_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1186_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1154_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1122_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1090_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1090_q\,
	datab => \RAM1|ALT_INV_memRAM~1122_q\,
	datac => \RAM1|ALT_INV_memRAM~1154_q\,
	datad => \RAM1|ALT_INV_memRAM~1186_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2664_combout\);

\RAM1|memRAM~1218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1218_q\);

\RAM1|memRAM~1250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1250_q\);

\RAM1|memRAM~1282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1282_q\);

\RAM1|memRAM~1314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1314_q\);

\RAM1|memRAM~2665\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2665_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1314_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1282_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1250_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1218_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1218_q\,
	datab => \RAM1|ALT_INV_memRAM~1250_q\,
	datac => \RAM1|ALT_INV_memRAM~1282_q\,
	datad => \RAM1|ALT_INV_memRAM~1314_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2665_combout\);

\RAM1|memRAM~1346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1346_q\);

\RAM1|memRAM~1378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1378_q\);

\RAM1|memRAM~1410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1410_q\);

\RAM1|memRAM~1442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1442_q\);

\RAM1|memRAM~2666\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2666_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1442_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1410_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1378_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1346_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1346_q\,
	datab => \RAM1|ALT_INV_memRAM~1378_q\,
	datac => \RAM1|ALT_INV_memRAM~1410_q\,
	datad => \RAM1|ALT_INV_memRAM~1442_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2666_combout\);

\RAM1|memRAM~1474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1474_q\);

\RAM1|memRAM~1506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1506_q\);

\RAM1|memRAM~1538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1538_q\);

\RAM1|memRAM~1570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1570_q\);

\RAM1|memRAM~2667\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2667_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1570_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1538_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1506_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1474_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1474_q\,
	datab => \RAM1|ALT_INV_memRAM~1506_q\,
	datac => \RAM1|ALT_INV_memRAM~1538_q\,
	datad => \RAM1|ALT_INV_memRAM~1570_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2667_combout\);

\RAM1|memRAM~2668\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2668_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2667_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2666_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2665_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2664_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2664_combout\,
	datab => \RAM1|ALT_INV_memRAM~2665_combout\,
	datac => \RAM1|ALT_INV_memRAM~2666_combout\,
	datad => \RAM1|ALT_INV_memRAM~2667_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2668_combout\);

\RAM1|memRAM~1602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1602_q\);

\RAM1|memRAM~1730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1730_q\);

\RAM1|memRAM~1858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1858_q\);

\RAM1|memRAM~1986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1986_q\);

\RAM1|memRAM~2669\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2669_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1986_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1858_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1730_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1602_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1602_q\,
	datab => \RAM1|ALT_INV_memRAM~1730_q\,
	datac => \RAM1|ALT_INV_memRAM~1858_q\,
	datad => \RAM1|ALT_INV_memRAM~1986_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2669_combout\);

\RAM1|memRAM~1634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1634_q\);

\RAM1|memRAM~1762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1762_q\);

\RAM1|memRAM~1890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1890_q\);

\RAM1|memRAM~2018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2018_q\);

\RAM1|memRAM~2670\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2670_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2018_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1890_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1762_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1634_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1634_q\,
	datab => \RAM1|ALT_INV_memRAM~1762_q\,
	datac => \RAM1|ALT_INV_memRAM~1890_q\,
	datad => \RAM1|ALT_INV_memRAM~2018_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2670_combout\);

\RAM1|memRAM~1666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1666_q\);

\RAM1|memRAM~1794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1794_q\);

\RAM1|memRAM~1922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1922_q\);

\RAM1|memRAM~2050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2050_q\);

\RAM1|memRAM~2671\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2671_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2050_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1922_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1794_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1666_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1666_q\,
	datab => \RAM1|ALT_INV_memRAM~1794_q\,
	datac => \RAM1|ALT_INV_memRAM~1922_q\,
	datad => \RAM1|ALT_INV_memRAM~2050_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2671_combout\);

\RAM1|memRAM~1698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1698_q\);

\RAM1|memRAM~1826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1826_q\);

\RAM1|memRAM~1954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1954_q\);

\RAM1|memRAM~2082\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[27]~26_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2082_q\);

\RAM1|memRAM~2672\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2672_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2082_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1954_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1826_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1698_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1698_q\,
	datab => \RAM1|ALT_INV_memRAM~1826_q\,
	datac => \RAM1|ALT_INV_memRAM~1954_q\,
	datad => \RAM1|ALT_INV_memRAM~2082_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2672_combout\);

\RAM1|memRAM~2673\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2673_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2672_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2671_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2670_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2669_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2669_combout\,
	datab => \RAM1|ALT_INV_memRAM~2670_combout\,
	datac => \RAM1|ALT_INV_memRAM~2671_combout\,
	datad => \RAM1|ALT_INV_memRAM~2672_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2673_combout\);

\RAM1|memRAM~2674\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2674_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2673_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2668_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2663_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2658_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2658_combout\,
	datab => \RAM1|ALT_INV_memRAM~2663_combout\,
	datac => \RAM1|ALT_INV_memRAM~2668_combout\,
	datad => \RAM1|ALT_INV_memRAM~2673_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2674_combout\);

\MUX_ULA_MEM|saida_MUX[27]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[27]~29_combout\ = (!\decoderInstru1|OUTPUT[3]~5_combout\ & ((!\decoderInstru1|Equal9~0_combout\) # ((\RAM1|memRAM~2674_combout\)))) # (\decoderInstru1|OUTPUT[3]~5_combout\ & (((\ULA1|ULA28|MuxOperacao|MUX_OUT[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001111110011101000111111001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA28|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	datad => \RAM1|ALT_INV_memRAM~2674_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[27]~29_combout\);

\BANCO_REG|registrador~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[27]~29_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~321_q\);

\BANCO_REG|registrador~1197\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1197_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~321_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~321_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1197_combout\);

\BANCO_REG|saidaA[27]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[27]~27_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1197_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1197_combout\,
	combout => \BANCO_REG|saidaA[27]~27_combout\);

\ULA1|ULA28|Somador|cOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA28|Somador|cOut~combout\ = ( \ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\ & ( ((!\ULA1|ULA26|Somador|cOut~combout\ & ((\ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[26]~26_combout\))) # 
-- (\ULA1|ULA26|Somador|cOut~combout\ & (\BANCO_REG|saidaA[26]~26_combout\ & \ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\))) # (\BANCO_REG|saidaA[27]~27_combout\) ) ) # ( !\ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\ & ( 
-- (\BANCO_REG|saidaA[27]~27_combout\ & ((!\ULA1|ULA26|Somador|cOut~combout\ & ((\ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[26]~26_combout\))) # (\ULA1|ULA26|Somador|cOut~combout\ & (\BANCO_REG|saidaA[26]~26_combout\ & 
-- \ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101011001010111111111100000000001010110010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA26|Somador|ALT_INV_cOut~combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[26]~26_combout\,
	datac => \ULA1|ULA27|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \BANCO_REG|ALT_INV_saidaA[27]~27_combout\,
	datae => \ULA1|ULA28|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA28|Somador|cOut~combout\);

\BANCO_REG|registrador~1203\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1203_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~322_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~322_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1203_combout\);

\BANCO_REG|saidaB[28]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[28]~27_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1203_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1203_combout\,
	combout => \BANCO_REG|saidaB[28]~27_combout\);

\ULA1|ULA29|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[28]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaB[28]~27_combout\,
	combout => \ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\);

\ULA1|ULA29|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA29|MuxOperacao|MUX_OUT[0]~0_combout\ = (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((!\BANCO_REG|saidaA[28]~28_combout\ & (\ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\ & \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\)) # 
-- (\BANCO_REG|saidaA[28]~28_combout\ & ((\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\) # (\ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001110000000100000111000000010000011100000001000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[28]~28_combout\,
	datab => \ULA1|ULA29|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA29|MuxOperacao|MUX_OUT[0]~0_combout\);

\RAM1|memRAM~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~67_q\);

\RAM1|memRAM~579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~579_q\);

\RAM1|memRAM~1091\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1091_q\);

\RAM1|memRAM~1603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1603_q\);

\RAM1|memRAM~2675\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2675_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1603_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1091_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~579_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~67_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~67_q\,
	datab => \RAM1|ALT_INV_memRAM~579_q\,
	datac => \RAM1|ALT_INV_memRAM~1091_q\,
	datad => \RAM1|ALT_INV_memRAM~1603_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2675_combout\);

\RAM1|memRAM~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~195_q\);

\RAM1|memRAM~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~707_q\);

\RAM1|memRAM~1219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1219_q\);

\RAM1|memRAM~1731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1731_q\);

\RAM1|memRAM~2676\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2676_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1731_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1219_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~707_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~195_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~195_q\,
	datab => \RAM1|ALT_INV_memRAM~707_q\,
	datac => \RAM1|ALT_INV_memRAM~1219_q\,
	datad => \RAM1|ALT_INV_memRAM~1731_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2676_combout\);

\RAM1|memRAM~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~323_q\);

\RAM1|memRAM~835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~835_q\);

\RAM1|memRAM~1347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1347_q\);

\RAM1|memRAM~1859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1859_q\);

\RAM1|memRAM~2677\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2677_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1859_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1347_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~835_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~323_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~323_q\,
	datab => \RAM1|ALT_INV_memRAM~835_q\,
	datac => \RAM1|ALT_INV_memRAM~1347_q\,
	datad => \RAM1|ALT_INV_memRAM~1859_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2677_combout\);

\RAM1|memRAM~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~451_q\);

\RAM1|memRAM~963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~963_q\);

\RAM1|memRAM~1475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1475_q\);

\RAM1|memRAM~1987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1987_q\);

\RAM1|memRAM~2678\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2678_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1987_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1475_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~963_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~451_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~451_q\,
	datab => \RAM1|ALT_INV_memRAM~963_q\,
	datac => \RAM1|ALT_INV_memRAM~1475_q\,
	datad => \RAM1|ALT_INV_memRAM~1987_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2678_combout\);

\RAM1|memRAM~2679\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2679_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2678_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2677_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2676_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2675_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2675_combout\,
	datab => \RAM1|ALT_INV_memRAM~2676_combout\,
	datac => \RAM1|ALT_INV_memRAM~2677_combout\,
	datad => \RAM1|ALT_INV_memRAM~2678_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2679_combout\);

\RAM1|memRAM~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~99_q\);

\RAM1|memRAM~611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~611_q\);

\RAM1|memRAM~1123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1123_q\);

\RAM1|memRAM~1635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1635_q\);

\RAM1|memRAM~2680\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2680_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1635_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1123_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~611_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~99_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~99_q\,
	datab => \RAM1|ALT_INV_memRAM~611_q\,
	datac => \RAM1|ALT_INV_memRAM~1123_q\,
	datad => \RAM1|ALT_INV_memRAM~1635_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2680_combout\);

\RAM1|memRAM~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~227_q\);

\RAM1|memRAM~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~739_q\);

\RAM1|memRAM~1251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1251_q\);

\RAM1|memRAM~1763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1763_q\);

\RAM1|memRAM~2681\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2681_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1763_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1251_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~739_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~227_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~227_q\,
	datab => \RAM1|ALT_INV_memRAM~739_q\,
	datac => \RAM1|ALT_INV_memRAM~1251_q\,
	datad => \RAM1|ALT_INV_memRAM~1763_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2681_combout\);

\RAM1|memRAM~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~355_q\);

\RAM1|memRAM~867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~867_q\);

\RAM1|memRAM~1379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1379_q\);

\RAM1|memRAM~1891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1891_q\);

\RAM1|memRAM~2682\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2682_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1891_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1379_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~867_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~355_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~355_q\,
	datab => \RAM1|ALT_INV_memRAM~867_q\,
	datac => \RAM1|ALT_INV_memRAM~1379_q\,
	datad => \RAM1|ALT_INV_memRAM~1891_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2682_combout\);

\RAM1|memRAM~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~483_q\);

\RAM1|memRAM~995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~995_q\);

\RAM1|memRAM~1507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1507_q\);

\RAM1|memRAM~2019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2019_q\);

\RAM1|memRAM~2683\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2683_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2019_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1507_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~995_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~483_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~483_q\,
	datab => \RAM1|ALT_INV_memRAM~995_q\,
	datac => \RAM1|ALT_INV_memRAM~1507_q\,
	datad => \RAM1|ALT_INV_memRAM~2019_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2683_combout\);

\RAM1|memRAM~2684\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2684_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2683_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2682_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2681_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2680_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2680_combout\,
	datab => \RAM1|ALT_INV_memRAM~2681_combout\,
	datac => \RAM1|ALT_INV_memRAM~2682_combout\,
	datad => \RAM1|ALT_INV_memRAM~2683_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2684_combout\);

\RAM1|memRAM~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~131_q\);

\RAM1|memRAM~643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~643_q\);

\RAM1|memRAM~1155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1155_q\);

\RAM1|memRAM~1667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1667_q\);

\RAM1|memRAM~2685\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2685_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1667_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1155_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~643_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~131_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~131_q\,
	datab => \RAM1|ALT_INV_memRAM~643_q\,
	datac => \RAM1|ALT_INV_memRAM~1155_q\,
	datad => \RAM1|ALT_INV_memRAM~1667_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2685_combout\);

\RAM1|memRAM~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~259_q\);

\RAM1|memRAM~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~771_q\);

\RAM1|memRAM~1283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1283_q\);

\RAM1|memRAM~1795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1795_q\);

\RAM1|memRAM~2686\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2686_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1795_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1283_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~771_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~259_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~259_q\,
	datab => \RAM1|ALT_INV_memRAM~771_q\,
	datac => \RAM1|ALT_INV_memRAM~1283_q\,
	datad => \RAM1|ALT_INV_memRAM~1795_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2686_combout\);

\RAM1|memRAM~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~387_q\);

\RAM1|memRAM~899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~899_q\);

\RAM1|memRAM~1411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1411_q\);

\RAM1|memRAM~1923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1923_q\);

\RAM1|memRAM~2687\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2687_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1923_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1411_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~899_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~387_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~387_q\,
	datab => \RAM1|ALT_INV_memRAM~899_q\,
	datac => \RAM1|ALT_INV_memRAM~1411_q\,
	datad => \RAM1|ALT_INV_memRAM~1923_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2687_combout\);

\RAM1|memRAM~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~515_q\);

\RAM1|memRAM~1027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1027_q\);

\RAM1|memRAM~1539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1539_q\);

\RAM1|memRAM~2051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2051_q\);

\RAM1|memRAM~2688\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2688_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2051_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1539_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1027_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~515_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~515_q\,
	datab => \RAM1|ALT_INV_memRAM~1027_q\,
	datac => \RAM1|ALT_INV_memRAM~1539_q\,
	datad => \RAM1|ALT_INV_memRAM~2051_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2688_combout\);

\RAM1|memRAM~2689\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2689_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2688_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2687_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2686_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2685_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2685_combout\,
	datab => \RAM1|ALT_INV_memRAM~2686_combout\,
	datac => \RAM1|ALT_INV_memRAM~2687_combout\,
	datad => \RAM1|ALT_INV_memRAM~2688_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2689_combout\);

\RAM1|memRAM~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~163_q\);

\RAM1|memRAM~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~291_q\);

\RAM1|memRAM~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~419_q\);

\RAM1|memRAM~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~547_q\);

\RAM1|memRAM~2690\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2690_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~547_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~419_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~291_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~163_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~163_q\,
	datab => \RAM1|ALT_INV_memRAM~291_q\,
	datac => \RAM1|ALT_INV_memRAM~419_q\,
	datad => \RAM1|ALT_INV_memRAM~547_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2690_combout\);

\RAM1|memRAM~675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~675_q\);

\RAM1|memRAM~803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~803_q\);

\RAM1|memRAM~931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~931_q\);

\RAM1|memRAM~1059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1059_q\);

\RAM1|memRAM~2691\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2691_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1059_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~931_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~803_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~675_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~675_q\,
	datab => \RAM1|ALT_INV_memRAM~803_q\,
	datac => \RAM1|ALT_INV_memRAM~931_q\,
	datad => \RAM1|ALT_INV_memRAM~1059_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2691_combout\);

\RAM1|memRAM~1187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1187_q\);

\RAM1|memRAM~1315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1315_q\);

\RAM1|memRAM~1443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1443_q\);

\RAM1|memRAM~1571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1571_q\);

\RAM1|memRAM~2692\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2692_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1571_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1443_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1315_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1187_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1187_q\,
	datab => \RAM1|ALT_INV_memRAM~1315_q\,
	datac => \RAM1|ALT_INV_memRAM~1443_q\,
	datad => \RAM1|ALT_INV_memRAM~1571_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2692_combout\);

\RAM1|memRAM~1699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1699_q\);

\RAM1|memRAM~1827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1827_q\);

\RAM1|memRAM~1955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1955_q\);

\RAM1|memRAM~2083\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[28]~27_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2083_q\);

\RAM1|memRAM~2693\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2693_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2083_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1955_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1827_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1699_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1699_q\,
	datab => \RAM1|ALT_INV_memRAM~1827_q\,
	datac => \RAM1|ALT_INV_memRAM~1955_q\,
	datad => \RAM1|ALT_INV_memRAM~2083_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2693_combout\);

\RAM1|memRAM~2694\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2694_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2693_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2692_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2691_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2690_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2690_combout\,
	datab => \RAM1|ALT_INV_memRAM~2691_combout\,
	datac => \RAM1|ALT_INV_memRAM~2692_combout\,
	datad => \RAM1|ALT_INV_memRAM~2693_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2694_combout\);

\RAM1|memRAM~2695\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2695_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2694_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2689_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2684_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2679_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2679_combout\,
	datab => \RAM1|ALT_INV_memRAM~2684_combout\,
	datac => \RAM1|ALT_INV_memRAM~2689_combout\,
	datad => \RAM1|ALT_INV_memRAM~2694_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2695_combout\);

\MUX_ULA_MEM|saida_MUX[28]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[28]~30_combout\ = (\decoderInstru1|Equal9~0_combout\ & !\RAM1|memRAM~2695_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \RAM1|ALT_INV_memRAM~2695_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[28]~30_combout\);

\MUX_ULA_MEM|saida_MUX[28]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[28]~31_combout\ = ( \decoderInstru1|OUTPUT[3]~5_combout\ & ( \MUX_ULA_MEM|saida_MUX[28]~30_combout\ & ( ((\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA28|Somador|cOut~combout\ $ 
-- (!\ULA1|ULA29|Somador|saida~0_combout\)))) # (\ULA1|ULA29|MuxOperacao|MUX_OUT[0]~0_combout\) ) ) ) # ( \decoderInstru1|OUTPUT[3]~5_combout\ & ( !\MUX_ULA_MEM|saida_MUX[28]~30_combout\ & ( ((\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & 
-- (!\ULA1|ULA28|Somador|cOut~combout\ $ (!\ULA1|ULA29|Somador|saida~0_combout\)))) # (\ULA1|ULA29|MuxOperacao|MUX_OUT[0]~0_combout\) ) ) ) # ( !\decoderInstru1|OUTPUT[3]~5_combout\ & ( !\MUX_ULA_MEM|saida_MUX[28]~30_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000001101111111100000000000000000000011011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA28|Somador|ALT_INV_cOut~combout\,
	datab => \ULA1|ULA29|Somador|ALT_INV_saida~0_combout\,
	datac => \ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \ULA1|ULA29|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	dataf => \MUX_ULA_MEM|ALT_INV_saida_MUX[28]~30_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[28]~31_combout\);

\BANCO_REG|registrador~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[28]~31_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~322_q\);

\BANCO_REG|registrador~1202\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1202_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~322_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~322_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1202_combout\);

\BANCO_REG|saidaA[28]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[28]~28_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1202_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1202_combout\,
	combout => \BANCO_REG|saidaA[28]~28_combout\);

\ULA1|ULA29|Somador|saida~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA29|Somador|saida~0_combout\ = !\BANCO_REG|saidaA[28]~28_combout\ $ (!\ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[28]~28_combout\,
	datab => \ULA1|ULA29|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA29|Somador|saida~0_combout\);

\ULA1|ULA29|MuxOperacao|MUX_OUT[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA29|MuxOperacao|MUX_OUT[0]~2_combout\ = ( \BANCO_REG|saidaA[27]~27_combout\ & ( \ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ULA1|ULA29|Somador|saida~0_combout\ & \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\) ) ) ) # ( 
-- !\BANCO_REG|saidaA[27]~27_combout\ & ( \ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\ & ( (\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & ((!\ULA1|ULA29|Somador|saida~0_combout\ & ((\ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- (\BANCO_REG|saidaA[26]~26_combout\))) # (\ULA1|ULA29|Somador|saida~0_combout\ & ((!\BANCO_REG|saidaA[26]~26_combout\) # (!\ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\))))) ) ) ) # ( \BANCO_REG|saidaA[27]~27_combout\ & ( 
-- !\ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\ & ( (\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & ((!\ULA1|ULA29|Somador|saida~0_combout\ & ((\ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[26]~26_combout\))) # 
-- (\ULA1|ULA29|Somador|saida~0_combout\ & ((!\BANCO_REG|saidaA[26]~26_combout\) # (!\ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\))))) ) ) ) # ( !\BANCO_REG|saidaA[27]~27_combout\ & ( !\ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\ & ( 
-- (\ULA1|ULA29|Somador|saida~0_combout\ & \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100110011001000010011001100100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA29|Somador|ALT_INV_saida~0_combout\,
	datab => \ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[26]~26_combout\,
	datad => \ULA1|ULA27|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \BANCO_REG|ALT_INV_saidaA[27]~27_combout\,
	dataf => \ULA1|ULA28|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA29|MuxOperacao|MUX_OUT[0]~2_combout\);

\ULA1|ULA29|MuxOperacao|MUX_OUT[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA29|MuxOperacao|MUX_OUT[0]~3_combout\ = (!\BANCO_REG|saidaA[26]~26_combout\ & (\ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\ & (!\BANCO_REG|saidaA[27]~27_combout\ $ (!\ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\)))) # 
-- (\BANCO_REG|saidaA[26]~26_combout\ & (!\ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\ & (!\BANCO_REG|saidaA[27]~27_combout\ $ (!\ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011001100000000001100110000000000110011000000000011001100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[26]~26_combout\,
	datab => \ULA1|ULA27|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[27]~27_combout\,
	datad => \ULA1|ULA28|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA29|MuxOperacao|MUX_OUT[0]~3_combout\);

\ULA1|ULA29|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA29|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \ULA1|ULA29|MuxOperacao|MUX_OUT[0]~3_combout\ & ( ((\ULA1|ULA29|MuxOperacao|MUX_OUT[0]~2_combout\ & (!\ULA1|ULA29|Somador|saida~0_combout\ $ (\ULA1|ULA26|Somador|cOut~combout\)))) # 
-- (\ULA1|ULA29|MuxOperacao|MUX_OUT[0]~0_combout\) ) ) # ( !\ULA1|ULA29|MuxOperacao|MUX_OUT[0]~3_combout\ & ( (\ULA1|ULA29|MuxOperacao|MUX_OUT[0]~2_combout\) # (\ULA1|ULA29|MuxOperacao|MUX_OUT[0]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111011011100110011111111110011001110110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA29|Somador|ALT_INV_saida~0_combout\,
	datab => \ULA1|ULA29|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA26|Somador|ALT_INV_cOut~combout\,
	datad => \ULA1|ULA29|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	datae => \ULA1|ULA29|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\,
	combout => \ULA1|ULA29|MuxOperacao|MUX_OUT[0]~1_combout\);

\ULA1|ULA29|Somador|cOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA29|Somador|cOut~1_combout\ = (\BANCO_REG|saidaA[28]~28_combout\ & \ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[28]~28_combout\,
	datab => \ULA1|ULA29|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA29|Somador|cOut~1_combout\);

\BANCO_REG|registrador~1208\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1208_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~323_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~323_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1208_combout\);

\BANCO_REG|saidaB[29]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[29]~28_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1208_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1208_combout\,
	combout => \BANCO_REG|saidaB[29]~28_combout\);

\RAM1|memRAM~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~68_q\);

\RAM1|memRAM~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~100_q\);

\RAM1|memRAM~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~132_q\);

\RAM1|memRAM~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~164_q\);

\RAM1|memRAM~2696\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2696_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~164_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~132_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~100_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~68_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~68_q\,
	datab => \RAM1|ALT_INV_memRAM~100_q\,
	datac => \RAM1|ALT_INV_memRAM~132_q\,
	datad => \RAM1|ALT_INV_memRAM~164_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2696_combout\);

\RAM1|memRAM~580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~580_q\);

\RAM1|memRAM~612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~612_q\);

\RAM1|memRAM~644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~644_q\);

\RAM1|memRAM~676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~676_q\);

\RAM1|memRAM~2697\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2697_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~676_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~644_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~612_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~580_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~580_q\,
	datab => \RAM1|ALT_INV_memRAM~612_q\,
	datac => \RAM1|ALT_INV_memRAM~644_q\,
	datad => \RAM1|ALT_INV_memRAM~676_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2697_combout\);

\RAM1|memRAM~1092\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1092_q\);

\RAM1|memRAM~1124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1124_q\);

\RAM1|memRAM~1156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1156_q\);

\RAM1|memRAM~1188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1188_q\);

\RAM1|memRAM~2698\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2698_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1188_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1156_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1124_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1092_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1092_q\,
	datab => \RAM1|ALT_INV_memRAM~1124_q\,
	datac => \RAM1|ALT_INV_memRAM~1156_q\,
	datad => \RAM1|ALT_INV_memRAM~1188_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2698_combout\);

\RAM1|memRAM~1604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1604_q\);

\RAM1|memRAM~1636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1636_q\);

\RAM1|memRAM~1668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1668_q\);

\RAM1|memRAM~1700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1700_q\);

\RAM1|memRAM~2699\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2699_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1700_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1668_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1636_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1604_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1604_q\,
	datab => \RAM1|ALT_INV_memRAM~1636_q\,
	datac => \RAM1|ALT_INV_memRAM~1668_q\,
	datad => \RAM1|ALT_INV_memRAM~1700_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2699_combout\);

\RAM1|memRAM~2700\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2700_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2699_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2698_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2697_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2696_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2696_combout\,
	datab => \RAM1|ALT_INV_memRAM~2697_combout\,
	datac => \RAM1|ALT_INV_memRAM~2698_combout\,
	datad => \RAM1|ALT_INV_memRAM~2699_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2700_combout\);

\RAM1|memRAM~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~196_q\);

\RAM1|memRAM~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~228_q\);

\RAM1|memRAM~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~260_q\);

\RAM1|memRAM~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~292_q\);

\RAM1|memRAM~2701\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2701_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~292_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~260_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~228_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~196_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~196_q\,
	datab => \RAM1|ALT_INV_memRAM~228_q\,
	datac => \RAM1|ALT_INV_memRAM~260_q\,
	datad => \RAM1|ALT_INV_memRAM~292_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2701_combout\);

\RAM1|memRAM~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~708_q\);

\RAM1|memRAM~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~740_q\);

\RAM1|memRAM~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~772_q\);

\RAM1|memRAM~804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~804_q\);

\RAM1|memRAM~2702\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2702_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~804_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~772_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~740_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~708_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~708_q\,
	datab => \RAM1|ALT_INV_memRAM~740_q\,
	datac => \RAM1|ALT_INV_memRAM~772_q\,
	datad => \RAM1|ALT_INV_memRAM~804_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2702_combout\);

\RAM1|memRAM~1220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1220_q\);

\RAM1|memRAM~1252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1252_q\);

\RAM1|memRAM~1284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1284_q\);

\RAM1|memRAM~1316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1316_q\);

\RAM1|memRAM~2703\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2703_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1316_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1284_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1252_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1220_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1220_q\,
	datab => \RAM1|ALT_INV_memRAM~1252_q\,
	datac => \RAM1|ALT_INV_memRAM~1284_q\,
	datad => \RAM1|ALT_INV_memRAM~1316_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2703_combout\);

\RAM1|memRAM~1732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1732_q\);

\RAM1|memRAM~1764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1764_q\);

\RAM1|memRAM~1796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1796_q\);

\RAM1|memRAM~1828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1828_q\);

\RAM1|memRAM~2704\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2704_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1828_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1796_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1764_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1732_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1732_q\,
	datab => \RAM1|ALT_INV_memRAM~1764_q\,
	datac => \RAM1|ALT_INV_memRAM~1796_q\,
	datad => \RAM1|ALT_INV_memRAM~1828_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2704_combout\);

\RAM1|memRAM~2705\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2705_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2704_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2703_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2702_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2701_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2701_combout\,
	datab => \RAM1|ALT_INV_memRAM~2702_combout\,
	datac => \RAM1|ALT_INV_memRAM~2703_combout\,
	datad => \RAM1|ALT_INV_memRAM~2704_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2705_combout\);

\RAM1|memRAM~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~324_q\);

\RAM1|memRAM~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~356_q\);

\RAM1|memRAM~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~388_q\);

\RAM1|memRAM~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~420_q\);

\RAM1|memRAM~2706\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2706_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~420_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~388_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~356_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~324_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~324_q\,
	datab => \RAM1|ALT_INV_memRAM~356_q\,
	datac => \RAM1|ALT_INV_memRAM~388_q\,
	datad => \RAM1|ALT_INV_memRAM~420_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2706_combout\);

\RAM1|memRAM~836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~836_q\);

\RAM1|memRAM~868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~868_q\);

\RAM1|memRAM~900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~900_q\);

\RAM1|memRAM~932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~932_q\);

\RAM1|memRAM~2707\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2707_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~932_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~900_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~868_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~836_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~836_q\,
	datab => \RAM1|ALT_INV_memRAM~868_q\,
	datac => \RAM1|ALT_INV_memRAM~900_q\,
	datad => \RAM1|ALT_INV_memRAM~932_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2707_combout\);

\RAM1|memRAM~1348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1348_q\);

\RAM1|memRAM~1380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1380_q\);

\RAM1|memRAM~1412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1412_q\);

\RAM1|memRAM~1444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1444_q\);

\RAM1|memRAM~2708\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2708_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1444_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1412_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1380_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1348_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1348_q\,
	datab => \RAM1|ALT_INV_memRAM~1380_q\,
	datac => \RAM1|ALT_INV_memRAM~1412_q\,
	datad => \RAM1|ALT_INV_memRAM~1444_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2708_combout\);

\RAM1|memRAM~1860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1860_q\);

\RAM1|memRAM~1892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1892_q\);

\RAM1|memRAM~1924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1924_q\);

\RAM1|memRAM~1956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1956_q\);

\RAM1|memRAM~2709\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2709_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1956_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1924_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1892_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1860_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1860_q\,
	datab => \RAM1|ALT_INV_memRAM~1892_q\,
	datac => \RAM1|ALT_INV_memRAM~1924_q\,
	datad => \RAM1|ALT_INV_memRAM~1956_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2709_combout\);

\RAM1|memRAM~2710\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2710_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2709_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2708_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2707_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2706_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2706_combout\,
	datab => \RAM1|ALT_INV_memRAM~2707_combout\,
	datac => \RAM1|ALT_INV_memRAM~2708_combout\,
	datad => \RAM1|ALT_INV_memRAM~2709_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2710_combout\);

\RAM1|memRAM~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~452_q\);

\RAM1|memRAM~964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~964_q\);

\RAM1|memRAM~1476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1476_q\);

\RAM1|memRAM~1988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1988_q\);

\RAM1|memRAM~2711\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2711_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1988_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1476_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~964_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~452_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~452_q\,
	datab => \RAM1|ALT_INV_memRAM~964_q\,
	datac => \RAM1|ALT_INV_memRAM~1476_q\,
	datad => \RAM1|ALT_INV_memRAM~1988_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2711_combout\);

\RAM1|memRAM~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~484_q\);

\RAM1|memRAM~996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~996_q\);

\RAM1|memRAM~1508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1508_q\);

\RAM1|memRAM~2020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2020_q\);

\RAM1|memRAM~2712\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2712_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2020_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1508_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~996_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~484_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~484_q\,
	datab => \RAM1|ALT_INV_memRAM~996_q\,
	datac => \RAM1|ALT_INV_memRAM~1508_q\,
	datad => \RAM1|ALT_INV_memRAM~2020_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2712_combout\);

\RAM1|memRAM~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~516_q\);

\RAM1|memRAM~1028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1028_q\);

\RAM1|memRAM~1540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1540_q\);

\RAM1|memRAM~2052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2052_q\);

\RAM1|memRAM~2713\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2713_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2052_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1540_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1028_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~516_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~516_q\,
	datab => \RAM1|ALT_INV_memRAM~1028_q\,
	datac => \RAM1|ALT_INV_memRAM~1540_q\,
	datad => \RAM1|ALT_INV_memRAM~2052_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2713_combout\);

\RAM1|memRAM~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~548_q\);

\RAM1|memRAM~1060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1060_q\);

\RAM1|memRAM~1572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1572_q\);

\RAM1|memRAM~2084\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[29]~28_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2084_q\);

\RAM1|memRAM~2714\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2714_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2084_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1572_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1060_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~548_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~548_q\,
	datab => \RAM1|ALT_INV_memRAM~1060_q\,
	datac => \RAM1|ALT_INV_memRAM~1572_q\,
	datad => \RAM1|ALT_INV_memRAM~2084_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2714_combout\);

\RAM1|memRAM~2715\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2715_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2714_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2713_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2712_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2711_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2711_combout\,
	datab => \RAM1|ALT_INV_memRAM~2712_combout\,
	datac => \RAM1|ALT_INV_memRAM~2713_combout\,
	datad => \RAM1|ALT_INV_memRAM~2714_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2715_combout\);

\RAM1|memRAM~2716\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2716_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2715_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2710_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2705_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2700_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2700_combout\,
	datab => \RAM1|ALT_INV_memRAM~2705_combout\,
	datac => \RAM1|ALT_INV_memRAM~2710_combout\,
	datad => \RAM1|ALT_INV_memRAM~2715_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2716_combout\);

\MUX_ULA_MEM|saida_MUX[29]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[29]~32_combout\ = (!\decoderInstru1|OUTPUT[3]~5_combout\ & ((!\decoderInstru1|Equal9~0_combout\) # ((\RAM1|memRAM~2716_combout\)))) # (\decoderInstru1|OUTPUT[3]~5_combout\ & (((\ULA1|ULA30|MuxOperacao|MUX_OUT[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001111110011101000111111001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA30|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	datad => \RAM1|ALT_INV_memRAM~2716_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[29]~32_combout\);

\BANCO_REG|registrador~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[29]~32_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~323_q\);

\BANCO_REG|registrador~1207\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1207_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~323_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~323_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1207_combout\);

\BANCO_REG|saidaA[29]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[29]~29_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1207_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1207_combout\,
	combout => \BANCO_REG|saidaA[29]~29_combout\);

\ULA1|ULA30|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[29]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaB[29]~28_combout\,
	combout => \ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\);

\ULA1|ULA30|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA30|MuxOperacao|MUX_OUT[0]~0_combout\ = ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (\ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[29]~29_combout\) ) ) ) # ( 
-- \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( !\BANCO_REG|saidaA[29]~29_combout\ $ (!\ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\ $ (((\ULA1|ULA29|Somador|cOut~1_combout\) # 
-- (\ULA1|ULA29|Somador|cOut~0_combout\)))) ) ) ) # ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (\BANCO_REG|saidaA[29]~29_combout\ & \ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111011110001000011100001111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA29|Somador|ALT_INV_cOut~0_combout\,
	datab => \ULA1|ULA29|Somador|ALT_INV_cOut~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[29]~29_combout\,
	datad => \ULA1|ULA30|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA30|MuxOperacao|MUX_OUT[0]~0_combout\);

\BANCO_REG|registrador~1213\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1213_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~324_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~324_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1213_combout\);

\BANCO_REG|saidaB[30]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[30]~29_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1213_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1213_combout\,
	combout => \BANCO_REG|saidaB[30]~29_combout\);

\ULA1|ULA31|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[30]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaB[30]~29_combout\,
	combout => \ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\);

\ULA1|ULA31|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA31|MuxOperacao|MUX_OUT[0]~0_combout\ = (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((!\BANCO_REG|saidaA[30]~30_combout\ & (\ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\ & \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\)) # 
-- (\BANCO_REG|saidaA[30]~30_combout\ & ((\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\) # (\ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001110000000100000111000000010000011100000001000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[30]~30_combout\,
	datab => \ULA1|ULA31|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA31|MuxOperacao|MUX_OUT[0]~0_combout\);

\RAM1|memRAM~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~69_q\);

\RAM1|memRAM~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~197_q\);

\RAM1|memRAM~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~325_q\);

\RAM1|memRAM~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~453_q\);

\RAM1|memRAM~2717\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2717_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~453_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~325_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~197_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~69_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~69_q\,
	datab => \RAM1|ALT_INV_memRAM~197_q\,
	datac => \RAM1|ALT_INV_memRAM~325_q\,
	datad => \RAM1|ALT_INV_memRAM~453_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2717_combout\);

\RAM1|memRAM~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~101_q\);

\RAM1|memRAM~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~229_q\);

\RAM1|memRAM~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~357_q\);

\RAM1|memRAM~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~485_q\);

\RAM1|memRAM~2718\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2718_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~485_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~357_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~229_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~101_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~101_q\,
	datab => \RAM1|ALT_INV_memRAM~229_q\,
	datac => \RAM1|ALT_INV_memRAM~357_q\,
	datad => \RAM1|ALT_INV_memRAM~485_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2718_combout\);

\RAM1|memRAM~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~133_q\);

\RAM1|memRAM~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~261_q\);

\RAM1|memRAM~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~389_q\);

\RAM1|memRAM~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~517_q\);

\RAM1|memRAM~2719\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2719_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~517_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~389_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~261_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~133_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~133_q\,
	datab => \RAM1|ALT_INV_memRAM~261_q\,
	datac => \RAM1|ALT_INV_memRAM~389_q\,
	datad => \RAM1|ALT_INV_memRAM~517_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2719_combout\);

\RAM1|memRAM~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~165_q\);

\RAM1|memRAM~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~293_q\);

\RAM1|memRAM~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~421_q\);

\RAM1|memRAM~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~549_q\);

\RAM1|memRAM~2720\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2720_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~549_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~421_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~293_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~165_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~165_q\,
	datab => \RAM1|ALT_INV_memRAM~293_q\,
	datac => \RAM1|ALT_INV_memRAM~421_q\,
	datad => \RAM1|ALT_INV_memRAM~549_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2720_combout\);

\RAM1|memRAM~2721\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2721_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2720_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2719_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2718_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2717_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2717_combout\,
	datab => \RAM1|ALT_INV_memRAM~2718_combout\,
	datac => \RAM1|ALT_INV_memRAM~2719_combout\,
	datad => \RAM1|ALT_INV_memRAM~2720_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2721_combout\);

\RAM1|memRAM~581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~581_q\);

\RAM1|memRAM~709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~709_q\);

\RAM1|memRAM~837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~837_q\);

\RAM1|memRAM~965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~965_q\);

\RAM1|memRAM~2722\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2722_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~965_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~837_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~709_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~581_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~581_q\,
	datab => \RAM1|ALT_INV_memRAM~709_q\,
	datac => \RAM1|ALT_INV_memRAM~837_q\,
	datad => \RAM1|ALT_INV_memRAM~965_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2722_combout\);

\RAM1|memRAM~613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~613_q\);

\RAM1|memRAM~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~741_q\);

\RAM1|memRAM~869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~869_q\);

\RAM1|memRAM~997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~997_q\);

\RAM1|memRAM~2723\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2723_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~997_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~869_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~741_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~613_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~613_q\,
	datab => \RAM1|ALT_INV_memRAM~741_q\,
	datac => \RAM1|ALT_INV_memRAM~869_q\,
	datad => \RAM1|ALT_INV_memRAM~997_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2723_combout\);

\RAM1|memRAM~645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~645_q\);

\RAM1|memRAM~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~773_q\);

\RAM1|memRAM~901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~901_q\);

\RAM1|memRAM~1029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1029_q\);

\RAM1|memRAM~2724\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2724_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1029_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~901_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~773_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~645_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~645_q\,
	datab => \RAM1|ALT_INV_memRAM~773_q\,
	datac => \RAM1|ALT_INV_memRAM~901_q\,
	datad => \RAM1|ALT_INV_memRAM~1029_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2724_combout\);

\RAM1|memRAM~677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~677_q\);

\RAM1|memRAM~805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~805_q\);

\RAM1|memRAM~933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~933_q\);

\RAM1|memRAM~1061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1061_q\);

\RAM1|memRAM~2725\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2725_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1061_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~933_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~805_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~677_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~677_q\,
	datab => \RAM1|ALT_INV_memRAM~805_q\,
	datac => \RAM1|ALT_INV_memRAM~933_q\,
	datad => \RAM1|ALT_INV_memRAM~1061_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2725_combout\);

\RAM1|memRAM~2726\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2726_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2725_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2724_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2723_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2722_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2722_combout\,
	datab => \RAM1|ALT_INV_memRAM~2723_combout\,
	datac => \RAM1|ALT_INV_memRAM~2724_combout\,
	datad => \RAM1|ALT_INV_memRAM~2725_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2726_combout\);

\RAM1|memRAM~1093\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1093_q\);

\RAM1|memRAM~1125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1125_q\);

\RAM1|memRAM~1157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1157_q\);

\RAM1|memRAM~1189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1189_q\);

\RAM1|memRAM~2727\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2727_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1189_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1157_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1125_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1093_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1093_q\,
	datab => \RAM1|ALT_INV_memRAM~1125_q\,
	datac => \RAM1|ALT_INV_memRAM~1157_q\,
	datad => \RAM1|ALT_INV_memRAM~1189_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2727_combout\);

\RAM1|memRAM~1221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1221_q\);

\RAM1|memRAM~1253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1253_q\);

\RAM1|memRAM~1285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1285_q\);

\RAM1|memRAM~1317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1317_q\);

\RAM1|memRAM~2728\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2728_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1317_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1285_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1253_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1221_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1221_q\,
	datab => \RAM1|ALT_INV_memRAM~1253_q\,
	datac => \RAM1|ALT_INV_memRAM~1285_q\,
	datad => \RAM1|ALT_INV_memRAM~1317_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2728_combout\);

\RAM1|memRAM~1349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1349_q\);

\RAM1|memRAM~1381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1381_q\);

\RAM1|memRAM~1413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1413_q\);

\RAM1|memRAM~1445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1445_q\);

\RAM1|memRAM~2729\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2729_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1445_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1413_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1381_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1349_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1349_q\,
	datab => \RAM1|ALT_INV_memRAM~1381_q\,
	datac => \RAM1|ALT_INV_memRAM~1413_q\,
	datad => \RAM1|ALT_INV_memRAM~1445_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2729_combout\);

\RAM1|memRAM~1477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1477_q\);

\RAM1|memRAM~1509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1509_q\);

\RAM1|memRAM~1541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1541_q\);

\RAM1|memRAM~1573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1573_q\);

\RAM1|memRAM~2730\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2730_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1573_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1541_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1509_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1477_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1477_q\,
	datab => \RAM1|ALT_INV_memRAM~1509_q\,
	datac => \RAM1|ALT_INV_memRAM~1541_q\,
	datad => \RAM1|ALT_INV_memRAM~1573_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2730_combout\);

\RAM1|memRAM~2731\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2731_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2730_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2729_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2728_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2727_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2727_combout\,
	datab => \RAM1|ALT_INV_memRAM~2728_combout\,
	datac => \RAM1|ALT_INV_memRAM~2729_combout\,
	datad => \RAM1|ALT_INV_memRAM~2730_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2731_combout\);

\RAM1|memRAM~1605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1605_q\);

\RAM1|memRAM~1733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1733_q\);

\RAM1|memRAM~1861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1861_q\);

\RAM1|memRAM~1989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1989_q\);

\RAM1|memRAM~2732\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2732_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1989_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1861_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1733_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1605_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1605_q\,
	datab => \RAM1|ALT_INV_memRAM~1733_q\,
	datac => \RAM1|ALT_INV_memRAM~1861_q\,
	datad => \RAM1|ALT_INV_memRAM~1989_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2732_combout\);

\RAM1|memRAM~1637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1637_q\);

\RAM1|memRAM~1765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1765_q\);

\RAM1|memRAM~1893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1893_q\);

\RAM1|memRAM~2021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2021_q\);

\RAM1|memRAM~2733\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2733_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2021_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1893_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1765_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1637_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1637_q\,
	datab => \RAM1|ALT_INV_memRAM~1765_q\,
	datac => \RAM1|ALT_INV_memRAM~1893_q\,
	datad => \RAM1|ALT_INV_memRAM~2021_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2733_combout\);

\RAM1|memRAM~1669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1669_q\);

\RAM1|memRAM~1797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1797_q\);

\RAM1|memRAM~1925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1925_q\);

\RAM1|memRAM~2053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2053_q\);

\RAM1|memRAM~2734\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2734_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2053_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1925_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1797_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1669_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1669_q\,
	datab => \RAM1|ALT_INV_memRAM~1797_q\,
	datac => \RAM1|ALT_INV_memRAM~1925_q\,
	datad => \RAM1|ALT_INV_memRAM~2053_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2734_combout\);

\RAM1|memRAM~1701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1701_q\);

\RAM1|memRAM~1829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1829_q\);

\RAM1|memRAM~1957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1957_q\);

\RAM1|memRAM~2085\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[30]~29_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2085_q\);

\RAM1|memRAM~2735\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2735_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2085_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1957_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1829_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1701_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1701_q\,
	datab => \RAM1|ALT_INV_memRAM~1829_q\,
	datac => \RAM1|ALT_INV_memRAM~1957_q\,
	datad => \RAM1|ALT_INV_memRAM~2085_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2735_combout\);

\RAM1|memRAM~2736\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2736_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2735_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2734_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2733_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2732_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2732_combout\,
	datab => \RAM1|ALT_INV_memRAM~2733_combout\,
	datac => \RAM1|ALT_INV_memRAM~2734_combout\,
	datad => \RAM1|ALT_INV_memRAM~2735_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2736_combout\);

\RAM1|memRAM~2737\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2737_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2736_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2731_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2726_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2721_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2721_combout\,
	datab => \RAM1|ALT_INV_memRAM~2726_combout\,
	datac => \RAM1|ALT_INV_memRAM~2731_combout\,
	datad => \RAM1|ALT_INV_memRAM~2736_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2737_combout\);

\MUX_ULA_MEM|saida_MUX[30]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[30]~33_combout\ = ( \decoderInstru1|OUTPUT[3]~5_combout\ & ( \RAM1|memRAM~2737_combout\ & ( ((\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & \ULA1|ULA31|Somador|saida~combout\)) # (\ULA1|ULA31|MuxOperacao|MUX_OUT[0]~0_combout\) ) ) 
-- ) # ( !\decoderInstru1|OUTPUT[3]~5_combout\ & ( \RAM1|memRAM~2737_combout\ ) ) # ( \decoderInstru1|OUTPUT[3]~5_combout\ & ( !\RAM1|memRAM~2737_combout\ & ( ((\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & \ULA1|ULA31|Somador|saida~combout\)) # 
-- (\ULA1|ULA31|MuxOperacao|MUX_OUT[0]~0_combout\) ) ) ) # ( !\decoderInstru1|OUTPUT[3]~5_combout\ & ( !\RAM1|memRAM~2737_combout\ & ( !\decoderInstru1|Equal9~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000000111111111111111111111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datac => \ULA1|ULA31|Somador|ALT_INV_saida~combout\,
	datad => \ULA1|ULA31|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	dataf => \RAM1|ALT_INV_memRAM~2737_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[30]~33_combout\);

\BANCO_REG|registrador~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[30]~33_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~324_q\);

\BANCO_REG|registrador~1212\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1212_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~324_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~324_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1212_combout\);

\BANCO_REG|saidaA[30]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[30]~30_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1212_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1212_combout\,
	combout => \BANCO_REG|saidaA[30]~30_combout\);

\ULA1|ULA31|Somador|saida\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA31|Somador|saida~combout\ = ( \BANCO_REG|saidaA[30]~30_combout\ & ( \ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\BANCO_REG|saidaA[29]~29_combout\ & (\ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\ & 
-- ((\ULA1|ULA29|Somador|cOut~1_combout\) # (\ULA1|ULA29|Somador|cOut~0_combout\)))) # (\BANCO_REG|saidaA[29]~29_combout\ & (((\ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\) # (\ULA1|ULA29|Somador|cOut~1_combout\)) # 
-- (\ULA1|ULA29|Somador|cOut~0_combout\))) ) ) ) # ( !\BANCO_REG|saidaA[30]~30_combout\ & ( \ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\BANCO_REG|saidaA[29]~29_combout\ & ((!\ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- ((!\ULA1|ULA29|Somador|cOut~0_combout\ & !\ULA1|ULA29|Somador|cOut~1_combout\)))) # (\BANCO_REG|saidaA[29]~29_combout\ & (!\ULA1|ULA29|Somador|cOut~0_combout\ & (!\ULA1|ULA29|Somador|cOut~1_combout\ & !\ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\))) 
-- ) ) ) # ( \BANCO_REG|saidaA[30]~30_combout\ & ( !\ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\BANCO_REG|saidaA[29]~29_combout\ & ((!\ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\) # ((!\ULA1|ULA29|Somador|cOut~0_combout\ & 
-- !\ULA1|ULA29|Somador|cOut~1_combout\)))) # (\BANCO_REG|saidaA[29]~29_combout\ & (!\ULA1|ULA29|Somador|cOut~0_combout\ & (!\ULA1|ULA29|Somador|cOut~1_combout\ & !\ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\))) ) ) ) # ( 
-- !\BANCO_REG|saidaA[30]~30_combout\ & ( !\ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\BANCO_REG|saidaA[29]~29_combout\ & (\ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\ & ((\ULA1|ULA29|Somador|cOut~1_combout\) # 
-- (\ULA1|ULA29|Somador|cOut~0_combout\)))) # (\BANCO_REG|saidaA[29]~29_combout\ & (((\ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\) # (\ULA1|ULA29|Somador|cOut~1_combout\)) # (\ULA1|ULA29|Somador|cOut~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011101111111111110001000000011111000100000000000011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA29|Somador|ALT_INV_cOut~0_combout\,
	datab => \ULA1|ULA29|Somador|ALT_INV_cOut~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[29]~29_combout\,
	datad => \ULA1|ULA30|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \BANCO_REG|ALT_INV_saidaA[30]~30_combout\,
	dataf => \ULA1|ULA31|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA31|Somador|saida~combout\);

\BANCO_REG|registrador~1168\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1168_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~315_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~315_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1168_combout\);

\BANCO_REG|saidaB[21]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[21]~20_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1168_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1168_combout\,
	combout => \BANCO_REG|saidaB[21]~20_combout\);

\ULA1|ULA22|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[21]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaB[21]~20_combout\,
	combout => \ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\);

\ULA1|ULA22|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA22|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((\ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[21]~21_combout\))) ) ) # ( 
-- !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & (((\BANCO_REG|saidaA[21]~21_combout\ & \ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & 
-- (!\ULA1|ULA21|Somador|cOut~combout\ $ (!\BANCO_REG|saidaA[21]~21_combout\ $ (!\ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110010110001111110000000000000011100101100011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA21|Somador|ALT_INV_cOut~combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[21]~21_combout\,
	datac => \ULA1|ULA22|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datae => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA22|MuxOperacao|MUX_OUT[0]~0_combout\);

\RAM1|memRAM~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~60_q\);

\RAM1|memRAM~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~188_q\);

\RAM1|memRAM~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~316_q\);

\RAM1|memRAM~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~444_q\);

\RAM1|memRAM~2528\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2528_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~444_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~316_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~188_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~60_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~60_q\,
	datab => \RAM1|ALT_INV_memRAM~188_q\,
	datac => \RAM1|ALT_INV_memRAM~316_q\,
	datad => \RAM1|ALT_INV_memRAM~444_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2528_combout\);

\RAM1|memRAM~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~92_q\);

\RAM1|memRAM~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~220_q\);

\RAM1|memRAM~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~348_q\);

\RAM1|memRAM~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~476_q\);

\RAM1|memRAM~2529\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2529_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~476_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~348_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~220_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~92_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~92_q\,
	datab => \RAM1|ALT_INV_memRAM~220_q\,
	datac => \RAM1|ALT_INV_memRAM~348_q\,
	datad => \RAM1|ALT_INV_memRAM~476_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2529_combout\);

\RAM1|memRAM~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~124_q\);

\RAM1|memRAM~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~252_q\);

\RAM1|memRAM~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~380_q\);

\RAM1|memRAM~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~508_q\);

\RAM1|memRAM~2530\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2530_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~508_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~380_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~252_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~124_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~124_q\,
	datab => \RAM1|ALT_INV_memRAM~252_q\,
	datac => \RAM1|ALT_INV_memRAM~380_q\,
	datad => \RAM1|ALT_INV_memRAM~508_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2530_combout\);

\RAM1|memRAM~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~156_q\);

\RAM1|memRAM~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~284_q\);

\RAM1|memRAM~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~412_q\);

\RAM1|memRAM~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~540_q\);

\RAM1|memRAM~2531\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2531_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~540_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~412_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~284_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~156_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~156_q\,
	datab => \RAM1|ALT_INV_memRAM~284_q\,
	datac => \RAM1|ALT_INV_memRAM~412_q\,
	datad => \RAM1|ALT_INV_memRAM~540_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2531_combout\);

\RAM1|memRAM~2532\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2532_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2531_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2530_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2529_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2528_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2528_combout\,
	datab => \RAM1|ALT_INV_memRAM~2529_combout\,
	datac => \RAM1|ALT_INV_memRAM~2530_combout\,
	datad => \RAM1|ALT_INV_memRAM~2531_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2532_combout\);

\RAM1|memRAM~572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~572_q\);

\RAM1|memRAM~700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~700_q\);

\RAM1|memRAM~828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~828_q\);

\RAM1|memRAM~956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~956_q\);

\RAM1|memRAM~2533\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2533_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~956_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~828_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~700_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~572_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~572_q\,
	datab => \RAM1|ALT_INV_memRAM~700_q\,
	datac => \RAM1|ALT_INV_memRAM~828_q\,
	datad => \RAM1|ALT_INV_memRAM~956_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2533_combout\);

\RAM1|memRAM~604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~604_q\);

\RAM1|memRAM~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~732_q\);

\RAM1|memRAM~860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~860_q\);

\RAM1|memRAM~988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~988_q\);

\RAM1|memRAM~2534\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2534_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~988_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~860_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~732_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~604_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~604_q\,
	datab => \RAM1|ALT_INV_memRAM~732_q\,
	datac => \RAM1|ALT_INV_memRAM~860_q\,
	datad => \RAM1|ALT_INV_memRAM~988_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2534_combout\);

\RAM1|memRAM~636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~636_q\);

\RAM1|memRAM~764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~764_q\);

\RAM1|memRAM~892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~892_q\);

\RAM1|memRAM~1020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1020_q\);

\RAM1|memRAM~2535\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2535_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1020_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~892_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~764_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~636_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~636_q\,
	datab => \RAM1|ALT_INV_memRAM~764_q\,
	datac => \RAM1|ALT_INV_memRAM~892_q\,
	datad => \RAM1|ALT_INV_memRAM~1020_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2535_combout\);

\RAM1|memRAM~668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~668_q\);

\RAM1|memRAM~796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~796_q\);

\RAM1|memRAM~924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~924_q\);

\RAM1|memRAM~1052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1052_q\);

\RAM1|memRAM~2536\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2536_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1052_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~924_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~796_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~668_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~668_q\,
	datab => \RAM1|ALT_INV_memRAM~796_q\,
	datac => \RAM1|ALT_INV_memRAM~924_q\,
	datad => \RAM1|ALT_INV_memRAM~1052_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2536_combout\);

\RAM1|memRAM~2537\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2537_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2536_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2535_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2534_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2533_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2533_combout\,
	datab => \RAM1|ALT_INV_memRAM~2534_combout\,
	datac => \RAM1|ALT_INV_memRAM~2535_combout\,
	datad => \RAM1|ALT_INV_memRAM~2536_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2537_combout\);

\RAM1|memRAM~1084\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1084_q\);

\RAM1|memRAM~1116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1116_q\);

\RAM1|memRAM~1148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1148_q\);

\RAM1|memRAM~1180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1180_q\);

\RAM1|memRAM~2538\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2538_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1180_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1148_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1116_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1084_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1084_q\,
	datab => \RAM1|ALT_INV_memRAM~1116_q\,
	datac => \RAM1|ALT_INV_memRAM~1148_q\,
	datad => \RAM1|ALT_INV_memRAM~1180_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2538_combout\);

\RAM1|memRAM~1212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1212_q\);

\RAM1|memRAM~1244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1244_q\);

\RAM1|memRAM~1276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1276_q\);

\RAM1|memRAM~1308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1308_q\);

\RAM1|memRAM~2539\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2539_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1308_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1276_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1244_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1212_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1212_q\,
	datab => \RAM1|ALT_INV_memRAM~1244_q\,
	datac => \RAM1|ALT_INV_memRAM~1276_q\,
	datad => \RAM1|ALT_INV_memRAM~1308_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2539_combout\);

\RAM1|memRAM~1340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1340_q\);

\RAM1|memRAM~1372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1372_q\);

\RAM1|memRAM~1404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1404_q\);

\RAM1|memRAM~1436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1436_q\);

\RAM1|memRAM~2540\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2540_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1436_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1404_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1372_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1340_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1340_q\,
	datab => \RAM1|ALT_INV_memRAM~1372_q\,
	datac => \RAM1|ALT_INV_memRAM~1404_q\,
	datad => \RAM1|ALT_INV_memRAM~1436_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2540_combout\);

\RAM1|memRAM~1468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1468_q\);

\RAM1|memRAM~1500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1500_q\);

\RAM1|memRAM~1532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1532_q\);

\RAM1|memRAM~1564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1564_q\);

\RAM1|memRAM~2541\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2541_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1564_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1532_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1500_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1468_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1468_q\,
	datab => \RAM1|ALT_INV_memRAM~1500_q\,
	datac => \RAM1|ALT_INV_memRAM~1532_q\,
	datad => \RAM1|ALT_INV_memRAM~1564_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2541_combout\);

\RAM1|memRAM~2542\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2542_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2541_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2540_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2539_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2538_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2538_combout\,
	datab => \RAM1|ALT_INV_memRAM~2539_combout\,
	datac => \RAM1|ALT_INV_memRAM~2540_combout\,
	datad => \RAM1|ALT_INV_memRAM~2541_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2542_combout\);

\RAM1|memRAM~1596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1596_q\);

\RAM1|memRAM~1724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1724_q\);

\RAM1|memRAM~1852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1852_q\);

\RAM1|memRAM~1980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1980_q\);

\RAM1|memRAM~2543\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2543_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1980_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1852_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1724_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1596_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1596_q\,
	datab => \RAM1|ALT_INV_memRAM~1724_q\,
	datac => \RAM1|ALT_INV_memRAM~1852_q\,
	datad => \RAM1|ALT_INV_memRAM~1980_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2543_combout\);

\RAM1|memRAM~1628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1628_q\);

\RAM1|memRAM~1756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1756_q\);

\RAM1|memRAM~1884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1884_q\);

\RAM1|memRAM~2012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2012_q\);

\RAM1|memRAM~2544\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2544_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2012_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1884_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1756_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1628_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1628_q\,
	datab => \RAM1|ALT_INV_memRAM~1756_q\,
	datac => \RAM1|ALT_INV_memRAM~1884_q\,
	datad => \RAM1|ALT_INV_memRAM~2012_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2544_combout\);

\RAM1|memRAM~1660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1660_q\);

\RAM1|memRAM~1788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1788_q\);

\RAM1|memRAM~1916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1916_q\);

\RAM1|memRAM~2044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2044_q\);

\RAM1|memRAM~2545\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2545_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2044_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1916_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1788_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1660_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1660_q\,
	datab => \RAM1|ALT_INV_memRAM~1788_q\,
	datac => \RAM1|ALT_INV_memRAM~1916_q\,
	datad => \RAM1|ALT_INV_memRAM~2044_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2545_combout\);

\RAM1|memRAM~1692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1692_q\);

\RAM1|memRAM~1820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1820_q\);

\RAM1|memRAM~1948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1948_q\);

\RAM1|memRAM~2076\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[21]~20_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2076_q\);

\RAM1|memRAM~2546\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2546_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2076_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1948_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1820_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1692_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1692_q\,
	datab => \RAM1|ALT_INV_memRAM~1820_q\,
	datac => \RAM1|ALT_INV_memRAM~1948_q\,
	datad => \RAM1|ALT_INV_memRAM~2076_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2546_combout\);

\RAM1|memRAM~2547\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2547_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2546_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2545_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2544_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2543_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2543_combout\,
	datab => \RAM1|ALT_INV_memRAM~2544_combout\,
	datac => \RAM1|ALT_INV_memRAM~2545_combout\,
	datad => \RAM1|ALT_INV_memRAM~2546_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2547_combout\);

\RAM1|memRAM~2548\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2548_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2547_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2542_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2537_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2532_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2532_combout\,
	datab => \RAM1|ALT_INV_memRAM~2537_combout\,
	datac => \RAM1|ALT_INV_memRAM~2542_combout\,
	datad => \RAM1|ALT_INV_memRAM~2547_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2548_combout\);

\MUX_ULA_MEM|saida_MUX[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[21]~21_combout\ = (!\decoderInstru1|OUTPUT[3]~5_combout\ & ((!\decoderInstru1|Equal9~0_combout\) # ((\RAM1|memRAM~2548_combout\)))) # (\decoderInstru1|OUTPUT[3]~5_combout\ & (((\ULA1|ULA22|MuxOperacao|MUX_OUT[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001111110011101000111111001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA22|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	datad => \RAM1|ALT_INV_memRAM~2548_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[21]~21_combout\);

\BANCO_REG|registrador~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[21]~21_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~315_q\);

\BANCO_REG|registrador~1167\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1167_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~315_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~315_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1167_combout\);

\BANCO_REG|saidaA[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[21]~21_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1167_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1167_combout\,
	combout => \BANCO_REG|saidaA[21]~21_combout\);

\BANCO_REG|registrador~1178\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1178_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~317_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~317_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1178_combout\);

\BANCO_REG|saidaB[23]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[23]~22_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1178_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1178_combout\,
	combout => \BANCO_REG|saidaB[23]~22_combout\);

\ULA1|ULA24|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[23]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaB[23]~22_combout\,
	combout => \ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\);

\BANCO_REG|registrador~1173\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1173_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~316_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~316_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1173_combout\);

\BANCO_REG|saidaB[22]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[22]~21_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1173_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1173_combout\,
	combout => \BANCO_REG|saidaB[22]~21_combout\);

\ULA1|ULA23|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[22]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaB[22]~21_combout\,
	combout => \ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\);

\ULA1|ULA23|Somador|saida~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA23|Somador|saida~0_combout\ = !\BANCO_REG|saidaA[22]~22_combout\ $ (!\ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[22]~22_combout\,
	datab => \ULA1|ULA23|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA23|Somador|saida~0_combout\);

\ULA1|ULA23|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA23|MuxOperacao|MUX_OUT[0]~0_combout\ = (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((!\BANCO_REG|saidaA[22]~22_combout\ & (\ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\ & \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\)) # 
-- (\BANCO_REG|saidaA[22]~22_combout\ & ((\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\) # (\ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001110000000100000111000000010000011100000001000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[22]~22_combout\,
	datab => \ULA1|ULA23|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA23|MuxOperacao|MUX_OUT[0]~0_combout\);

\ULA1|ULA23|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA23|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA23|MuxOperacao|MUX_OUT[0]~0_combout\ ) ) # ( !\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA23|MuxOperacao|MUX_OUT[0]~0_combout\ ) ) # 
-- ( \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA23|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA23|Somador|saida~0_combout\ $ (((!\ULA1|ULA21|Somador|cOut~combout\ & (!\BANCO_REG|saidaA[21]~21_combout\ & 
-- !\ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\)) # (\ULA1|ULA21|Somador|cOut~combout\ & ((!\BANCO_REG|saidaA[21]~21_combout\) # (!\ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001010111101010011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA21|Somador|ALT_INV_cOut~combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[21]~21_combout\,
	datac => \ULA1|ULA22|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ULA1|ULA23|Somador|ALT_INV_saida~0_combout\,
	datae => \ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA23|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \ULA1|ULA23|MuxOperacao|MUX_OUT[0]~1_combout\);

\RAM1|memRAM~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~61_q\);

\RAM1|memRAM~573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~573_q\);

\RAM1|memRAM~1085\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1085_q\);

\RAM1|memRAM~1597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1597_q\);

\RAM1|memRAM~2549\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2549_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1597_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1085_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~573_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~61_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~61_q\,
	datab => \RAM1|ALT_INV_memRAM~573_q\,
	datac => \RAM1|ALT_INV_memRAM~1085_q\,
	datad => \RAM1|ALT_INV_memRAM~1597_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2549_combout\);

\RAM1|memRAM~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~189_q\);

\RAM1|memRAM~701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~701_q\);

\RAM1|memRAM~1213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1213_q\);

\RAM1|memRAM~1725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1725_q\);

\RAM1|memRAM~2550\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2550_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1725_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1213_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~701_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~189_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~189_q\,
	datab => \RAM1|ALT_INV_memRAM~701_q\,
	datac => \RAM1|ALT_INV_memRAM~1213_q\,
	datad => \RAM1|ALT_INV_memRAM~1725_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2550_combout\);

\RAM1|memRAM~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~317_q\);

\RAM1|memRAM~829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~829_q\);

\RAM1|memRAM~1341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1341_q\);

\RAM1|memRAM~1853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1853_q\);

\RAM1|memRAM~2551\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2551_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1853_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1341_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~829_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~317_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~317_q\,
	datab => \RAM1|ALT_INV_memRAM~829_q\,
	datac => \RAM1|ALT_INV_memRAM~1341_q\,
	datad => \RAM1|ALT_INV_memRAM~1853_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2551_combout\);

\RAM1|memRAM~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~445_q\);

\RAM1|memRAM~957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~957_q\);

\RAM1|memRAM~1469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1469_q\);

\RAM1|memRAM~1981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1981_q\);

\RAM1|memRAM~2552\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2552_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1981_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1469_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~957_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~445_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~445_q\,
	datab => \RAM1|ALT_INV_memRAM~957_q\,
	datac => \RAM1|ALT_INV_memRAM~1469_q\,
	datad => \RAM1|ALT_INV_memRAM~1981_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2552_combout\);

\RAM1|memRAM~2553\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2553_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2552_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2551_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2550_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2549_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2549_combout\,
	datab => \RAM1|ALT_INV_memRAM~2550_combout\,
	datac => \RAM1|ALT_INV_memRAM~2551_combout\,
	datad => \RAM1|ALT_INV_memRAM~2552_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2553_combout\);

\RAM1|memRAM~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~93_q\);

\RAM1|memRAM~605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~605_q\);

\RAM1|memRAM~1117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1117_q\);

\RAM1|memRAM~1629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1629_q\);

\RAM1|memRAM~2554\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2554_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1629_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1117_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~605_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~93_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~93_q\,
	datab => \RAM1|ALT_INV_memRAM~605_q\,
	datac => \RAM1|ALT_INV_memRAM~1117_q\,
	datad => \RAM1|ALT_INV_memRAM~1629_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2554_combout\);

\RAM1|memRAM~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~221_q\);

\RAM1|memRAM~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~733_q\);

\RAM1|memRAM~1245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1245_q\);

\RAM1|memRAM~1757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1757_q\);

\RAM1|memRAM~2555\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2555_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1757_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1245_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~733_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~221_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~221_q\,
	datab => \RAM1|ALT_INV_memRAM~733_q\,
	datac => \RAM1|ALT_INV_memRAM~1245_q\,
	datad => \RAM1|ALT_INV_memRAM~1757_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2555_combout\);

\RAM1|memRAM~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~349_q\);

\RAM1|memRAM~861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~861_q\);

\RAM1|memRAM~1373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1373_q\);

\RAM1|memRAM~1885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1885_q\);

\RAM1|memRAM~2556\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2556_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1885_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1373_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~861_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~349_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~349_q\,
	datab => \RAM1|ALT_INV_memRAM~861_q\,
	datac => \RAM1|ALT_INV_memRAM~1373_q\,
	datad => \RAM1|ALT_INV_memRAM~1885_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2556_combout\);

\RAM1|memRAM~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~477_q\);

\RAM1|memRAM~989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~989_q\);

\RAM1|memRAM~1501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1501_q\);

\RAM1|memRAM~2013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2013_q\);

\RAM1|memRAM~2557\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2557_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2013_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1501_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~989_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~477_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~477_q\,
	datab => \RAM1|ALT_INV_memRAM~989_q\,
	datac => \RAM1|ALT_INV_memRAM~1501_q\,
	datad => \RAM1|ALT_INV_memRAM~2013_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2557_combout\);

\RAM1|memRAM~2558\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2558_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2557_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2556_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2555_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2554_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2554_combout\,
	datab => \RAM1|ALT_INV_memRAM~2555_combout\,
	datac => \RAM1|ALT_INV_memRAM~2556_combout\,
	datad => \RAM1|ALT_INV_memRAM~2557_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2558_combout\);

\RAM1|memRAM~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~125_q\);

\RAM1|memRAM~637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~637_q\);

\RAM1|memRAM~1149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1149_q\);

\RAM1|memRAM~1661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1661_q\);

\RAM1|memRAM~2559\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2559_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1661_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1149_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~637_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~125_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~125_q\,
	datab => \RAM1|ALT_INV_memRAM~637_q\,
	datac => \RAM1|ALT_INV_memRAM~1149_q\,
	datad => \RAM1|ALT_INV_memRAM~1661_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2559_combout\);

\RAM1|memRAM~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~253_q\);

\RAM1|memRAM~765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~765_q\);

\RAM1|memRAM~1277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1277_q\);

\RAM1|memRAM~1789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1789_q\);

\RAM1|memRAM~2560\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2560_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1789_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1277_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~765_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~253_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~253_q\,
	datab => \RAM1|ALT_INV_memRAM~765_q\,
	datac => \RAM1|ALT_INV_memRAM~1277_q\,
	datad => \RAM1|ALT_INV_memRAM~1789_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2560_combout\);

\RAM1|memRAM~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~381_q\);

\RAM1|memRAM~893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~893_q\);

\RAM1|memRAM~1405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1405_q\);

\RAM1|memRAM~1917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1917_q\);

\RAM1|memRAM~2561\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2561_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1917_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1405_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~893_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~381_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~381_q\,
	datab => \RAM1|ALT_INV_memRAM~893_q\,
	datac => \RAM1|ALT_INV_memRAM~1405_q\,
	datad => \RAM1|ALT_INV_memRAM~1917_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2561_combout\);

\RAM1|memRAM~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~509_q\);

\RAM1|memRAM~1021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1021_q\);

\RAM1|memRAM~1533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1533_q\);

\RAM1|memRAM~2045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2045_q\);

\RAM1|memRAM~2562\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2562_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2045_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1533_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1021_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~509_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~509_q\,
	datab => \RAM1|ALT_INV_memRAM~1021_q\,
	datac => \RAM1|ALT_INV_memRAM~1533_q\,
	datad => \RAM1|ALT_INV_memRAM~2045_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2562_combout\);

\RAM1|memRAM~2563\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2563_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2562_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2561_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2560_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2559_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2559_combout\,
	datab => \RAM1|ALT_INV_memRAM~2560_combout\,
	datac => \RAM1|ALT_INV_memRAM~2561_combout\,
	datad => \RAM1|ALT_INV_memRAM~2562_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2563_combout\);

\RAM1|memRAM~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~157_q\);

\RAM1|memRAM~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~285_q\);

\RAM1|memRAM~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~413_q\);

\RAM1|memRAM~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~541_q\);

\RAM1|memRAM~2564\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2564_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~541_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~413_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~285_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~157_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~157_q\,
	datab => \RAM1|ALT_INV_memRAM~285_q\,
	datac => \RAM1|ALT_INV_memRAM~413_q\,
	datad => \RAM1|ALT_INV_memRAM~541_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2564_combout\);

\RAM1|memRAM~669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~669_q\);

\RAM1|memRAM~797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~797_q\);

\RAM1|memRAM~925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~925_q\);

\RAM1|memRAM~1053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1053_q\);

\RAM1|memRAM~2565\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2565_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1053_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~925_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~797_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~669_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~669_q\,
	datab => \RAM1|ALT_INV_memRAM~797_q\,
	datac => \RAM1|ALT_INV_memRAM~925_q\,
	datad => \RAM1|ALT_INV_memRAM~1053_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2565_combout\);

\RAM1|memRAM~1181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1181_q\);

\RAM1|memRAM~1309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1309_q\);

\RAM1|memRAM~1437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1437_q\);

\RAM1|memRAM~1565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1565_q\);

\RAM1|memRAM~2566\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2566_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1565_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1437_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1309_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1181_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1181_q\,
	datab => \RAM1|ALT_INV_memRAM~1309_q\,
	datac => \RAM1|ALT_INV_memRAM~1437_q\,
	datad => \RAM1|ALT_INV_memRAM~1565_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2566_combout\);

\RAM1|memRAM~1693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1693_q\);

\RAM1|memRAM~1821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1821_q\);

\RAM1|memRAM~1949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1949_q\);

\RAM1|memRAM~2077\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[22]~21_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2077_q\);

\RAM1|memRAM~2567\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2567_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2077_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1949_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1821_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1693_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1693_q\,
	datab => \RAM1|ALT_INV_memRAM~1821_q\,
	datac => \RAM1|ALT_INV_memRAM~1949_q\,
	datad => \RAM1|ALT_INV_memRAM~2077_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2567_combout\);

\RAM1|memRAM~2568\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2568_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2567_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2566_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2565_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2564_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2564_combout\,
	datab => \RAM1|ALT_INV_memRAM~2565_combout\,
	datac => \RAM1|ALT_INV_memRAM~2566_combout\,
	datad => \RAM1|ALT_INV_memRAM~2567_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2568_combout\);

\RAM1|memRAM~2569\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2569_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2568_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2563_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2558_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2553_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2553_combout\,
	datab => \RAM1|ALT_INV_memRAM~2558_combout\,
	datac => \RAM1|ALT_INV_memRAM~2563_combout\,
	datad => \RAM1|ALT_INV_memRAM~2568_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2569_combout\);

\MUX_ULA_MEM|saida_MUX[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[22]~22_combout\ = (!\decoderInstru1|OUTPUT[3]~5_combout\ & ((!\decoderInstru1|Equal9~0_combout\) # ((\RAM1|memRAM~2569_combout\)))) # (\decoderInstru1|OUTPUT[3]~5_combout\ & (((\ULA1|ULA23|MuxOperacao|MUX_OUT[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001111110011101000111111001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA23|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	datad => \RAM1|ALT_INV_memRAM~2569_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[22]~22_combout\);

\BANCO_REG|registrador~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[22]~22_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~316_q\);

\BANCO_REG|registrador~1172\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1172_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~316_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~316_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1172_combout\);

\BANCO_REG|saidaA[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[22]~22_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1172_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1172_combout\,
	combout => \BANCO_REG|saidaA[22]~22_combout\);

\ULA1|ULA24|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA24|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \BANCO_REG|saidaA[22]~22_combout\ & ( \ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ((!\BANCO_REG|saidaA[23]~23_combout\ & 
-- (!\ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\ & \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\BANCO_REG|saidaA[23]~23_combout\ & (\ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & 
-- (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((\ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[23]~23_combout\)))) ) ) ) # ( !\BANCO_REG|saidaA[22]~22_combout\ & ( \ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\ & ( 
-- (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ((!\BANCO_REG|saidaA[23]~23_combout\ & (!\ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\ & \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\BANCO_REG|saidaA[23]~23_combout\ & 
-- (\ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((\ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[23]~23_combout\)))) ) ) ) # 
-- ( \BANCO_REG|saidaA[22]~22_combout\ & ( !\ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ((!\BANCO_REG|saidaA[23]~23_combout\ & (!\ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\ & 
-- \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\BANCO_REG|saidaA[23]~23_combout\ & (\ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & 
-- ((\ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[23]~23_combout\)))) ) ) ) # ( !\BANCO_REG|saidaA[22]~22_combout\ & ( !\ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\BANCO_REG|saidaA[23]~23_combout\ & 
-- (\ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\ & (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ $ (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\)))) # (\BANCO_REG|saidaA[23]~23_combout\ & (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ $ 
-- (((!\ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\ & !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011001110000000110010111000000011001011100000001100101110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[23]~23_combout\,
	datab => \ULA1|ULA24|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	datae => \BANCO_REG|ALT_INV_saidaA[22]~22_combout\,
	dataf => \ULA1|ULA23|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA24|MuxOperacao|MUX_OUT[0]~1_combout\);

\ULA1|ULA24|MuxOperacao|MUX_OUT[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA24|MuxOperacao|MUX_OUT[0]~2_combout\ = (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & (!\BANCO_REG|saidaA[22]~22_combout\ $ (!\ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[22]~22_combout\,
	datac => \ULA1|ULA23|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA24|MuxOperacao|MUX_OUT[0]~2_combout\);

\ULA1|ULA24|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA24|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \ULA1|ULA24|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA24|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\) # ((!\ULA1|ULA21|Somador|cOut~combout\ & 
-- ((\ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[21]~21_combout\))) # (\ULA1|ULA21|Somador|cOut~combout\ & (\BANCO_REG|saidaA[21]~21_combout\ & \ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\))) ) ) ) # ( 
-- !\ULA1|ULA24|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA24|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((!\ULA1|ULA21|Somador|cOut~combout\ & (!\BANCO_REG|saidaA[21]~21_combout\ & 
-- !\ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\)) # (\ULA1|ULA21|Somador|cOut~combout\ & ((!\BANCO_REG|saidaA[21]~21_combout\) # (!\ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\))))) ) ) ) # ( \ULA1|ULA24|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA24|MuxOperacao|MUX_OUT[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010001000100001010111011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA21|Somador|ALT_INV_cOut~combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[21]~21_combout\,
	datad => \ULA1|ULA22|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \ULA1|ULA24|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA24|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA24|MuxOperacao|MUX_OUT[0]~0_combout\);

\RAM1|memRAM~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~62_q\);

\RAM1|memRAM~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~94_q\);

\RAM1|memRAM~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~126_q\);

\RAM1|memRAM~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~158_q\);

\RAM1|memRAM~2570\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2570_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~158_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~126_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~94_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~62_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~62_q\,
	datab => \RAM1|ALT_INV_memRAM~94_q\,
	datac => \RAM1|ALT_INV_memRAM~126_q\,
	datad => \RAM1|ALT_INV_memRAM~158_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2570_combout\);

\RAM1|memRAM~574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~574_q\);

\RAM1|memRAM~606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~606_q\);

\RAM1|memRAM~638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~638_q\);

\RAM1|memRAM~670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~670_q\);

\RAM1|memRAM~2571\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2571_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~670_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~638_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~606_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~574_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~574_q\,
	datab => \RAM1|ALT_INV_memRAM~606_q\,
	datac => \RAM1|ALT_INV_memRAM~638_q\,
	datad => \RAM1|ALT_INV_memRAM~670_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2571_combout\);

\RAM1|memRAM~1086\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1086_q\);

\RAM1|memRAM~1118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1118_q\);

\RAM1|memRAM~1150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1150_q\);

\RAM1|memRAM~1182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1182_q\);

\RAM1|memRAM~2572\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2572_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1182_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1150_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1118_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1086_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1086_q\,
	datab => \RAM1|ALT_INV_memRAM~1118_q\,
	datac => \RAM1|ALT_INV_memRAM~1150_q\,
	datad => \RAM1|ALT_INV_memRAM~1182_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2572_combout\);

\RAM1|memRAM~1598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1598_q\);

\RAM1|memRAM~1630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1630_q\);

\RAM1|memRAM~1662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1662_q\);

\RAM1|memRAM~1694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1694_q\);

\RAM1|memRAM~2573\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2573_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1694_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1662_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1630_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1598_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1598_q\,
	datab => \RAM1|ALT_INV_memRAM~1630_q\,
	datac => \RAM1|ALT_INV_memRAM~1662_q\,
	datad => \RAM1|ALT_INV_memRAM~1694_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2573_combout\);

\RAM1|memRAM~2574\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2574_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2573_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2572_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2571_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2570_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2570_combout\,
	datab => \RAM1|ALT_INV_memRAM~2571_combout\,
	datac => \RAM1|ALT_INV_memRAM~2572_combout\,
	datad => \RAM1|ALT_INV_memRAM~2573_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2574_combout\);

\RAM1|memRAM~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~190_q\);

\RAM1|memRAM~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~222_q\);

\RAM1|memRAM~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~254_q\);

\RAM1|memRAM~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~286_q\);

\RAM1|memRAM~2575\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2575_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~286_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~254_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~222_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~190_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~190_q\,
	datab => \RAM1|ALT_INV_memRAM~222_q\,
	datac => \RAM1|ALT_INV_memRAM~254_q\,
	datad => \RAM1|ALT_INV_memRAM~286_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2575_combout\);

\RAM1|memRAM~702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~702_q\);

\RAM1|memRAM~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~734_q\);

\RAM1|memRAM~766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~766_q\);

\RAM1|memRAM~798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~798_q\);

\RAM1|memRAM~2576\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2576_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~798_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~766_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~734_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~702_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~702_q\,
	datab => \RAM1|ALT_INV_memRAM~734_q\,
	datac => \RAM1|ALT_INV_memRAM~766_q\,
	datad => \RAM1|ALT_INV_memRAM~798_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2576_combout\);

\RAM1|memRAM~1214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1214_q\);

\RAM1|memRAM~1246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1246_q\);

\RAM1|memRAM~1278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1278_q\);

\RAM1|memRAM~1310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1310_q\);

\RAM1|memRAM~2577\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2577_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1310_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1278_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1246_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1214_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1214_q\,
	datab => \RAM1|ALT_INV_memRAM~1246_q\,
	datac => \RAM1|ALT_INV_memRAM~1278_q\,
	datad => \RAM1|ALT_INV_memRAM~1310_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2577_combout\);

\RAM1|memRAM~1726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1726_q\);

\RAM1|memRAM~1758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1758_q\);

\RAM1|memRAM~1790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1790_q\);

\RAM1|memRAM~1822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1822_q\);

\RAM1|memRAM~2578\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2578_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1822_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1790_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1758_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1726_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1726_q\,
	datab => \RAM1|ALT_INV_memRAM~1758_q\,
	datac => \RAM1|ALT_INV_memRAM~1790_q\,
	datad => \RAM1|ALT_INV_memRAM~1822_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2578_combout\);

\RAM1|memRAM~2579\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2579_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2578_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2577_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2576_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2575_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2575_combout\,
	datab => \RAM1|ALT_INV_memRAM~2576_combout\,
	datac => \RAM1|ALT_INV_memRAM~2577_combout\,
	datad => \RAM1|ALT_INV_memRAM~2578_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2579_combout\);

\RAM1|memRAM~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~318_q\);

\RAM1|memRAM~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~350_q\);

\RAM1|memRAM~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~382_q\);

\RAM1|memRAM~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~414_q\);

\RAM1|memRAM~2580\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2580_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~414_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~382_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~350_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~318_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~318_q\,
	datab => \RAM1|ALT_INV_memRAM~350_q\,
	datac => \RAM1|ALT_INV_memRAM~382_q\,
	datad => \RAM1|ALT_INV_memRAM~414_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2580_combout\);

\RAM1|memRAM~830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~830_q\);

\RAM1|memRAM~862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~862_q\);

\RAM1|memRAM~894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~894_q\);

\RAM1|memRAM~926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~926_q\);

\RAM1|memRAM~2581\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2581_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~926_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~894_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~862_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~830_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~830_q\,
	datab => \RAM1|ALT_INV_memRAM~862_q\,
	datac => \RAM1|ALT_INV_memRAM~894_q\,
	datad => \RAM1|ALT_INV_memRAM~926_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2581_combout\);

\RAM1|memRAM~1342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1342_q\);

\RAM1|memRAM~1374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1374_q\);

\RAM1|memRAM~1406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1406_q\);

\RAM1|memRAM~1438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1438_q\);

\RAM1|memRAM~2582\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2582_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1438_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1406_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1374_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1342_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1342_q\,
	datab => \RAM1|ALT_INV_memRAM~1374_q\,
	datac => \RAM1|ALT_INV_memRAM~1406_q\,
	datad => \RAM1|ALT_INV_memRAM~1438_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2582_combout\);

\RAM1|memRAM~1854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1854_q\);

\RAM1|memRAM~1886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1886_q\);

\RAM1|memRAM~1918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1918_q\);

\RAM1|memRAM~1950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1950_q\);

\RAM1|memRAM~2583\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2583_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1950_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1918_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1886_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1854_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1854_q\,
	datab => \RAM1|ALT_INV_memRAM~1886_q\,
	datac => \RAM1|ALT_INV_memRAM~1918_q\,
	datad => \RAM1|ALT_INV_memRAM~1950_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2583_combout\);

\RAM1|memRAM~2584\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2584_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2583_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2582_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2581_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2580_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2580_combout\,
	datab => \RAM1|ALT_INV_memRAM~2581_combout\,
	datac => \RAM1|ALT_INV_memRAM~2582_combout\,
	datad => \RAM1|ALT_INV_memRAM~2583_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2584_combout\);

\RAM1|memRAM~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~446_q\);

\RAM1|memRAM~958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~958_q\);

\RAM1|memRAM~1470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1470_q\);

\RAM1|memRAM~1982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1982_q\);

\RAM1|memRAM~2585\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2585_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1982_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1470_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~958_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~446_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~446_q\,
	datab => \RAM1|ALT_INV_memRAM~958_q\,
	datac => \RAM1|ALT_INV_memRAM~1470_q\,
	datad => \RAM1|ALT_INV_memRAM~1982_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2585_combout\);

\RAM1|memRAM~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~478_q\);

\RAM1|memRAM~990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~990_q\);

\RAM1|memRAM~1502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1502_q\);

\RAM1|memRAM~2014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2014_q\);

\RAM1|memRAM~2586\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2586_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2014_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1502_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~990_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~478_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~478_q\,
	datab => \RAM1|ALT_INV_memRAM~990_q\,
	datac => \RAM1|ALT_INV_memRAM~1502_q\,
	datad => \RAM1|ALT_INV_memRAM~2014_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2586_combout\);

\RAM1|memRAM~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~510_q\);

\RAM1|memRAM~1022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1022_q\);

\RAM1|memRAM~1534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1534_q\);

\RAM1|memRAM~2046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2046_q\);

\RAM1|memRAM~2587\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2587_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2046_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1534_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1022_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~510_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~510_q\,
	datab => \RAM1|ALT_INV_memRAM~1022_q\,
	datac => \RAM1|ALT_INV_memRAM~1534_q\,
	datad => \RAM1|ALT_INV_memRAM~2046_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2587_combout\);

\RAM1|memRAM~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~542_q\);

\RAM1|memRAM~1054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1054_q\);

\RAM1|memRAM~1566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1566_q\);

\RAM1|memRAM~2078\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[23]~22_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2078_q\);

\RAM1|memRAM~2588\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2588_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2078_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1566_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1054_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~542_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~542_q\,
	datab => \RAM1|ALT_INV_memRAM~1054_q\,
	datac => \RAM1|ALT_INV_memRAM~1566_q\,
	datad => \RAM1|ALT_INV_memRAM~2078_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2588_combout\);

\RAM1|memRAM~2589\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2589_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2588_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2587_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2586_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2585_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2585_combout\,
	datab => \RAM1|ALT_INV_memRAM~2586_combout\,
	datac => \RAM1|ALT_INV_memRAM~2587_combout\,
	datad => \RAM1|ALT_INV_memRAM~2588_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2589_combout\);

\RAM1|memRAM~2590\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2590_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2589_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2584_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2579_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2574_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2574_combout\,
	datab => \RAM1|ALT_INV_memRAM~2579_combout\,
	datac => \RAM1|ALT_INV_memRAM~2584_combout\,
	datad => \RAM1|ALT_INV_memRAM~2589_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2590_combout\);

\MUX_ULA_MEM|saida_MUX[23]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[23]~23_combout\ = (!\decoderInstru1|OUTPUT[3]~5_combout\ & ((!\decoderInstru1|Equal9~0_combout\) # ((\RAM1|memRAM~2590_combout\)))) # (\decoderInstru1|OUTPUT[3]~5_combout\ & (((\ULA1|ULA24|MuxOperacao|MUX_OUT[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001111110011101000111111001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA24|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	datad => \RAM1|ALT_INV_memRAM~2590_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[23]~23_combout\);

\BANCO_REG|registrador~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[23]~23_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~317_q\);

\BANCO_REG|registrador~1177\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1177_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~317_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~317_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1177_combout\);

\BANCO_REG|saidaA[23]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[23]~23_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1177_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1177_combout\,
	combout => \BANCO_REG|saidaA[23]~23_combout\);

\ULA1|ULA24|Somador|cOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA24|Somador|cOut~1_combout\ = (\BANCO_REG|saidaA[23]~23_combout\ & \ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[23]~23_combout\,
	datab => \ULA1|ULA24|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA24|Somador|cOut~1_combout\);

\BANCO_REG|registrador~1183\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1183_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~318_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~318_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1183_combout\);

\BANCO_REG|saidaB[24]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[24]~23_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1183_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1183_combout\,
	combout => \BANCO_REG|saidaB[24]~23_combout\);

\ULA1|ULA25|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[24]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaB[24]~23_combout\,
	combout => \ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\);

\ULA1|ULA25|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA25|MuxOperacao|MUX_OUT[0]~0_combout\ = ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (\ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[24]~24_combout\) ) ) ) # ( 
-- \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( !\BANCO_REG|saidaA[24]~24_combout\ $ (!\ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\ $ (((\ULA1|ULA24|Somador|cOut~1_combout\) # 
-- (\ULA1|ULA24|Somador|cOut~0_combout\)))) ) ) ) # ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (\BANCO_REG|saidaA[24]~24_combout\ & \ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111011110001000011100001111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA24|Somador|ALT_INV_cOut~0_combout\,
	datab => \ULA1|ULA24|Somador|ALT_INV_cOut~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[24]~24_combout\,
	datad => \ULA1|ULA25|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA25|MuxOperacao|MUX_OUT[0]~0_combout\);

\RAM1|memRAM~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~63_q\);

\RAM1|memRAM~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~191_q\);

\RAM1|memRAM~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~319_q\);

\RAM1|memRAM~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~447_q\);

\RAM1|memRAM~2591\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2591_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~447_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~319_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~191_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~63_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~63_q\,
	datab => \RAM1|ALT_INV_memRAM~191_q\,
	datac => \RAM1|ALT_INV_memRAM~319_q\,
	datad => \RAM1|ALT_INV_memRAM~447_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2591_combout\);

\RAM1|memRAM~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~95_q\);

\RAM1|memRAM~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~223_q\);

\RAM1|memRAM~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~351_q\);

\RAM1|memRAM~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~479_q\);

\RAM1|memRAM~2592\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2592_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~479_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~351_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~223_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~95_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~95_q\,
	datab => \RAM1|ALT_INV_memRAM~223_q\,
	datac => \RAM1|ALT_INV_memRAM~351_q\,
	datad => \RAM1|ALT_INV_memRAM~479_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2592_combout\);

\RAM1|memRAM~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~127_q\);

\RAM1|memRAM~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~255_q\);

\RAM1|memRAM~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~383_q\);

\RAM1|memRAM~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~511_q\);

\RAM1|memRAM~2593\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2593_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~511_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~383_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~255_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~127_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~127_q\,
	datab => \RAM1|ALT_INV_memRAM~255_q\,
	datac => \RAM1|ALT_INV_memRAM~383_q\,
	datad => \RAM1|ALT_INV_memRAM~511_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2593_combout\);

\RAM1|memRAM~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~159_q\);

\RAM1|memRAM~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~287_q\);

\RAM1|memRAM~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~415_q\);

\RAM1|memRAM~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~543_q\);

\RAM1|memRAM~2594\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2594_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~543_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~415_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~287_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~159_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~159_q\,
	datab => \RAM1|ALT_INV_memRAM~287_q\,
	datac => \RAM1|ALT_INV_memRAM~415_q\,
	datad => \RAM1|ALT_INV_memRAM~543_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2594_combout\);

\RAM1|memRAM~2595\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2595_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2594_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2593_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2592_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2591_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2591_combout\,
	datab => \RAM1|ALT_INV_memRAM~2592_combout\,
	datac => \RAM1|ALT_INV_memRAM~2593_combout\,
	datad => \RAM1|ALT_INV_memRAM~2594_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2595_combout\);

\RAM1|memRAM~575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~575_q\);

\RAM1|memRAM~703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~703_q\);

\RAM1|memRAM~831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~831_q\);

\RAM1|memRAM~959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~959_q\);

\RAM1|memRAM~2596\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2596_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~959_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~831_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~703_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~575_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~575_q\,
	datab => \RAM1|ALT_INV_memRAM~703_q\,
	datac => \RAM1|ALT_INV_memRAM~831_q\,
	datad => \RAM1|ALT_INV_memRAM~959_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2596_combout\);

\RAM1|memRAM~607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~607_q\);

\RAM1|memRAM~735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~735_q\);

\RAM1|memRAM~863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~863_q\);

\RAM1|memRAM~991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~991_q\);

\RAM1|memRAM~2597\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2597_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~991_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~863_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~735_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~607_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~607_q\,
	datab => \RAM1|ALT_INV_memRAM~735_q\,
	datac => \RAM1|ALT_INV_memRAM~863_q\,
	datad => \RAM1|ALT_INV_memRAM~991_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2597_combout\);

\RAM1|memRAM~639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~639_q\);

\RAM1|memRAM~767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~767_q\);

\RAM1|memRAM~895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~895_q\);

\RAM1|memRAM~1023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1023_q\);

\RAM1|memRAM~2598\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2598_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1023_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~895_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~767_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~639_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~639_q\,
	datab => \RAM1|ALT_INV_memRAM~767_q\,
	datac => \RAM1|ALT_INV_memRAM~895_q\,
	datad => \RAM1|ALT_INV_memRAM~1023_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2598_combout\);

\RAM1|memRAM~671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~671_q\);

\RAM1|memRAM~799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~799_q\);

\RAM1|memRAM~927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~927_q\);

\RAM1|memRAM~1055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1055_q\);

\RAM1|memRAM~2599\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2599_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1055_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~927_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~799_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~671_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~671_q\,
	datab => \RAM1|ALT_INV_memRAM~799_q\,
	datac => \RAM1|ALT_INV_memRAM~927_q\,
	datad => \RAM1|ALT_INV_memRAM~1055_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2599_combout\);

\RAM1|memRAM~2600\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2600_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2599_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2598_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2597_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2596_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2596_combout\,
	datab => \RAM1|ALT_INV_memRAM~2597_combout\,
	datac => \RAM1|ALT_INV_memRAM~2598_combout\,
	datad => \RAM1|ALT_INV_memRAM~2599_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2600_combout\);

\RAM1|memRAM~1087\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1087_q\);

\RAM1|memRAM~1119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1119_q\);

\RAM1|memRAM~1151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1151_q\);

\RAM1|memRAM~1183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1183_q\);

\RAM1|memRAM~2601\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2601_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1183_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1151_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1119_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1087_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1087_q\,
	datab => \RAM1|ALT_INV_memRAM~1119_q\,
	datac => \RAM1|ALT_INV_memRAM~1151_q\,
	datad => \RAM1|ALT_INV_memRAM~1183_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2601_combout\);

\RAM1|memRAM~1215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1215_q\);

\RAM1|memRAM~1247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1247_q\);

\RAM1|memRAM~1279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1279_q\);

\RAM1|memRAM~1311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1311_q\);

\RAM1|memRAM~2602\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2602_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1311_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1279_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1247_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1215_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1215_q\,
	datab => \RAM1|ALT_INV_memRAM~1247_q\,
	datac => \RAM1|ALT_INV_memRAM~1279_q\,
	datad => \RAM1|ALT_INV_memRAM~1311_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2602_combout\);

\RAM1|memRAM~1343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1343_q\);

\RAM1|memRAM~1375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1375_q\);

\RAM1|memRAM~1407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1407_q\);

\RAM1|memRAM~1439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1439_q\);

\RAM1|memRAM~2603\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2603_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1439_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1407_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1375_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1343_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1343_q\,
	datab => \RAM1|ALT_INV_memRAM~1375_q\,
	datac => \RAM1|ALT_INV_memRAM~1407_q\,
	datad => \RAM1|ALT_INV_memRAM~1439_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2603_combout\);

\RAM1|memRAM~1471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1471_q\);

\RAM1|memRAM~1503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1503_q\);

\RAM1|memRAM~1535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1535_q\);

\RAM1|memRAM~1567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1567_q\);

\RAM1|memRAM~2604\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2604_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1567_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1535_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1503_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1471_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1471_q\,
	datab => \RAM1|ALT_INV_memRAM~1503_q\,
	datac => \RAM1|ALT_INV_memRAM~1535_q\,
	datad => \RAM1|ALT_INV_memRAM~1567_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2604_combout\);

\RAM1|memRAM~2605\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2605_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2604_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2603_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2602_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2601_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2601_combout\,
	datab => \RAM1|ALT_INV_memRAM~2602_combout\,
	datac => \RAM1|ALT_INV_memRAM~2603_combout\,
	datad => \RAM1|ALT_INV_memRAM~2604_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2605_combout\);

\RAM1|memRAM~1599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1599_q\);

\RAM1|memRAM~1727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1727_q\);

\RAM1|memRAM~1855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1855_q\);

\RAM1|memRAM~1983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1983_q\);

\RAM1|memRAM~2606\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2606_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1983_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1855_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1727_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1599_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1599_q\,
	datab => \RAM1|ALT_INV_memRAM~1727_q\,
	datac => \RAM1|ALT_INV_memRAM~1855_q\,
	datad => \RAM1|ALT_INV_memRAM~1983_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2606_combout\);

\RAM1|memRAM~1631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1631_q\);

\RAM1|memRAM~1759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1759_q\);

\RAM1|memRAM~1887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1887_q\);

\RAM1|memRAM~2015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2015_q\);

\RAM1|memRAM~2607\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2607_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2015_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1887_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1759_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1631_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1631_q\,
	datab => \RAM1|ALT_INV_memRAM~1759_q\,
	datac => \RAM1|ALT_INV_memRAM~1887_q\,
	datad => \RAM1|ALT_INV_memRAM~2015_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2607_combout\);

\RAM1|memRAM~1663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1663_q\);

\RAM1|memRAM~1791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1791_q\);

\RAM1|memRAM~1919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1919_q\);

\RAM1|memRAM~2047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2047_q\);

\RAM1|memRAM~2608\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2608_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2047_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1919_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1791_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1663_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1663_q\,
	datab => \RAM1|ALT_INV_memRAM~1791_q\,
	datac => \RAM1|ALT_INV_memRAM~1919_q\,
	datad => \RAM1|ALT_INV_memRAM~2047_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2608_combout\);

\RAM1|memRAM~1695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1695_q\);

\RAM1|memRAM~1823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1823_q\);

\RAM1|memRAM~1951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1951_q\);

\RAM1|memRAM~2079\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[24]~23_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2079_q\);

\RAM1|memRAM~2609\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2609_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2079_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1951_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1823_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1695_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1695_q\,
	datab => \RAM1|ALT_INV_memRAM~1823_q\,
	datac => \RAM1|ALT_INV_memRAM~1951_q\,
	datad => \RAM1|ALT_INV_memRAM~2079_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2609_combout\);

\RAM1|memRAM~2610\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2610_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2609_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2608_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2607_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2606_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2606_combout\,
	datab => \RAM1|ALT_INV_memRAM~2607_combout\,
	datac => \RAM1|ALT_INV_memRAM~2608_combout\,
	datad => \RAM1|ALT_INV_memRAM~2609_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2610_combout\);

\RAM1|memRAM~2611\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2611_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2610_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2605_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2600_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2595_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2595_combout\,
	datab => \RAM1|ALT_INV_memRAM~2600_combout\,
	datac => \RAM1|ALT_INV_memRAM~2605_combout\,
	datad => \RAM1|ALT_INV_memRAM~2610_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2611_combout\);

\MUX_ULA_MEM|saida_MUX[24]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[24]~24_combout\ = (!\decoderInstru1|OUTPUT[3]~5_combout\ & ((!\decoderInstru1|Equal9~0_combout\) # ((\RAM1|memRAM~2611_combout\)))) # (\decoderInstru1|OUTPUT[3]~5_combout\ & (((\ULA1|ULA25|MuxOperacao|MUX_OUT[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001111110011101000111111001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA25|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	datad => \RAM1|ALT_INV_memRAM~2611_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[24]~24_combout\);

\BANCO_REG|registrador~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[24]~24_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~318_q\);

\BANCO_REG|registrador~1182\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1182_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~318_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~318_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1182_combout\);

\BANCO_REG|saidaA[24]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[24]~24_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1182_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1182_combout\,
	combout => \BANCO_REG|saidaA[24]~24_combout\);

\ULA1|ULA25|Somador|cOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA25|Somador|cOut~combout\ = (!\BANCO_REG|saidaA[24]~24_combout\ & ((!\ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\) # ((!\ULA1|ULA24|Somador|cOut~0_combout\ & !\ULA1|ULA24|Somador|cOut~1_combout\)))) # (\BANCO_REG|saidaA[24]~24_combout\ & 
-- (!\ULA1|ULA24|Somador|cOut~0_combout\ & (!\ULA1|ULA24|Somador|cOut~1_combout\ & !\ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100010000000111110001000000011111000100000001111100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA24|Somador|ALT_INV_cOut~0_combout\,
	datab => \ULA1|ULA24|Somador|ALT_INV_cOut~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[24]~24_combout\,
	datad => \ULA1|ULA25|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA25|Somador|cOut~combout\);

\BANCO_REG|registrador~1188\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1188_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~319_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~319_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1188_combout\);

\BANCO_REG|saidaB[25]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[25]~24_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1188_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1188_combout\,
	combout => \BANCO_REG|saidaB[25]~24_combout\);

\ULA1|ULA26|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[25]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaB[25]~24_combout\,
	combout => \ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\);

\ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0_combout\ = (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((!\BANCO_REG|saidaA[25]~25_combout\ & (\ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\ & \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\)) # 
-- (\BANCO_REG|saidaA[25]~25_combout\ & ((\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\) # (\ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001110000000100000111000000010000011100000001000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[25]~25_combout\,
	datab => \ULA1|ULA26|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0_combout\);

\RAM1|memRAM~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~64_q\);

\RAM1|memRAM~576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~576_q\);

\RAM1|memRAM~1088\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1088_q\);

\RAM1|memRAM~1600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1600_q\);

\RAM1|memRAM~2612\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2612_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1600_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1088_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~576_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~64_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~64_q\,
	datab => \RAM1|ALT_INV_memRAM~576_q\,
	datac => \RAM1|ALT_INV_memRAM~1088_q\,
	datad => \RAM1|ALT_INV_memRAM~1600_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2612_combout\);

\RAM1|memRAM~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~192_q\);

\RAM1|memRAM~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~704_q\);

\RAM1|memRAM~1216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1216_q\);

\RAM1|memRAM~1728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1728_q\);

\RAM1|memRAM~2613\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2613_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1728_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1216_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~704_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~192_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~192_q\,
	datab => \RAM1|ALT_INV_memRAM~704_q\,
	datac => \RAM1|ALT_INV_memRAM~1216_q\,
	datad => \RAM1|ALT_INV_memRAM~1728_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2613_combout\);

\RAM1|memRAM~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~320_q\);

\RAM1|memRAM~832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~832_q\);

\RAM1|memRAM~1344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1344_q\);

\RAM1|memRAM~1856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1856_q\);

\RAM1|memRAM~2614\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2614_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1856_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1344_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~832_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~320_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~320_q\,
	datab => \RAM1|ALT_INV_memRAM~832_q\,
	datac => \RAM1|ALT_INV_memRAM~1344_q\,
	datad => \RAM1|ALT_INV_memRAM~1856_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2614_combout\);

\RAM1|memRAM~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~448_q\);

\RAM1|memRAM~960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~960_q\);

\RAM1|memRAM~1472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1472_q\);

\RAM1|memRAM~1984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1984_q\);

\RAM1|memRAM~2615\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2615_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1984_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1472_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~960_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~448_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~448_q\,
	datab => \RAM1|ALT_INV_memRAM~960_q\,
	datac => \RAM1|ALT_INV_memRAM~1472_q\,
	datad => \RAM1|ALT_INV_memRAM~1984_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2615_combout\);

\RAM1|memRAM~2616\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2616_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2615_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2614_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2613_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2612_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2612_combout\,
	datab => \RAM1|ALT_INV_memRAM~2613_combout\,
	datac => \RAM1|ALT_INV_memRAM~2614_combout\,
	datad => \RAM1|ALT_INV_memRAM~2615_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2616_combout\);

\RAM1|memRAM~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~96_q\);

\RAM1|memRAM~608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~608_q\);

\RAM1|memRAM~1120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1120_q\);

\RAM1|memRAM~1632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1632_q\);

\RAM1|memRAM~2617\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2617_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1632_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1120_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~608_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~96_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~96_q\,
	datab => \RAM1|ALT_INV_memRAM~608_q\,
	datac => \RAM1|ALT_INV_memRAM~1120_q\,
	datad => \RAM1|ALT_INV_memRAM~1632_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2617_combout\);

\RAM1|memRAM~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~224_q\);

\RAM1|memRAM~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~736_q\);

\RAM1|memRAM~1248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1248_q\);

\RAM1|memRAM~1760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1760_q\);

\RAM1|memRAM~2618\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2618_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1760_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1248_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~736_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~224_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~224_q\,
	datab => \RAM1|ALT_INV_memRAM~736_q\,
	datac => \RAM1|ALT_INV_memRAM~1248_q\,
	datad => \RAM1|ALT_INV_memRAM~1760_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2618_combout\);

\RAM1|memRAM~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~352_q\);

\RAM1|memRAM~864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~864_q\);

\RAM1|memRAM~1376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1376_q\);

\RAM1|memRAM~1888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1888_q\);

\RAM1|memRAM~2619\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2619_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1888_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1376_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~864_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~352_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~352_q\,
	datab => \RAM1|ALT_INV_memRAM~864_q\,
	datac => \RAM1|ALT_INV_memRAM~1376_q\,
	datad => \RAM1|ALT_INV_memRAM~1888_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2619_combout\);

\RAM1|memRAM~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~480_q\);

\RAM1|memRAM~992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~992_q\);

\RAM1|memRAM~1504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1504_q\);

\RAM1|memRAM~2016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2016_q\);

\RAM1|memRAM~2620\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2620_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2016_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1504_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~992_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~480_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~480_q\,
	datab => \RAM1|ALT_INV_memRAM~992_q\,
	datac => \RAM1|ALT_INV_memRAM~1504_q\,
	datad => \RAM1|ALT_INV_memRAM~2016_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2620_combout\);

\RAM1|memRAM~2621\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2621_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2620_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2619_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2618_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2617_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2617_combout\,
	datab => \RAM1|ALT_INV_memRAM~2618_combout\,
	datac => \RAM1|ALT_INV_memRAM~2619_combout\,
	datad => \RAM1|ALT_INV_memRAM~2620_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2621_combout\);

\RAM1|memRAM~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~128_q\);

\RAM1|memRAM~640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~640_q\);

\RAM1|memRAM~1152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1152_q\);

\RAM1|memRAM~1664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1664_q\);

\RAM1|memRAM~2622\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2622_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1664_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1152_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~640_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~128_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~128_q\,
	datab => \RAM1|ALT_INV_memRAM~640_q\,
	datac => \RAM1|ALT_INV_memRAM~1152_q\,
	datad => \RAM1|ALT_INV_memRAM~1664_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2622_combout\);

\RAM1|memRAM~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~256_q\);

\RAM1|memRAM~768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~768_q\);

\RAM1|memRAM~1280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1280_q\);

\RAM1|memRAM~1792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1792_q\);

\RAM1|memRAM~2623\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2623_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1792_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1280_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~768_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~256_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~256_q\,
	datab => \RAM1|ALT_INV_memRAM~768_q\,
	datac => \RAM1|ALT_INV_memRAM~1280_q\,
	datad => \RAM1|ALT_INV_memRAM~1792_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2623_combout\);

\RAM1|memRAM~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~384_q\);

\RAM1|memRAM~896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~896_q\);

\RAM1|memRAM~1408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1408_q\);

\RAM1|memRAM~1920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1920_q\);

\RAM1|memRAM~2624\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2624_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1920_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1408_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~896_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~384_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~384_q\,
	datab => \RAM1|ALT_INV_memRAM~896_q\,
	datac => \RAM1|ALT_INV_memRAM~1408_q\,
	datad => \RAM1|ALT_INV_memRAM~1920_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2624_combout\);

\RAM1|memRAM~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~512_q\);

\RAM1|memRAM~1024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1024_q\);

\RAM1|memRAM~1536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1536_q\);

\RAM1|memRAM~2048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2048_q\);

\RAM1|memRAM~2625\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2625_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2048_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1536_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1024_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~512_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~512_q\,
	datab => \RAM1|ALT_INV_memRAM~1024_q\,
	datac => \RAM1|ALT_INV_memRAM~1536_q\,
	datad => \RAM1|ALT_INV_memRAM~2048_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2625_combout\);

\RAM1|memRAM~2626\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2626_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2625_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2624_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2623_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2622_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2622_combout\,
	datab => \RAM1|ALT_INV_memRAM~2623_combout\,
	datac => \RAM1|ALT_INV_memRAM~2624_combout\,
	datad => \RAM1|ALT_INV_memRAM~2625_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2626_combout\);

\RAM1|memRAM~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~160_q\);

\RAM1|memRAM~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~288_q\);

\RAM1|memRAM~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~416_q\);

\RAM1|memRAM~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~544_q\);

\RAM1|memRAM~2627\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2627_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~544_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~416_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~288_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~160_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~160_q\,
	datab => \RAM1|ALT_INV_memRAM~288_q\,
	datac => \RAM1|ALT_INV_memRAM~416_q\,
	datad => \RAM1|ALT_INV_memRAM~544_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2627_combout\);

\RAM1|memRAM~672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~672_q\);

\RAM1|memRAM~800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~800_q\);

\RAM1|memRAM~928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~928_q\);

\RAM1|memRAM~1056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1056_q\);

\RAM1|memRAM~2628\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2628_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1056_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~928_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~800_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~672_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~672_q\,
	datab => \RAM1|ALT_INV_memRAM~800_q\,
	datac => \RAM1|ALT_INV_memRAM~928_q\,
	datad => \RAM1|ALT_INV_memRAM~1056_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2628_combout\);

\RAM1|memRAM~1184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1184_q\);

\RAM1|memRAM~1312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1312_q\);

\RAM1|memRAM~1440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1440_q\);

\RAM1|memRAM~1568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1568_q\);

\RAM1|memRAM~2629\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2629_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1568_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1440_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1312_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1184_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1184_q\,
	datab => \RAM1|ALT_INV_memRAM~1312_q\,
	datac => \RAM1|ALT_INV_memRAM~1440_q\,
	datad => \RAM1|ALT_INV_memRAM~1568_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2629_combout\);

\RAM1|memRAM~1696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1696_q\);

\RAM1|memRAM~1824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1824_q\);

\RAM1|memRAM~1952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1952_q\);

\RAM1|memRAM~2080\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[25]~24_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2080_q\);

\RAM1|memRAM~2630\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2630_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2080_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1952_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1824_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1696_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1696_q\,
	datab => \RAM1|ALT_INV_memRAM~1824_q\,
	datac => \RAM1|ALT_INV_memRAM~1952_q\,
	datad => \RAM1|ALT_INV_memRAM~2080_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2630_combout\);

\RAM1|memRAM~2631\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2631_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2630_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2629_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2628_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2627_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2627_combout\,
	datab => \RAM1|ALT_INV_memRAM~2628_combout\,
	datac => \RAM1|ALT_INV_memRAM~2629_combout\,
	datad => \RAM1|ALT_INV_memRAM~2630_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2631_combout\);

\RAM1|memRAM~2632\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2632_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2631_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2626_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2621_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2616_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2616_combout\,
	datab => \RAM1|ALT_INV_memRAM~2621_combout\,
	datac => \RAM1|ALT_INV_memRAM~2626_combout\,
	datad => \RAM1|ALT_INV_memRAM~2631_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2632_combout\);

\MUX_ULA_MEM|saida_MUX[25]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[25]~25_combout\ = (\decoderInstru1|Equal9~0_combout\ & !\RAM1|memRAM~2632_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \RAM1|ALT_INV_memRAM~2632_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[25]~25_combout\);

\MUX_ULA_MEM|saida_MUX[25]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[25]~26_combout\ = ( \decoderInstru1|OUTPUT[3]~5_combout\ & ( \MUX_ULA_MEM|saida_MUX[25]~25_combout\ & ( ((\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA25|Somador|cOut~combout\ $ (\ULA1|ULA26|Somador|saida~0_combout\)))) 
-- # (\ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0_combout\) ) ) ) # ( \decoderInstru1|OUTPUT[3]~5_combout\ & ( !\MUX_ULA_MEM|saida_MUX[25]~25_combout\ & ( ((\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA25|Somador|cOut~combout\ $ 
-- (\ULA1|ULA26|Somador|saida~0_combout\)))) # (\ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0_combout\) ) ) ) # ( !\decoderInstru1|OUTPUT[3]~5_combout\ & ( !\MUX_ULA_MEM|saida_MUX[25]~25_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000010011111111100000000000000000000100111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA25|Somador|ALT_INV_cOut~combout\,
	datab => \ULA1|ULA26|Somador|ALT_INV_saida~0_combout\,
	datac => \ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	dataf => \MUX_ULA_MEM|ALT_INV_saida_MUX[25]~25_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[25]~26_combout\);

\BANCO_REG|registrador~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[25]~26_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~319_q\);

\BANCO_REG|registrador~1187\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1187_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~319_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~319_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1187_combout\);

\BANCO_REG|saidaA[25]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[25]~25_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1187_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1187_combout\,
	combout => \BANCO_REG|saidaA[25]~25_combout\);

\ULA1|ULA26|Somador|saida~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA26|Somador|saida~0_combout\ = !\BANCO_REG|saidaA[25]~25_combout\ $ (!\ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[25]~25_combout\,
	datab => \ULA1|ULA26|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA26|Somador|saida~0_combout\);

\ULA1|ULA26|MuxOperacao|MUX_OUT[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~2_combout\ = ( \ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\ & ( (\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & ((!\ULA1|ULA26|Somador|saida~0_combout\) # ((!\ULA1|ULA24|Somador|cOut~1_combout\ & 
-- !\BANCO_REG|saidaA[24]~24_combout\)))) ) ) # ( !\ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\ & ( (\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & ((!\ULA1|ULA26|Somador|saida~0_combout\ & ((\BANCO_REG|saidaA[24]~24_combout\))) # 
-- (\ULA1|ULA26|Somador|saida~0_combout\ & ((!\ULA1|ULA24|Somador|cOut~1_combout\) # (!\BANCO_REG|saidaA[24]~24_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110010001100100010001000010001001100100011001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA26|Somador|ALT_INV_saida~0_combout\,
	datab => \ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datac => \ULA1|ULA24|Somador|ALT_INV_cOut~1_combout\,
	datad => \BANCO_REG|ALT_INV_saidaA[24]~24_combout\,
	datae => \ULA1|ULA25|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~2_combout\);

\ULA1|ULA26|MuxOperacao|MUX_OUT[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~3_combout\ = !\BANCO_REG|saidaA[24]~24_combout\ $ (\ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100110011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[24]~24_combout\,
	datab => \ULA1|ULA25|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~3_combout\);

\ULA1|ULA26|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~2_combout\ & ( \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~3_combout\ ) ) # ( !\ULA1|ULA26|MuxOperacao|MUX_OUT[0]~2_combout\ & ( \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~3_combout\ & ( 
-- \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0_combout\ ) ) ) # ( \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~2_combout\ & ( !\ULA1|ULA26|MuxOperacao|MUX_OUT[0]~3_combout\ & ( ((!\ULA1|ULA26|Somador|saida~0_combout\ & ((\ULA1|ULA24|Somador|cOut~1_combout\) # 
-- (\ULA1|ULA24|Somador|cOut~0_combout\))) # (\ULA1|ULA26|Somador|saida~0_combout\ & (!\ULA1|ULA24|Somador|cOut~0_combout\))) # (\ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0_combout\) ) ) ) # ( !\ULA1|ULA26|MuxOperacao|MUX_OUT[0]~2_combout\ & ( 
-- !\ULA1|ULA26|MuxOperacao|MUX_OUT[0]~3_combout\ & ( \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011011110111111101100110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA26|Somador|ALT_INV_saida~0_combout\,
	datab => \ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA24|Somador|ALT_INV_cOut~0_combout\,
	datad => \ULA1|ULA24|Somador|ALT_INV_cOut~1_combout\,
	datae => \ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	dataf => \ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\,
	combout => \ULA1|ULA26|MuxOperacao|MUX_OUT[0]~1_combout\);

\ULA1|ULA27|MuxOperacao|MUX_OUT[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~2_combout\ = ( !\BANCO_REG|saidaA[25]~25_combout\ & ( \ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\ & ( (\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & ((!\ULA1|ULA24|Somador|cOut~1_combout\ & 
-- ((!\BANCO_REG|saidaA[24]~24_combout\) # (!\ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\))) # (\ULA1|ULA24|Somador|cOut~1_combout\ & (!\BANCO_REG|saidaA[24]~24_combout\ & !\ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\)))) ) ) ) # ( 
-- \BANCO_REG|saidaA[25]~25_combout\ & ( !\ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\ & ( (\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & ((!\ULA1|ULA24|Somador|cOut~1_combout\ & ((!\BANCO_REG|saidaA[24]~24_combout\) # 
-- (!\ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\))) # (\ULA1|ULA24|Somador|cOut~1_combout\ & (!\BANCO_REG|saidaA[24]~24_combout\ & !\ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\)))) ) ) ) # ( !\BANCO_REG|saidaA[25]~25_combout\ & ( 
-- !\ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\ & ( \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101000100000001010100010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA24|Somador|ALT_INV_cOut~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[24]~24_combout\,
	datad => \ULA1|ULA25|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \BANCO_REG|ALT_INV_saidaA[25]~25_combout\,
	dataf => \ULA1|ULA26|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~2_combout\);

\ULA1|ULA27|MuxOperacao|MUX_OUT[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~3_combout\ = (!\BANCO_REG|saidaA[24]~24_combout\ & ((!\ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\) # ((!\BANCO_REG|saidaA[25]~25_combout\ & !\ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\)))) # 
-- (\BANCO_REG|saidaA[24]~24_combout\ & (((!\BANCO_REG|saidaA[25]~25_combout\ & !\ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100010001000111110001000100011111000100010001111100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[24]~24_combout\,
	datab => \ULA1|ULA25|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[25]~25_combout\,
	datad => \ULA1|ULA26|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~3_combout\);

\ULA1|ULA27|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~2_combout\ & ( \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~3_combout\ & ( (\ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0_combout\) # (\ULA1|ULA27|Somador|saida~0_combout\) ) ) ) # ( 
-- !\ULA1|ULA27|MuxOperacao|MUX_OUT[0]~2_combout\ & ( \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~3_combout\ & ( ((!\ULA1|ULA27|Somador|saida~0_combout\ & \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0_combout\) ) ) ) # ( 
-- \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~2_combout\ & ( !\ULA1|ULA27|MuxOperacao|MUX_OUT[0]~3_combout\ & ( ((!\ULA1|ULA27|Somador|saida~0_combout\ & (\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & \ULA1|ULA24|Somador|cOut~0_combout\)) # 
-- (\ULA1|ULA27|Somador|saida~0_combout\ & ((!\ULA1|ULA24|Somador|cOut~0_combout\)))) # (\ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0_combout\) ) ) ) # ( !\ULA1|ULA27|MuxOperacao|MUX_OUT[0]~2_combout\ & ( !\ULA1|ULA27|MuxOperacao|MUX_OUT[0]~3_combout\ & ( 
-- ((!\ULA1|ULA27|Somador|saida~0_combout\ & \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111100101111010111110010111100101111001011110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA27|Somador|ALT_INV_saida~0_combout\,
	datab => \ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datac => \ULA1|ULA27|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA24|Somador|ALT_INV_cOut~0_combout\,
	datae => \ULA1|ULA27|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	dataf => \ULA1|ULA27|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\,
	combout => \ULA1|ULA27|MuxOperacao|MUX_OUT[0]~1_combout\);

\BANCO_REG|registrador~1143\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1143_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~310_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~310_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1143_combout\);

\BANCO_REG|saidaB[16]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[16]~15_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1143_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1143_combout\,
	combout => \BANCO_REG|saidaB[16]~15_combout\);

\ULA1|ULA17|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[16]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaB[16]~15_combout\,
	combout => \ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\);

\ULA1|ULA17|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA17|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((\ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[16]~16_combout\))) ) ) # ( 
-- !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & (((\BANCO_REG|saidaA[16]~16_combout\ & \ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & 
-- (!\ULA1|ULA16|Somador|cOut~combout\ $ (!\BANCO_REG|saidaA[16]~16_combout\ $ (!\ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110010110001111110000000000000011100101100011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA16|Somador|ALT_INV_cOut~combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[16]~16_combout\,
	datac => \ULA1|ULA17|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datae => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA17|MuxOperacao|MUX_OUT[0]~0_combout\);

\RAM1|memRAM~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~55_q\);

\RAM1|memRAM~567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~567_q\);

\RAM1|memRAM~1079\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1079_q\);

\RAM1|memRAM~1591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1591_q\);

\RAM1|memRAM~2423\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2423_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1591_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1079_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~567_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~55_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~55_q\,
	datab => \RAM1|ALT_INV_memRAM~567_q\,
	datac => \RAM1|ALT_INV_memRAM~1079_q\,
	datad => \RAM1|ALT_INV_memRAM~1591_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2423_combout\);

\RAM1|memRAM~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~183_q\);

\RAM1|memRAM~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~695_q\);

\RAM1|memRAM~1207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1207_q\);

\RAM1|memRAM~1719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1719_q\);

\RAM1|memRAM~2424\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2424_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1719_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1207_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~695_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~183_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~183_q\,
	datab => \RAM1|ALT_INV_memRAM~695_q\,
	datac => \RAM1|ALT_INV_memRAM~1207_q\,
	datad => \RAM1|ALT_INV_memRAM~1719_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2424_combout\);

\RAM1|memRAM~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~311_q\);

\RAM1|memRAM~823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~823_q\);

\RAM1|memRAM~1335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1335_q\);

\RAM1|memRAM~1847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1847_q\);

\RAM1|memRAM~2425\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2425_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1847_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1335_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~823_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~311_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~311_q\,
	datab => \RAM1|ALT_INV_memRAM~823_q\,
	datac => \RAM1|ALT_INV_memRAM~1335_q\,
	datad => \RAM1|ALT_INV_memRAM~1847_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2425_combout\);

\RAM1|memRAM~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~439_q\);

\RAM1|memRAM~951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~951_q\);

\RAM1|memRAM~1463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1463_q\);

\RAM1|memRAM~1975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1975_q\);

\RAM1|memRAM~2426\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2426_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1975_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1463_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~951_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~439_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~439_q\,
	datab => \RAM1|ALT_INV_memRAM~951_q\,
	datac => \RAM1|ALT_INV_memRAM~1463_q\,
	datad => \RAM1|ALT_INV_memRAM~1975_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2426_combout\);

\RAM1|memRAM~2427\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2427_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2426_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2425_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2424_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2423_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2423_combout\,
	datab => \RAM1|ALT_INV_memRAM~2424_combout\,
	datac => \RAM1|ALT_INV_memRAM~2425_combout\,
	datad => \RAM1|ALT_INV_memRAM~2426_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2427_combout\);

\RAM1|memRAM~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~87_q\);

\RAM1|memRAM~599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~599_q\);

\RAM1|memRAM~1111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1111_q\);

\RAM1|memRAM~1623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1623_q\);

\RAM1|memRAM~2428\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2428_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1623_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1111_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~599_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~87_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~87_q\,
	datab => \RAM1|ALT_INV_memRAM~599_q\,
	datac => \RAM1|ALT_INV_memRAM~1111_q\,
	datad => \RAM1|ALT_INV_memRAM~1623_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2428_combout\);

\RAM1|memRAM~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~215_q\);

\RAM1|memRAM~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~727_q\);

\RAM1|memRAM~1239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1239_q\);

\RAM1|memRAM~1751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1751_q\);

\RAM1|memRAM~2429\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2429_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1751_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1239_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~727_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~215_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~215_q\,
	datab => \RAM1|ALT_INV_memRAM~727_q\,
	datac => \RAM1|ALT_INV_memRAM~1239_q\,
	datad => \RAM1|ALT_INV_memRAM~1751_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2429_combout\);

\RAM1|memRAM~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~343_q\);

\RAM1|memRAM~855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~855_q\);

\RAM1|memRAM~1367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1367_q\);

\RAM1|memRAM~1879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1879_q\);

\RAM1|memRAM~2430\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2430_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1879_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1367_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~855_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~343_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~343_q\,
	datab => \RAM1|ALT_INV_memRAM~855_q\,
	datac => \RAM1|ALT_INV_memRAM~1367_q\,
	datad => \RAM1|ALT_INV_memRAM~1879_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2430_combout\);

\RAM1|memRAM~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~471_q\);

\RAM1|memRAM~983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~983_q\);

\RAM1|memRAM~1495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1495_q\);

\RAM1|memRAM~2007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2007_q\);

\RAM1|memRAM~2431\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2431_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2007_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1495_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~983_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~471_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~471_q\,
	datab => \RAM1|ALT_INV_memRAM~983_q\,
	datac => \RAM1|ALT_INV_memRAM~1495_q\,
	datad => \RAM1|ALT_INV_memRAM~2007_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2431_combout\);

\RAM1|memRAM~2432\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2432_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2431_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2430_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2429_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2428_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2428_combout\,
	datab => \RAM1|ALT_INV_memRAM~2429_combout\,
	datac => \RAM1|ALT_INV_memRAM~2430_combout\,
	datad => \RAM1|ALT_INV_memRAM~2431_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2432_combout\);

\RAM1|memRAM~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~119_q\);

\RAM1|memRAM~631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~631_q\);

\RAM1|memRAM~1143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1143_q\);

\RAM1|memRAM~1655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1655_q\);

\RAM1|memRAM~2433\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2433_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1655_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1143_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~631_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~119_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~119_q\,
	datab => \RAM1|ALT_INV_memRAM~631_q\,
	datac => \RAM1|ALT_INV_memRAM~1143_q\,
	datad => \RAM1|ALT_INV_memRAM~1655_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2433_combout\);

\RAM1|memRAM~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~247_q\);

\RAM1|memRAM~759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~759_q\);

\RAM1|memRAM~1271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1271_q\);

\RAM1|memRAM~1783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1783_q\);

\RAM1|memRAM~2434\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2434_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1783_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1271_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~759_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~247_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~247_q\,
	datab => \RAM1|ALT_INV_memRAM~759_q\,
	datac => \RAM1|ALT_INV_memRAM~1271_q\,
	datad => \RAM1|ALT_INV_memRAM~1783_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2434_combout\);

\RAM1|memRAM~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~375_q\);

\RAM1|memRAM~887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~887_q\);

\RAM1|memRAM~1399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1399_q\);

\RAM1|memRAM~1911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1911_q\);

\RAM1|memRAM~2435\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2435_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1911_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1399_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~887_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~375_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~375_q\,
	datab => \RAM1|ALT_INV_memRAM~887_q\,
	datac => \RAM1|ALT_INV_memRAM~1399_q\,
	datad => \RAM1|ALT_INV_memRAM~1911_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2435_combout\);

\RAM1|memRAM~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~503_q\);

\RAM1|memRAM~1015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1015_q\);

\RAM1|memRAM~1527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1527_q\);

\RAM1|memRAM~2039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2039_q\);

\RAM1|memRAM~2436\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2436_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2039_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1527_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1015_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~503_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~503_q\,
	datab => \RAM1|ALT_INV_memRAM~1015_q\,
	datac => \RAM1|ALT_INV_memRAM~1527_q\,
	datad => \RAM1|ALT_INV_memRAM~2039_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2436_combout\);

\RAM1|memRAM~2437\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2437_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2436_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2435_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2434_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2433_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2433_combout\,
	datab => \RAM1|ALT_INV_memRAM~2434_combout\,
	datac => \RAM1|ALT_INV_memRAM~2435_combout\,
	datad => \RAM1|ALT_INV_memRAM~2436_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2437_combout\);

\RAM1|memRAM~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~151_q\);

\RAM1|memRAM~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~279_q\);

\RAM1|memRAM~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~407_q\);

\RAM1|memRAM~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~535_q\);

\RAM1|memRAM~2438\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2438_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~535_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~407_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~279_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~151_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~151_q\,
	datab => \RAM1|ALT_INV_memRAM~279_q\,
	datac => \RAM1|ALT_INV_memRAM~407_q\,
	datad => \RAM1|ALT_INV_memRAM~535_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2438_combout\);

\RAM1|memRAM~663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~663_q\);

\RAM1|memRAM~791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~791_q\);

\RAM1|memRAM~919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~919_q\);

\RAM1|memRAM~1047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1047_q\);

\RAM1|memRAM~2439\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2439_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1047_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~919_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~791_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~663_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~663_q\,
	datab => \RAM1|ALT_INV_memRAM~791_q\,
	datac => \RAM1|ALT_INV_memRAM~919_q\,
	datad => \RAM1|ALT_INV_memRAM~1047_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2439_combout\);

\RAM1|memRAM~1175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1175_q\);

\RAM1|memRAM~1303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1303_q\);

\RAM1|memRAM~1431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1431_q\);

\RAM1|memRAM~1559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1559_q\);

\RAM1|memRAM~2440\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2440_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1559_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1431_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1303_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1175_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1175_q\,
	datab => \RAM1|ALT_INV_memRAM~1303_q\,
	datac => \RAM1|ALT_INV_memRAM~1431_q\,
	datad => \RAM1|ALT_INV_memRAM~1559_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2440_combout\);

\RAM1|memRAM~1687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1687_q\);

\RAM1|memRAM~1815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1815_q\);

\RAM1|memRAM~1943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1943_q\);

\RAM1|memRAM~2071\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[16]~15_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2071_q\);

\RAM1|memRAM~2441\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2441_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2071_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1943_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1815_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1687_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1687_q\,
	datab => \RAM1|ALT_INV_memRAM~1815_q\,
	datac => \RAM1|ALT_INV_memRAM~1943_q\,
	datad => \RAM1|ALT_INV_memRAM~2071_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2441_combout\);

\RAM1|memRAM~2442\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2442_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2441_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2440_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2439_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2438_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2438_combout\,
	datab => \RAM1|ALT_INV_memRAM~2439_combout\,
	datac => \RAM1|ALT_INV_memRAM~2440_combout\,
	datad => \RAM1|ALT_INV_memRAM~2441_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2442_combout\);

\RAM1|memRAM~2443\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2443_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2442_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2437_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2432_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2427_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2427_combout\,
	datab => \RAM1|ALT_INV_memRAM~2432_combout\,
	datac => \RAM1|ALT_INV_memRAM~2437_combout\,
	datad => \RAM1|ALT_INV_memRAM~2442_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2443_combout\);

\MUX_ULA_MEM|saida_MUX[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[16]~16_combout\ = (!\decoderInstru1|OUTPUT[3]~5_combout\ & ((!\decoderInstru1|Equal9~0_combout\) # ((\RAM1|memRAM~2443_combout\)))) # (\decoderInstru1|OUTPUT[3]~5_combout\ & (((\ULA1|ULA17|MuxOperacao|MUX_OUT[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001111110011101000111111001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA17|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	datad => \RAM1|ALT_INV_memRAM~2443_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[16]~16_combout\);

\BANCO_REG|registrador~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[16]~16_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~310_q\);

\BANCO_REG|registrador~1142\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1142_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~310_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~310_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1142_combout\);

\BANCO_REG|saidaA[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[16]~16_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1142_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1142_combout\,
	combout => \BANCO_REG|saidaA[16]~16_combout\);

\BANCO_REG|registrador~1153\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1153_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~312_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~312_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1153_combout\);

\BANCO_REG|saidaB[18]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[18]~17_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1153_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1153_combout\,
	combout => \BANCO_REG|saidaB[18]~17_combout\);

\RAM1|memRAM~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~57_q\);

\RAM1|memRAM~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~185_q\);

\RAM1|memRAM~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~313_q\);

\RAM1|memRAM~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~441_q\);

\RAM1|memRAM~2465\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2465_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~441_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~313_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~185_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~57_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~57_q\,
	datab => \RAM1|ALT_INV_memRAM~185_q\,
	datac => \RAM1|ALT_INV_memRAM~313_q\,
	datad => \RAM1|ALT_INV_memRAM~441_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2465_combout\);

\RAM1|memRAM~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~89_q\);

\RAM1|memRAM~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~217_q\);

\RAM1|memRAM~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~345_q\);

\RAM1|memRAM~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~473_q\);

\RAM1|memRAM~2466\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2466_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~473_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~345_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~217_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~89_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~89_q\,
	datab => \RAM1|ALT_INV_memRAM~217_q\,
	datac => \RAM1|ALT_INV_memRAM~345_q\,
	datad => \RAM1|ALT_INV_memRAM~473_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2466_combout\);

\RAM1|memRAM~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~121_q\);

\RAM1|memRAM~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~249_q\);

\RAM1|memRAM~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~377_q\);

\RAM1|memRAM~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~505_q\);

\RAM1|memRAM~2467\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2467_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~505_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~377_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~249_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~121_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~121_q\,
	datab => \RAM1|ALT_INV_memRAM~249_q\,
	datac => \RAM1|ALT_INV_memRAM~377_q\,
	datad => \RAM1|ALT_INV_memRAM~505_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2467_combout\);

\RAM1|memRAM~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~153_q\);

\RAM1|memRAM~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~281_q\);

\RAM1|memRAM~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~409_q\);

\RAM1|memRAM~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~537_q\);

\RAM1|memRAM~2468\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2468_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~537_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~409_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~281_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~153_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~153_q\,
	datab => \RAM1|ALT_INV_memRAM~281_q\,
	datac => \RAM1|ALT_INV_memRAM~409_q\,
	datad => \RAM1|ALT_INV_memRAM~537_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2468_combout\);

\RAM1|memRAM~2469\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2469_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2468_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2467_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2466_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2465_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2465_combout\,
	datab => \RAM1|ALT_INV_memRAM~2466_combout\,
	datac => \RAM1|ALT_INV_memRAM~2467_combout\,
	datad => \RAM1|ALT_INV_memRAM~2468_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2469_combout\);

\RAM1|memRAM~569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~569_q\);

\RAM1|memRAM~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~697_q\);

\RAM1|memRAM~825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~825_q\);

\RAM1|memRAM~953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~953_q\);

\RAM1|memRAM~2470\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2470_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~953_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~825_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~697_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~569_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~569_q\,
	datab => \RAM1|ALT_INV_memRAM~697_q\,
	datac => \RAM1|ALT_INV_memRAM~825_q\,
	datad => \RAM1|ALT_INV_memRAM~953_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2470_combout\);

\RAM1|memRAM~601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~601_q\);

\RAM1|memRAM~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~729_q\);

\RAM1|memRAM~857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~857_q\);

\RAM1|memRAM~985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~985_q\);

\RAM1|memRAM~2471\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2471_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~985_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~857_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~729_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~601_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~601_q\,
	datab => \RAM1|ALT_INV_memRAM~729_q\,
	datac => \RAM1|ALT_INV_memRAM~857_q\,
	datad => \RAM1|ALT_INV_memRAM~985_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2471_combout\);

\RAM1|memRAM~633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~633_q\);

\RAM1|memRAM~761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~761_q\);

\RAM1|memRAM~889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~889_q\);

\RAM1|memRAM~1017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1017_q\);

\RAM1|memRAM~2472\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2472_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1017_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~889_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~761_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~633_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~633_q\,
	datab => \RAM1|ALT_INV_memRAM~761_q\,
	datac => \RAM1|ALT_INV_memRAM~889_q\,
	datad => \RAM1|ALT_INV_memRAM~1017_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2472_combout\);

\RAM1|memRAM~665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~665_q\);

\RAM1|memRAM~793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~793_q\);

\RAM1|memRAM~921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~921_q\);

\RAM1|memRAM~1049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1049_q\);

\RAM1|memRAM~2473\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2473_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1049_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~921_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~793_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~665_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~665_q\,
	datab => \RAM1|ALT_INV_memRAM~793_q\,
	datac => \RAM1|ALT_INV_memRAM~921_q\,
	datad => \RAM1|ALT_INV_memRAM~1049_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2473_combout\);

\RAM1|memRAM~2474\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2474_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2473_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2472_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2471_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2470_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2470_combout\,
	datab => \RAM1|ALT_INV_memRAM~2471_combout\,
	datac => \RAM1|ALT_INV_memRAM~2472_combout\,
	datad => \RAM1|ALT_INV_memRAM~2473_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2474_combout\);

\RAM1|memRAM~1081\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1081_q\);

\RAM1|memRAM~1113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1113_q\);

\RAM1|memRAM~1145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1145_q\);

\RAM1|memRAM~1177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1177_q\);

\RAM1|memRAM~2475\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2475_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1177_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1145_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1113_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1081_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1081_q\,
	datab => \RAM1|ALT_INV_memRAM~1113_q\,
	datac => \RAM1|ALT_INV_memRAM~1145_q\,
	datad => \RAM1|ALT_INV_memRAM~1177_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2475_combout\);

\RAM1|memRAM~1209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1209_q\);

\RAM1|memRAM~1241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1241_q\);

\RAM1|memRAM~1273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1273_q\);

\RAM1|memRAM~1305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1305_q\);

\RAM1|memRAM~2476\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2476_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1305_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1273_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1241_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1209_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1209_q\,
	datab => \RAM1|ALT_INV_memRAM~1241_q\,
	datac => \RAM1|ALT_INV_memRAM~1273_q\,
	datad => \RAM1|ALT_INV_memRAM~1305_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2476_combout\);

\RAM1|memRAM~1337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1337_q\);

\RAM1|memRAM~1369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1369_q\);

\RAM1|memRAM~1401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1401_q\);

\RAM1|memRAM~1433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1433_q\);

\RAM1|memRAM~2477\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2477_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1433_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1401_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1369_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1337_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1337_q\,
	datab => \RAM1|ALT_INV_memRAM~1369_q\,
	datac => \RAM1|ALT_INV_memRAM~1401_q\,
	datad => \RAM1|ALT_INV_memRAM~1433_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2477_combout\);

\RAM1|memRAM~1465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1465_q\);

\RAM1|memRAM~1497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1497_q\);

\RAM1|memRAM~1529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1529_q\);

\RAM1|memRAM~1561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1561_q\);

\RAM1|memRAM~2478\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2478_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1561_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1529_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1497_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1465_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1465_q\,
	datab => \RAM1|ALT_INV_memRAM~1497_q\,
	datac => \RAM1|ALT_INV_memRAM~1529_q\,
	datad => \RAM1|ALT_INV_memRAM~1561_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2478_combout\);

\RAM1|memRAM~2479\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2479_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2478_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2477_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2476_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2475_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2475_combout\,
	datab => \RAM1|ALT_INV_memRAM~2476_combout\,
	datac => \RAM1|ALT_INV_memRAM~2477_combout\,
	datad => \RAM1|ALT_INV_memRAM~2478_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2479_combout\);

\RAM1|memRAM~1593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1593_q\);

\RAM1|memRAM~1721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1721_q\);

\RAM1|memRAM~1849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1849_q\);

\RAM1|memRAM~1977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1977_q\);

\RAM1|memRAM~2480\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2480_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1977_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1849_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1721_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1593_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1593_q\,
	datab => \RAM1|ALT_INV_memRAM~1721_q\,
	datac => \RAM1|ALT_INV_memRAM~1849_q\,
	datad => \RAM1|ALT_INV_memRAM~1977_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2480_combout\);

\RAM1|memRAM~1625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1625_q\);

\RAM1|memRAM~1753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1753_q\);

\RAM1|memRAM~1881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1881_q\);

\RAM1|memRAM~2009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2009_q\);

\RAM1|memRAM~2481\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2481_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2009_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1881_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1753_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1625_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1625_q\,
	datab => \RAM1|ALT_INV_memRAM~1753_q\,
	datac => \RAM1|ALT_INV_memRAM~1881_q\,
	datad => \RAM1|ALT_INV_memRAM~2009_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2481_combout\);

\RAM1|memRAM~1657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1657_q\);

\RAM1|memRAM~1785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1785_q\);

\RAM1|memRAM~1913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1913_q\);

\RAM1|memRAM~2041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2041_q\);

\RAM1|memRAM~2482\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2482_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2041_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1913_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1785_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1657_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1657_q\,
	datab => \RAM1|ALT_INV_memRAM~1785_q\,
	datac => \RAM1|ALT_INV_memRAM~1913_q\,
	datad => \RAM1|ALT_INV_memRAM~2041_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2482_combout\);

\RAM1|memRAM~1689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1689_q\);

\RAM1|memRAM~1817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1817_q\);

\RAM1|memRAM~1945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1945_q\);

\RAM1|memRAM~2073\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[18]~17_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2073_q\);

\RAM1|memRAM~2483\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2483_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2073_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1945_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1817_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1689_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1689_q\,
	datab => \RAM1|ALT_INV_memRAM~1817_q\,
	datac => \RAM1|ALT_INV_memRAM~1945_q\,
	datad => \RAM1|ALT_INV_memRAM~2073_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2483_combout\);

\RAM1|memRAM~2484\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2484_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2483_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2482_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2481_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2480_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2480_combout\,
	datab => \RAM1|ALT_INV_memRAM~2481_combout\,
	datac => \RAM1|ALT_INV_memRAM~2482_combout\,
	datad => \RAM1|ALT_INV_memRAM~2483_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2484_combout\);

\RAM1|memRAM~2485\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2485_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2484_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2479_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2474_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2469_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2469_combout\,
	datab => \RAM1|ALT_INV_memRAM~2474_combout\,
	datac => \RAM1|ALT_INV_memRAM~2479_combout\,
	datad => \RAM1|ALT_INV_memRAM~2484_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2485_combout\);

\MUX_ULA_MEM|saida_MUX[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[18]~18_combout\ = (!\decoderInstru1|OUTPUT[3]~5_combout\ & ((!\decoderInstru1|Equal9~0_combout\) # ((\RAM1|memRAM~2485_combout\)))) # (\decoderInstru1|OUTPUT[3]~5_combout\ & (((\ULA1|ULA19|MuxOperacao|MUX_OUT[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001111110011101000111111001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA19|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	datad => \RAM1|ALT_INV_memRAM~2485_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[18]~18_combout\);

\BANCO_REG|registrador~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[18]~18_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~312_q\);

\BANCO_REG|registrador~1152\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1152_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~312_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~312_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1152_combout\);

\BANCO_REG|saidaA[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[18]~18_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1152_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1152_combout\,
	combout => \BANCO_REG|saidaA[18]~18_combout\);

\ULA1|ULA19|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[18]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaB[18]~17_combout\,
	combout => \ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\);

\BANCO_REG|registrador~1148\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1148_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~311_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~311_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1148_combout\);

\BANCO_REG|saidaB[17]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[17]~16_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1148_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1148_combout\,
	combout => \BANCO_REG|saidaB[17]~16_combout\);

\ULA1|ULA18|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[17]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaB[17]~16_combout\,
	combout => \ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\);

\ULA1|ULA18|Somador|saida~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA18|Somador|saida~0_combout\ = !\BANCO_REG|saidaA[17]~17_combout\ $ (!\ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[17]~17_combout\,
	datab => \ULA1|ULA18|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA18|Somador|saida~0_combout\);

\ULA1|ULA18|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA18|MuxOperacao|MUX_OUT[0]~0_combout\ = (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((!\BANCO_REG|saidaA[17]~17_combout\ & (\ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\ & \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\)) # 
-- (\BANCO_REG|saidaA[17]~17_combout\ & ((\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\) # (\ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001110000000100000111000000010000011100000001000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[17]~17_combout\,
	datab => \ULA1|ULA18|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA18|MuxOperacao|MUX_OUT[0]~0_combout\);

\ULA1|ULA18|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA18|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA18|MuxOperacao|MUX_OUT[0]~0_combout\ ) ) # ( !\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA18|MuxOperacao|MUX_OUT[0]~0_combout\ ) ) # 
-- ( \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA18|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA18|Somador|saida~0_combout\ $ (((!\ULA1|ULA16|Somador|cOut~combout\ & (!\BANCO_REG|saidaA[16]~16_combout\ & 
-- !\ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\)) # (\ULA1|ULA16|Somador|cOut~combout\ & ((!\BANCO_REG|saidaA[16]~16_combout\) # (!\ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001010111101010011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA16|Somador|ALT_INV_cOut~combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[16]~16_combout\,
	datac => \ULA1|ULA17|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ULA1|ULA18|Somador|ALT_INV_saida~0_combout\,
	datae => \ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA18|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \ULA1|ULA18|MuxOperacao|MUX_OUT[0]~1_combout\);

\RAM1|memRAM~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~56_q\);

\RAM1|memRAM~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~88_q\);

\RAM1|memRAM~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~120_q\);

\RAM1|memRAM~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~152_q\);

\RAM1|memRAM~2444\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2444_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~152_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~120_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~88_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~56_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~56_q\,
	datab => \RAM1|ALT_INV_memRAM~88_q\,
	datac => \RAM1|ALT_INV_memRAM~120_q\,
	datad => \RAM1|ALT_INV_memRAM~152_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2444_combout\);

\RAM1|memRAM~568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~568_q\);

\RAM1|memRAM~600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~600_q\);

\RAM1|memRAM~632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~632_q\);

\RAM1|memRAM~664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~664_q\);

\RAM1|memRAM~2445\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2445_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~664_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~632_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~600_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~568_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~568_q\,
	datab => \RAM1|ALT_INV_memRAM~600_q\,
	datac => \RAM1|ALT_INV_memRAM~632_q\,
	datad => \RAM1|ALT_INV_memRAM~664_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2445_combout\);

\RAM1|memRAM~1080\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1080_q\);

\RAM1|memRAM~1112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1112_q\);

\RAM1|memRAM~1144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1144_q\);

\RAM1|memRAM~1176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1176_q\);

\RAM1|memRAM~2446\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2446_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1176_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1144_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1112_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1080_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1080_q\,
	datab => \RAM1|ALT_INV_memRAM~1112_q\,
	datac => \RAM1|ALT_INV_memRAM~1144_q\,
	datad => \RAM1|ALT_INV_memRAM~1176_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2446_combout\);

\RAM1|memRAM~1592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1592_q\);

\RAM1|memRAM~1624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1624_q\);

\RAM1|memRAM~1656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1656_q\);

\RAM1|memRAM~1688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1688_q\);

\RAM1|memRAM~2447\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2447_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1688_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1656_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1624_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1592_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1592_q\,
	datab => \RAM1|ALT_INV_memRAM~1624_q\,
	datac => \RAM1|ALT_INV_memRAM~1656_q\,
	datad => \RAM1|ALT_INV_memRAM~1688_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2447_combout\);

\RAM1|memRAM~2448\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2448_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2447_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2446_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2445_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2444_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2444_combout\,
	datab => \RAM1|ALT_INV_memRAM~2445_combout\,
	datac => \RAM1|ALT_INV_memRAM~2446_combout\,
	datad => \RAM1|ALT_INV_memRAM~2447_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2448_combout\);

\RAM1|memRAM~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~184_q\);

\RAM1|memRAM~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~216_q\);

\RAM1|memRAM~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~248_q\);

\RAM1|memRAM~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~280_q\);

\RAM1|memRAM~2449\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2449_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~280_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~248_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~216_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~184_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~184_q\,
	datab => \RAM1|ALT_INV_memRAM~216_q\,
	datac => \RAM1|ALT_INV_memRAM~248_q\,
	datad => \RAM1|ALT_INV_memRAM~280_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2449_combout\);

\RAM1|memRAM~696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~696_q\);

\RAM1|memRAM~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~728_q\);

\RAM1|memRAM~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~760_q\);

\RAM1|memRAM~792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~792_q\);

\RAM1|memRAM~2450\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2450_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~792_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~760_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~728_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~696_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~696_q\,
	datab => \RAM1|ALT_INV_memRAM~728_q\,
	datac => \RAM1|ALT_INV_memRAM~760_q\,
	datad => \RAM1|ALT_INV_memRAM~792_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2450_combout\);

\RAM1|memRAM~1208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1208_q\);

\RAM1|memRAM~1240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1240_q\);

\RAM1|memRAM~1272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1272_q\);

\RAM1|memRAM~1304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1304_q\);

\RAM1|memRAM~2451\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2451_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1304_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1272_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1240_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1208_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1208_q\,
	datab => \RAM1|ALT_INV_memRAM~1240_q\,
	datac => \RAM1|ALT_INV_memRAM~1272_q\,
	datad => \RAM1|ALT_INV_memRAM~1304_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2451_combout\);

\RAM1|memRAM~1720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1720_q\);

\RAM1|memRAM~1752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1752_q\);

\RAM1|memRAM~1784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1784_q\);

\RAM1|memRAM~1816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1816_q\);

\RAM1|memRAM~2452\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2452_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1816_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1784_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1752_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1720_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1720_q\,
	datab => \RAM1|ALT_INV_memRAM~1752_q\,
	datac => \RAM1|ALT_INV_memRAM~1784_q\,
	datad => \RAM1|ALT_INV_memRAM~1816_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2452_combout\);

\RAM1|memRAM~2453\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2453_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2452_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2451_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2450_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2449_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2449_combout\,
	datab => \RAM1|ALT_INV_memRAM~2450_combout\,
	datac => \RAM1|ALT_INV_memRAM~2451_combout\,
	datad => \RAM1|ALT_INV_memRAM~2452_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2453_combout\);

\RAM1|memRAM~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~312_q\);

\RAM1|memRAM~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~344_q\);

\RAM1|memRAM~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~376_q\);

\RAM1|memRAM~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~408_q\);

\RAM1|memRAM~2454\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2454_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~408_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~376_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~344_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~312_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~312_q\,
	datab => \RAM1|ALT_INV_memRAM~344_q\,
	datac => \RAM1|ALT_INV_memRAM~376_q\,
	datad => \RAM1|ALT_INV_memRAM~408_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2454_combout\);

\RAM1|memRAM~824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~824_q\);

\RAM1|memRAM~856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~856_q\);

\RAM1|memRAM~888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~888_q\);

\RAM1|memRAM~920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~920_q\);

\RAM1|memRAM~2455\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2455_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~920_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~888_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~856_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~824_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~824_q\,
	datab => \RAM1|ALT_INV_memRAM~856_q\,
	datac => \RAM1|ALT_INV_memRAM~888_q\,
	datad => \RAM1|ALT_INV_memRAM~920_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2455_combout\);

\RAM1|memRAM~1336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1336_q\);

\RAM1|memRAM~1368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1368_q\);

\RAM1|memRAM~1400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1400_q\);

\RAM1|memRAM~1432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1432_q\);

\RAM1|memRAM~2456\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2456_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1432_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1400_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1368_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1336_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1336_q\,
	datab => \RAM1|ALT_INV_memRAM~1368_q\,
	datac => \RAM1|ALT_INV_memRAM~1400_q\,
	datad => \RAM1|ALT_INV_memRAM~1432_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2456_combout\);

\RAM1|memRAM~1848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1848_q\);

\RAM1|memRAM~1880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1880_q\);

\RAM1|memRAM~1912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1912_q\);

\RAM1|memRAM~1944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1944_q\);

\RAM1|memRAM~2457\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2457_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1944_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1912_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1880_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1848_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1848_q\,
	datab => \RAM1|ALT_INV_memRAM~1880_q\,
	datac => \RAM1|ALT_INV_memRAM~1912_q\,
	datad => \RAM1|ALT_INV_memRAM~1944_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2457_combout\);

\RAM1|memRAM~2458\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2458_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2457_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2456_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2455_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2454_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2454_combout\,
	datab => \RAM1|ALT_INV_memRAM~2455_combout\,
	datac => \RAM1|ALT_INV_memRAM~2456_combout\,
	datad => \RAM1|ALT_INV_memRAM~2457_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2458_combout\);

\RAM1|memRAM~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~440_q\);

\RAM1|memRAM~952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~952_q\);

\RAM1|memRAM~1464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1464_q\);

\RAM1|memRAM~1976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1976_q\);

\RAM1|memRAM~2459\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2459_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1976_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1464_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~952_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~440_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~440_q\,
	datab => \RAM1|ALT_INV_memRAM~952_q\,
	datac => \RAM1|ALT_INV_memRAM~1464_q\,
	datad => \RAM1|ALT_INV_memRAM~1976_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2459_combout\);

\RAM1|memRAM~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~472_q\);

\RAM1|memRAM~984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~984_q\);

\RAM1|memRAM~1496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1496_q\);

\RAM1|memRAM~2008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2008_q\);

\RAM1|memRAM~2460\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2460_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2008_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1496_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~984_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~472_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~472_q\,
	datab => \RAM1|ALT_INV_memRAM~984_q\,
	datac => \RAM1|ALT_INV_memRAM~1496_q\,
	datad => \RAM1|ALT_INV_memRAM~2008_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2460_combout\);

\RAM1|memRAM~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~504_q\);

\RAM1|memRAM~1016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1016_q\);

\RAM1|memRAM~1528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1528_q\);

\RAM1|memRAM~2040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2040_q\);

\RAM1|memRAM~2461\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2461_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2040_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1528_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1016_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~504_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~504_q\,
	datab => \RAM1|ALT_INV_memRAM~1016_q\,
	datac => \RAM1|ALT_INV_memRAM~1528_q\,
	datad => \RAM1|ALT_INV_memRAM~2040_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2461_combout\);

\RAM1|memRAM~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~536_q\);

\RAM1|memRAM~1048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1048_q\);

\RAM1|memRAM~1560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1560_q\);

\RAM1|memRAM~2072\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[17]~16_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2072_q\);

\RAM1|memRAM~2462\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2462_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2072_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1560_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1048_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~536_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~536_q\,
	datab => \RAM1|ALT_INV_memRAM~1048_q\,
	datac => \RAM1|ALT_INV_memRAM~1560_q\,
	datad => \RAM1|ALT_INV_memRAM~2072_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2462_combout\);

\RAM1|memRAM~2463\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2463_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2462_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2461_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2460_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2459_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2459_combout\,
	datab => \RAM1|ALT_INV_memRAM~2460_combout\,
	datac => \RAM1|ALT_INV_memRAM~2461_combout\,
	datad => \RAM1|ALT_INV_memRAM~2462_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2463_combout\);

\RAM1|memRAM~2464\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2464_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2463_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2458_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2453_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2448_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2448_combout\,
	datab => \RAM1|ALT_INV_memRAM~2453_combout\,
	datac => \RAM1|ALT_INV_memRAM~2458_combout\,
	datad => \RAM1|ALT_INV_memRAM~2463_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2464_combout\);

\MUX_ULA_MEM|saida_MUX[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[17]~17_combout\ = (!\decoderInstru1|OUTPUT[3]~5_combout\ & ((!\decoderInstru1|Equal9~0_combout\) # ((\RAM1|memRAM~2464_combout\)))) # (\decoderInstru1|OUTPUT[3]~5_combout\ & (((\ULA1|ULA18|MuxOperacao|MUX_OUT[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001111110011101000111111001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA18|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	datad => \RAM1|ALT_INV_memRAM~2464_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[17]~17_combout\);

\BANCO_REG|registrador~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[17]~17_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~311_q\);

\BANCO_REG|registrador~1147\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1147_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~311_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~311_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1147_combout\);

\BANCO_REG|saidaA[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[17]~17_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1147_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1147_combout\,
	combout => \BANCO_REG|saidaA[17]~17_combout\);

\ULA1|ULA19|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA19|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \BANCO_REG|saidaA[17]~17_combout\ & ( \ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ((!\BANCO_REG|saidaA[18]~18_combout\ & 
-- (!\ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\ & \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\BANCO_REG|saidaA[18]~18_combout\ & (\ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & 
-- (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((\ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[18]~18_combout\)))) ) ) ) # ( !\BANCO_REG|saidaA[17]~17_combout\ & ( \ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\ & ( 
-- (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ((!\BANCO_REG|saidaA[18]~18_combout\ & (!\ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\ & \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\BANCO_REG|saidaA[18]~18_combout\ & 
-- (\ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((\ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[18]~18_combout\)))) ) ) ) # 
-- ( \BANCO_REG|saidaA[17]~17_combout\ & ( !\ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ((!\BANCO_REG|saidaA[18]~18_combout\ & (!\ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\ & 
-- \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\BANCO_REG|saidaA[18]~18_combout\ & (\ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & 
-- ((\ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[18]~18_combout\)))) ) ) ) # ( !\BANCO_REG|saidaA[17]~17_combout\ & ( !\ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\BANCO_REG|saidaA[18]~18_combout\ & 
-- (\ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\ & (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ $ (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\)))) # (\BANCO_REG|saidaA[18]~18_combout\ & (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ $ 
-- (((!\ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\ & !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011001110000000110010111000000011001011100000001100101110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[18]~18_combout\,
	datab => \ULA1|ULA19|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	datae => \BANCO_REG|ALT_INV_saidaA[17]~17_combout\,
	dataf => \ULA1|ULA18|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA19|MuxOperacao|MUX_OUT[0]~1_combout\);

\ULA1|ULA19|MuxOperacao|MUX_OUT[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA19|MuxOperacao|MUX_OUT[0]~2_combout\ = (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & (!\BANCO_REG|saidaA[17]~17_combout\ $ (!\ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[17]~17_combout\,
	datac => \ULA1|ULA18|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA19|MuxOperacao|MUX_OUT[0]~2_combout\);

\ULA1|ULA19|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA19|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \ULA1|ULA19|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA19|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\) # ((!\ULA1|ULA16|Somador|cOut~combout\ & 
-- ((\ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[16]~16_combout\))) # (\ULA1|ULA16|Somador|cOut~combout\ & (\BANCO_REG|saidaA[16]~16_combout\ & \ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\))) ) ) ) # ( 
-- !\ULA1|ULA19|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA19|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((!\ULA1|ULA16|Somador|cOut~combout\ & (!\BANCO_REG|saidaA[16]~16_combout\ & 
-- !\ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\)) # (\ULA1|ULA16|Somador|cOut~combout\ & ((!\BANCO_REG|saidaA[16]~16_combout\) # (!\ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\))))) ) ) ) # ( \ULA1|ULA19|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA19|MuxOperacao|MUX_OUT[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010001000100001010111011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA16|Somador|ALT_INV_cOut~combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[16]~16_combout\,
	datad => \ULA1|ULA17|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \ULA1|ULA19|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA19|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA19|MuxOperacao|MUX_OUT[0]~0_combout\);

\ULA1|ULA19|Somador|cOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA19|Somador|cOut~1_combout\ = (\BANCO_REG|saidaA[18]~18_combout\ & \ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[18]~18_combout\,
	datab => \ULA1|ULA19|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA19|Somador|cOut~1_combout\);

\BANCO_REG|registrador~1163\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1163_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~314_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~314_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1163_combout\);

\BANCO_REG|saidaB[20]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[20]~19_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1163_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1163_combout\,
	combout => \BANCO_REG|saidaB[20]~19_combout\);

\RAM1|memRAM~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~59_q\);

\RAM1|memRAM~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~91_q\);

\RAM1|memRAM~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~123_q\);

\RAM1|memRAM~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~155_q\);

\RAM1|memRAM~2507\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2507_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~155_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~123_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~91_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~59_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~59_q\,
	datab => \RAM1|ALT_INV_memRAM~91_q\,
	datac => \RAM1|ALT_INV_memRAM~123_q\,
	datad => \RAM1|ALT_INV_memRAM~155_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2507_combout\);

\RAM1|memRAM~571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~571_q\);

\RAM1|memRAM~603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~603_q\);

\RAM1|memRAM~635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~635_q\);

\RAM1|memRAM~667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~667_q\);

\RAM1|memRAM~2508\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2508_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~667_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~635_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~603_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~571_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~571_q\,
	datab => \RAM1|ALT_INV_memRAM~603_q\,
	datac => \RAM1|ALT_INV_memRAM~635_q\,
	datad => \RAM1|ALT_INV_memRAM~667_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2508_combout\);

\RAM1|memRAM~1083\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1083_q\);

\RAM1|memRAM~1115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1115_q\);

\RAM1|memRAM~1147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1147_q\);

\RAM1|memRAM~1179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1179_q\);

\RAM1|memRAM~2509\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2509_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1179_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1147_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1115_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1083_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1083_q\,
	datab => \RAM1|ALT_INV_memRAM~1115_q\,
	datac => \RAM1|ALT_INV_memRAM~1147_q\,
	datad => \RAM1|ALT_INV_memRAM~1179_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2509_combout\);

\RAM1|memRAM~1595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1595_q\);

\RAM1|memRAM~1627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1627_q\);

\RAM1|memRAM~1659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1659_q\);

\RAM1|memRAM~1691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1691_q\);

\RAM1|memRAM~2510\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2510_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1691_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1659_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1627_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1595_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1595_q\,
	datab => \RAM1|ALT_INV_memRAM~1627_q\,
	datac => \RAM1|ALT_INV_memRAM~1659_q\,
	datad => \RAM1|ALT_INV_memRAM~1691_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2510_combout\);

\RAM1|memRAM~2511\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2511_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2510_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2509_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2508_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2507_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2507_combout\,
	datab => \RAM1|ALT_INV_memRAM~2508_combout\,
	datac => \RAM1|ALT_INV_memRAM~2509_combout\,
	datad => \RAM1|ALT_INV_memRAM~2510_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2511_combout\);

\RAM1|memRAM~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~187_q\);

\RAM1|memRAM~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~219_q\);

\RAM1|memRAM~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~251_q\);

\RAM1|memRAM~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~283_q\);

\RAM1|memRAM~2512\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2512_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~283_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~251_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~219_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~187_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~187_q\,
	datab => \RAM1|ALT_INV_memRAM~219_q\,
	datac => \RAM1|ALT_INV_memRAM~251_q\,
	datad => \RAM1|ALT_INV_memRAM~283_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2512_combout\);

\RAM1|memRAM~699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~699_q\);

\RAM1|memRAM~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~731_q\);

\RAM1|memRAM~763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~763_q\);

\RAM1|memRAM~795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~795_q\);

\RAM1|memRAM~2513\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2513_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~795_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~763_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~731_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~699_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~699_q\,
	datab => \RAM1|ALT_INV_memRAM~731_q\,
	datac => \RAM1|ALT_INV_memRAM~763_q\,
	datad => \RAM1|ALT_INV_memRAM~795_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2513_combout\);

\RAM1|memRAM~1211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1211_q\);

\RAM1|memRAM~1243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1243_q\);

\RAM1|memRAM~1275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1275_q\);

\RAM1|memRAM~1307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1307_q\);

\RAM1|memRAM~2514\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2514_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1307_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1275_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1243_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1211_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1211_q\,
	datab => \RAM1|ALT_INV_memRAM~1243_q\,
	datac => \RAM1|ALT_INV_memRAM~1275_q\,
	datad => \RAM1|ALT_INV_memRAM~1307_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2514_combout\);

\RAM1|memRAM~1723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1723_q\);

\RAM1|memRAM~1755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1755_q\);

\RAM1|memRAM~1787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1787_q\);

\RAM1|memRAM~1819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1819_q\);

\RAM1|memRAM~2515\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2515_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1819_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1787_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1755_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1723_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1723_q\,
	datab => \RAM1|ALT_INV_memRAM~1755_q\,
	datac => \RAM1|ALT_INV_memRAM~1787_q\,
	datad => \RAM1|ALT_INV_memRAM~1819_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2515_combout\);

\RAM1|memRAM~2516\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2516_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2515_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2514_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2513_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2512_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2512_combout\,
	datab => \RAM1|ALT_INV_memRAM~2513_combout\,
	datac => \RAM1|ALT_INV_memRAM~2514_combout\,
	datad => \RAM1|ALT_INV_memRAM~2515_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2516_combout\);

\RAM1|memRAM~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~315_q\);

\RAM1|memRAM~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~347_q\);

\RAM1|memRAM~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~379_q\);

\RAM1|memRAM~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~411_q\);

\RAM1|memRAM~2517\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2517_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~411_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~379_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~347_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~315_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~315_q\,
	datab => \RAM1|ALT_INV_memRAM~347_q\,
	datac => \RAM1|ALT_INV_memRAM~379_q\,
	datad => \RAM1|ALT_INV_memRAM~411_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2517_combout\);

\RAM1|memRAM~827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~827_q\);

\RAM1|memRAM~859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~859_q\);

\RAM1|memRAM~891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~891_q\);

\RAM1|memRAM~923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~923_q\);

\RAM1|memRAM~2518\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2518_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~923_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~891_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~859_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~827_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~827_q\,
	datab => \RAM1|ALT_INV_memRAM~859_q\,
	datac => \RAM1|ALT_INV_memRAM~891_q\,
	datad => \RAM1|ALT_INV_memRAM~923_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2518_combout\);

\RAM1|memRAM~1339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1339_q\);

\RAM1|memRAM~1371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1371_q\);

\RAM1|memRAM~1403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1403_q\);

\RAM1|memRAM~1435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1435_q\);

\RAM1|memRAM~2519\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2519_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1435_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1403_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1371_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1339_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1339_q\,
	datab => \RAM1|ALT_INV_memRAM~1371_q\,
	datac => \RAM1|ALT_INV_memRAM~1403_q\,
	datad => \RAM1|ALT_INV_memRAM~1435_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2519_combout\);

\RAM1|memRAM~1851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1851_q\);

\RAM1|memRAM~1883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1883_q\);

\RAM1|memRAM~1915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1915_q\);

\RAM1|memRAM~1947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1947_q\);

\RAM1|memRAM~2520\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2520_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1947_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1915_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1883_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1851_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1851_q\,
	datab => \RAM1|ALT_INV_memRAM~1883_q\,
	datac => \RAM1|ALT_INV_memRAM~1915_q\,
	datad => \RAM1|ALT_INV_memRAM~1947_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2520_combout\);

\RAM1|memRAM~2521\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2521_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2520_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2519_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2518_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2517_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2517_combout\,
	datab => \RAM1|ALT_INV_memRAM~2518_combout\,
	datac => \RAM1|ALT_INV_memRAM~2519_combout\,
	datad => \RAM1|ALT_INV_memRAM~2520_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2521_combout\);

\RAM1|memRAM~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~443_q\);

\RAM1|memRAM~955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~955_q\);

\RAM1|memRAM~1467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1467_q\);

\RAM1|memRAM~1979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1979_q\);

\RAM1|memRAM~2522\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2522_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1979_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1467_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~955_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~443_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~443_q\,
	datab => \RAM1|ALT_INV_memRAM~955_q\,
	datac => \RAM1|ALT_INV_memRAM~1467_q\,
	datad => \RAM1|ALT_INV_memRAM~1979_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2522_combout\);

\RAM1|memRAM~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~475_q\);

\RAM1|memRAM~987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~987_q\);

\RAM1|memRAM~1499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1499_q\);

\RAM1|memRAM~2011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2011_q\);

\RAM1|memRAM~2523\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2523_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2011_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1499_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~987_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~475_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~475_q\,
	datab => \RAM1|ALT_INV_memRAM~987_q\,
	datac => \RAM1|ALT_INV_memRAM~1499_q\,
	datad => \RAM1|ALT_INV_memRAM~2011_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2523_combout\);

\RAM1|memRAM~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~507_q\);

\RAM1|memRAM~1019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1019_q\);

\RAM1|memRAM~1531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1531_q\);

\RAM1|memRAM~2043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2043_q\);

\RAM1|memRAM~2524\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2524_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2043_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1531_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1019_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~507_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~507_q\,
	datab => \RAM1|ALT_INV_memRAM~1019_q\,
	datac => \RAM1|ALT_INV_memRAM~1531_q\,
	datad => \RAM1|ALT_INV_memRAM~2043_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2524_combout\);

\RAM1|memRAM~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~539_q\);

\RAM1|memRAM~1051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1051_q\);

\RAM1|memRAM~1563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1563_q\);

\RAM1|memRAM~2075\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[20]~19_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2075_q\);

\RAM1|memRAM~2525\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2525_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2075_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1563_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1051_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~539_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~539_q\,
	datab => \RAM1|ALT_INV_memRAM~1051_q\,
	datac => \RAM1|ALT_INV_memRAM~1563_q\,
	datad => \RAM1|ALT_INV_memRAM~2075_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2525_combout\);

\RAM1|memRAM~2526\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2526_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2525_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2524_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2523_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2522_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2522_combout\,
	datab => \RAM1|ALT_INV_memRAM~2523_combout\,
	datac => \RAM1|ALT_INV_memRAM~2524_combout\,
	datad => \RAM1|ALT_INV_memRAM~2525_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2526_combout\);

\RAM1|memRAM~2527\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2527_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2526_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2521_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2516_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2511_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2511_combout\,
	datab => \RAM1|ALT_INV_memRAM~2516_combout\,
	datac => \RAM1|ALT_INV_memRAM~2521_combout\,
	datad => \RAM1|ALT_INV_memRAM~2526_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2527_combout\);

\MUX_ULA_MEM|saida_MUX[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[20]~20_combout\ = (!\decoderInstru1|OUTPUT[3]~5_combout\ & ((!\decoderInstru1|Equal9~0_combout\) # ((\RAM1|memRAM~2527_combout\)))) # (\decoderInstru1|OUTPUT[3]~5_combout\ & (((\ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001111110011101000111111001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	datad => \RAM1|ALT_INV_memRAM~2527_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[20]~20_combout\);

\BANCO_REG|registrador~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[20]~20_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~314_q\);

\BANCO_REG|registrador~1162\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1162_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~314_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~314_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1162_combout\);

\BANCO_REG|saidaA[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[20]~20_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1162_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1162_combout\,
	combout => \BANCO_REG|saidaA[20]~20_combout\);

\ULA1|ULA21|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[20]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaB[20]~19_combout\,
	combout => \ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\);

\BANCO_REG|registrador~1158\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1158_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~313_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~313_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1158_combout\);

\BANCO_REG|saidaB[19]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[19]~18_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1158_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1158_combout\,
	combout => \BANCO_REG|saidaB[19]~18_combout\);

\ULA1|ULA20|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[19]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaB[19]~18_combout\,
	combout => \ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\);

\ULA1|ULA20|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA20|MuxOperacao|MUX_OUT[0]~0_combout\ = ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (\ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[19]~19_combout\) ) ) ) # ( 
-- \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( !\BANCO_REG|saidaA[19]~19_combout\ $ (!\ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\ $ (((\ULA1|ULA19|Somador|cOut~1_combout\) # 
-- (\ULA1|ULA19|Somador|cOut~0_combout\)))) ) ) ) # ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (\BANCO_REG|saidaA[19]~19_combout\ & \ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111011110001000011100001111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA19|Somador|ALT_INV_cOut~0_combout\,
	datab => \ULA1|ULA19|Somador|ALT_INV_cOut~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[19]~19_combout\,
	datad => \ULA1|ULA20|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA20|MuxOperacao|MUX_OUT[0]~0_combout\);

\RAM1|memRAM~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~58_q\);

\RAM1|memRAM~570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~570_q\);

\RAM1|memRAM~1082\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1082_q\);

\RAM1|memRAM~1594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1594_q\);

\RAM1|memRAM~2486\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2486_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1594_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1082_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~570_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~58_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~58_q\,
	datab => \RAM1|ALT_INV_memRAM~570_q\,
	datac => \RAM1|ALT_INV_memRAM~1082_q\,
	datad => \RAM1|ALT_INV_memRAM~1594_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2486_combout\);

\RAM1|memRAM~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~186_q\);

\RAM1|memRAM~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~698_q\);

\RAM1|memRAM~1210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1210_q\);

\RAM1|memRAM~1722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1722_q\);

\RAM1|memRAM~2487\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2487_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1722_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1210_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~698_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~186_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~186_q\,
	datab => \RAM1|ALT_INV_memRAM~698_q\,
	datac => \RAM1|ALT_INV_memRAM~1210_q\,
	datad => \RAM1|ALT_INV_memRAM~1722_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2487_combout\);

\RAM1|memRAM~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~314_q\);

\RAM1|memRAM~826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~826_q\);

\RAM1|memRAM~1338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1338_q\);

\RAM1|memRAM~1850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1850_q\);

\RAM1|memRAM~2488\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2488_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1850_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1338_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~826_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~314_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~314_q\,
	datab => \RAM1|ALT_INV_memRAM~826_q\,
	datac => \RAM1|ALT_INV_memRAM~1338_q\,
	datad => \RAM1|ALT_INV_memRAM~1850_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2488_combout\);

\RAM1|memRAM~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~442_q\);

\RAM1|memRAM~954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~954_q\);

\RAM1|memRAM~1466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1466_q\);

\RAM1|memRAM~1978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1978_q\);

\RAM1|memRAM~2489\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2489_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1978_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1466_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~954_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~442_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~442_q\,
	datab => \RAM1|ALT_INV_memRAM~954_q\,
	datac => \RAM1|ALT_INV_memRAM~1466_q\,
	datad => \RAM1|ALT_INV_memRAM~1978_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2489_combout\);

\RAM1|memRAM~2490\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2490_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2489_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2488_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2487_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2486_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2486_combout\,
	datab => \RAM1|ALT_INV_memRAM~2487_combout\,
	datac => \RAM1|ALT_INV_memRAM~2488_combout\,
	datad => \RAM1|ALT_INV_memRAM~2489_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2490_combout\);

\RAM1|memRAM~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~90_q\);

\RAM1|memRAM~602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~602_q\);

\RAM1|memRAM~1114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1114_q\);

\RAM1|memRAM~1626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1626_q\);

\RAM1|memRAM~2491\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2491_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1626_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1114_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~602_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~90_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~90_q\,
	datab => \RAM1|ALT_INV_memRAM~602_q\,
	datac => \RAM1|ALT_INV_memRAM~1114_q\,
	datad => \RAM1|ALT_INV_memRAM~1626_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2491_combout\);

\RAM1|memRAM~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~218_q\);

\RAM1|memRAM~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~730_q\);

\RAM1|memRAM~1242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1242_q\);

\RAM1|memRAM~1754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1754_q\);

\RAM1|memRAM~2492\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2492_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1754_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1242_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~730_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~218_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~218_q\,
	datab => \RAM1|ALT_INV_memRAM~730_q\,
	datac => \RAM1|ALT_INV_memRAM~1242_q\,
	datad => \RAM1|ALT_INV_memRAM~1754_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2492_combout\);

\RAM1|memRAM~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~346_q\);

\RAM1|memRAM~858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~858_q\);

\RAM1|memRAM~1370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1370_q\);

\RAM1|memRAM~1882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1882_q\);

\RAM1|memRAM~2493\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2493_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1882_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1370_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~858_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~346_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~346_q\,
	datab => \RAM1|ALT_INV_memRAM~858_q\,
	datac => \RAM1|ALT_INV_memRAM~1370_q\,
	datad => \RAM1|ALT_INV_memRAM~1882_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2493_combout\);

\RAM1|memRAM~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~474_q\);

\RAM1|memRAM~986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~986_q\);

\RAM1|memRAM~1498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1498_q\);

\RAM1|memRAM~2010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2010_q\);

\RAM1|memRAM~2494\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2494_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2010_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1498_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~986_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~474_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~474_q\,
	datab => \RAM1|ALT_INV_memRAM~986_q\,
	datac => \RAM1|ALT_INV_memRAM~1498_q\,
	datad => \RAM1|ALT_INV_memRAM~2010_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2494_combout\);

\RAM1|memRAM~2495\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2495_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2494_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2493_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2492_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2491_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2491_combout\,
	datab => \RAM1|ALT_INV_memRAM~2492_combout\,
	datac => \RAM1|ALT_INV_memRAM~2493_combout\,
	datad => \RAM1|ALT_INV_memRAM~2494_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2495_combout\);

\RAM1|memRAM~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~122_q\);

\RAM1|memRAM~634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~634_q\);

\RAM1|memRAM~1146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1146_q\);

\RAM1|memRAM~1658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1658_q\);

\RAM1|memRAM~2496\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2496_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1658_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1146_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~634_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~122_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~122_q\,
	datab => \RAM1|ALT_INV_memRAM~634_q\,
	datac => \RAM1|ALT_INV_memRAM~1146_q\,
	datad => \RAM1|ALT_INV_memRAM~1658_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2496_combout\);

\RAM1|memRAM~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~250_q\);

\RAM1|memRAM~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~762_q\);

\RAM1|memRAM~1274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1274_q\);

\RAM1|memRAM~1786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1786_q\);

\RAM1|memRAM~2497\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2497_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1786_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1274_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~762_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~250_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~250_q\,
	datab => \RAM1|ALT_INV_memRAM~762_q\,
	datac => \RAM1|ALT_INV_memRAM~1274_q\,
	datad => \RAM1|ALT_INV_memRAM~1786_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2497_combout\);

\RAM1|memRAM~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~378_q\);

\RAM1|memRAM~890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~890_q\);

\RAM1|memRAM~1402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1402_q\);

\RAM1|memRAM~1914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1914_q\);

\RAM1|memRAM~2498\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2498_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1914_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1402_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~890_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~378_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~378_q\,
	datab => \RAM1|ALT_INV_memRAM~890_q\,
	datac => \RAM1|ALT_INV_memRAM~1402_q\,
	datad => \RAM1|ALT_INV_memRAM~1914_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2498_combout\);

\RAM1|memRAM~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~506_q\);

\RAM1|memRAM~1018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1018_q\);

\RAM1|memRAM~1530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1530_q\);

\RAM1|memRAM~2042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2042_q\);

\RAM1|memRAM~2499\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2499_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2042_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1530_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1018_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~506_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~506_q\,
	datab => \RAM1|ALT_INV_memRAM~1018_q\,
	datac => \RAM1|ALT_INV_memRAM~1530_q\,
	datad => \RAM1|ALT_INV_memRAM~2042_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2499_combout\);

\RAM1|memRAM~2500\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2500_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2499_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2498_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2497_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2496_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2496_combout\,
	datab => \RAM1|ALT_INV_memRAM~2497_combout\,
	datac => \RAM1|ALT_INV_memRAM~2498_combout\,
	datad => \RAM1|ALT_INV_memRAM~2499_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2500_combout\);

\RAM1|memRAM~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~154_q\);

\RAM1|memRAM~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~282_q\);

\RAM1|memRAM~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~410_q\);

\RAM1|memRAM~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~538_q\);

\RAM1|memRAM~2501\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2501_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~538_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~410_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~282_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~154_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~154_q\,
	datab => \RAM1|ALT_INV_memRAM~282_q\,
	datac => \RAM1|ALT_INV_memRAM~410_q\,
	datad => \RAM1|ALT_INV_memRAM~538_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2501_combout\);

\RAM1|memRAM~666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~666_q\);

\RAM1|memRAM~794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~794_q\);

\RAM1|memRAM~922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~922_q\);

\RAM1|memRAM~1050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1050_q\);

\RAM1|memRAM~2502\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2502_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1050_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~922_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~794_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~666_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~666_q\,
	datab => \RAM1|ALT_INV_memRAM~794_q\,
	datac => \RAM1|ALT_INV_memRAM~922_q\,
	datad => \RAM1|ALT_INV_memRAM~1050_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2502_combout\);

\RAM1|memRAM~1178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1178_q\);

\RAM1|memRAM~1306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1306_q\);

\RAM1|memRAM~1434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1434_q\);

\RAM1|memRAM~1562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1562_q\);

\RAM1|memRAM~2503\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2503_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1562_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1434_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1306_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1178_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1178_q\,
	datab => \RAM1|ALT_INV_memRAM~1306_q\,
	datac => \RAM1|ALT_INV_memRAM~1434_q\,
	datad => \RAM1|ALT_INV_memRAM~1562_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2503_combout\);

\RAM1|memRAM~1690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1690_q\);

\RAM1|memRAM~1818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1818_q\);

\RAM1|memRAM~1946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1946_q\);

\RAM1|memRAM~2074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[19]~18_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2074_q\);

\RAM1|memRAM~2504\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2504_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2074_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1946_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1818_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1690_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1690_q\,
	datab => \RAM1|ALT_INV_memRAM~1818_q\,
	datac => \RAM1|ALT_INV_memRAM~1946_q\,
	datad => \RAM1|ALT_INV_memRAM~2074_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2504_combout\);

\RAM1|memRAM~2505\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2505_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2504_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2503_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2502_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2501_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2501_combout\,
	datab => \RAM1|ALT_INV_memRAM~2502_combout\,
	datac => \RAM1|ALT_INV_memRAM~2503_combout\,
	datad => \RAM1|ALT_INV_memRAM~2504_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2505_combout\);

\RAM1|memRAM~2506\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2506_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2505_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2500_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2495_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2490_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2490_combout\,
	datab => \RAM1|ALT_INV_memRAM~2495_combout\,
	datac => \RAM1|ALT_INV_memRAM~2500_combout\,
	datad => \RAM1|ALT_INV_memRAM~2505_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2506_combout\);

\MUX_ULA_MEM|saida_MUX[19]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[19]~19_combout\ = (!\decoderInstru1|OUTPUT[3]~5_combout\ & ((!\decoderInstru1|Equal9~0_combout\) # ((\RAM1|memRAM~2506_combout\)))) # (\decoderInstru1|OUTPUT[3]~5_combout\ & (((\ULA1|ULA20|MuxOperacao|MUX_OUT[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001111110011101000111111001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA20|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	datad => \RAM1|ALT_INV_memRAM~2506_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[19]~19_combout\);

\BANCO_REG|registrador~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[19]~19_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~313_q\);

\BANCO_REG|registrador~1157\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1157_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~313_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~313_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1157_combout\);

\BANCO_REG|saidaA[19]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[19]~19_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1157_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1157_combout\,
	combout => \BANCO_REG|saidaA[19]~19_combout\);

\ULA1|ULA21|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA21|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \BANCO_REG|saidaA[19]~19_combout\ & ( \ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ((!\BANCO_REG|saidaA[20]~20_combout\ & 
-- (!\ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\ & \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\BANCO_REG|saidaA[20]~20_combout\ & (\ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & 
-- (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((\ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[20]~20_combout\)))) ) ) ) # ( !\BANCO_REG|saidaA[19]~19_combout\ & ( \ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\ & ( 
-- (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ((!\BANCO_REG|saidaA[20]~20_combout\ & (!\ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\ & \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\BANCO_REG|saidaA[20]~20_combout\ & 
-- (\ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((\ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[20]~20_combout\)))) ) ) ) # 
-- ( \BANCO_REG|saidaA[19]~19_combout\ & ( !\ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ((!\BANCO_REG|saidaA[20]~20_combout\ & (!\ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\ & 
-- \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\BANCO_REG|saidaA[20]~20_combout\ & (\ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & 
-- ((\ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[20]~20_combout\)))) ) ) ) # ( !\BANCO_REG|saidaA[19]~19_combout\ & ( !\ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\BANCO_REG|saidaA[20]~20_combout\ & 
-- (\ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\ & (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ $ (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\)))) # (\BANCO_REG|saidaA[20]~20_combout\ & (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ $ 
-- (((!\ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\ & !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011001110000000110010111000000011001011100000001100101110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[20]~20_combout\,
	datab => \ULA1|ULA21|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	datae => \BANCO_REG|ALT_INV_saidaA[19]~19_combout\,
	dataf => \ULA1|ULA20|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA21|MuxOperacao|MUX_OUT[0]~1_combout\);

\ULA1|ULA21|MuxOperacao|MUX_OUT[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA21|MuxOperacao|MUX_OUT[0]~2_combout\ = !\BANCO_REG|saidaA[19]~19_combout\ $ (\ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100110011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[19]~19_combout\,
	datab => \ULA1|ULA20|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA21|MuxOperacao|MUX_OUT[0]~2_combout\);

\ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \ULA1|ULA21|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA21|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\) # (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\) ) ) ) # 
-- ( \ULA1|ULA21|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA21|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\) # ((!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ((\ULA1|ULA19|Somador|cOut~1_combout\) # 
-- (\ULA1|ULA19|Somador|cOut~0_combout\)))) ) ) ) # ( !\ULA1|ULA21|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA21|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & 
-- (!\ULA1|ULA19|Somador|cOut~0_combout\ & !\ULA1|ULA19|Somador|cOut~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000101011101110111000000000000000001110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	datac => \ULA1|ULA19|Somador|ALT_INV_cOut~0_combout\,
	datad => \ULA1|ULA19|Somador|ALT_INV_cOut~1_combout\,
	datae => \ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0_combout\);

\ULA1|Equal0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~9_combout\ = ( !\ULA1|ULA19|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ((!\BANCO_REG|saidaA[24]~24_combout\ & 
-- ((!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\) # (\ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\))) # (\BANCO_REG|saidaA[24]~24_combout\ & (!\ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & 
-- (((!\BANCO_REG|saidaA[24]~24_combout\ & !\ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\)) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110011010001111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[24]~24_combout\,
	datab => \ULA1|ULA25|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	datae => \ULA1|ULA19|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \ULA1|Equal0~9_combout\);

\ULA1|Equal0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~10_combout\ = ( \ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|Equal0~9_combout\ & ( ((!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\)) # (\ULA1|ULA24|Somador|cOut~1_combout\) ) ) ) # ( 
-- !\ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|Equal0~9_combout\ & ( ((!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\)) # (\ULA1|ULA24|Somador|cOut~1_combout\) ) ) ) # ( 
-- !\ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|Equal0~9_combout\ & ( (!\ULA1|ULA24|Somador|cOut~1_combout\ & (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & 
-- !\ULA1|ULA19|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000011011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA24|Somador|ALT_INV_cOut~1_combout\,
	datab => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datac => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	datad => \ULA1|ULA19|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ALT_INV_Equal0~9_combout\,
	combout => \ULA1|Equal0~10_combout\);

\BANCO_REG|registrador~1118\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1118_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~305_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~305_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1118_combout\);

\BANCO_REG|saidaB[11]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[11]~10_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1118_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1118_combout\,
	combout => \BANCO_REG|saidaB[11]~10_combout\);

\ULA1|ULA12|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[11]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaB[11]~10_combout\,
	combout => \ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\);

\ULA1|ULA12|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA12|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((\ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[11]~11_combout\))) ) ) # ( 
-- !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & (((\BANCO_REG|saidaA[11]~11_combout\ & \ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & 
-- (!\ULA1|ULA11|Somador|cOut~combout\ $ (!\BANCO_REG|saidaA[11]~11_combout\ $ (!\ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110010110001111110000000000000011100101100011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA11|Somador|ALT_INV_cOut~combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[11]~11_combout\,
	datac => \ULA1|ULA12|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datae => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA12|MuxOperacao|MUX_OUT[0]~0_combout\);

\RAM1|memRAM~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~50_q\);

\RAM1|memRAM~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~82_q\);

\RAM1|memRAM~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~114_q\);

\RAM1|memRAM~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~146_q\);

\RAM1|memRAM~2318\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2318_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~146_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~114_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~82_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~50_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~50_q\,
	datab => \RAM1|ALT_INV_memRAM~82_q\,
	datac => \RAM1|ALT_INV_memRAM~114_q\,
	datad => \RAM1|ALT_INV_memRAM~146_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2318_combout\);

\RAM1|memRAM~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~562_q\);

\RAM1|memRAM~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~594_q\);

\RAM1|memRAM~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~626_q\);

\RAM1|memRAM~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~658_q\);

\RAM1|memRAM~2319\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2319_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~658_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~626_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~594_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~562_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~562_q\,
	datab => \RAM1|ALT_INV_memRAM~594_q\,
	datac => \RAM1|ALT_INV_memRAM~626_q\,
	datad => \RAM1|ALT_INV_memRAM~658_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2319_combout\);

\RAM1|memRAM~1074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1074_q\);

\RAM1|memRAM~1106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1106_q\);

\RAM1|memRAM~1138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1138_q\);

\RAM1|memRAM~1170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1170_q\);

\RAM1|memRAM~2320\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2320_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1170_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1138_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1106_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1074_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1074_q\,
	datab => \RAM1|ALT_INV_memRAM~1106_q\,
	datac => \RAM1|ALT_INV_memRAM~1138_q\,
	datad => \RAM1|ALT_INV_memRAM~1170_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2320_combout\);

\RAM1|memRAM~1586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1586_q\);

\RAM1|memRAM~1618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1618_q\);

\RAM1|memRAM~1650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1650_q\);

\RAM1|memRAM~1682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1682_q\);

\RAM1|memRAM~2321\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2321_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1682_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1650_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1618_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1586_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1586_q\,
	datab => \RAM1|ALT_INV_memRAM~1618_q\,
	datac => \RAM1|ALT_INV_memRAM~1650_q\,
	datad => \RAM1|ALT_INV_memRAM~1682_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2321_combout\);

\RAM1|memRAM~2322\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2322_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2321_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2320_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2319_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2318_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2318_combout\,
	datab => \RAM1|ALT_INV_memRAM~2319_combout\,
	datac => \RAM1|ALT_INV_memRAM~2320_combout\,
	datad => \RAM1|ALT_INV_memRAM~2321_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2322_combout\);

\RAM1|memRAM~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~178_q\);

\RAM1|memRAM~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~210_q\);

\RAM1|memRAM~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~242_q\);

\RAM1|memRAM~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~274_q\);

\RAM1|memRAM~2323\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2323_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~274_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~242_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~210_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~178_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~178_q\,
	datab => \RAM1|ALT_INV_memRAM~210_q\,
	datac => \RAM1|ALT_INV_memRAM~242_q\,
	datad => \RAM1|ALT_INV_memRAM~274_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2323_combout\);

\RAM1|memRAM~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~690_q\);

\RAM1|memRAM~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~722_q\);

\RAM1|memRAM~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~754_q\);

\RAM1|memRAM~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~786_q\);

\RAM1|memRAM~2324\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2324_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~786_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~754_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~722_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~690_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~690_q\,
	datab => \RAM1|ALT_INV_memRAM~722_q\,
	datac => \RAM1|ALT_INV_memRAM~754_q\,
	datad => \RAM1|ALT_INV_memRAM~786_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2324_combout\);

\RAM1|memRAM~1202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1202_q\);

\RAM1|memRAM~1234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1234_q\);

\RAM1|memRAM~1266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1266_q\);

\RAM1|memRAM~1298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1298_q\);

\RAM1|memRAM~2325\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2325_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1298_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1266_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1234_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1202_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1202_q\,
	datab => \RAM1|ALT_INV_memRAM~1234_q\,
	datac => \RAM1|ALT_INV_memRAM~1266_q\,
	datad => \RAM1|ALT_INV_memRAM~1298_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2325_combout\);

\RAM1|memRAM~1714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1714_q\);

\RAM1|memRAM~1746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1746_q\);

\RAM1|memRAM~1778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1778_q\);

\RAM1|memRAM~1810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1810_q\);

\RAM1|memRAM~2326\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2326_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1810_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1778_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1746_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1714_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1714_q\,
	datab => \RAM1|ALT_INV_memRAM~1746_q\,
	datac => \RAM1|ALT_INV_memRAM~1778_q\,
	datad => \RAM1|ALT_INV_memRAM~1810_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2326_combout\);

\RAM1|memRAM~2327\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2327_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2326_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2325_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2324_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2323_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2323_combout\,
	datab => \RAM1|ALT_INV_memRAM~2324_combout\,
	datac => \RAM1|ALT_INV_memRAM~2325_combout\,
	datad => \RAM1|ALT_INV_memRAM~2326_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2327_combout\);

\RAM1|memRAM~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~306_q\);

\RAM1|memRAM~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~338_q\);

\RAM1|memRAM~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~370_q\);

\RAM1|memRAM~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~402_q\);

\RAM1|memRAM~2328\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2328_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~402_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~370_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~338_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~306_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~306_q\,
	datab => \RAM1|ALT_INV_memRAM~338_q\,
	datac => \RAM1|ALT_INV_memRAM~370_q\,
	datad => \RAM1|ALT_INV_memRAM~402_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2328_combout\);

\RAM1|memRAM~818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~818_q\);

\RAM1|memRAM~850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~850_q\);

\RAM1|memRAM~882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~882_q\);

\RAM1|memRAM~914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~914_q\);

\RAM1|memRAM~2329\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2329_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~914_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~882_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~850_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~818_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~818_q\,
	datab => \RAM1|ALT_INV_memRAM~850_q\,
	datac => \RAM1|ALT_INV_memRAM~882_q\,
	datad => \RAM1|ALT_INV_memRAM~914_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2329_combout\);

\RAM1|memRAM~1330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1330_q\);

\RAM1|memRAM~1362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1362_q\);

\RAM1|memRAM~1394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1394_q\);

\RAM1|memRAM~1426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1426_q\);

\RAM1|memRAM~2330\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2330_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1426_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1394_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1362_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1330_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1330_q\,
	datab => \RAM1|ALT_INV_memRAM~1362_q\,
	datac => \RAM1|ALT_INV_memRAM~1394_q\,
	datad => \RAM1|ALT_INV_memRAM~1426_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2330_combout\);

\RAM1|memRAM~1842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1842_q\);

\RAM1|memRAM~1874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1874_q\);

\RAM1|memRAM~1906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1906_q\);

\RAM1|memRAM~1938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1938_q\);

\RAM1|memRAM~2331\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2331_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1938_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1906_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1874_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1842_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1842_q\,
	datab => \RAM1|ALT_INV_memRAM~1874_q\,
	datac => \RAM1|ALT_INV_memRAM~1906_q\,
	datad => \RAM1|ALT_INV_memRAM~1938_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2331_combout\);

\RAM1|memRAM~2332\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2332_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2331_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2330_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2329_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2328_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2328_combout\,
	datab => \RAM1|ALT_INV_memRAM~2329_combout\,
	datac => \RAM1|ALT_INV_memRAM~2330_combout\,
	datad => \RAM1|ALT_INV_memRAM~2331_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2332_combout\);

\RAM1|memRAM~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~434_q\);

\RAM1|memRAM~946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~946_q\);

\RAM1|memRAM~1458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1458_q\);

\RAM1|memRAM~1970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1970_q\);

\RAM1|memRAM~2333\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2333_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1970_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1458_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~946_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~434_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~434_q\,
	datab => \RAM1|ALT_INV_memRAM~946_q\,
	datac => \RAM1|ALT_INV_memRAM~1458_q\,
	datad => \RAM1|ALT_INV_memRAM~1970_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2333_combout\);

\RAM1|memRAM~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~466_q\);

\RAM1|memRAM~978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~978_q\);

\RAM1|memRAM~1490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1490_q\);

\RAM1|memRAM~2002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2002_q\);

\RAM1|memRAM~2334\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2334_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2002_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1490_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~978_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~466_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~466_q\,
	datab => \RAM1|ALT_INV_memRAM~978_q\,
	datac => \RAM1|ALT_INV_memRAM~1490_q\,
	datad => \RAM1|ALT_INV_memRAM~2002_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2334_combout\);

\RAM1|memRAM~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~498_q\);

\RAM1|memRAM~1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1010_q\);

\RAM1|memRAM~1522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1522_q\);

\RAM1|memRAM~2034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2034_q\);

\RAM1|memRAM~2335\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2335_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2034_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1522_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1010_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~498_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~498_q\,
	datab => \RAM1|ALT_INV_memRAM~1010_q\,
	datac => \RAM1|ALT_INV_memRAM~1522_q\,
	datad => \RAM1|ALT_INV_memRAM~2034_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2335_combout\);

\RAM1|memRAM~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~530_q\);

\RAM1|memRAM~1042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1042_q\);

\RAM1|memRAM~1554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1554_q\);

\RAM1|memRAM~2066\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[11]~10_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2066_q\);

\RAM1|memRAM~2336\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2336_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2066_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1554_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1042_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~530_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~530_q\,
	datab => \RAM1|ALT_INV_memRAM~1042_q\,
	datac => \RAM1|ALT_INV_memRAM~1554_q\,
	datad => \RAM1|ALT_INV_memRAM~2066_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2336_combout\);

\RAM1|memRAM~2337\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2337_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2336_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2335_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2334_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2333_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2333_combout\,
	datab => \RAM1|ALT_INV_memRAM~2334_combout\,
	datac => \RAM1|ALT_INV_memRAM~2335_combout\,
	datad => \RAM1|ALT_INV_memRAM~2336_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2337_combout\);

\RAM1|memRAM~2338\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2338_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2337_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2332_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2327_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2322_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2322_combout\,
	datab => \RAM1|ALT_INV_memRAM~2327_combout\,
	datac => \RAM1|ALT_INV_memRAM~2332_combout\,
	datad => \RAM1|ALT_INV_memRAM~2337_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2338_combout\);

\MUX_ULA_MEM|saida_MUX[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[11]~11_combout\ = (!\decoderInstru1|OUTPUT[3]~5_combout\ & ((!\decoderInstru1|Equal9~0_combout\) # ((\RAM1|memRAM~2338_combout\)))) # (\decoderInstru1|OUTPUT[3]~5_combout\ & (((\ULA1|ULA12|MuxOperacao|MUX_OUT[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001111110011101000111111001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA12|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	datad => \RAM1|ALT_INV_memRAM~2338_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[11]~11_combout\);

\BANCO_REG|registrador~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[11]~11_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~305_q\);

\BANCO_REG|registrador~1117\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1117_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~305_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~305_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1117_combout\);

\BANCO_REG|saidaA[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[11]~11_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1117_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1117_combout\,
	combout => \BANCO_REG|saidaA[11]~11_combout\);

\BANCO_REG|registrador~1123\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1123_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~306_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~306_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1123_combout\);

\BANCO_REG|saidaB[12]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[12]~11_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1123_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1123_combout\,
	combout => \BANCO_REG|saidaB[12]~11_combout\);

\ULA1|ULA13|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[12]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaB[12]~11_combout\,
	combout => \ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\);

\ULA1|ULA13|Somador|saida~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA13|Somador|saida~0_combout\ = !\BANCO_REG|saidaA[12]~12_combout\ $ (!\ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[12]~12_combout\,
	datab => \ULA1|ULA13|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA13|Somador|saida~0_combout\);

\ULA1|ULA13|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA13|MuxOperacao|MUX_OUT[0]~0_combout\ = (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((!\BANCO_REG|saidaA[12]~12_combout\ & (\ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\ & \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\)) # 
-- (\BANCO_REG|saidaA[12]~12_combout\ & ((\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\) # (\ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001110000000100000111000000010000011100000001000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[12]~12_combout\,
	datab => \ULA1|ULA13|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA13|MuxOperacao|MUX_OUT[0]~0_combout\);

\ULA1|ULA13|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA13|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA13|MuxOperacao|MUX_OUT[0]~0_combout\ ) ) # ( !\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA13|MuxOperacao|MUX_OUT[0]~0_combout\ ) ) # 
-- ( \ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA13|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA13|Somador|saida~0_combout\ $ (((!\ULA1|ULA11|Somador|cOut~combout\ & (!\BANCO_REG|saidaA[11]~11_combout\ & 
-- !\ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\)) # (\ULA1|ULA11|Somador|cOut~combout\ & ((!\BANCO_REG|saidaA[11]~11_combout\) # (!\ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001010111101010011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA11|Somador|ALT_INV_cOut~combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[11]~11_combout\,
	datac => \ULA1|ULA12|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ULA1|ULA13|Somador|ALT_INV_saida~0_combout\,
	datae => \ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA13|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \ULA1|ULA13|MuxOperacao|MUX_OUT[0]~1_combout\);

\RAM1|memRAM~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~51_q\);

\RAM1|memRAM~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~179_q\);

\RAM1|memRAM~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~307_q\);

\RAM1|memRAM~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~435_q\);

\RAM1|memRAM~2339\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2339_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~435_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~307_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~179_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~51_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~51_q\,
	datab => \RAM1|ALT_INV_memRAM~179_q\,
	datac => \RAM1|ALT_INV_memRAM~307_q\,
	datad => \RAM1|ALT_INV_memRAM~435_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2339_combout\);

\RAM1|memRAM~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~83_q\);

\RAM1|memRAM~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~211_q\);

\RAM1|memRAM~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~339_q\);

\RAM1|memRAM~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~467_q\);

\RAM1|memRAM~2340\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2340_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~467_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~339_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~211_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~83_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~83_q\,
	datab => \RAM1|ALT_INV_memRAM~211_q\,
	datac => \RAM1|ALT_INV_memRAM~339_q\,
	datad => \RAM1|ALT_INV_memRAM~467_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2340_combout\);

\RAM1|memRAM~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~115_q\);

\RAM1|memRAM~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~243_q\);

\RAM1|memRAM~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~371_q\);

\RAM1|memRAM~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~499_q\);

\RAM1|memRAM~2341\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2341_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~499_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~371_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~243_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~115_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~115_q\,
	datab => \RAM1|ALT_INV_memRAM~243_q\,
	datac => \RAM1|ALT_INV_memRAM~371_q\,
	datad => \RAM1|ALT_INV_memRAM~499_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2341_combout\);

\RAM1|memRAM~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~147_q\);

\RAM1|memRAM~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~275_q\);

\RAM1|memRAM~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~403_q\);

\RAM1|memRAM~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~531_q\);

\RAM1|memRAM~2342\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2342_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~531_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~403_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~275_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~147_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~147_q\,
	datab => \RAM1|ALT_INV_memRAM~275_q\,
	datac => \RAM1|ALT_INV_memRAM~403_q\,
	datad => \RAM1|ALT_INV_memRAM~531_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2342_combout\);

\RAM1|memRAM~2343\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2343_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2342_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2341_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2340_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2339_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2339_combout\,
	datab => \RAM1|ALT_INV_memRAM~2340_combout\,
	datac => \RAM1|ALT_INV_memRAM~2341_combout\,
	datad => \RAM1|ALT_INV_memRAM~2342_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2343_combout\);

\RAM1|memRAM~563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~563_q\);

\RAM1|memRAM~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~691_q\);

\RAM1|memRAM~819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~819_q\);

\RAM1|memRAM~947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~947_q\);

\RAM1|memRAM~2344\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2344_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~947_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~819_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~691_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~563_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~563_q\,
	datab => \RAM1|ALT_INV_memRAM~691_q\,
	datac => \RAM1|ALT_INV_memRAM~819_q\,
	datad => \RAM1|ALT_INV_memRAM~947_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2344_combout\);

\RAM1|memRAM~595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~595_q\);

\RAM1|memRAM~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~723_q\);

\RAM1|memRAM~851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~851_q\);

\RAM1|memRAM~979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~979_q\);

\RAM1|memRAM~2345\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2345_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~979_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~851_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~723_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~595_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~595_q\,
	datab => \RAM1|ALT_INV_memRAM~723_q\,
	datac => \RAM1|ALT_INV_memRAM~851_q\,
	datad => \RAM1|ALT_INV_memRAM~979_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2345_combout\);

\RAM1|memRAM~627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~627_q\);

\RAM1|memRAM~755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~755_q\);

\RAM1|memRAM~883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~883_q\);

\RAM1|memRAM~1011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1011_q\);

\RAM1|memRAM~2346\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2346_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1011_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~883_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~755_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~627_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~627_q\,
	datab => \RAM1|ALT_INV_memRAM~755_q\,
	datac => \RAM1|ALT_INV_memRAM~883_q\,
	datad => \RAM1|ALT_INV_memRAM~1011_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2346_combout\);

\RAM1|memRAM~659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~659_q\);

\RAM1|memRAM~787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~787_q\);

\RAM1|memRAM~915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~915_q\);

\RAM1|memRAM~1043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1043_q\);

\RAM1|memRAM~2347\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2347_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1043_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~915_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~787_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~659_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~659_q\,
	datab => \RAM1|ALT_INV_memRAM~787_q\,
	datac => \RAM1|ALT_INV_memRAM~915_q\,
	datad => \RAM1|ALT_INV_memRAM~1043_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2347_combout\);

\RAM1|memRAM~2348\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2348_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2347_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2346_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2345_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2344_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2344_combout\,
	datab => \RAM1|ALT_INV_memRAM~2345_combout\,
	datac => \RAM1|ALT_INV_memRAM~2346_combout\,
	datad => \RAM1|ALT_INV_memRAM~2347_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2348_combout\);

\RAM1|memRAM~1075\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1075_q\);

\RAM1|memRAM~1107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1107_q\);

\RAM1|memRAM~1139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1139_q\);

\RAM1|memRAM~1171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1171_q\);

\RAM1|memRAM~2349\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2349_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1171_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1139_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1107_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1075_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1075_q\,
	datab => \RAM1|ALT_INV_memRAM~1107_q\,
	datac => \RAM1|ALT_INV_memRAM~1139_q\,
	datad => \RAM1|ALT_INV_memRAM~1171_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2349_combout\);

\RAM1|memRAM~1203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1203_q\);

\RAM1|memRAM~1235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1235_q\);

\RAM1|memRAM~1267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1267_q\);

\RAM1|memRAM~1299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1299_q\);

\RAM1|memRAM~2350\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2350_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1299_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1267_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1235_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1203_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1203_q\,
	datab => \RAM1|ALT_INV_memRAM~1235_q\,
	datac => \RAM1|ALT_INV_memRAM~1267_q\,
	datad => \RAM1|ALT_INV_memRAM~1299_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2350_combout\);

\RAM1|memRAM~1331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1331_q\);

\RAM1|memRAM~1363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1363_q\);

\RAM1|memRAM~1395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1395_q\);

\RAM1|memRAM~1427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1427_q\);

\RAM1|memRAM~2351\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2351_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1427_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1395_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1363_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1331_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1331_q\,
	datab => \RAM1|ALT_INV_memRAM~1363_q\,
	datac => \RAM1|ALT_INV_memRAM~1395_q\,
	datad => \RAM1|ALT_INV_memRAM~1427_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2351_combout\);

\RAM1|memRAM~1459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1459_q\);

\RAM1|memRAM~1491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1491_q\);

\RAM1|memRAM~1523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1523_q\);

\RAM1|memRAM~1555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1555_q\);

\RAM1|memRAM~2352\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2352_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1555_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1523_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1491_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1459_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1459_q\,
	datab => \RAM1|ALT_INV_memRAM~1491_q\,
	datac => \RAM1|ALT_INV_memRAM~1523_q\,
	datad => \RAM1|ALT_INV_memRAM~1555_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2352_combout\);

\RAM1|memRAM~2353\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2353_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2352_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2351_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2350_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2349_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2349_combout\,
	datab => \RAM1|ALT_INV_memRAM~2350_combout\,
	datac => \RAM1|ALT_INV_memRAM~2351_combout\,
	datad => \RAM1|ALT_INV_memRAM~2352_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2353_combout\);

\RAM1|memRAM~1587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1587_q\);

\RAM1|memRAM~1715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1715_q\);

\RAM1|memRAM~1843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1843_q\);

\RAM1|memRAM~1971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1971_q\);

\RAM1|memRAM~2354\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2354_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1971_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1843_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1715_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1587_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1587_q\,
	datab => \RAM1|ALT_INV_memRAM~1715_q\,
	datac => \RAM1|ALT_INV_memRAM~1843_q\,
	datad => \RAM1|ALT_INV_memRAM~1971_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2354_combout\);

\RAM1|memRAM~1619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1619_q\);

\RAM1|memRAM~1747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1747_q\);

\RAM1|memRAM~1875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1875_q\);

\RAM1|memRAM~2003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2003_q\);

\RAM1|memRAM~2355\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2355_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2003_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1875_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1747_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1619_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1619_q\,
	datab => \RAM1|ALT_INV_memRAM~1747_q\,
	datac => \RAM1|ALT_INV_memRAM~1875_q\,
	datad => \RAM1|ALT_INV_memRAM~2003_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2355_combout\);

\RAM1|memRAM~1651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1651_q\);

\RAM1|memRAM~1779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1779_q\);

\RAM1|memRAM~1907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1907_q\);

\RAM1|memRAM~2035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2035_q\);

\RAM1|memRAM~2356\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2356_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2035_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1907_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1779_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1651_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1651_q\,
	datab => \RAM1|ALT_INV_memRAM~1779_q\,
	datac => \RAM1|ALT_INV_memRAM~1907_q\,
	datad => \RAM1|ALT_INV_memRAM~2035_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2356_combout\);

\RAM1|memRAM~1683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1683_q\);

\RAM1|memRAM~1811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1811_q\);

\RAM1|memRAM~1939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1939_q\);

\RAM1|memRAM~2067\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[12]~11_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2067_q\);

\RAM1|memRAM~2357\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2357_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2067_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1939_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1811_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1683_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1683_q\,
	datab => \RAM1|ALT_INV_memRAM~1811_q\,
	datac => \RAM1|ALT_INV_memRAM~1939_q\,
	datad => \RAM1|ALT_INV_memRAM~2067_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2357_combout\);

\RAM1|memRAM~2358\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2358_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2357_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2356_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2355_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2354_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2354_combout\,
	datab => \RAM1|ALT_INV_memRAM~2355_combout\,
	datac => \RAM1|ALT_INV_memRAM~2356_combout\,
	datad => \RAM1|ALT_INV_memRAM~2357_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2358_combout\);

\RAM1|memRAM~2359\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2359_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2358_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2353_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2348_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2343_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2343_combout\,
	datab => \RAM1|ALT_INV_memRAM~2348_combout\,
	datac => \RAM1|ALT_INV_memRAM~2353_combout\,
	datad => \RAM1|ALT_INV_memRAM~2358_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2359_combout\);

\MUX_ULA_MEM|saida_MUX[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[12]~12_combout\ = (!\decoderInstru1|OUTPUT[3]~5_combout\ & ((!\decoderInstru1|Equal9~0_combout\) # ((\RAM1|memRAM~2359_combout\)))) # (\decoderInstru1|OUTPUT[3]~5_combout\ & (((\ULA1|ULA13|MuxOperacao|MUX_OUT[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001111110011101000111111001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA13|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	datad => \RAM1|ALT_INV_memRAM~2359_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[12]~12_combout\);

\BANCO_REG|registrador~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[12]~12_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~306_q\);

\BANCO_REG|registrador~1122\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1122_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~306_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~306_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1122_combout\);

\BANCO_REG|saidaA[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[12]~12_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1122_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1122_combout\,
	combout => \BANCO_REG|saidaA[12]~12_combout\);

\ULA1|ULA13|Somador|cOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA13|Somador|cOut~combout\ = ( \ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\ & ( ((!\ULA1|ULA11|Somador|cOut~combout\ & ((\ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[11]~11_combout\))) # 
-- (\ULA1|ULA11|Somador|cOut~combout\ & (\BANCO_REG|saidaA[11]~11_combout\ & \ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\))) # (\BANCO_REG|saidaA[12]~12_combout\) ) ) # ( !\ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\ & ( 
-- (\BANCO_REG|saidaA[12]~12_combout\ & ((!\ULA1|ULA11|Somador|cOut~combout\ & ((\ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[11]~11_combout\))) # (\ULA1|ULA11|Somador|cOut~combout\ & (\BANCO_REG|saidaA[11]~11_combout\ & 
-- \ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101011001010111111111100000000001010110010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA11|Somador|ALT_INV_cOut~combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[11]~11_combout\,
	datac => \ULA1|ULA12|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \BANCO_REG|ALT_INV_saidaA[12]~12_combout\,
	datae => \ULA1|ULA13|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA13|Somador|cOut~combout\);

\BANCO_REG|registrador~1128\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1128_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~307_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~307_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1128_combout\);

\BANCO_REG|saidaB[13]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[13]~12_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1128_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1128_combout\,
	combout => \BANCO_REG|saidaB[13]~12_combout\);

\ULA1|ULA14|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA14|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[13]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaB[13]~12_combout\,
	combout => \ULA1|ULA14|InverterOuNao|saida_MUX[0]~0_combout\);

\ULA1|ULA14|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA14|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((\ULA1|ULA14|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[13]~13_combout\))) ) ) # ( 
-- !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & (((\BANCO_REG|saidaA[13]~13_combout\ & \ULA1|ULA14|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & 
-- (!\ULA1|ULA13|Somador|cOut~combout\ $ (!\BANCO_REG|saidaA[13]~13_combout\ $ (\ULA1|ULA14|InverterOuNao|saida_MUX[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101101001001111110000000000000011011010010011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA13|Somador|ALT_INV_cOut~combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[13]~13_combout\,
	datac => \ULA1|ULA14|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datae => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA14|MuxOperacao|MUX_OUT[0]~0_combout\);

\RAM1|memRAM~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~52_q\);

\RAM1|memRAM~564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~564_q\);

\RAM1|memRAM~1076\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1076_q\);

\RAM1|memRAM~1588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1588_q\);

\RAM1|memRAM~2360\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2360_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1588_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1076_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~564_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~52_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~52_q\,
	datab => \RAM1|ALT_INV_memRAM~564_q\,
	datac => \RAM1|ALT_INV_memRAM~1076_q\,
	datad => \RAM1|ALT_INV_memRAM~1588_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2360_combout\);

\RAM1|memRAM~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~180_q\);

\RAM1|memRAM~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~692_q\);

\RAM1|memRAM~1204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1204_q\);

\RAM1|memRAM~1716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1716_q\);

\RAM1|memRAM~2361\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2361_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1716_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1204_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~692_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~180_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~180_q\,
	datab => \RAM1|ALT_INV_memRAM~692_q\,
	datac => \RAM1|ALT_INV_memRAM~1204_q\,
	datad => \RAM1|ALT_INV_memRAM~1716_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2361_combout\);

\RAM1|memRAM~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~308_q\);

\RAM1|memRAM~820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~820_q\);

\RAM1|memRAM~1332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1332_q\);

\RAM1|memRAM~1844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1844_q\);

\RAM1|memRAM~2362\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2362_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1844_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1332_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~820_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~308_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~308_q\,
	datab => \RAM1|ALT_INV_memRAM~820_q\,
	datac => \RAM1|ALT_INV_memRAM~1332_q\,
	datad => \RAM1|ALT_INV_memRAM~1844_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2362_combout\);

\RAM1|memRAM~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~436_q\);

\RAM1|memRAM~948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~948_q\);

\RAM1|memRAM~1460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1460_q\);

\RAM1|memRAM~1972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1972_q\);

\RAM1|memRAM~2363\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2363_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1972_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1460_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~948_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~436_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~436_q\,
	datab => \RAM1|ALT_INV_memRAM~948_q\,
	datac => \RAM1|ALT_INV_memRAM~1460_q\,
	datad => \RAM1|ALT_INV_memRAM~1972_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2363_combout\);

\RAM1|memRAM~2364\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2364_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2363_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2362_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2361_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2360_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2360_combout\,
	datab => \RAM1|ALT_INV_memRAM~2361_combout\,
	datac => \RAM1|ALT_INV_memRAM~2362_combout\,
	datad => \RAM1|ALT_INV_memRAM~2363_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2364_combout\);

\RAM1|memRAM~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~84_q\);

\RAM1|memRAM~596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~596_q\);

\RAM1|memRAM~1108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1108_q\);

\RAM1|memRAM~1620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1620_q\);

\RAM1|memRAM~2365\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2365_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1620_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1108_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~596_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~84_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~84_q\,
	datab => \RAM1|ALT_INV_memRAM~596_q\,
	datac => \RAM1|ALT_INV_memRAM~1108_q\,
	datad => \RAM1|ALT_INV_memRAM~1620_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2365_combout\);

\RAM1|memRAM~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~212_q\);

\RAM1|memRAM~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~724_q\);

\RAM1|memRAM~1236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1236_q\);

\RAM1|memRAM~1748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1748_q\);

\RAM1|memRAM~2366\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2366_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1748_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1236_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~724_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~212_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~212_q\,
	datab => \RAM1|ALT_INV_memRAM~724_q\,
	datac => \RAM1|ALT_INV_memRAM~1236_q\,
	datad => \RAM1|ALT_INV_memRAM~1748_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2366_combout\);

\RAM1|memRAM~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~340_q\);

\RAM1|memRAM~852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~852_q\);

\RAM1|memRAM~1364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1364_q\);

\RAM1|memRAM~1876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1876_q\);

\RAM1|memRAM~2367\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2367_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1876_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1364_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~852_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~340_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~340_q\,
	datab => \RAM1|ALT_INV_memRAM~852_q\,
	datac => \RAM1|ALT_INV_memRAM~1364_q\,
	datad => \RAM1|ALT_INV_memRAM~1876_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2367_combout\);

\RAM1|memRAM~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~468_q\);

\RAM1|memRAM~980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~980_q\);

\RAM1|memRAM~1492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1492_q\);

\RAM1|memRAM~2004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2004_q\);

\RAM1|memRAM~2368\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2368_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2004_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1492_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~980_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~468_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~468_q\,
	datab => \RAM1|ALT_INV_memRAM~980_q\,
	datac => \RAM1|ALT_INV_memRAM~1492_q\,
	datad => \RAM1|ALT_INV_memRAM~2004_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2368_combout\);

\RAM1|memRAM~2369\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2369_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2368_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2367_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2366_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2365_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2365_combout\,
	datab => \RAM1|ALT_INV_memRAM~2366_combout\,
	datac => \RAM1|ALT_INV_memRAM~2367_combout\,
	datad => \RAM1|ALT_INV_memRAM~2368_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2369_combout\);

\RAM1|memRAM~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~116_q\);

\RAM1|memRAM~628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~628_q\);

\RAM1|memRAM~1140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1140_q\);

\RAM1|memRAM~1652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1652_q\);

\RAM1|memRAM~2370\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2370_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1652_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1140_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~628_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~116_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~116_q\,
	datab => \RAM1|ALT_INV_memRAM~628_q\,
	datac => \RAM1|ALT_INV_memRAM~1140_q\,
	datad => \RAM1|ALT_INV_memRAM~1652_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2370_combout\);

\RAM1|memRAM~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~244_q\);

\RAM1|memRAM~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~756_q\);

\RAM1|memRAM~1268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1268_q\);

\RAM1|memRAM~1780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1780_q\);

\RAM1|memRAM~2371\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2371_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1780_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1268_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~756_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~244_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~244_q\,
	datab => \RAM1|ALT_INV_memRAM~756_q\,
	datac => \RAM1|ALT_INV_memRAM~1268_q\,
	datad => \RAM1|ALT_INV_memRAM~1780_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2371_combout\);

\RAM1|memRAM~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~372_q\);

\RAM1|memRAM~884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~884_q\);

\RAM1|memRAM~1396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1396_q\);

\RAM1|memRAM~1908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1908_q\);

\RAM1|memRAM~2372\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2372_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1908_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1396_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~884_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~372_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~372_q\,
	datab => \RAM1|ALT_INV_memRAM~884_q\,
	datac => \RAM1|ALT_INV_memRAM~1396_q\,
	datad => \RAM1|ALT_INV_memRAM~1908_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2372_combout\);

\RAM1|memRAM~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~500_q\);

\RAM1|memRAM~1012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1012_q\);

\RAM1|memRAM~1524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1524_q\);

\RAM1|memRAM~2036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2036_q\);

\RAM1|memRAM~2373\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2373_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2036_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1524_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1012_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~500_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~500_q\,
	datab => \RAM1|ALT_INV_memRAM~1012_q\,
	datac => \RAM1|ALT_INV_memRAM~1524_q\,
	datad => \RAM1|ALT_INV_memRAM~2036_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2373_combout\);

\RAM1|memRAM~2374\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2374_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2373_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2372_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2371_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2370_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2370_combout\,
	datab => \RAM1|ALT_INV_memRAM~2371_combout\,
	datac => \RAM1|ALT_INV_memRAM~2372_combout\,
	datad => \RAM1|ALT_INV_memRAM~2373_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2374_combout\);

\RAM1|memRAM~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~148_q\);

\RAM1|memRAM~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~276_q\);

\RAM1|memRAM~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~404_q\);

\RAM1|memRAM~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~532_q\);

\RAM1|memRAM~2375\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2375_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~532_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~404_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~276_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~148_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~148_q\,
	datab => \RAM1|ALT_INV_memRAM~276_q\,
	datac => \RAM1|ALT_INV_memRAM~404_q\,
	datad => \RAM1|ALT_INV_memRAM~532_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2375_combout\);

\RAM1|memRAM~660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~660_q\);

\RAM1|memRAM~788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~788_q\);

\RAM1|memRAM~916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~916_q\);

\RAM1|memRAM~1044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1044_q\);

\RAM1|memRAM~2376\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2376_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1044_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~916_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~788_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~660_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~660_q\,
	datab => \RAM1|ALT_INV_memRAM~788_q\,
	datac => \RAM1|ALT_INV_memRAM~916_q\,
	datad => \RAM1|ALT_INV_memRAM~1044_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2376_combout\);

\RAM1|memRAM~1172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1172_q\);

\RAM1|memRAM~1300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1300_q\);

\RAM1|memRAM~1428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1428_q\);

\RAM1|memRAM~1556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1556_q\);

\RAM1|memRAM~2377\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2377_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1556_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1428_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1300_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1172_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1172_q\,
	datab => \RAM1|ALT_INV_memRAM~1300_q\,
	datac => \RAM1|ALT_INV_memRAM~1428_q\,
	datad => \RAM1|ALT_INV_memRAM~1556_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2377_combout\);

\RAM1|memRAM~1684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1684_q\);

\RAM1|memRAM~1812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1812_q\);

\RAM1|memRAM~1940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1940_q\);

\RAM1|memRAM~2068\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[13]~12_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2068_q\);

\RAM1|memRAM~2378\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2378_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2068_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1940_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1812_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1684_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1684_q\,
	datab => \RAM1|ALT_INV_memRAM~1812_q\,
	datac => \RAM1|ALT_INV_memRAM~1940_q\,
	datad => \RAM1|ALT_INV_memRAM~2068_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2378_combout\);

\RAM1|memRAM~2379\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2379_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2378_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2377_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2376_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2375_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2375_combout\,
	datab => \RAM1|ALT_INV_memRAM~2376_combout\,
	datac => \RAM1|ALT_INV_memRAM~2377_combout\,
	datad => \RAM1|ALT_INV_memRAM~2378_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2379_combout\);

\RAM1|memRAM~2380\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2380_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2379_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2374_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2369_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2364_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2364_combout\,
	datab => \RAM1|ALT_INV_memRAM~2369_combout\,
	datac => \RAM1|ALT_INV_memRAM~2374_combout\,
	datad => \RAM1|ALT_INV_memRAM~2379_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2380_combout\);

\MUX_ULA_MEM|saida_MUX[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[13]~13_combout\ = (!\decoderInstru1|OUTPUT[3]~5_combout\ & ((!\decoderInstru1|Equal9~0_combout\) # ((\RAM1|memRAM~2380_combout\)))) # (\decoderInstru1|OUTPUT[3]~5_combout\ & (((\ULA1|ULA14|MuxOperacao|MUX_OUT[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001111110011101000111111001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	datad => \RAM1|ALT_INV_memRAM~2380_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[13]~13_combout\);

\BANCO_REG|registrador~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[13]~13_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~307_q\);

\BANCO_REG|registrador~1127\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1127_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~307_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~307_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1127_combout\);

\BANCO_REG|saidaA[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[13]~13_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1127_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1127_combout\,
	combout => \BANCO_REG|saidaA[13]~13_combout\);

\ULA1|ULA14|Somador|cOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA14|Somador|cOut~1_combout\ = (\BANCO_REG|saidaA[13]~13_combout\ & \ULA1|ULA14|InverterOuNao|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[13]~13_combout\,
	datab => \ULA1|ULA14|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA14|Somador|cOut~1_combout\);

\BANCO_REG|registrador~1138\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1138_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~309_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~309_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1138_combout\);

\BANCO_REG|saidaB[15]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[15]~14_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1138_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1138_combout\,
	combout => \BANCO_REG|saidaB[15]~14_combout\);

\RAM1|memRAM~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~54_q\);

\RAM1|memRAM~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~182_q\);

\RAM1|memRAM~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~310_q\);

\RAM1|memRAM~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~438_q\);

\RAM1|memRAM~2402\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2402_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~438_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~310_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~182_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~54_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~54_q\,
	datab => \RAM1|ALT_INV_memRAM~182_q\,
	datac => \RAM1|ALT_INV_memRAM~310_q\,
	datad => \RAM1|ALT_INV_memRAM~438_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2402_combout\);

\RAM1|memRAM~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~86_q\);

\RAM1|memRAM~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~214_q\);

\RAM1|memRAM~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~342_q\);

\RAM1|memRAM~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~470_q\);

\RAM1|memRAM~2403\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2403_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~470_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~342_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~214_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~86_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~86_q\,
	datab => \RAM1|ALT_INV_memRAM~214_q\,
	datac => \RAM1|ALT_INV_memRAM~342_q\,
	datad => \RAM1|ALT_INV_memRAM~470_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2403_combout\);

\RAM1|memRAM~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~118_q\);

\RAM1|memRAM~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~246_q\);

\RAM1|memRAM~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~374_q\);

\RAM1|memRAM~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~502_q\);

\RAM1|memRAM~2404\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2404_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~502_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~374_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~246_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~118_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~118_q\,
	datab => \RAM1|ALT_INV_memRAM~246_q\,
	datac => \RAM1|ALT_INV_memRAM~374_q\,
	datad => \RAM1|ALT_INV_memRAM~502_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2404_combout\);

\RAM1|memRAM~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~150_q\);

\RAM1|memRAM~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~278_q\);

\RAM1|memRAM~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~406_q\);

\RAM1|memRAM~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~534_q\);

\RAM1|memRAM~2405\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2405_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~534_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~406_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~278_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~150_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~150_q\,
	datab => \RAM1|ALT_INV_memRAM~278_q\,
	datac => \RAM1|ALT_INV_memRAM~406_q\,
	datad => \RAM1|ALT_INV_memRAM~534_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2405_combout\);

\RAM1|memRAM~2406\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2406_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2405_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2404_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2403_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2402_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2402_combout\,
	datab => \RAM1|ALT_INV_memRAM~2403_combout\,
	datac => \RAM1|ALT_INV_memRAM~2404_combout\,
	datad => \RAM1|ALT_INV_memRAM~2405_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2406_combout\);

\RAM1|memRAM~566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~566_q\);

\RAM1|memRAM~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~694_q\);

\RAM1|memRAM~822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~822_q\);

\RAM1|memRAM~950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~950_q\);

\RAM1|memRAM~2407\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2407_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~950_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~822_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~694_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~566_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~566_q\,
	datab => \RAM1|ALT_INV_memRAM~694_q\,
	datac => \RAM1|ALT_INV_memRAM~822_q\,
	datad => \RAM1|ALT_INV_memRAM~950_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2407_combout\);

\RAM1|memRAM~598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~598_q\);

\RAM1|memRAM~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~726_q\);

\RAM1|memRAM~854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~854_q\);

\RAM1|memRAM~982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~982_q\);

\RAM1|memRAM~2408\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2408_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~982_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~854_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~726_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~598_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~598_q\,
	datab => \RAM1|ALT_INV_memRAM~726_q\,
	datac => \RAM1|ALT_INV_memRAM~854_q\,
	datad => \RAM1|ALT_INV_memRAM~982_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2408_combout\);

\RAM1|memRAM~630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~630_q\);

\RAM1|memRAM~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~758_q\);

\RAM1|memRAM~886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~886_q\);

\RAM1|memRAM~1014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1014_q\);

\RAM1|memRAM~2409\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2409_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1014_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~886_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~758_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~630_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~630_q\,
	datab => \RAM1|ALT_INV_memRAM~758_q\,
	datac => \RAM1|ALT_INV_memRAM~886_q\,
	datad => \RAM1|ALT_INV_memRAM~1014_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2409_combout\);

\RAM1|memRAM~662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~662_q\);

\RAM1|memRAM~790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~790_q\);

\RAM1|memRAM~918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~918_q\);

\RAM1|memRAM~1046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1046_q\);

\RAM1|memRAM~2410\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2410_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1046_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~918_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~790_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~662_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~662_q\,
	datab => \RAM1|ALT_INV_memRAM~790_q\,
	datac => \RAM1|ALT_INV_memRAM~918_q\,
	datad => \RAM1|ALT_INV_memRAM~1046_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2410_combout\);

\RAM1|memRAM~2411\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2411_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2410_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2409_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2408_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2407_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2407_combout\,
	datab => \RAM1|ALT_INV_memRAM~2408_combout\,
	datac => \RAM1|ALT_INV_memRAM~2409_combout\,
	datad => \RAM1|ALT_INV_memRAM~2410_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2411_combout\);

\RAM1|memRAM~1078\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1078_q\);

\RAM1|memRAM~1110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1110_q\);

\RAM1|memRAM~1142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1142_q\);

\RAM1|memRAM~1174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1174_q\);

\RAM1|memRAM~2412\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2412_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1174_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1142_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1110_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1078_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1078_q\,
	datab => \RAM1|ALT_INV_memRAM~1110_q\,
	datac => \RAM1|ALT_INV_memRAM~1142_q\,
	datad => \RAM1|ALT_INV_memRAM~1174_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2412_combout\);

\RAM1|memRAM~1206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1206_q\);

\RAM1|memRAM~1238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1238_q\);

\RAM1|memRAM~1270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1270_q\);

\RAM1|memRAM~1302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1302_q\);

\RAM1|memRAM~2413\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2413_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1302_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1270_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1238_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1206_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1206_q\,
	datab => \RAM1|ALT_INV_memRAM~1238_q\,
	datac => \RAM1|ALT_INV_memRAM~1270_q\,
	datad => \RAM1|ALT_INV_memRAM~1302_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2413_combout\);

\RAM1|memRAM~1334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1334_q\);

\RAM1|memRAM~1366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1366_q\);

\RAM1|memRAM~1398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1398_q\);

\RAM1|memRAM~1430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1430_q\);

\RAM1|memRAM~2414\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2414_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1430_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1398_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1366_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1334_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1334_q\,
	datab => \RAM1|ALT_INV_memRAM~1366_q\,
	datac => \RAM1|ALT_INV_memRAM~1398_q\,
	datad => \RAM1|ALT_INV_memRAM~1430_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2414_combout\);

\RAM1|memRAM~1462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1462_q\);

\RAM1|memRAM~1494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1494_q\);

\RAM1|memRAM~1526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1526_q\);

\RAM1|memRAM~1558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1558_q\);

\RAM1|memRAM~2415\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2415_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1558_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1526_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1494_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1462_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1462_q\,
	datab => \RAM1|ALT_INV_memRAM~1494_q\,
	datac => \RAM1|ALT_INV_memRAM~1526_q\,
	datad => \RAM1|ALT_INV_memRAM~1558_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2415_combout\);

\RAM1|memRAM~2416\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2416_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2415_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2414_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2413_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2412_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2412_combout\,
	datab => \RAM1|ALT_INV_memRAM~2413_combout\,
	datac => \RAM1|ALT_INV_memRAM~2414_combout\,
	datad => \RAM1|ALT_INV_memRAM~2415_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2416_combout\);

\RAM1|memRAM~1590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1590_q\);

\RAM1|memRAM~1718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1718_q\);

\RAM1|memRAM~1846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1846_q\);

\RAM1|memRAM~1974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1974_q\);

\RAM1|memRAM~2417\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2417_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1974_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1846_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1718_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1590_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1590_q\,
	datab => \RAM1|ALT_INV_memRAM~1718_q\,
	datac => \RAM1|ALT_INV_memRAM~1846_q\,
	datad => \RAM1|ALT_INV_memRAM~1974_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2417_combout\);

\RAM1|memRAM~1622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1622_q\);

\RAM1|memRAM~1750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1750_q\);

\RAM1|memRAM~1878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1878_q\);

\RAM1|memRAM~2006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2006_q\);

\RAM1|memRAM~2418\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2418_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2006_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1878_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1750_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1622_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1622_q\,
	datab => \RAM1|ALT_INV_memRAM~1750_q\,
	datac => \RAM1|ALT_INV_memRAM~1878_q\,
	datad => \RAM1|ALT_INV_memRAM~2006_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2418_combout\);

\RAM1|memRAM~1654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1654_q\);

\RAM1|memRAM~1782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1782_q\);

\RAM1|memRAM~1910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1910_q\);

\RAM1|memRAM~2038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2038_q\);

\RAM1|memRAM~2419\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2419_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2038_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1910_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1782_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1654_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1654_q\,
	datab => \RAM1|ALT_INV_memRAM~1782_q\,
	datac => \RAM1|ALT_INV_memRAM~1910_q\,
	datad => \RAM1|ALT_INV_memRAM~2038_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2419_combout\);

\RAM1|memRAM~1686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1686_q\);

\RAM1|memRAM~1814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1814_q\);

\RAM1|memRAM~1942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1942_q\);

\RAM1|memRAM~2070\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[15]~14_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2070_q\);

\RAM1|memRAM~2420\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2420_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2070_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1942_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1814_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1686_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1686_q\,
	datab => \RAM1|ALT_INV_memRAM~1814_q\,
	datac => \RAM1|ALT_INV_memRAM~1942_q\,
	datad => \RAM1|ALT_INV_memRAM~2070_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2420_combout\);

\RAM1|memRAM~2421\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2421_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2420_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2419_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2418_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2417_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2417_combout\,
	datab => \RAM1|ALT_INV_memRAM~2418_combout\,
	datac => \RAM1|ALT_INV_memRAM~2419_combout\,
	datad => \RAM1|ALT_INV_memRAM~2420_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2421_combout\);

\RAM1|memRAM~2422\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2422_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2421_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2416_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2411_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2406_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2406_combout\,
	datab => \RAM1|ALT_INV_memRAM~2411_combout\,
	datac => \RAM1|ALT_INV_memRAM~2416_combout\,
	datad => \RAM1|ALT_INV_memRAM~2421_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2422_combout\);

\MUX_ULA_MEM|saida_MUX[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[15]~15_combout\ = (!\decoderInstru1|OUTPUT[3]~5_combout\ & ((!\decoderInstru1|Equal9~0_combout\) # ((\RAM1|memRAM~2422_combout\)))) # (\decoderInstru1|OUTPUT[3]~5_combout\ & (((\ULA1|ULA16|MuxOperacao|MUX_OUT[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001111110011101000111111001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	datad => \RAM1|ALT_INV_memRAM~2422_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[15]~15_combout\);

\BANCO_REG|registrador~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[15]~15_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~309_q\);

\BANCO_REG|registrador~1137\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1137_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~309_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~309_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1137_combout\);

\BANCO_REG|saidaA[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[15]~15_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1137_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1137_combout\,
	combout => \BANCO_REG|saidaA[15]~15_combout\);

\ULA1|ULA16|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[15]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaB[15]~14_combout\,
	combout => \ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\);

\BANCO_REG|registrador~1133\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1133_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~308_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~308_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1133_combout\);

\BANCO_REG|saidaB[14]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[14]~13_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1133_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1133_combout\,
	combout => \BANCO_REG|saidaB[14]~13_combout\);

\ULA1|ULA15|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & ((!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[14]~13_combout\)))) # (\decoderInstru1|OUTPUT[4]~0_combout\ & (\ROM1|memROM~13_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110111010001000111011101000100011101110100010001110111010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~13_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datac => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datad => \BANCO_REG|ALT_INV_saidaB[14]~13_combout\,
	combout => \ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\);

\ULA1|ULA15|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA15|MuxOperacao|MUX_OUT[0]~0_combout\ = ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (\ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[14]~14_combout\) ) ) ) # ( 
-- \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( !\BANCO_REG|saidaA[14]~14_combout\ $ (!\ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\ $ (((\ULA1|ULA14|Somador|cOut~1_combout\) # 
-- (\ULA1|ULA14|Somador|cOut~0_combout\)))) ) ) ) # ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (\BANCO_REG|saidaA[14]~14_combout\ & \ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111011110001000011100001111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA14|Somador|ALT_INV_cOut~0_combout\,
	datab => \ULA1|ULA14|Somador|ALT_INV_cOut~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[14]~14_combout\,
	datad => \ULA1|ULA15|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA15|MuxOperacao|MUX_OUT[0]~0_combout\);

\RAM1|memRAM~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~53_q\);

\RAM1|memRAM~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~85_q\);

\RAM1|memRAM~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~117_q\);

\RAM1|memRAM~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~149_q\);

\RAM1|memRAM~2381\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2381_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~149_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~117_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~85_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~53_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~53_q\,
	datab => \RAM1|ALT_INV_memRAM~85_q\,
	datac => \RAM1|ALT_INV_memRAM~117_q\,
	datad => \RAM1|ALT_INV_memRAM~149_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2381_combout\);

\RAM1|memRAM~565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~565_q\);

\RAM1|memRAM~597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~597_q\);

\RAM1|memRAM~629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~629_q\);

\RAM1|memRAM~661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~661_q\);

\RAM1|memRAM~2382\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2382_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~661_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~629_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~597_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~565_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~565_q\,
	datab => \RAM1|ALT_INV_memRAM~597_q\,
	datac => \RAM1|ALT_INV_memRAM~629_q\,
	datad => \RAM1|ALT_INV_memRAM~661_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2382_combout\);

\RAM1|memRAM~1077\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1077_q\);

\RAM1|memRAM~1109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1109_q\);

\RAM1|memRAM~1141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1141_q\);

\RAM1|memRAM~1173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1173_q\);

\RAM1|memRAM~2383\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2383_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1173_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1141_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1109_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1077_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1077_q\,
	datab => \RAM1|ALT_INV_memRAM~1109_q\,
	datac => \RAM1|ALT_INV_memRAM~1141_q\,
	datad => \RAM1|ALT_INV_memRAM~1173_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2383_combout\);

\RAM1|memRAM~1589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1589_q\);

\RAM1|memRAM~1621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1621_q\);

\RAM1|memRAM~1653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1653_q\);

\RAM1|memRAM~1685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1685_q\);

\RAM1|memRAM~2384\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2384_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1685_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1653_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1621_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1589_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1589_q\,
	datab => \RAM1|ALT_INV_memRAM~1621_q\,
	datac => \RAM1|ALT_INV_memRAM~1653_q\,
	datad => \RAM1|ALT_INV_memRAM~1685_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2384_combout\);

\RAM1|memRAM~2385\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2385_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2384_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2383_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2382_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2381_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2381_combout\,
	datab => \RAM1|ALT_INV_memRAM~2382_combout\,
	datac => \RAM1|ALT_INV_memRAM~2383_combout\,
	datad => \RAM1|ALT_INV_memRAM~2384_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2385_combout\);

\RAM1|memRAM~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~181_q\);

\RAM1|memRAM~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~213_q\);

\RAM1|memRAM~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~245_q\);

\RAM1|memRAM~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~277_q\);

\RAM1|memRAM~2386\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2386_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~277_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~245_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~213_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~181_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~181_q\,
	datab => \RAM1|ALT_INV_memRAM~213_q\,
	datac => \RAM1|ALT_INV_memRAM~245_q\,
	datad => \RAM1|ALT_INV_memRAM~277_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2386_combout\);

\RAM1|memRAM~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~693_q\);

\RAM1|memRAM~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~725_q\);

\RAM1|memRAM~757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~757_q\);

\RAM1|memRAM~789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~789_q\);

\RAM1|memRAM~2387\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2387_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~789_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~757_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~725_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~693_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~693_q\,
	datab => \RAM1|ALT_INV_memRAM~725_q\,
	datac => \RAM1|ALT_INV_memRAM~757_q\,
	datad => \RAM1|ALT_INV_memRAM~789_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2387_combout\);

\RAM1|memRAM~1205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1205_q\);

\RAM1|memRAM~1237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1237_q\);

\RAM1|memRAM~1269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1269_q\);

\RAM1|memRAM~1301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1301_q\);

\RAM1|memRAM~2388\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2388_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1301_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1269_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1237_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1205_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1205_q\,
	datab => \RAM1|ALT_INV_memRAM~1237_q\,
	datac => \RAM1|ALT_INV_memRAM~1269_q\,
	datad => \RAM1|ALT_INV_memRAM~1301_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2388_combout\);

\RAM1|memRAM~1717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1717_q\);

\RAM1|memRAM~1749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1749_q\);

\RAM1|memRAM~1781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1781_q\);

\RAM1|memRAM~1813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1813_q\);

\RAM1|memRAM~2389\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2389_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1813_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1781_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1749_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1717_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1717_q\,
	datab => \RAM1|ALT_INV_memRAM~1749_q\,
	datac => \RAM1|ALT_INV_memRAM~1781_q\,
	datad => \RAM1|ALT_INV_memRAM~1813_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2389_combout\);

\RAM1|memRAM~2390\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2390_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2389_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2388_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2387_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2386_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2386_combout\,
	datab => \RAM1|ALT_INV_memRAM~2387_combout\,
	datac => \RAM1|ALT_INV_memRAM~2388_combout\,
	datad => \RAM1|ALT_INV_memRAM~2389_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2390_combout\);

\RAM1|memRAM~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~309_q\);

\RAM1|memRAM~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~341_q\);

\RAM1|memRAM~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~373_q\);

\RAM1|memRAM~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~405_q\);

\RAM1|memRAM~2391\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2391_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~405_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~373_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~341_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~309_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~309_q\,
	datab => \RAM1|ALT_INV_memRAM~341_q\,
	datac => \RAM1|ALT_INV_memRAM~373_q\,
	datad => \RAM1|ALT_INV_memRAM~405_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2391_combout\);

\RAM1|memRAM~821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~821_q\);

\RAM1|memRAM~853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~853_q\);

\RAM1|memRAM~885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~885_q\);

\RAM1|memRAM~917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~917_q\);

\RAM1|memRAM~2392\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2392_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~917_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~885_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~853_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~821_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~821_q\,
	datab => \RAM1|ALT_INV_memRAM~853_q\,
	datac => \RAM1|ALT_INV_memRAM~885_q\,
	datad => \RAM1|ALT_INV_memRAM~917_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2392_combout\);

\RAM1|memRAM~1333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1333_q\);

\RAM1|memRAM~1365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1365_q\);

\RAM1|memRAM~1397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1397_q\);

\RAM1|memRAM~1429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1429_q\);

\RAM1|memRAM~2393\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2393_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1429_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1397_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1365_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1333_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1333_q\,
	datab => \RAM1|ALT_INV_memRAM~1365_q\,
	datac => \RAM1|ALT_INV_memRAM~1397_q\,
	datad => \RAM1|ALT_INV_memRAM~1429_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2393_combout\);

\RAM1|memRAM~1845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1845_q\);

\RAM1|memRAM~1877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1877_q\);

\RAM1|memRAM~1909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1909_q\);

\RAM1|memRAM~1941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1941_q\);

\RAM1|memRAM~2394\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2394_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1941_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1909_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1877_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1845_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1845_q\,
	datab => \RAM1|ALT_INV_memRAM~1877_q\,
	datac => \RAM1|ALT_INV_memRAM~1909_q\,
	datad => \RAM1|ALT_INV_memRAM~1941_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2394_combout\);

\RAM1|memRAM~2395\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2395_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2394_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2393_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2392_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2391_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2391_combout\,
	datab => \RAM1|ALT_INV_memRAM~2392_combout\,
	datac => \RAM1|ALT_INV_memRAM~2393_combout\,
	datad => \RAM1|ALT_INV_memRAM~2394_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2395_combout\);

\RAM1|memRAM~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~437_q\);

\RAM1|memRAM~949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~949_q\);

\RAM1|memRAM~1461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1461_q\);

\RAM1|memRAM~1973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1973_q\);

\RAM1|memRAM~2396\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2396_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1973_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1461_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~949_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~437_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~437_q\,
	datab => \RAM1|ALT_INV_memRAM~949_q\,
	datac => \RAM1|ALT_INV_memRAM~1461_q\,
	datad => \RAM1|ALT_INV_memRAM~1973_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2396_combout\);

\RAM1|memRAM~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~469_q\);

\RAM1|memRAM~981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~981_q\);

\RAM1|memRAM~1493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1493_q\);

\RAM1|memRAM~2005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2005_q\);

\RAM1|memRAM~2397\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2397_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2005_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1493_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~981_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~469_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~469_q\,
	datab => \RAM1|ALT_INV_memRAM~981_q\,
	datac => \RAM1|ALT_INV_memRAM~1493_q\,
	datad => \RAM1|ALT_INV_memRAM~2005_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2397_combout\);

\RAM1|memRAM~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~501_q\);

\RAM1|memRAM~1013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1013_q\);

\RAM1|memRAM~1525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1525_q\);

\RAM1|memRAM~2037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2037_q\);

\RAM1|memRAM~2398\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2398_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2037_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1525_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1013_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~501_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~501_q\,
	datab => \RAM1|ALT_INV_memRAM~1013_q\,
	datac => \RAM1|ALT_INV_memRAM~1525_q\,
	datad => \RAM1|ALT_INV_memRAM~2037_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2398_combout\);

\RAM1|memRAM~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~533_q\);

\RAM1|memRAM~1045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1045_q\);

\RAM1|memRAM~1557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1557_q\);

\RAM1|memRAM~2069\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[14]~13_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2069_q\);

\RAM1|memRAM~2399\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2399_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2069_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1557_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1045_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~533_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~533_q\,
	datab => \RAM1|ALT_INV_memRAM~1045_q\,
	datac => \RAM1|ALT_INV_memRAM~1557_q\,
	datad => \RAM1|ALT_INV_memRAM~2069_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2399_combout\);

\RAM1|memRAM~2400\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2400_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2399_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2398_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2397_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2396_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2396_combout\,
	datab => \RAM1|ALT_INV_memRAM~2397_combout\,
	datac => \RAM1|ALT_INV_memRAM~2398_combout\,
	datad => \RAM1|ALT_INV_memRAM~2399_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2400_combout\);

\RAM1|memRAM~2401\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2401_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2400_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2395_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2390_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2385_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2385_combout\,
	datab => \RAM1|ALT_INV_memRAM~2390_combout\,
	datac => \RAM1|ALT_INV_memRAM~2395_combout\,
	datad => \RAM1|ALT_INV_memRAM~2400_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2401_combout\);

\MUX_ULA_MEM|saida_MUX[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[14]~14_combout\ = (!\decoderInstru1|OUTPUT[3]~5_combout\ & ((!\decoderInstru1|Equal9~0_combout\) # ((\RAM1|memRAM~2401_combout\)))) # (\decoderInstru1|OUTPUT[3]~5_combout\ & (((\ULA1|ULA15|MuxOperacao|MUX_OUT[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001111110011101000111111001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA15|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	datad => \RAM1|ALT_INV_memRAM~2401_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[14]~14_combout\);

\BANCO_REG|registrador~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[14]~14_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~308_q\);

\BANCO_REG|registrador~1132\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1132_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~308_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~308_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1132_combout\);

\BANCO_REG|saidaA[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[14]~14_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1132_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1132_combout\,
	combout => \BANCO_REG|saidaA[14]~14_combout\);

\ULA1|ULA16|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA16|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \BANCO_REG|saidaA[14]~14_combout\ & ( \ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ((!\BANCO_REG|saidaA[15]~15_combout\ & 
-- (!\ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\ & \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\BANCO_REG|saidaA[15]~15_combout\ & (\ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & 
-- (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((\ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[15]~15_combout\)))) ) ) ) # ( !\BANCO_REG|saidaA[14]~14_combout\ & ( \ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\ & ( 
-- (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ((!\BANCO_REG|saidaA[15]~15_combout\ & (!\ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\ & \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\BANCO_REG|saidaA[15]~15_combout\ & 
-- (\ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((\ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[15]~15_combout\)))) ) ) ) # 
-- ( \BANCO_REG|saidaA[14]~14_combout\ & ( !\ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ((!\BANCO_REG|saidaA[15]~15_combout\ & (!\ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\ & 
-- \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\BANCO_REG|saidaA[15]~15_combout\ & (\ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & 
-- ((\ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[15]~15_combout\)))) ) ) ) # ( !\BANCO_REG|saidaA[14]~14_combout\ & ( !\ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\BANCO_REG|saidaA[15]~15_combout\ & 
-- (\ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\ & (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ $ (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\)))) # (\BANCO_REG|saidaA[15]~15_combout\ & (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ $ 
-- (((!\ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\ & !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011001110000000110010111000000011001011100000001100101110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[15]~15_combout\,
	datab => \ULA1|ULA16|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	datae => \BANCO_REG|ALT_INV_saidaA[14]~14_combout\,
	dataf => \ULA1|ULA15|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA16|MuxOperacao|MUX_OUT[0]~1_combout\);

\ULA1|ULA16|MuxOperacao|MUX_OUT[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA16|MuxOperacao|MUX_OUT[0]~2_combout\ = !\BANCO_REG|saidaA[14]~14_combout\ $ (\ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100110011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[14]~14_combout\,
	datab => \ULA1|ULA15|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA16|MuxOperacao|MUX_OUT[0]~2_combout\);

\ULA1|ULA16|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA16|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \ULA1|ULA16|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA16|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\) # (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\) ) ) ) # 
-- ( \ULA1|ULA16|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA16|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\) # ((!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ((\ULA1|ULA14|Somador|cOut~1_combout\) # 
-- (\ULA1|ULA14|Somador|cOut~0_combout\)))) ) ) ) # ( !\ULA1|ULA16|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA16|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & 
-- (!\ULA1|ULA14|Somador|cOut~0_combout\ & !\ULA1|ULA14|Somador|cOut~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000101011101110111000000000000000001110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	datac => \ULA1|ULA14|Somador|ALT_INV_cOut~0_combout\,
	datad => \ULA1|ULA14|Somador|ALT_INV_cOut~1_combout\,
	datae => \ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA16|MuxOperacao|MUX_OUT[0]~0_combout\);

\ULA1|ULA8|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA8|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[7]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaB[7]~6_combout\,
	combout => \ULA1|ULA8|InverterOuNao|saida_MUX[0]~0_combout\);

\ULA1|ULA8|Somador|cOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA8|Somador|cOut~combout\ = ( \ULA1|ULA8|InverterOuNao|saida_MUX[0]~0_combout\ & ( ((!\ULA1|ULA6|Somador|cOut~combout\ & ((\ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[6]~6_combout\))) # (\ULA1|ULA6|Somador|cOut~combout\ & 
-- (\BANCO_REG|saidaA[6]~6_combout\ & \ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\))) # (\BANCO_REG|saidaA[7]~7_combout\) ) ) # ( !\ULA1|ULA8|InverterOuNao|saida_MUX[0]~0_combout\ & ( (\BANCO_REG|saidaA[7]~7_combout\ & ((!\ULA1|ULA6|Somador|cOut~combout\ 
-- & ((\ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[6]~6_combout\))) # (\ULA1|ULA6|Somador|cOut~combout\ & (\BANCO_REG|saidaA[6]~6_combout\ & \ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101011001010111111111100000000001010110010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA6|Somador|ALT_INV_cOut~combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[6]~6_combout\,
	datac => \ULA1|ULA7|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \BANCO_REG|ALT_INV_saidaA[7]~7_combout\,
	datae => \ULA1|ULA8|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA8|Somador|cOut~combout\);

\BANCO_REG|registrador~1103\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1103_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~302_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~302_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1103_combout\);

\BANCO_REG|saidaB[8]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[8]~7_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1103_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1103_combout\,
	combout => \BANCO_REG|saidaB[8]~7_combout\);

\RAM1|memRAM~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~47_q\);

\RAM1|memRAM~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~79_q\);

\RAM1|memRAM~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~111_q\);

\RAM1|memRAM~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~143_q\);

\RAM1|memRAM~2255\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2255_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~143_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~111_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~79_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~47_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~47_q\,
	datab => \RAM1|ALT_INV_memRAM~79_q\,
	datac => \RAM1|ALT_INV_memRAM~111_q\,
	datad => \RAM1|ALT_INV_memRAM~143_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2255_combout\);

\RAM1|memRAM~559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~559_q\);

\RAM1|memRAM~591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~591_q\);

\RAM1|memRAM~623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~623_q\);

\RAM1|memRAM~655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~655_q\);

\RAM1|memRAM~2256\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2256_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~655_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~623_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~591_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~559_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~559_q\,
	datab => \RAM1|ALT_INV_memRAM~591_q\,
	datac => \RAM1|ALT_INV_memRAM~623_q\,
	datad => \RAM1|ALT_INV_memRAM~655_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2256_combout\);

\RAM1|memRAM~1071\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1071_q\);

\RAM1|memRAM~1103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1103_q\);

\RAM1|memRAM~1135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1135_q\);

\RAM1|memRAM~1167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1167_q\);

\RAM1|memRAM~2257\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2257_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1167_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1135_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1103_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1071_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1071_q\,
	datab => \RAM1|ALT_INV_memRAM~1103_q\,
	datac => \RAM1|ALT_INV_memRAM~1135_q\,
	datad => \RAM1|ALT_INV_memRAM~1167_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2257_combout\);

\RAM1|memRAM~1583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1583_q\);

\RAM1|memRAM~1615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1615_q\);

\RAM1|memRAM~1647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1647_q\);

\RAM1|memRAM~1679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1679_q\);

\RAM1|memRAM~2258\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2258_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1679_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1647_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1615_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1583_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1583_q\,
	datab => \RAM1|ALT_INV_memRAM~1615_q\,
	datac => \RAM1|ALT_INV_memRAM~1647_q\,
	datad => \RAM1|ALT_INV_memRAM~1679_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2258_combout\);

\RAM1|memRAM~2259\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2259_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2258_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2257_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2256_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2255_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2255_combout\,
	datab => \RAM1|ALT_INV_memRAM~2256_combout\,
	datac => \RAM1|ALT_INV_memRAM~2257_combout\,
	datad => \RAM1|ALT_INV_memRAM~2258_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2259_combout\);

\RAM1|memRAM~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~175_q\);

\RAM1|memRAM~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~207_q\);

\RAM1|memRAM~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~239_q\);

\RAM1|memRAM~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~271_q\);

\RAM1|memRAM~2260\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2260_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~271_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~239_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~207_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~175_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~175_q\,
	datab => \RAM1|ALT_INV_memRAM~207_q\,
	datac => \RAM1|ALT_INV_memRAM~239_q\,
	datad => \RAM1|ALT_INV_memRAM~271_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2260_combout\);

\RAM1|memRAM~687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~687_q\);

\RAM1|memRAM~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~719_q\);

\RAM1|memRAM~751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~751_q\);

\RAM1|memRAM~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~783_q\);

\RAM1|memRAM~2261\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2261_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~783_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~751_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~719_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~687_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~687_q\,
	datab => \RAM1|ALT_INV_memRAM~719_q\,
	datac => \RAM1|ALT_INV_memRAM~751_q\,
	datad => \RAM1|ALT_INV_memRAM~783_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2261_combout\);

\RAM1|memRAM~1199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1199_q\);

\RAM1|memRAM~1231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1231_q\);

\RAM1|memRAM~1263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1263_q\);

\RAM1|memRAM~1295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1295_q\);

\RAM1|memRAM~2262\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2262_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1295_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1263_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1231_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1199_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1199_q\,
	datab => \RAM1|ALT_INV_memRAM~1231_q\,
	datac => \RAM1|ALT_INV_memRAM~1263_q\,
	datad => \RAM1|ALT_INV_memRAM~1295_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2262_combout\);

\RAM1|memRAM~1711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1711_q\);

\RAM1|memRAM~1743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1743_q\);

\RAM1|memRAM~1775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1775_q\);

\RAM1|memRAM~1807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1807_q\);

\RAM1|memRAM~2263\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2263_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1807_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1775_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1743_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1711_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1711_q\,
	datab => \RAM1|ALT_INV_memRAM~1743_q\,
	datac => \RAM1|ALT_INV_memRAM~1775_q\,
	datad => \RAM1|ALT_INV_memRAM~1807_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2263_combout\);

\RAM1|memRAM~2264\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2264_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2263_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2262_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2261_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2260_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2260_combout\,
	datab => \RAM1|ALT_INV_memRAM~2261_combout\,
	datac => \RAM1|ALT_INV_memRAM~2262_combout\,
	datad => \RAM1|ALT_INV_memRAM~2263_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2264_combout\);

\RAM1|memRAM~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~303_q\);

\RAM1|memRAM~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~335_q\);

\RAM1|memRAM~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~367_q\);

\RAM1|memRAM~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~399_q\);

\RAM1|memRAM~2265\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2265_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~399_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~367_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~335_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~303_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~303_q\,
	datab => \RAM1|ALT_INV_memRAM~335_q\,
	datac => \RAM1|ALT_INV_memRAM~367_q\,
	datad => \RAM1|ALT_INV_memRAM~399_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2265_combout\);

\RAM1|memRAM~815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~815_q\);

\RAM1|memRAM~847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~847_q\);

\RAM1|memRAM~879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~879_q\);

\RAM1|memRAM~911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~911_q\);

\RAM1|memRAM~2266\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2266_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~911_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~879_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~847_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~815_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~815_q\,
	datab => \RAM1|ALT_INV_memRAM~847_q\,
	datac => \RAM1|ALT_INV_memRAM~879_q\,
	datad => \RAM1|ALT_INV_memRAM~911_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2266_combout\);

\RAM1|memRAM~1327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1327_q\);

\RAM1|memRAM~1359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1359_q\);

\RAM1|memRAM~1391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1391_q\);

\RAM1|memRAM~1423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1423_q\);

\RAM1|memRAM~2267\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2267_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1423_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1391_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1359_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1327_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1327_q\,
	datab => \RAM1|ALT_INV_memRAM~1359_q\,
	datac => \RAM1|ALT_INV_memRAM~1391_q\,
	datad => \RAM1|ALT_INV_memRAM~1423_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2267_combout\);

\RAM1|memRAM~1839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1839_q\);

\RAM1|memRAM~1871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1871_q\);

\RAM1|memRAM~1903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1903_q\);

\RAM1|memRAM~1935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1935_q\);

\RAM1|memRAM~2268\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2268_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1935_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1903_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1871_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1839_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1839_q\,
	datab => \RAM1|ALT_INV_memRAM~1871_q\,
	datac => \RAM1|ALT_INV_memRAM~1903_q\,
	datad => \RAM1|ALT_INV_memRAM~1935_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2268_combout\);

\RAM1|memRAM~2269\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2269_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2268_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2267_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2266_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2265_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2265_combout\,
	datab => \RAM1|ALT_INV_memRAM~2266_combout\,
	datac => \RAM1|ALT_INV_memRAM~2267_combout\,
	datad => \RAM1|ALT_INV_memRAM~2268_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2269_combout\);

\RAM1|memRAM~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~431_q\);

\RAM1|memRAM~943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~943_q\);

\RAM1|memRAM~1455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1455_q\);

\RAM1|memRAM~1967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1967_q\);

\RAM1|memRAM~2270\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2270_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1967_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1455_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~943_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~431_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~431_q\,
	datab => \RAM1|ALT_INV_memRAM~943_q\,
	datac => \RAM1|ALT_INV_memRAM~1455_q\,
	datad => \RAM1|ALT_INV_memRAM~1967_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2270_combout\);

\RAM1|memRAM~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~463_q\);

\RAM1|memRAM~975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~975_q\);

\RAM1|memRAM~1487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1487_q\);

\RAM1|memRAM~1999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1999_q\);

\RAM1|memRAM~2271\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2271_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1999_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1487_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~975_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~463_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~463_q\,
	datab => \RAM1|ALT_INV_memRAM~975_q\,
	datac => \RAM1|ALT_INV_memRAM~1487_q\,
	datad => \RAM1|ALT_INV_memRAM~1999_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2271_combout\);

\RAM1|memRAM~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~495_q\);

\RAM1|memRAM~1007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1007_q\);

\RAM1|memRAM~1519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1519_q\);

\RAM1|memRAM~2031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2031_q\);

\RAM1|memRAM~2272\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2272_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2031_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1519_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1007_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~495_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~495_q\,
	datab => \RAM1|ALT_INV_memRAM~1007_q\,
	datac => \RAM1|ALT_INV_memRAM~1519_q\,
	datad => \RAM1|ALT_INV_memRAM~2031_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2272_combout\);

\RAM1|memRAM~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~527_q\);

\RAM1|memRAM~1039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1039_q\);

\RAM1|memRAM~1551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1551_q\);

\RAM1|memRAM~2063\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[8]~7_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2063_q\);

\RAM1|memRAM~2273\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2273_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2063_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1551_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1039_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~527_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~527_q\,
	datab => \RAM1|ALT_INV_memRAM~1039_q\,
	datac => \RAM1|ALT_INV_memRAM~1551_q\,
	datad => \RAM1|ALT_INV_memRAM~2063_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2273_combout\);

\RAM1|memRAM~2274\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2274_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2273_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2272_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2271_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2270_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2270_combout\,
	datab => \RAM1|ALT_INV_memRAM~2271_combout\,
	datac => \RAM1|ALT_INV_memRAM~2272_combout\,
	datad => \RAM1|ALT_INV_memRAM~2273_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2274_combout\);

\RAM1|memRAM~2275\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2275_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2274_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2269_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2264_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2259_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2259_combout\,
	datab => \RAM1|ALT_INV_memRAM~2264_combout\,
	datac => \RAM1|ALT_INV_memRAM~2269_combout\,
	datad => \RAM1|ALT_INV_memRAM~2274_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2275_combout\);

\MUX_ULA_MEM|saida_MUX[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[8]~8_combout\ = (!\decoderInstru1|OUTPUT[3]~5_combout\ & ((!\decoderInstru1|Equal9~0_combout\) # ((\RAM1|memRAM~2275_combout\)))) # (\decoderInstru1|OUTPUT[3]~5_combout\ & (((\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001111110011101000111111001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	datad => \RAM1|ALT_INV_memRAM~2275_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[8]~8_combout\);

\BANCO_REG|registrador~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[8]~8_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~302_q\);

\BANCO_REG|registrador~1102\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1102_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~302_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~302_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1102_combout\);

\BANCO_REG|saidaA[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[8]~8_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1102_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1102_combout\,
	combout => \BANCO_REG|saidaA[8]~8_combout\);

\ULA1|ULA9|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA9|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[8]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaB[8]~7_combout\,
	combout => \ULA1|ULA9|InverterOuNao|saida_MUX[0]~0_combout\);

\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~3_combout\ = ( \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((\ULA1|ULA9|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[8]~8_combout\))) ) ) # ( 
-- !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & (((\BANCO_REG|saidaA[8]~8_combout\ & \ULA1|ULA9|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & 
-- (!\ULA1|ULA8|Somador|cOut~combout\ $ (!\BANCO_REG|saidaA[8]~8_combout\ $ (\ULA1|ULA9|InverterOuNao|saida_MUX[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101101001001111110000000000000011011010010011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA8|Somador|ALT_INV_cOut~combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[8]~8_combout\,
	datac => \ULA1|ULA9|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datae => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~3_combout\);

\ULA1|ULA9|Somador|cOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA9|Somador|cOut~1_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (\BANCO_REG|saidaA[8]~8_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[8]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000001000000000100000100000000010000010000000001000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[8]~8_combout\,
	datad => \BANCO_REG|ALT_INV_saidaB[8]~7_combout\,
	combout => \ULA1|ULA9|Somador|cOut~1_combout\);

\BANCO_REG|registrador~1108\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1108_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~303_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~303_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1108_combout\);

\BANCO_REG|saidaB[9]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[9]~8_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1108_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1108_combout\,
	combout => \BANCO_REG|saidaB[9]~8_combout\);

\RAM1|memRAM~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~48_q\);

\RAM1|memRAM~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~176_q\);

\RAM1|memRAM~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~304_q\);

\RAM1|memRAM~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~432_q\);

\RAM1|memRAM~2276\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2276_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~432_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~304_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~176_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~48_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~48_q\,
	datab => \RAM1|ALT_INV_memRAM~176_q\,
	datac => \RAM1|ALT_INV_memRAM~304_q\,
	datad => \RAM1|ALT_INV_memRAM~432_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2276_combout\);

\RAM1|memRAM~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~80_q\);

\RAM1|memRAM~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~208_q\);

\RAM1|memRAM~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~336_q\);

\RAM1|memRAM~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~464_q\);

\RAM1|memRAM~2277\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2277_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~464_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~336_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~208_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~80_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~80_q\,
	datab => \RAM1|ALT_INV_memRAM~208_q\,
	datac => \RAM1|ALT_INV_memRAM~336_q\,
	datad => \RAM1|ALT_INV_memRAM~464_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2277_combout\);

\RAM1|memRAM~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~112_q\);

\RAM1|memRAM~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~240_q\);

\RAM1|memRAM~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~368_q\);

\RAM1|memRAM~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~496_q\);

\RAM1|memRAM~2278\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2278_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~496_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~368_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~240_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~112_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~112_q\,
	datab => \RAM1|ALT_INV_memRAM~240_q\,
	datac => \RAM1|ALT_INV_memRAM~368_q\,
	datad => \RAM1|ALT_INV_memRAM~496_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2278_combout\);

\RAM1|memRAM~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~144_q\);

\RAM1|memRAM~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~272_q\);

\RAM1|memRAM~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~400_q\);

\RAM1|memRAM~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~528_q\);

\RAM1|memRAM~2279\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2279_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~528_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~400_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~272_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~144_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~144_q\,
	datab => \RAM1|ALT_INV_memRAM~272_q\,
	datac => \RAM1|ALT_INV_memRAM~400_q\,
	datad => \RAM1|ALT_INV_memRAM~528_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2279_combout\);

\RAM1|memRAM~2280\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2280_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2279_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2278_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2277_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2276_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2276_combout\,
	datab => \RAM1|ALT_INV_memRAM~2277_combout\,
	datac => \RAM1|ALT_INV_memRAM~2278_combout\,
	datad => \RAM1|ALT_INV_memRAM~2279_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2280_combout\);

\RAM1|memRAM~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~560_q\);

\RAM1|memRAM~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~688_q\);

\RAM1|memRAM~816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~816_q\);

\RAM1|memRAM~944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~944_q\);

\RAM1|memRAM~2281\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2281_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~944_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~816_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~688_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~560_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~560_q\,
	datab => \RAM1|ALT_INV_memRAM~688_q\,
	datac => \RAM1|ALT_INV_memRAM~816_q\,
	datad => \RAM1|ALT_INV_memRAM~944_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2281_combout\);

\RAM1|memRAM~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~592_q\);

\RAM1|memRAM~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~720_q\);

\RAM1|memRAM~848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~848_q\);

\RAM1|memRAM~976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~976_q\);

\RAM1|memRAM~2282\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2282_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~976_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~848_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~720_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~592_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~592_q\,
	datab => \RAM1|ALT_INV_memRAM~720_q\,
	datac => \RAM1|ALT_INV_memRAM~848_q\,
	datad => \RAM1|ALT_INV_memRAM~976_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2282_combout\);

\RAM1|memRAM~624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~624_q\);

\RAM1|memRAM~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~752_q\);

\RAM1|memRAM~880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~880_q\);

\RAM1|memRAM~1008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1008_q\);

\RAM1|memRAM~2283\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2283_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1008_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~880_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~752_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~624_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~624_q\,
	datab => \RAM1|ALT_INV_memRAM~752_q\,
	datac => \RAM1|ALT_INV_memRAM~880_q\,
	datad => \RAM1|ALT_INV_memRAM~1008_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2283_combout\);

\RAM1|memRAM~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~656_q\);

\RAM1|memRAM~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~784_q\);

\RAM1|memRAM~912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~912_q\);

\RAM1|memRAM~1040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1040_q\);

\RAM1|memRAM~2284\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2284_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1040_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~912_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~784_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~656_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~656_q\,
	datab => \RAM1|ALT_INV_memRAM~784_q\,
	datac => \RAM1|ALT_INV_memRAM~912_q\,
	datad => \RAM1|ALT_INV_memRAM~1040_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2284_combout\);

\RAM1|memRAM~2285\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2285_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2284_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2283_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2282_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2281_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2281_combout\,
	datab => \RAM1|ALT_INV_memRAM~2282_combout\,
	datac => \RAM1|ALT_INV_memRAM~2283_combout\,
	datad => \RAM1|ALT_INV_memRAM~2284_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2285_combout\);

\RAM1|memRAM~1072\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1072_q\);

\RAM1|memRAM~1104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1104_q\);

\RAM1|memRAM~1136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1136_q\);

\RAM1|memRAM~1168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1168_q\);

\RAM1|memRAM~2286\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2286_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1168_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1136_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1104_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1072_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1072_q\,
	datab => \RAM1|ALT_INV_memRAM~1104_q\,
	datac => \RAM1|ALT_INV_memRAM~1136_q\,
	datad => \RAM1|ALT_INV_memRAM~1168_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2286_combout\);

\RAM1|memRAM~1200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1200_q\);

\RAM1|memRAM~1232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1232_q\);

\RAM1|memRAM~1264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1264_q\);

\RAM1|memRAM~1296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1296_q\);

\RAM1|memRAM~2287\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2287_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1296_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1264_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1232_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1200_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1200_q\,
	datab => \RAM1|ALT_INV_memRAM~1232_q\,
	datac => \RAM1|ALT_INV_memRAM~1264_q\,
	datad => \RAM1|ALT_INV_memRAM~1296_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2287_combout\);

\RAM1|memRAM~1328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1328_q\);

\RAM1|memRAM~1360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1360_q\);

\RAM1|memRAM~1392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1392_q\);

\RAM1|memRAM~1424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1424_q\);

\RAM1|memRAM~2288\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2288_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1424_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1392_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1360_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1328_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1328_q\,
	datab => \RAM1|ALT_INV_memRAM~1360_q\,
	datac => \RAM1|ALT_INV_memRAM~1392_q\,
	datad => \RAM1|ALT_INV_memRAM~1424_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2288_combout\);

\RAM1|memRAM~1456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1456_q\);

\RAM1|memRAM~1488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1488_q\);

\RAM1|memRAM~1520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1520_q\);

\RAM1|memRAM~1552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1552_q\);

\RAM1|memRAM~2289\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2289_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1552_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1520_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1488_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1456_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1456_q\,
	datab => \RAM1|ALT_INV_memRAM~1488_q\,
	datac => \RAM1|ALT_INV_memRAM~1520_q\,
	datad => \RAM1|ALT_INV_memRAM~1552_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2289_combout\);

\RAM1|memRAM~2290\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2290_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2289_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2288_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2287_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2286_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2286_combout\,
	datab => \RAM1|ALT_INV_memRAM~2287_combout\,
	datac => \RAM1|ALT_INV_memRAM~2288_combout\,
	datad => \RAM1|ALT_INV_memRAM~2289_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2290_combout\);

\RAM1|memRAM~1584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1584_q\);

\RAM1|memRAM~1712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1712_q\);

\RAM1|memRAM~1840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1840_q\);

\RAM1|memRAM~1968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1968_q\);

\RAM1|memRAM~2291\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2291_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1968_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1840_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1712_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1584_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1584_q\,
	datab => \RAM1|ALT_INV_memRAM~1712_q\,
	datac => \RAM1|ALT_INV_memRAM~1840_q\,
	datad => \RAM1|ALT_INV_memRAM~1968_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2291_combout\);

\RAM1|memRAM~1616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1616_q\);

\RAM1|memRAM~1744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1744_q\);

\RAM1|memRAM~1872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1872_q\);

\RAM1|memRAM~2000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2000_q\);

\RAM1|memRAM~2292\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2292_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2000_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1872_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1744_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1616_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1616_q\,
	datab => \RAM1|ALT_INV_memRAM~1744_q\,
	datac => \RAM1|ALT_INV_memRAM~1872_q\,
	datad => \RAM1|ALT_INV_memRAM~2000_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2292_combout\);

\RAM1|memRAM~1648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1648_q\);

\RAM1|memRAM~1776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1776_q\);

\RAM1|memRAM~1904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1904_q\);

\RAM1|memRAM~2032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2032_q\);

\RAM1|memRAM~2293\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2293_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2032_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1904_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1776_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1648_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1648_q\,
	datab => \RAM1|ALT_INV_memRAM~1776_q\,
	datac => \RAM1|ALT_INV_memRAM~1904_q\,
	datad => \RAM1|ALT_INV_memRAM~2032_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2293_combout\);

\RAM1|memRAM~1680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1680_q\);

\RAM1|memRAM~1808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1808_q\);

\RAM1|memRAM~1936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1936_q\);

\RAM1|memRAM~2064\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[9]~8_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2064_q\);

\RAM1|memRAM~2294\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2294_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2064_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1936_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1808_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1680_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1680_q\,
	datab => \RAM1|ALT_INV_memRAM~1808_q\,
	datac => \RAM1|ALT_INV_memRAM~1936_q\,
	datad => \RAM1|ALT_INV_memRAM~2064_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2294_combout\);

\RAM1|memRAM~2295\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2295_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2294_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2293_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2292_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2291_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2291_combout\,
	datab => \RAM1|ALT_INV_memRAM~2292_combout\,
	datac => \RAM1|ALT_INV_memRAM~2293_combout\,
	datad => \RAM1|ALT_INV_memRAM~2294_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2295_combout\);

\RAM1|memRAM~2296\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2296_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2295_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2290_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2285_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2280_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2280_combout\,
	datab => \RAM1|ALT_INV_memRAM~2285_combout\,
	datac => \RAM1|ALT_INV_memRAM~2290_combout\,
	datad => \RAM1|ALT_INV_memRAM~2295_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2296_combout\);

\MUX_ULA_MEM|saida_MUX[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[9]~9_combout\ = (!\decoderInstru1|OUTPUT[3]~5_combout\ & ((!\decoderInstru1|Equal9~0_combout\) # ((\RAM1|memRAM~2296_combout\)))) # (\decoderInstru1|OUTPUT[3]~5_combout\ & (((\ULA1|ULA10|MuxOperacao|MUX_OUT[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001111110011101000111111001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA10|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	datad => \RAM1|ALT_INV_memRAM~2296_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[9]~9_combout\);

\BANCO_REG|registrador~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[9]~9_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~303_q\);

\BANCO_REG|registrador~1107\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1107_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~303_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~303_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1107_combout\);

\BANCO_REG|saidaA[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[9]~9_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1107_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1107_combout\,
	combout => \BANCO_REG|saidaA[9]~9_combout\);

\ULA1|ULA10|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[9]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaB[9]~8_combout\,
	combout => \ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\);

\ULA1|ULA10|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA10|MuxOperacao|MUX_OUT[0]~0_combout\ = ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (\ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[9]~9_combout\) ) ) ) # ( 
-- \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( !\BANCO_REG|saidaA[9]~9_combout\ $ (!\ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\ $ (((\ULA1|ULA9|Somador|cOut~1_combout\) # 
-- (\ULA1|ULA9|Somador|cOut~0_combout\)))) ) ) ) # ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (\BANCO_REG|saidaA[9]~9_combout\ & \ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111011110001000011100001111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA9|Somador|ALT_INV_cOut~0_combout\,
	datab => \ULA1|ULA9|Somador|ALT_INV_cOut~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[9]~9_combout\,
	datad => \ULA1|ULA10|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA10|MuxOperacao|MUX_OUT[0]~0_combout\);

\BANCO_REG|registrador~1113\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1113_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~304_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~304_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1113_combout\);

\BANCO_REG|saidaB[10]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[10]~9_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1113_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1113_combout\,
	combout => \BANCO_REG|saidaB[10]~9_combout\);

\RAM1|memRAM~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~49_q\);

\RAM1|memRAM~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~561_q\);

\RAM1|memRAM~1073\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1073_q\);

\RAM1|memRAM~1585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1585_q\);

\RAM1|memRAM~2297\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2297_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1585_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1073_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~561_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~49_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~49_q\,
	datab => \RAM1|ALT_INV_memRAM~561_q\,
	datac => \RAM1|ALT_INV_memRAM~1073_q\,
	datad => \RAM1|ALT_INV_memRAM~1585_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2297_combout\);

\RAM1|memRAM~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~177_q\);

\RAM1|memRAM~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~689_q\);

\RAM1|memRAM~1201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1201_q\);

\RAM1|memRAM~1713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1713_q\);

\RAM1|memRAM~2298\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2298_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1713_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1201_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~689_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~177_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~177_q\,
	datab => \RAM1|ALT_INV_memRAM~689_q\,
	datac => \RAM1|ALT_INV_memRAM~1201_q\,
	datad => \RAM1|ALT_INV_memRAM~1713_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2298_combout\);

\RAM1|memRAM~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~305_q\);

\RAM1|memRAM~817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~817_q\);

\RAM1|memRAM~1329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1329_q\);

\RAM1|memRAM~1841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1841_q\);

\RAM1|memRAM~2299\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2299_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1841_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1329_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~817_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~305_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~305_q\,
	datab => \RAM1|ALT_INV_memRAM~817_q\,
	datac => \RAM1|ALT_INV_memRAM~1329_q\,
	datad => \RAM1|ALT_INV_memRAM~1841_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2299_combout\);

\RAM1|memRAM~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~433_q\);

\RAM1|memRAM~945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~945_q\);

\RAM1|memRAM~1457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1457_q\);

\RAM1|memRAM~1969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1969_q\);

\RAM1|memRAM~2300\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2300_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1969_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1457_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~945_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~433_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~433_q\,
	datab => \RAM1|ALT_INV_memRAM~945_q\,
	datac => \RAM1|ALT_INV_memRAM~1457_q\,
	datad => \RAM1|ALT_INV_memRAM~1969_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2300_combout\);

\RAM1|memRAM~2301\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2301_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2300_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2299_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2298_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2297_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2297_combout\,
	datab => \RAM1|ALT_INV_memRAM~2298_combout\,
	datac => \RAM1|ALT_INV_memRAM~2299_combout\,
	datad => \RAM1|ALT_INV_memRAM~2300_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2301_combout\);

\RAM1|memRAM~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~81_q\);

\RAM1|memRAM~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~593_q\);

\RAM1|memRAM~1105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1105_q\);

\RAM1|memRAM~1617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1617_q\);

\RAM1|memRAM~2302\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2302_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1617_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1105_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~593_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~81_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~81_q\,
	datab => \RAM1|ALT_INV_memRAM~593_q\,
	datac => \RAM1|ALT_INV_memRAM~1105_q\,
	datad => \RAM1|ALT_INV_memRAM~1617_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2302_combout\);

\RAM1|memRAM~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~209_q\);

\RAM1|memRAM~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~721_q\);

\RAM1|memRAM~1233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1233_q\);

\RAM1|memRAM~1745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1745_q\);

\RAM1|memRAM~2303\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2303_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1745_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1233_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~721_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~209_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~209_q\,
	datab => \RAM1|ALT_INV_memRAM~721_q\,
	datac => \RAM1|ALT_INV_memRAM~1233_q\,
	datad => \RAM1|ALT_INV_memRAM~1745_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2303_combout\);

\RAM1|memRAM~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~337_q\);

\RAM1|memRAM~849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~849_q\);

\RAM1|memRAM~1361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1361_q\);

\RAM1|memRAM~1873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1873_q\);

\RAM1|memRAM~2304\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2304_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1873_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1361_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~849_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~337_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~337_q\,
	datab => \RAM1|ALT_INV_memRAM~849_q\,
	datac => \RAM1|ALT_INV_memRAM~1361_q\,
	datad => \RAM1|ALT_INV_memRAM~1873_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2304_combout\);

\RAM1|memRAM~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~465_q\);

\RAM1|memRAM~977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~977_q\);

\RAM1|memRAM~1489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1489_q\);

\RAM1|memRAM~2001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2001_q\);

\RAM1|memRAM~2305\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2305_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2001_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1489_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~977_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~465_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~465_q\,
	datab => \RAM1|ALT_INV_memRAM~977_q\,
	datac => \RAM1|ALT_INV_memRAM~1489_q\,
	datad => \RAM1|ALT_INV_memRAM~2001_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2305_combout\);

\RAM1|memRAM~2306\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2306_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2305_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2304_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2303_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2302_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2302_combout\,
	datab => \RAM1|ALT_INV_memRAM~2303_combout\,
	datac => \RAM1|ALT_INV_memRAM~2304_combout\,
	datad => \RAM1|ALT_INV_memRAM~2305_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2306_combout\);

\RAM1|memRAM~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~113_q\);

\RAM1|memRAM~625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~625_q\);

\RAM1|memRAM~1137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1137_q\);

\RAM1|memRAM~1649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1649_q\);

\RAM1|memRAM~2307\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2307_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1649_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1137_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~625_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~113_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~113_q\,
	datab => \RAM1|ALT_INV_memRAM~625_q\,
	datac => \RAM1|ALT_INV_memRAM~1137_q\,
	datad => \RAM1|ALT_INV_memRAM~1649_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2307_combout\);

\RAM1|memRAM~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~241_q\);

\RAM1|memRAM~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~753_q\);

\RAM1|memRAM~1265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1265_q\);

\RAM1|memRAM~1777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1777_q\);

\RAM1|memRAM~2308\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2308_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1777_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1265_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~753_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~241_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~241_q\,
	datab => \RAM1|ALT_INV_memRAM~753_q\,
	datac => \RAM1|ALT_INV_memRAM~1265_q\,
	datad => \RAM1|ALT_INV_memRAM~1777_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2308_combout\);

\RAM1|memRAM~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~369_q\);

\RAM1|memRAM~881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~881_q\);

\RAM1|memRAM~1393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1393_q\);

\RAM1|memRAM~1905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1905_q\);

\RAM1|memRAM~2309\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2309_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1905_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1393_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~881_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~369_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~369_q\,
	datab => \RAM1|ALT_INV_memRAM~881_q\,
	datac => \RAM1|ALT_INV_memRAM~1393_q\,
	datad => \RAM1|ALT_INV_memRAM~1905_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2309_combout\);

\RAM1|memRAM~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~497_q\);

\RAM1|memRAM~1009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1009_q\);

\RAM1|memRAM~1521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1521_q\);

\RAM1|memRAM~2033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2033_q\);

\RAM1|memRAM~2310\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2310_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2033_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1521_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1009_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~497_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~497_q\,
	datab => \RAM1|ALT_INV_memRAM~1009_q\,
	datac => \RAM1|ALT_INV_memRAM~1521_q\,
	datad => \RAM1|ALT_INV_memRAM~2033_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2310_combout\);

\RAM1|memRAM~2311\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2311_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2310_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2309_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2308_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2307_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2307_combout\,
	datab => \RAM1|ALT_INV_memRAM~2308_combout\,
	datac => \RAM1|ALT_INV_memRAM~2309_combout\,
	datad => \RAM1|ALT_INV_memRAM~2310_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2311_combout\);

\RAM1|memRAM~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~145_q\);

\RAM1|memRAM~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~273_q\);

\RAM1|memRAM~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~401_q\);

\RAM1|memRAM~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~529_q\);

\RAM1|memRAM~2312\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2312_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~529_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~401_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~273_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~145_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~145_q\,
	datab => \RAM1|ALT_INV_memRAM~273_q\,
	datac => \RAM1|ALT_INV_memRAM~401_q\,
	datad => \RAM1|ALT_INV_memRAM~529_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2312_combout\);

\RAM1|memRAM~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~657_q\);

\RAM1|memRAM~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~785_q\);

\RAM1|memRAM~913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~913_q\);

\RAM1|memRAM~1041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1041_q\);

\RAM1|memRAM~2313\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2313_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1041_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~913_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~785_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~657_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~657_q\,
	datab => \RAM1|ALT_INV_memRAM~785_q\,
	datac => \RAM1|ALT_INV_memRAM~913_q\,
	datad => \RAM1|ALT_INV_memRAM~1041_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2313_combout\);

\RAM1|memRAM~1169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1169_q\);

\RAM1|memRAM~1297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1297_q\);

\RAM1|memRAM~1425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1425_q\);

\RAM1|memRAM~1553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1553_q\);

\RAM1|memRAM~2314\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2314_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1553_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1425_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1297_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1169_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1169_q\,
	datab => \RAM1|ALT_INV_memRAM~1297_q\,
	datac => \RAM1|ALT_INV_memRAM~1425_q\,
	datad => \RAM1|ALT_INV_memRAM~1553_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2314_combout\);

\RAM1|memRAM~1681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1681_q\);

\RAM1|memRAM~1809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1809_q\);

\RAM1|memRAM~1937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1937_q\);

\RAM1|memRAM~2065\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[10]~9_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2065_q\);

\RAM1|memRAM~2315\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2315_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2065_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1937_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1809_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1681_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1681_q\,
	datab => \RAM1|ALT_INV_memRAM~1809_q\,
	datac => \RAM1|ALT_INV_memRAM~1937_q\,
	datad => \RAM1|ALT_INV_memRAM~2065_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2315_combout\);

\RAM1|memRAM~2316\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2316_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2315_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2314_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2313_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2312_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2312_combout\,
	datab => \RAM1|ALT_INV_memRAM~2313_combout\,
	datac => \RAM1|ALT_INV_memRAM~2314_combout\,
	datad => \RAM1|ALT_INV_memRAM~2315_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2316_combout\);

\RAM1|memRAM~2317\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2317_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2316_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2311_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2306_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2301_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2301_combout\,
	datab => \RAM1|ALT_INV_memRAM~2306_combout\,
	datac => \RAM1|ALT_INV_memRAM~2311_combout\,
	datad => \RAM1|ALT_INV_memRAM~2316_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2317_combout\);

\MUX_ULA_MEM|saida_MUX[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[10]~10_combout\ = (!\decoderInstru1|OUTPUT[3]~5_combout\ & ((!\decoderInstru1|Equal9~0_combout\) # ((\RAM1|memRAM~2317_combout\)))) # (\decoderInstru1|OUTPUT[3]~5_combout\ & (((\ULA1|ULA11|MuxOperacao|MUX_OUT[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001111110011101000111111001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	datad => \RAM1|ALT_INV_memRAM~2317_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[10]~10_combout\);

\BANCO_REG|registrador~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[10]~10_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~304_q\);

\BANCO_REG|registrador~1112\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1112_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~304_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~304_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1112_combout\);

\BANCO_REG|saidaA[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[10]~10_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1112_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1112_combout\,
	combout => \BANCO_REG|saidaA[10]~10_combout\);

\ULA1|ULA11|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[10]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaB[10]~9_combout\,
	combout => \ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\);

\ULA1|ULA11|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA11|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \BANCO_REG|saidaA[9]~9_combout\ & ( \ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ((!\BANCO_REG|saidaA[10]~10_combout\ & 
-- (!\ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\ & \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\BANCO_REG|saidaA[10]~10_combout\ & (\ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & 
-- (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((\ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[10]~10_combout\)))) ) ) ) # ( !\BANCO_REG|saidaA[9]~9_combout\ & ( \ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\ & ( 
-- (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ((!\BANCO_REG|saidaA[10]~10_combout\ & (!\ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\ & \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\BANCO_REG|saidaA[10]~10_combout\ & 
-- (\ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((\ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[10]~10_combout\)))) ) ) ) # 
-- ( \BANCO_REG|saidaA[9]~9_combout\ & ( !\ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ((!\BANCO_REG|saidaA[10]~10_combout\ & (!\ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\ & 
-- \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\BANCO_REG|saidaA[10]~10_combout\ & (\ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & 
-- ((\ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[10]~10_combout\)))) ) ) ) # ( !\BANCO_REG|saidaA[9]~9_combout\ & ( !\ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\BANCO_REG|saidaA[10]~10_combout\ & 
-- (\ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\ & (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ $ (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\)))) # (\BANCO_REG|saidaA[10]~10_combout\ & (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ $ 
-- (((!\ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\ & !\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011001110000000110010111000000011001011100000001100101110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[10]~10_combout\,
	datab => \ULA1|ULA11|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	datae => \BANCO_REG|ALT_INV_saidaA[9]~9_combout\,
	dataf => \ULA1|ULA10|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA11|MuxOperacao|MUX_OUT[0]~1_combout\);

\ULA1|ULA11|MuxOperacao|MUX_OUT[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA11|MuxOperacao|MUX_OUT[0]~2_combout\ = !\BANCO_REG|saidaA[9]~9_combout\ $ (\ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100110011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[9]~9_combout\,
	datab => \ULA1|ULA10|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA11|MuxOperacao|MUX_OUT[0]~2_combout\);

\ULA1|ULA11|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA11|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \ULA1|ULA11|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA11|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\) # (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\) ) ) ) # 
-- ( \ULA1|ULA11|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA11|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\) # ((!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & ((\ULA1|ULA9|Somador|cOut~1_combout\) # 
-- (\ULA1|ULA9|Somador|cOut~0_combout\)))) ) ) ) # ( !\ULA1|ULA11|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA11|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ & 
-- (!\ULA1|ULA9|Somador|cOut~0_combout\ & !\ULA1|ULA9|Somador|cOut~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000101011101110111000000000000000001110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	datac => \ULA1|ULA9|Somador|ALT_INV_cOut~0_combout\,
	datad => \ULA1|ULA9|Somador|ALT_INV_cOut~1_combout\,
	datae => \ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA11|MuxOperacao|MUX_OUT[0]~0_combout\);

\ULA1|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~0_combout\ = (!\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~0_combout\ & (!\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datab => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datac => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \ULA1|Equal0~0_combout\);

\ULA1|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~1_combout\ = (!\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & (!\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & (!\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & \ULA1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datab => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \ULA1|ALT_INV_Equal0~0_combout\,
	combout => \ULA1|Equal0~1_combout\);

\ULA1|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~2_combout\ = ( \ULA1|Equal0~1_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~3_combout\ & (!\ULA1|ULA10|MuxOperacao|MUX_OUT[0]~0_combout\ & (!\ULA1|ULA11|MuxOperacao|MUX_OUT[0]~0_combout\ & !\ULA1|ULA12|MuxOperacao|MUX_OUT[0]~0_combout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\,
	datab => \ULA1|ULA10|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA12|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ALT_INV_Equal0~1_combout\,
	combout => \ULA1|Equal0~2_combout\);

\ULA1|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~3_combout\ = (!\ULA1|ULA13|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA14|MuxOperacao|MUX_OUT[0]~0_combout\ & (!\ULA1|ULA15|MuxOperacao|MUX_OUT[0]~0_combout\ & \ULA1|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA13|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA15|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ALT_INV_Equal0~2_combout\,
	combout => \ULA1|Equal0~3_combout\);

\ULA1|Equal0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~11_combout\ = ( !\ULA1|ULA24|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA20|MuxOperacao|MUX_OUT[0]~0_combout\ & ( (!\ULA1|ULA16|MuxOperacao|MUX_OUT[0]~0_combout\ & (!\ULA1|ULA17|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- (!\ULA1|ULA18|MuxOperacao|MUX_OUT[0]~1_combout\ & \ULA1|Equal0~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datab => \ULA1|ULA17|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \ULA1|ULA18|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \ULA1|ALT_INV_Equal0~3_combout\,
	datae => \ULA1|ULA24|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA20|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \ULA1|Equal0~11_combout\);

\ULA1|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~4_combout\ = ( \ULA1|Equal0~10_combout\ & ( \ULA1|Equal0~11_combout\ & ( (!\ULA1|ULA23|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA22|MuxOperacao|MUX_OUT[0]~0_combout\ & ((!\ULA1|ULA24|Somador|cOut~0_combout\) # 
-- (\ULA1|Equal0~9_combout\)))) ) ) ) # ( !\ULA1|Equal0~10_combout\ & ( \ULA1|Equal0~11_combout\ & ( (!\ULA1|ULA23|MuxOperacao|MUX_OUT[0]~1_combout\ & (\ULA1|ULA24|Somador|cOut~0_combout\ & (!\ULA1|ULA22|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- \ULA1|Equal0~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000001000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA23|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA24|Somador|ALT_INV_cOut~0_combout\,
	datac => \ULA1|ULA22|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ALT_INV_Equal0~9_combout\,
	datae => \ULA1|ALT_INV_Equal0~10_combout\,
	dataf => \ULA1|ALT_INV_Equal0~11_combout\,
	combout => \ULA1|Equal0~4_combout\);

\ULA1|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~5_combout\ = (!\ULA1|ULA26|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA27|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA28|MuxOperacao|MUX_OUT[0]~1_combout\ & \ULA1|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA27|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datac => \ULA1|ULA28|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \ULA1|ALT_INV_Equal0~4_combout\,
	combout => \ULA1|Equal0~5_combout\);

\ULA1|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~6_combout\ = ( !\ULA1|ULA31|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|Equal0~5_combout\ & ( (!\ULA1|ULA29|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA30|MuxOperacao|MUX_OUT[0]~0_combout\ & ((!\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\) 
-- # (!\ULA1|ULA31|Somador|saida~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA29|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datac => \ULA1|ULA30|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA31|Somador|ALT_INV_saida~combout\,
	datae => \ULA1|ULA31|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ALT_INV_Equal0~5_combout\,
	combout => \ULA1|Equal0~6_combout\);

\Somador1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~13_sumout\ = SUM(( \PC_REG|DOUT\(7) ) + ( GND ) + ( \Somador1|Add0~18\ ))
-- \Somador1|Add0~14\ = CARRY(( \PC_REG|DOUT\(7) ) + ( GND ) + ( \Somador1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(7),
	cin => \Somador1|Add0~18\,
	sumout => \Somador1|Add0~13_sumout\,
	cout => \Somador1|Add0~14\);

\Somador2|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~13_sumout\ = SUM(( (!\PC_REG|DOUT\(7) & \ROM1|memROM~12_combout\) ) + ( \Somador1|Add0~13_sumout\ ) + ( \Somador2|Add0~18\ ))
-- \Somador2|Add0~14\ = CARRY(( (!\PC_REG|DOUT\(7) & \ROM1|memROM~12_combout\) ) + ( \Somador1|Add0~13_sumout\ ) + ( \Somador2|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datad => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \Somador1|ALT_INV_Add0~13_sumout\,
	cin => \Somador2|Add0~18\,
	sumout => \Somador2|Add0~13_sumout\,
	cout => \Somador2|Add0~14\);

\MUX_NEXT_PC|saida_MUX[7]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[7]~47_combout\ = ( !\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ( (((\ROM1|memROM~13_combout\))) ) ) # ( \decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ( (!\ULA1|Equal0~7_combout\ & ((((\Somador1|Add0~13_sumout\))))) # 
-- (\ULA1|Equal0~7_combout\ & ((!\ULA1|Equal0~6_combout\ & (((\Somador1|Add0~13_sumout\)))) # (\ULA1|Equal0~6_combout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\ & ((\Somador1|Add0~13_sumout\))) # (\decoderInstru1|OUTPUT[2]~4_combout\ & 
-- (\Somador2|Add0~13_sumout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000000000000000100001111000011111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Equal0~7_combout\,
	datab => \ULA1|ALT_INV_Equal0~6_combout\,
	datac => \Somador2|ALT_INV_Add0~13_sumout\,
	datad => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datae => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	dataf => \Somador1|ALT_INV_Add0~13_sumout\,
	datag => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \MUX_NEXT_PC|saida_MUX[7]~47_combout\);

\PC_REG|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[7]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(7));

\decoderInstru1|OUTPUT[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \decoderInstru1|OUTPUT[4]~0_combout\ = ( \ROM1|memROM~0_combout\ & ( (!\PC_REG|DOUT\(7) & (!\PC_REG|DOUT\(6) & \ROM1|memROM~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000100000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \PC_REG|ALT_INV_DOUT\(6),
	datad => \ROM1|ALT_INV_memROM~1_combout\,
	datae => \ROM1|ALT_INV_memROM~0_combout\,
	combout => \decoderInstru1|OUTPUT[4]~0_combout\);

\BANCO_REG|registrador~1218\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1218_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~325_q\ & \BANCO_REG|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~325_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1218_combout\);

\BANCO_REG|saidaB[31]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[31]~30_combout\ = (\BANCO_REG|registrador~1218_combout\ & \BANCO_REG|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_registrador~1218_combout\,
	datab => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	combout => \BANCO_REG|saidaB[31]~30_combout\);

\ULA1|ULA32|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA32|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\BANCO_REG|saidaB[31]~30_combout\ $ (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \BANCO_REG|ALT_INV_saidaB[31]~30_combout\,
	datac => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	combout => \ULA1|ULA32|InverterOuNao|saida_MUX[0]~0_combout\);

\ULA1|ULA32|Somador|saida~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA32|Somador|saida~0_combout\ = !\BANCO_REG|saidaA[31]~31_combout\ $ (!\ULA1|ULA32|InverterOuNao|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[31]~31_combout\,
	datab => \ULA1|ULA32|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA32|Somador|saida~0_combout\);

\ULA1|ULA32|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA32|MuxOperacao|MUX_OUT[0]~0_combout\ = (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ & ((!\BANCO_REG|saidaA[31]~31_combout\ & (\ULA1|ULA32|InverterOuNao|saida_MUX[0]~0_combout\ & \ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\)) # 
-- (\BANCO_REG|saidaA[31]~31_combout\ & ((\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\) # (\ULA1|ULA32|InverterOuNao|saida_MUX[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001110000000100000111000000010000011100000001000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[31]~31_combout\,
	datab => \ULA1|ULA32|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \ULA1|ULA32|MuxOperacao|MUX_OUT[0]~0_combout\);

\RAM1|memRAM~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~70_q\);

\RAM1|memRAM~582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~582_q\);

\RAM1|memRAM~1094\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1094_q\);

\RAM1|memRAM~1606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1606_q\);

\RAM1|memRAM~2738\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2738_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1606_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1094_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~582_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~70_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~70_q\,
	datab => \RAM1|ALT_INV_memRAM~582_q\,
	datac => \RAM1|ALT_INV_memRAM~1094_q\,
	datad => \RAM1|ALT_INV_memRAM~1606_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2738_combout\);

\RAM1|memRAM~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~198_q\);

\RAM1|memRAM~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~710_q\);

\RAM1|memRAM~1222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1222_q\);

\RAM1|memRAM~1734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1734_q\);

\RAM1|memRAM~2739\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2739_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1734_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1222_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~710_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~198_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~198_q\,
	datab => \RAM1|ALT_INV_memRAM~710_q\,
	datac => \RAM1|ALT_INV_memRAM~1222_q\,
	datad => \RAM1|ALT_INV_memRAM~1734_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2739_combout\);

\RAM1|memRAM~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~326_q\);

\RAM1|memRAM~838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~838_q\);

\RAM1|memRAM~1350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1350_q\);

\RAM1|memRAM~1862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1862_q\);

\RAM1|memRAM~2740\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2740_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1862_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1350_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~838_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~326_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~326_q\,
	datab => \RAM1|ALT_INV_memRAM~838_q\,
	datac => \RAM1|ALT_INV_memRAM~1350_q\,
	datad => \RAM1|ALT_INV_memRAM~1862_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2740_combout\);

\RAM1|memRAM~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~454_q\);

\RAM1|memRAM~966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~966_q\);

\RAM1|memRAM~1478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1478_q\);

\RAM1|memRAM~1990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1990_q\);

\RAM1|memRAM~2741\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2741_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1990_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1478_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~966_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~454_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~454_q\,
	datab => \RAM1|ALT_INV_memRAM~966_q\,
	datac => \RAM1|ALT_INV_memRAM~1478_q\,
	datad => \RAM1|ALT_INV_memRAM~1990_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2741_combout\);

\RAM1|memRAM~2742\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2742_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2741_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2740_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2739_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2738_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2738_combout\,
	datab => \RAM1|ALT_INV_memRAM~2739_combout\,
	datac => \RAM1|ALT_INV_memRAM~2740_combout\,
	datad => \RAM1|ALT_INV_memRAM~2741_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2742_combout\);

\RAM1|memRAM~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~102_q\);

\RAM1|memRAM~614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~614_q\);

\RAM1|memRAM~1126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1126_q\);

\RAM1|memRAM~1638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1638_q\);

\RAM1|memRAM~2743\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2743_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1638_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1126_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~614_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~102_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~102_q\,
	datab => \RAM1|ALT_INV_memRAM~614_q\,
	datac => \RAM1|ALT_INV_memRAM~1126_q\,
	datad => \RAM1|ALT_INV_memRAM~1638_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2743_combout\);

\RAM1|memRAM~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~230_q\);

\RAM1|memRAM~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~742_q\);

\RAM1|memRAM~1254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1254_q\);

\RAM1|memRAM~1766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1766_q\);

\RAM1|memRAM~2744\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2744_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1766_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1254_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~742_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~230_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~230_q\,
	datab => \RAM1|ALT_INV_memRAM~742_q\,
	datac => \RAM1|ALT_INV_memRAM~1254_q\,
	datad => \RAM1|ALT_INV_memRAM~1766_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2744_combout\);

\RAM1|memRAM~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~358_q\);

\RAM1|memRAM~870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~870_q\);

\RAM1|memRAM~1382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1382_q\);

\RAM1|memRAM~1894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1894_q\);

\RAM1|memRAM~2745\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2745_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1894_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1382_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~870_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~358_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~358_q\,
	datab => \RAM1|ALT_INV_memRAM~870_q\,
	datac => \RAM1|ALT_INV_memRAM~1382_q\,
	datad => \RAM1|ALT_INV_memRAM~1894_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2745_combout\);

\RAM1|memRAM~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~486_q\);

\RAM1|memRAM~998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~998_q\);

\RAM1|memRAM~1510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1510_q\);

\RAM1|memRAM~2022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2022_q\);

\RAM1|memRAM~2746\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2746_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2022_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1510_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~998_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~486_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~486_q\,
	datab => \RAM1|ALT_INV_memRAM~998_q\,
	datac => \RAM1|ALT_INV_memRAM~1510_q\,
	datad => \RAM1|ALT_INV_memRAM~2022_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2746_combout\);

\RAM1|memRAM~2747\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2747_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2746_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2745_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2744_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2743_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2743_combout\,
	datab => \RAM1|ALT_INV_memRAM~2744_combout\,
	datac => \RAM1|ALT_INV_memRAM~2745_combout\,
	datad => \RAM1|ALT_INV_memRAM~2746_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2747_combout\);

\RAM1|memRAM~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~134_q\);

\RAM1|memRAM~646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~646_q\);

\RAM1|memRAM~1158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1158_q\);

\RAM1|memRAM~1670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1670_q\);

\RAM1|memRAM~2748\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2748_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1670_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1158_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~646_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~134_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~134_q\,
	datab => \RAM1|ALT_INV_memRAM~646_q\,
	datac => \RAM1|ALT_INV_memRAM~1158_q\,
	datad => \RAM1|ALT_INV_memRAM~1670_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2748_combout\);

\RAM1|memRAM~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~262_q\);

\RAM1|memRAM~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~774_q\);

\RAM1|memRAM~1286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1286_q\);

\RAM1|memRAM~1798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1798_q\);

\RAM1|memRAM~2749\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2749_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1798_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1286_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~774_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~262_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~262_q\,
	datab => \RAM1|ALT_INV_memRAM~774_q\,
	datac => \RAM1|ALT_INV_memRAM~1286_q\,
	datad => \RAM1|ALT_INV_memRAM~1798_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2749_combout\);

\RAM1|memRAM~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~390_q\);

\RAM1|memRAM~902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~902_q\);

\RAM1|memRAM~1414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1414_q\);

\RAM1|memRAM~1926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1926_q\);

\RAM1|memRAM~2750\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2750_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1926_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1414_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~902_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~390_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~390_q\,
	datab => \RAM1|ALT_INV_memRAM~902_q\,
	datac => \RAM1|ALT_INV_memRAM~1414_q\,
	datad => \RAM1|ALT_INV_memRAM~1926_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2750_combout\);

\RAM1|memRAM~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~518_q\);

\RAM1|memRAM~1030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1030_q\);

\RAM1|memRAM~1542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1542_q\);

\RAM1|memRAM~2054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2054_q\);

\RAM1|memRAM~2751\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2751_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2054_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ 
-- & ( \RAM1|memRAM~1542_q\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~1030_q\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~518_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~518_q\,
	datab => \RAM1|ALT_INV_memRAM~1030_q\,
	datac => \RAM1|ALT_INV_memRAM~1542_q\,
	datad => \RAM1|ALT_INV_memRAM~2054_q\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2751_combout\);

\RAM1|memRAM~2752\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2752_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2751_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2750_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2749_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2748_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2748_combout\,
	datab => \RAM1|ALT_INV_memRAM~2749_combout\,
	datac => \RAM1|ALT_INV_memRAM~2750_combout\,
	datad => \RAM1|ALT_INV_memRAM~2751_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2752_combout\);

\RAM1|memRAM~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~166_q\);

\RAM1|memRAM~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~294_q\);

\RAM1|memRAM~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~422_q\);

\RAM1|memRAM~550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~550_q\);

\RAM1|memRAM~2753\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2753_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~550_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~422_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~294_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~166_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~166_q\,
	datab => \RAM1|ALT_INV_memRAM~294_q\,
	datac => \RAM1|ALT_INV_memRAM~422_q\,
	datad => \RAM1|ALT_INV_memRAM~550_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2753_combout\);

\RAM1|memRAM~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~678_q\);

\RAM1|memRAM~806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~806_q\);

\RAM1|memRAM~934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~934_q\);

\RAM1|memRAM~1062\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1062_q\);

\RAM1|memRAM~2754\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2754_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1062_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~934_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~806_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~678_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~678_q\,
	datab => \RAM1|ALT_INV_memRAM~806_q\,
	datac => \RAM1|ALT_INV_memRAM~934_q\,
	datad => \RAM1|ALT_INV_memRAM~1062_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2754_combout\);

\RAM1|memRAM~1190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1190_q\);

\RAM1|memRAM~1318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1318_q\);

\RAM1|memRAM~1446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1446_q\);

\RAM1|memRAM~1574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1574_q\);

\RAM1|memRAM~2755\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2755_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1574_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1446_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1318_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1190_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1190_q\,
	datab => \RAM1|ALT_INV_memRAM~1318_q\,
	datac => \RAM1|ALT_INV_memRAM~1446_q\,
	datad => \RAM1|ALT_INV_memRAM~1574_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2755_combout\);

\RAM1|memRAM~1702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1702_q\);

\RAM1|memRAM~1830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1830_q\);

\RAM1|memRAM~1958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1958_q\);

\RAM1|memRAM~2086\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[31]~30_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2086_q\);

\RAM1|memRAM~2756\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2756_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2086_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1958_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1830_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1702_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1702_q\,
	datab => \RAM1|ALT_INV_memRAM~1830_q\,
	datac => \RAM1|ALT_INV_memRAM~1958_q\,
	datad => \RAM1|ALT_INV_memRAM~2086_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2756_combout\);

\RAM1|memRAM~2757\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2757_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2756_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2755_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2754_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2753_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2753_combout\,
	datab => \RAM1|ALT_INV_memRAM~2754_combout\,
	datac => \RAM1|ALT_INV_memRAM~2755_combout\,
	datad => \RAM1|ALT_INV_memRAM~2756_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2757_combout\);

\RAM1|memRAM~2758\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2758_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2757_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2752_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2747_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2742_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2742_combout\,
	datab => \RAM1|ALT_INV_memRAM~2747_combout\,
	datac => \RAM1|ALT_INV_memRAM~2752_combout\,
	datad => \RAM1|ALT_INV_memRAM~2757_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2758_combout\);

\MUX_ULA_MEM|saida_MUX[31]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[31]~34_combout\ = (\decoderInstru1|Equal9~0_combout\ & !\RAM1|memRAM~2758_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \RAM1|ALT_INV_memRAM~2758_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[31]~34_combout\);

\MUX_ULA_MEM|saida_MUX[31]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[31]~35_combout\ = ( \decoderInstru1|OUTPUT[3]~5_combout\ & ( \MUX_ULA_MEM|saida_MUX[31]~34_combout\ & ( ((\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA31|Somador|cOut~combout\ $ (\ULA1|ULA32|Somador|saida~0_combout\)))) 
-- # (\ULA1|ULA32|MuxOperacao|MUX_OUT[0]~0_combout\) ) ) ) # ( \decoderInstru1|OUTPUT[3]~5_combout\ & ( !\MUX_ULA_MEM|saida_MUX[31]~34_combout\ & ( ((\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA31|Somador|cOut~combout\ $ 
-- (\ULA1|ULA32|Somador|saida~0_combout\)))) # (\ULA1|ULA32|MuxOperacao|MUX_OUT[0]~0_combout\) ) ) ) # ( !\decoderInstru1|OUTPUT[3]~5_combout\ & ( !\MUX_ULA_MEM|saida_MUX[31]~34_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111001000011111111100000000000000000010000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA31|Somador|ALT_INV_cOut~combout\,
	datab => \ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datac => \ULA1|ULA32|Somador|ALT_INV_saida~0_combout\,
	datad => \ULA1|ULA32|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	dataf => \MUX_ULA_MEM|ALT_INV_saida_MUX[31]~34_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[31]~35_combout\);

\BANCO_REG|registrador~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[31]~35_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~325_q\);

\BANCO_REG|registrador~1217\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1217_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~325_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~325_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1217_combout\);

\BANCO_REG|saidaA[31]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[31]~31_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1217_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1217_combout\,
	combout => \BANCO_REG|saidaA[31]~31_combout\);

\decoderFUNCT|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \decoderFUNCT|Equal0~0_combout\ = ( !\ROM1|memROM~5_combout\ & ( (\ROM1|memROM~7_combout\ & (!\ROM1|memROM~9_combout\ & (\ROM1|memROM~13_combout\ & !\ROM1|memROM~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~7_combout\,
	datab => \ROM1|ALT_INV_memROM~9_combout\,
	datac => \ROM1|ALT_INV_memROM~13_combout\,
	datad => \ROM1|ALT_INV_memROM~3_combout\,
	datae => \ROM1|ALT_INV_memROM~5_combout\,
	combout => \decoderFUNCT|Equal0~0_combout\);

\ULA1|ULA1|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~0_combout\ = (!\ROM1|memROM~11_combout\ & (\decoderFUNCT|Equal0~0_combout\ & (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\ & \decoderInstru1|OUTPUT~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~11_combout\,
	datab => \decoderFUNCT|ALT_INV_Equal0~0_combout\,
	datac => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \decoderInstru1|ALT_INV_OUTPUT~3_combout\,
	combout => \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~0_combout\);

\ULA1|ULA1|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~1_combout\ = (\ULA1|ULA1|MuxOperacao|MUX_OUT[0]~0_combout\ & ((\ULA1|ULA32|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[31]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000001110000011100000111000001110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[31]~31_combout\,
	datab => \ULA1|ULA32|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~1_combout\);

\decoderFUNCT|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \decoderFUNCT|Equal1~0_combout\ = ( \ROM1|memROM~5_combout\ & ( (!\ROM1|memROM~7_combout\ & (\ROM1|memROM~9_combout\ & (\ROM1|memROM~11_combout\ & \ROM1|memROM~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~7_combout\,
	datab => \ROM1|ALT_INV_memROM~9_combout\,
	datac => \ROM1|ALT_INV_memROM~11_combout\,
	datad => \ROM1|ALT_INV_memROM~13_combout\,
	datae => \ROM1|ALT_INV_memROM~5_combout\,
	combout => \decoderFUNCT|Equal1~0_combout\);

\BANCO_REG|registrador~1062\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1062_combout\ = ( !\ROM1|memROM~15_combout\ & ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~294_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~294_q\,
	datae => \ROM1|ALT_INV_memROM~15_combout\,
	dataf => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \BANCO_REG|registrador~1062_combout\);

\BANCO_REG|saidaA[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaA[0]~0_combout\ = (!\PC_REG|DOUT\(7) & (\BANCO_REG|registrador~1062_combout\ & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1062_combout\,
	combout => \BANCO_REG|saidaA[0]~0_combout\);

\ULA1|ULA1|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA1|InverterOuNao|saida_MUX[0]~0_combout\ = (!\decoderInstru1|OUTPUT[4]~0_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaB[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaB[0]~0_combout\,
	combout => \ULA1|ULA1|InverterOuNao|saida_MUX[0]~0_combout\);

\ULA1|ULA1|MuxOperacao|MUX_OUT[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~2_combout\ = (\decoderFUNCT|Equal1~0_combout\ & (\decoderInstru1|OUTPUT~3_combout\ & ((\ULA1|ULA1|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010001000000010001000100000001000100010000000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderFUNCT|ALT_INV_Equal1~0_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT~3_combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[0]~0_combout\,
	datad => \ULA1|ULA1|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~2_combout\);

\ULA1|ULA1|MuxOperacao|MUX_OUT[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~3_combout\ = ( \decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ( (!\decoderInstru1|OUTPUT~3_combout\) # ((!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\ & ((!\decoderFUNCT|Equal0~0_combout\) # (\ROM1|memROM~11_combout\)))) ) ) # 
-- ( !\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ( (!\ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\ & (\decoderInstru1|OUTPUT~3_combout\ & ((!\decoderFUNCT|Equal0~0_combout\) # (\ROM1|memROM~11_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011010000111111111101000000000000110100001111111111010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~11_combout\,
	datab => \decoderFUNCT|ALT_INV_Equal0~0_combout\,
	datac => \ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \decoderInstru1|ALT_INV_OUTPUT~3_combout\,
	datae => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	combout => \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~3_combout\);

\ULA1|ULA1|MuxOperacao|MUX_OUT[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~7_combout\ = ( !\PC_REG|DOUT\(6) & ( !\PC_REG|DOUT\(7) & ( (!\PC_REG|DOUT\(4) & ((!\PC_REG|DOUT\(5) & (\PC_REG|DOUT\(3) & \PC_REG|DOUT\(2))) # (\PC_REG|DOUT\(5) & (!\PC_REG|DOUT\(3) & !\PC_REG|DOUT\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(5),
	datab => \PC_REG|ALT_INV_DOUT\(4),
	datac => \PC_REG|ALT_INV_DOUT\(3),
	datad => \PC_REG|ALT_INV_DOUT\(2),
	datae => \PC_REG|ALT_INV_DOUT\(6),
	dataf => \PC_REG|ALT_INV_DOUT\(7),
	combout => \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~7_combout\);

\ULA1|ULA1|MuxOperacao|MUX_OUT[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~4_combout\ = ( \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~7_combout\ & ( (!\BANCO_REG|saidaA[0]~0_combout\ & (\ULA1|ULA1|MuxOperacao|MUX_OUT[0]~3_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ 
-- (!\ULA1|ULA1|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\BANCO_REG|saidaA[0]~0_combout\ & (((!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ & \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~3_combout\)) # (\ULA1|ULA1|InverterOuNao|saida_MUX[0]~0_combout\))) ) ) # ( 
-- !\ULA1|ULA1|MuxOperacao|MUX_OUT[0]~7_combout\ & ( (\ULA1|ULA1|MuxOperacao|MUX_OUT[0]~3_combout\ & (!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (!\BANCO_REG|saidaA[0]~0_combout\ $ (\ULA1|ULA1|InverterOuNao|saida_MUX[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001101001000000110110101100000000011010010000001101101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[0]~0_combout\,
	datac => \ULA1|ULA1|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\,
	datae => \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~7_combout\,
	combout => \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~4_combout\);

\ULA1|ULA1|MuxOperacao|MUX_OUT[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~5_combout\ = ( !\ULA1|ULA1|MuxOperacao|MUX_OUT[0]~4_combout\ & ( (!\ULA1|ULA1|MuxOperacao|MUX_OUT[0]~2_combout\ & ((!\BANCO_REG|saidaA[31]~31_combout\) # ((!\ULA1|ULA32|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- (!\ULA1|ULA1|MuxOperacao|MUX_OUT[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111000000000000000000000000011111110000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[31]~31_combout\,
	datab => \ULA1|ULA32|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	datae => \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~4_combout\,
	combout => \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~5_combout\);

\MUX_ULA_MEM|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ULA_MEM|saida_MUX[0]~0_combout\ = ( \decoderInstru1|OUTPUT[3]~5_combout\ & ( \RAM1|memRAM~2107_combout\ & ( (!\ULA1|ULA1|MuxOperacao|MUX_OUT[0]~5_combout\) # ((\ULA1|ULA31|Somador|cOut~combout\ & \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~1_combout\)) ) ) ) # 
-- ( !\decoderInstru1|OUTPUT[3]~5_combout\ & ( \RAM1|memRAM~2107_combout\ ) ) # ( \decoderInstru1|OUTPUT[3]~5_combout\ & ( !\RAM1|memRAM~2107_combout\ & ( (!\ULA1|ULA1|MuxOperacao|MUX_OUT[0]~5_combout\) # ((\ULA1|ULA31|Somador|cOut~combout\ & 
-- \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~1_combout\)) ) ) ) # ( !\decoderInstru1|OUTPUT[3]~5_combout\ & ( !\RAM1|memRAM~2107_combout\ & ( !\decoderInstru1|Equal9~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111111110000001111111111111111111111111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_Equal9~0_combout\,
	datab => \ULA1|ULA31|Somador|ALT_INV_cOut~combout\,
	datac => \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~5_combout\,
	datae => \decoderInstru1|ALT_INV_OUTPUT[3]~5_combout\,
	dataf => \RAM1|ALT_INV_memRAM~2107_combout\,
	combout => \MUX_ULA_MEM|saida_MUX[0]~0_combout\);

\BANCO_REG|registrador~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ULA_MEM|saida_MUX[0]~0_combout\,
	ena => \BANCO_REG|registrador~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO_REG|registrador~294_q\);

\BANCO_REG|registrador~1063\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|registrador~1063_combout\ = ( \ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( \BANCO_REG|registrador~1223_combout\ & ( !\BANCO_REG|Equal0~0_combout\ ) ) 
-- ) # ( \ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( \BANCO_REG|Equal0~0_combout\ ) ) ) # ( !\ROM1|memROM~13_combout\ & ( !\BANCO_REG|registrador~1223_combout\ & ( (\BANCO_REG|registrador~294_q\ & \BANCO_REG|Equal0~0_combout\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \BANCO_REG|ALT_INV_registrador~294_q\,
	datad => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datae => \ROM1|ALT_INV_memROM~13_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1223_combout\,
	combout => \BANCO_REG|registrador~1063_combout\);

\ULA1|ULA1|Somador|cOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA1|Somador|cOut~0_combout\ = (!\PC_REG|DOUT\(7) & ((\ROM1|memROM~14_combout\) # (\ROM1|memROM~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000101010001010100010101000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datab => \ROM1|ALT_INV_memROM~12_combout\,
	datac => \ROM1|ALT_INV_memROM~14_combout\,
	combout => \ULA1|ULA1|Somador|cOut~0_combout\);

\ULA1|ULA1|Somador|cOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA1|Somador|cOut~combout\ = ( \BANCO_REG|registrador~1062_combout\ & ( \ULA1|ULA1|Somador|cOut~0_combout\ & ( ((!\decoderInstru1|OUTPUT[4]~0_combout\ & (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1063_combout\))) # 
-- (\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\) ) ) ) # ( !\BANCO_REG|registrador~1062_combout\ & ( \ULA1|ULA1|Somador|cOut~0_combout\ & ( (!\decoderInstru1|OUTPUT[4]~0_combout\ & (\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ & ((!\BANCO_REG|Equal0~0_combout\) # 
-- (!\BANCO_REG|registrador~1063_combout\)))) ) ) ) # ( \BANCO_REG|registrador~1062_combout\ & ( !\ULA1|ULA1|Somador|cOut~0_combout\ & ( (!\decoderInstru1|OUTPUT[4]~0_combout\ & (\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ & ((!\BANCO_REG|Equal0~0_combout\) # 
-- (!\BANCO_REG|registrador~1063_combout\)))) ) ) ) # ( !\BANCO_REG|registrador~1062_combout\ & ( !\ULA1|ULA1|Somador|cOut~0_combout\ & ( (!\decoderInstru1|OUTPUT[4]~0_combout\ & (\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ & ((!\BANCO_REG|Equal0~0_combout\) # 
-- (!\BANCO_REG|registrador~1063_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100000001000100010000000100010001000000011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datad => \BANCO_REG|ALT_INV_registrador~1063_combout\,
	datae => \BANCO_REG|ALT_INV_registrador~1062_combout\,
	dataf => \ULA1|ULA1|Somador|ALT_INV_cOut~0_combout\,
	combout => \ULA1|ULA1|Somador|cOut~combout\);

\ULA1|ULA4|Somador|saida~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA4|Somador|saida~0_combout\ = ( \BANCO_REG|Equal0~0_combout\ & ( \BANCO_REG|registrador~1078_combout\ & ( !\BANCO_REG|saidaA[3]~3_combout\ $ (((!\decoderInstru1|OUTPUT[4]~0_combout\ & ((\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\))) # 
-- (\decoderInstru1|OUTPUT[4]~0_combout\ & (\ROM1|memROM~11_combout\)))) ) ) ) # ( !\BANCO_REG|Equal0~0_combout\ & ( \BANCO_REG|registrador~1078_combout\ & ( !\BANCO_REG|saidaA[3]~3_combout\ $ (((!\decoderInstru1|OUTPUT[4]~0_combout\ & 
-- ((!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\))) # (\decoderInstru1|OUTPUT[4]~0_combout\ & (\ROM1|memROM~11_combout\)))) ) ) ) # ( \BANCO_REG|Equal0~0_combout\ & ( !\BANCO_REG|registrador~1078_combout\ & ( !\BANCO_REG|saidaA[3]~3_combout\ $ 
-- (((!\decoderInstru1|OUTPUT[4]~0_combout\ & ((!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\))) # (\decoderInstru1|OUTPUT[4]~0_combout\ & (\ROM1|memROM~11_combout\)))) ) ) ) # ( !\BANCO_REG|Equal0~0_combout\ & ( !\BANCO_REG|registrador~1078_combout\ & ( 
-- !\BANCO_REG|saidaA[3]~3_combout\ $ (((!\decoderInstru1|OUTPUT[4]~0_combout\ & ((!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\))) # (\decoderInstru1|OUTPUT[4]~0_combout\ & (\ROM1|memROM~11_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111011010001001011101101000100101110110100011110001000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|ALT_INV_memROM~11_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datac => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datad => \BANCO_REG|ALT_INV_saidaA[3]~3_combout\,
	datae => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	dataf => \BANCO_REG|ALT_INV_registrador~1078_combout\,
	combout => \ULA1|ULA4|Somador|saida~0_combout\);

\ULA1|ULA4|Somador|cOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA4|Somador|cOut~0_combout\ = ( \ULA1|ULA3|InverterOuNao|saida_MUX[0]~1_combout\ & ( \ULA1|ULA4|Somador|saida~0_combout\ & ( ((!\ULA1|ULA1|Somador|cOut~combout\ & (\BANCO_REG|saidaA[1]~1_combout\ & \ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\)) 
-- # (\ULA1|ULA1|Somador|cOut~combout\ & ((\ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[1]~1_combout\)))) # (\BANCO_REG|saidaA[2]~2_combout\) ) ) ) # ( !\ULA1|ULA3|InverterOuNao|saida_MUX[0]~1_combout\ & ( 
-- \ULA1|ULA4|Somador|saida~0_combout\ & ( (\BANCO_REG|saidaA[2]~2_combout\ & ((!\ULA1|ULA1|Somador|cOut~combout\ & (\BANCO_REG|saidaA[1]~1_combout\ & \ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\)) # (\ULA1|ULA1|Somador|cOut~combout\ & 
-- ((\ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\) # (\BANCO_REG|saidaA[1]~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000101110001011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA1|Somador|ALT_INV_cOut~combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[1]~1_combout\,
	datac => \ULA1|ULA2|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \BANCO_REG|ALT_INV_saidaA[2]~2_combout\,
	datae => \ULA1|ULA3|InverterOuNao|ALT_INV_saida_MUX[0]~1_combout\,
	dataf => \ULA1|ULA4|Somador|ALT_INV_saida~0_combout\,
	combout => \ULA1|ULA4|Somador|cOut~0_combout\);

\ULA1|ULA6|Somador|cOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA6|Somador|cOut~combout\ = ( !\BANCO_REG|saidaA[5]~5_combout\ & ( \ULA1|ULA6|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\BANCO_REG|saidaA[4]~4_combout\ & ((!\ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\) # ((!\ULA1|ULA4|Somador|cOut~0_combout\ 
-- & !\ULA1|ULA4|Somador|cOut~1_combout\)))) # (\BANCO_REG|saidaA[4]~4_combout\ & (!\ULA1|ULA4|Somador|cOut~0_combout\ & (!\ULA1|ULA4|Somador|cOut~1_combout\ & !\ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\))) ) ) ) # ( \BANCO_REG|saidaA[5]~5_combout\ & ( 
-- !\ULA1|ULA6|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\BANCO_REG|saidaA[4]~4_combout\ & ((!\ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\) # ((!\ULA1|ULA4|Somador|cOut~0_combout\ & !\ULA1|ULA4|Somador|cOut~1_combout\)))) # 
-- (\BANCO_REG|saidaA[4]~4_combout\ & (!\ULA1|ULA4|Somador|cOut~0_combout\ & (!\ULA1|ULA4|Somador|cOut~1_combout\ & !\ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\))) ) ) ) # ( !\BANCO_REG|saidaA[5]~5_combout\ & ( 
-- !\ULA1|ULA6|InverterOuNao|saida_MUX[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110001000000011111000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA4|Somador|ALT_INV_cOut~0_combout\,
	datab => \ULA1|ULA4|Somador|ALT_INV_cOut~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[4]~4_combout\,
	datad => \ULA1|ULA5|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \BANCO_REG|ALT_INV_saidaA[5]~5_combout\,
	dataf => \ULA1|ULA6|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA6|Somador|cOut~combout\);

\ULA1|ULA9|Somador|saida~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA9|Somador|saida~0_combout\ = !\BANCO_REG|saidaA[8]~8_combout\ $ (((!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (\BANCO_REG|saidaB[8]~7_combout\)) # (\decoderInstru1|OUTPUT[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010110110000111001011011000011100101101100001110010110110000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[8]~8_combout\,
	datad => \BANCO_REG|ALT_INV_saidaB[8]~7_combout\,
	combout => \ULA1|ULA9|Somador|saida~0_combout\);

\ULA1|ULA9|Somador|cOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA9|Somador|cOut~0_combout\ = ( \ULA1|ULA8|InverterOuNao|saida_MUX[0]~0_combout\ & ( \ULA1|ULA9|Somador|saida~0_combout\ & ( ((!\ULA1|ULA6|Somador|cOut~combout\ & ((\ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- (\BANCO_REG|saidaA[6]~6_combout\))) # (\ULA1|ULA6|Somador|cOut~combout\ & (\BANCO_REG|saidaA[6]~6_combout\ & \ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\))) # (\BANCO_REG|saidaA[7]~7_combout\) ) ) ) # ( 
-- !\ULA1|ULA8|InverterOuNao|saida_MUX[0]~0_combout\ & ( \ULA1|ULA9|Somador|saida~0_combout\ & ( (\BANCO_REG|saidaA[7]~7_combout\ & ((!\ULA1|ULA6|Somador|cOut~combout\ & ((\ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- (\BANCO_REG|saidaA[6]~6_combout\))) # (\ULA1|ULA6|Somador|cOut~combout\ & (\BANCO_REG|saidaA[6]~6_combout\ & \ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001010110010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA6|Somador|ALT_INV_cOut~combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[6]~6_combout\,
	datac => \ULA1|ULA7|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \BANCO_REG|ALT_INV_saidaA[7]~7_combout\,
	datae => \ULA1|ULA8|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	dataf => \ULA1|ULA9|Somador|ALT_INV_saida~0_combout\,
	combout => \ULA1|ULA9|Somador|cOut~0_combout\);

\ULA1|ULA11|Somador|cOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA11|Somador|cOut~combout\ = ( !\BANCO_REG|saidaA[10]~10_combout\ & ( \ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\BANCO_REG|saidaA[9]~9_combout\ & ((!\ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- ((!\ULA1|ULA9|Somador|cOut~0_combout\ & !\ULA1|ULA9|Somador|cOut~1_combout\)))) # (\BANCO_REG|saidaA[9]~9_combout\ & (!\ULA1|ULA9|Somador|cOut~0_combout\ & (!\ULA1|ULA9|Somador|cOut~1_combout\ & !\ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\))) ) ) ) 
-- # ( \BANCO_REG|saidaA[10]~10_combout\ & ( !\ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\BANCO_REG|saidaA[9]~9_combout\ & ((!\ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\) # ((!\ULA1|ULA9|Somador|cOut~0_combout\ & 
-- !\ULA1|ULA9|Somador|cOut~1_combout\)))) # (\BANCO_REG|saidaA[9]~9_combout\ & (!\ULA1|ULA9|Somador|cOut~0_combout\ & (!\ULA1|ULA9|Somador|cOut~1_combout\ & !\ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\))) ) ) ) # ( !\BANCO_REG|saidaA[10]~10_combout\ & 
-- ( !\ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110001000000011111000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA9|Somador|ALT_INV_cOut~0_combout\,
	datab => \ULA1|ULA9|Somador|ALT_INV_cOut~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[9]~9_combout\,
	datad => \ULA1|ULA10|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \BANCO_REG|ALT_INV_saidaA[10]~10_combout\,
	dataf => \ULA1|ULA11|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA11|Somador|cOut~combout\);

\ULA1|ULA14|Somador|saida~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA14|Somador|saida~0_combout\ = !\BANCO_REG|saidaA[13]~13_combout\ $ (((!\MUX_FUNCT_OPCODE|saida_MUX[2]~1_combout\ $ (\BANCO_REG|saidaB[13]~12_combout\)) # (\decoderInstru1|OUTPUT[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010110110000111001011011000011100101101100001110010110110000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[4]~0_combout\,
	datab => \MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[2]~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[13]~13_combout\,
	datad => \BANCO_REG|ALT_INV_saidaB[13]~12_combout\,
	combout => \ULA1|ULA14|Somador|saida~0_combout\);

\ULA1|ULA14|Somador|cOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA14|Somador|cOut~0_combout\ = ( \ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\ & ( \ULA1|ULA14|Somador|saida~0_combout\ & ( ((!\ULA1|ULA11|Somador|cOut~combout\ & ((\ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- (\BANCO_REG|saidaA[11]~11_combout\))) # (\ULA1|ULA11|Somador|cOut~combout\ & (\BANCO_REG|saidaA[11]~11_combout\ & \ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\))) # (\BANCO_REG|saidaA[12]~12_combout\) ) ) ) # ( 
-- !\ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\ & ( \ULA1|ULA14|Somador|saida~0_combout\ & ( (\BANCO_REG|saidaA[12]~12_combout\ & ((!\ULA1|ULA11|Somador|cOut~combout\ & ((\ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- (\BANCO_REG|saidaA[11]~11_combout\))) # (\ULA1|ULA11|Somador|cOut~combout\ & (\BANCO_REG|saidaA[11]~11_combout\ & \ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001010110010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA11|Somador|ALT_INV_cOut~combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[11]~11_combout\,
	datac => \ULA1|ULA12|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \BANCO_REG|ALT_INV_saidaA[12]~12_combout\,
	datae => \ULA1|ULA13|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	dataf => \ULA1|ULA14|Somador|ALT_INV_saida~0_combout\,
	combout => \ULA1|ULA14|Somador|cOut~0_combout\);

\ULA1|ULA16|Somador|cOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA16|Somador|cOut~combout\ = ( !\BANCO_REG|saidaA[15]~15_combout\ & ( \ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\BANCO_REG|saidaA[14]~14_combout\ & ((!\ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- ((!\ULA1|ULA14|Somador|cOut~0_combout\ & !\ULA1|ULA14|Somador|cOut~1_combout\)))) # (\BANCO_REG|saidaA[14]~14_combout\ & (!\ULA1|ULA14|Somador|cOut~0_combout\ & (!\ULA1|ULA14|Somador|cOut~1_combout\ & !\ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\))) 
-- ) ) ) # ( \BANCO_REG|saidaA[15]~15_combout\ & ( !\ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\BANCO_REG|saidaA[14]~14_combout\ & ((!\ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\) # ((!\ULA1|ULA14|Somador|cOut~0_combout\ & 
-- !\ULA1|ULA14|Somador|cOut~1_combout\)))) # (\BANCO_REG|saidaA[14]~14_combout\ & (!\ULA1|ULA14|Somador|cOut~0_combout\ & (!\ULA1|ULA14|Somador|cOut~1_combout\ & !\ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\))) ) ) ) # ( 
-- !\BANCO_REG|saidaA[15]~15_combout\ & ( !\ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110001000000011111000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA14|Somador|ALT_INV_cOut~0_combout\,
	datab => \ULA1|ULA14|Somador|ALT_INV_cOut~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[14]~14_combout\,
	datad => \ULA1|ULA15|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \BANCO_REG|ALT_INV_saidaA[15]~15_combout\,
	dataf => \ULA1|ULA16|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA16|Somador|cOut~combout\);

\ULA1|ULA19|Somador|saida~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA19|Somador|saida~0_combout\ = !\BANCO_REG|saidaA[18]~18_combout\ $ (!\ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[18]~18_combout\,
	datab => \ULA1|ULA19|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA19|Somador|saida~0_combout\);

\ULA1|ULA19|Somador|cOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA19|Somador|cOut~0_combout\ = ( \ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\ & ( \ULA1|ULA19|Somador|saida~0_combout\ & ( ((!\ULA1|ULA16|Somador|cOut~combout\ & ((\ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- (\BANCO_REG|saidaA[16]~16_combout\))) # (\ULA1|ULA16|Somador|cOut~combout\ & (\BANCO_REG|saidaA[16]~16_combout\ & \ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\))) # (\BANCO_REG|saidaA[17]~17_combout\) ) ) ) # ( 
-- !\ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\ & ( \ULA1|ULA19|Somador|saida~0_combout\ & ( (\BANCO_REG|saidaA[17]~17_combout\ & ((!\ULA1|ULA16|Somador|cOut~combout\ & ((\ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- (\BANCO_REG|saidaA[16]~16_combout\))) # (\ULA1|ULA16|Somador|cOut~combout\ & (\BANCO_REG|saidaA[16]~16_combout\ & \ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001010110010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA16|Somador|ALT_INV_cOut~combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[16]~16_combout\,
	datac => \ULA1|ULA17|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \BANCO_REG|ALT_INV_saidaA[17]~17_combout\,
	datae => \ULA1|ULA18|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	dataf => \ULA1|ULA19|Somador|ALT_INV_saida~0_combout\,
	combout => \ULA1|ULA19|Somador|cOut~0_combout\);

\ULA1|ULA21|Somador|cOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA21|Somador|cOut~combout\ = ( !\BANCO_REG|saidaA[20]~20_combout\ & ( \ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\BANCO_REG|saidaA[19]~19_combout\ & ((!\ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- ((!\ULA1|ULA19|Somador|cOut~0_combout\ & !\ULA1|ULA19|Somador|cOut~1_combout\)))) # (\BANCO_REG|saidaA[19]~19_combout\ & (!\ULA1|ULA19|Somador|cOut~0_combout\ & (!\ULA1|ULA19|Somador|cOut~1_combout\ & !\ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\))) 
-- ) ) ) # ( \BANCO_REG|saidaA[20]~20_combout\ & ( !\ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\BANCO_REG|saidaA[19]~19_combout\ & ((!\ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\) # ((!\ULA1|ULA19|Somador|cOut~0_combout\ & 
-- !\ULA1|ULA19|Somador|cOut~1_combout\)))) # (\BANCO_REG|saidaA[19]~19_combout\ & (!\ULA1|ULA19|Somador|cOut~0_combout\ & (!\ULA1|ULA19|Somador|cOut~1_combout\ & !\ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\))) ) ) ) # ( 
-- !\BANCO_REG|saidaA[20]~20_combout\ & ( !\ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110001000000011111000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA19|Somador|ALT_INV_cOut~0_combout\,
	datab => \ULA1|ULA19|Somador|ALT_INV_cOut~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[19]~19_combout\,
	datad => \ULA1|ULA20|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \BANCO_REG|ALT_INV_saidaA[20]~20_combout\,
	dataf => \ULA1|ULA21|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA21|Somador|cOut~combout\);

\ULA1|ULA24|Somador|saida~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA24|Somador|saida~0_combout\ = !\BANCO_REG|saidaA[23]~23_combout\ $ (!\ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_saidaA[23]~23_combout\,
	datab => \ULA1|ULA24|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA24|Somador|saida~0_combout\);

\ULA1|ULA24|Somador|cOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA24|Somador|cOut~0_combout\ = ( \ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\ & ( \ULA1|ULA24|Somador|saida~0_combout\ & ( ((!\ULA1|ULA21|Somador|cOut~combout\ & ((\ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- (\BANCO_REG|saidaA[21]~21_combout\))) # (\ULA1|ULA21|Somador|cOut~combout\ & (\BANCO_REG|saidaA[21]~21_combout\ & \ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\))) # (\BANCO_REG|saidaA[22]~22_combout\) ) ) ) # ( 
-- !\ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\ & ( \ULA1|ULA24|Somador|saida~0_combout\ & ( (\BANCO_REG|saidaA[22]~22_combout\ & ((!\ULA1|ULA21|Somador|cOut~combout\ & ((\ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- (\BANCO_REG|saidaA[21]~21_combout\))) # (\ULA1|ULA21|Somador|cOut~combout\ & (\BANCO_REG|saidaA[21]~21_combout\ & \ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001010110010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA21|Somador|ALT_INV_cOut~combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[21]~21_combout\,
	datac => \ULA1|ULA22|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \BANCO_REG|ALT_INV_saidaA[22]~22_combout\,
	datae => \ULA1|ULA23|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	dataf => \ULA1|ULA24|Somador|ALT_INV_saida~0_combout\,
	combout => \ULA1|ULA24|Somador|cOut~0_combout\);

\ULA1|ULA26|Somador|cOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA26|Somador|cOut~combout\ = ( !\BANCO_REG|saidaA[25]~25_combout\ & ( \ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\BANCO_REG|saidaA[24]~24_combout\ & ((!\ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- ((!\ULA1|ULA24|Somador|cOut~0_combout\ & !\ULA1|ULA24|Somador|cOut~1_combout\)))) # (\BANCO_REG|saidaA[24]~24_combout\ & (!\ULA1|ULA24|Somador|cOut~0_combout\ & (!\ULA1|ULA24|Somador|cOut~1_combout\ & !\ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\))) 
-- ) ) ) # ( \BANCO_REG|saidaA[25]~25_combout\ & ( !\ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\BANCO_REG|saidaA[24]~24_combout\ & ((!\ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\) # ((!\ULA1|ULA24|Somador|cOut~0_combout\ & 
-- !\ULA1|ULA24|Somador|cOut~1_combout\)))) # (\BANCO_REG|saidaA[24]~24_combout\ & (!\ULA1|ULA24|Somador|cOut~0_combout\ & (!\ULA1|ULA24|Somador|cOut~1_combout\ & !\ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\))) ) ) ) # ( 
-- !\BANCO_REG|saidaA[25]~25_combout\ & ( !\ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110001000000011111000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA24|Somador|ALT_INV_cOut~0_combout\,
	datab => \ULA1|ULA24|Somador|ALT_INV_cOut~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[24]~24_combout\,
	datad => \ULA1|ULA25|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \BANCO_REG|ALT_INV_saidaA[25]~25_combout\,
	dataf => \ULA1|ULA26|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA26|Somador|cOut~combout\);

\ULA1|ULA29|Somador|cOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA29|Somador|cOut~0_combout\ = ( \ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\ & ( \ULA1|ULA29|Somador|saida~0_combout\ & ( ((!\ULA1|ULA26|Somador|cOut~combout\ & ((\ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- (\BANCO_REG|saidaA[26]~26_combout\))) # (\ULA1|ULA26|Somador|cOut~combout\ & (\BANCO_REG|saidaA[26]~26_combout\ & \ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\))) # (\BANCO_REG|saidaA[27]~27_combout\) ) ) ) # ( 
-- !\ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\ & ( \ULA1|ULA29|Somador|saida~0_combout\ & ( (\BANCO_REG|saidaA[27]~27_combout\ & ((!\ULA1|ULA26|Somador|cOut~combout\ & ((\ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- (\BANCO_REG|saidaA[26]~26_combout\))) # (\ULA1|ULA26|Somador|cOut~combout\ & (\BANCO_REG|saidaA[26]~26_combout\ & \ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001010110010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA26|Somador|ALT_INV_cOut~combout\,
	datab => \BANCO_REG|ALT_INV_saidaA[26]~26_combout\,
	datac => \ULA1|ULA27|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \BANCO_REG|ALT_INV_saidaA[27]~27_combout\,
	datae => \ULA1|ULA28|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	dataf => \ULA1|ULA29|Somador|ALT_INV_saida~0_combout\,
	combout => \ULA1|ULA29|Somador|cOut~0_combout\);

\ULA1|ULA31|Somador|cOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA31|Somador|cOut~combout\ = ( !\BANCO_REG|saidaA[30]~30_combout\ & ( \ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\BANCO_REG|saidaA[29]~29_combout\ & ((!\ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- ((!\ULA1|ULA29|Somador|cOut~0_combout\ & !\ULA1|ULA29|Somador|cOut~1_combout\)))) # (\BANCO_REG|saidaA[29]~29_combout\ & (!\ULA1|ULA29|Somador|cOut~0_combout\ & (!\ULA1|ULA29|Somador|cOut~1_combout\ & !\ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\))) 
-- ) ) ) # ( \BANCO_REG|saidaA[30]~30_combout\ & ( !\ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\BANCO_REG|saidaA[29]~29_combout\ & ((!\ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\) # ((!\ULA1|ULA29|Somador|cOut~0_combout\ & 
-- !\ULA1|ULA29|Somador|cOut~1_combout\)))) # (\BANCO_REG|saidaA[29]~29_combout\ & (!\ULA1|ULA29|Somador|cOut~0_combout\ & (!\ULA1|ULA29|Somador|cOut~1_combout\ & !\ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\))) ) ) ) # ( 
-- !\BANCO_REG|saidaA[30]~30_combout\ & ( !\ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110001000000011111000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA29|Somador|ALT_INV_cOut~0_combout\,
	datab => \ULA1|ULA29|Somador|ALT_INV_cOut~1_combout\,
	datac => \BANCO_REG|ALT_INV_saidaA[29]~29_combout\,
	datad => \ULA1|ULA30|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \BANCO_REG|ALT_INV_saidaA[30]~30_combout\,
	dataf => \ULA1|ULA31|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \ULA1|ULA31|Somador|cOut~combout\);

\ULA1|Equal0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~7_combout\ = ( \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~5_combout\ & ( (!\ULA1|ULA31|Somador|cOut~combout\ & (!\ULA1|ULA32|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ((!\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\) # (\ULA1|ULA32|Somador|saida~0_combout\)))) ) ) ) # ( !\ULA1|ULA1|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~5_combout\ & ( (!\ULA1|ULA32|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ((!\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\) # (!\ULA1|ULA31|Somador|cOut~combout\ $ (!\ULA1|ULA32|Somador|saida~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011011110000000001000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA31|Somador|ALT_INV_cOut~combout\,
	datab => \ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datac => \ULA1|ULA32|Somador|ALT_INV_saida~0_combout\,
	datad => \ULA1|ULA32|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~5_combout\,
	combout => \ULA1|Equal0~7_combout\);

\MUX_NEXT_PC|saida_MUX[5]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[5]~51_combout\ = ( !\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ( (((!\ROM1|memROM~11_combout\))) ) ) # ( \decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ( (!\ULA1|Equal0~7_combout\ & ((((\Somador1|Add0~9_sumout\))))) # 
-- (\ULA1|Equal0~7_combout\ & ((!\ULA1|Equal0~6_combout\ & (((\Somador1|Add0~9_sumout\)))) # (\ULA1|Equal0~6_combout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\ & ((\Somador1|Add0~9_sumout\))) # (\decoderInstru1|OUTPUT[2]~4_combout\ & 
-- (\Somador2|Add0~9_sumout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111000011110000000000000000000111110000111100001111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Equal0~7_combout\,
	datab => \ULA1|ALT_INV_Equal0~6_combout\,
	datac => \Somador2|ALT_INV_Add0~9_sumout\,
	datad => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datae => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	dataf => \Somador1|ALT_INV_Add0~9_sumout\,
	datag => \ROM1|ALT_INV_memROM~11_combout\,
	combout => \MUX_NEXT_PC|saida_MUX[5]~51_combout\);

\PC_REG|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[5]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(5));

\BANCO_REG|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|Equal0~0_combout\ = (!\PC_REG|DOUT\(5) & (!\PC_REG|DOUT\(7) & !\PC_REG|DOUT\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(5),
	datab => \PC_REG|ALT_INV_DOUT\(7),
	datac => \PC_REG|ALT_INV_DOUT\(6),
	combout => \BANCO_REG|Equal0~0_combout\);

\BANCO_REG|saidaB[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BANCO_REG|saidaB[0]~0_combout\ = (\BANCO_REG|Equal0~0_combout\ & \BANCO_REG|registrador~1063_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	datab => \BANCO_REG|ALT_INV_registrador~1063_combout\,
	combout => \BANCO_REG|saidaB[0]~0_combout\);

\RAM1|memRAM~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~39_q\);

\RAM1|memRAM~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~71_q\);

\RAM1|memRAM~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~103_q\);

\RAM1|memRAM~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~135_q\);

\RAM1|memRAM~2087\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2087_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~135_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~103_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~71_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~39_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~39_q\,
	datab => \RAM1|ALT_INV_memRAM~71_q\,
	datac => \RAM1|ALT_INV_memRAM~103_q\,
	datad => \RAM1|ALT_INV_memRAM~135_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2087_combout\);

\RAM1|memRAM~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~167_q\);

\RAM1|memRAM~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~199_q\);

\RAM1|memRAM~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~231_q\);

\RAM1|memRAM~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~263_q\);

\RAM1|memRAM~2088\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2088_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~263_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~231_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~199_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~167_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~167_q\,
	datab => \RAM1|ALT_INV_memRAM~199_q\,
	datac => \RAM1|ALT_INV_memRAM~231_q\,
	datad => \RAM1|ALT_INV_memRAM~263_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2088_combout\);

\RAM1|memRAM~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~295_q\);

\RAM1|memRAM~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~327_q\);

\RAM1|memRAM~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~359_q\);

\RAM1|memRAM~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~391_q\);

\RAM1|memRAM~2089\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2089_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~391_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~359_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~327_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~295_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~295_q\,
	datab => \RAM1|ALT_INV_memRAM~327_q\,
	datac => \RAM1|ALT_INV_memRAM~359_q\,
	datad => \RAM1|ALT_INV_memRAM~391_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2089_combout\);

\RAM1|memRAM~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~423_q\);

\RAM1|memRAM~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~455_q\);

\RAM1|memRAM~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~487_q\);

\RAM1|memRAM~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~519_q\);

\RAM1|memRAM~2090\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2090_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~519_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~487_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~455_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~423_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~423_q\,
	datab => \RAM1|ALT_INV_memRAM~455_q\,
	datac => \RAM1|ALT_INV_memRAM~487_q\,
	datad => \RAM1|ALT_INV_memRAM~519_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2090_combout\);

\RAM1|memRAM~2091\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2091_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2090_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2089_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2088_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2087_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2087_combout\,
	datab => \RAM1|ALT_INV_memRAM~2088_combout\,
	datac => \RAM1|ALT_INV_memRAM~2089_combout\,
	datad => \RAM1|ALT_INV_memRAM~2090_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2091_combout\);

\RAM1|memRAM~551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~551_q\);

\RAM1|memRAM~583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~583_q\);

\RAM1|memRAM~615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~615_q\);

\RAM1|memRAM~647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~647_q\);

\RAM1|memRAM~2092\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2092_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~647_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~615_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~583_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~551_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~551_q\,
	datab => \RAM1|ALT_INV_memRAM~583_q\,
	datac => \RAM1|ALT_INV_memRAM~615_q\,
	datad => \RAM1|ALT_INV_memRAM~647_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2092_combout\);

\RAM1|memRAM~679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~679_q\);

\RAM1|memRAM~711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~711_q\);

\RAM1|memRAM~743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~743_q\);

\RAM1|memRAM~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~775_q\);

\RAM1|memRAM~2093\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2093_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~775_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~743_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~711_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~679_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~679_q\,
	datab => \RAM1|ALT_INV_memRAM~711_q\,
	datac => \RAM1|ALT_INV_memRAM~743_q\,
	datad => \RAM1|ALT_INV_memRAM~775_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2093_combout\);

\RAM1|memRAM~807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2808_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~807_q\);

\RAM1|memRAM~839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~839_q\);

\RAM1|memRAM~871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2812_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~871_q\);

\RAM1|memRAM~903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2814_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~903_q\);

\RAM1|memRAM~2094\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2094_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~903_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ( \RAM1|memRAM~871_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~839_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~807_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~807_q\,
	datab => \RAM1|ALT_INV_memRAM~839_q\,
	datac => \RAM1|ALT_INV_memRAM~871_q\,
	datad => \RAM1|ALT_INV_memRAM~903_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2094_combout\);

\RAM1|memRAM~935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~935_q\);

\RAM1|memRAM~967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~967_q\);

\RAM1|memRAM~999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~999_q\);

\RAM1|memRAM~1031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1031_q\);

\RAM1|memRAM~2095\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2095_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1031_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~999_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~967_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~935_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~935_q\,
	datab => \RAM1|ALT_INV_memRAM~967_q\,
	datac => \RAM1|ALT_INV_memRAM~999_q\,
	datad => \RAM1|ALT_INV_memRAM~1031_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2095_combout\);

\RAM1|memRAM~2096\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2096_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2095_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2094_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2093_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2092_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2092_combout\,
	datab => \RAM1|ALT_INV_memRAM~2093_combout\,
	datac => \RAM1|ALT_INV_memRAM~2094_combout\,
	datad => \RAM1|ALT_INV_memRAM~2095_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2096_combout\);

\RAM1|memRAM~1063\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1063_q\);

\RAM1|memRAM~1191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1191_q\);

\RAM1|memRAM~1319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1319_q\);

\RAM1|memRAM~1447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1447_q\);

\RAM1|memRAM~2097\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2097_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1447_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1319_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1191_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1063_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1063_q\,
	datab => \RAM1|ALT_INV_memRAM~1191_q\,
	datac => \RAM1|ALT_INV_memRAM~1319_q\,
	datad => \RAM1|ALT_INV_memRAM~1447_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2097_combout\);

\RAM1|memRAM~1095\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1095_q\);

\RAM1|memRAM~1223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1223_q\);

\RAM1|memRAM~1351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1351_q\);

\RAM1|memRAM~1479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1479_q\);

\RAM1|memRAM~2098\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2098_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1479_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1351_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1223_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1095_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1095_q\,
	datab => \RAM1|ALT_INV_memRAM~1223_q\,
	datac => \RAM1|ALT_INV_memRAM~1351_q\,
	datad => \RAM1|ALT_INV_memRAM~1479_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2098_combout\);

\RAM1|memRAM~1127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1127_q\);

\RAM1|memRAM~1255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1255_q\);

\RAM1|memRAM~1383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1383_q\);

\RAM1|memRAM~1511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1511_q\);

\RAM1|memRAM~2099\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2099_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1511_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1383_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1255_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1127_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1127_q\,
	datab => \RAM1|ALT_INV_memRAM~1255_q\,
	datac => \RAM1|ALT_INV_memRAM~1383_q\,
	datad => \RAM1|ALT_INV_memRAM~1511_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2099_combout\);

\RAM1|memRAM~1159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1159_q\);

\RAM1|memRAM~1287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1287_q\);

\RAM1|memRAM~1415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1415_q\);

\RAM1|memRAM~1543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1543_q\);

\RAM1|memRAM~2100\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2100_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1543_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1415_q\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1287_q\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1159_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1159_q\,
	datab => \RAM1|ALT_INV_memRAM~1287_q\,
	datac => \RAM1|ALT_INV_memRAM~1415_q\,
	datad => \RAM1|ALT_INV_memRAM~1543_q\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2100_combout\);

\RAM1|memRAM~2101\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2101_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2100_combout\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2099_combout\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2098_combout\ ) ) ) # ( 
-- !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2097_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2097_combout\,
	datab => \RAM1|ALT_INV_memRAM~2098_combout\,
	datac => \RAM1|ALT_INV_memRAM~2099_combout\,
	datad => \RAM1|ALT_INV_memRAM~2100_combout\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2101_combout\);

\RAM1|memRAM~1575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1575_q\);

\RAM1|memRAM~1607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1607_q\);

\RAM1|memRAM~1639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1639_q\);

\RAM1|memRAM~1671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1671_q\);

\RAM1|memRAM~2102\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2102_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1671_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1639_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1607_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1575_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1575_q\,
	datab => \RAM1|ALT_INV_memRAM~1607_q\,
	datac => \RAM1|ALT_INV_memRAM~1639_q\,
	datad => \RAM1|ALT_INV_memRAM~1671_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2102_combout\);

\RAM1|memRAM~1703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1703_q\);

\RAM1|memRAM~1735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1735_q\);

\RAM1|memRAM~1767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1767_q\);

\RAM1|memRAM~1799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1799_q\);

\RAM1|memRAM~2103\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2103_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1799_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1767_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1735_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1703_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1703_q\,
	datab => \RAM1|ALT_INV_memRAM~1735_q\,
	datac => \RAM1|ALT_INV_memRAM~1767_q\,
	datad => \RAM1|ALT_INV_memRAM~1799_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2103_combout\);

\RAM1|memRAM~1831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1831_q\);

\RAM1|memRAM~1863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1863_q\);

\RAM1|memRAM~1895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2876_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1895_q\);

\RAM1|memRAM~1927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1927_q\);

\RAM1|memRAM~2104\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2104_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1927_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~1895_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1863_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1831_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1831_q\,
	datab => \RAM1|ALT_INV_memRAM~1863_q\,
	datac => \RAM1|ALT_INV_memRAM~1895_q\,
	datad => \RAM1|ALT_INV_memRAM~1927_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2104_combout\);

\RAM1|memRAM~1959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1959_q\);

\RAM1|memRAM~1991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~1991_q\);

\RAM1|memRAM~2023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2023_q\);

\RAM1|memRAM~2055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BANCO_REG|saidaB[0]~0_combout\,
	ena => \RAM1|memRAM~2886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|memRAM~2055_q\);

\RAM1|memRAM~2105\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2105_combout\ = ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2055_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ 
-- & ( \RAM1|memRAM~2023_q\ ) ) ) # ( \ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1991_q\ ) ) ) # ( !\ULA1|ULA3|MuxOperacao|MUX_OUT[0]~1_combout\ & ( 
-- !\ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~1959_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~1959_q\,
	datab => \RAM1|ALT_INV_memRAM~1991_q\,
	datac => \RAM1|ALT_INV_memRAM~2023_q\,
	datad => \RAM1|ALT_INV_memRAM~2055_q\,
	datae => \ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2105_combout\);

\RAM1|memRAM~2106\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2106_combout\ = ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2105_combout\ ) ) ) # ( !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2104_combout\ ) ) ) # ( \ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2103_combout\ ) ) ) # ( 
-- !\ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \RAM1|memRAM~2102_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2102_combout\,
	datab => \RAM1|ALT_INV_memRAM~2103_combout\,
	datac => \RAM1|ALT_INV_memRAM~2104_combout\,
	datad => \RAM1|ALT_INV_memRAM~2105_combout\,
	datae => \ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \RAM1|memRAM~2106_combout\);

\RAM1|memRAM~2107\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM1|memRAM~2107_combout\ = ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2106_combout\ ) ) ) # ( !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( 
-- \ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2101_combout\ ) ) ) # ( \ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2096_combout\ ) ) ) # ( 
-- !\ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \RAM1|memRAM~2091_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ALT_INV_memRAM~2091_combout\,
	datab => \RAM1|ALT_INV_memRAM~2096_combout\,
	datac => \RAM1|ALT_INV_memRAM~2101_combout\,
	datad => \RAM1|ALT_INV_memRAM~2106_combout\,
	datae => \ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \RAM1|memRAM~2107_combout\);

\ULA1|ULA1|MuxOperacao|MUX_OUT[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~6_combout\ = (!\ULA1|ULA1|MuxOperacao|MUX_OUT[0]~5_combout\) # ((\ULA1|ULA31|Somador|cOut~combout\ & \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000111110001111100011111000111110001111100011111000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA31|Somador|ALT_INV_cOut~combout\,
	datab => \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datac => \ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~5_combout\,
	combout => \ULA1|ULA1|MuxOperacao|MUX_OUT[0]~6_combout\);

\ULA1|ULA31|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA31|MuxOperacao|MUX_OUT[0]~1_combout\ = ((\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & \ULA1|ULA31|Somador|saida~combout\)) # (\ULA1|ULA31|MuxOperacao|MUX_OUT[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111110001111100011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \ULA1|ULA31|Somador|ALT_INV_saida~combout\,
	datac => \ULA1|ULA31|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \ULA1|ULA31|MuxOperacao|MUX_OUT[0]~1_combout\);

\ULA1|ULA32|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|ULA32|MuxOperacao|MUX_OUT[0]~1_combout\ = ((\ULA1|ULA2|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\ULA1|ULA31|Somador|cOut~combout\ $ (\ULA1|ULA32|Somador|saida~0_combout\)))) # (\ULA1|ULA32|MuxOperacao|MUX_OUT[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000111111111001000011111111100100001111111110010000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ULA31|Somador|ALT_INV_cOut~combout\,
	datab => \ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datac => \ULA1|ULA32|Somador|ALT_INV_saida~0_combout\,
	datad => \ULA1|ULA32|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \ULA1|ULA32|MuxOperacao|MUX_OUT[0]~1_combout\);

\Somador1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~25_sumout\ = SUM(( \PC_REG|DOUT\(8) ) + ( GND ) + ( \Somador1|Add0~14\ ))
-- \Somador1|Add0~26\ = CARRY(( \PC_REG|DOUT\(8) ) + ( GND ) + ( \Somador1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(8),
	cin => \Somador1|Add0~14\,
	sumout => \Somador1|Add0~25_sumout\,
	cout => \Somador1|Add0~26\);

\Somador2|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~25_sumout\ = SUM(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~25_sumout\ ) + ( \Somador2|Add0~14\ ))
-- \Somador2|Add0~26\ = CARRY(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~25_sumout\ ) + ( \Somador2|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \Somador1|ALT_INV_Add0~25_sumout\,
	cin => \Somador2|Add0~14\,
	sumout => \Somador2|Add0~25_sumout\,
	cout => \Somador2|Add0~26\);

\MUX_NEXT_PC|saida_MUX[8]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[8]~1_combout\ = ( \Somador1|Add0~25_sumout\ & ( \Somador2|Add0~25_sumout\ & ( \decoderOPCODE|OUTPUT_OP[1]~0_combout\ ) ) ) # ( !\Somador1|Add0~25_sumout\ & ( \Somador2|Add0~25_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & 
-- (\decoderInstru1|OUTPUT[2]~4_combout\ & (\ULA1|Equal0~6_combout\ & \ULA1|Equal0~7_combout\))) ) ) ) # ( \Somador1|Add0~25_sumout\ & ( !\Somador2|Add0~25_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\) # 
-- ((!\ULA1|Equal0~6_combout\) # (!\ULA1|Equal0~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010000000000000000010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datac => \ULA1|ALT_INV_Equal0~6_combout\,
	datad => \ULA1|ALT_INV_Equal0~7_combout\,
	datae => \Somador1|ALT_INV_Add0~25_sumout\,
	dataf => \Somador2|ALT_INV_Add0~25_sumout\,
	combout => \MUX_NEXT_PC|saida_MUX[8]~1_combout\);

\PC_REG|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(8));

\Somador1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~29_sumout\ = SUM(( \PC_REG|DOUT\(9) ) + ( GND ) + ( \Somador1|Add0~26\ ))
-- \Somador1|Add0~30\ = CARRY(( \PC_REG|DOUT\(9) ) + ( GND ) + ( \Somador1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(9),
	cin => \Somador1|Add0~26\,
	sumout => \Somador1|Add0~29_sumout\,
	cout => \Somador1|Add0~30\);

\Somador2|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~29_sumout\ = SUM(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~29_sumout\ ) + ( \Somador2|Add0~26\ ))
-- \Somador2|Add0~30\ = CARRY(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~29_sumout\ ) + ( \Somador2|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \Somador1|ALT_INV_Add0~29_sumout\,
	cin => \Somador2|Add0~26\,
	sumout => \Somador2|Add0~29_sumout\,
	cout => \Somador2|Add0~30\);

\MUX_NEXT_PC|saida_MUX[9]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[9]~2_combout\ = ( \Somador1|Add0~29_sumout\ & ( \Somador2|Add0~29_sumout\ & ( \decoderOPCODE|OUTPUT_OP[1]~0_combout\ ) ) ) # ( !\Somador1|Add0~29_sumout\ & ( \Somador2|Add0~29_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & 
-- (\decoderInstru1|OUTPUT[2]~4_combout\ & (\ULA1|Equal0~6_combout\ & \ULA1|Equal0~7_combout\))) ) ) ) # ( \Somador1|Add0~29_sumout\ & ( !\Somador2|Add0~29_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\) # 
-- ((!\ULA1|Equal0~6_combout\) # (!\ULA1|Equal0~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010000000000000000010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datac => \ULA1|ALT_INV_Equal0~6_combout\,
	datad => \ULA1|ALT_INV_Equal0~7_combout\,
	datae => \Somador1|ALT_INV_Add0~29_sumout\,
	dataf => \Somador2|ALT_INV_Add0~29_sumout\,
	combout => \MUX_NEXT_PC|saida_MUX[9]~2_combout\);

\PC_REG|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(9));

\Somador1|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~33_sumout\ = SUM(( \PC_REG|DOUT\(10) ) + ( GND ) + ( \Somador1|Add0~30\ ))
-- \Somador1|Add0~34\ = CARRY(( \PC_REG|DOUT\(10) ) + ( GND ) + ( \Somador1|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(10),
	cin => \Somador1|Add0~30\,
	sumout => \Somador1|Add0~33_sumout\,
	cout => \Somador1|Add0~34\);

\Somador2|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~33_sumout\ = SUM(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~33_sumout\ ) + ( \Somador2|Add0~30\ ))
-- \Somador2|Add0~34\ = CARRY(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~33_sumout\ ) + ( \Somador2|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \Somador1|ALT_INV_Add0~33_sumout\,
	cin => \Somador2|Add0~30\,
	sumout => \Somador2|Add0~33_sumout\,
	cout => \Somador2|Add0~34\);

\MUX_NEXT_PC|saida_MUX[10]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[10]~3_combout\ = ( \Somador1|Add0~33_sumout\ & ( \Somador2|Add0~33_sumout\ & ( \decoderOPCODE|OUTPUT_OP[1]~0_combout\ ) ) ) # ( !\Somador1|Add0~33_sumout\ & ( \Somador2|Add0~33_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & 
-- (\decoderInstru1|OUTPUT[2]~4_combout\ & (\ULA1|Equal0~6_combout\ & \ULA1|Equal0~7_combout\))) ) ) ) # ( \Somador1|Add0~33_sumout\ & ( !\Somador2|Add0~33_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\) # 
-- ((!\ULA1|Equal0~6_combout\) # (!\ULA1|Equal0~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010000000000000000010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datac => \ULA1|ALT_INV_Equal0~6_combout\,
	datad => \ULA1|ALT_INV_Equal0~7_combout\,
	datae => \Somador1|ALT_INV_Add0~33_sumout\,
	dataf => \Somador2|ALT_INV_Add0~33_sumout\,
	combout => \MUX_NEXT_PC|saida_MUX[10]~3_combout\);

\PC_REG|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(10));

\Somador1|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~37_sumout\ = SUM(( \PC_REG|DOUT\(11) ) + ( GND ) + ( \Somador1|Add0~34\ ))
-- \Somador1|Add0~38\ = CARRY(( \PC_REG|DOUT\(11) ) + ( GND ) + ( \Somador1|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(11),
	cin => \Somador1|Add0~34\,
	sumout => \Somador1|Add0~37_sumout\,
	cout => \Somador1|Add0~38\);

\Somador2|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~37_sumout\ = SUM(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~37_sumout\ ) + ( \Somador2|Add0~34\ ))
-- \Somador2|Add0~38\ = CARRY(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~37_sumout\ ) + ( \Somador2|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \Somador1|ALT_INV_Add0~37_sumout\,
	cin => \Somador2|Add0~34\,
	sumout => \Somador2|Add0~37_sumout\,
	cout => \Somador2|Add0~38\);

\MUX_NEXT_PC|saida_MUX[11]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[11]~4_combout\ = ( \Somador1|Add0~37_sumout\ & ( \Somador2|Add0~37_sumout\ & ( \decoderOPCODE|OUTPUT_OP[1]~0_combout\ ) ) ) # ( !\Somador1|Add0~37_sumout\ & ( \Somador2|Add0~37_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & 
-- (\decoderInstru1|OUTPUT[2]~4_combout\ & (\ULA1|Equal0~6_combout\ & \ULA1|Equal0~7_combout\))) ) ) ) # ( \Somador1|Add0~37_sumout\ & ( !\Somador2|Add0~37_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\) # 
-- ((!\ULA1|Equal0~6_combout\) # (!\ULA1|Equal0~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010000000000000000010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datac => \ULA1|ALT_INV_Equal0~6_combout\,
	datad => \ULA1|ALT_INV_Equal0~7_combout\,
	datae => \Somador1|ALT_INV_Add0~37_sumout\,
	dataf => \Somador2|ALT_INV_Add0~37_sumout\,
	combout => \MUX_NEXT_PC|saida_MUX[11]~4_combout\);

\PC_REG|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(11));

\Somador1|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~41_sumout\ = SUM(( \PC_REG|DOUT\(12) ) + ( GND ) + ( \Somador1|Add0~38\ ))
-- \Somador1|Add0~42\ = CARRY(( \PC_REG|DOUT\(12) ) + ( GND ) + ( \Somador1|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(12),
	cin => \Somador1|Add0~38\,
	sumout => \Somador1|Add0~41_sumout\,
	cout => \Somador1|Add0~42\);

\Somador2|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~41_sumout\ = SUM(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~41_sumout\ ) + ( \Somador2|Add0~38\ ))
-- \Somador2|Add0~42\ = CARRY(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~41_sumout\ ) + ( \Somador2|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \Somador1|ALT_INV_Add0~41_sumout\,
	cin => \Somador2|Add0~38\,
	sumout => \Somador2|Add0~41_sumout\,
	cout => \Somador2|Add0~42\);

\MUX_NEXT_PC|saida_MUX[12]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[12]~5_combout\ = ( \Somador1|Add0~41_sumout\ & ( \Somador2|Add0~41_sumout\ & ( \decoderOPCODE|OUTPUT_OP[1]~0_combout\ ) ) ) # ( !\Somador1|Add0~41_sumout\ & ( \Somador2|Add0~41_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & 
-- (\decoderInstru1|OUTPUT[2]~4_combout\ & (\ULA1|Equal0~6_combout\ & \ULA1|Equal0~7_combout\))) ) ) ) # ( \Somador1|Add0~41_sumout\ & ( !\Somador2|Add0~41_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\) # 
-- ((!\ULA1|Equal0~6_combout\) # (!\ULA1|Equal0~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010000000000000000010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datac => \ULA1|ALT_INV_Equal0~6_combout\,
	datad => \ULA1|ALT_INV_Equal0~7_combout\,
	datae => \Somador1|ALT_INV_Add0~41_sumout\,
	dataf => \Somador2|ALT_INV_Add0~41_sumout\,
	combout => \MUX_NEXT_PC|saida_MUX[12]~5_combout\);

\PC_REG|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[12]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(12));

\Somador1|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~45_sumout\ = SUM(( \PC_REG|DOUT\(13) ) + ( GND ) + ( \Somador1|Add0~42\ ))
-- \Somador1|Add0~46\ = CARRY(( \PC_REG|DOUT\(13) ) + ( GND ) + ( \Somador1|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(13),
	cin => \Somador1|Add0~42\,
	sumout => \Somador1|Add0~45_sumout\,
	cout => \Somador1|Add0~46\);

\Somador2|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~45_sumout\ = SUM(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~45_sumout\ ) + ( \Somador2|Add0~42\ ))
-- \Somador2|Add0~46\ = CARRY(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~45_sumout\ ) + ( \Somador2|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \Somador1|ALT_INV_Add0~45_sumout\,
	cin => \Somador2|Add0~42\,
	sumout => \Somador2|Add0~45_sumout\,
	cout => \Somador2|Add0~46\);

\MUX_NEXT_PC|saida_MUX[13]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[13]~6_combout\ = ( \Somador1|Add0~45_sumout\ & ( \Somador2|Add0~45_sumout\ & ( \decoderOPCODE|OUTPUT_OP[1]~0_combout\ ) ) ) # ( !\Somador1|Add0~45_sumout\ & ( \Somador2|Add0~45_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & 
-- (\decoderInstru1|OUTPUT[2]~4_combout\ & (\ULA1|Equal0~6_combout\ & \ULA1|Equal0~7_combout\))) ) ) ) # ( \Somador1|Add0~45_sumout\ & ( !\Somador2|Add0~45_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\) # 
-- ((!\ULA1|Equal0~6_combout\) # (!\ULA1|Equal0~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010000000000000000010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datac => \ULA1|ALT_INV_Equal0~6_combout\,
	datad => \ULA1|ALT_INV_Equal0~7_combout\,
	datae => \Somador1|ALT_INV_Add0~45_sumout\,
	dataf => \Somador2|ALT_INV_Add0~45_sumout\,
	combout => \MUX_NEXT_PC|saida_MUX[13]~6_combout\);

\PC_REG|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(13));

\Somador1|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~49_sumout\ = SUM(( \PC_REG|DOUT\(14) ) + ( GND ) + ( \Somador1|Add0~46\ ))
-- \Somador1|Add0~50\ = CARRY(( \PC_REG|DOUT\(14) ) + ( GND ) + ( \Somador1|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(14),
	cin => \Somador1|Add0~46\,
	sumout => \Somador1|Add0~49_sumout\,
	cout => \Somador1|Add0~50\);

\Somador2|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~49_sumout\ = SUM(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~49_sumout\ ) + ( \Somador2|Add0~46\ ))
-- \Somador2|Add0~50\ = CARRY(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~49_sumout\ ) + ( \Somador2|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \Somador1|ALT_INV_Add0~49_sumout\,
	cin => \Somador2|Add0~46\,
	sumout => \Somador2|Add0~49_sumout\,
	cout => \Somador2|Add0~50\);

\MUX_NEXT_PC|saida_MUX[14]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[14]~7_combout\ = ( \Somador1|Add0~49_sumout\ & ( \Somador2|Add0~49_sumout\ & ( \decoderOPCODE|OUTPUT_OP[1]~0_combout\ ) ) ) # ( !\Somador1|Add0~49_sumout\ & ( \Somador2|Add0~49_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & 
-- (\decoderInstru1|OUTPUT[2]~4_combout\ & (\ULA1|Equal0~6_combout\ & \ULA1|Equal0~7_combout\))) ) ) ) # ( \Somador1|Add0~49_sumout\ & ( !\Somador2|Add0~49_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\) # 
-- ((!\ULA1|Equal0~6_combout\) # (!\ULA1|Equal0~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010000000000000000010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datac => \ULA1|ALT_INV_Equal0~6_combout\,
	datad => \ULA1|ALT_INV_Equal0~7_combout\,
	datae => \Somador1|ALT_INV_Add0~49_sumout\,
	dataf => \Somador2|ALT_INV_Add0~49_sumout\,
	combout => \MUX_NEXT_PC|saida_MUX[14]~7_combout\);

\PC_REG|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(14));

\Somador1|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~53_sumout\ = SUM(( \PC_REG|DOUT\(15) ) + ( GND ) + ( \Somador1|Add0~50\ ))
-- \Somador1|Add0~54\ = CARRY(( \PC_REG|DOUT\(15) ) + ( GND ) + ( \Somador1|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(15),
	cin => \Somador1|Add0~50\,
	sumout => \Somador1|Add0~53_sumout\,
	cout => \Somador1|Add0~54\);

\Somador2|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~53_sumout\ = SUM(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~53_sumout\ ) + ( \Somador2|Add0~50\ ))
-- \Somador2|Add0~54\ = CARRY(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~53_sumout\ ) + ( \Somador2|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \Somador1|ALT_INV_Add0~53_sumout\,
	cin => \Somador2|Add0~50\,
	sumout => \Somador2|Add0~53_sumout\,
	cout => \Somador2|Add0~54\);

\MUX_NEXT_PC|saida_MUX[15]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[15]~8_combout\ = ( \Somador1|Add0~53_sumout\ & ( \Somador2|Add0~53_sumout\ & ( \decoderOPCODE|OUTPUT_OP[1]~0_combout\ ) ) ) # ( !\Somador1|Add0~53_sumout\ & ( \Somador2|Add0~53_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & 
-- (\decoderInstru1|OUTPUT[2]~4_combout\ & (\ULA1|Equal0~6_combout\ & \ULA1|Equal0~7_combout\))) ) ) ) # ( \Somador1|Add0~53_sumout\ & ( !\Somador2|Add0~53_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\) # 
-- ((!\ULA1|Equal0~6_combout\) # (!\ULA1|Equal0~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010000000000000000010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datac => \ULA1|ALT_INV_Equal0~6_combout\,
	datad => \ULA1|ALT_INV_Equal0~7_combout\,
	datae => \Somador1|ALT_INV_Add0~53_sumout\,
	dataf => \Somador2|ALT_INV_Add0~53_sumout\,
	combout => \MUX_NEXT_PC|saida_MUX[15]~8_combout\);

\PC_REG|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[15]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(15));

\Somador1|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~57_sumout\ = SUM(( \PC_REG|DOUT\(16) ) + ( GND ) + ( \Somador1|Add0~54\ ))
-- \Somador1|Add0~58\ = CARRY(( \PC_REG|DOUT\(16) ) + ( GND ) + ( \Somador1|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(16),
	cin => \Somador1|Add0~54\,
	sumout => \Somador1|Add0~57_sumout\,
	cout => \Somador1|Add0~58\);

\Somador2|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~57_sumout\ = SUM(( (!\PC_REG|DOUT\(7) & \ROM1|memROM~12_combout\) ) + ( \Somador1|Add0~57_sumout\ ) + ( \Somador2|Add0~54\ ))
-- \Somador2|Add0~58\ = CARRY(( (!\PC_REG|DOUT\(7) & \ROM1|memROM~12_combout\) ) + ( \Somador1|Add0~57_sumout\ ) + ( \Somador2|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC_REG|ALT_INV_DOUT\(7),
	datad => \ROM1|ALT_INV_memROM~12_combout\,
	dataf => \Somador1|ALT_INV_Add0~57_sumout\,
	cin => \Somador2|Add0~54\,
	sumout => \Somador2|Add0~57_sumout\,
	cout => \Somador2|Add0~58\);

\MUX_NEXT_PC|saida_MUX[16]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[16]~39_combout\ = ( !\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ( (((\ROM1|memROM~13_combout\))) ) ) # ( \decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ( (!\ULA1|Equal0~7_combout\ & ((((\Somador1|Add0~57_sumout\))))) # 
-- (\ULA1|Equal0~7_combout\ & ((!\ULA1|Equal0~6_combout\ & (((\Somador1|Add0~57_sumout\)))) # (\ULA1|Equal0~6_combout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\ & ((\Somador1|Add0~57_sumout\))) # (\decoderInstru1|OUTPUT[2]~4_combout\ & 
-- (\Somador2|Add0~57_sumout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000000000000000100001111000011111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Equal0~7_combout\,
	datab => \ULA1|ALT_INV_Equal0~6_combout\,
	datac => \Somador2|ALT_INV_Add0~57_sumout\,
	datad => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datae => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	dataf => \Somador1|ALT_INV_Add0~57_sumout\,
	datag => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \MUX_NEXT_PC|saida_MUX[16]~39_combout\);

\PC_REG|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[16]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(16));

\Somador1|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~61_sumout\ = SUM(( \PC_REG|DOUT\(17) ) + ( GND ) + ( \Somador1|Add0~58\ ))
-- \Somador1|Add0~62\ = CARRY(( \PC_REG|DOUT\(17) ) + ( GND ) + ( \Somador1|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(17),
	cin => \Somador1|Add0~58\,
	sumout => \Somador1|Add0~61_sumout\,
	cout => \Somador1|Add0~62\);

\Somador2|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~61_sumout\ = SUM(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~61_sumout\ ) + ( \Somador2|Add0~58\ ))
-- \Somador2|Add0~62\ = CARRY(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~61_sumout\ ) + ( \Somador2|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \Somador1|ALT_INV_Add0~61_sumout\,
	cin => \Somador2|Add0~58\,
	sumout => \Somador2|Add0~61_sumout\,
	cout => \Somador2|Add0~62\);

\MUX_NEXT_PC|saida_MUX[17]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[17]~9_combout\ = ( \Somador1|Add0~61_sumout\ & ( \Somador2|Add0~61_sumout\ & ( \decoderOPCODE|OUTPUT_OP[1]~0_combout\ ) ) ) # ( !\Somador1|Add0~61_sumout\ & ( \Somador2|Add0~61_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & 
-- (\decoderInstru1|OUTPUT[2]~4_combout\ & (\ULA1|Equal0~6_combout\ & \ULA1|Equal0~7_combout\))) ) ) ) # ( \Somador1|Add0~61_sumout\ & ( !\Somador2|Add0~61_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\) # 
-- ((!\ULA1|Equal0~6_combout\) # (!\ULA1|Equal0~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010000000000000000010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datac => \ULA1|ALT_INV_Equal0~6_combout\,
	datad => \ULA1|ALT_INV_Equal0~7_combout\,
	datae => \Somador1|ALT_INV_Add0~61_sumout\,
	dataf => \Somador2|ALT_INV_Add0~61_sumout\,
	combout => \MUX_NEXT_PC|saida_MUX[17]~9_combout\);

\PC_REG|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[17]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(17));

\Somador1|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~65_sumout\ = SUM(( \PC_REG|DOUT\(18) ) + ( GND ) + ( \Somador1|Add0~62\ ))
-- \Somador1|Add0~66\ = CARRY(( \PC_REG|DOUT\(18) ) + ( GND ) + ( \Somador1|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(18),
	cin => \Somador1|Add0~62\,
	sumout => \Somador1|Add0~65_sumout\,
	cout => \Somador1|Add0~66\);

\Somador2|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~65_sumout\ = SUM(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~65_sumout\ ) + ( \Somador2|Add0~62\ ))
-- \Somador2|Add0~66\ = CARRY(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~65_sumout\ ) + ( \Somador2|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \Somador1|ALT_INV_Add0~65_sumout\,
	cin => \Somador2|Add0~62\,
	sumout => \Somador2|Add0~65_sumout\,
	cout => \Somador2|Add0~66\);

\MUX_NEXT_PC|saida_MUX[18]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[18]~35_combout\ = ( !\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ( (((!\ROM1|memROM~16_combout\))) ) ) # ( \decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ( (!\ULA1|Equal0~7_combout\ & ((((\Somador1|Add0~65_sumout\))))) # 
-- (\ULA1|Equal0~7_combout\ & ((!\ULA1|Equal0~6_combout\ & (((\Somador1|Add0~65_sumout\)))) # (\ULA1|Equal0~6_combout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\ & ((\Somador1|Add0~65_sumout\))) # (\decoderInstru1|OUTPUT[2]~4_combout\ & 
-- (\Somador2|Add0~65_sumout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111000011110000000000000000000111110000111100001111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Equal0~7_combout\,
	datab => \ULA1|ALT_INV_Equal0~6_combout\,
	datac => \Somador2|ALT_INV_Add0~65_sumout\,
	datad => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datae => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	dataf => \Somador1|ALT_INV_Add0~65_sumout\,
	datag => \ROM1|ALT_INV_memROM~16_combout\,
	combout => \MUX_NEXT_PC|saida_MUX[18]~35_combout\);

\PC_REG|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[18]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(18));

\Somador1|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~69_sumout\ = SUM(( \PC_REG|DOUT\(19) ) + ( GND ) + ( \Somador1|Add0~66\ ))
-- \Somador1|Add0~70\ = CARRY(( \PC_REG|DOUT\(19) ) + ( GND ) + ( \Somador1|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(19),
	cin => \Somador1|Add0~66\,
	sumout => \Somador1|Add0~69_sumout\,
	cout => \Somador1|Add0~70\);

\Somador2|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~69_sumout\ = SUM(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~69_sumout\ ) + ( \Somador2|Add0~66\ ))
-- \Somador2|Add0~70\ = CARRY(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~69_sumout\ ) + ( \Somador2|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \Somador1|ALT_INV_Add0~69_sumout\,
	cin => \Somador2|Add0~66\,
	sumout => \Somador2|Add0~69_sumout\,
	cout => \Somador2|Add0~70\);

\MUX_NEXT_PC|saida_MUX[19]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[19]~31_combout\ = ( !\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ( (((\ROM1|memROM~13_combout\))) ) ) # ( \decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ( (!\ULA1|Equal0~7_combout\ & ((((\Somador1|Add0~69_sumout\))))) # 
-- (\ULA1|Equal0~7_combout\ & ((!\ULA1|Equal0~6_combout\ & (((\Somador1|Add0~69_sumout\)))) # (\ULA1|Equal0~6_combout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\ & ((\Somador1|Add0~69_sumout\))) # (\decoderInstru1|OUTPUT[2]~4_combout\ & 
-- (\Somador2|Add0~69_sumout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000000000000000100001111000011111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Equal0~7_combout\,
	datab => \ULA1|ALT_INV_Equal0~6_combout\,
	datac => \Somador2|ALT_INV_Add0~69_sumout\,
	datad => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datae => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	dataf => \Somador1|ALT_INV_Add0~69_sumout\,
	datag => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \MUX_NEXT_PC|saida_MUX[19]~31_combout\);

\PC_REG|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[19]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(19));

\Somador1|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~73_sumout\ = SUM(( \PC_REG|DOUT\(20) ) + ( GND ) + ( \Somador1|Add0~70\ ))
-- \Somador1|Add0~74\ = CARRY(( \PC_REG|DOUT\(20) ) + ( GND ) + ( \Somador1|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(20),
	cin => \Somador1|Add0~70\,
	sumout => \Somador1|Add0~73_sumout\,
	cout => \Somador1|Add0~74\);

\Somador2|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~73_sumout\ = SUM(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~73_sumout\ ) + ( \Somador2|Add0~70\ ))
-- \Somador2|Add0~74\ = CARRY(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~73_sumout\ ) + ( \Somador2|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \Somador1|ALT_INV_Add0~73_sumout\,
	cin => \Somador2|Add0~70\,
	sumout => \Somador2|Add0~73_sumout\,
	cout => \Somador2|Add0~74\);

\MUX_NEXT_PC|saida_MUX[20]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[20]~10_combout\ = ( \Somador1|Add0~73_sumout\ & ( \Somador2|Add0~73_sumout\ & ( \decoderOPCODE|OUTPUT_OP[1]~0_combout\ ) ) ) # ( !\Somador1|Add0~73_sumout\ & ( \Somador2|Add0~73_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & 
-- (\decoderInstru1|OUTPUT[2]~4_combout\ & (\ULA1|Equal0~6_combout\ & \ULA1|Equal0~7_combout\))) ) ) ) # ( \Somador1|Add0~73_sumout\ & ( !\Somador2|Add0~73_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\) # 
-- ((!\ULA1|Equal0~6_combout\) # (!\ULA1|Equal0~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010000000000000000010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datac => \ULA1|ALT_INV_Equal0~6_combout\,
	datad => \ULA1|ALT_INV_Equal0~7_combout\,
	datae => \Somador1|ALT_INV_Add0~73_sumout\,
	dataf => \Somador2|ALT_INV_Add0~73_sumout\,
	combout => \MUX_NEXT_PC|saida_MUX[20]~10_combout\);

\PC_REG|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(20));

\Somador1|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~77_sumout\ = SUM(( \PC_REG|DOUT\(21) ) + ( GND ) + ( \Somador1|Add0~74\ ))
-- \Somador1|Add0~78\ = CARRY(( \PC_REG|DOUT\(21) ) + ( GND ) + ( \Somador1|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(21),
	cin => \Somador1|Add0~74\,
	sumout => \Somador1|Add0~77_sumout\,
	cout => \Somador1|Add0~78\);

\Somador2|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~77_sumout\ = SUM(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~77_sumout\ ) + ( \Somador2|Add0~74\ ))
-- \Somador2|Add0~78\ = CARRY(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~77_sumout\ ) + ( \Somador2|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \Somador1|ALT_INV_Add0~77_sumout\,
	cin => \Somador2|Add0~74\,
	sumout => \Somador2|Add0~77_sumout\,
	cout => \Somador2|Add0~78\);

\MUX_NEXT_PC|saida_MUX[21]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[21]~27_combout\ = ( !\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ( (((\BANCO_REG|Equal0~0_combout\))) ) ) # ( \decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ( (!\ULA1|Equal0~7_combout\ & ((((\Somador1|Add0~77_sumout\))))) # 
-- (\ULA1|Equal0~7_combout\ & ((!\ULA1|Equal0~6_combout\ & (((\Somador1|Add0~77_sumout\)))) # (\ULA1|Equal0~6_combout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\ & ((\Somador1|Add0~77_sumout\))) # (\decoderInstru1|OUTPUT[2]~4_combout\ & 
-- (\Somador2|Add0~77_sumout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000000000000000100001111000011111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Equal0~7_combout\,
	datab => \ULA1|ALT_INV_Equal0~6_combout\,
	datac => \Somador2|ALT_INV_Add0~77_sumout\,
	datad => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datae => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	dataf => \Somador1|ALT_INV_Add0~77_sumout\,
	datag => \BANCO_REG|ALT_INV_Equal0~0_combout\,
	combout => \MUX_NEXT_PC|saida_MUX[21]~27_combout\);

\PC_REG|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(21));

\Somador1|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~81_sumout\ = SUM(( \PC_REG|DOUT\(22) ) + ( GND ) + ( \Somador1|Add0~78\ ))
-- \Somador1|Add0~82\ = CARRY(( \PC_REG|DOUT\(22) ) + ( GND ) + ( \Somador1|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(22),
	cin => \Somador1|Add0~78\,
	sumout => \Somador1|Add0~81_sumout\,
	cout => \Somador1|Add0~82\);

\Somador2|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~81_sumout\ = SUM(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~81_sumout\ ) + ( \Somador2|Add0~78\ ))
-- \Somador2|Add0~82\ = CARRY(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~81_sumout\ ) + ( \Somador2|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \Somador1|ALT_INV_Add0~81_sumout\,
	cin => \Somador2|Add0~78\,
	sumout => \Somador2|Add0~81_sumout\,
	cout => \Somador2|Add0~82\);

\MUX_NEXT_PC|saida_MUX[22]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[22]~11_combout\ = ( \Somador1|Add0~81_sumout\ & ( \Somador2|Add0~81_sumout\ & ( \decoderOPCODE|OUTPUT_OP[1]~0_combout\ ) ) ) # ( !\Somador1|Add0~81_sumout\ & ( \Somador2|Add0~81_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & 
-- (\decoderInstru1|OUTPUT[2]~4_combout\ & (\ULA1|Equal0~6_combout\ & \ULA1|Equal0~7_combout\))) ) ) ) # ( \Somador1|Add0~81_sumout\ & ( !\Somador2|Add0~81_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\) # 
-- ((!\ULA1|Equal0~6_combout\) # (!\ULA1|Equal0~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010000000000000000010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datac => \ULA1|ALT_INV_Equal0~6_combout\,
	datad => \ULA1|ALT_INV_Equal0~7_combout\,
	datae => \Somador1|ALT_INV_Add0~81_sumout\,
	dataf => \Somador2|ALT_INV_Add0~81_sumout\,
	combout => \MUX_NEXT_PC|saida_MUX[22]~11_combout\);

\PC_REG|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(22));

\Somador1|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~85_sumout\ = SUM(( \PC_REG|DOUT\(23) ) + ( GND ) + ( \Somador1|Add0~82\ ))
-- \Somador1|Add0~86\ = CARRY(( \PC_REG|DOUT\(23) ) + ( GND ) + ( \Somador1|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(23),
	cin => \Somador1|Add0~82\,
	sumout => \Somador1|Add0~85_sumout\,
	cout => \Somador1|Add0~86\);

\Somador2|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~85_sumout\ = SUM(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~85_sumout\ ) + ( \Somador2|Add0~82\ ))
-- \Somador2|Add0~86\ = CARRY(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~85_sumout\ ) + ( \Somador2|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \Somador1|ALT_INV_Add0~85_sumout\,
	cin => \Somador2|Add0~82\,
	sumout => \Somador2|Add0~85_sumout\,
	cout => \Somador2|Add0~86\);

\MUX_NEXT_PC|saida_MUX[23]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[23]~23_combout\ = ( !\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ( (((\ROM1|memROM~15_combout\))) ) ) # ( \decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ( (!\ULA1|Equal0~7_combout\ & ((((\Somador1|Add0~85_sumout\))))) # 
-- (\ULA1|Equal0~7_combout\ & ((!\ULA1|Equal0~6_combout\ & (((\Somador1|Add0~85_sumout\)))) # (\ULA1|Equal0~6_combout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\ & ((\Somador1|Add0~85_sumout\))) # (\decoderInstru1|OUTPUT[2]~4_combout\ & 
-- (\Somador2|Add0~85_sumout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000000000000000100001111000011111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Equal0~7_combout\,
	datab => \ULA1|ALT_INV_Equal0~6_combout\,
	datac => \Somador2|ALT_INV_Add0~85_sumout\,
	datad => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datae => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	dataf => \Somador1|ALT_INV_Add0~85_sumout\,
	datag => \ROM1|ALT_INV_memROM~15_combout\,
	combout => \MUX_NEXT_PC|saida_MUX[23]~23_combout\);

\PC_REG|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(23));

\Somador1|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~89_sumout\ = SUM(( \PC_REG|DOUT\(24) ) + ( GND ) + ( \Somador1|Add0~86\ ))
-- \Somador1|Add0~90\ = CARRY(( \PC_REG|DOUT\(24) ) + ( GND ) + ( \Somador1|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(24),
	cin => \Somador1|Add0~86\,
	sumout => \Somador1|Add0~89_sumout\,
	cout => \Somador1|Add0~90\);

\Somador2|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~89_sumout\ = SUM(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~89_sumout\ ) + ( \Somador2|Add0~86\ ))
-- \Somador2|Add0~90\ = CARRY(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~89_sumout\ ) + ( \Somador2|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \Somador1|ALT_INV_Add0~89_sumout\,
	cin => \Somador2|Add0~86\,
	sumout => \Somador2|Add0~89_sumout\,
	cout => \Somador2|Add0~90\);

\MUX_NEXT_PC|saida_MUX[24]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[24]~12_combout\ = ( \Somador1|Add0~89_sumout\ & ( \Somador2|Add0~89_sumout\ & ( \decoderOPCODE|OUTPUT_OP[1]~0_combout\ ) ) ) # ( !\Somador1|Add0~89_sumout\ & ( \Somador2|Add0~89_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & 
-- (\decoderInstru1|OUTPUT[2]~4_combout\ & (\ULA1|Equal0~6_combout\ & \ULA1|Equal0~7_combout\))) ) ) ) # ( \Somador1|Add0~89_sumout\ & ( !\Somador2|Add0~89_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\) # 
-- ((!\ULA1|Equal0~6_combout\) # (!\ULA1|Equal0~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010000000000000000010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datac => \ULA1|ALT_INV_Equal0~6_combout\,
	datad => \ULA1|ALT_INV_Equal0~7_combout\,
	datae => \Somador1|ALT_INV_Add0~89_sumout\,
	dataf => \Somador2|ALT_INV_Add0~89_sumout\,
	combout => \MUX_NEXT_PC|saida_MUX[24]~12_combout\);

\PC_REG|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[24]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(24));

\Somador1|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~93_sumout\ = SUM(( \PC_REG|DOUT\(25) ) + ( GND ) + ( \Somador1|Add0~90\ ))
-- \Somador1|Add0~94\ = CARRY(( \PC_REG|DOUT\(25) ) + ( GND ) + ( \Somador1|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(25),
	cin => \Somador1|Add0~90\,
	sumout => \Somador1|Add0~93_sumout\,
	cout => \Somador1|Add0~94\);

\Somador2|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~93_sumout\ = SUM(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~93_sumout\ ) + ( \Somador2|Add0~90\ ))
-- \Somador2|Add0~94\ = CARRY(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~93_sumout\ ) + ( \Somador2|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \Somador1|ALT_INV_Add0~93_sumout\,
	cin => \Somador2|Add0~90\,
	sumout => \Somador2|Add0~93_sumout\,
	cout => \Somador2|Add0~94\);

\MUX_NEXT_PC|saida_MUX[25]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[25]~13_combout\ = ( \Somador1|Add0~93_sumout\ & ( \Somador2|Add0~93_sumout\ & ( \decoderOPCODE|OUTPUT_OP[1]~0_combout\ ) ) ) # ( !\Somador1|Add0~93_sumout\ & ( \Somador2|Add0~93_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & 
-- (\decoderInstru1|OUTPUT[2]~4_combout\ & (\ULA1|Equal0~6_combout\ & \ULA1|Equal0~7_combout\))) ) ) ) # ( \Somador1|Add0~93_sumout\ & ( !\Somador2|Add0~93_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\) # 
-- ((!\ULA1|Equal0~6_combout\) # (!\ULA1|Equal0~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010000000000000000010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datac => \ULA1|ALT_INV_Equal0~6_combout\,
	datad => \ULA1|ALT_INV_Equal0~7_combout\,
	datae => \Somador1|ALT_INV_Add0~93_sumout\,
	dataf => \Somador2|ALT_INV_Add0~93_sumout\,
	combout => \MUX_NEXT_PC|saida_MUX[25]~13_combout\);

\PC_REG|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[25]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(25));

\Somador1|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~97_sumout\ = SUM(( \PC_REG|DOUT\(26) ) + ( GND ) + ( \Somador1|Add0~94\ ))
-- \Somador1|Add0~98\ = CARRY(( \PC_REG|DOUT\(26) ) + ( GND ) + ( \Somador1|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(26),
	cin => \Somador1|Add0~94\,
	sumout => \Somador1|Add0~97_sumout\,
	cout => \Somador1|Add0~98\);

\Somador2|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~97_sumout\ = SUM(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~97_sumout\ ) + ( \Somador2|Add0~94\ ))
-- \Somador2|Add0~98\ = CARRY(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~97_sumout\ ) + ( \Somador2|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \Somador1|ALT_INV_Add0~97_sumout\,
	cin => \Somador2|Add0~94\,
	sumout => \Somador2|Add0~97_sumout\,
	cout => \Somador2|Add0~98\);

\MUX_NEXT_PC|saida_MUX[26]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[26]~19_combout\ = ( !\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ( (((\ROM1|memROM~13_combout\))) ) ) # ( \decoderOPCODE|OUTPUT_OP[1]~0_combout\ & ( (!\ULA1|Equal0~7_combout\ & ((((\Somador1|Add0~97_sumout\))))) # 
-- (\ULA1|Equal0~7_combout\ & ((!\ULA1|Equal0~6_combout\ & (((\Somador1|Add0~97_sumout\)))) # (\ULA1|Equal0~6_combout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\ & ((\Somador1|Add0~97_sumout\))) # (\decoderInstru1|OUTPUT[2]~4_combout\ & 
-- (\Somador2|Add0~97_sumout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000000000000000100001111000011111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Equal0~7_combout\,
	datab => \ULA1|ALT_INV_Equal0~6_combout\,
	datac => \Somador2|ALT_INV_Add0~97_sumout\,
	datad => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datae => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	dataf => \Somador1|ALT_INV_Add0~97_sumout\,
	datag => \ROM1|ALT_INV_memROM~13_combout\,
	combout => \MUX_NEXT_PC|saida_MUX[26]~19_combout\);

\PC_REG|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[26]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(26));

\Somador1|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~101_sumout\ = SUM(( \PC_REG|DOUT\(27) ) + ( GND ) + ( \Somador1|Add0~98\ ))
-- \Somador1|Add0~102\ = CARRY(( \PC_REG|DOUT\(27) ) + ( GND ) + ( \Somador1|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(27),
	cin => \Somador1|Add0~98\,
	sumout => \Somador1|Add0~101_sumout\,
	cout => \Somador1|Add0~102\);

\Somador2|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~101_sumout\ = SUM(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~101_sumout\ ) + ( \Somador2|Add0~98\ ))
-- \Somador2|Add0~102\ = CARRY(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~101_sumout\ ) + ( \Somador2|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \Somador1|ALT_INV_Add0~101_sumout\,
	cin => \Somador2|Add0~98\,
	sumout => \Somador2|Add0~101_sumout\,
	cout => \Somador2|Add0~102\);

\MUX_NEXT_PC|saida_MUX[27]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[27]~14_combout\ = ( \Somador1|Add0~101_sumout\ & ( \Somador2|Add0~101_sumout\ & ( \decoderOPCODE|OUTPUT_OP[1]~0_combout\ ) ) ) # ( !\Somador1|Add0~101_sumout\ & ( \Somador2|Add0~101_sumout\ & ( 
-- (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & (\decoderInstru1|OUTPUT[2]~4_combout\ & (\ULA1|Equal0~6_combout\ & \ULA1|Equal0~7_combout\))) ) ) ) # ( \Somador1|Add0~101_sumout\ & ( !\Somador2|Add0~101_sumout\ & ( (\decoderOPCODE|OUTPUT_OP[1]~0_combout\ & 
-- ((!\decoderInstru1|OUTPUT[2]~4_combout\) # ((!\ULA1|Equal0~6_combout\) # (!\ULA1|Equal0~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010000000000000000010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderOPCODE|ALT_INV_OUTPUT_OP[1]~0_combout\,
	datab => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datac => \ULA1|ALT_INV_Equal0~6_combout\,
	datad => \ULA1|ALT_INV_Equal0~7_combout\,
	datae => \Somador1|ALT_INV_Add0~101_sumout\,
	dataf => \Somador2|ALT_INV_Add0~101_sumout\,
	combout => \MUX_NEXT_PC|saida_MUX[27]~14_combout\);

\PC_REG|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[27]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(27));

\Somador1|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~105_sumout\ = SUM(( \PC_REG|DOUT\(28) ) + ( GND ) + ( \Somador1|Add0~102\ ))
-- \Somador1|Add0~106\ = CARRY(( \PC_REG|DOUT\(28) ) + ( GND ) + ( \Somador1|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(28),
	cin => \Somador1|Add0~102\,
	sumout => \Somador1|Add0~105_sumout\,
	cout => \Somador1|Add0~106\);

\Somador2|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~105_sumout\ = SUM(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~105_sumout\ ) + ( \Somador2|Add0~102\ ))
-- \Somador2|Add0~106\ = CARRY(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~105_sumout\ ) + ( \Somador2|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \Somador1|ALT_INV_Add0~105_sumout\,
	cin => \Somador2|Add0~102\,
	sumout => \Somador2|Add0~105_sumout\,
	cout => \Somador2|Add0~106\);

\MUX_NEXT_PC|saida_MUX[28]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[28]~15_combout\ = ( \Somador2|Add0~105_sumout\ & ( ((\decoderInstru1|OUTPUT[2]~4_combout\ & (\ULA1|Equal0~6_combout\ & \ULA1|Equal0~7_combout\))) # (\Somador1|Add0~105_sumout\) ) ) # ( !\Somador2|Add0~105_sumout\ & ( 
-- (\Somador1|Add0~105_sumout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\) # ((!\ULA1|Equal0~6_combout\) # (!\ULA1|Equal0~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datab => \ULA1|ALT_INV_Equal0~6_combout\,
	datac => \ULA1|ALT_INV_Equal0~7_combout\,
	datad => \Somador1|ALT_INV_Add0~105_sumout\,
	datae => \Somador2|ALT_INV_Add0~105_sumout\,
	combout => \MUX_NEXT_PC|saida_MUX[28]~15_combout\);

\PC_REG|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[28]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(28));

\Somador1|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~109_sumout\ = SUM(( \PC_REG|DOUT\(29) ) + ( GND ) + ( \Somador1|Add0~106\ ))
-- \Somador1|Add0~110\ = CARRY(( \PC_REG|DOUT\(29) ) + ( GND ) + ( \Somador1|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(29),
	cin => \Somador1|Add0~106\,
	sumout => \Somador1|Add0~109_sumout\,
	cout => \Somador1|Add0~110\);

\Somador2|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~109_sumout\ = SUM(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~109_sumout\ ) + ( \Somador2|Add0~106\ ))
-- \Somador2|Add0~110\ = CARRY(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~109_sumout\ ) + ( \Somador2|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \Somador1|ALT_INV_Add0~109_sumout\,
	cin => \Somador2|Add0~106\,
	sumout => \Somador2|Add0~109_sumout\,
	cout => \Somador2|Add0~110\);

\MUX_NEXT_PC|saida_MUX[29]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[29]~16_combout\ = ( \Somador2|Add0~109_sumout\ & ( ((\decoderInstru1|OUTPUT[2]~4_combout\ & (\ULA1|Equal0~6_combout\ & \ULA1|Equal0~7_combout\))) # (\Somador1|Add0~109_sumout\) ) ) # ( !\Somador2|Add0~109_sumout\ & ( 
-- (\Somador1|Add0~109_sumout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\) # ((!\ULA1|Equal0~6_combout\) # (!\ULA1|Equal0~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datab => \ULA1|ALT_INV_Equal0~6_combout\,
	datac => \ULA1|ALT_INV_Equal0~7_combout\,
	datad => \Somador1|ALT_INV_Add0~109_sumout\,
	datae => \Somador2|ALT_INV_Add0~109_sumout\,
	combout => \MUX_NEXT_PC|saida_MUX[29]~16_combout\);

\PC_REG|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[29]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(29));

\Somador1|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~113_sumout\ = SUM(( \PC_REG|DOUT\(30) ) + ( GND ) + ( \Somador1|Add0~110\ ))
-- \Somador1|Add0~114\ = CARRY(( \PC_REG|DOUT\(30) ) + ( GND ) + ( \Somador1|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(30),
	cin => \Somador1|Add0~110\,
	sumout => \Somador1|Add0~113_sumout\,
	cout => \Somador1|Add0~114\);

\Somador2|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~113_sumout\ = SUM(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~113_sumout\ ) + ( \Somador2|Add0~110\ ))
-- \Somador2|Add0~114\ = CARRY(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~113_sumout\ ) + ( \Somador2|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \Somador1|ALT_INV_Add0~113_sumout\,
	cin => \Somador2|Add0~110\,
	sumout => \Somador2|Add0~113_sumout\,
	cout => \Somador2|Add0~114\);

\MUX_NEXT_PC|saida_MUX[30]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[30]~17_combout\ = ( \Somador2|Add0~113_sumout\ & ( ((\decoderInstru1|OUTPUT[2]~4_combout\ & (\ULA1|Equal0~6_combout\ & \ULA1|Equal0~7_combout\))) # (\Somador1|Add0~113_sumout\) ) ) # ( !\Somador2|Add0~113_sumout\ & ( 
-- (\Somador1|Add0~113_sumout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\) # ((!\ULA1|Equal0~6_combout\) # (!\ULA1|Equal0~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datab => \ULA1|ALT_INV_Equal0~6_combout\,
	datac => \ULA1|ALT_INV_Equal0~7_combout\,
	datad => \Somador1|ALT_INV_Add0~113_sumout\,
	datae => \Somador2|ALT_INV_Add0~113_sumout\,
	combout => \MUX_NEXT_PC|saida_MUX[30]~17_combout\);

\PC_REG|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[30]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(30));

\Somador1|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador1|Add0~117_sumout\ = SUM(( \PC_REG|DOUT\(31) ) + ( GND ) + ( \Somador1|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC_REG|ALT_INV_DOUT\(31),
	cin => \Somador1|Add0~114\,
	sumout => \Somador1|Add0~117_sumout\);

\Somador2|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Somador2|Add0~117_sumout\ = SUM(( \ROM1|memROM~3_combout\ ) + ( \Somador1|Add0~117_sumout\ ) + ( \Somador2|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ROM1|ALT_INV_memROM~3_combout\,
	dataf => \Somador1|ALT_INV_Add0~117_sumout\,
	cin => \Somador2|Add0~114\,
	sumout => \Somador2|Add0~117_sumout\);

\MUX_NEXT_PC|saida_MUX[31]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_NEXT_PC|saida_MUX[31]~18_combout\ = ( \Somador2|Add0~117_sumout\ & ( ((\decoderInstru1|OUTPUT[2]~4_combout\ & (\ULA1|Equal0~6_combout\ & \ULA1|Equal0~7_combout\))) # (\Somador1|Add0~117_sumout\) ) ) # ( !\Somador2|Add0~117_sumout\ & ( 
-- (\Somador1|Add0~117_sumout\ & ((!\decoderInstru1|OUTPUT[2]~4_combout\) # ((!\ULA1|Equal0~6_combout\) # (!\ULA1|Equal0~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111100000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \decoderInstru1|ALT_INV_OUTPUT[2]~4_combout\,
	datab => \ULA1|ALT_INV_Equal0~6_combout\,
	datac => \ULA1|ALT_INV_Equal0~7_combout\,
	datad => \Somador1|ALT_INV_Add0~117_sumout\,
	datae => \Somador2|ALT_INV_Add0~117_sumout\,
	combout => \MUX_NEXT_PC|saida_MUX[31]~18_combout\);

\PC_REG|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_NEXT_PC|saida_MUX[31]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_REG|DOUT\(31));

\ULA1|Equal0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA1|Equal0~8_combout\ = (\ULA1|Equal0~6_combout\ & \ULA1|Equal0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|ALT_INV_Equal0~6_combout\,
	datab => \ULA1|ALT_INV_Equal0~7_combout\,
	combout => \ULA1|Equal0~8_combout\);

ww_Instru_opcode(0) <= \Instru_opcode[0]~output_o\;

ww_Instru_opcode(1) <= \Instru_opcode[1]~output_o\;

ww_Instru_opcode(2) <= \Instru_opcode[2]~output_o\;

ww_Instru_opcode(3) <= \Instru_opcode[3]~output_o\;

ww_Instru_opcode(4) <= \Instru_opcode[4]~output_o\;

ww_Instru_opcode(5) <= \Instru_opcode[5]~output_o\;

ww_Funct(0) <= \Funct[0]~output_o\;

ww_Funct(1) <= \Funct[1]~output_o\;

ww_Funct(2) <= \Funct[2]~output_o\;

ww_Funct(3) <= \Funct[3]~output_o\;

ww_Funct(4) <= \Funct[4]~output_o\;

ww_Funct(5) <= \Funct[5]~output_o\;

ww_ULAA_OUT_AddrRAM(0) <= \ULAA_OUT_AddrRAM[0]~output_o\;

ww_ULAA_OUT_AddrRAM(1) <= \ULAA_OUT_AddrRAM[1]~output_o\;

ww_ULAA_OUT_AddrRAM(2) <= \ULAA_OUT_AddrRAM[2]~output_o\;

ww_ULAA_OUT_AddrRAM(3) <= \ULAA_OUT_AddrRAM[3]~output_o\;

ww_ULAA_OUT_AddrRAM(4) <= \ULAA_OUT_AddrRAM[4]~output_o\;

ww_ULAA_OUT_AddrRAM(5) <= \ULAA_OUT_AddrRAM[5]~output_o\;

ww_ULAA_OUT_AddrRAM(6) <= \ULAA_OUT_AddrRAM[6]~output_o\;

ww_ULAA_OUT_AddrRAM(7) <= \ULAA_OUT_AddrRAM[7]~output_o\;

ww_ULAA_OUT_AddrRAM(8) <= \ULAA_OUT_AddrRAM[8]~output_o\;

ww_ULAA_OUT_AddrRAM(9) <= \ULAA_OUT_AddrRAM[9]~output_o\;

ww_ULAA_OUT_AddrRAM(10) <= \ULAA_OUT_AddrRAM[10]~output_o\;

ww_ULAA_OUT_AddrRAM(11) <= \ULAA_OUT_AddrRAM[11]~output_o\;

ww_ULAA_OUT_AddrRAM(12) <= \ULAA_OUT_AddrRAM[12]~output_o\;

ww_ULAA_OUT_AddrRAM(13) <= \ULAA_OUT_AddrRAM[13]~output_o\;

ww_ULAA_OUT_AddrRAM(14) <= \ULAA_OUT_AddrRAM[14]~output_o\;

ww_ULAA_OUT_AddrRAM(15) <= \ULAA_OUT_AddrRAM[15]~output_o\;

ww_ULAA_OUT_AddrRAM(16) <= \ULAA_OUT_AddrRAM[16]~output_o\;

ww_ULAA_OUT_AddrRAM(17) <= \ULAA_OUT_AddrRAM[17]~output_o\;

ww_ULAA_OUT_AddrRAM(18) <= \ULAA_OUT_AddrRAM[18]~output_o\;

ww_ULAA_OUT_AddrRAM(19) <= \ULAA_OUT_AddrRAM[19]~output_o\;

ww_ULAA_OUT_AddrRAM(20) <= \ULAA_OUT_AddrRAM[20]~output_o\;

ww_ULAA_OUT_AddrRAM(21) <= \ULAA_OUT_AddrRAM[21]~output_o\;

ww_ULAA_OUT_AddrRAM(22) <= \ULAA_OUT_AddrRAM[22]~output_o\;

ww_ULAA_OUT_AddrRAM(23) <= \ULAA_OUT_AddrRAM[23]~output_o\;

ww_ULAA_OUT_AddrRAM(24) <= \ULAA_OUT_AddrRAM[24]~output_o\;

ww_ULAA_OUT_AddrRAM(25) <= \ULAA_OUT_AddrRAM[25]~output_o\;

ww_ULAA_OUT_AddrRAM(26) <= \ULAA_OUT_AddrRAM[26]~output_o\;

ww_ULAA_OUT_AddrRAM(27) <= \ULAA_OUT_AddrRAM[27]~output_o\;

ww_ULAA_OUT_AddrRAM(28) <= \ULAA_OUT_AddrRAM[28]~output_o\;

ww_ULAA_OUT_AddrRAM(29) <= \ULAA_OUT_AddrRAM[29]~output_o\;

ww_ULAA_OUT_AddrRAM(30) <= \ULAA_OUT_AddrRAM[30]~output_o\;

ww_ULAA_OUT_AddrRAM(31) <= \ULAA_OUT_AddrRAM[31]~output_o\;

ww_MEM_INN(0) <= \MEM_INN[0]~output_o\;

ww_MEM_INN(1) <= \MEM_INN[1]~output_o\;

ww_MEM_INN(2) <= \MEM_INN[2]~output_o\;

ww_MEM_INN(3) <= \MEM_INN[3]~output_o\;

ww_MEM_INN(4) <= \MEM_INN[4]~output_o\;

ww_MEM_INN(5) <= \MEM_INN[5]~output_o\;

ww_MEM_INN(6) <= \MEM_INN[6]~output_o\;

ww_MEM_INN(7) <= \MEM_INN[7]~output_o\;

ww_MEM_INN(8) <= \MEM_INN[8]~output_o\;

ww_MEM_INN(9) <= \MEM_INN[9]~output_o\;

ww_MEM_INN(10) <= \MEM_INN[10]~output_o\;

ww_MEM_INN(11) <= \MEM_INN[11]~output_o\;

ww_MEM_INN(12) <= \MEM_INN[12]~output_o\;

ww_MEM_INN(13) <= \MEM_INN[13]~output_o\;

ww_MEM_INN(14) <= \MEM_INN[14]~output_o\;

ww_MEM_INN(15) <= \MEM_INN[15]~output_o\;

ww_MEM_INN(16) <= \MEM_INN[16]~output_o\;

ww_MEM_INN(17) <= \MEM_INN[17]~output_o\;

ww_MEM_INN(18) <= \MEM_INN[18]~output_o\;

ww_MEM_INN(19) <= \MEM_INN[19]~output_o\;

ww_MEM_INN(20) <= \MEM_INN[20]~output_o\;

ww_MEM_INN(21) <= \MEM_INN[21]~output_o\;

ww_MEM_INN(22) <= \MEM_INN[22]~output_o\;

ww_MEM_INN(23) <= \MEM_INN[23]~output_o\;

ww_MEM_INN(24) <= \MEM_INN[24]~output_o\;

ww_MEM_INN(25) <= \MEM_INN[25]~output_o\;

ww_MEM_INN(26) <= \MEM_INN[26]~output_o\;

ww_MEM_INN(27) <= \MEM_INN[27]~output_o\;

ww_MEM_INN(28) <= \MEM_INN[28]~output_o\;

ww_MEM_INN(29) <= \MEM_INN[29]~output_o\;

ww_MEM_INN(30) <= \MEM_INN[30]~output_o\;

ww_MEM_INN(31) <= \MEM_INN[31]~output_o\;

ww_MEM_OUTT(0) <= \MEM_OUTT[0]~output_o\;

ww_MEM_OUTT(1) <= \MEM_OUTT[1]~output_o\;

ww_MEM_OUTT(2) <= \MEM_OUTT[2]~output_o\;

ww_MEM_OUTT(3) <= \MEM_OUTT[3]~output_o\;

ww_MEM_OUTT(4) <= \MEM_OUTT[4]~output_o\;

ww_MEM_OUTT(5) <= \MEM_OUTT[5]~output_o\;

ww_MEM_OUTT(6) <= \MEM_OUTT[6]~output_o\;

ww_MEM_OUTT(7) <= \MEM_OUTT[7]~output_o\;

ww_MEM_OUTT(8) <= \MEM_OUTT[8]~output_o\;

ww_MEM_OUTT(9) <= \MEM_OUTT[9]~output_o\;

ww_MEM_OUTT(10) <= \MEM_OUTT[10]~output_o\;

ww_MEM_OUTT(11) <= \MEM_OUTT[11]~output_o\;

ww_MEM_OUTT(12) <= \MEM_OUTT[12]~output_o\;

ww_MEM_OUTT(13) <= \MEM_OUTT[13]~output_o\;

ww_MEM_OUTT(14) <= \MEM_OUTT[14]~output_o\;

ww_MEM_OUTT(15) <= \MEM_OUTT[15]~output_o\;

ww_MEM_OUTT(16) <= \MEM_OUTT[16]~output_o\;

ww_MEM_OUTT(17) <= \MEM_OUTT[17]~output_o\;

ww_MEM_OUTT(18) <= \MEM_OUTT[18]~output_o\;

ww_MEM_OUTT(19) <= \MEM_OUTT[19]~output_o\;

ww_MEM_OUTT(20) <= \MEM_OUTT[20]~output_o\;

ww_MEM_OUTT(21) <= \MEM_OUTT[21]~output_o\;

ww_MEM_OUTT(22) <= \MEM_OUTT[22]~output_o\;

ww_MEM_OUTT(23) <= \MEM_OUTT[23]~output_o\;

ww_MEM_OUTT(24) <= \MEM_OUTT[24]~output_o\;

ww_MEM_OUTT(25) <= \MEM_OUTT[25]~output_o\;

ww_MEM_OUTT(26) <= \MEM_OUTT[26]~output_o\;

ww_MEM_OUTT(27) <= \MEM_OUTT[27]~output_o\;

ww_MEM_OUTT(28) <= \MEM_OUTT[28]~output_o\;

ww_MEM_OUTT(29) <= \MEM_OUTT[29]~output_o\;

ww_MEM_OUTT(30) <= \MEM_OUTT[30]~output_o\;

ww_MEM_OUTT(31) <= \MEM_OUTT[31]~output_o\;

ww_RS_OUT(0) <= \RS_OUT[0]~output_o\;

ww_RS_OUT(1) <= \RS_OUT[1]~output_o\;

ww_RS_OUT(2) <= \RS_OUT[2]~output_o\;

ww_RS_OUT(3) <= \RS_OUT[3]~output_o\;

ww_RS_OUT(4) <= \RS_OUT[4]~output_o\;

ww_RS_OUT(5) <= \RS_OUT[5]~output_o\;

ww_RS_OUT(6) <= \RS_OUT[6]~output_o\;

ww_RS_OUT(7) <= \RS_OUT[7]~output_o\;

ww_RS_OUT(8) <= \RS_OUT[8]~output_o\;

ww_RS_OUT(9) <= \RS_OUT[9]~output_o\;

ww_RS_OUT(10) <= \RS_OUT[10]~output_o\;

ww_RS_OUT(11) <= \RS_OUT[11]~output_o\;

ww_RS_OUT(12) <= \RS_OUT[12]~output_o\;

ww_RS_OUT(13) <= \RS_OUT[13]~output_o\;

ww_RS_OUT(14) <= \RS_OUT[14]~output_o\;

ww_RS_OUT(15) <= \RS_OUT[15]~output_o\;

ww_RS_OUT(16) <= \RS_OUT[16]~output_o\;

ww_RS_OUT(17) <= \RS_OUT[17]~output_o\;

ww_RS_OUT(18) <= \RS_OUT[18]~output_o\;

ww_RS_OUT(19) <= \RS_OUT[19]~output_o\;

ww_RS_OUT(20) <= \RS_OUT[20]~output_o\;

ww_RS_OUT(21) <= \RS_OUT[21]~output_o\;

ww_RS_OUT(22) <= \RS_OUT[22]~output_o\;

ww_RS_OUT(23) <= \RS_OUT[23]~output_o\;

ww_RS_OUT(24) <= \RS_OUT[24]~output_o\;

ww_RS_OUT(25) <= \RS_OUT[25]~output_o\;

ww_RS_OUT(26) <= \RS_OUT[26]~output_o\;

ww_RS_OUT(27) <= \RS_OUT[27]~output_o\;

ww_RS_OUT(28) <= \RS_OUT[28]~output_o\;

ww_RS_OUT(29) <= \RS_OUT[29]~output_o\;

ww_RS_OUT(30) <= \RS_OUT[30]~output_o\;

ww_RS_OUT(31) <= \RS_OUT[31]~output_o\;

ww_RT_OUTT(0) <= \RT_OUTT[0]~output_o\;

ww_RT_OUTT(1) <= \RT_OUTT[1]~output_o\;

ww_RT_OUTT(2) <= \RT_OUTT[2]~output_o\;

ww_RT_OUTT(3) <= \RT_OUTT[3]~output_o\;

ww_RT_OUTT(4) <= \RT_OUTT[4]~output_o\;

ww_RT_OUTT(5) <= \RT_OUTT[5]~output_o\;

ww_RT_OUTT(6) <= \RT_OUTT[6]~output_o\;

ww_RT_OUTT(7) <= \RT_OUTT[7]~output_o\;

ww_RT_OUTT(8) <= \RT_OUTT[8]~output_o\;

ww_RT_OUTT(9) <= \RT_OUTT[9]~output_o\;

ww_RT_OUTT(10) <= \RT_OUTT[10]~output_o\;

ww_RT_OUTT(11) <= \RT_OUTT[11]~output_o\;

ww_RT_OUTT(12) <= \RT_OUTT[12]~output_o\;

ww_RT_OUTT(13) <= \RT_OUTT[13]~output_o\;

ww_RT_OUTT(14) <= \RT_OUTT[14]~output_o\;

ww_RT_OUTT(15) <= \RT_OUTT[15]~output_o\;

ww_RT_OUTT(16) <= \RT_OUTT[16]~output_o\;

ww_RT_OUTT(17) <= \RT_OUTT[17]~output_o\;

ww_RT_OUTT(18) <= \RT_OUTT[18]~output_o\;

ww_RT_OUTT(19) <= \RT_OUTT[19]~output_o\;

ww_RT_OUTT(20) <= \RT_OUTT[20]~output_o\;

ww_RT_OUTT(21) <= \RT_OUTT[21]~output_o\;

ww_RT_OUTT(22) <= \RT_OUTT[22]~output_o\;

ww_RT_OUTT(23) <= \RT_OUTT[23]~output_o\;

ww_RT_OUTT(24) <= \RT_OUTT[24]~output_o\;

ww_RT_OUTT(25) <= \RT_OUTT[25]~output_o\;

ww_RT_OUTT(26) <= \RT_OUTT[26]~output_o\;

ww_RT_OUTT(27) <= \RT_OUTT[27]~output_o\;

ww_RT_OUTT(28) <= \RT_OUTT[28]~output_o\;

ww_RT_OUTT(29) <= \RT_OUTT[29]~output_o\;

ww_RT_OUTT(30) <= \RT_OUTT[30]~output_o\;

ww_RT_OUTT(31) <= \RT_OUTT[31]~output_o\;

ww_Rs_End(0) <= \Rs_End[0]~output_o\;

ww_Rs_End(1) <= \Rs_End[1]~output_o\;

ww_Rs_End(2) <= \Rs_End[2]~output_o\;

ww_Rs_End(3) <= \Rs_End[3]~output_o\;

ww_Rs_End(4) <= \Rs_End[4]~output_o\;

ww_Rt_End(0) <= \Rt_End[0]~output_o\;

ww_Rt_End(1) <= \Rt_End[1]~output_o\;

ww_Rt_End(2) <= \Rt_End[2]~output_o\;

ww_Rt_End(3) <= \Rt_End[3]~output_o\;

ww_Rt_End(4) <= \Rt_End[4]~output_o\;

ww_PC_OUTT(0) <= \PC_OUTT[0]~output_o\;

ww_PC_OUTT(1) <= \PC_OUTT[1]~output_o\;

ww_PC_OUTT(2) <= \PC_OUTT[2]~output_o\;

ww_PC_OUTT(3) <= \PC_OUTT[3]~output_o\;

ww_PC_OUTT(4) <= \PC_OUTT[4]~output_o\;

ww_PC_OUTT(5) <= \PC_OUTT[5]~output_o\;

ww_PC_OUTT(6) <= \PC_OUTT[6]~output_o\;

ww_PC_OUTT(7) <= \PC_OUTT[7]~output_o\;

ww_PC_OUTT(8) <= \PC_OUTT[8]~output_o\;

ww_PC_OUTT(9) <= \PC_OUTT[9]~output_o\;

ww_PC_OUTT(10) <= \PC_OUTT[10]~output_o\;

ww_PC_OUTT(11) <= \PC_OUTT[11]~output_o\;

ww_PC_OUTT(12) <= \PC_OUTT[12]~output_o\;

ww_PC_OUTT(13) <= \PC_OUTT[13]~output_o\;

ww_PC_OUTT(14) <= \PC_OUTT[14]~output_o\;

ww_PC_OUTT(15) <= \PC_OUTT[15]~output_o\;

ww_PC_OUTT(16) <= \PC_OUTT[16]~output_o\;

ww_PC_OUTT(17) <= \PC_OUTT[17]~output_o\;

ww_PC_OUTT(18) <= \PC_OUTT[18]~output_o\;

ww_PC_OUTT(19) <= \PC_OUTT[19]~output_o\;

ww_PC_OUTT(20) <= \PC_OUTT[20]~output_o\;

ww_PC_OUTT(21) <= \PC_OUTT[21]~output_o\;

ww_PC_OUTT(22) <= \PC_OUTT[22]~output_o\;

ww_PC_OUTT(23) <= \PC_OUTT[23]~output_o\;

ww_PC_OUTT(24) <= \PC_OUTT[24]~output_o\;

ww_PC_OUTT(25) <= \PC_OUTT[25]~output_o\;

ww_PC_OUTT(26) <= \PC_OUTT[26]~output_o\;

ww_PC_OUTT(27) <= \PC_OUTT[27]~output_o\;

ww_PC_OUTT(28) <= \PC_OUTT[28]~output_o\;

ww_PC_OUTT(29) <= \PC_OUTT[29]~output_o\;

ww_PC_OUTT(30) <= \PC_OUTT[30]~output_o\;

ww_PC_OUTT(31) <= \PC_OUTT[31]~output_o\;

ww_flagEqual <= \flagEqual~output_o\;

ww_habFlagBEQ <= \habFlagBEQ~output_o\;

ww_muxJmp <= \muxJmp~output_o\;
END structure;


