---
BASEADDRPORT: 1
COUNT: 1
DESCRIPTION: PSW ORM CSR Spec
INTR:
  FATAL:
    - DESCRIPTION: stats_port_sh_peak_cnt Memory Double Bit ECC Error
      NAME: stats_port_sh_peak_cnt
      WIDTH: 1
    - DESCRIPTION: stats_port_sh_drop_cnt Memory Double Bit ECC Error
      NAME: stats_port_sh_drop_cnt
      WIDTH: 1
    - DESCRIPTION: stats_q_peak_cnt Memory Double Bit ECC Error
      NAME: stats_q_peak_cnt
      WIDTH: 1
    - DESCRIPTION: stats_q_drop_cnt Memory Double Bit ECC Error
      NAME: stats_q_drop_cnt
      WIDTH: 1
    - DESCRIPTION: port_cnt_inst3 Memory Double Bit ECC Error
      NAME: port_cnt_inst3
      WIDTH: 1
    - DESCRIPTION: port_cnt_inst2 Memory Double Bit ECC Error
      NAME: port_cnt_inst2
      WIDTH: 1
    - DESCRIPTION: port_cnt_inst1 Memory Double Bit ECC Error
      NAME: port_cnt_inst1
      WIDTH: 1
    - DESCRIPTION: port_cnt_inst0 Memory Double Bit ECC Error
      NAME: port_cnt_inst0
      WIDTH: 1
    - DESCRIPTION: q_cnt_inst3 Memory Double Bit ECC Error
      NAME: q_cnt_inst3
      WIDTH: 1
    - DESCRIPTION: q_cnt_inst2 Memory Double Bit ECC Error
      NAME: q_cnt_inst2
      WIDTH: 1
    - DESCRIPTION: q_cnt_inst1 Memory Double Bit ECC Error
      NAME: q_cnt_inst1
      WIDTH: 1
    - DESCRIPTION: q_cnt_inst0 Memory Double Bit ECC Error
      NAME: q_cnt_inst0
      WIDTH: 1
    - DESCRIPTION: port_cfg Memory Double Bit ECC Error
      NAME: port_cfg
      WIDTH: 1
    - DESCRIPTION: q_cfg Memory Double Bit ECC Error
      NAME: q_cfg
      WIDTH: 1
  NON_FATAL:
    - DESCRIPTION: stats_port_sh_peak_cnt Memory Single Bit ECC Error
      NAME: stats_port_sh_peak_cnt
      WIDTH: 1
    - DESCRIPTION: stats_port_sh_drop_cnt Memory Single Bit ECC Error
      NAME: stats_port_sh_drop_cnt
      WIDTH: 1
    - DESCRIPTION: stats_q_peak_cnt Memory Single Bit ECC Error
      NAME: stats_q_peak_cnt
      WIDTH: 1
    - DESCRIPTION: stats_q_drop_cnt Memory Single Bit ECC Error
      NAME: stats_q_drop_cnt
      WIDTH: 1
    - DESCRIPTION: port_cnt_inst3 Memory Single Bit ECC Error
      NAME: port_cnt_inst3
      WIDTH: 1
    - DESCRIPTION: port_cnt_inst2 Memory Single Bit ECC Error
      NAME: port_cnt_inst2
      WIDTH: 1
    - DESCRIPTION: port_cnt_inst1 Memory Single Bit ECC Error
      NAME: port_cnt_inst1
      WIDTH: 1
    - DESCRIPTION: port_cnt_inst0 Memory Single Bit ECC Error
      NAME: port_cnt_inst0
      WIDTH: 1
    - DESCRIPTION: q_cnt_inst3 Memory Single Bit ECC Error
      NAME: q_cnt_inst3
      WIDTH: 1
    - DESCRIPTION: q_cnt_inst2 Memory Single Bit ECC Error
      NAME: q_cnt_inst2
      WIDTH: 1
    - DESCRIPTION: q_cnt_inst1 Memory Single Bit ECC Error
      NAME: q_cnt_inst1
      WIDTH: 1
    - DESCRIPTION: q_cnt_inst0 Memory Single Bit ECC Error
      NAME: q_cnt_inst0
      WIDTH: 1
    - DESCRIPTION: port_cfg Memory Single Bit ECC Error
      NAME: port_cfg
      WIDTH: 1
    - DESCRIPTION: q_cfg Memory Single Bit ECC Error
      NAME: q_cfg
      WIDTH: 1
INTR_PORT_EN: 1
NAME: PSW_ORM_AN
PARENTNAME: NU_0_AN
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: psw_orm_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: psw_orm_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: psw_orm_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: stats_port_sh_peak_cnt Memory Double Bit ECC Error
        NAME: stats_port_sh_peak_cnt
        WIDTH: 1
      - &2
        DESCRIPTION: stats_port_sh_drop_cnt Memory Double Bit ECC Error
        NAME: stats_port_sh_drop_cnt
        WIDTH: 1
      - &3
        DESCRIPTION: stats_q_peak_cnt Memory Double Bit ECC Error
        NAME: stats_q_peak_cnt
        WIDTH: 1
      - &4
        DESCRIPTION: stats_q_drop_cnt Memory Double Bit ECC Error
        NAME: stats_q_drop_cnt
        WIDTH: 1
      - &5
        DESCRIPTION: port_cnt_inst3 Memory Double Bit ECC Error
        NAME: port_cnt_inst3
        WIDTH: 1
      - &6
        DESCRIPTION: port_cnt_inst2 Memory Double Bit ECC Error
        NAME: port_cnt_inst2
        WIDTH: 1
      - &7
        DESCRIPTION: port_cnt_inst1 Memory Double Bit ECC Error
        NAME: port_cnt_inst1
        WIDTH: 1
      - &8
        DESCRIPTION: port_cnt_inst0 Memory Double Bit ECC Error
        NAME: port_cnt_inst0
        WIDTH: 1
      - &9
        DESCRIPTION: q_cnt_inst3 Memory Double Bit ECC Error
        NAME: q_cnt_inst3
        WIDTH: 1
      - &10
        DESCRIPTION: q_cnt_inst2 Memory Double Bit ECC Error
        NAME: q_cnt_inst2
        WIDTH: 1
      - &11
        DESCRIPTION: q_cnt_inst1 Memory Double Bit ECC Error
        NAME: q_cnt_inst1
        WIDTH: 1
      - &12
        DESCRIPTION: q_cnt_inst0 Memory Double Bit ECC Error
        NAME: q_cnt_inst0
        WIDTH: 1
      - &13
        DESCRIPTION: port_cfg Memory Double Bit ECC Error
        NAME: port_cfg
        WIDTH: 1
      - &14
        DESCRIPTION: q_cfg Memory Double Bit ECC Error
        NAME: q_cfg
        WIDTH: 1
    NAME: psw_orm_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
    NAME: psw_orm_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
    NAME: psw_orm_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
    NAME: psw_orm_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
    NAME: psw_orm_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &15
        DESCRIPTION: stats_port_sh_peak_cnt Memory Single Bit ECC Error
        NAME: stats_port_sh_peak_cnt
        WIDTH: 1
      - &16
        DESCRIPTION: stats_port_sh_drop_cnt Memory Single Bit ECC Error
        NAME: stats_port_sh_drop_cnt
        WIDTH: 1
      - &17
        DESCRIPTION: stats_q_peak_cnt Memory Single Bit ECC Error
        NAME: stats_q_peak_cnt
        WIDTH: 1
      - &18
        DESCRIPTION: stats_q_drop_cnt Memory Single Bit ECC Error
        NAME: stats_q_drop_cnt
        WIDTH: 1
      - &19
        DESCRIPTION: port_cnt_inst3 Memory Single Bit ECC Error
        NAME: port_cnt_inst3
        WIDTH: 1
      - &20
        DESCRIPTION: port_cnt_inst2 Memory Single Bit ECC Error
        NAME: port_cnt_inst2
        WIDTH: 1
      - &21
        DESCRIPTION: port_cnt_inst1 Memory Single Bit ECC Error
        NAME: port_cnt_inst1
        WIDTH: 1
      - &22
        DESCRIPTION: port_cnt_inst0 Memory Single Bit ECC Error
        NAME: port_cnt_inst0
        WIDTH: 1
      - &23
        DESCRIPTION: q_cnt_inst3 Memory Single Bit ECC Error
        NAME: q_cnt_inst3
        WIDTH: 1
      - &24
        DESCRIPTION: q_cnt_inst2 Memory Single Bit ECC Error
        NAME: q_cnt_inst2
        WIDTH: 1
      - &25
        DESCRIPTION: q_cnt_inst1 Memory Single Bit ECC Error
        NAME: q_cnt_inst1
        WIDTH: 1
      - &26
        DESCRIPTION: q_cnt_inst0 Memory Single Bit ECC Error
        NAME: q_cnt_inst0
        WIDTH: 1
      - &27
        DESCRIPTION: port_cfg Memory Single Bit ECC Error
        NAME: port_cfg
        WIDTH: 1
      - &28
        DESCRIPTION: q_cfg Memory Single Bit ECC Error
        NAME: q_cfg
        WIDTH: 1
    NAME: psw_orm_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
    NAME: psw_orm_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
    NAME: psw_orm_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
    NAME: psw_orm_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
    NAME: psw_orm_non_fatal_intr_bclr
  - ATTR: 9
    DESCRIPTION: Place Holder for now for PSW Output resource manager Feature Register
    FLDLST:
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Module ID
        NAME: module_id
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Version number of the module
        NAME: version
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Features enabled in the module.
        NAME: features
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: psw_orm_features
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: psw_orm_spare_pio
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: psw_orm_scratchpad
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: 'Indicates global shared threshold value '
    FLDLST:
      - DEFAULT: 8000
        DESCRIPTION: .
        NAME: val
        WIDTH: 15
      - DEFAULT: 0
        DESCRIPTION: 'set 1 to clear HWM count. Harwdware detects rising edge of this signal to clear HWM counter. '
        NAME: clear_hwm
        WIDTH: 1
    NAME: psw_orm_cfg_glb_sh_thr
  - ATTR: 9
    DESCRIPTION: 'Indicates global shared counter value '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Current Value.
        NAME: val
        WIDTH: 15
    NAME: psw_orm_glb_sh_cnt
  - ATTR: 9
    DESCRIPTION: 'Indicates global shared counter high watermark  value '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: cell count HWM value
        NAME: hwm_val
        WIDTH: 15
    NAME: psw_orm_glb_sh_cnt_hwm
  - ATTR: 9
    DESCRIPTION: 'Indicates global shared pending counter value '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: .
        NAME: val
        WIDTH: 11
    NAME: psw_orm_glb_sh_pending_cnt
  - ATTR: 5
    DESCRIPTION: 'Enable stats for different color '
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: 'If set, count green packets'
        NAME: green
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: 'If set, count yellow packets'
        NAME: yellow
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: 'If set, count red packets'
        NAME: red
        WIDTH: 1
    NAME: psw_orm_cfg_stats_color_en
  - ATTR: 5
    DESCRIPTION: Config register for memory error injection
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Inject error into stats_port_sh_peak_cnt memory
        NAME: stats_port_sh_peak_cnt
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into stats_port_sh_drop_cnt memory
        NAME: stats_port_sh_drop_cnt
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into stats_q_peak_cnt memory
        NAME: stats_q_peak_cnt
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into stats_q_drop_cnt memory
        NAME: stats_q_drop_cnt
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into port_cnt_inst3 memory
        NAME: port_cnt_inst3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into port_cnt_inst2 memory
        NAME: port_cnt_inst2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into port_cnt_inst1 memory
        NAME: port_cnt_inst1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into port_cnt_inst0 memory
        NAME: port_cnt_inst0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into q_cnt_inst3 memory
        NAME: q_cnt_inst3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into q_cnt_inst2 memory
        NAME: q_cnt_inst2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into q_cnt_inst1 memory
        NAME: q_cnt_inst1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into q_cnt_inst0 memory
        NAME: q_cnt_inst0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into port_cfg memory
        NAME: port_cfg
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into q_cfg memory
        NAME: q_cfg
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: 'Type of error to be injected applied to all memories.  0 - Uncorrectable error. 1 - Correctable error '
        NAME: err_type
        WIDTH: 1
    NAME: psw_orm_sram_err_inj_cfg
  - ATTR: 9
    DESCRIPTION: 'SRAM bit vector that has correctable error. Set when first error is detected. Reset when corresponding interrupt status bit is cleared. '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: stats_port_sh_peak_cnt Memory Single Bit ECC Error
        NAME: stats_port_sh_peak_cnt
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: stats_port_sh_drop_cnt Memory Single Bit ECC Error
        NAME: stats_port_sh_drop_cnt
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: stats_q_peak_cnt Memory Single Bit ECC Error
        NAME: stats_q_peak_cnt
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: stats_q_drop_cnt Memory Single Bit ECC Error
        NAME: stats_q_drop_cnt
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: port_cnt_inst3 Memory Single Bit ECC Error
        NAME: port_cnt_inst3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: port_cnt_inst2 Memory Single Bit ECC Error
        NAME: port_cnt_inst2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: port_cnt_inst1 Memory Single Bit ECC Error
        NAME: port_cnt_inst1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: port_cnt_inst0 Memory Single Bit ECC Error
        NAME: port_cnt_inst0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: q_cnt_inst3 Memory Single Bit ECC Error
        NAME: q_cnt_inst3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: q_cnt_inst2 Memory Single Bit ECC Error
        NAME: q_cnt_inst2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: q_cnt_inst1 Memory Single Bit ECC Error
        NAME: q_cnt_inst1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: q_cnt_inst0 Memory Single Bit ECC Error
        NAME: q_cnt_inst0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: port_cfg Memory Single Bit ECC Error
        NAME: port_cfg
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: q_cfg Memory Single Bit ECC Error
        NAME: q_cfg
        WIDTH: 1
    NAME: psw_orm_sram_log_cerr_vec
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Syndrome related to error detected while reading data from SRAM '
        NAME: val
        WIDTH: 16
    NAME: psw_orm_sram_log_cerr_syndrome
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' address related to error detected while reading data from SRAM '
        NAME: val
        WIDTH: 16
    NAME: psw_orm_sram_log_cerr_addr
  - ATTR: 9
    DESCRIPTION: 'SRAM bit vector that has uncorrectable error. Set when first error is detected. Reset when corresponding interrupt status bit is cleared. '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: stats_port_sh_peak_cnt Memory Double Bit ECC Error
        NAME: stats_port_sh_peak_cnt
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: stats_port_sh_drop_cnt Memory Double Bit ECC Error
        NAME: stats_port_sh_drop_cnt
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: stats_q_peak_cnt Memory Double Bit ECC Error
        NAME: stats_q_peak_cnt
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: stats_q_drop_cnt Memory Double Bit ECC Error
        NAME: stats_q_drop_cnt
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: port_cnt_inst3 Memory Double Bit ECC Error
        NAME: port_cnt_inst3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: port_cnt_inst2 Memory Double Bit ECC Error
        NAME: port_cnt_inst2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: port_cnt_inst1 Memory Double Bit ECC Error
        NAME: port_cnt_inst1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: port_cnt_inst0 Memory Double Bit ECC Error
        NAME: port_cnt_inst0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: q_cnt_inst3 Memory Double Bit ECC Error
        NAME: q_cnt_inst3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: q_cnt_inst2 Memory Double Bit ECC Error
        NAME: q_cnt_inst2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: q_cnt_inst1 Memory Double Bit ECC Error
        NAME: q_cnt_inst1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: q_cnt_inst0 Memory Double Bit ECC Error
        NAME: q_cnt_inst0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: port_cfg Memory Double Bit ECC Error
        NAME: port_cfg
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: q_cfg Memory Double Bit ECC Error
        NAME: q_cfg
        WIDTH: 1
    NAME: psw_orm_sram_log_uerr_vec
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Syndrome related to error detected while reading data from SRAM '
        NAME: val
        WIDTH: 16
    NAME: psw_orm_sram_log_uerr_syndrome
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' address related to error detected while reading data from SRAM '
        NAME: val
        WIDTH: 16
    NAME: psw_orm_sram_log_uerr_addr
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Queue config memory
    ENTRIES: 576
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Min threshold.
        NAME: min_thr
        WIDTH: 15
      - DEFAULT: 0
        DESCRIPTION: Static Shared threshold for green
        NAME: static_sh_thr_green
        WIDTH: 15
      - DEFAULT: 0
        DESCRIPTION: Dynamic threshold enable for shared region
        NAME: sh_dynamic_en
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Alpha value for green packet
        NAME: sh_thr_alpha
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Shared threshold offset for yellow wrt green threshold.
        NAME: sh_thr_offset_yellow
        WIDTH: 15
      - DEFAULT: 0
        DESCRIPTION: Shared threshold offset for red wrt green threshold.
        NAME: sh_thr_offset_red
        WIDTH: 15
    NAME: psw_orm_mem_q_cfg
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: Queue counter memory
    ENTRIES: 576
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Min counter.
        NAME: min_cnt
        WIDTH: 15
      - DEFAULT: 0
        DESCRIPTION: Queue Min counter in port min region.
        NAME: port_min_cnt
        WIDTH: 15
      - DEFAULT: 0
        DESCRIPTION: Shared counter
        NAME: sh_cnt
        WIDTH: 15
      - DEFAULT: 0
        DESCRIPTION: Pending counter
        NAME: pending_cnt
        WIDTH: 11
    NAME: psw_orm_mem_q_cnt
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: PORT config memory
    ENTRIES: 48
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Min threshold.
        NAME: min_thr
        WIDTH: 15
      - DEFAULT: 0
        DESCRIPTION: Shared threshold
        NAME: sh_thr
        WIDTH: 15
    NAME: psw_orm_mem_port_cfg
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: PORT counter memory
    ENTRIES: 48
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Min counter.
        NAME: min_cnt
        WIDTH: 15
      - DEFAULT: 0
        DESCRIPTION: Shared counter
        NAME: sh_cnt
        WIDTH: 15
      - DEFAULT: 0
        DESCRIPTION: Pending counter
        NAME: pending_cnt
        WIDTH: 11
    NAME: psw_orm_mem_port_cnt
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: Queue drop counter memory
    ENTRIES: 576
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: .
        NAME: val
        WIDTH: 30
    NAME: psw_orm_mem_stats_q_drop_cnt
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: Queue peak counter memory
    ENTRIES: 576
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: .
        NAME: val
        WIDTH: 15
    NAME: psw_orm_mem_stats_q_peak_cnt
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: Port Shared drop counter memory
    ENTRIES: 48
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: .
        NAME: val
        WIDTH: 30
    NAME: psw_orm_mem_stats_port_sh_drop_cnt
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: Port Shared peak counter memory
    ENTRIES: 48
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: .
        NAME: val
        WIDTH: 15
    NAME: psw_orm_mem_stats_port_sh_peak_cnt
XASIZE: 0
