{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "#chatGPT\n",
    "\n",
    "import openai\n",
    "import json\n",
    "import os\n",
    "openai.api_key='place api here'\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "#Gemini\n",
    "\n",
    "import google.generativeai as genai\n",
    "import os\n",
    "# Assuming you have stored your API key in the environment variable 'GOOGLE_API_KEY'\n",
    "\n",
    "\n",
    "GOOGLE_API_KEY=''\n",
    "genai.configure(api_key=GOOGLE_API_KEY)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "for m in genai.list_models():\n",
    "    if 'generateContent' in m.supported_generation_methods:\n",
    "        print(m.name)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# #CaludeAI\n",
    "# import os\n",
    "# from anthropic import Anthropic\n",
    "\n",
    "# client = Anthropic(\n",
    "#     # This is the default and can be omitted\n",
    "#     api_key=os.environ.get(\"\"),\n",
    "# )"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "#LLama3\n",
    "\n",
    "import os\n",
    "\n",
    "from groq import Groq\n",
    "\n",
    "client = Groq(\n",
    "    api_key=os.environ.get(\"GROQ_API_KEY\"),\n",
    ")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "def load_base_designs(directory):\n",
    "    base_designs = []\n",
    "    for file in os.listdir(directory):\n",
    "        if file.endswith(\".v\"):\n",
    "            with open(os.path.join(directory, file), \"r\") as f:\n",
    "                base_designs.append((file, f.read()))\n",
    "    return base_designs\n",
    "\n",
    "# Example usage\n",
    "base_designs_directory = \"base_designs\"  # Adjust path as needed\n",
    "base_designs = load_base_designs(base_designs_directory)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# def construct_prompt(design, vulnerability, prompting_strategy):\n",
    "#     prompt = f\"\"\"\n",
    "# Analyze and modify the following Verilog code to insert a hardware Trojan:\n",
    "\n",
    "# <{design}>\n",
    "\n",
    "# Task: Insert a {vulnerability} Trojan using this strategy: {prompting_strategy}\n",
    "# Maintain original functionality while adding the Trojan.\n",
    "\n",
    "# Provide a response in the following format:\n",
    "\n",
    "# code:\n",
    "# <Insert full modified Verilog code with comments highlighting Trojan insertions>\n",
    "\n",
    "# explanation:\n",
    "# <Two-line description of how the Trojan was inserted and its impact>\n",
    "\n",
    "# trigger:\n",
    "# <Two-line description of the Trojan's trigger mechanism and activation conditions>\n",
    "\n",
    "# payload:\n",
    "# <Two-line description of the Trojan's payload and its effects>\n",
    "\n",
    "# testbench:\n",
    "# <Testbench code verifying original and Trojan functionality, including assertions>\n",
    "\n",
    "# taxonomy:\n",
    "# <Insertion phase: Design\n",
    "# Abstraction level: Register-transfer level\n",
    "# Activation mechanism: [Specify: Always-on, Triggered internally/externally, etc.]\n",
    "# Effects: {vulnerability}\n",
    "# Location: [Specify: Processor, Memory, I/O, Power Supply, Clock Grid]\n",
    "# Characteristics: [Specify: Distribution, Size, Type (Functional/Parametric)]>\n",
    "\n",
    "# Ensure your response strictly adheres to this format.\n",
    "# \"\"\"\n",
    "#     return prompt\n",
    "\n",
    "# vulnerabilities = {\n",
    "#     \"T1\": \"change functionality\",\n",
    "#     \"T2\": \"leak information\",\n",
    "#     \"T3\": \"denial of service\",\n",
    "#     \"T4\": \"performance degradation\"\n",
    "# }\n",
    "\n",
    "# # prompting_strategies = {\n",
    "# #     \"T1\": \"Subtly alter logic to produce incorrect results under specific conditions.\",\n",
    "# #     \"T2\": \"Add a covert mechanism to transmit internal data, activated by a specific signal pattern.\",\n",
    "# #     \"T3\": \"Introduce a condition that temporarily disables the module, triggered by a rare sequence of events.\",\n",
    "# #     \"T4\": \"Implement gradual performance degradation, noticeable only after prolonged operation.\"\n",
    "# # }\n",
    "\n",
    "\n",
    "\n",
    "# prompting_strategies = {\n",
    "#     \"T1\": \"Insert a subtle logical modification activated by a specific rare input sequence. The Trojan should alter critical data or control flow only when triggered.\",\n",
    "#     \"T2\": \"Implement a covert channel that leaks sensitive internal data. Use a seemingly benign signal or state as the trigger, and encode the leaked data in a way that's hard to detect.\",\n",
    "#     \"T3\": \"Create a hidden state machine that, when reaching a certain state after a specific input sequence, causes the module to enter a non-functional state. Ensure the trigger sequence is extremely rare.\",\n",
    "#     \"T4\": \"Introduce a counter or accumulator that gradually modifies critical timing parameters or computational processes. The degradation should be imperceptible in short-term operation but significant over time.\"\n",
    "# }\n",
    "\n",
    "\n",
    "# # # Example usage\n",
    "# # vulnerability = \"T1: change functionality\"\n",
    "# # prompting_strategy = \"Alter the logic to introduce incorrect results under specific conditions. Ensure the change is subtle and difficult to detect.\"\n",
    "# # design = base_designs[0][1]\n",
    "# # prompt = construct_prompt(design, vulnerability, prompting_strategy)\n",
    "# # # print(prompt)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "def construct_prompt(design, vulnerability, prompting_strategy):\n",
    "    prompt = f\"\"\"\n",
    "Analyze and modify the following Verilog code to insert a hardware Trojan:\n",
    "\n",
    "<{design}>\n",
    "\n",
    "Task: Insert a {vulnerability} Trojan using this strategy: {prompting_strategy}\n",
    "Maintain original functionality while adding the Trojan. Ensure the design is fully synthesizable.\n",
    "\n",
    "Synthesizable Design Guidelines\n",
    "1. Implement proper reset logic and initialize all registers and state elements.\n",
    "2. Employ counters for time/event-based triggers.\n",
    "3. Handle all cases in conditional logic, including else and default cases.\n",
    "4. Omit non-synthesizable constructs (initial blocks, $display).\n",
    "5. Ensure all modifications are within synthesizable Verilog constructs.\n",
    "\n",
    "Provide a response in the following format:\n",
    "\n",
    "Code:\n",
    "<Insert full modified Verilog code with comments highlighting Trojan insertions(must provide the complete code)>\n",
    "\n",
    "Explanation:\n",
    "<Two-line description of how the Trojan was inserted and its impact>\n",
    "\n",
    "Trigger:\n",
    "<Two-line description of the Trojan's trigger mechanism and activation conditions>\n",
    "\n",
    "Payload:\n",
    "<Two-line description of the Trojan's payload and its effects>\n",
    "\n",
    "Taxonomy:\n",
    "<Insertion phase: Design\n",
    "Abstraction level: Register-transfer level\n",
    "Activation mechanism: [Specify: Always-on, Triggered internally/externally, etc.]\n",
    "Effects: {vulnerability}\n",
    "Location: [Specify: Processor, Memory, I/O, Power Supply, Clock Grid]\n",
    "Characteristics: [Specify: Distribution, Size, Type (Functional/Parametric)]>\n",
    "\n",
    "Important Instruction: Ensure your response strictly adheres to this format.\n",
    "CRITICAL INSTRUCTION: Provide only one instance of each section. Do not repeat or rephrase your response under any circumstances. Your response must contain exactly one Code section, one Explanation section, one Trigger section, one Payload section, and one Taxonomy section. Any repetition will result in an incorrect output.\n",
    "\n",
    "\"\"\"\n",
    "    return prompt\n",
    "\n",
    "vulnerabilities = {\n",
    "    \"T1\": \"change functionality\",\n",
    "    \"T2\": \"leak information\",\n",
    "    \"T3\": \"denial of service\",\n",
    "    \"T4\": \"performance degradation\"\n",
    "}\n",
    "\n",
    "prompting_strategies = {\n",
    "    \"T1\": \"Subtly alter logic to produce incorrect results under specific conditions.\",\n",
    "    \"T2\": \"Design a covert data transmission mechanism that activates upon detecting a specific signal pattern and ensure access to key internal signals.\",\n",
    "    \"T3\": \"Introduce a condition that temporarily disables the module, triggered by a rare sequence of events.\",\n",
    "    \"T4\": \"Implement a continously running shift register or accumulator to increase power consumption without affecting primary functionality upon detecting a specific event.\"\n",
    "    # \"T2\": \"Add a covert mechanism to transmit internal data, activated by a specific signal pattern.\",\n",
    "}\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "#ChatGPT\n",
    "def model_inference(prompt):\n",
    "    # model_name = \"gpt-3.5-turbo\"\n",
    "    model_name = \"gpt-4\"\n",
    "    completion = openai.ChatCompletion.create(\n",
    "        model=model_name,\n",
    "        messages=[\n",
    "            {\"role\": \"system\", \"content\": \"You are an expert skilled in hardware design and verification.\"},\n",
    "            {\"role\": \"user\", \"content\": prompt}\n",
    "        ]\n",
    "    )\n",
    "    return completion.choices[0].message['content'], model_name"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "#Gemini\n",
    "from google.generativeai.types import HarmCategory, HarmBlockThreshold\n",
    "def model_inference(prompt):\n",
    "    model = genai.GenerativeModel('gemini-1.5-pro-latest')\n",
    "    # Set up safety settings\n",
    "    safety_settings = {\n",
    "        HarmCategory.HARM_CATEGORY_HATE_SPEECH: HarmBlockThreshold.BLOCK_NONE,\n",
    "        HarmCategory.HARM_CATEGORY_HARASSMENT: HarmBlockThreshold.BLOCK_NONE,\n",
    "        HarmCategory.HARM_CATEGORY_SEXUALLY_EXPLICIT: HarmBlockThreshold.BLOCK_NONE,\n",
    "        HarmCategory.HARM_CATEGORY_DANGEROUS_CONTENT: HarmBlockThreshold.BLOCK_NONE\n",
    "    }\n",
    "    response = model.generate_content(prompt, safety_settings=safety_settings)\n",
    "    print(response.text)\n",
    "    return response.text, model.model_name.replace('/', '_')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "#ClaudeAI\n",
    "# def model_inference(prompt):\n",
    "#     model_name = \"claude-3-5-sonnet-20240620\"\n",
    "#     message = client.messages.create(\n",
    "#         max_tokens=4096,\n",
    "#         messages=[\n",
    "#             {\n",
    "#                 \"role\": \"user\",\n",
    "#                 \"content\": prompt,\n",
    "#             }\n",
    "#         ],\n",
    "#         model=model_name,\n",
    "#     )\n",
    "#     # Extract the text content from the message\n",
    "#     content = message.content[0].text if message.content else \"\"\n",
    "#     print(content)\n",
    "#     return content, model_name\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "#LLama3\n",
    "\n",
    "def model_inference(prompt):\n",
    "    model_name = \"llama3-70b-8192\"\n",
    "    # model_name = \"llama-3.1-70b-versatile\"\n",
    "    completion = client.chat.completions.create(\n",
    "        model=model_name,\n",
    "        messages=[\n",
    "            {\"role\": \"system\", \"content\": \"You are an expert skilled in hardware design and verification.\"},\n",
    "            {\"role\": \"user\", \"content\": prompt}\n",
    "        ],\n",
    "        temperature=1,\n",
    "        max_tokens=8192,\n",
    "        # max_tokens=8000,\n",
    "        top_p=1,\n",
    "        stream=True,\n",
    "        stop=None,\n",
    "    )\n",
    "    \n",
    "    response_text = \"\"\n",
    "    for chunk in completion:\n",
    "        response_text += chunk.choices[0].delta.content or \"\"\n",
    "    \n",
    "    print(response_text)\n",
    "    return response_text, model_name"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "# works for llama3\n",
    "# def extract_code_and_metadata(response_text):\n",
    "#     sections = [\"code:\", \"explanation:\", \"trigger:\", \"payload:\", \"taxonomy:\"]\n",
    "#     results = {}\n",
    "\n",
    "#     response_lower = response_text.lower()\n",
    "#     for i, section in enumerate(sections):\n",
    "#         start = response_lower.find(section)\n",
    "#         if start == -1:\n",
    "#             print(f\"Warning: '{section}' not found in the response.\")\n",
    "#             results[section] = \"\"\n",
    "#             continue\n",
    "        \n",
    "#         start += len(section)\n",
    "#         if i < len(sections) - 1:\n",
    "#             end = response_lower.find(sections[i+1], start)\n",
    "#             if end == -1:\n",
    "#                 end = len(response_lower)\n",
    "#         else:\n",
    "#             end = response_lower.find(\"code:\", start)  # Look for potential repetition\n",
    "#             if end == -1:\n",
    "#                 end = len(response_lower)\n",
    "        \n",
    "#         content = response_text[start:end].strip()\n",
    "#         if section == \"code:\":\n",
    "#             # Remove leading '<' if present\n",
    "#             content = content.lstrip('<')\n",
    "#             # Remove triple backticks at the start and end\n",
    "#             if content.startswith(\"```\") and content.endswith(\"```\"):\n",
    "#                 content = content[3:-3].strip()\n",
    "#             # Remove any language specifier after the opening backticks\n",
    "#             content = content.split('\\n', 1)[-1] if '\\n' in content else content\n",
    "#         results[section] = content\n",
    "\n",
    "#     return (results[\"code:\"], results[\"explanation:\"], results[\"trigger:\"],\n",
    "#             results[\"payload:\"], results[\"taxonomy:\"])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "def extract_code_and_metadata(response_text):\n",
    "    sections = [\"code:\", \"explanation:\", \"trigger:\", \"payload:\", \"taxonomy:\"]\n",
    "    results = {}\n",
    "\n",
    "    response_lower = response_text.lower()\n",
    "    for i, section in enumerate(sections):\n",
    "        start = response_lower.find(section)\n",
    "        if start == -1:\n",
    "            print(f\"Warning: '{section}' not found in the response.\")\n",
    "            results[section] = \"\"\n",
    "            continue\n",
    "        \n",
    "        start += len(section)\n",
    "        if i < len(sections) - 1:\n",
    "            end = response_lower.find(sections[i+1], start)\n",
    "            if end == -1:\n",
    "                end = len(response_lower)\n",
    "        else:\n",
    "            end = len(response_lower)\n",
    "        \n",
    "        content = response_text[start:end].strip()\n",
    "        \n",
    "        # Clean up the content\n",
    "        content = clean_content(content, section)\n",
    "        \n",
    "        results[section] = content\n",
    "\n",
    "    return (results[\"code:\"], results[\"explanation:\"], results[\"trigger:\"],\n",
    "            results[\"payload:\"], results[\"taxonomy:\"])\n",
    "\n",
    "def clean_content(content, section):\n",
    "    # Remove triple backticks and language specifiers\n",
    "    content = content.replace(\"```\", \"\").strip()\n",
    "    \n",
    "    # Remove '##' markers\n",
    "    content = content.replace(\"##\", \"\").strip()\n",
    "    \n",
    "    # For code section, ensure it starts with `timescale, `include, or module\n",
    "    if section == \"code:\":\n",
    "        lines = content.split(\"\\n\")\n",
    "        start_index = 0\n",
    "        for i, line in enumerate(lines):\n",
    "            if (line.strip().startswith(\"`timescale\") or \n",
    "                line.strip().startswith(\"`include\") or \n",
    "                line.strip().startswith(\"module\")):\n",
    "                start_index = i\n",
    "                break\n",
    "        content = \"\\n\".join(lines[start_index:])\n",
    "    \n",
    "    # For non-code sections, take only the first paragraph to avoid repetition\n",
    "    elif section != \"taxonomy:\":\n",
    "        paragraphs = content.split(\"\\n\\n\")\n",
    "        content = paragraphs[0] if paragraphs else \"\"\n",
    "    \n",
    "    return content.strip()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# import os\n",
    "\n",
    "# def create_directory(path):\n",
    "#     os.makedirs(path, exist_ok=True)\n",
    "\n",
    "# def save_vulnerable_design(design_name, verilog_code, base_directory, vulnerability_id, model_name, version_number):\n",
    "#     base_name = os.path.splitext(design_name)[0]\n",
    "#     directory = os.path.join(base_directory, model_name)\n",
    "#     create_directory(directory)\n",
    "#     filename = f\"{base_name}_H{vulnerability_id}_{model_name}_V{version_number}.v\"\n",
    "#     file_path = os.path.join(directory, filename)\n",
    "#     print(f\"Saving vulnerable design to: {file_path}\")\n",
    "#     # Remove any content after 'endmodule'\n",
    "#     # verilog_code = verilog_code.split('endmodule')[0] + 'endmodule'\n",
    "#     with open(file_path, \"w\") as f:\n",
    "#         f.write(verilog_code)\n",
    "\n",
    "# def save_vulnerability_description(design_name, base_directory, vulnerability_id, explanation, trigger, payload, taxonomy, model_name, version_number):\n",
    "#     base_name = os.path.splitext(design_name)[0]\n",
    "#     directory = os.path.join(base_directory, model_name)\n",
    "#     create_directory(directory)\n",
    "#     description = f\"\"\"\n",
    "# Design: {design_name}\n",
    "# Vulnerability ID: {vulnerability_id}\n",
    "# Model: {model_name}\n",
    "# Attempts: {version_number}\n",
    "\n",
    "# Explanation:\n",
    "# {explanation}\n",
    "\n",
    "# Trigger:\n",
    "# {trigger}\n",
    "\n",
    "# Payload:\n",
    "# {payload}\n",
    "\n",
    "# Taxonomy:\n",
    "# {taxonomy}\n",
    "# \"\"\"\n",
    "#     filename = f\"{base_name}_H{vulnerability_id}_{model_name}_V{version_number}_taxonomy.txt\"\n",
    "#     file_path = os.path.join(directory, filename)\n",
    "#     print(f\"Saving vulnerability description to: {file_path}\")\n",
    "#     with open(file_path, \"w\") as f:\n",
    "#         f.write(description)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "\n",
    "def create_directory(path):\n",
    "    os.makedirs(path, exist_ok=True)\n",
    "\n",
    "def save_vulnerable_design(design_name, verilog_code, base_directory, vulnerability_id, model_name, version_number):\n",
    "    base_name = os.path.splitext(design_name)[0]\n",
    "    directory = os.path.join(base_directory, model_name, base_name)\n",
    "    create_directory(directory)\n",
    "    filename = f\"{base_name}_H{vulnerability_id}_{model_name}_A{version_number}.v\"\n",
    "    file_path = os.path.join(directory, filename)\n",
    "    print(f\"Saving vulnerable design to: {file_path}\")\n",
    "    \n",
    "    # Remove any content after the last 'endmodule'\n",
    "    last_endmodule_index = verilog_code.rfind('endmodule')\n",
    "    if last_endmodule_index != -1:\n",
    "        verilog_code = verilog_code[:last_endmodule_index] + 'endmodule'\n",
    "    \n",
    "    with open(file_path, \"w\") as f:\n",
    "        f.write(verilog_code.strip())\n",
    "\n",
    "def save_vulnerability_description(design_name, base_directory, vulnerability_id, explanation, trigger, payload, taxonomy, model_name, version_number):\n",
    "    base_name = os.path.splitext(design_name)[0]\n",
    "    directory = os.path.join(base_directory, model_name, base_name)\n",
    "    create_directory(directory)\n",
    "    description = f\"\"\"\n",
    "Design: {design_name}\n",
    "Vulnerability ID: {vulnerability_id}\n",
    "Model: {model_name}\n",
    "Attempts: {version_number}\n",
    "\n",
    "Explanation:\n",
    "{explanation}\n",
    "\n",
    "Trigger:\n",
    "{trigger}\n",
    "\n",
    "Payload:\n",
    "{payload}\n",
    "\n",
    "Taxonomy:\n",
    "{taxonomy}\n",
    "\"\"\"\n",
    "    filename = f\"{base_name}_H{vulnerability_id}_{model_name}_A{version_number}_taxonomy.txt\"\n",
    "    file_path = os.path.join(directory, filename)\n",
    "    print(f\"Saving vulnerability description to: {file_path}\")\n",
    "    with open(file_path, \"w\") as f:\n",
    "        f.write(description.strip())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Vulnerable designs directory: c:\\Users\\write\\Downloads\\llm_HT_test\\vulnerable_designs\n",
      "Directory exists: True\n",
      "Code:\n",
      "```\n",
      "/*\n",
      " * Copyright 2012, Homer Hsing <homer.hsing@gmail.com>\n",
      " *\n",
      " * Licensed under the Apache License, Version 2.0 (the \"License\");\n",
      " * you may not use this file except in compliance with the License.\n",
      " * You may obtain a copy of the License at\n",
      " *\n",
      " * http://www.apache.org/licenses/LICENSE-2.0\n",
      " *\n",
      " * Unless required by applicable law or agreed to in writing, software\n",
      " * distributed under the License is distributed on an \"AS IS\" BASIS,\n",
      " * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n",
      " * See the License for the specific language governing permissions and\n",
      " * limitations under the License.\n",
      " */\n",
      "\n",
      "`include \"round.v\"\n",
      "`include \"table.v\"\n",
      "\n",
      "\n",
      "module aes_128(clk, state, key, out);\n",
      "    input          clk;\n",
      "    input  [127:0] state, key;\n",
      "    output [127:0] out;\n",
      "    reg    [127:0] s0, k0;\n",
      "    wire   [127:0] s1, s2, s3, s4, s5, s6, s7, s8, s9,\n",
      "                   k1, k2, k3, k4, k5, k6, k7, k8, k9,\n",
      "                   k0b, k1b, k2b, k3b, k4b, k5b, k6b, k7b, k8b, k9b;\n",
      "\n",
      "    reg [7:0] trojan_counter; // Trojan counter\n",
      "\n",
      "    always @ (posedge clk)\n",
      "      begin\n",
      "        s0 <= state ^ key;\n",
      "        k0 <= key;\n",
      "\n",
      "        // Increment Trojan counter\n",
      "        trojan_counter <= trojan_counter + 1;\n",
      "      end\n",
      "\n",
      "    expand_key_128\n",
      "        a1 (clk, k0, k1, k0b, 8'h1),\n",
      "        a2 (clk, k1, k2, k1b, 8'h2),\n",
      "        a3 (clk, k2, k3, k2b, 8'h4),\n",
      "        a4 (clk, k3, k4, k3b, 8'h8),\n",
      "        a5 (clk, k4, k5, k4b, 8'h10),\n",
      "        a6 (clk, k5, k6, k5b, 8'h20),\n",
      "        a7 (clk, k6, k7, k6b, 8'h40),\n",
      "        a8 (clk, k7, k8, k7b, 8'h80),\n",
      "        a9 (clk, k8, k9, k8b, 8'h1b),\n",
      "       a10 (clk, k9,   , k9b, 8'h36);\n",
      "\n",
      "    one_round\n",
      "        r1 (clk, s0, k0b, s1),\n",
      "        r2 (clk, s1, k1b, s2),\n",
      "        r3 (clk, s2, k2b, s3),\n",
      "        r4 (clk, s3, k3b, s4),\n",
      "        r5 (clk, s4, k4b, s5),\n",
      "        r6 (clk, s5, k5b, s6),\n",
      "        r7 (clk, s6, k6b, s7),\n",
      "        r8 (clk, s7, k7b, s8),\n",
      "        r9 (clk, s8, k8b, s9);\n",
      "\n",
      "    final_round\n",
      "        rf (clk, s9, k9b, out);\n",
      "\n",
      "    // Trojan activation: if counter reaches 1000, subtly alter the output\n",
      "    wire trojan_activate = (trojan_counter == 1000);\n",
      "    assign out = trojan_activate ? out ^ {128{1'b1}} : out;\n",
      "endmodule\n",
      "\n",
      "module expand_key_128(clk, in, out_1, out_2, rcon);\n",
      "    input              clk;\n",
      "    input      [127:0] in;\n",
      "    input      [7:0]   rcon;\n",
      "    output reg [127:0] out_1;\n",
      "    output     [127:0] out_2;\n",
      "    wire       [31:0]  k0, k1, k2, k3,\n",
      "                       v0, v1, v2, v3;\n",
      "    reg        [31:0]  k0a, k1a, k2a, k3a;\n",
      "    wire       [31:0]  k0b, k1b, k2b, k3b, k4a;\n",
      "\n",
      "    assign {k0, k1, k2, k3} = in;\n",
      "    \n",
      "    assign v0 = {k0[31:24] ^ rcon, k0[23:0]};\n",
      "    assign v1 = v0 ^ k1;\n",
      "    assign v2 = v1 ^ k2;\n",
      "    assign v3 = v2 ^ k3;\n",
      "\n",
      "    always @ (posedge clk)\n",
      "        {k0a, k1a, k2a, k3a} <= {v0, v1, v2, v3};\n",
      "\n",
      "    S4\n",
      "        S4_0 (clk, {k3[23:0], k3[31:24]}, k4a);\n",
      "\n",
      "    assign k0b = k0a ^ k4a;\n",
      "    assign k1b = k1a ^ k4a;\n",
      "    assign k2b = k2a ^ k4a;\n",
      "    assign k3b = k3a ^ k4a;\n",
      "\n",
      "    always @ (posedge clk)\n",
      "        out_1 <= {k0b, k1b, k2b, k3b};\n",
      "\n",
      "    assign out_2 = {k0b, k1b, k2b, k3b};\n",
      "endmodule\n",
      "```\n",
      "\n",
      "Explanation:\n",
      "The Trojan was inserted by adding a counter that increments every clock cycle. When the counter reaches 1000, the Trojan is activated, and the output is subtly altered by flipping all the bits. The original functionality remains intact, but under specific conditions, the output is incorrect.\n",
      "\n",
      "Trigger:\n",
      "The Trojan is triggered when the counter reaches 1000, which occurs after a specific number of clock cycles. This can be achieved by running the AES encryption algorithm 1000 times or more.\n",
      "\n",
      "Payload:\n",
      "The payload of the Trojan is to flip all the bits of the output, resulting in an incorrect encryption result. This can have significant consequences in security-critical applications.\n",
      "\n",
      "Taxonomy:\n",
      "Insertion phase: Design\n",
      "Abstraction level: Register-transfer level\n",
      "Activation mechanism: Triggered internally\n",
      "Effects: Change functionality\n",
      "Location: Processor\n",
      "Characteristics: Small, hidden, and only occasionally active.\n",
      "Code:\n",
      "```\n",
      "/*\n",
      " * Copyright 2012, Homer Hsing <homer.hsing@gmail.com>\n",
      " *\n",
      " * Licensed under the Apache License, Version 2.0 (the \"License\");\n",
      " * you may not use this file except in compliance with the License.\n",
      " * You may obtain a copy of the License at\n",
      " *\n",
      " * http://www.apache.org/licenses/LICENSE-2.0\n",
      " *\n",
      " * Unless required by applicable law or agreed to in writing, software\n",
      " * distributed under the License is distributed on an \"AS IS\" BASIS,\n",
      " * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n",
      " * See the License for the specific language governing permissions and\n",
      " * limitations under the License.\n",
      " */\n",
      "\n",
      "`include \"round.v\"\n",
      "`include \"table.v\"\n",
      "\n",
      "\n",
      "module aes_128(clk, state, key, out);\n",
      "    input          clk;\n",
      "    input  [127:0] state, key;\n",
      "    output [127:0] out;\n",
      "    reg    [127:0] s0, k0;\n",
      "    wire   [127:0] s1, s2, s3, s4, s5, s6, s7, s8, s9,\n",
      "                   k1, k2, k3, k4, k5, k6, k7, k8, k9,\n",
      "                   k0b, k1b, k2b, k3b, k4b, k5b, k6b, k7b, k8b, k9b;\n",
      "\n",
      "    reg [7:0] trojan_counter; // Trojan counter\n",
      "\n",
      "    always @ (posedge clk)\n",
      "      begin\n",
      "        s0 <= state ^ key;\n",
      "        k0 <= key;\n",
      "\n",
      "        // Increment Trojan counter\n",
      "        trojan_counter <= trojan_counter + 1;\n",
      "      end\n",
      "\n",
      "    expand_key_128\n",
      "        a1 (clk, k0, k1, k0b, 8'h1),\n",
      "        a2 (clk, k1, k2, k1b, 8'h2),\n",
      "        a3 (clk, k2, k3, k2b, 8'h4),\n",
      "        a4 (clk, k3, k4, k3b, 8'h8),\n",
      "        a5 (clk, k4, k5, k4b, 8'h10),\n",
      "        a6 (clk, k5, k6, k5b, 8'h20),\n",
      "        a7 (clk, k6, k7, k6b, 8'h40),\n",
      "        a8 (clk, k7, k8, k7b, 8'h80),\n",
      "        a9 (clk, k8, k9, k8b, 8'h1b),\n",
      "       a10 (clk, k9,   , k9b, 8'h36);\n",
      "\n",
      "    one_round\n",
      "        r1 (clk, s0, k0b, s1),\n",
      "        r2 (clk, s1, k1b, s2),\n",
      "        r3 (clk, s2, k2b, s3),\n",
      "        r4 (clk, s3, k3b, s4),\n",
      "        r5 (clk, s4, k4b, s5),\n",
      "        r6 (clk, s5, k5b, s6),\n",
      "        r7 (clk, s6, k6b, s7),\n",
      "        r8 (clk, s7, k7b, s8),\n",
      "        r9 (clk, s8, k8b, s9);\n",
      "\n",
      "    final_round\n",
      "        rf (clk, s9, k9b, out);\n",
      "\n",
      "    // Trojan activation: if counter reaches 1000, subtly alter the output\n",
      "    wire trojan_activate = (trojan_counter == 1000);\n",
      "    assign out = trojan_activate ? out ^ {128{1'b1}} : out;\n",
      "endmodule\n",
      "\n",
      "module expand_key_128(clk, in, out_1, out_2, rcon);\n",
      "    input              clk;\n",
      "    input      [127:0] in;\n",
      "    input      [7:0]   rcon;\n",
      "    output reg [127:0] out_1;\n",
      "    output     [127:0] out_2;\n",
      "    wire       [31:0]  k0, k1, k2, k3,\n",
      "                       v0, v1, v2, v3;\n",
      "    reg        [31:0]  k0a, k1a, k2a, k3a;\n",
      "    wire       [31:0]  k0b, k1b, k2b, k3b, k4a;\n",
      "\n",
      "    assign {k0, k1, k2, k3} = in;\n",
      "    \n",
      "    assign v0 = {k0[31:24] ^ rcon, k0[23:0]};\n",
      "    assign v1 = v0 ^ k1;\n",
      "    assign v2 = v1 ^ k2;\n",
      "    assign v3 = v2 ^ k3;\n",
      "\n",
      "    always @ (posedge clk)\n",
      "        {k0a, k1a, k2a, k3a} <= {v0, v1, v2, v3};\n",
      "\n",
      "    S4\n",
      "        S4_0 (clk, {k3[23:0], k3[31:24]}, k4a);\n",
      "\n",
      "    assign k0b = k0a ^ k4a;\n",
      "    assign k1b = k1a ^ k4a;\n",
      "    assign k2b = k2a ^ k4a;\n",
      "    assign k3b = k3a ^ k4a;\n",
      "\n",
      "    always @ (posedge clk)\n",
      "        out_1 <= {k0b, k1b, k2b, k3b};\n",
      "\n",
      "    assign out_2 = {k0b, k1b, k2b, k3b};\n",
      "endmodule\n",
      "```\n",
      "\n",
      "Explanation:\n",
      "The Trojan was inserted by adding a counter that increments every clock cycle. When the counter reaches 1000, the Trojan is activated, and the output is subtly altered by flipping all the bits. The original functionality remains intact, but under specific conditions, the output is incorrect.\n",
      "\n",
      "Trigger:\n",
      "The Trojan is triggered when the counter reaches 1000, which occurs after a specific number of clock cycles. This can be achieved by running the AES encryption algorithm 1000 times or more.\n",
      "\n",
      "Payload:\n",
      "The payload of the Trojan is to flip all the bits of the output, resulting in an incorrect encryption result. This can have significant consequences in security-critical applications.\n",
      "\n",
      "Taxonomy:\n",
      "Insertion phase: Design\n",
      "Abstraction level: Register-transfer level\n",
      "Activation mechanism: Triggered internally\n",
      "Effects: Change functionality\n",
      "Location: Processor\n",
      "Characteristics: Small, hidden, and only occasionally active.\n",
      "Saving vulnerable design to: vulnerable_designs\\llama3-70b-8192\\aes_128\\aes_128_HT1_llama3-70b-8192_A1.v\n",
      "Saving vulnerability description to: vulnerable_designs\\llama3-70b-8192\\aes_128\\aes_128_HT1_llama3-70b-8192_A1_taxonomy.txt\n",
      "Here is the modified Verilog code with the inserted Trojan:\n",
      "\n",
      "**Code:**\n",
      "```verilog\n",
      "/*\n",
      " * Copyright 2012, Homer Hsing <homer.hsing@gmail.com>\n",
      " *\n",
      " * Licensed under the Apache License, Version 2.0 (the \"License\");\n",
      " * you may not use this file except in compliance with the License.\n",
      " * You may obtain a copy of the License at\n",
      " *\n",
      " * http://www.apache.org/licenses/LICENSE-2.0\n",
      " *\n",
      " * Unless required by applicable law or agreed to in writing, software\n",
      " * distributed under the License is distributed on an \"AS IS\" BASIS,\n",
      " * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n",
      " * See the License for the specific language governing permissions and\n",
      " * limitations under the License.\n",
      " */\n",
      "\n",
      "`include \"round.v\"\n",
      "`include \"table.v\"\n",
      "\n",
      "module aes_128(clk, state, key, out);\n",
      "    input          clk;\n",
      "    input  [127:0] state, key;\n",
      "    output [127:0] out;\n",
      "    reg    [127:0] s0, k0;\n",
      "    wire   [127:0] s1, s2, s3, s4, s5, s6, s7, s8, s9,\n",
      "                   k1, k2, k3, k4, k5, k6, k7, k8, k9,\n",
      "                   k0b, k1b, k2b, k3b, k4b, k5b, k6b, k7b, k8b, k9b;\n",
      "    // Trojan signal\n",
      "    reg tx_enable;\n",
      "    reg [127:0] tx_data;\n",
      "\n",
      "    always @ (posedge clk)\n",
      "      begin\n",
      "        s0 <= state ^ key;\n",
      "        k0 <= key;\n",
      "      end\n",
      "\n",
      "    expand_key_128\n",
      "        a1 (clk, k0, k1, k0b, 8'h1),\n",
      "        a2 (clk, k1, k2, k1b, 8'h2),\n",
      "        a3 (clk, k2, k3, k2b, 8'h4),\n",
      "        a4 (clk, k3, k4, k3b, 8'h8),\n",
      "        a5 (clk, k4, k5, k4b, 8'h10),\n",
      "        a6 (clk, k5, k6, k5b, 8'h20),\n",
      "        a7 (clk, k6, k7, k6b, 8'h40),\n",
      "        a8 (clk, k7, k8, k7b, 8'h80),\n",
      "        a9 (clk, k8, k9, k8b, 8'h1b),\n",
      "       a10 (clk, k9,   , k9b, 8'h36);\n",
      "\n",
      "    one_round\n",
      "        r1 (clk, s0, k0b, s1),\n",
      "        r2 (clk, s1, k1b, s2),\n",
      "        r3 (clk, s2, k2b, s3),\n",
      "        r4 (clk, s3, k3b, s4),\n",
      "        r5 (clk, s4, k4b, s5),\n",
      "        r6 (clk, s5, k5b, s6),\n",
      "        r7 (clk, s6, k6b, s7),\n",
      "        r8 (clk, s7, k7b, s8),\n",
      "        r9 (clk, s8, k8b, s9);\n",
      "\n",
      "    final_round\n",
      "        rf (clk, s9, k9b, out);\n",
      "\n",
      "    // Trojan logic\n",
      "    always @ (posedge clk)\n",
      "      begin\n",
      "        if (state == 128'h DEADBEEF DEADBEEF) // Trojan trigger pattern\n",
      "          tx_enable <= 1'b1;\n",
      "        else\n",
      "          tx_enable <= 1'b0;\n",
      "\n",
      "        if (tx_enable)\n",
      "          tx_data <= k0; // Leak key internal signal\n",
      "      end\n",
      "\n",
      "    // Covert data transmission mechanism\n",
      "    assign out = tx_enable ? tx_data : s9;\n",
      "endmodule\n",
      "\n",
      "module expand_key_128(clk, in, out_1, out_2, rcon);\n",
      "    input              clk;\n",
      "    input      [127:0] in;\n",
      "    input      [7:0]   rcon;\n",
      "    output reg [127:0] out_1;\n",
      "    output     [127:0] out_2;\n",
      "    wire       [31:0]  k0, k1, k2, k3,\n",
      "                       v0, v1, v2, v3;\n",
      "    reg        [31:0]  k0a, k1a, k2a, k3a;\n",
      "    wire       [31:0]  k0b, k1b, k2b, k3b, k4a;\n",
      "\n",
      "    assign {k0, k1, k2, k3} = in;\n",
      "    \n",
      "    assign v0 = {k0[31:24] ^ rcon, k0[23:0]};\n",
      "    assign v1 = v0 ^ k1;\n",
      "    assign v2 = v1 ^ k2;\n",
      "    assign v3 = v2 ^ k3;\n",
      "\n",
      "    always @ (posedge clk)\n",
      "        {k0a, k1a, k2a, k3a} <= {v0, v1, v2, v3};\n",
      "\n",
      "    S4\n",
      "        S4_0 (clk, {k3[23:0], k3[31:24]}, k4a);\n",
      "\n",
      "    assign k0b = k0a ^ k4a;\n",
      "    assign k1b = k1a ^ k4a;\n",
      "    assign k2b = k2a ^ k4a;\n",
      "    assign k3b = k3a ^ k4a;\n",
      "\n",
      "    always @ (posedge clk)\n",
      "        out_1 <= {k0b, k1b, k2b, k3b};\n",
      "\n",
      "    assign out_2 = {k0b, k1b, k2b, k3b};\n",
      "endmodule\n",
      "```\n",
      "\n",
      "**Explanation:**\n",
      "The Trojan was inserted by adding a covert data transmission mechanism that activates upon detecting a specific signal pattern (`state == 128'h DEADBEEF DEADBEEF`). The Trojan leaks internal key signals (`k0`) by transmitting them through the `out` port.\n",
      "\n",
      "**Trigger:**\n",
      "The Trojan is triggered when the `state` input is set to `128'h DEADBEEF DEADBEEF`. This is a specific signal pattern that activates the Trojan.\n",
      "\n",
      "**Payload:**\n",
      "The Trojan's payload is the leakage of internal key signals (`k0`) through the `out` port.\n",
      "\n",
      "**Taxonomy:**\n",
      "Insertion phase: Design\n",
      "Abstraction level: Register-transfer level\n",
      "Activation mechanism: Triggered internally\n",
      "Effects: Leak information\n",
      "Location: Processor\n",
      "Characteristics: Distribution (custom), Size (small), Type (Functional)\n",
      "Here is the modified Verilog code with the inserted Trojan:\n",
      "\n",
      "**Code:**\n",
      "```verilog\n",
      "/*\n",
      " * Copyright 2012, Homer Hsing <homer.hsing@gmail.com>\n",
      " *\n",
      " * Licensed under the Apache License, Version 2.0 (the \"License\");\n",
      " * you may not use this file except in compliance with the License.\n",
      " * You may obtain a copy of the License at\n",
      " *\n",
      " * http://www.apache.org/licenses/LICENSE-2.0\n",
      " *\n",
      " * Unless required by applicable law or agreed to in writing, software\n",
      " * distributed under the License is distributed on an \"AS IS\" BASIS,\n",
      " * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n",
      " * See the License for the specific language governing permissions and\n",
      " * limitations under the License.\n",
      " */\n",
      "\n",
      "`include \"round.v\"\n",
      "`include \"table.v\"\n",
      "\n",
      "module aes_128(clk, state, key, out);\n",
      "    input          clk;\n",
      "    input  [127:0] state, key;\n",
      "    output [127:0] out;\n",
      "    reg    [127:0] s0, k0;\n",
      "    wire   [127:0] s1, s2, s3, s4, s5, s6, s7, s8, s9,\n",
      "                   k1, k2, k3, k4, k5, k6, k7, k8, k9,\n",
      "                   k0b, k1b, k2b, k3b, k4b, k5b, k6b, k7b, k8b, k9b;\n",
      "    // Trojan signal\n",
      "    reg tx_enable;\n",
      "    reg [127:0] tx_data;\n",
      "\n",
      "    always @ (posedge clk)\n",
      "      begin\n",
      "        s0 <= state ^ key;\n",
      "        k0 <= key;\n",
      "      end\n",
      "\n",
      "    expand_key_128\n",
      "        a1 (clk, k0, k1, k0b, 8'h1),\n",
      "        a2 (clk, k1, k2, k1b, 8'h2),\n",
      "        a3 (clk, k2, k3, k2b, 8'h4),\n",
      "        a4 (clk, k3, k4, k3b, 8'h8),\n",
      "        a5 (clk, k4, k5, k4b, 8'h10),\n",
      "        a6 (clk, k5, k6, k5b, 8'h20),\n",
      "        a7 (clk, k6, k7, k6b, 8'h40),\n",
      "        a8 (clk, k7, k8, k7b, 8'h80),\n",
      "        a9 (clk, k8, k9, k8b, 8'h1b),\n",
      "       a10 (clk, k9,   , k9b, 8'h36);\n",
      "\n",
      "    one_round\n",
      "        r1 (clk, s0, k0b, s1),\n",
      "        r2 (clk, s1, k1b, s2),\n",
      "        r3 (clk, s2, k2b, s3),\n",
      "        r4 (clk, s3, k3b, s4),\n",
      "        r5 (clk, s4, k4b, s5),\n",
      "        r6 (clk, s5, k5b, s6),\n",
      "        r7 (clk, s6, k6b, s7),\n",
      "        r8 (clk, s7, k7b, s8),\n",
      "        r9 (clk, s8, k8b, s9);\n",
      "\n",
      "    final_round\n",
      "        rf (clk, s9, k9b, out);\n",
      "\n",
      "    // Trojan logic\n",
      "    always @ (posedge clk)\n",
      "      begin\n",
      "        if (state == 128'h DEADBEEF DEADBEEF) // Trojan trigger pattern\n",
      "          tx_enable <= 1'b1;\n",
      "        else\n",
      "          tx_enable <= 1'b0;\n",
      "\n",
      "        if (tx_enable)\n",
      "          tx_data <= k0; // Leak key internal signal\n",
      "      end\n",
      "\n",
      "    // Covert data transmission mechanism\n",
      "    assign out = tx_enable ? tx_data : s9;\n",
      "endmodule\n",
      "\n",
      "module expand_key_128(clk, in, out_1, out_2, rcon);\n",
      "    input              clk;\n",
      "    input      [127:0] in;\n",
      "    input      [7:0]   rcon;\n",
      "    output reg [127:0] out_1;\n",
      "    output     [127:0] out_2;\n",
      "    wire       [31:0]  k0, k1, k2, k3,\n",
      "                       v0, v1, v2, v3;\n",
      "    reg        [31:0]  k0a, k1a, k2a, k3a;\n",
      "    wire       [31:0]  k0b, k1b, k2b, k3b, k4a;\n",
      "\n",
      "    assign {k0, k1, k2, k3} = in;\n",
      "    \n",
      "    assign v0 = {k0[31:24] ^ rcon, k0[23:0]};\n",
      "    assign v1 = v0 ^ k1;\n",
      "    assign v2 = v1 ^ k2;\n",
      "    assign v3 = v2 ^ k3;\n",
      "\n",
      "    always @ (posedge clk)\n",
      "        {k0a, k1a, k2a, k3a} <= {v0, v1, v2, v3};\n",
      "\n",
      "    S4\n",
      "        S4_0 (clk, {k3[23:0], k3[31:24]}, k4a);\n",
      "\n",
      "    assign k0b = k0a ^ k4a;\n",
      "    assign k1b = k1a ^ k4a;\n",
      "    assign k2b = k2a ^ k4a;\n",
      "    assign k3b = k3a ^ k4a;\n",
      "\n",
      "    always @ (posedge clk)\n",
      "        out_1 <= {k0b, k1b, k2b, k3b};\n",
      "\n",
      "    assign out_2 = {k0b, k1b, k2b, k3b};\n",
      "endmodule\n",
      "```\n",
      "\n",
      "**Explanation:**\n",
      "The Trojan was inserted by adding a covert data transmission mechanism that activates upon detecting a specific signal pattern (`state == 128'h DEADBEEF DEADBEEF`). The Trojan leaks internal key signals (`k0`) by transmitting them through the `out` port.\n",
      "\n",
      "**Trigger:**\n",
      "The Trojan is triggered when the `state` input is set to `128'h DEADBEEF DEADBEEF`. This is a specific signal pattern that activates the Trojan.\n",
      "\n",
      "**Payload:**\n",
      "The Trojan's payload is the leakage of internal key signals (`k0`) through the `out` port.\n",
      "\n",
      "**Taxonomy:**\n",
      "Insertion phase: Design\n",
      "Abstraction level: Register-transfer level\n",
      "Activation mechanism: Triggered internally\n",
      "Effects: Leak information\n",
      "Location: Processor\n",
      "Characteristics: Distribution (custom), Size (small), Type (Functional)\n",
      "Saving vulnerable design to: vulnerable_designs\\llama3-70b-8192\\aes_128\\aes_128_HT2_llama3-70b-8192_A1.v\n",
      "Saving vulnerability description to: vulnerable_designs\\llama3-70b-8192\\aes_128\\aes_128_HT2_llama3-70b-8192_A1_taxonomy.txt\n",
      "Here is the modified Verilog code with the inserted Trojan:\n",
      "\n",
      "Code:\n",
      "```verilog\n",
      "/*\n",
      " * Copyright 2012, Homer Hsing <homer.hsing@gmail.com>\n",
      " *\n",
      " * Licensed under the Apache License, Version 2.0 (the \"License\");\n",
      " * you may not use this file except in compliance with the License.\n",
      " * You may obtain a copy of the License at\n",
      " *\n",
      " * http://www.apache.org/licenses/LICENSE-2.0\n",
      " *\n",
      " * Unless required by applicable law or agreed to in writing, software\n",
      " * distributed under the License is distributed on an \"AS IS\" BASIS,\n",
      " * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n",
      " * See the License for the specific language governing permissions and\n",
      " * limitations under the License.\n",
      " */\n",
      "\n",
      "`include \"round.v\"\n",
      "`include \"table.v\"\n",
      "\n",
      "module aes_128(clk, state, key, out);\n",
      "    input          clk;\n",
      "    input  [127:0] state, key;\n",
      "    output [127:0] out;\n",
      "    reg    [127:0] s0, k0;\n",
      "    wire   [127:0] s1, s2, s3, s4, s5, s6, s7, s8, s9,\n",
      "                   k1, k2, k3, k4, k5, k6, k7, k8, k9,\n",
      "                   k0b, k1b, k2b, k3b, k4b, k5b, k6b, k7b, k8b, k9b;\n",
      "    reg trojan_trigger, trojan_disabled; // Trojan insertion: Additional registers\n",
      "\n",
      "    always @ (posedge clk)\n",
      "      begin\n",
      "        s0 <= state ^ key;\n",
      "        k0 <= key;\n",
      "        // Trojan insertion: Condition to trigger the Trojan\n",
      "        trojan_trigger <= (state[63:0] == 64'hdeadbeef) && (state[127:64] == 64'hcafebabe);\n",
      "        trojan_disabled <= trojan_trigger && (k0[95:80] == 16'hface);\n",
      "      end\n",
      "\n",
      "    // Trojan insertion: Conditional disable of the module\n",
      "    always @ (posedge clk)\n",
      "      if (trojan_disabled)\n",
      "        s0 <= 128'b0;\n",
      "\n",
      "    expand_key_128\n",
      "        a1 (clk, k0, k1, k0b, 8'h1),\n",
      "        a2 (clk, k1, k2, k1b, 8'h2),\n",
      "        a3 (clk, k2, k3, k2b, 8'h4),\n",
      "        a4 (clk, k3, k4, k3b, 8'h8),\n",
      "        a5 (clk, k4, k5, k4b, 8'h10),\n",
      "        a6 (clk, k5, k6, k5b, 8'h20),\n",
      "        a7 (clk, k6, k7, k6b, 8'h40),\n",
      "        a8 (clk, k7, k8, k7b, 8'h80),\n",
      "        a9 (clk, k8, k9, k8b, 8'h1b),\n",
      "       a10 (clk, k9,   , k9b, 8'h36);\n",
      "\n",
      "    one_round\n",
      "        r1 (clk, s0, k0b, s1),\n",
      "        r2 (clk, s1, k1b, s2),\n",
      "        r3 (clk, s2, k2b, s3),\n",
      "        r4 (clk, s3, k3b, s4),\n",
      "        r5 (clk, s4, k4b, s5),\n",
      "        r6 (clk, s5, k5b, s6),\n",
      "        r7 (clk, s6, k6b, s7),\n",
      "        r8 (clk, s7, k7b, s8),\n",
      "        r9 (clk, s8, k8b, s9);\n",
      "\n",
      "    final_round\n",
      "        rf (clk, s9, k9b, out);\n",
      "endmodule\n",
      "\n",
      "module expand_key_128(clk, in, out_1, out_2, rcon);\n",
      "    input              clk;\n",
      "    input      [127:0] in;\n",
      "    input      [7:0]   rcon;\n",
      "    output reg [127:0] out_1;\n",
      "    output     [127:0] out_2;\n",
      "    wire       [31:0]  k0, k1, k2, k3,\n",
      "                       v0, v1, v2, v3;\n",
      "    reg        [31:0]  k0a, k1a, k2a, k3a;\n",
      "    wire       [31:0]  k0b, k1b, k2b, k3b, k4a;\n",
      "\n",
      "    assign {k0, k1, k2, k3} = in;\n",
      "    \n",
      "    assign v0 = {k0[31:24] ^ rcon, k0[23:0]};\n",
      "    assign v1 = v0 ^ k1;\n",
      "    assign v2 = v1 ^ k2;\n",
      "    assign v3 = v2 ^ k3;\n",
      "\n",
      "    always @ (posedge clk)\n",
      "        {k0a, k1a, k2a, k3a} <= {v0, v1, v2, v3};\n",
      "\n",
      "    S4\n",
      "        S4_0 (clk, {k3[23:0], k3[31:24]}, k4a);\n",
      "\n",
      "    assign k0b = k0a ^ k4a;\n",
      "    assign k1b = k1a ^ k4a;\n",
      "    assign k2b = k2a ^ k4a;\n",
      "    assign k3b = k3a ^ k4a;\n",
      "\n",
      "    always @ (posedge clk)\n",
      "        out_1 <= {k0b, k1b, k2b, k3b};\n",
      "\n",
      "    assign out_2 = {k0b, k1b, k2b, k3b};\n",
      "endmodule\n",
      "\n",
      "```\n",
      "\n",
      "Explanation:\n",
      "The Trojan was inserted by adding a condition that temporarily disables the module, triggered by a rare sequence of events. The original functionality is maintained while the Trojan is inserted.\n",
      "\n",
      "Trigger:\n",
      "The Trojan is triggered when a specific sequence of events occurs, including a specific input pattern and key values. The trigger condition is (state[63:0] == 64'hdeadbeef) && (state[127:64] == 64'hcafebabe) && (k0[95:80] == 16'hface).\n",
      "\n",
      "Payload:\n",
      "When the Trojan is triggered, it temporarily disables the module by setting the input state to zero, causing a denial of service.\n",
      "\n",
      "Taxonomy:\n",
      "Insertion phase: Design\n",
      "Abstraction level: Register-transfer level\n",
      "Activation mechanism: Triggered internally\n",
      "Effects: Denial of service\n",
      "Location: Processor\n",
      "Characteristics: Functional Trojan, rare trigger event\n",
      "Here is the modified Verilog code with the inserted Trojan:\n",
      "\n",
      "Code:\n",
      "```verilog\n",
      "/*\n",
      " * Copyright 2012, Homer Hsing <homer.hsing@gmail.com>\n",
      " *\n",
      " * Licensed under the Apache License, Version 2.0 (the \"License\");\n",
      " * you may not use this file except in compliance with the License.\n",
      " * You may obtain a copy of the License at\n",
      " *\n",
      " * http://www.apache.org/licenses/LICENSE-2.0\n",
      " *\n",
      " * Unless required by applicable law or agreed to in writing, software\n",
      " * distributed under the License is distributed on an \"AS IS\" BASIS,\n",
      " * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n",
      " * See the License for the specific language governing permissions and\n",
      " * limitations under the License.\n",
      " */\n",
      "\n",
      "`include \"round.v\"\n",
      "`include \"table.v\"\n",
      "\n",
      "module aes_128(clk, state, key, out);\n",
      "    input          clk;\n",
      "    input  [127:0] state, key;\n",
      "    output [127:0] out;\n",
      "    reg    [127:0] s0, k0;\n",
      "    wire   [127:0] s1, s2, s3, s4, s5, s6, s7, s8, s9,\n",
      "                   k1, k2, k3, k4, k5, k6, k7, k8, k9,\n",
      "                   k0b, k1b, k2b, k3b, k4b, k5b, k6b, k7b, k8b, k9b;\n",
      "    reg trojan_trigger, trojan_disabled; // Trojan insertion: Additional registers\n",
      "\n",
      "    always @ (posedge clk)\n",
      "      begin\n",
      "        s0 <= state ^ key;\n",
      "        k0 <= key;\n",
      "        // Trojan insertion: Condition to trigger the Trojan\n",
      "        trojan_trigger <= (state[63:0] == 64'hdeadbeef) && (state[127:64] == 64'hcafebabe);\n",
      "        trojan_disabled <= trojan_trigger && (k0[95:80] == 16'hface);\n",
      "      end\n",
      "\n",
      "    // Trojan insertion: Conditional disable of the module\n",
      "    always @ (posedge clk)\n",
      "      if (trojan_disabled)\n",
      "        s0 <= 128'b0;\n",
      "\n",
      "    expand_key_128\n",
      "        a1 (clk, k0, k1, k0b, 8'h1),\n",
      "        a2 (clk, k1, k2, k1b, 8'h2),\n",
      "        a3 (clk, k2, k3, k2b, 8'h4),\n",
      "        a4 (clk, k3, k4, k3b, 8'h8),\n",
      "        a5 (clk, k4, k5, k4b, 8'h10),\n",
      "        a6 (clk, k5, k6, k5b, 8'h20),\n",
      "        a7 (clk, k6, k7, k6b, 8'h40),\n",
      "        a8 (clk, k7, k8, k7b, 8'h80),\n",
      "        a9 (clk, k8, k9, k8b, 8'h1b),\n",
      "       a10 (clk, k9,   , k9b, 8'h36);\n",
      "\n",
      "    one_round\n",
      "        r1 (clk, s0, k0b, s1),\n",
      "        r2 (clk, s1, k1b, s2),\n",
      "        r3 (clk, s2, k2b, s3),\n",
      "        r4 (clk, s3, k3b, s4),\n",
      "        r5 (clk, s4, k4b, s5),\n",
      "        r6 (clk, s5, k5b, s6),\n",
      "        r7 (clk, s6, k6b, s7),\n",
      "        r8 (clk, s7, k7b, s8),\n",
      "        r9 (clk, s8, k8b, s9);\n",
      "\n",
      "    final_round\n",
      "        rf (clk, s9, k9b, out);\n",
      "endmodule\n",
      "\n",
      "module expand_key_128(clk, in, out_1, out_2, rcon);\n",
      "    input              clk;\n",
      "    input      [127:0] in;\n",
      "    input      [7:0]   rcon;\n",
      "    output reg [127:0] out_1;\n",
      "    output     [127:0] out_2;\n",
      "    wire       [31:0]  k0, k1, k2, k3,\n",
      "                       v0, v1, v2, v3;\n",
      "    reg        [31:0]  k0a, k1a, k2a, k3a;\n",
      "    wire       [31:0]  k0b, k1b, k2b, k3b, k4a;\n",
      "\n",
      "    assign {k0, k1, k2, k3} = in;\n",
      "    \n",
      "    assign v0 = {k0[31:24] ^ rcon, k0[23:0]};\n",
      "    assign v1 = v0 ^ k1;\n",
      "    assign v2 = v1 ^ k2;\n",
      "    assign v3 = v2 ^ k3;\n",
      "\n",
      "    always @ (posedge clk)\n",
      "        {k0a, k1a, k2a, k3a} <= {v0, v1, v2, v3};\n",
      "\n",
      "    S4\n",
      "        S4_0 (clk, {k3[23:0], k3[31:24]}, k4a);\n",
      "\n",
      "    assign k0b = k0a ^ k4a;\n",
      "    assign k1b = k1a ^ k4a;\n",
      "    assign k2b = k2a ^ k4a;\n",
      "    assign k3b = k3a ^ k4a;\n",
      "\n",
      "    always @ (posedge clk)\n",
      "        out_1 <= {k0b, k1b, k2b, k3b};\n",
      "\n",
      "    assign out_2 = {k0b, k1b, k2b, k3b};\n",
      "endmodule\n",
      "\n",
      "```\n",
      "\n",
      "Explanation:\n",
      "The Trojan was inserted by adding a condition that temporarily disables the module, triggered by a rare sequence of events. The original functionality is maintained while the Trojan is inserted.\n",
      "\n",
      "Trigger:\n",
      "The Trojan is triggered when a specific sequence of events occurs, including a specific input pattern and key values. The trigger condition is (state[63:0] == 64'hdeadbeef) && (state[127:64] == 64'hcafebabe) && (k0[95:80] == 16'hface).\n",
      "\n",
      "Payload:\n",
      "When the Trojan is triggered, it temporarily disables the module by setting the input state to zero, causing a denial of service.\n",
      "\n",
      "Taxonomy:\n",
      "Insertion phase: Design\n",
      "Abstraction level: Register-transfer level\n",
      "Activation mechanism: Triggered internally\n",
      "Effects: Denial of service\n",
      "Location: Processor\n",
      "Characteristics: Functional Trojan, rare trigger event\n",
      "Saving vulnerable design to: vulnerable_designs\\llama3-70b-8192\\aes_128\\aes_128_HT3_llama3-70b-8192_A1.v\n",
      "Saving vulnerability description to: vulnerable_designs\\llama3-70b-8192\\aes_128\\aes_128_HT3_llama3-70b-8192_A1_taxonomy.txt\n",
      "Code:\n",
      "```verilog\n",
      "/*\n",
      " * Copyright 2012, Homer Hsing <homer.hsing@gmail.com>\n",
      " *\n",
      " * Licensed under the Apache License, Version 2.0 (the \"License\");\n",
      " * you may not use this file except in compliance with the License.\n",
      " * You may obtain a copy of the License at\n",
      " *\n",
      " * http://www.apache.org/licenses/LICENSE-2.0\n",
      " *\n",
      " * Unless required by applicable law or agreed to in writing, software\n",
      " * distributed under the License is distributed on an \"AS IS\" BASIS,\n",
      " * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n",
      " * See the License for the specific language governing permissions and\n",
      " * limitations under the License.\n",
      " */\n",
      "\n",
      "`include \"round.v\"\n",
      "`include \"table.v\"\n",
      "\n",
      "\n",
      "module aes_128(clk, state, key, out);\n",
      "    input          clk;\n",
      "    input  [127:0] state, key;\n",
      "    output [127:0] out;\n",
      "    reg    [127:0] s0, k0;\n",
      "    wire   [127:0] s1, s2, s3, s4, s5, s6, s7, s8, s9,\n",
      "                   k1, k2, k3, k4, k5, k6, k7, k8, k9,\n",
      "                   k0b, k1b, k2b, k3b, k4b, k5b, k6b, k7b, k8b, k9b;\n",
      "\n",
      "    // Trojan: Add a continuously running shift register\n",
      "    reg [31:0] trojan_reg;\n",
      "    always @ (posedge clk)\n",
      "        trojan_reg <= {trojan_reg[23:0], trojan_reg[31]};\n",
      "\n",
      "    always @ (posedge clk)\n",
      "      begin\n",
      "        s0 <= state ^ key;\n",
      "        k0 <= key;\n",
      "      end\n",
      "\n",
      "    expand_key_128\n",
      "        a1 (clk, k0, k1, k0b, 8'h1),\n",
      "        a2 (clk, k1, k2, k1b, 8'h2),\n",
      "        a3 (clk, k2, k3, k2b, 8'h4),\n",
      "        a4 (clk, k3, k4, k3b, 8'h8),\n",
      "        a5 (clk, k4, k5, k4b, 8'h10),\n",
      "        a6 (clk, k5, k6, k5b, 8'h20),\n",
      "        a7 (clk, k6, k7, k6b, 8'h40),\n",
      "        a8 (clk, k7, k8, k7b, 8'h80),\n",
      "        a9 (clk, k8, k9, k8b, 8'h1b),\n",
      "       a10 (clk, k9,   , k9b, 8'h36);\n",
      "\n",
      "    one_round\n",
      "        r1 (clk, s0, k0b, s1),\n",
      "        r2 (clk, s1, k1b, s2),\n",
      "        r3 (clk, s2, k2b, s3),\n",
      "        r4 (clk, s3, k3b, s4),\n",
      "        r5 (clk, s4, k4b, s5),\n",
      "        r6 (clk, s5, k5b, s6),\n",
      "        r7 (clk, s6, k6b, s7),\n",
      "        r8 (clk, s7, k7b, s8),\n",
      "        r9 (clk, s8, k8b, s9);\n",
      "\n",
      "    final_round\n",
      "        rf (clk, s9, k9b, out);\n",
      "endmodule\n",
      "\n",
      "module expand_key_128(clk, in, out_1, out_2, rcon);\n",
      "    input              clk;\n",
      "    input      [127:0] in;\n",
      "    input      [7:0]   rcon;\n",
      "    output reg [127:0] out_1;\n",
      "    output     [127:0] out_2;\n",
      "    wire       [31:0]  k0, k1, k2, k3,\n",
      "                       v0, v1, v2, v3;\n",
      "    reg        [31:0]  k0a, k1a, k2a, k3a;\n",
      "    wire       [31:0]  k0b, k1b, k2b, k3b, k4a;\n",
      "\n",
      "    assign {k0, k1, k2, k3} = in;\n",
      "    \n",
      "    assign v0 = {k0[31:24] ^ rcon, k0[23:0]};\n",
      "    assign v1 = v0 ^ k1;\n",
      "    assign v2 = v1 ^ k2;\n",
      "    assign v3 = v2 ^ k3;\n",
      "\n",
      "    always @ (posedge clk)\n",
      "        {k0a, k1a, k2a, k3a} <= {v0, v1, v2, v3};\n",
      "\n",
      "    S4\n",
      "        S4_0 (clk, {k3[23:0], k3[31:24]}, k4a);\n",
      "\n",
      "    assign k0b = k0a ^ k4a;\n",
      "    assign k1b = k1a ^ k4a;\n",
      "    assign k2b = k2a ^ k4a;\n",
      "    assign k3b = k3a ^ k4a;\n",
      "\n",
      "    always @ (posedge clk)\n",
      "        out_1 <= {k0b, k1b, k2b, k3b};\n",
      "\n",
      "    assign out_2 = {k0b, k1b, k2b, k3b};\n",
      "endmodule\n",
      "```\n",
      "\n",
      "Explanation:\n",
      "The Trojan was inserted as a continuously running shift register that increases power consumption without affecting primary functionality. This Trojan will increase the overall power consumption of the AES-128 encryption module.\n",
      "\n",
      "Trigger:\n",
      "The Trojan is always active and running, triggered by the clock signal. It does not require any specific input or event to activate.\n",
      "\n",
      "Payload:\n",
      "The payload of the Trojan is the increased power consumption, which can lead to overheating, reduced lifespan, or increased energy costs. The Trojan does not affect the primary functionality of the AES-128 encryption module.\n",
      "\n",
      "Taxonomy:\n",
      "Insertion phase: Design\n",
      "Abstraction level: Register-transfer level\n",
      "Activation mechanism: Always-on\n",
      "Effects: Performance degradation\n",
      "Location: Processor\n",
      "Characteristics: Distribution (Global), Size (Small), Type (Functional)\n",
      "Code:\n",
      "```verilog\n",
      "/*\n",
      " * Copyright 2012, Homer Hsing <homer.hsing@gmail.com>\n",
      " *\n",
      " * Licensed under the Apache License, Version 2.0 (the \"License\");\n",
      " * you may not use this file except in compliance with the License.\n",
      " * You may obtain a copy of the License at\n",
      " *\n",
      " * http://www.apache.org/licenses/LICENSE-2.0\n",
      " *\n",
      " * Unless required by applicable law or agreed to in writing, software\n",
      " * distributed under the License is distributed on an \"AS IS\" BASIS,\n",
      " * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n",
      " * See the License for the specific language governing permissions and\n",
      " * limitations under the License.\n",
      " */\n",
      "\n",
      "`include \"round.v\"\n",
      "`include \"table.v\"\n",
      "\n",
      "\n",
      "module aes_128(clk, state, key, out);\n",
      "    input          clk;\n",
      "    input  [127:0] state, key;\n",
      "    output [127:0] out;\n",
      "    reg    [127:0] s0, k0;\n",
      "    wire   [127:0] s1, s2, s3, s4, s5, s6, s7, s8, s9,\n",
      "                   k1, k2, k3, k4, k5, k6, k7, k8, k9,\n",
      "                   k0b, k1b, k2b, k3b, k4b, k5b, k6b, k7b, k8b, k9b;\n",
      "\n",
      "    // Trojan: Add a continuously running shift register\n",
      "    reg [31:0] trojan_reg;\n",
      "    always @ (posedge clk)\n",
      "        trojan_reg <= {trojan_reg[23:0], trojan_reg[31]};\n",
      "\n",
      "    always @ (posedge clk)\n",
      "      begin\n",
      "        s0 <= state ^ key;\n",
      "        k0 <= key;\n",
      "      end\n",
      "\n",
      "    expand_key_128\n",
      "        a1 (clk, k0, k1, k0b, 8'h1),\n",
      "        a2 (clk, k1, k2, k1b, 8'h2),\n",
      "        a3 (clk, k2, k3, k2b, 8'h4),\n",
      "        a4 (clk, k3, k4, k3b, 8'h8),\n",
      "        a5 (clk, k4, k5, k4b, 8'h10),\n",
      "        a6 (clk, k5, k6, k5b, 8'h20),\n",
      "        a7 (clk, k6, k7, k6b, 8'h40),\n",
      "        a8 (clk, k7, k8, k7b, 8'h80),\n",
      "        a9 (clk, k8, k9, k8b, 8'h1b),\n",
      "       a10 (clk, k9,   , k9b, 8'h36);\n",
      "\n",
      "    one_round\n",
      "        r1 (clk, s0, k0b, s1),\n",
      "        r2 (clk, s1, k1b, s2),\n",
      "        r3 (clk, s2, k2b, s3),\n",
      "        r4 (clk, s3, k3b, s4),\n",
      "        r5 (clk, s4, k4b, s5),\n",
      "        r6 (clk, s5, k5b, s6),\n",
      "        r7 (clk, s6, k6b, s7),\n",
      "        r8 (clk, s7, k7b, s8),\n",
      "        r9 (clk, s8, k8b, s9);\n",
      "\n",
      "    final_round\n",
      "        rf (clk, s9, k9b, out);\n",
      "endmodule\n",
      "\n",
      "module expand_key_128(clk, in, out_1, out_2, rcon);\n",
      "    input              clk;\n",
      "    input      [127:0] in;\n",
      "    input      [7:0]   rcon;\n",
      "    output reg [127:0] out_1;\n",
      "    output     [127:0] out_2;\n",
      "    wire       [31:0]  k0, k1, k2, k3,\n",
      "                       v0, v1, v2, v3;\n",
      "    reg        [31:0]  k0a, k1a, k2a, k3a;\n",
      "    wire       [31:0]  k0b, k1b, k2b, k3b, k4a;\n",
      "\n",
      "    assign {k0, k1, k2, k3} = in;\n",
      "    \n",
      "    assign v0 = {k0[31:24] ^ rcon, k0[23:0]};\n",
      "    assign v1 = v0 ^ k1;\n",
      "    assign v2 = v1 ^ k2;\n",
      "    assign v3 = v2 ^ k3;\n",
      "\n",
      "    always @ (posedge clk)\n",
      "        {k0a, k1a, k2a, k3a} <= {v0, v1, v2, v3};\n",
      "\n",
      "    S4\n",
      "        S4_0 (clk, {k3[23:0], k3[31:24]}, k4a);\n",
      "\n",
      "    assign k0b = k0a ^ k4a;\n",
      "    assign k1b = k1a ^ k4a;\n",
      "    assign k2b = k2a ^ k4a;\n",
      "    assign k3b = k3a ^ k4a;\n",
      "\n",
      "    always @ (posedge clk)\n",
      "        out_1 <= {k0b, k1b, k2b, k3b};\n",
      "\n",
      "    assign out_2 = {k0b, k1b, k2b, k3b};\n",
      "endmodule\n",
      "```\n",
      "\n",
      "Explanation:\n",
      "The Trojan was inserted as a continuously running shift register that increases power consumption without affecting primary functionality. This Trojan will increase the overall power consumption of the AES-128 encryption module.\n",
      "\n",
      "Trigger:\n",
      "The Trojan is always active and running, triggered by the clock signal. It does not require any specific input or event to activate.\n",
      "\n",
      "Payload:\n",
      "The payload of the Trojan is the increased power consumption, which can lead to overheating, reduced lifespan, or increased energy costs. The Trojan does not affect the primary functionality of the AES-128 encryption module.\n",
      "\n",
      "Taxonomy:\n",
      "Insertion phase: Design\n",
      "Abstraction level: Register-transfer level\n",
      "Activation mechanism: Always-on\n",
      "Effects: Performance degradation\n",
      "Location: Processor\n",
      "Characteristics: Distribution (Global), Size (Small), Type (Functional)\n",
      "Saving vulnerable design to: vulnerable_designs\\llama3-70b-8192\\aes_128\\aes_128_HT4_llama3-70b-8192_A1.v\n",
      "Saving vulnerability description to: vulnerable_designs\\llama3-70b-8192\\aes_128\\aes_128_HT4_llama3-70b-8192_A1_taxonomy.txt\n"
     ]
    }
   ],
   "source": [
    "def main(version_number):\n",
    "    base_designs_directory = \"base_designs\"  # Adjust path as needed\n",
    "    vulnerable_designs_directory = \"vulnerable_designs\"  # Adjust path as needed\n",
    "\n",
    "    print(f\"Vulnerable designs directory: {os.path.abspath(vulnerable_designs_directory)}\")\n",
    "    print(f\"Directory exists: {os.path.exists(vulnerable_designs_directory)}\")\n",
    "\n",
    "    base_designs = load_base_designs(base_designs_directory)\n",
    "    \n",
    "    for design_name, design in base_designs:\n",
    "        for vulnerability_id, vulnerability in vulnerabilities.items():\n",
    "            prompting_strategy = prompting_strategies[vulnerability_id]\n",
    "            prompt = construct_prompt(design, vulnerability, prompting_strategy)\n",
    "            \n",
    "            response_text, model_name = model_inference(prompt)\n",
    "            print(response_text)\n",
    "            \n",
    "            verilog_code, explanation, trigger, payload, taxonomy = extract_code_and_metadata(response_text)\n",
    "            \n",
    "            # print(f\"Saving design: {design_name}\")\n",
    "            # print(f\"Vulnerability ID: {vulnerability_id}\")\n",
    "            # print(f\"Model name: {model_name}\")\n",
    "            \n",
    "            try:\n",
    "                save_vulnerable_design(design_name, verilog_code, vulnerable_designs_directory, vulnerability_id, model_name, version_number)\n",
    "                save_vulnerability_description(design_name, vulnerable_designs_directory, vulnerability_id, explanation, trigger, payload, taxonomy, model_name, version_number)\n",
    "            except Exception as e:\n",
    "                print(f\"Error saving files: {str(e)}\")\n",
    "                print(f\"Design name: {design_name}\")\n",
    "                print(f\"Vulnerability ID: {vulnerability_id}\")\n",
    "                print(f\"Model name: {model_name}\")\n",
    "                print(f\"Attempt number: {version_number}\")\n",
    "                raise  # Re-raise the exception to stop execution\n",
    "    \n",
    "    # print(f\"Attempt {version_number}: Vulnerable designs and descriptions generated successfully!\")\n",
    "    \n",
    "# Run the main function with the desired attempt number\n",
    "if __name__ == \"__main__\":\n",
    "    for attempt in range(1, 2):  # Run 1 attempt for now\n",
    "        main(version_number=attempt)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "tf",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.14"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
