<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>test: eisa.h Source File</title>
<link href="../../doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.7 -->
<div class="qindex"><a class="qindex" href="../../main.html">Main&nbsp;Page</a> | <a class="qindex" href="../../hierarchy.html">Class&nbsp;Hierarchy</a> | <a class="qindex" href="../../annotated.html">Class&nbsp;List</a> | <a class="qindex" href="../../files.html">File&nbsp;List</a> | <a class="qindex" href="../../functions.html">Class&nbsp;Members</a> | <a class="qindex" href="../../globals.html">File&nbsp;Members</a></div>
<h1>eisa.h</h1><a href="../../d7/d5/eisa_8h.html">Go to the documentation of this file.</a><pre class="fragment"><div>00001 <span class="comment">/*++</span>
00002 <span class="comment"></span>
00003 <span class="comment">Copyright (c) 1990  Microsoft Corporation</span>
00004 <span class="comment"></span>
00005 <span class="comment">Module Name:</span>
00006 <span class="comment"></span>
00007 <span class="comment">    eisa.h</span>
00008 <span class="comment"></span>
00009 <span class="comment">Abstract:</span>
00010 <span class="comment"></span>
00011 <span class="comment">    The module defines the structures, and defines  for the EISA chip set.</span>
00012 <span class="comment"></span>
00013 <span class="comment">Author:</span>
00014 <span class="comment"></span>
00015 <span class="comment">    Jeff Havens  (jhavens) 19-Jun-1991</span>
00016 <span class="comment"></span>
00017 <span class="comment">Revision History:</span>
00018 <span class="comment"></span>
00019 <span class="comment"></span>
00020 <span class="comment">--*/</span>
00021 
00022 <span class="preprocessor">#ifndef _EISA_</span>
00023 <span class="preprocessor"></span><span class="preprocessor">#define _EISA_</span>
00024 <span class="preprocessor"></span>
00025 
00026 
00027 <span class="comment">//</span>
00028 <span class="comment">// Define the DMA page register structure.</span>
00029 <span class="comment">//</span>
00030 
<a name="l00031"></a><a class="code" href="../../d9/d7/struct__DMA__PAGE.html">00031</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d9/d7/struct__DMA__PAGE.html">_DMA_PAGE</a>{
00032     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o0">Reserved1</a>;
00033     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o1">Channel2</a>;
00034     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o2">Channel3</a>;
00035     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o3">Channel1</a>;
00036     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o4">Reserved2</a>[3];
00037     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o5">Channel0</a>;
00038     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o6">Reserved3</a>;
00039     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o7">Channel6</a>;
00040     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o8">Channel7</a>;
00041     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o9">Channel5</a>;
00042     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o10">Reserved4</a>[3];
00043     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o11">RefreshPage</a>;
00044 }<a class="code" href="../../d9/d7/struct__DMA__PAGE.html">DMA_PAGE</a>, *<a class="code" href="../../d9/d7/struct__DMA__PAGE.html">PDMA_PAGE</a>;
00045 
00046 <span class="comment">//</span>
00047 <span class="comment">// Define the DMA stop register structure.</span>
00048 <span class="comment">//</span>
00049 
<a name="l00050"></a><a class="code" href="../../d1/d7/struct__DMA__CHANNEL__STOP.html">00050</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d1/d7/struct__DMA__CHANNEL__STOP.html">_DMA_CHANNEL_STOP</a> {
00051     UCHAR <a class="code" href="../../d1/d7/struct__DMA__CHANNEL__STOP.html#o0">ChannelLsb</a>;
00052     UCHAR <a class="code" href="../../d1/d7/struct__DMA__CHANNEL__STOP.html#o1">ChannelMsb</a>;
00053     UCHAR <a class="code" href="../../d1/d7/struct__DMA__CHANNEL__STOP.html#o2">ChannelHsb</a>;
00054     UCHAR <a class="code" href="../../d1/d7/struct__DMA__CHANNEL__STOP.html#o3">Reserved</a>;
00055 }<a class="code" href="../../d1/d7/struct__DMA__CHANNEL__STOP.html">DMA_CHANNEL_STOP</a>, *<a class="code" href="../../d1/d7/struct__DMA__CHANNEL__STOP.html">PDMA_CHANNEL_STOP</a>;
00056 
00057 <span class="comment">//</span>
00058 <span class="comment">// Define DMA 1 address and count structure.</span>
00059 <span class="comment">//</span>
00060 
<a name="l00061"></a><a class="code" href="../../d3/d6/struct__DMA1__ADDRESS__COUNT.html">00061</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d3/d6/struct__DMA1__ADDRESS__COUNT.html">_DMA1_ADDRESS_COUNT</a> {
00062     UCHAR <a class="code" href="../../d3/d6/struct__DMA1__ADDRESS__COUNT.html#o0">DmaBaseAddress</a>;
00063     UCHAR <a class="code" href="../../d3/d6/struct__DMA1__ADDRESS__COUNT.html#o1">DmaBaseCount</a>;
00064 }<a class="code" href="../../d3/d6/struct__DMA1__ADDRESS__COUNT.html">DMA1_ADDRESS_COUNT</a>, *<a class="code" href="../../d3/d6/struct__DMA1__ADDRESS__COUNT.html">PDMA1_ADDRESS_COUNT</a>;
00065 
00066 <span class="comment">//</span>
00067 <span class="comment">// Define DMA 2 address and count structure.</span>
00068 <span class="comment">//</span>
00069 
<a name="l00070"></a><a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html">00070</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html">_DMA2_ADDRESS_COUNT</a> {
00071     UCHAR <a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html#o0">DmaBaseAddress</a>;
00072     UCHAR <a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html#o1">Reserved1</a>;
00073     UCHAR <a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html#o2">DmaBaseCount</a>;
00074     UCHAR <a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html#o3">Reserved2</a>;
00075 }<a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html">DMA2_ADDRESS_COUNT</a>, *<a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html">PDMA2_ADDRESS_COUNT</a>;
00076 
00077 <span class="comment">//</span>
00078 <span class="comment">// Define DMA 1 control register structure.</span>
00079 <span class="comment">//</span>
00080 
<a name="l00081"></a><a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html">00081</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html">_DMA1_CONTROL</a> {
00082     <a class="code" href="../../d3/d6/struct__DMA1__ADDRESS__COUNT.html">DMA1_ADDRESS_COUNT</a> <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o0">DmaAddressCount</a>[4];
00083     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o1">DmaStatus</a>;
00084     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o2">DmaRequest</a>;
00085     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o3">SingleMask</a>;
00086     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o4">Mode</a>;
00087     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o5">ClearBytePointer</a>;
00088     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o6">MasterClear</a>;
00089     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o7">ClearMask</a>;
00090     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o8">AllMask</a>;
00091 }<a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html">DMA1_CONTROL</a>, *<a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html">PDMA1_CONTROL</a>;
00092 
00093 <span class="comment">//</span>
00094 <span class="comment">// Define DMA 2 control register structure.</span>
00095 <span class="comment">//</span>
00096 
<a name="l00097"></a><a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html">00097</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html">_DMA2_CONTROL</a> {
00098     <a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html">DMA2_ADDRESS_COUNT</a> <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o0">DmaAddressCount</a>[4];
00099     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o1">DmaStatus</a>;
00100     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o2">Reserved1</a>;
00101     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o3">DmaRequest</a>;
00102     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o4">Reserved2</a>;
00103     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o5">SingleMask</a>;
00104     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o6">Reserved3</a>;
00105     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o7">Mode</a>;
00106     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o8">Reserved4</a>;
00107     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o9">ClearBytePointer</a>;
00108     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o10">Reserved5</a>;
00109     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o11">MasterClear</a>;
00110     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o12">Reserved6</a>;
00111     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o13">ClearMask</a>;
00112     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o14">Reserved7</a>;
00113     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o15">AllMask</a>;
00114     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o16">Reserved8</a>;
00115 }<a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html">DMA2_CONTROL</a>, *<a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html">PDMA2_CONTROL</a>;
00116 
00117 <span class="comment">//</span>
00118 <span class="comment">// Define Timer control register structure.</span>
00119 <span class="comment">//</span>
00120 
<a name="l00121"></a><a class="code" href="../../d2/d1/struct__TIMER__CONTROL.html">00121</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d2/d1/struct__TIMER__CONTROL.html">_TIMER_CONTROL</a> {
00122     UCHAR <a class="code" href="../../d2/d1/struct__TIMER__CONTROL.html#o0">BcdMode</a> : 1;
00123     UCHAR <a class="code" href="../../d2/d1/struct__TIMER__CONTROL.html#o1">Mode</a> : 3;
00124     UCHAR <a class="code" href="../../d2/d1/struct__TIMER__CONTROL.html#o2">SelectByte</a> : 2;
00125     UCHAR <a class="code" href="../../d2/d1/struct__TIMER__CONTROL.html#o3">SelectCounter</a> : 2;
00126 }<a class="code" href="../../d2/d1/struct__TIMER__CONTROL.html">TIMER_CONTROL</a>, *<a class="code" href="../../d2/d1/struct__TIMER__CONTROL.html">PTIMER_CONTROL</a>;
00127 
00128 <span class="comment">//</span>
00129 <span class="comment">// Define Timer status register structure.</span>
00130 <span class="comment">//</span>
00131 
<a name="l00132"></a><a class="code" href="../../d3/d1/struct__TIMER__STATUS.html">00132</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d3/d1/struct__TIMER__STATUS.html">_TIMER_STATUS</a> {
00133     UCHAR <a class="code" href="../../d3/d1/struct__TIMER__STATUS.html#o0">BcdMode</a> : 1;
00134     UCHAR <a class="code" href="../../d3/d1/struct__TIMER__STATUS.html#o1">Mode</a> : 3;
00135     UCHAR <a class="code" href="../../d3/d1/struct__TIMER__STATUS.html#o2">SelectByte</a> : 2;
00136     UCHAR <a class="code" href="../../d3/d1/struct__TIMER__STATUS.html#o3">CrContentsMoved</a> : 1;
00137     UCHAR <a class="code" href="../../d3/d1/struct__TIMER__STATUS.html#o4">OutPin</a> : 1;
00138 }<a class="code" href="../../d3/d1/struct__TIMER__STATUS.html">TIMER_STATUS</a>, *<a class="code" href="../../d3/d1/struct__TIMER__STATUS.html">PTIMER_STATUS</a>;
00139 
00140 <span class="comment">//</span>
00141 <span class="comment">// Define Mode values.</span>
00142 <span class="comment">//</span>
00143 
<a name="l00144"></a><a class="code" href="../../d7/d5/eisa_8h.html#a0">00144</a> <span class="preprocessor">#define TM_SIGNAL_END_OF_COUNT  0</span>
<a name="l00145"></a><a class="code" href="../../d7/d5/eisa_8h.html#a1">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define TM_ONE_SHOT             1</span>
<a name="l00146"></a><a class="code" href="../../d7/d5/eisa_8h.html#a2">00146</a> <span class="preprocessor"></span><span class="preprocessor">#define TM_RATE_GENERATOR       2</span>
<a name="l00147"></a><a class="code" href="../../d7/d5/eisa_8h.html#a3">00147</a> <span class="preprocessor"></span><span class="preprocessor">#define TM_SQUARE_WAVE          3</span>
<a name="l00148"></a><a class="code" href="../../d7/d5/eisa_8h.html#a4">00148</a> <span class="preprocessor"></span><span class="preprocessor">#define TM_SOFTWARE_STROBE      4</span>
<a name="l00149"></a><a class="code" href="../../d7/d5/eisa_8h.html#a5">00149</a> <span class="preprocessor"></span><span class="preprocessor">#define TM_HARDWARE_STROBE      5</span>
00150 <span class="preprocessor"></span>
00151 <span class="comment">//</span>
00152 <span class="comment">// Define SelectByte values</span>
00153 <span class="comment">//</span>
00154 
<a name="l00155"></a><a class="code" href="../../d7/d5/eisa_8h.html#a6">00155</a> <span class="preprocessor">#define SB_COUNTER_LATCH        0</span>
<a name="l00156"></a><a class="code" href="../../d7/d5/eisa_8h.html#a7">00156</a> <span class="preprocessor"></span><span class="preprocessor">#define SB_LSB_BYTE             1</span>
<a name="l00157"></a><a class="code" href="../../d7/d5/eisa_8h.html#a8">00157</a> <span class="preprocessor"></span><span class="preprocessor">#define SB_MSB_BYTE             2</span>
<a name="l00158"></a><a class="code" href="../../d7/d5/eisa_8h.html#a9">00158</a> <span class="preprocessor"></span><span class="preprocessor">#define SB_LSB_THEN_MSB         3</span>
00159 <span class="preprocessor"></span>
00160 <span class="comment">//</span>
00161 <span class="comment">// Define SelectCounter values.</span>
00162 <span class="comment">//</span>
00163 
<a name="l00164"></a><a class="code" href="../../d7/d5/eisa_8h.html#a10">00164</a> <span class="preprocessor">#define SELECT_COUNTER_0        0</span>
<a name="l00165"></a><a class="code" href="../../d7/d5/eisa_8h.html#a11">00165</a> <span class="preprocessor"></span><span class="preprocessor">#define SELECT_COUNTER_1        1</span>
<a name="l00166"></a><a class="code" href="../../d7/d5/eisa_8h.html#a12">00166</a> <span class="preprocessor"></span><span class="preprocessor">#define SELECT_COUNTER_2        2</span>
<a name="l00167"></a><a class="code" href="../../d7/d5/eisa_8h.html#a13">00167</a> <span class="preprocessor"></span><span class="preprocessor">#define SELECT_READ_BACK        3</span>
00168 <span class="preprocessor"></span>
00169 <span class="comment">//</span>
00170 <span class="comment">// Define Timer clock for speaker.</span>
00171 <span class="comment">//</span>
00172 
<a name="l00173"></a><a class="code" href="../../d7/d5/eisa_8h.html#a14">00173</a> <span class="preprocessor">#define TIMER_CLOCK_IN  1193167     // 1.193Mhz</span>
00174 <span class="preprocessor"></span>
00175 <span class="comment">//</span>
00176 <span class="comment">// Define NMI Status/Control register structure.</span>
00177 <span class="comment">//</span>
00178 
<a name="l00179"></a><a class="code" href="../../d4/d3/struct__NMI__STATUS.html">00179</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d4/d3/struct__NMI__STATUS.html">_NMI_STATUS</a> {
00180     UCHAR <a class="code" href="../../d4/d3/struct__NMI__STATUS.html#o0">SpeakerGate</a> : 1;
00181     UCHAR <a class="code" href="../../d4/d3/struct__NMI__STATUS.html#o1">SpeakerData</a> : 1;
00182     UCHAR <a class="code" href="../../d4/d3/struct__NMI__STATUS.html#o2">DisableEisaParity</a> : 1;
00183     UCHAR <a class="code" href="../../d4/d3/struct__NMI__STATUS.html#o3">DisableNmi</a> : 1;
00184     UCHAR <a class="code" href="../../d4/d3/struct__NMI__STATUS.html#o4">RefreshToggle</a> : 1;
00185     UCHAR <a class="code" href="../../d4/d3/struct__NMI__STATUS.html#o5">SpeakerTimer</a> : 1;
00186     UCHAR <a class="code" href="../../d4/d3/struct__NMI__STATUS.html#o6">IochkNmi</a> : 1;
00187     UCHAR <a class="code" href="../../d4/d3/struct__NMI__STATUS.html#o7">ParityNmi</a> : 1;
00188 }<a class="code" href="../../d4/d3/struct__NMI__STATUS.html">NMI_STATUS</a>, *<a class="code" href="../../d4/d3/struct__NMI__STATUS.html">PNMI_STATUS</a>;
00189 
00190 <span class="comment">//</span>
00191 <span class="comment">// Define NMI Enable register structure.</span>
00192 <span class="comment">//</span>
00193 
<a name="l00194"></a><a class="code" href="../../d2/d3/struct__NMI__ENABLE.html">00194</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d2/d3/struct__NMI__ENABLE.html">_NMI_ENABLE</a> {
00195    UCHAR <a class="code" href="../../d2/d3/struct__NMI__ENABLE.html#o0">RtClockAddress</a> : 7;
00196    UCHAR <a class="code" href="../../d2/d3/struct__NMI__ENABLE.html#o1">NmiDisable</a> : 1;
00197 }<a class="code" href="../../d2/d3/struct__NMI__ENABLE.html">NMI_ENABLE</a>, *<a class="code" href="../../d2/d3/struct__NMI__ENABLE.html">PNMI_ENABLE</a>;
00198 <span class="comment">//</span>
00199 <span class="comment">// Define the NMI extended status and control register structure.</span>
00200 <span class="comment">//</span>
00201 
<a name="l00202"></a><a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html">00202</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html">_NMI_EXTENDED_CONTROL</a> {
00203     UCHAR <a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html#o0">BusReset</a> : 1;
00204     UCHAR <a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html#o1">EnableNmiPort</a> : 1;
00205     UCHAR <a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html#o2">EnableFailSafeNmi</a> : 1;
00206     UCHAR <a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html#o3">EnableBusMasterTimeout</a> : 1;
00207     UCHAR <a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html#o4">Reserved1</a> : 1;
00208     UCHAR <a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html#o5">PendingPortNmi</a> : 1;
00209     UCHAR <a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html#o6">PendingBusMasterTimeout</a> : 1;
00210     UCHAR <a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html#o7">PendingFailSafeNmi</a> : 1;
00211 }<a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html">NMI_EXTENDED_CONTROL</a>, *<a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html">PNMI_EXTENDED_CONTROL</a>;
00212 
00213 <span class="comment">//</span>
00214 <span class="comment">// Define 82357 register structure.</span>
00215 <span class="comment">//</span>
00216 
<a name="l00217"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html">00217</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html">_EISA_CONTROL</a> {
00218     <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html">DMA1_CONTROL</a> <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o0">Dma1BasePort</a>;          <span class="comment">// Offset 0x000</span>
<a name="l00219"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o1">00219</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o1">Reserved0</a>[16];
00220     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o2">Interrupt1ControlPort0</a>;       <span class="comment">// Offset 0x020</span>
00221     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o3">Interrupt1ControlPort1</a>;       <span class="comment">// Offset 0x021</span>
00222     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o4">Reserved1</a>[32 - 2];
<a name="l00223"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o5">00223</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o5">Timer1</a>;                       <span class="comment">// Offset 0x40</span>
<a name="l00224"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o6">00224</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o6">RefreshRequest</a>;               <span class="comment">// Offset 0x41</span>
<a name="l00225"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o7">00225</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o7">SpeakerTone</a>;                  <span class="comment">// Offset 0x42</span>
<a name="l00226"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o8">00226</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o8">CommandMode1</a>;                 <span class="comment">// Offset 0x43</span>
<a name="l00227"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o9">00227</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o9">Reserved17</a>[4];
<a name="l00228"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o10">00228</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o10">Timer2</a>;                       <span class="comment">// Offset 0x48</span>
<a name="l00229"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o11">00229</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o11">Reserved13</a>;
<a name="l00230"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o12">00230</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o12">CpuSpeedControl</a>;              <span class="comment">// Offset 0x4a</span>
<a name="l00231"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o13">00231</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o13">CommandMode2</a>;                 <span class="comment">// Offset 0x4b</span>
<a name="l00232"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o14">00232</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o14">Reserved14</a>[21];
<a name="l00233"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o15">00233</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o15">NmiStatus</a>;                    <span class="comment">// Offset 0x61</span>
<a name="l00234"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o16">00234</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o16">Reserved15</a>[14];
<a name="l00235"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o17">00235</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o17">NmiEnable</a>;                    <span class="comment">// Offset 0x70</span>
<a name="l00236"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o18">00236</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o18">Reserved16</a>[15];
00237     <a class="code" href="../../d9/d7/struct__DMA__PAGE.html">DMA_PAGE</a> <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o19">DmaPageLowPort</a>;            <span class="comment">// Offset 0x080</span>
00238     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o20">Reserved2</a>[16];
00239     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o21">Interrupt2ControlPort0</a>;       <span class="comment">// Offset 0x0a0</span>
00240     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o22">Interrupt2ControlPort1</a>;       <span class="comment">// Offset 0x0a1</span>
00241     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o23">Reserved3</a>[32-2];
00242     <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html">DMA2_CONTROL</a> <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o24">Dma2BasePort</a>;          <span class="comment">// Offset 0x0c0</span>
00243     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o25">Reserved4</a>[0x320];
<a name="l00244"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o26">00244</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o26">Dma1CountHigh</a>[8];             <span class="comment">// Offset 0x400</span>
<a name="l00245"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o27">00245</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o27">Reserved5</a>[2];
<a name="l00246"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o28">00246</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o28">Dma1ChainingInterrupt</a>;        <span class="comment">// Offset 0x40a</span>
00247     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o29">Dma1ExtendedModePort</a>;         <span class="comment">// Offset 0x40b</span>
<a name="l00248"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o30">00248</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o30">MasterControlPort</a>;            <span class="comment">// Offset 0x40c</span>
<a name="l00249"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o31">00249</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o31">SteppingLevelRegister</a>;        <span class="comment">// Offset 0x40d</span>
<a name="l00250"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o32">00250</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o32">IspTest1</a>;                     <span class="comment">// Offset 0x40e</span>
<a name="l00251"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o33">00251</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o33">IspTest2</a>;                     <span class="comment">// Offset 0x40f</span>
<a name="l00252"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o34">00252</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o34">Reserved6</a>[81];
<a name="l00253"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o35">00253</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o35">ExtendedNmiResetControl</a>;      <span class="comment">// Offset 0x461</span>
<a name="l00254"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o36">00254</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o36">NmiIoInterruptPort</a>;           <span class="comment">// Offset 0x462</span>
<a name="l00255"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o37">00255</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o37">Reserved7</a>;
<a name="l00256"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o38">00256</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o38">LastMaster</a>;                   <span class="comment">// Offset 0x464</span>
<a name="l00257"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o39">00257</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o39">Reserved8</a>[27];
<a name="l00258"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o40">00258</a>     <a class="code" href="../../d9/d7/struct__DMA__PAGE.html">DMA_PAGE</a> <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o40">DmaPageHighPort</a>;           <span class="comment">// Offset 0x480</span>
<a name="l00259"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o41">00259</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o41">Reserved12</a>[48];
<a name="l00260"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o42">00260</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o42">Dma2HighCount</a>[16];            <span class="comment">// Offset 0x4c0</span>
00261     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o43">Interrupt1EdgeLevel</a>;          <span class="comment">// Offset 0x4d0</span>
00262     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o44">Interrupt2EdgeLevel</a>;          <span class="comment">// Offset 0x4d1</span>
<a name="l00263"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o45">00263</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o45">Reserved9</a>[2];
<a name="l00264"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o46">00264</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o46">Dma2ChainingInterrupt</a>;        <span class="comment">// Offset 0x4d4</span>
<a name="l00265"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o47">00265</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o47">Reserved10</a>;
00266     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o48">Dma2ExtendedModePort</a>;         <span class="comment">// Offset 0x4d6</span>
<a name="l00267"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o49">00267</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o49">Reserved11</a>[9];
<a name="l00268"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o50">00268</a>     <a class="code" href="../../d1/d7/struct__DMA__CHANNEL__STOP.html">DMA_CHANNEL_STOP</a> <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o50">DmaChannelStop</a>[8]; <span class="comment">// Offset 0x4e0</span>
00269 } <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html">EISA_CONTROL</a>, *<a class="code" href="../../d5/d2/struct__EISA__CONTROL.html">PEISA_CONTROL</a>;
00270 
00271 <span class="comment">//</span>
00272 <span class="comment">// Define initialization command word 1 structure.</span>
00273 <span class="comment">//</span>
00274 
<a name="l00275"></a><a class="code" href="../../d4/d2/struct__INITIALIZATION__COMMAND__1.html">00275</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d4/d2/struct__INITIALIZATION__COMMAND__1.html">_INITIALIZATION_COMMAND_1</a> {
00276     UCHAR <a class="code" href="../../d4/d2/struct__INITIALIZATION__COMMAND__1.html#o0">Icw4Needed</a> : 1;
00277     UCHAR <a class="code" href="../../d4/d2/struct__INITIALIZATION__COMMAND__1.html#o1">CascadeMode</a> : 1;
00278     UCHAR <a class="code" href="../../d4/d2/struct__INITIALIZATION__COMMAND__1.html#o2">Unused1</a> : 2;
00279     UCHAR <a class="code" href="../../d4/d2/struct__INITIALIZATION__COMMAND__1.html#o3">InitializationFlag</a> : 1;
00280     UCHAR <a class="code" href="../../d4/d2/struct__INITIALIZATION__COMMAND__1.html#o4">Unused2</a> : 3;
00281 }<a class="code" href="../../d4/d2/struct__INITIALIZATION__COMMAND__1.html">INITIALIZATION_COMMAND_1</a>, *<a class="code" href="../../d4/d2/struct__INITIALIZATION__COMMAND__1.html">PINITIALIZATION_COMMAND_1</a>;
00282 
00283 <span class="comment">//</span>
00284 <span class="comment">// Define initialization command word 4 structure.</span>
00285 <span class="comment">//</span>
00286 
<a name="l00287"></a><a class="code" href="../../d5/d2/struct__INITIALIZATION__COMMAND__4.html">00287</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d5/d2/struct__INITIALIZATION__COMMAND__4.html">_INITIALIZATION_COMMAND_4</a> {
00288     UCHAR <a class="code" href="../../d5/d2/struct__INITIALIZATION__COMMAND__4.html#o0">I80x86Mode</a> : 1;
00289     UCHAR <a class="code" href="../../d5/d2/struct__INITIALIZATION__COMMAND__4.html#o1">AutoEndOfInterruptMode</a> : 1;
00290     UCHAR <a class="code" href="../../d5/d2/struct__INITIALIZATION__COMMAND__4.html#o2">Unused1</a> : 2;
00291     UCHAR <a class="code" href="../../d5/d2/struct__INITIALIZATION__COMMAND__4.html#o3">SpecialFullyNested</a> : 1;
00292     UCHAR <a class="code" href="../../d5/d2/struct__INITIALIZATION__COMMAND__4.html#o4">Unused2</a> : 3;
00293 }<a class="code" href="../../d5/d2/struct__INITIALIZATION__COMMAND__4.html">INITIALIZATION_COMMAND_4</a>, *<a class="code" href="../../d5/d2/struct__INITIALIZATION__COMMAND__4.html">PINITIALIZATION_COMMAND_4</a>;
00294 
00295 <span class="comment">//</span>
00296 <span class="comment">// Define EISA interrupt controller operational command values.</span>
00297 <span class="comment">// Define operation control word 2 commands.</span>
00298 <span class="comment">//</span>
00299 
<a name="l00300"></a><a class="code" href="../../d7/d5/eisa_8h.html#a15">00300</a> <span class="preprocessor">#define NONSPECIFIC_END_OF_INTERRUPT 0x20</span>
<a name="l00301"></a><a class="code" href="../../d7/d5/eisa_8h.html#a16">00301</a> <span class="preprocessor"></span><span class="preprocessor">#define SPECIFIC_END_OF_INTERRUPT    0x60</span>
00302 <span class="preprocessor"></span>
00303 <span class="comment">//</span>
00304 <span class="comment">// Define the IRQL which the slave intterrupts the master controller.</span>
00305 <span class="comment">//</span>
00306 
<a name="l00307"></a><a class="code" href="../../d7/d5/eisa_8h.html#a17">00307</a> <span class="preprocessor">#define SLAVE_IRQL_LEVEL 2</span>
00308 <span class="preprocessor"></span>
00309 <span class="comment">//</span>
00310 <span class="comment">// Define external EISA interupts</span>
00311 <span class="comment">//</span>
00312 
<a name="l00313"></a><a class="code" href="../../d7/d5/eisa_8h.html#a18">00313</a> <span class="preprocessor">#define EISA_EXTERNAL_INTERRUPTS_1  0xf8</span>
<a name="l00314"></a><a class="code" href="../../d7/d5/eisa_8h.html#a19">00314</a> <span class="preprocessor"></span><span class="preprocessor">#define EISA_EXTERNAL_INTERRUPTS_2  0xbe</span>
00315 <span class="preprocessor"></span>
00316 <span class="comment">//</span>
00317 <span class="comment">// Define the DMA mode register structure.</span>
00318 <span class="comment">//</span>
00319 
<a name="l00320"></a><a class="code" href="../../d2/d7/struct__DMA__EISA__MODE.html">00320</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d2/d7/struct__DMA__EISA__MODE.html">_DMA_EISA_MODE</a> {
00321     UCHAR <a class="code" href="../../d2/d7/struct__DMA__EISA__MODE.html#o0">Channel</a> : 2;
00322     UCHAR <a class="code" href="../../d2/d7/struct__DMA__EISA__MODE.html#o1">TransferType</a> : 2;
00323     UCHAR <a class="code" href="../../d2/d7/struct__DMA__EISA__MODE.html#o2">AutoInitialize</a> : 1;
00324     UCHAR <a class="code" href="../../d2/d7/struct__DMA__EISA__MODE.html#o3">AddressDecrement</a> : 1;
00325     UCHAR <a class="code" href="../../d2/d7/struct__DMA__EISA__MODE.html#o4">RequestMode</a> : 2;
00326 }<a class="code" href="../../d2/d7/struct__DMA__EISA__MODE.html">DMA_EISA_MODE</a>, *<a class="code" href="../../d2/d7/struct__DMA__EISA__MODE.html">PDMA_EISA_MODE</a>;
00327 
00328 <span class="comment">//</span>
00329 <span class="comment">// Define TransferType values.</span>
00330 <span class="comment">//</span>
00331 
<a name="l00332"></a><a class="code" href="../../d7/d5/eisa_8h.html#a20">00332</a> <span class="preprocessor">#define VERIFY_TRANSFER     0x00</span>
<a name="l00333"></a><a class="code" href="../../d7/d5/eisa_8h.html#a21">00333</a> <span class="preprocessor"></span><span class="preprocessor">#define READ_TRANSFER       0x01        // Read from the device.</span>
<a name="l00334"></a><a class="code" href="../../d7/d5/eisa_8h.html#a22">00334</a> <span class="preprocessor"></span><span class="preprocessor">#define WRITE_TRANSFER      0x02        // Write to the device.</span>
00335 <span class="preprocessor"></span>
00336 <span class="comment">//</span>
00337 <span class="comment">// Define RequestMode values.</span>
00338 <span class="comment">//</span>
00339 
<a name="l00340"></a><a class="code" href="../../d7/d5/eisa_8h.html#a23">00340</a> <span class="preprocessor">#define DEMAND_REQUEST_MODE         0x00</span>
<a name="l00341"></a><a class="code" href="../../d7/d5/eisa_8h.html#a24">00341</a> <span class="preprocessor"></span><span class="preprocessor">#define SINGLE_REQUEST_MODE         0x01</span>
<a name="l00342"></a><a class="code" href="../../d7/d5/eisa_8h.html#a25">00342</a> <span class="preprocessor"></span><span class="preprocessor">#define BLOCK_REQUEST_MODE          0x02</span>
<a name="l00343"></a><a class="code" href="../../d7/d5/eisa_8h.html#a26">00343</a> <span class="preprocessor"></span><span class="preprocessor">#define CASCADE_REQUEST_MODE        0x03</span>
00344 <span class="preprocessor"></span>
00345 <span class="comment">//</span>
00346 <span class="comment">// Define the DMA extended mode register structure.</span>
00347 <span class="comment">//</span>
00348 
<a name="l00349"></a><a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html">00349</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html">_DMA_EXTENDED_MODE</a> {
00350     UCHAR <a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o0">ChannelNumber</a> : 2;
00351     UCHAR <a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o1">TransferSize</a> : 2;
00352     UCHAR <a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o2">TimingMode</a> : 2;
00353     UCHAR <a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o3">EndOfPacketInput</a> : 1;
00354     UCHAR <a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o4">StopRegisterEnabled</a> : 1;
00355 }<a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html">DMA_EXTENDED_MODE</a>, *<a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html">PDMA_EXTENDED_MODE</a>;
00356 
00357 <span class="comment">//</span>
00358 <span class="comment">// Define the DMA extended mode register transfer size values.</span>
00359 <span class="comment">//</span>
00360 
<a name="l00361"></a><a class="code" href="../../d7/d5/eisa_8h.html#a27">00361</a> <span class="preprocessor">#define BY_BYTE_8_BITS      0</span>
<a name="l00362"></a><a class="code" href="../../d7/d5/eisa_8h.html#a28">00362</a> <span class="preprocessor"></span><span class="preprocessor">#define BY_WORD_16_BITS     1</span>
<a name="l00363"></a><a class="code" href="../../d7/d5/eisa_8h.html#a29">00363</a> <span class="preprocessor"></span><span class="preprocessor">#define BY_BYTE_32_BITS     2</span>
<a name="l00364"></a><a class="code" href="../../d7/d5/eisa_8h.html#a30">00364</a> <span class="preprocessor"></span><span class="preprocessor">#define BY_BYTE_16_BITS     3</span>
00365 <span class="preprocessor"></span>
00366 <span class="comment">//</span>
00367 <span class="comment">// Define the DMA extended mode timing mode values.</span>
00368 <span class="comment">//</span>
00369 
<a name="l00370"></a><a class="code" href="../../d7/d5/eisa_8h.html#a31">00370</a> <span class="preprocessor">#define COMPATIBLITY_TIMING 0</span>
<a name="l00371"></a><a class="code" href="../../d7/d5/eisa_8h.html#a32">00371</a> <span class="preprocessor"></span><span class="preprocessor">#define TYPE_A_TIMING       1</span>
<a name="l00372"></a><a class="code" href="../../d7/d5/eisa_8h.html#a33">00372</a> <span class="preprocessor"></span><span class="preprocessor">#define TYPE_B_TIMING       2</span>
<a name="l00373"></a><a class="code" href="../../d7/d5/eisa_8h.html#a34">00373</a> <span class="preprocessor"></span><span class="preprocessor">#define BURST_TIMING        3</span>
00374 <span class="preprocessor"></span>
00375 <span class="preprocessor">#ifndef DMA1_COMMAND_STATUS</span>
00376 <span class="preprocessor"></span>
00377 
00378 <span class="comment">//</span>
00379 <span class="comment">// Define constants used by Intel 8237A DMA chip</span>
00380 <span class="comment">//</span>
00381 
<a name="l00382"></a><a class="code" href="../../d7/d5/eisa_8h.html#a35">00382</a> <span class="preprocessor">#define DMA_SETMASK     4</span>
<a name="l00383"></a><a class="code" href="../../d7/d5/eisa_8h.html#a36">00383</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CLEARMASK       0</span>
<a name="l00384"></a><a class="code" href="../../d7/d5/eisa_8h.html#a37">00384</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_READ            4  // These two appear backwards, but I think</span>
<a name="l00385"></a><a class="code" href="../../d7/d5/eisa_8h.html#a38">00385</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_WRITE           8  // the DMA docs have them mixed up</span>
<a name="l00386"></a><a class="code" href="../../d7/d5/eisa_8h.html#a39">00386</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_SINGLE_TRANSFER 0x40</span>
<a name="l00387"></a><a class="code" href="../../d7/d5/eisa_8h.html#a40">00387</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_AUTO_INIT       0x10 // Auto initialization mode</span>
00388 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
00389 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
00390 <span class="preprocessor"></span>
</div></pre><hr size="1"><address style="align: right;"><small>Generated on Sat May 15 19:39:49 2004 for test by
<a href="http://www.doxygen.org/index.html">
<img src="../../doxygen.png" alt="doxygen" align="middle" border=0 ></a> 1.3.7 </small></address>
</body>
</html>
