$date
	Sun Oct 23 00:50:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#310490
b11000 &
b11000 %
1$
b11000 !
1"
#310491
0"
#310494
b1100 &
b1100 %
#310498
b110 &
b110 %
#310502
b11 &
b11 %
#310506
b1010 &
b1010 %
#310510
b101 &
b101 %
#310514
b10000 &
b10000 %
#310518
b1000 &
b1000 %
#310522
b100 &
b100 %
#310526
b10 &
b10 %
#310530
b1 &
b1 %
1#
#310534
b0 &
0#
b0 %
0$
#1391453
b11110 !
1"
#1391454
b11110 &
b11110 %
1$
#1391455
0"
#1391458
b1111 &
b1111 %
#1391462
b101110 &
b101110 %
#1391466
b10111 &
b10111 %
#1391470
b1000110 &
b1000110 %
#1391474
b100011 &
b100011 %
#1391478
b1101010 &
b1101010 %
#1391482
b110101 &
b110101 %
#1391486
b10100000 &
b10100000 %
#1391490
b1010000 &
b1010000 %
#1391494
b101000 &
b101000 %
#1391498
b10100 &
b10100 %
#1391502
b1010 &
b1010 %
#1391506
b101 &
b101 %
#1391510
b10000 &
b10000 %
#1391514
b1000 &
b1000 %
#1391518
b100 &
b100 %
#1391522
b10 &
b10 %
#1391526
b1 &
1#
b1 %
#1391530
b0 &
b0 %
0#
0$
#2385283
b11 !
1"
#2385286
b11 &
b11 %
1$
#2385287
0"
#2385290
b1010 &
b1010 %
#2385294
b101 &
b101 %
#2385298
b10000 &
b10000 %
#2385302
b1000 &
b1000 %
#2385306
b100 &
b100 %
#2385310
b10 &
b10 %
#2385314
b1 &
b1 %
1#
#2385318
b0 &
0#
b0 %
0$
#4500012
