\doxysection{system/include/stm32f4-\/hal/\+Legacy/stm32\+\_\+hal\+\_\+legacy.h File Reference}
\label{stm32__hal__legacy_8h}\index{system/include/stm32f4-\/hal/Legacy/stm32\_hal\_legacy.h@{system/include/stm32f4-\/hal/Legacy/stm32\_hal\_legacy.h}}


This file contains aliases definition for the STM32\+Cube HAL constants macros and functions maintained for legacy purpose.  


This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32__hal__legacy_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ AES\+\_\+\+FLAG\+\_\+\+RDERR}~CRYP\+\_\+\+FLAG\+\_\+\+RDERR
\item 
\#define \textbf{ AES\+\_\+\+FLAG\+\_\+\+WRERR}~CRYP\+\_\+\+FLAG\+\_\+\+WRERR
\item 
\#define \textbf{ AES\+\_\+\+CLEARFLAG\+\_\+\+CCF}~CRYP\+\_\+\+CLEARFLAG\+\_\+\+CCF
\item 
\#define \textbf{ AES\+\_\+\+CLEARFLAG\+\_\+\+RDERR}~CRYP\+\_\+\+CLEARFLAG\+\_\+\+RDERR
\item 
\#define \textbf{ AES\+\_\+\+CLEARFLAG\+\_\+\+WRERR}~CRYP\+\_\+\+CLEARFLAG\+\_\+\+WRERR
\item 
\#define \textbf{ ADC\+\_\+\+RESOLUTION12b}~\textbf{ ADC\+\_\+\+RESOLUTION\+\_\+12B}
\item 
\#define \textbf{ ADC\+\_\+\+RESOLUTION10b}~\textbf{ ADC\+\_\+\+RESOLUTION\+\_\+10B}
\item 
\#define \textbf{ ADC\+\_\+\+RESOLUTION8b}~\textbf{ ADC\+\_\+\+RESOLUTION\+\_\+8B}
\item 
\#define \textbf{ ADC\+\_\+\+RESOLUTION6b}~\textbf{ ADC\+\_\+\+RESOLUTION\+\_\+6B}
\item 
\#define \textbf{ OVR\+\_\+\+DATA\+\_\+\+OVERWRITTEN}~ADC\+\_\+\+OVR\+\_\+\+DATA\+\_\+\+OVERWRITTEN
\item 
\#define \textbf{ OVR\+\_\+\+DATA\+\_\+\+PRESERVED}~ADC\+\_\+\+OVR\+\_\+\+DATA\+\_\+\+PRESERVED
\item 
\#define \textbf{ EOC\+\_\+\+SINGLE\+\_\+\+CONV}~\textbf{ ADC\+\_\+\+EOC\+\_\+\+SINGLE\+\_\+\+CONV}
\item 
\#define \textbf{ EOC\+\_\+\+SEQ\+\_\+\+CONV}~\textbf{ ADC\+\_\+\+EOC\+\_\+\+SEQ\+\_\+\+CONV}
\item 
\#define \textbf{ EOC\+\_\+\+SINGLE\+\_\+\+SEQ\+\_\+\+CONV}~\textbf{ ADC\+\_\+\+EOC\+\_\+\+SINGLE\+\_\+\+SEQ\+\_\+\+CONV}
\item 
\#define \textbf{ REGULAR\+\_\+\+GROUP}~ADC\+\_\+\+REGULAR\+\_\+\+GROUP
\item 
\#define \textbf{ INJECTED\+\_\+\+GROUP}~ADC\+\_\+\+INJECTED\+\_\+\+GROUP
\item 
\#define \textbf{ REGULAR\+\_\+\+INJECTED\+\_\+\+GROUP}~ADC\+\_\+\+REGULAR\+\_\+\+INJECTED\+\_\+\+GROUP
\item 
\#define \textbf{ AWD\+\_\+\+EVENT}~\textbf{ ADC\+\_\+\+AWD\+\_\+\+EVENT}
\item 
\#define \textbf{ AWD1\+\_\+\+EVENT}~ADC\+\_\+\+AWD1\+\_\+\+EVENT
\item 
\#define \textbf{ AWD2\+\_\+\+EVENT}~ADC\+\_\+\+AWD2\+\_\+\+EVENT
\item 
\#define \textbf{ AWD3\+\_\+\+EVENT}~ADC\+\_\+\+AWD3\+\_\+\+EVENT
\item 
\#define \textbf{ OVR\+\_\+\+EVENT}~\textbf{ ADC\+\_\+\+OVR\+\_\+\+EVENT}
\item 
\#define \textbf{ JQOVF\+\_\+\+EVENT}~ADC\+\_\+\+JQOVF\+\_\+\+EVENT
\item 
\#define \textbf{ ALL\+\_\+\+CHANNELS}~\textbf{ ADC\+\_\+\+ALL\+\_\+\+CHANNELS}
\item 
\#define \textbf{ REGULAR\+\_\+\+CHANNELS}~\textbf{ ADC\+\_\+\+REGULAR\+\_\+\+CHANNELS}
\item 
\#define \textbf{ INJECTED\+\_\+\+CHANNELS}~\textbf{ ADC\+\_\+\+INJECTED\+\_\+\+CHANNELS}
\item 
\#define \textbf{ SYSCFG\+\_\+\+FLAG\+\_\+\+SENSOR\+\_\+\+ADC}~ADC\+\_\+\+FLAG\+\_\+\+SENSOR
\item 
\#define \textbf{ SYSCFG\+\_\+\+FLAG\+\_\+\+VREF\+\_\+\+ADC}~ADC\+\_\+\+FLAG\+\_\+\+VREFINT
\item 
\#define \textbf{ ADC\+\_\+\+CLOCKPRESCALER\+\_\+\+PCLK\+\_\+\+DIV1}~ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV1
\item 
\#define \textbf{ ADC\+\_\+\+CLOCKPRESCALER\+\_\+\+PCLK\+\_\+\+DIV2}~\textbf{ ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV2}
\item 
\#define \textbf{ ADC\+\_\+\+CLOCKPRESCALER\+\_\+\+PCLK\+\_\+\+DIV4}~\textbf{ ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV4}
\item 
\#define \textbf{ ADC\+\_\+\+CLOCKPRESCALER\+\_\+\+PCLK\+\_\+\+DIV6}~\textbf{ ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV6}
\item 
\#define \textbf{ ADC\+\_\+\+CLOCKPRESCALER\+\_\+\+PCLK\+\_\+\+DIV8}~\textbf{ ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV8}
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIG0\+\_\+\+T6\+\_\+\+TRGO}~ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T6\+\_\+\+TRGO
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIG1\+\_\+\+T21\+\_\+\+CC2}~ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T21\+\_\+\+CC2
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIG2\+\_\+\+T2\+\_\+\+TRGO}~\textbf{ ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+TRGO}
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIG3\+\_\+\+T2\+\_\+\+CC4}~\textbf{ ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+CC4}
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIG4\+\_\+\+T22\+\_\+\+TRGO}~ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T22\+\_\+\+TRGO
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIG7\+\_\+\+EXT\+\_\+\+IT11}~ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+EXT\+\_\+\+IT11
\item 
\#define \textbf{ ADC\+\_\+\+CLOCK\+\_\+\+ASYNC}~ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV1
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIG\+\_\+\+EDGE\+\_\+\+NONE}~\textbf{ ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+NONE}
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIG\+\_\+\+EDGE\+\_\+\+RISING}~\textbf{ ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+RISING}
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIG\+\_\+\+EDGE\+\_\+\+FALLING}~\textbf{ ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+FALLING}
\item 
\#define \textbf{ ADC\+\_\+\+EXTERNALTRIG\+\_\+\+EDGE\+\_\+\+RISINGFALLING}~\textbf{ ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+RISINGFALLING}
\item 
\#define \textbf{ ADC\+\_\+\+SAMPLETIME\+\_\+2\+CYCLE\+\_\+5}~ADC\+\_\+\+SAMPLETIME\+\_\+2\+CYCLES\+\_\+5
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+REG}~\textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+REG\+\_\+\+BUSY}
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+INJ}~\textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+INJ\+\_\+\+BUSY}
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+EOC\+\_\+\+REG}~\textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+REG\+\_\+\+EOC}
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+EOC\+\_\+\+INJ}~\textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+INJ\+\_\+\+EOC}
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+ERROR}~\textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+ERROR\+\_\+\+INTERNAL}
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+BUSY}~\textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+INTERNAL}
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+AWD}~\textbf{ HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+AWD1}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+CEC\+\_\+\+GET\+\_\+\+IT}~\+\_\+\+\_\+\+HAL\+\_\+\+CEC\+\_\+\+GET\+\_\+\+FLAG
\item 
\#define \textbf{ COMP\+\_\+\+WINDOWMODE\+\_\+\+DISABLED}~COMP\+\_\+\+WINDOWMODE\+\_\+\+DISABLE
\item 
\#define \textbf{ COMP\+\_\+\+WINDOWMODE\+\_\+\+ENABLED}~COMP\+\_\+\+WINDOWMODE\+\_\+\+ENABLE
\item 
\#define \textbf{ COMP\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+COMP1\+\_\+\+EVENT}~COMP\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+COMP1
\item 
\#define \textbf{ COMP\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+COMP2\+\_\+\+EVENT}~COMP\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+COMP2
\item 
\#define \textbf{ COMP\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+COMP3\+\_\+\+EVENT}~COMP\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+COMP3
\item 
\#define \textbf{ COMP\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+COMP4\+\_\+\+EVENT}~COMP\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+COMP4
\item 
\#define \textbf{ COMP\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+COMP5\+\_\+\+EVENT}~COMP\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+COMP5
\item 
\#define \textbf{ COMP\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+COMP6\+\_\+\+EVENT}~COMP\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+COMP6
\item 
\#define \textbf{ COMP\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+COMP7\+\_\+\+EVENT}~COMP\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+COMP7
\item 
\#define \textbf{ COMP\+\_\+\+OUTPUT\+\_\+\+COMP6\+TIM2\+OCREFCLR}~COMP\+\_\+\+OUTPUT\+\_\+\+COMP6\+\_\+\+TIM2\+OCREFCLR
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+CORTEX\+\_\+\+SYSTICKCLK\+\_\+\+CONFIG}~\textbf{ HAL\+\_\+\+SYSTICK\+\_\+\+CLKSource\+Config}
\item 
\#define \textbf{ CRC\+\_\+\+OUTPUTDATA\+\_\+\+INVERSION\+\_\+\+DISABLED}~CRC\+\_\+\+OUTPUTDATA\+\_\+\+INVERSION\+\_\+\+DISABLE
\item 
\#define \textbf{ CRC\+\_\+\+OUTPUTDATA\+\_\+\+INVERSION\+\_\+\+ENABLED}~CRC\+\_\+\+OUTPUTDATA\+\_\+\+INVERSION\+\_\+\+ENABLE
\item 
\#define \textbf{ DAC1\+\_\+\+CHANNEL\+\_\+1}~DAC\+\_\+\+CHANNEL\+\_\+1
\item 
\#define \textbf{ DAC1\+\_\+\+CHANNEL\+\_\+2}~DAC\+\_\+\+CHANNEL\+\_\+2
\item 
\#define \textbf{ DAC2\+\_\+\+CHANNEL\+\_\+1}~DAC\+\_\+\+CHANNEL\+\_\+1
\item 
\#define \textbf{ DAC\+\_\+\+WAVE\+\_\+\+NONE}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ DAC\+\_\+\+WAVE\+\_\+\+NOISE}~((uint32\+\_\+t)\textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+0})
\item 
\#define \textbf{ DAC\+\_\+\+WAVE\+\_\+\+TRIANGLE}~((uint32\+\_\+t)\textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+1})
\item 
\#define \textbf{ DAC\+\_\+\+WAVEGENERATION\+\_\+\+NONE}~\textbf{ DAC\+\_\+\+WAVE\+\_\+\+NONE}
\item 
\#define \textbf{ DAC\+\_\+\+WAVEGENERATION\+\_\+\+NOISE}~\textbf{ DAC\+\_\+\+WAVE\+\_\+\+NOISE}
\item 
\#define \textbf{ DAC\+\_\+\+WAVEGENERATION\+\_\+\+TRIANGLE}~\textbf{ DAC\+\_\+\+WAVE\+\_\+\+TRIANGLE}
\item 
\#define \textbf{ HAL\+\_\+\+REMAPDMA\+\_\+\+ADC\+\_\+\+DMA\+\_\+\+CH2}~DMA\+\_\+\+REMAP\+\_\+\+ADC\+\_\+\+DMA\+\_\+\+CH2
\item 
\#define \textbf{ HAL\+\_\+\+REMAPDMA\+\_\+\+USART1\+\_\+\+TX\+\_\+\+DMA\+\_\+\+CH4}~DMA\+\_\+\+REMAP\+\_\+\+USART1\+\_\+\+TX\+\_\+\+DMA\+\_\+\+CH4
\item 
\#define \textbf{ HAL\+\_\+\+REMAPDMA\+\_\+\+USART1\+\_\+\+RX\+\_\+\+DMA\+\_\+\+CH5}~DMA\+\_\+\+REMAP\+\_\+\+USART1\+\_\+\+RX\+\_\+\+DMA\+\_\+\+CH5
\item 
\#define \textbf{ HAL\+\_\+\+REMAPDMA\+\_\+\+TIM16\+\_\+\+DMA\+\_\+\+CH4}~DMA\+\_\+\+REMAP\+\_\+\+TIM16\+\_\+\+DMA\+\_\+\+CH4
\item 
\#define \textbf{ HAL\+\_\+\+REMAPDMA\+\_\+\+TIM17\+\_\+\+DMA\+\_\+\+CH2}~DMA\+\_\+\+REMAP\+\_\+\+TIM17\+\_\+\+DMA\+\_\+\+CH2
\item 
\#define \textbf{ HAL\+\_\+\+REMAPDMA\+\_\+\+USART3\+\_\+\+DMA\+\_\+\+CH32}~DMA\+\_\+\+REMAP\+\_\+\+USART3\+\_\+\+DMA\+\_\+\+CH32
\item 
\#define \textbf{ HAL\+\_\+\+REMAPDMA\+\_\+\+TIM16\+\_\+\+DMA\+\_\+\+CH6}~DMA\+\_\+\+REMAP\+\_\+\+TIM16\+\_\+\+DMA\+\_\+\+CH6
\item 
\#define \textbf{ HAL\+\_\+\+REMAPDMA\+\_\+\+TIM17\+\_\+\+DMA\+\_\+\+CH7}~DMA\+\_\+\+REMAP\+\_\+\+TIM17\+\_\+\+DMA\+\_\+\+CH7
\item 
\#define \textbf{ HAL\+\_\+\+REMAPDMA\+\_\+\+SPI2\+\_\+\+DMA\+\_\+\+CH67}~DMA\+\_\+\+REMAP\+\_\+\+SPI2\+\_\+\+DMA\+\_\+\+CH67
\item 
\#define \textbf{ HAL\+\_\+\+REMAPDMA\+\_\+\+USART2\+\_\+\+DMA\+\_\+\+CH67}~DMA\+\_\+\+REMAP\+\_\+\+USART2\+\_\+\+DMA\+\_\+\+CH67
\item 
\#define \textbf{ HAL\+\_\+\+REMAPDMA\+\_\+\+USART3\+\_\+\+DMA\+\_\+\+CH32}~DMA\+\_\+\+REMAP\+\_\+\+USART3\+\_\+\+DMA\+\_\+\+CH32
\item 
\#define \textbf{ HAL\+\_\+\+REMAPDMA\+\_\+\+I2\+C1\+\_\+\+DMA\+\_\+\+CH76}~DMA\+\_\+\+REMAP\+\_\+\+I2\+C1\+\_\+\+DMA\+\_\+\+CH76
\item 
\#define \textbf{ HAL\+\_\+\+REMAPDMA\+\_\+\+TIM1\+\_\+\+DMA\+\_\+\+CH6}~DMA\+\_\+\+REMAP\+\_\+\+TIM1\+\_\+\+DMA\+\_\+\+CH6
\item 
\#define \textbf{ HAL\+\_\+\+REMAPDMA\+\_\+\+TIM2\+\_\+\+DMA\+\_\+\+CH7}~DMA\+\_\+\+REMAP\+\_\+\+TIM2\+\_\+\+DMA\+\_\+\+CH7
\item 
\#define \textbf{ HAL\+\_\+\+REMAPDMA\+\_\+\+TIM3\+\_\+\+DMA\+\_\+\+CH6}~DMA\+\_\+\+REMAP\+\_\+\+TIM3\+\_\+\+DMA\+\_\+\+CH6
\item 
\#define \textbf{ IS\+\_\+\+HAL\+\_\+\+REMAPDMA}~IS\+\_\+\+DMA\+\_\+\+REMAP
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+REMAPDMA\+\_\+\+CHANNEL\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+REMAP\+\_\+\+CHANNEL\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+REMAPDMA\+\_\+\+CHANNEL\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+REMAP\+\_\+\+CHANNEL\+\_\+\+DISABLE
\item 
\#define \textbf{ TYPEPROGRAM\+\_\+\+BYTE}~\textbf{ FLASH\+\_\+\+TYPEPROGRAM\+\_\+\+BYTE}
\item 
\#define \textbf{ TYPEPROGRAM\+\_\+\+HALFWORD}~\textbf{ FLASH\+\_\+\+TYPEPROGRAM\+\_\+\+HALFWORD}
\item 
\#define \textbf{ TYPEPROGRAM\+\_\+\+WORD}~\textbf{ FLASH\+\_\+\+TYPEPROGRAM\+\_\+\+WORD}
\item 
\#define \textbf{ TYPEPROGRAM\+\_\+\+DOUBLEWORD}~\textbf{ FLASH\+\_\+\+TYPEPROGRAM\+\_\+\+DOUBLEWORD}
\item 
\#define \textbf{ TYPEERASE\+\_\+\+SECTORS}~\textbf{ FLASH\+\_\+\+TYPEERASE\+\_\+\+SECTORS}
\item 
\#define \textbf{ TYPEERASE\+\_\+\+PAGES}~FLASH\+\_\+\+TYPEERASE\+\_\+\+PAGES
\item 
\#define \textbf{ TYPEERASE\+\_\+\+PAGEERASE}~FLASH\+\_\+\+TYPEERASE\+\_\+\+PAGES
\item 
\#define \textbf{ TYPEERASE\+\_\+\+MASSERASE}~\textbf{ FLASH\+\_\+\+TYPEERASE\+\_\+\+MASSERASE}
\item 
\#define \textbf{ WRPSTATE\+\_\+\+DISABLE}~\textbf{ OB\+\_\+\+WRPSTATE\+\_\+\+DISABLE}
\item 
\#define \textbf{ WRPSTATE\+\_\+\+ENABLE}~\textbf{ OB\+\_\+\+WRPSTATE\+\_\+\+ENABLE}
\item 
\#define \textbf{ HAL\+\_\+\+FLASH\+\_\+\+TIMEOUT\+\_\+\+VALUE}~FLASH\+\_\+\+TIMEOUT\+\_\+\+VALUE
\item 
\#define \textbf{ OBEX\+\_\+\+PCROP}~OPTIONBYTE\+\_\+\+PCROP
\item 
\#define \textbf{ OBEX\+\_\+\+BOOTCONFIG}~OPTIONBYTE\+\_\+\+BOOTCONFIG
\item 
\#define \textbf{ PCROPSTATE\+\_\+\+DISABLE}~OB\+\_\+\+PCROP\+\_\+\+STATE\+\_\+\+DISABLE
\item 
\#define \textbf{ PCROPSTATE\+\_\+\+ENABLE}~OB\+\_\+\+PCROP\+\_\+\+STATE\+\_\+\+ENABLE
\item 
\#define \textbf{ TYPEERASEDATA\+\_\+\+BYTE}~FLASH\+\_\+\+TYPEERASEDATA\+\_\+\+BYTE
\item 
\#define \textbf{ TYPEERASEDATA\+\_\+\+HALFWORD}~FLASH\+\_\+\+TYPEERASEDATA\+\_\+\+HALFWORD
\item 
\#define \textbf{ TYPEERASEDATA\+\_\+\+WORD}~FLASH\+\_\+\+TYPEERASEDATA\+\_\+\+WORD
\item 
\#define \textbf{ TYPEPROGRAMDATA\+\_\+\+BYTE}~FLASH\+\_\+\+TYPEPROGRAMDATA\+\_\+\+BYTE
\item 
\#define \textbf{ TYPEPROGRAMDATA\+\_\+\+HALFWORD}~FLASH\+\_\+\+TYPEPROGRAMDATA\+\_\+\+HALFWORD
\item 
\#define \textbf{ TYPEPROGRAMDATA\+\_\+\+WORD}~FLASH\+\_\+\+TYPEPROGRAMDATA\+\_\+\+WORD
\item 
\#define \textbf{ TYPEPROGRAMDATA\+\_\+\+FASTBYTE}~FLASH\+\_\+\+TYPEPROGRAMDATA\+\_\+\+FASTBYTE
\item 
\#define \textbf{ TYPEPROGRAMDATA\+\_\+\+FASTHALFWORD}~FLASH\+\_\+\+TYPEPROGRAMDATA\+\_\+\+FASTHALFWORD
\item 
\#define \textbf{ TYPEPROGRAMDATA\+\_\+\+FASTWORD}~FLASH\+\_\+\+TYPEPROGRAMDATA\+\_\+\+FASTWORD
\item 
\#define \textbf{ PAGESIZE}~FLASH\+\_\+\+PAGE\+\_\+\+SIZE
\item 
\#define \textbf{ TYPEPROGRAM\+\_\+\+FASTBYTE}~\textbf{ FLASH\+\_\+\+TYPEPROGRAM\+\_\+\+BYTE}
\item 
\#define \textbf{ TYPEPROGRAM\+\_\+\+FASTHALFWORD}~\textbf{ FLASH\+\_\+\+TYPEPROGRAM\+\_\+\+HALFWORD}
\item 
\#define \textbf{ TYPEPROGRAM\+\_\+\+FASTWORD}~\textbf{ FLASH\+\_\+\+TYPEPROGRAM\+\_\+\+WORD}
\item 
\#define \textbf{ VOLTAGE\+\_\+\+RANGE\+\_\+1}~\textbf{ FLASH\+\_\+\+VOLTAGE\+\_\+\+RANGE\+\_\+1}
\item 
\#define \textbf{ VOLTAGE\+\_\+\+RANGE\+\_\+2}~\textbf{ FLASH\+\_\+\+VOLTAGE\+\_\+\+RANGE\+\_\+2}
\item 
\#define \textbf{ VOLTAGE\+\_\+\+RANGE\+\_\+3}~\textbf{ FLASH\+\_\+\+VOLTAGE\+\_\+\+RANGE\+\_\+3}
\item 
\#define \textbf{ VOLTAGE\+\_\+\+RANGE\+\_\+4}~\textbf{ FLASH\+\_\+\+VOLTAGE\+\_\+\+RANGE\+\_\+4}
\item 
\#define \textbf{ TYPEPROGRAM\+\_\+\+FAST}~FLASH\+\_\+\+TYPEPROGRAM\+\_\+\+FAST
\item 
\#define \textbf{ TYPEPROGRAM\+\_\+\+FAST\+\_\+\+AND\+\_\+\+LAST}~FLASH\+\_\+\+TYPEPROGRAM\+\_\+\+FAST\+\_\+\+AND\+\_\+\+LAST
\item 
\#define \textbf{ WRPAREA\+\_\+\+BANK1\+\_\+\+AREAA}~OB\+\_\+\+WRPAREA\+\_\+\+BANK1\+\_\+\+AREAA
\item 
\#define \textbf{ WRPAREA\+\_\+\+BANK1\+\_\+\+AREAB}~OB\+\_\+\+WRPAREA\+\_\+\+BANK1\+\_\+\+AREAB
\item 
\#define \textbf{ WRPAREA\+\_\+\+BANK2\+\_\+\+AREAA}~OB\+\_\+\+WRPAREA\+\_\+\+BANK2\+\_\+\+AREAA
\item 
\#define \textbf{ WRPAREA\+\_\+\+BANK2\+\_\+\+AREAB}~OB\+\_\+\+WRPAREA\+\_\+\+BANK2\+\_\+\+AREAB
\item 
\#define \textbf{ IWDG\+\_\+\+STDBY\+\_\+\+FREEZE}~OB\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+FREEZE
\item 
\#define \textbf{ IWDG\+\_\+\+STDBY\+\_\+\+ACTIVE}~OB\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+RUN
\item 
\#define \textbf{ IWDG\+\_\+\+STOP\+\_\+\+FREEZE}~OB\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+FREEZE
\item 
\#define \textbf{ IWDG\+\_\+\+STOP\+\_\+\+ACTIVE}~OB\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+RUN
\item 
\#define \textbf{ FLASH\+\_\+\+ERROR\+\_\+\+NONE}~\textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+NONE}
\item 
\#define \textbf{ FLASH\+\_\+\+ERROR\+\_\+\+RD}~\textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+RD}
\item 
\#define \textbf{ FLASH\+\_\+\+ERROR\+\_\+\+PG}~HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+PROG
\item 
\#define \textbf{ FLASH\+\_\+\+ERROR\+\_\+\+PGP}~\textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+PGS}
\item 
\#define \textbf{ FLASH\+\_\+\+ERROR\+\_\+\+WRP}~\textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+WRP}
\item 
\#define \textbf{ FLASH\+\_\+\+ERROR\+\_\+\+OPTV}~HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+OPTV
\item 
\#define \textbf{ FLASH\+\_\+\+ERROR\+\_\+\+OPTVUSR}~HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+OPTVUSR
\item 
\#define \textbf{ FLASH\+\_\+\+ERROR\+\_\+\+PROG}~HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+PROG
\item 
\#define \textbf{ FLASH\+\_\+\+ERROR\+\_\+\+OP}~\textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+OPERATION}
\item 
\#define \textbf{ FLASH\+\_\+\+ERROR\+\_\+\+PGA}~\textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+PGA}
\item 
\#define \textbf{ FLASH\+\_\+\+ERROR\+\_\+\+SIZE}~HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+SIZE
\item 
\#define \textbf{ FLASH\+\_\+\+ERROR\+\_\+\+SIZ}~HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+SIZE
\item 
\#define \textbf{ FLASH\+\_\+\+ERROR\+\_\+\+PGS}~\textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+PGS}
\item 
\#define \textbf{ FLASH\+\_\+\+ERROR\+\_\+\+MIS}~HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+MIS
\item 
\#define \textbf{ FLASH\+\_\+\+ERROR\+\_\+\+FAST}~HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+FAST
\item 
\#define \textbf{ FLASH\+\_\+\+ERROR\+\_\+\+FWWERR}~HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+FWWERR
\item 
\#define \textbf{ FLASH\+\_\+\+ERROR\+\_\+\+NOTZERO}~HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+NOTZERO
\item 
\#define \textbf{ FLASH\+\_\+\+ERROR\+\_\+\+OPERATION}~\textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+OPERATION}
\item 
\#define \textbf{ FLASH\+\_\+\+ERROR\+\_\+\+ERS}~HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+ERS
\item 
\#define \textbf{ OB\+\_\+\+WDG\+\_\+\+SW}~\textbf{ OB\+\_\+\+IWDG\+\_\+\+SW}
\item 
\#define \textbf{ OB\+\_\+\+WDG\+\_\+\+HW}~\textbf{ OB\+\_\+\+IWDG\+\_\+\+HW}
\item 
\#define \textbf{ OB\+\_\+\+SDADC12\+\_\+\+VDD\+\_\+\+MONITOR\+\_\+\+SET}~OB\+\_\+\+SDACD\+\_\+\+VDD\+\_\+\+MONITOR\+\_\+\+SET
\item 
\#define \textbf{ OB\+\_\+\+SDADC12\+\_\+\+VDD\+\_\+\+MONITOR\+\_\+\+RESET}~OB\+\_\+\+SDACD\+\_\+\+VDD\+\_\+\+MONITOR\+\_\+\+RESET
\item 
\#define \textbf{ OB\+\_\+\+RAM\+\_\+\+PARITY\+\_\+\+CHECK\+\_\+\+SET}~OB\+\_\+\+SRAM\+\_\+\+PARITY\+\_\+\+SET
\item 
\#define \textbf{ OB\+\_\+\+RAM\+\_\+\+PARITY\+\_\+\+CHECK\+\_\+\+RESET}~OB\+\_\+\+SRAM\+\_\+\+PARITY\+\_\+\+RESET
\item 
\#define \textbf{ IS\+\_\+\+OB\+\_\+\+SDADC12\+\_\+\+VDD\+\_\+\+MONITOR}~IS\+\_\+\+OB\+\_\+\+SDACD\+\_\+\+VDD\+\_\+\+MONITOR
\item 
\#define \textbf{ OB\+\_\+\+RDP\+\_\+\+LEVEL0}~\textbf{ OB\+\_\+\+RDP\+\_\+\+LEVEL\+\_\+0}
\item 
\#define \textbf{ OB\+\_\+\+RDP\+\_\+\+LEVEL1}~\textbf{ OB\+\_\+\+RDP\+\_\+\+LEVEL\+\_\+1}
\item 
\#define \textbf{ OB\+\_\+\+RDP\+\_\+\+LEVEL2}~\textbf{ OB\+\_\+\+RDP\+\_\+\+LEVEL\+\_\+2}
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+I2\+C\+\_\+\+PA9}~I2\+C\+\_\+\+FASTMODEPLUS\+\_\+\+PA9
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+I2\+C\+\_\+\+PA10}~I2\+C\+\_\+\+FASTMODEPLUS\+\_\+\+PA10
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+I2\+C\+\_\+\+PB6}~I2\+C\+\_\+\+FASTMODEPLUS\+\_\+\+PB6
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+I2\+C\+\_\+\+PB7}~I2\+C\+\_\+\+FASTMODEPLUS\+\_\+\+PB7
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+I2\+C\+\_\+\+PB8}~I2\+C\+\_\+\+FASTMODEPLUS\+\_\+\+PB8
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+I2\+C\+\_\+\+PB9}~I2\+C\+\_\+\+FASTMODEPLUS\+\_\+\+PB9
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+I2\+C1}~I2\+C\+\_\+\+FASTMODEPLUS\+\_\+\+I2\+C1
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+I2\+C2}~I2\+C\+\_\+\+FASTMODEPLUS\+\_\+\+I2\+C2
\item 
\#define \textbf{ HAL\+\_\+\+SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+I2\+C3}~I2\+C\+\_\+\+FASTMODEPLUS\+\_\+\+I2\+C3
\item 
\#define \textbf{ FMC\+\_\+\+NAND\+\_\+\+WAIT\+\_\+\+FEATURE\+\_\+\+DISABLE}~FMC\+\_\+\+NAND\+\_\+\+PCC\+\_\+\+WAIT\+\_\+\+FEATURE\+\_\+\+DISABLE
\item 
\#define \textbf{ FMC\+\_\+\+NAND\+\_\+\+WAIT\+\_\+\+FEATURE\+\_\+\+ENABLE}~FMC\+\_\+\+NAND\+\_\+\+PCC\+\_\+\+WAIT\+\_\+\+FEATURE\+\_\+\+ENABLE
\item 
\#define \textbf{ FMC\+\_\+\+NAND\+\_\+\+MEM\+\_\+\+BUS\+\_\+\+WIDTH\+\_\+8}~FMC\+\_\+\+NAND\+\_\+\+PCC\+\_\+\+MEM\+\_\+\+BUS\+\_\+\+WIDTH\+\_\+8
\item 
\#define \textbf{ FMC\+\_\+\+NAND\+\_\+\+MEM\+\_\+\+BUS\+\_\+\+WIDTH\+\_\+16}~FMC\+\_\+\+NAND\+\_\+\+PCC\+\_\+\+MEM\+\_\+\+BUS\+\_\+\+WIDTH\+\_\+16
\item 
\#define \textbf{ FSMC\+\_\+\+NORSRAM\+\_\+\+TYPEDEF}~FSMC\+\_\+\+NORSRAM\+\_\+\+Type\+Def
\item 
\#define \textbf{ FSMC\+\_\+\+NORSRAM\+\_\+\+EXTENDED\+\_\+\+TYPEDEF}~FSMC\+\_\+\+NORSRAM\+\_\+\+EXTENDED\+\_\+\+Type\+Def
\item 
\#define \textbf{ GET\+\_\+\+GPIO\+\_\+\+SOURCE}~GPIO\+\_\+\+GET\+\_\+\+INDEX
\item 
\#define \textbf{ GET\+\_\+\+GPIO\+\_\+\+INDEX}~GPIO\+\_\+\+GET\+\_\+\+INDEX
\item 
\#define \textbf{ GPIO\+\_\+\+AF0\+\_\+\+LPTIM}~GPIO\+\_\+\+AF0\+\_\+\+LPTIM1
\item 
\#define \textbf{ GPIO\+\_\+\+AF1\+\_\+\+LPTIM}~GPIO\+\_\+\+AF1\+\_\+\+LPTIM1
\item 
\#define \textbf{ GPIO\+\_\+\+AF2\+\_\+\+LPTIM}~GPIO\+\_\+\+AF2\+\_\+\+LPTIM1
\item 
\#define \textbf{ GPIO\+\_\+\+AF6\+\_\+\+DFSDM}~GPIO\+\_\+\+AF6\+\_\+\+DFSDM1
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDELAYEDPROTECTION\+\_\+\+DISABLED}~HRTIM\+\_\+\+TIMER\+\_\+\+A\+\_\+\+B\+\_\+\+C\+\_\+\+DELAYEDPROTECTION\+\_\+\+DISABLED
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDELAYEDPROTECTION\+\_\+\+DELAYEDOUT1\+\_\+\+EEV68}~HRTIM\+\_\+\+TIMER\+\_\+\+A\+\_\+\+B\+\_\+\+C\+\_\+\+DELAYEDPROTECTION\+\_\+\+DELAYEDOUT1\+\_\+\+EEV6
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDELAYEDPROTECTION\+\_\+\+DELAYEDOUT2\+\_\+\+EEV68}~HRTIM\+\_\+\+TIMER\+\_\+\+A\+\_\+\+B\+\_\+\+C\+\_\+\+DELAYEDPROTECTION\+\_\+\+DELAYEDOUT2\+\_\+\+EEV6
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDELAYEDPROTECTION\+\_\+\+DELAYEDBOTH\+\_\+\+EEV68}~HRTIM\+\_\+\+TIMER\+\_\+\+A\+\_\+\+B\+\_\+\+C\+\_\+\+DELAYEDPROTECTION\+\_\+\+DELAYEDBOTH\+\_\+\+EEV6
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDELAYEDPROTECTION\+\_\+\+BALANCED\+\_\+\+EEV68}~HRTIM\+\_\+\+TIMER\+\_\+\+A\+\_\+\+B\+\_\+\+C\+\_\+\+DELAYEDPROTECTION\+\_\+\+BALANCED\+\_\+\+EEV6
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDELAYEDPROTECTION\+\_\+\+DELAYEDOUT1\+\_\+\+DEEV79}~HRTIM\+\_\+\+TIMER\+\_\+\+A\+\_\+\+B\+\_\+\+C\+\_\+\+DELAYEDPROTECTION\+\_\+\+DELAYEDOUT1\+\_\+\+DEEV7
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDELAYEDPROTECTION\+\_\+\+DELAYEDOUT2\+\_\+\+DEEV79}~HRTIM\+\_\+\+TIMER\+\_\+\+A\+\_\+\+B\+\_\+\+C\+\_\+\+DELAYEDPROTECTION\+\_\+\+DELAYEDOUT2\+\_\+\+DEEV7
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDELAYEDPROTECTION\+\_\+\+DELAYEDBOTH\+\_\+\+EEV79}~HRTIM\+\_\+\+TIMER\+\_\+\+A\+\_\+\+B\+\_\+\+C\+\_\+\+DELAYEDPROTECTION\+\_\+\+DELAYEDBOTH\+\_\+\+EEV7
\item 
\#define \textbf{ HRTIM\+\_\+\+TIMDELAYEDPROTECTION\+\_\+\+BALANCED\+\_\+\+EEV79}~HRTIM\+\_\+\+TIMER\+\_\+\+A\+\_\+\+B\+\_\+\+C\+\_\+\+DELAYEDPROTECTION\+\_\+\+BALANCED\+\_\+\+EEV7
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+HRTIM\+\_\+\+Set\+Counter}~\+\_\+\+\_\+\+HAL\+\_\+\+HRTIM\+\_\+\+SETCOUNTER
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+HRTIM\+\_\+\+Get\+Counter}~\+\_\+\+\_\+\+HAL\+\_\+\+HRTIM\+\_\+\+GETCOUNTER
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+HRTIM\+\_\+\+Set\+Period}~\+\_\+\+\_\+\+HAL\+\_\+\+HRTIM\+\_\+\+SETPERIOD
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+HRTIM\+\_\+\+Get\+Period}~\+\_\+\+\_\+\+HAL\+\_\+\+HRTIM\+\_\+\+GETPERIOD
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+HRTIM\+\_\+\+Set\+Clock\+Prescaler}~\+\_\+\+\_\+\+HAL\+\_\+\+HRTIM\+\_\+\+SETCLOCKPRESCALER
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+HRTIM\+\_\+\+Get\+Clock\+Prescaler}~\+\_\+\+\_\+\+HAL\+\_\+\+HRTIM\+\_\+\+GETCLOCKPRESCALER
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+HRTIM\+\_\+\+Set\+Compare}~\+\_\+\+\_\+\+HAL\+\_\+\+HRTIM\+\_\+\+SETCOMPARE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+HRTIM\+\_\+\+Get\+Compare}~\+\_\+\+\_\+\+HAL\+\_\+\+HRTIM\+\_\+\+GETCOMPARE
\item 
\#define \textbf{ I2\+C\+\_\+\+DUALADDRESS\+\_\+\+DISABLED}~\textbf{ I2\+C\+\_\+\+DUALADDRESS\+\_\+\+DISABLE}
\item 
\#define \textbf{ I2\+C\+\_\+\+DUALADDRESS\+\_\+\+ENABLED}~\textbf{ I2\+C\+\_\+\+DUALADDRESS\+\_\+\+ENABLE}
\item 
\#define \textbf{ I2\+C\+\_\+\+GENERALCALL\+\_\+\+DISABLED}~\textbf{ I2\+C\+\_\+\+GENERALCALL\+\_\+\+DISABLE}
\item 
\#define \textbf{ I2\+C\+\_\+\+GENERALCALL\+\_\+\+ENABLED}~\textbf{ I2\+C\+\_\+\+GENERALCALL\+\_\+\+ENABLE}
\item 
\#define \textbf{ I2\+C\+\_\+\+NOSTRETCH\+\_\+\+DISABLED}~\textbf{ I2\+C\+\_\+\+NOSTRETCH\+\_\+\+DISABLE}
\item 
\#define \textbf{ I2\+C\+\_\+\+NOSTRETCH\+\_\+\+ENABLED}~\textbf{ I2\+C\+\_\+\+NOSTRETCH\+\_\+\+ENABLE}
\item 
\#define \textbf{ I2\+C\+\_\+\+ANALOGFILTER\+\_\+\+ENABLED}~I2\+C\+\_\+\+ANALOGFILTER\+\_\+\+ENABLE
\item 
\#define \textbf{ I2\+C\+\_\+\+ANALOGFILTER\+\_\+\+DISABLED}~I2\+C\+\_\+\+ANALOGFILTER\+\_\+\+DISABLE
\item 
\#define \textbf{ IRDA\+\_\+\+ONE\+\_\+\+BIT\+\_\+\+SAMPLE\+\_\+\+DISABLED}~IRDA\+\_\+\+ONE\+\_\+\+BIT\+\_\+\+SAMPLE\+\_\+\+DISABLE
\item 
\#define \textbf{ IRDA\+\_\+\+ONE\+\_\+\+BIT\+\_\+\+SAMPLE\+\_\+\+ENABLED}~IRDA\+\_\+\+ONE\+\_\+\+BIT\+\_\+\+SAMPLE\+\_\+\+ENABLE
\item 
\#define \textbf{ KR\+\_\+\+KEY\+\_\+\+RELOAD}~\textbf{ IWDG\+\_\+\+KEY\+\_\+\+RELOAD}
\item 
\#define \textbf{ KR\+\_\+\+KEY\+\_\+\+ENABLE}~\textbf{ IWDG\+\_\+\+KEY\+\_\+\+ENABLE}
\item 
\#define \textbf{ KR\+\_\+\+KEY\+\_\+\+EWA}~\textbf{ IWDG\+\_\+\+KEY\+\_\+\+WRITE\+\_\+\+ACCESS\+\_\+\+ENABLE}
\item 
\#define \textbf{ KR\+\_\+\+KEY\+\_\+\+DWA}~\textbf{ IWDG\+\_\+\+KEY\+\_\+\+WRITE\+\_\+\+ACCESS\+\_\+\+DISABLE}
\item 
\#define \textbf{ LPTIM\+\_\+\+CLOCKSAMPLETIME\+\_\+\+DIRECTTRANSISTION}~LPTIM\+\_\+\+CLOCKSAMPLETIME\+\_\+\+DIRECTTRANSITION
\item 
\#define \textbf{ LPTIM\+\_\+\+CLOCKSAMPLETIME\+\_\+2\+TRANSISTIONS}~LPTIM\+\_\+\+CLOCKSAMPLETIME\+\_\+2\+TRANSITIONS
\item 
\#define \textbf{ LPTIM\+\_\+\+CLOCKSAMPLETIME\+\_\+4\+TRANSISTIONS}~LPTIM\+\_\+\+CLOCKSAMPLETIME\+\_\+4\+TRANSITIONS
\item 
\#define \textbf{ LPTIM\+\_\+\+CLOCKSAMPLETIME\+\_\+8\+TRANSISTIONS}~LPTIM\+\_\+\+CLOCKSAMPLETIME\+\_\+8\+TRANSITIONS
\item 
\#define \textbf{ LPTIM\+\_\+\+CLOCKPOLARITY\+\_\+\+RISINGEDGE}~LPTIM\+\_\+\+CLOCKPOLARITY\+\_\+\+RISING
\item 
\#define \textbf{ LPTIM\+\_\+\+CLOCKPOLARITY\+\_\+\+FALLINGEDGE}~LPTIM\+\_\+\+CLOCKPOLARITY\+\_\+\+FALLING
\item 
\#define \textbf{ LPTIM\+\_\+\+CLOCKPOLARITY\+\_\+\+BOTHEDGES}~LPTIM\+\_\+\+CLOCKPOLARITY\+\_\+\+RISING\+\_\+\+FALLING
\item 
\#define \textbf{ LPTIM\+\_\+\+TRIGSAMPLETIME\+\_\+\+DIRECTTRANSISTION}~LPTIM\+\_\+\+TRIGSAMPLETIME\+\_\+\+DIRECTTRANSITION
\item 
\#define \textbf{ LPTIM\+\_\+\+TRIGSAMPLETIME\+\_\+2\+TRANSISTIONS}~LPTIM\+\_\+\+TRIGSAMPLETIME\+\_\+2\+TRANSITIONS
\item 
\#define \textbf{ LPTIM\+\_\+\+TRIGSAMPLETIME\+\_\+4\+TRANSISTIONS}~LPTIM\+\_\+\+TRIGSAMPLETIME\+\_\+4\+TRANSITIONS
\item 
\#define \textbf{ LPTIM\+\_\+\+TRIGSAMPLETIME\+\_\+8\+TRANSISTIONS}~LPTIM\+\_\+\+TRIGSAMPLETIME\+\_\+8\+TRANSITIONS
\item 
\#define \textbf{ LPTIM\+\_\+\+TRIGSAMPLETIME\+\_\+2\+TRANSITION}~LPTIM\+\_\+\+TRIGSAMPLETIME\+\_\+2\+TRANSITIONS
\item 
\#define \textbf{ LPTIM\+\_\+\+TRIGSAMPLETIME\+\_\+4\+TRANSITION}~LPTIM\+\_\+\+TRIGSAMPLETIME\+\_\+4\+TRANSITIONS
\item 
\#define \textbf{ LPTIM\+\_\+\+TRIGSAMPLETIME\+\_\+8\+TRANSITION}~LPTIM\+\_\+\+TRIGSAMPLETIME\+\_\+8\+TRANSITIONS
\item 
\#define \textbf{ HAL\+\_\+\+NAND\+\_\+\+Read\+\_\+\+Page}~HAL\+\_\+\+NAND\+\_\+\+Read\+\_\+\+Page\+\_\+8b
\item 
\#define \textbf{ HAL\+\_\+\+NAND\+\_\+\+Write\+\_\+\+Page}~HAL\+\_\+\+NAND\+\_\+\+Write\+\_\+\+Page\+\_\+8b
\item 
\#define \textbf{ HAL\+\_\+\+NAND\+\_\+\+Read\+\_\+\+Spare\+Area}~HAL\+\_\+\+NAND\+\_\+\+Read\+\_\+\+Spare\+Area\+\_\+8b
\item 
\#define \textbf{ HAL\+\_\+\+NAND\+\_\+\+Write\+\_\+\+Spare\+Area}~HAL\+\_\+\+NAND\+\_\+\+Write\+\_\+\+Spare\+Area\+\_\+8b
\item 
\#define \textbf{ NAND\+\_\+\+Address\+Typedef}~NAND\+\_\+\+Address\+Type\+Def
\item 
\#define \textbf{ \+\_\+\+\_\+\+ARRAY\+\_\+\+ADDRESS}~ARRAY\+\_\+\+ADDRESS
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADDR\+\_\+1st\+\_\+\+CYCLE}~ADDR\+\_\+1\+ST\+\_\+\+CYCLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADDR\+\_\+2nd\+\_\+\+CYCLE}~ADDR\+\_\+2\+ND\+\_\+\+CYCLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADDR\+\_\+3rd\+\_\+\+CYCLE}~ADDR\+\_\+3\+RD\+\_\+\+CYCLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADDR\+\_\+4th\+\_\+\+CYCLE}~ADDR\+\_\+4\+TH\+\_\+\+CYCLE
\item 
\#define \textbf{ NOR\+\_\+\+Status\+Typedef}~HAL\+\_\+\+NOR\+\_\+\+Status\+Type\+Def
\item 
\#define \textbf{ NOR\+\_\+\+SUCCESS}~HAL\+\_\+\+NOR\+\_\+\+STATUS\+\_\+\+SUCCESS
\item 
\#define \textbf{ NOR\+\_\+\+ONGOING}~HAL\+\_\+\+NOR\+\_\+\+STATUS\+\_\+\+ONGOING
\item 
\#define \textbf{ NOR\+\_\+\+ERROR}~HAL\+\_\+\+NOR\+\_\+\+STATUS\+\_\+\+ERROR
\item 
\#define \textbf{ NOR\+\_\+\+TIMEOUT}~HAL\+\_\+\+NOR\+\_\+\+STATUS\+\_\+\+TIMEOUT
\item 
\#define \textbf{ \+\_\+\+\_\+\+NOR\+\_\+\+WRITE}~NOR\+\_\+\+WRITE
\item 
\#define \textbf{ \+\_\+\+\_\+\+NOR\+\_\+\+ADDR\+\_\+\+SHIFT}~NOR\+\_\+\+ADDR\+\_\+\+SHIFT
\item 
\#define \textbf{ OPAMP\+\_\+\+NONINVERTINGINPUT\+\_\+\+VP0}~OPAMP\+\_\+\+NONINVERTINGINPUT\+\_\+\+IO0
\item 
\#define \textbf{ OPAMP\+\_\+\+NONINVERTINGINPUT\+\_\+\+VP1}~OPAMP\+\_\+\+NONINVERTINGINPUT\+\_\+\+IO1
\item 
\#define \textbf{ OPAMP\+\_\+\+NONINVERTINGINPUT\+\_\+\+VP2}~OPAMP\+\_\+\+NONINVERTINGINPUT\+\_\+\+IO2
\item 
\#define \textbf{ OPAMP\+\_\+\+NONINVERTINGINPUT\+\_\+\+VP3}~OPAMP\+\_\+\+NONINVERTINGINPUT\+\_\+\+IO3
\item 
\#define \textbf{ OPAMP\+\_\+\+SEC\+\_\+\+NONINVERTINGINPUT\+\_\+\+VP0}~OPAMP\+\_\+\+SEC\+\_\+\+NONINVERTINGINPUT\+\_\+\+IO0
\item 
\#define \textbf{ OPAMP\+\_\+\+SEC\+\_\+\+NONINVERTINGINPUT\+\_\+\+VP1}~OPAMP\+\_\+\+SEC\+\_\+\+NONINVERTINGINPUT\+\_\+\+IO1
\item 
\#define \textbf{ OPAMP\+\_\+\+SEC\+\_\+\+NONINVERTINGINPUT\+\_\+\+VP2}~OPAMP\+\_\+\+SEC\+\_\+\+NONINVERTINGINPUT\+\_\+\+IO2
\item 
\#define \textbf{ OPAMP\+\_\+\+SEC\+\_\+\+NONINVERTINGINPUT\+\_\+\+VP3}~OPAMP\+\_\+\+SEC\+\_\+\+NONINVERTINGINPUT\+\_\+\+IO3
\item 
\#define \textbf{ OPAMP\+\_\+\+INVERTINGINPUT\+\_\+\+VM0}~OPAMP\+\_\+\+INVERTINGINPUT\+\_\+\+IO0
\item 
\#define \textbf{ OPAMP\+\_\+\+INVERTINGINPUT\+\_\+\+VM1}~OPAMP\+\_\+\+INVERTINGINPUT\+\_\+\+IO1
\item 
\#define \textbf{ IOPAMP\+\_\+\+INVERTINGINPUT\+\_\+\+VM0}~OPAMP\+\_\+\+INVERTINGINPUT\+\_\+\+IO0
\item 
\#define \textbf{ IOPAMP\+\_\+\+INVERTINGINPUT\+\_\+\+VM1}~OPAMP\+\_\+\+INVERTINGINPUT\+\_\+\+IO1
\item 
\#define \textbf{ OPAMP\+\_\+\+SEC\+\_\+\+INVERTINGINPUT\+\_\+\+VM0}~OPAMP\+\_\+\+SEC\+\_\+\+INVERTINGINPUT\+\_\+\+IO0
\item 
\#define \textbf{ OPAMP\+\_\+\+SEC\+\_\+\+INVERTINGINPUT\+\_\+\+VM1}~OPAMP\+\_\+\+SEC\+\_\+\+INVERTINGINPUT\+\_\+\+IO1
\item 
\#define \textbf{ OPAMP\+\_\+\+INVERTINGINPUT\+\_\+\+VINM}~OPAMP\+\_\+\+SEC\+\_\+\+INVERTINGINPUT\+\_\+\+IO1
\item 
\#define \textbf{ OPAMP\+\_\+\+PGACONNECT\+\_\+\+NO}~OPAMP\+\_\+\+PGA\+\_\+\+CONNECT\+\_\+\+INVERTINGINPUT\+\_\+\+NO
\item 
\#define \textbf{ OPAMP\+\_\+\+PGACONNECT\+\_\+\+VM0}~OPAMP\+\_\+\+PGA\+\_\+\+CONNECT\+\_\+\+INVERTINGINPUT\+\_\+\+IO0
\item 
\#define \textbf{ OPAMP\+\_\+\+PGACONNECT\+\_\+\+VM1}~OPAMP\+\_\+\+PGA\+\_\+\+CONNECT\+\_\+\+INVERTINGINPUT\+\_\+\+IO1
\item 
\#define \textbf{ I2\+S\+\_\+\+STANDARD\+\_\+\+PHILLIPS}~\textbf{ I2\+S\+\_\+\+STANDARD\+\_\+\+PHILIPS}
\item 
\#define \textbf{ CF\+\_\+\+DATA}~ATA\+\_\+\+DATA
\item 
\#define \textbf{ CF\+\_\+\+SECTOR\+\_\+\+COUNT}~ATA\+\_\+\+SECTOR\+\_\+\+COUNT
\item 
\#define \textbf{ CF\+\_\+\+SECTOR\+\_\+\+NUMBER}~ATA\+\_\+\+SECTOR\+\_\+\+NUMBER
\item 
\#define \textbf{ CF\+\_\+\+CYLINDER\+\_\+\+LOW}~ATA\+\_\+\+CYLINDER\+\_\+\+LOW
\item 
\#define \textbf{ CF\+\_\+\+CYLINDER\+\_\+\+HIGH}~ATA\+\_\+\+CYLINDER\+\_\+\+HIGH
\item 
\#define \textbf{ CF\+\_\+\+CARD\+\_\+\+HEAD}~ATA\+\_\+\+CARD\+\_\+\+HEAD
\item 
\#define \textbf{ CF\+\_\+\+STATUS\+\_\+\+CMD}~ATA\+\_\+\+STATUS\+\_\+\+CMD
\item 
\#define \textbf{ CF\+\_\+\+STATUS\+\_\+\+CMD\+\_\+\+ALTERNATE}~ATA\+\_\+\+STATUS\+\_\+\+CMD\+\_\+\+ALTERNATE
\item 
\#define \textbf{ CF\+\_\+\+COMMON\+\_\+\+DATA\+\_\+\+AREA}~ATA\+\_\+\+COMMON\+\_\+\+DATA\+\_\+\+AREA
\item 
\#define \textbf{ CF\+\_\+\+READ\+\_\+\+SECTOR\+\_\+\+CMD}~ATA\+\_\+\+READ\+\_\+\+SECTOR\+\_\+\+CMD
\item 
\#define \textbf{ CF\+\_\+\+WRITE\+\_\+\+SECTOR\+\_\+\+CMD}~ATA\+\_\+\+WRITE\+\_\+\+SECTOR\+\_\+\+CMD
\item 
\#define \textbf{ CF\+\_\+\+ERASE\+\_\+\+SECTOR\+\_\+\+CMD}~ATA\+\_\+\+ERASE\+\_\+\+SECTOR\+\_\+\+CMD
\item 
\#define \textbf{ CF\+\_\+\+IDENTIFY\+\_\+\+CMD}~ATA\+\_\+\+IDENTIFY\+\_\+\+CMD
\item 
\#define \textbf{ PCCARD\+\_\+\+Status\+Typedef}~HAL\+\_\+\+PCCARD\+\_\+\+Status\+Type\+Def
\item 
\#define \textbf{ PCCARD\+\_\+\+SUCCESS}~HAL\+\_\+\+PCCARD\+\_\+\+STATUS\+\_\+\+SUCCESS
\item 
\#define \textbf{ PCCARD\+\_\+\+ONGOING}~HAL\+\_\+\+PCCARD\+\_\+\+STATUS\+\_\+\+ONGOING
\item 
\#define \textbf{ PCCARD\+\_\+\+ERROR}~HAL\+\_\+\+PCCARD\+\_\+\+STATUS\+\_\+\+ERROR
\item 
\#define \textbf{ PCCARD\+\_\+\+TIMEOUT}~HAL\+\_\+\+PCCARD\+\_\+\+STATUS\+\_\+\+TIMEOUT
\item 
\#define \textbf{ FORMAT\+\_\+\+BIN}~\textbf{ RTC\+\_\+\+FORMAT\+\_\+\+BIN}
\item 
\#define \textbf{ FORMAT\+\_\+\+BCD}~\textbf{ RTC\+\_\+\+FORMAT\+\_\+\+BCD}
\item 
\#define \textbf{ RTC\+\_\+\+ALARMSUBSECONDMASK\+\_\+\+None}~\textbf{ RTC\+\_\+\+ALARMSUBSECONDMASK\+\_\+\+NONE}
\item 
\#define \textbf{ RTC\+\_\+\+TAMPERERASEBACKUP\+\_\+\+ENABLED}~RTC\+\_\+\+TAMPER\+\_\+\+ERASE\+\_\+\+BACKUP\+\_\+\+ENABLE
\item 
\#define \textbf{ RTC\+\_\+\+TAMPERERASEBACKUP\+\_\+\+DISABLED}~RTC\+\_\+\+TAMPER\+\_\+\+ERASE\+\_\+\+BACKUP\+\_\+\+DISABLE
\item 
\#define \textbf{ RTC\+\_\+\+TAMPERMASK\+\_\+\+FLAG\+\_\+\+DISABLED}~RTC\+\_\+\+TAMPERMASK\+\_\+\+FLAG\+\_\+\+DISABLE
\item 
\#define \textbf{ RTC\+\_\+\+TAMPERMASK\+\_\+\+FLAG\+\_\+\+ENABLED}~RTC\+\_\+\+TAMPERMASK\+\_\+\+FLAG\+\_\+\+ENABLE
\item 
\#define \textbf{ RTC\+\_\+\+MASKTAMPERFLAG\+\_\+\+DISABLED}~RTC\+\_\+\+TAMPERMASK\+\_\+\+FLAG\+\_\+\+DISABLE
\item 
\#define \textbf{ RTC\+\_\+\+MASKTAMPERFLAG\+\_\+\+ENABLED}~RTC\+\_\+\+TAMPERMASK\+\_\+\+FLAG\+\_\+\+ENABLE
\item 
\#define \textbf{ RTC\+\_\+\+TAMPERERASEBACKUP\+\_\+\+ENABLED}~RTC\+\_\+\+TAMPER\+\_\+\+ERASE\+\_\+\+BACKUP\+\_\+\+ENABLE
\item 
\#define \textbf{ RTC\+\_\+\+TAMPERERASEBACKUP\+\_\+\+DISABLED}~RTC\+\_\+\+TAMPER\+\_\+\+ERASE\+\_\+\+BACKUP\+\_\+\+DISABLE
\item 
\#define \textbf{ RTC\+\_\+\+MASKTAMPERFLAG\+\_\+\+DISABLED}~RTC\+\_\+\+TAMPERMASK\+\_\+\+FLAG\+\_\+\+DISABLE
\item 
\#define \textbf{ RTC\+\_\+\+MASKTAMPERFLAG\+\_\+\+ENABLED}~RTC\+\_\+\+TAMPERMASK\+\_\+\+FLAG\+\_\+\+ENABLE
\item 
\#define \textbf{ RTC\+\_\+\+TAMPER1\+\_\+2\+\_\+\+INTERRUPT}~RTC\+\_\+\+ALL\+\_\+\+TAMPER\+\_\+\+INTERRUPT
\item 
\#define \textbf{ RTC\+\_\+\+TAMPER1\+\_\+2\+\_\+3\+\_\+\+INTERRUPT}~RTC\+\_\+\+ALL\+\_\+\+TAMPER\+\_\+\+INTERRUPT
\item 
\#define \textbf{ RTC\+\_\+\+TIMESTAMPPIN\+\_\+\+PC13}~\textbf{ RTC\+\_\+\+TIMESTAMPPIN\+\_\+\+DEFAULT}
\item 
\#define \textbf{ RTC\+\_\+\+TIMESTAMPPIN\+\_\+\+PA0}~\textbf{ RTC\+\_\+\+TIMESTAMPPIN\+\_\+\+POS1}
\item 
\#define \textbf{ RTC\+\_\+\+TIMESTAMPPIN\+\_\+\+PI8}~\textbf{ RTC\+\_\+\+TIMESTAMPPIN\+\_\+\+POS1}
\item 
\#define \textbf{ RTC\+\_\+\+TIMESTAMPPIN\+\_\+\+PC1}~RTC\+\_\+\+TIMESTAMPPIN\+\_\+\+POS2
\item 
\#define \textbf{ RTC\+\_\+\+OUTPUT\+\_\+\+REMAP\+\_\+\+PC13}~RTC\+\_\+\+OUTPUT\+\_\+\+REMAP\+\_\+\+NONE
\item 
\#define \textbf{ RTC\+\_\+\+OUTPUT\+\_\+\+REMAP\+\_\+\+PB14}~RTC\+\_\+\+OUTPUT\+\_\+\+REMAP\+\_\+\+POS1
\item 
\#define \textbf{ RTC\+\_\+\+OUTPUT\+\_\+\+REMAP\+\_\+\+PB2}~RTC\+\_\+\+OUTPUT\+\_\+\+REMAP\+\_\+\+POS1
\item 
\#define \textbf{ RTC\+\_\+\+TAMPERPIN\+\_\+\+PC13}~\textbf{ RTC\+\_\+\+TAMPERPIN\+\_\+\+DEFAULT}
\item 
\#define \textbf{ RTC\+\_\+\+TAMPERPIN\+\_\+\+PA0}~\textbf{ RTC\+\_\+\+TAMPERPIN\+\_\+\+POS1}
\item 
\#define \textbf{ RTC\+\_\+\+TAMPERPIN\+\_\+\+PI8}~\textbf{ RTC\+\_\+\+TAMPERPIN\+\_\+\+POS1}
\item 
\#define \textbf{ SMARTCARD\+\_\+\+NACK\+\_\+\+ENABLED}~\textbf{ SMARTCARD\+\_\+\+NACK\+\_\+\+ENABLE}
\item 
\#define \textbf{ SMARTCARD\+\_\+\+NACK\+\_\+\+DISABLED}~\textbf{ SMARTCARD\+\_\+\+NACK\+\_\+\+DISABLE}
\item 
\#define \textbf{ SMARTCARD\+\_\+\+ONEBIT\+\_\+\+SAMPLING\+\_\+\+DISABLED}~SMARTCARD\+\_\+\+ONE\+\_\+\+BIT\+\_\+\+SAMPLE\+\_\+\+DISABLE
\item 
\#define \textbf{ SMARTCARD\+\_\+\+ONEBIT\+\_\+\+SAMPLING\+\_\+\+ENABLED}~SMARTCARD\+\_\+\+ONE\+\_\+\+BIT\+\_\+\+SAMPLE\+\_\+\+ENABLE
\item 
\#define \textbf{ SMARTCARD\+\_\+\+ONEBIT\+\_\+\+SAMPLING\+\_\+\+DISABLE}~SMARTCARD\+\_\+\+ONE\+\_\+\+BIT\+\_\+\+SAMPLE\+\_\+\+DISABLE
\item 
\#define \textbf{ SMARTCARD\+\_\+\+ONEBIT\+\_\+\+SAMPLING\+\_\+\+ENABLE}~SMARTCARD\+\_\+\+ONE\+\_\+\+BIT\+\_\+\+SAMPLE\+\_\+\+ENABLE
\item 
\#define \textbf{ SMARTCARD\+\_\+\+TIMEOUT\+\_\+\+DISABLED}~SMARTCARD\+\_\+\+TIMEOUT\+\_\+\+DISABLE
\item 
\#define \textbf{ SMARTCARD\+\_\+\+TIMEOUT\+\_\+\+ENABLED}~SMARTCARD\+\_\+\+TIMEOUT\+\_\+\+ENABLE
\item 
\#define \textbf{ SMARTCARD\+\_\+\+LASTBIT\+\_\+\+DISABLED}~\textbf{ SMARTCARD\+\_\+\+LASTBIT\+\_\+\+DISABLE}
\item 
\#define \textbf{ SMARTCARD\+\_\+\+LASTBIT\+\_\+\+ENABLED}~\textbf{ SMARTCARD\+\_\+\+LASTBIT\+\_\+\+ENABLE}
\item 
\#define \textbf{ SMBUS\+\_\+\+DUALADDRESS\+\_\+\+DISABLED}~SMBUS\+\_\+\+DUALADDRESS\+\_\+\+DISABLE
\item 
\#define \textbf{ SMBUS\+\_\+\+DUALADDRESS\+\_\+\+ENABLED}~SMBUS\+\_\+\+DUALADDRESS\+\_\+\+ENABLE
\item 
\#define \textbf{ SMBUS\+\_\+\+GENERALCALL\+\_\+\+DISABLED}~SMBUS\+\_\+\+GENERALCALL\+\_\+\+DISABLE
\item 
\#define \textbf{ SMBUS\+\_\+\+GENERALCALL\+\_\+\+ENABLED}~SMBUS\+\_\+\+GENERALCALL\+\_\+\+ENABLE
\item 
\#define \textbf{ SMBUS\+\_\+\+NOSTRETCH\+\_\+\+DISABLED}~SMBUS\+\_\+\+NOSTRETCH\+\_\+\+DISABLE
\item 
\#define \textbf{ SMBUS\+\_\+\+NOSTRETCH\+\_\+\+ENABLED}~SMBUS\+\_\+\+NOSTRETCH\+\_\+\+ENABLE
\item 
\#define \textbf{ SMBUS\+\_\+\+ANALOGFILTER\+\_\+\+ENABLED}~SMBUS\+\_\+\+ANALOGFILTER\+\_\+\+ENABLE
\item 
\#define \textbf{ SMBUS\+\_\+\+ANALOGFILTER\+\_\+\+DISABLED}~SMBUS\+\_\+\+ANALOGFILTER\+\_\+\+DISABLE
\item 
\#define \textbf{ SMBUS\+\_\+\+PEC\+\_\+\+DISABLED}~SMBUS\+\_\+\+PEC\+\_\+\+DISABLE
\item 
\#define \textbf{ SMBUS\+\_\+\+PEC\+\_\+\+ENABLED}~SMBUS\+\_\+\+PEC\+\_\+\+ENABLE
\item 
\#define \textbf{ HAL\+\_\+\+SMBUS\+\_\+\+STATE\+\_\+\+SLAVE\+\_\+\+LISTEN}~HAL\+\_\+\+SMBUS\+\_\+\+STATE\+\_\+\+LISTEN
\item 
\#define \textbf{ SPI\+\_\+\+TIMODE\+\_\+\+DISABLED}~\textbf{ SPI\+\_\+\+TIMODE\+\_\+\+DISABLE}
\item 
\#define \textbf{ SPI\+\_\+\+TIMODE\+\_\+\+ENABLED}~\textbf{ SPI\+\_\+\+TIMODE\+\_\+\+ENABLE}
\item 
\#define \textbf{ SPI\+\_\+\+CRCCALCULATION\+\_\+\+DISABLED}~\textbf{ SPI\+\_\+\+CRCCALCULATION\+\_\+\+DISABLE}
\item 
\#define \textbf{ SPI\+\_\+\+CRCCALCULATION\+\_\+\+ENABLED}~\textbf{ SPI\+\_\+\+CRCCALCULATION\+\_\+\+ENABLE}
\item 
\#define \textbf{ SPI\+\_\+\+NSS\+\_\+\+PULSE\+\_\+\+DISABLED}~SPI\+\_\+\+NSS\+\_\+\+PULSE\+\_\+\+DISABLE
\item 
\#define \textbf{ SPI\+\_\+\+NSS\+\_\+\+PULSE\+\_\+\+ENABLED}~SPI\+\_\+\+NSS\+\_\+\+PULSE\+\_\+\+ENABLE
\item 
\#define \textbf{ CCER\+\_\+\+CCx\+E\+\_\+\+MASK}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CCx\+E\+\_\+\+MASK}
\item 
\#define \textbf{ CCER\+\_\+\+CCx\+NE\+\_\+\+MASK}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CCx\+NE\+\_\+\+MASK}
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+CR1}~\textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CR1}
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+CR2}~\textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CR2}
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+SMCR}~\textbf{ TIM\+\_\+\+DMABASE\+\_\+\+SMCR}
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+DIER}~\textbf{ TIM\+\_\+\+DMABASE\+\_\+\+DIER}
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+SR}~\textbf{ TIM\+\_\+\+DMABASE\+\_\+\+SR}
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+EGR}~\textbf{ TIM\+\_\+\+DMABASE\+\_\+\+EGR}
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+CCMR1}~\textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CCMR1}
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+CCMR2}~\textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CCMR2}
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+CCER}~\textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CCER}
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+CNT}~\textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CNT}
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+PSC}~\textbf{ TIM\+\_\+\+DMABASE\+\_\+\+PSC}
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+ARR}~\textbf{ TIM\+\_\+\+DMABASE\+\_\+\+ARR}
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+RCR}~\textbf{ TIM\+\_\+\+DMABASE\+\_\+\+RCR}
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+CCR1}~\textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CCR1}
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+CCR2}~\textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CCR2}
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+CCR3}~\textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CCR3}
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+CCR4}~\textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CCR4}
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+BDTR}~\textbf{ TIM\+\_\+\+DMABASE\+\_\+\+BDTR}
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+DCR}~\textbf{ TIM\+\_\+\+DMABASE\+\_\+\+DCR}
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+DMAR}~TIM\+\_\+\+DMABASE\+\_\+\+DMAR
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+OR1}~TIM\+\_\+\+DMABASE\+\_\+\+OR1
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+CCMR3}~TIM\+\_\+\+DMABASE\+\_\+\+CCMR3
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+CCR5}~TIM\+\_\+\+DMABASE\+\_\+\+CCR5
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+CCR6}~TIM\+\_\+\+DMABASE\+\_\+\+CCR6
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+OR2}~TIM\+\_\+\+DMABASE\+\_\+\+OR2
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+OR3}~TIM\+\_\+\+DMABASE\+\_\+\+OR3
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+OR}~\textbf{ TIM\+\_\+\+DMABASE\+\_\+\+OR}
\item 
\#define \textbf{ TIM\+\_\+\+Event\+Source\+\_\+\+Update}~\textbf{ TIM\+\_\+\+EVENTSOURCE\+\_\+\+UPDATE}
\item 
\#define \textbf{ TIM\+\_\+\+Event\+Source\+\_\+\+CC1}~\textbf{ TIM\+\_\+\+EVENTSOURCE\+\_\+\+CC1}
\item 
\#define \textbf{ TIM\+\_\+\+Event\+Source\+\_\+\+CC2}~\textbf{ TIM\+\_\+\+EVENTSOURCE\+\_\+\+CC2}
\item 
\#define \textbf{ TIM\+\_\+\+Event\+Source\+\_\+\+CC3}~\textbf{ TIM\+\_\+\+EVENTSOURCE\+\_\+\+CC3}
\item 
\#define \textbf{ TIM\+\_\+\+Event\+Source\+\_\+\+CC4}~\textbf{ TIM\+\_\+\+EVENTSOURCE\+\_\+\+CC4}
\item 
\#define \textbf{ TIM\+\_\+\+Event\+Source\+\_\+\+COM}~\textbf{ TIM\+\_\+\+EVENTSOURCE\+\_\+\+COM}
\item 
\#define \textbf{ TIM\+\_\+\+Event\+Source\+\_\+\+Trigger}~\textbf{ TIM\+\_\+\+EVENTSOURCE\+\_\+\+TRIGGER}
\item 
\#define \textbf{ TIM\+\_\+\+Event\+Source\+\_\+\+Break}~\textbf{ TIM\+\_\+\+EVENTSOURCE\+\_\+\+BREAK}
\item 
\#define \textbf{ TIM\+\_\+\+Event\+Source\+\_\+\+Break2}~TIM\+\_\+\+EVENTSOURCE\+\_\+\+BREAK2
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+1\+Transfer}~\textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+1\+TRANSFER}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+2\+Transfers}~\textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+2\+TRANSFERS}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+3\+Transfers}~\textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+3\+TRANSFERS}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+4\+Transfers}~\textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+4\+TRANSFERS}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+5\+Transfers}~\textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+5\+TRANSFERS}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+6\+Transfers}~\textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+6\+TRANSFERS}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+7\+Transfers}~\textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+7\+TRANSFERS}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+8\+Transfers}~\textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+8\+TRANSFERS}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+9\+Transfers}~\textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+9\+TRANSFERS}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+10\+Transfers}~\textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+10\+TRANSFERS}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+11\+Transfers}~\textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+11\+TRANSFERS}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+12\+Transfers}~\textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+12\+TRANSFERS}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+13\+Transfers}~\textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+13\+TRANSFERS}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+14\+Transfers}~\textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+14\+TRANSFERS}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+15\+Transfers}~\textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+15\+TRANSFERS}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+16\+Transfers}~\textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+16\+TRANSFERS}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+17\+Transfers}~\textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+17\+TRANSFERS}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+18\+Transfers}~\textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+18\+TRANSFERS}
\item 
\#define \textbf{ TSC\+\_\+\+SYNC\+\_\+\+POL\+\_\+\+FALL}~TSC\+\_\+\+SYNC\+\_\+\+POLARITY\+\_\+\+FALLING
\item 
\#define \textbf{ TSC\+\_\+\+SYNC\+\_\+\+POL\+\_\+\+RISE\+\_\+\+HIGH}~TSC\+\_\+\+SYNC\+\_\+\+POLARITY\+\_\+\+RISING
\item 
\#define \textbf{ UART\+\_\+\+ONEBIT\+\_\+\+SAMPLING\+\_\+\+DISABLED}~UART\+\_\+\+ONE\+\_\+\+BIT\+\_\+\+SAMPLE\+\_\+\+DISABLE
\item 
\#define \textbf{ UART\+\_\+\+ONEBIT\+\_\+\+SAMPLING\+\_\+\+ENABLED}~UART\+\_\+\+ONE\+\_\+\+BIT\+\_\+\+SAMPLE\+\_\+\+ENABLE
\item 
\#define \textbf{ UART\+\_\+\+ONE\+\_\+\+BIT\+\_\+\+SAMPLE\+\_\+\+DISABLED}~UART\+\_\+\+ONE\+\_\+\+BIT\+\_\+\+SAMPLE\+\_\+\+DISABLE
\item 
\#define \textbf{ UART\+\_\+\+ONE\+\_\+\+BIT\+\_\+\+SAMPLE\+\_\+\+ENABLED}~UART\+\_\+\+ONE\+\_\+\+BIT\+\_\+\+SAMPLE\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+ONEBIT\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+ONE\+\_\+\+BIT\+\_\+\+SAMPLE\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+ONEBIT\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+ONE\+\_\+\+BIT\+\_\+\+SAMPLE\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DIV\+\_\+\+SAMPLING16}~\textbf{ UART\+\_\+\+DIV\+\_\+\+SAMPLING16}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DIVMANT\+\_\+\+SAMPLING16}~\textbf{ UART\+\_\+\+DIVMANT\+\_\+\+SAMPLING16}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DIVFRAQ\+\_\+\+SAMPLING16}~\textbf{ UART\+\_\+\+DIVFRAQ\+\_\+\+SAMPLING16}
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART\+\_\+\+BRR\+\_\+\+SAMPLING16}~\textbf{ UART\+\_\+\+BRR\+\_\+\+SAMPLING16}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DIV\+\_\+\+SAMPLING8}~\textbf{ UART\+\_\+\+DIV\+\_\+\+SAMPLING8}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DIVMANT\+\_\+\+SAMPLING8}~\textbf{ UART\+\_\+\+DIVMANT\+\_\+\+SAMPLING8}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DIVFRAQ\+\_\+\+SAMPLING8}~\textbf{ UART\+\_\+\+DIVFRAQ\+\_\+\+SAMPLING8}
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART\+\_\+\+BRR\+\_\+\+SAMPLING8}~\textbf{ UART\+\_\+\+BRR\+\_\+\+SAMPLING8}
\item 
\#define \textbf{ UART\+\_\+\+WAKEUPMETHODE\+\_\+\+IDLELINE}~\textbf{ UART\+\_\+\+WAKEUPMETHOD\+\_\+\+IDLELINE}
\item 
\#define \textbf{ UART\+\_\+\+WAKEUPMETHODE\+\_\+\+ADDRESSMARK}~\textbf{ UART\+\_\+\+WAKEUPMETHOD\+\_\+\+ADDRESSMARK}
\item 
\#define \textbf{ USART\+\_\+\+CLOCK\+\_\+\+DISABLED}~\textbf{ USART\+\_\+\+CLOCK\+\_\+\+DISABLE}
\item 
\#define \textbf{ USART\+\_\+\+CLOCK\+\_\+\+ENABLED}~\textbf{ USART\+\_\+\+CLOCK\+\_\+\+ENABLE}
\item 
\#define \textbf{ USARTNACK\+\_\+\+ENABLED}~\textbf{ USART\+\_\+\+NACK\+\_\+\+ENABLE}
\item 
\#define \textbf{ USARTNACK\+\_\+\+DISABLED}~\textbf{ USART\+\_\+\+NACK\+\_\+\+DISABLE}
\item 
\#define \textbf{ CFR\+\_\+\+BASE}~WWDG\+\_\+\+CFR\+\_\+\+BASE
\item 
\#define \textbf{ CAN\+\_\+\+Filter\+FIFO0}~CAN\+\_\+\+FILTER\+\_\+\+FIFO0
\item 
\#define \textbf{ CAN\+\_\+\+Filter\+FIFO1}~CAN\+\_\+\+FILTER\+\_\+\+FIFO1
\item 
\#define \textbf{ CAN\+\_\+\+IT\+\_\+\+RQCP0}~CAN\+\_\+\+IT\+\_\+\+TME
\item 
\#define \textbf{ CAN\+\_\+\+IT\+\_\+\+RQCP1}~CAN\+\_\+\+IT\+\_\+\+TME
\item 
\#define \textbf{ CAN\+\_\+\+IT\+\_\+\+RQCP2}~CAN\+\_\+\+IT\+\_\+\+TME
\item 
\#define \textbf{ INAK\+\_\+\+TIMEOUT}~CAN\+\_\+\+TIMEOUT\+\_\+\+VALUE
\item 
\#define \textbf{ SLAK\+\_\+\+TIMEOUT}~CAN\+\_\+\+TIMEOUT\+\_\+\+VALUE
\item 
\#define \textbf{ CAN\+\_\+\+TXSTATUS\+\_\+\+FAILED}~((uint8\+\_\+t)0x00U)
\item 
\#define \textbf{ CAN\+\_\+\+TXSTATUS\+\_\+\+OK}~((uint8\+\_\+t)0x01U)
\item 
\#define \textbf{ CAN\+\_\+\+TXSTATUS\+\_\+\+PENDING}~((uint8\+\_\+t)0x02U)
\item 
\#define \textbf{ VLAN\+\_\+\+TAG}~ETH\+\_\+\+VLAN\+\_\+\+TAG
\item 
\#define \textbf{ MIN\+\_\+\+ETH\+\_\+\+PAYLOAD}~ETH\+\_\+\+MIN\+\_\+\+ETH\+\_\+\+PAYLOAD
\item 
\#define \textbf{ MAX\+\_\+\+ETH\+\_\+\+PAYLOAD}~ETH\+\_\+\+MAX\+\_\+\+ETH\+\_\+\+PAYLOAD
\item 
\#define \textbf{ JUMBO\+\_\+\+FRAME\+\_\+\+PAYLOAD}~ETH\+\_\+\+JUMBO\+\_\+\+FRAME\+\_\+\+PAYLOAD
\item 
\#define \textbf{ MACMIIAR\+\_\+\+CR\+\_\+\+MASK}~ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+MASK
\item 
\#define \textbf{ MACCR\+\_\+\+CLEAR\+\_\+\+MASK}~ETH\+\_\+\+MACCR\+\_\+\+CLEAR\+\_\+\+MASK
\item 
\#define \textbf{ MACFCR\+\_\+\+CLEAR\+\_\+\+MASK}~ETH\+\_\+\+MACFCR\+\_\+\+CLEAR\+\_\+\+MASK
\item 
\#define \textbf{ DMAOMR\+\_\+\+CLEAR\+\_\+\+MASK}~ETH\+\_\+\+DMAOMR\+\_\+\+CLEAR\+\_\+\+MASK
\item 
\#define \textbf{ ETH\+\_\+\+MMCCR}~((uint32\+\_\+t)0x00000100U)
\item 
\#define \textbf{ ETH\+\_\+\+MMCRIR}~((uint32\+\_\+t)0x00000104U)
\item 
\#define \textbf{ ETH\+\_\+\+MMCTIR}~((uint32\+\_\+t)0x00000108U)
\item 
\#define \textbf{ ETH\+\_\+\+MMCRIMR}~((uint32\+\_\+t)0x0000010\+CU)
\item 
\#define \textbf{ ETH\+\_\+\+MMCTIMR}~((uint32\+\_\+t)0x00000110U)
\item 
\#define \textbf{ ETH\+\_\+\+MMCTGFSCCR}~((uint32\+\_\+t)0x0000014\+CU)
\item 
\#define \textbf{ ETH\+\_\+\+MMCTGFMSCCR}~((uint32\+\_\+t)0x00000150U)
\item 
\#define \textbf{ ETH\+\_\+\+MMCTGFCR}~((uint32\+\_\+t)0x00000168U)
\item 
\#define \textbf{ ETH\+\_\+\+MMCRFCECR}~((uint32\+\_\+t)0x00000194U)
\item 
\#define \textbf{ ETH\+\_\+\+MMCRFAECR}~((uint32\+\_\+t)0x00000198U)
\item 
\#define \textbf{ ETH\+\_\+\+MMCRGUFCR}~((uint32\+\_\+t)0x000001\+C4U)
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+TXFIFO\+\_\+\+FULL}~((uint32\+\_\+t)0x02000000)  /$\ast$ Tx FIFO full $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+TXFIFONOT\+\_\+\+EMPTY}~((uint32\+\_\+t)0x01000000)  /$\ast$ Tx FIFO not empty $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+TXFIFO\+\_\+\+WRITE\+\_\+\+ACTIVE}~((uint32\+\_\+t)0x00400000)  /$\ast$ Tx FIFO write active $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+TXFIFO\+\_\+\+IDLE}~((uint32\+\_\+t)0x00000000)  /$\ast$ Tx FIFO read status\+: Idle $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+TXFIFO\+\_\+\+READ}~((uint32\+\_\+t)0x00100000)  /$\ast$ Tx FIFO read status\+: Read (transferring data to the MAC transmitter) $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+TXFIFO\+\_\+\+WAITING}~((uint32\+\_\+t)0x00200000)  /$\ast$ Tx FIFO read status\+: Waiting for Tx\+Status from MAC transmitter $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+TXFIFO\+\_\+\+WRITING}~((uint32\+\_\+t)0x00300000)  /$\ast$ Tx FIFO read status\+: Writing the received Tx\+Status or flushing the Tx\+FIFO $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+TRANSMISSION\+\_\+\+PAUSE}~((uint32\+\_\+t)0x00080000)  /$\ast$ MAC transmitter in pause $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+TRANSMITFRAMECONTROLLER\+\_\+\+IDLE}~((uint32\+\_\+t)0x00000000)  /$\ast$ MAC transmit frame controller\+: Idle $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+TRANSMITFRAMECONTROLLER\+\_\+\+WAITING}~((uint32\+\_\+t)0x00020000)  /$\ast$ MAC transmit frame controller\+: Waiting for Status of previous frame or IFG/backoff period to be over $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+TRANSMITFRAMECONTROLLER\+\_\+\+GENRATING\+\_\+\+PCF}~((uint32\+\_\+t)0x00040000)  /$\ast$ MAC transmit frame controller\+: Generating and transmitting a Pause control frame (in full duplex mode) $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+TRANSMITFRAMECONTROLLER\+\_\+\+TRANSFERRING}~((uint32\+\_\+t)0x00060000)  /$\ast$ MAC transmit frame controller\+: Transferring input frame for transmission $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+MII\+\_\+\+TRANSMIT\+\_\+\+ACTIVE}~((uint32\+\_\+t)0x00010000)  /$\ast$ MAC MII transmit engine active $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+RXFIFO\+\_\+\+EMPTY}~((uint32\+\_\+t)0x00000000)  /$\ast$ Rx FIFO fill level\+: empty $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+RXFIFO\+\_\+\+BELOW\+\_\+\+THRESHOLD}~((uint32\+\_\+t)0x00000100)  /$\ast$ Rx FIFO fill level\+: fill-\/level below flow-\/control de-\/activate threshold $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+RXFIFO\+\_\+\+ABOVE\+\_\+\+THRESHOLD}~((uint32\+\_\+t)0x00000200)  /$\ast$ Rx FIFO fill level\+: fill-\/level above flow-\/control activate threshold $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+RXFIFO\+\_\+\+FULL}~((uint32\+\_\+t)0x00000300)  /$\ast$ Rx FIFO fill level\+: full $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+READCONTROLLER\+\_\+\+IDLE}~((uint32\+\_\+t)0x00000000)  /$\ast$ Rx FIFO read controller IDLE state $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+READCONTROLLER\+\_\+\+READING\+\_\+\+DATA}~((uint32\+\_\+t)0x00000020)  /$\ast$ Rx FIFO read controller Reading frame data $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+READCONTROLLER\+\_\+\+READING\+\_\+\+STATUS}~((uint32\+\_\+t)0x00000040)  /$\ast$ Rx FIFO read controller Reading frame status (or time-\/stamp) $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+READCONTROLLER\+\_\+\+FLUSHING}~((uint32\+\_\+t)0x00000060)  /$\ast$ Rx FIFO read controller Flushing the frame data and status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+RXFIFO\+\_\+\+WRITE\+\_\+\+ACTIVE}~((uint32\+\_\+t)0x00000010)  /$\ast$ Rx FIFO write controller active $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+SMALL\+\_\+\+FIFO\+\_\+\+NOTACTIVE}~((uint32\+\_\+t)0x00000000)  /$\ast$ MAC small FIFO read / write controllers not active $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+SMALL\+\_\+\+FIFO\+\_\+\+READ\+\_\+\+ACTIVE}~((uint32\+\_\+t)0x00000002)  /$\ast$ MAC small FIFO read controller active $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+SMALL\+\_\+\+FIFO\+\_\+\+WRITE\+\_\+\+ACTIVE}~((uint32\+\_\+t)0x00000004)  /$\ast$ MAC small FIFO write controller active $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+SMALL\+\_\+\+FIFO\+\_\+\+RW\+\_\+\+ACTIVE}~((uint32\+\_\+t)0x00000006)  /$\ast$ MAC small FIFO read / write controllers active $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+MII\+\_\+\+RECEIVE\+\_\+\+PROTOCOL\+\_\+\+ACTIVE}~((uint32\+\_\+t)0x00000001)  /$\ast$ MAC MII receive protocol engine active $\ast$/
\item 
\#define \textbf{ HAL\+\_\+\+DCMI\+\_\+\+ERROR\+\_\+\+OVF}~HAL\+\_\+\+DCMI\+\_\+\+ERROR\+\_\+\+OVR
\item 
\#define \textbf{ DCMI\+\_\+\+IT\+\_\+\+OVF}~DCMI\+\_\+\+IT\+\_\+\+OVR
\item 
\#define \textbf{ DCMI\+\_\+\+FLAG\+\_\+\+OVFRI}~DCMI\+\_\+\+FLAG\+\_\+\+OVRRI
\item 
\#define \textbf{ DCMI\+\_\+\+FLAG\+\_\+\+OVFMI}~DCMI\+\_\+\+FLAG\+\_\+\+OVRMI
\item 
\#define \textbf{ HAL\+\_\+\+DCMI\+\_\+\+Config\+CROP}~HAL\+\_\+\+DCMI\+\_\+\+Config\+Crop
\item 
\#define \textbf{ HAL\+\_\+\+DCMI\+\_\+\+Enable\+CROP}~HAL\+\_\+\+DCMI\+\_\+\+Enable\+Crop
\item 
\#define \textbf{ HAL\+\_\+\+DCMI\+\_\+\+Disable\+CROP}~HAL\+\_\+\+DCMI\+\_\+\+Disable\+Crop
\item 
\#define \textbf{ HAL\+\_\+\+CRYP\+\_\+\+Computation\+Cplt\+Callback}~HAL\+\_\+\+CRYPEx\+\_\+\+Computation\+Cplt\+Callback
\item 
\#define \textbf{ HAL\+\_\+\+HASH\+\_\+\+STATEType\+Def}~HAL\+\_\+\+HASH\+\_\+\+State\+Type\+Def
\item 
\#define \textbf{ HAL\+\_\+\+HASHPhase\+Type\+Def}~HAL\+\_\+\+HASH\+\_\+\+Phase\+Type\+Def
\item 
\#define \textbf{ HAL\+\_\+\+HMAC\+\_\+\+MD5\+\_\+\+Finish}~HAL\+\_\+\+HASH\+\_\+\+MD5\+\_\+\+Finish
\item 
\#define \textbf{ HAL\+\_\+\+HMAC\+\_\+\+SHA1\+\_\+\+Finish}~HAL\+\_\+\+HASH\+\_\+\+SHA1\+\_\+\+Finish
\item 
\#define \textbf{ HAL\+\_\+\+HMAC\+\_\+\+SHA224\+\_\+\+Finish}~HAL\+\_\+\+HASH\+\_\+\+SHA224\+\_\+\+Finish
\item 
\#define \textbf{ HAL\+\_\+\+HMAC\+\_\+\+SHA256\+\_\+\+Finish}~HAL\+\_\+\+HASH\+\_\+\+SHA256\+\_\+\+Finish
\item 
\#define \textbf{ HASH\+\_\+\+Algo\+Selection\+\_\+\+SHA1}~HASH\+\_\+\+ALGOSELECTION\+\_\+\+SHA1
\item 
\#define \textbf{ HASH\+\_\+\+Algo\+Selection\+\_\+\+SHA224}~HASH\+\_\+\+ALGOSELECTION\+\_\+\+SHA224
\item 
\#define \textbf{ HASH\+\_\+\+Algo\+Selection\+\_\+\+SHA256}~HASH\+\_\+\+ALGOSELECTION\+\_\+\+SHA256
\item 
\#define \textbf{ HASH\+\_\+\+Algo\+Selection\+\_\+\+MD5}~HASH\+\_\+\+ALGOSELECTION\+\_\+\+MD5
\item 
\#define \textbf{ HASH\+\_\+\+Algo\+Mode\+\_\+\+HASH}~HASH\+\_\+\+ALGOMODE\+\_\+\+HASH
\item 
\#define \textbf{ HASH\+\_\+\+Algo\+Mode\+\_\+\+HMAC}~HASH\+\_\+\+ALGOMODE\+\_\+\+HMAC
\item 
\#define \textbf{ HASH\+\_\+\+HMACKey\+Type\+\_\+\+Short\+Key}~HASH\+\_\+\+HMAC\+\_\+\+KEYTYPE\+\_\+\+SHORTKEY
\item 
\#define \textbf{ HASH\+\_\+\+HMACKey\+Type\+\_\+\+Long\+Key}~HASH\+\_\+\+HMAC\+\_\+\+KEYTYPE\+\_\+\+LONGKEY
\item 
\#define \textbf{ HAL\+\_\+\+Enable\+DBGSleep\+Mode}~\textbf{ HAL\+\_\+\+DBGMCU\+\_\+\+Enable\+DBGSleep\+Mode}
\item 
\#define \textbf{ HAL\+\_\+\+Disable\+DBGSleep\+Mode}~\textbf{ HAL\+\_\+\+DBGMCU\+\_\+\+Disable\+DBGSleep\+Mode}
\item 
\#define \textbf{ HAL\+\_\+\+Enable\+DBGStop\+Mode}~\textbf{ HAL\+\_\+\+DBGMCU\+\_\+\+Enable\+DBGStop\+Mode}
\item 
\#define \textbf{ HAL\+\_\+\+Disable\+DBGStop\+Mode}~\textbf{ HAL\+\_\+\+DBGMCU\+\_\+\+Disable\+DBGStop\+Mode}
\item 
\#define \textbf{ HAL\+\_\+\+Enable\+DBGStandby\+Mode}~\textbf{ HAL\+\_\+\+DBGMCU\+\_\+\+Enable\+DBGStandby\+Mode}
\item 
\#define \textbf{ HAL\+\_\+\+Disable\+DBGStandby\+Mode}~\textbf{ HAL\+\_\+\+DBGMCU\+\_\+\+Disable\+DBGStandby\+Mode}
\item 
\#define \textbf{ HAL\+\_\+\+DBG\+\_\+\+Low\+Power\+Config}(Periph,  cmd)~(((cmd)==\textbf{ ENABLE})? HAL\+\_\+\+DBGMCU\+\_\+\+DBG\+\_\+\+Enable\+Low\+Power\+Config(Periph) \+: HAL\+\_\+\+DBGMCU\+\_\+\+DBG\+\_\+\+Disable\+Low\+Power\+Config(Periph))
\item 
\#define \textbf{ HAL\+\_\+\+VREFINT\+\_\+\+Output\+Select}~HAL\+\_\+\+SYSCFG\+\_\+\+VREFINT\+\_\+\+Output\+Select
\item 
\#define \textbf{ HAL\+\_\+\+Lock\+\_\+\+Cmd}(cmd)~(((cmd)==\textbf{ ENABLE}) ? HAL\+\_\+\+SYSCFG\+\_\+\+Enable\+\_\+\+Lock\+\_\+\+VREFINT() \+: HAL\+\_\+\+SYSCFG\+\_\+\+Disable\+\_\+\+Lock\+\_\+\+VREFINT())
\item 
\#define \textbf{ HAL\+\_\+\+VREFINT\+\_\+\+Cmd}(cmd)~(((cmd)==\textbf{ ENABLE})? HAL\+\_\+\+SYSCFG\+\_\+\+Enable\+VREFINT() \+: HAL\+\_\+\+SYSCFG\+\_\+\+Disable\+VREFINT())
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+Enable\+Buffer\+\_\+\+Cmd}(cmd)~(((cmd)==\textbf{ ENABLE}) ? HAL\+\_\+\+ADCEx\+\_\+\+Enable\+VREFINT() \+: HAL\+\_\+\+ADCEx\+\_\+\+Disable\+VREFINT())
\item 
\#define \textbf{ HAL\+\_\+\+ADC\+\_\+\+Enable\+Buffer\+Sensor\+\_\+\+Cmd}(cmd)~(((cmd)==\textbf{ ENABLE}) ?  HAL\+\_\+\+ADCEx\+\_\+\+Enable\+VREFINTTemp\+Sensor() \+: HAL\+\_\+\+ADCEx\+\_\+\+Disable\+VREFINTTemp\+Sensor())
\item 
\#define \textbf{ FLASH\+\_\+\+Half\+Page\+Program}~HAL\+\_\+\+FLASHEx\+\_\+\+Half\+Page\+Program
\item 
\#define \textbf{ FLASH\+\_\+\+Enable\+Run\+Power\+Down}~HAL\+\_\+\+FLASHEx\+\_\+\+Enable\+Run\+Power\+Down
\item 
\#define \textbf{ FLASH\+\_\+\+Disable\+Run\+Power\+Down}~HAL\+\_\+\+FLASHEx\+\_\+\+Disable\+Run\+Power\+Down
\item 
\#define \textbf{ HAL\+\_\+\+DATA\+\_\+\+EEPROMEx\+\_\+\+Unlock}~HAL\+\_\+\+FLASHEx\+\_\+\+DATAEEPROM\+\_\+\+Unlock
\item 
\#define \textbf{ HAL\+\_\+\+DATA\+\_\+\+EEPROMEx\+\_\+\+Lock}~HAL\+\_\+\+FLASHEx\+\_\+\+DATAEEPROM\+\_\+\+Lock
\item 
\#define \textbf{ HAL\+\_\+\+DATA\+\_\+\+EEPROMEx\+\_\+\+Erase}~HAL\+\_\+\+FLASHEx\+\_\+\+DATAEEPROM\+\_\+\+Erase
\item 
\#define \textbf{ HAL\+\_\+\+DATA\+\_\+\+EEPROMEx\+\_\+\+Program}~HAL\+\_\+\+FLASHEx\+\_\+\+DATAEEPROM\+\_\+\+Program
\item 
\#define \textbf{ HAL\+\_\+\+I2\+CEx\+\_\+\+Analog\+Filter\+\_\+\+Config}~HAL\+\_\+\+I2\+CEx\+\_\+\+Config\+Analog\+Filter
\item 
\#define \textbf{ HAL\+\_\+\+I2\+CEx\+\_\+\+Digital\+Filter\+\_\+\+Config}~HAL\+\_\+\+I2\+CEx\+\_\+\+Config\+Digital\+Filter
\item 
\#define \textbf{ HAL\+\_\+\+FMPI2\+CEx\+\_\+\+Analog\+Filter\+\_\+\+Config}~HAL\+\_\+\+FMPI2\+CEx\+\_\+\+Config\+Analog\+Filter
\item 
\#define \textbf{ HAL\+\_\+\+FMPI2\+CEx\+\_\+\+Digital\+Filter\+\_\+\+Config}~HAL\+\_\+\+FMPI2\+CEx\+\_\+\+Config\+Digital\+Filter
\item 
\#define \textbf{ HAL\+\_\+\+I2\+CFast\+Mode\+Plus\+Config}(SYSCFG\+\_\+\+I2\+CFast\+Mode\+Plus,  cmd)~(((cmd)==\textbf{ ENABLE})? HAL\+\_\+\+I2\+CEx\+\_\+\+Enable\+Fast\+Mode\+Plus(SYSCFG\+\_\+\+I2\+CFast\+Mode\+Plus)\+: HAL\+\_\+\+I2\+CEx\+\_\+\+Disable\+Fast\+Mode\+Plus(SYSCFG\+\_\+\+I2\+CFast\+Mode\+Plus))
\item 
\#define \textbf{ HAL\+\_\+\+PWR\+\_\+\+PVDConfig}~\textbf{ HAL\+\_\+\+PWR\+\_\+\+Config\+PVD}
\item 
\#define \textbf{ HAL\+\_\+\+PWR\+\_\+\+Disable\+Bk\+Up\+Reg}~\textbf{ HAL\+\_\+\+PWREx\+\_\+\+Disable\+Bk\+Up\+Reg}
\item 
\#define \textbf{ HAL\+\_\+\+PWR\+\_\+\+Disable\+Flash\+Power\+Down}~\textbf{ HAL\+\_\+\+PWREx\+\_\+\+Disable\+Flash\+Power\+Down}
\item 
\#define \textbf{ HAL\+\_\+\+PWR\+\_\+\+Disable\+Vddio2\+Monitor}~HAL\+\_\+\+PWREx\+\_\+\+Disable\+Vddio2\+Monitor
\item 
\#define \textbf{ HAL\+\_\+\+PWR\+\_\+\+Enable\+Bk\+Up\+Reg}~\textbf{ HAL\+\_\+\+PWREx\+\_\+\+Enable\+Bk\+Up\+Reg}
\item 
\#define \textbf{ HAL\+\_\+\+PWR\+\_\+\+Enable\+Flash\+Power\+Down}~\textbf{ HAL\+\_\+\+PWREx\+\_\+\+Enable\+Flash\+Power\+Down}
\item 
\#define \textbf{ HAL\+\_\+\+PWR\+\_\+\+Enable\+Vddio2\+Monitor}~HAL\+\_\+\+PWREx\+\_\+\+Enable\+Vddio2\+Monitor
\item 
\#define \textbf{ HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+PVM\+\_\+\+IRQHandler}~HAL\+\_\+\+PWREx\+\_\+\+PVD\+\_\+\+PVM\+\_\+\+IRQHandler
\item 
\#define \textbf{ HAL\+\_\+\+PWR\+\_\+\+PVDLevel\+Config}~\textbf{ HAL\+\_\+\+PWR\+\_\+\+Config\+PVD}
\item 
\#define \textbf{ HAL\+\_\+\+PWR\+\_\+\+Vddio2\+Monitor\+\_\+\+IRQHandler}~HAL\+\_\+\+PWREx\+\_\+\+Vddio2\+Monitor\+\_\+\+IRQHandler
\item 
\#define \textbf{ HAL\+\_\+\+PWR\+\_\+\+Vddio2\+Monitor\+Callback}~HAL\+\_\+\+PWREx\+\_\+\+Vddio2\+Monitor\+Callback
\item 
\#define \textbf{ HAL\+\_\+\+PWREx\+\_\+\+Activate\+Over\+Drive}~HAL\+\_\+\+PWREx\+\_\+\+Enable\+Over\+Drive
\item 
\#define \textbf{ HAL\+\_\+\+PWREx\+\_\+\+Deactivate\+Over\+Drive}~HAL\+\_\+\+PWREx\+\_\+\+Disable\+Over\+Drive
\item 
\#define \textbf{ HAL\+\_\+\+PWREx\+\_\+\+Disable\+SDADCAnalog}~HAL\+\_\+\+PWREx\+\_\+\+Disable\+SDADC
\item 
\#define \textbf{ HAL\+\_\+\+PWREx\+\_\+\+Enable\+SDADCAnalog}~HAL\+\_\+\+PWREx\+\_\+\+Enable\+SDADC
\item 
\#define \textbf{ HAL\+\_\+\+PWREx\+\_\+\+PVMConfig}~HAL\+\_\+\+PWREx\+\_\+\+Config\+PVM
\item 
\#define \textbf{ PWR\+\_\+\+MODE\+\_\+\+NORMAL}~\textbf{ PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+NORMAL}
\item 
\#define \textbf{ PWR\+\_\+\+MODE\+\_\+\+IT\+\_\+\+RISING}~\textbf{ PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+IT\+\_\+\+RISING}
\item 
\#define \textbf{ PWR\+\_\+\+MODE\+\_\+\+IT\+\_\+\+FALLING}~\textbf{ PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+IT\+\_\+\+FALLING}
\item 
\#define \textbf{ PWR\+\_\+\+MODE\+\_\+\+IT\+\_\+\+RISING\+\_\+\+FALLING}~\textbf{ PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+IT\+\_\+\+RISING\+\_\+\+FALLING}
\item 
\#define \textbf{ PWR\+\_\+\+MODE\+\_\+\+EVENT\+\_\+\+RISING}~\textbf{ PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+EVENT\+\_\+\+RISING}
\item 
\#define \textbf{ PWR\+\_\+\+MODE\+\_\+\+EVENT\+\_\+\+FALLING}~\textbf{ PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+EVENT\+\_\+\+FALLING}
\item 
\#define \textbf{ PWR\+\_\+\+MODE\+\_\+\+EVENT\+\_\+\+RISING\+\_\+\+FALLING}~\textbf{ PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+EVENT\+\_\+\+RISING\+\_\+\+FALLING}
\item 
\#define \textbf{ CR\+\_\+\+OFFSET\+\_\+\+BB}~\textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB}
\item 
\#define \textbf{ CSR\+\_\+\+OFFSET\+\_\+\+BB}~\textbf{ PWR\+\_\+\+CSR\+\_\+\+OFFSET\+\_\+\+BB}
\item 
\#define \textbf{ DBP\+\_\+\+Bit\+Number}~\textbf{ DBP\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ PVDE\+\_\+\+Bit\+Number}~\textbf{ PVDE\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ PMODE\+\_\+\+Bit\+Number}~\textbf{ PMODE\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ EWUP\+\_\+\+Bit\+Number}~\textbf{ EWUP\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ FPDS\+\_\+\+Bit\+Number}~\textbf{ FPDS\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ ODEN\+\_\+\+Bit\+Number}~\textbf{ ODEN\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ ODSWEN\+\_\+\+Bit\+Number}~\textbf{ ODSWEN\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ MRLVDS\+\_\+\+Bit\+Number}~\textbf{ MRLVDS\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ LPLVDS\+\_\+\+Bit\+Number}~\textbf{ LPLVDS\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ BRE\+\_\+\+Bit\+Number}~\textbf{ BRE\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ PWR\+\_\+\+MODE\+\_\+\+EVT}~\textbf{ PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+NORMAL}
\item 
\#define \textbf{ HAL\+\_\+\+SMBUS\+\_\+\+Slave\+\_\+\+Listen\+\_\+\+IT}~HAL\+\_\+\+SMBUS\+\_\+\+Enable\+Listen\+\_\+\+IT
\item 
\#define \textbf{ HAL\+\_\+\+SMBUS\+\_\+\+Slave\+Addr\+Callback}~HAL\+\_\+\+SMBUS\+\_\+\+Addr\+Callback
\item 
\#define \textbf{ HAL\+\_\+\+SMBUS\+\_\+\+Slave\+Listen\+Cplt\+Callback}~HAL\+\_\+\+SMBUS\+\_\+\+Listen\+Cplt\+Callback
\item 
\#define \textbf{ HAL\+\_\+\+SPI\+\_\+\+Flush\+Rx\+Fifo}~HAL\+\_\+\+SPIEx\+\_\+\+Flush\+Rx\+Fifo
\item 
\#define \textbf{ HAL\+\_\+\+TIM\+\_\+\+DMADelay\+Pulse\+Cplt}~\textbf{ TIM\+\_\+\+DMADelay\+Pulse\+Cplt}
\item 
\#define \textbf{ HAL\+\_\+\+TIM\+\_\+\+DMAError}~\textbf{ TIM\+\_\+\+DMAError}
\item 
\#define \textbf{ HAL\+\_\+\+TIM\+\_\+\+DMACapture\+Cplt}~\textbf{ TIM\+\_\+\+DMACapture\+Cplt}
\item 
\#define \textbf{ HAL\+\_\+\+TIMEx\+\_\+\+DMACommutation\+Cplt}~\textbf{ TIMEx\+\_\+\+DMACommutation\+Cplt}
\item 
\#define \textbf{ HAL\+\_\+\+UART\+\_\+\+Wakeup\+Callback}~HAL\+\_\+\+UARTEx\+\_\+\+Wakeup\+Callback
\item 
\#define \textbf{ HAL\+\_\+\+LTDC\+\_\+\+Line\+Even\+Callback}~HAL\+\_\+\+LTDC\+\_\+\+Line\+Event\+Callback
\item 
\#define \textbf{ AES\+\_\+\+IT\+\_\+\+CC}~CRYP\+\_\+\+IT\+\_\+\+CC
\item 
\#define \textbf{ AES\+\_\+\+IT\+\_\+\+ERR}~CRYP\+\_\+\+IT\+\_\+\+ERR
\item 
\#define \textbf{ AES\+\_\+\+FLAG\+\_\+\+CCF}~CRYP\+\_\+\+FLAG\+\_\+\+CCF
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+GET\+\_\+\+BOOT\+\_\+\+MODE}~\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+GET\+\_\+\+BOOT\+\_\+\+MODE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+REMAPMEMORY\+\_\+\+FLASH}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+FLASH}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+REMAPMEMORY\+\_\+\+SYSTEMFLASH}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+SYSTEMFLASH}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+REMAPMEMORY\+\_\+\+SRAM}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+SRAM}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+REMAPMEMORY\+\_\+\+FMC}~\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+FMC
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+REMAPMEMORY\+\_\+\+FMC\+\_\+\+SDRAM}~\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+FMC\+\_\+\+SDRAM
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+REMAPMEMORY\+\_\+\+FSMC}~\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+FSMC
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+REMAPMEMORY\+\_\+\+QUADSPI}~\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+QUADSPI
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FMC\+\_\+\+BANK}~\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+FMC\+\_\+\+BANK
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+GET\+\_\+\+FLAG}~\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+GET\+\_\+\+FLAG
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+CLEAR\+\_\+\+FLAG}~\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+CLEAR\+\_\+\+FLAG
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+VREFINT\+\_\+\+OUT\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+VREFINT\+\_\+\+OUT\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+VREFINT\+\_\+\+OUT\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+VREFINT\+\_\+\+OUT\+\_\+\+DISABLE
\item 
\#define \textbf{ SYSCFG\+\_\+\+FLAG\+\_\+\+VREF\+\_\+\+READY}~SYSCFG\+\_\+\+FLAG\+\_\+\+VREFINT\+\_\+\+READY
\item 
\#define \textbf{ SYSCFG\+\_\+\+FLAG\+\_\+\+RC48}~RCC\+\_\+\+FLAG\+\_\+\+HSI48
\item 
\#define \textbf{ IS\+\_\+\+SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+CONFIG}~IS\+\_\+\+I2\+C\+\_\+\+FASTMODEPLUS
\item 
\#define \textbf{ UFB\+\_\+\+MODE\+\_\+\+Bit\+Number}~\textbf{ UFB\+\_\+\+MODE\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ CMP\+\_\+\+PD\+\_\+\+Bit\+Number}~\textbf{ CMP\+\_\+\+PD\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+ENABLING\+\_\+\+CONDITIONS}~ADC\+\_\+\+ENABLING\+\_\+\+CONDITIONS
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+DISABLING\+\_\+\+CONDITIONS}~ADC\+\_\+\+DISABLING\+\_\+\+CONDITIONS
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+IS\+\_\+\+ENABLED}~\textbf{ ADC\+\_\+\+IS\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC\+\_\+\+IS\+\_\+\+ENABLED}~\textbf{ ADC\+\_\+\+IS\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+IS\+\_\+\+SOFTWARE\+\_\+\+START\+\_\+\+REGULAR}~\textbf{ ADC\+\_\+\+IS\+\_\+\+SOFTWARE\+\_\+\+START\+\_\+\+REGULAR}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+IS\+\_\+\+SOFTWARE\+\_\+\+START\+\_\+\+INJECTED}~\textbf{ ADC\+\_\+\+IS\+\_\+\+SOFTWARE\+\_\+\+START\+\_\+\+INJECTED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+IS\+\_\+\+CONVERSION\+\_\+\+ONGOING\+\_\+\+REGULAR\+\_\+\+INJECTED}~ADC\+\_\+\+IS\+\_\+\+CONVERSION\+\_\+\+ONGOING\+\_\+\+REGULAR\+\_\+\+INJECTED
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+IS\+\_\+\+CONVERSION\+\_\+\+ONGOING\+\_\+\+REGULAR}~ADC\+\_\+\+IS\+\_\+\+CONVERSION\+\_\+\+ONGOING\+\_\+\+REGULAR
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+IS\+\_\+\+CONVERSION\+\_\+\+ONGOING\+\_\+\+INJECTED}~ADC\+\_\+\+IS\+\_\+\+CONVERSION\+\_\+\+ONGOING\+\_\+\+INJECTED
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+IS\+\_\+\+CONVERSION\+\_\+\+ONGOING}~ADC\+\_\+\+IS\+\_\+\+CONVERSION\+\_\+\+ONGOING
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CLEAR\+\_\+\+ERRORCODE}~\textbf{ ADC\+\_\+\+CLEAR\+\_\+\+ERRORCODE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+GET\+\_\+\+RESOLUTION}~\textbf{ ADC\+\_\+\+GET\+\_\+\+RESOLUTION}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+JSQR\+\_\+\+RK}~ADC\+\_\+\+JSQR\+\_\+\+RK
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH}~ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+SHIFT
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CFGR\+\_\+\+AWD23\+CR}~ADC\+\_\+\+CFGR\+\_\+\+AWD23\+CR
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CFGR\+\_\+\+INJECT\+\_\+\+AUTO\+\_\+\+CONVERSION}~ADC\+\_\+\+CFGR\+\_\+\+INJECT\+\_\+\+AUTO\+\_\+\+CONVERSION
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CFGR\+\_\+\+INJECT\+\_\+\+CONTEXT\+\_\+\+QUEUE}~ADC\+\_\+\+CFGR\+\_\+\+INJECT\+\_\+\+CONTEXT\+\_\+\+QUEUE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CFGR\+\_\+\+INJECT\+\_\+\+DISCCONTINUOUS}~ADC\+\_\+\+CFGR\+\_\+\+INJECT\+\_\+\+DISCCONTINUOUS
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CFGR\+\_\+\+REG\+\_\+\+DISCCONTINUOUS}~ADC\+\_\+\+CFGR\+\_\+\+REG\+\_\+\+DISCCONTINUOUS
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CFGR\+\_\+\+DISCONTINUOUS\+\_\+\+NUM}~ADC\+\_\+\+CFGR\+\_\+\+DISCONTINUOUS\+\_\+\+NUM
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CFGR\+\_\+\+AUTOWAIT}~ADC\+\_\+\+CFGR\+\_\+\+AUTOWAIT
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CFGR\+\_\+\+CONTINUOUS}~ADC\+\_\+\+CFGR\+\_\+\+CONTINUOUS
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CFGR\+\_\+\+OVERRUN}~ADC\+\_\+\+CFGR\+\_\+\+OVERRUN
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CFGR\+\_\+\+DMACONTREQ}~ADC\+\_\+\+CFGR\+\_\+\+DMACONTREQ
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CFGR\+\_\+\+EXTSEL}~ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+SET
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL}~ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+SET
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+OFR\+\_\+\+CHANNEL}~ADC\+\_\+\+OFR\+\_\+\+CHANNEL
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+DIFSEL\+\_\+\+CHANNEL}~ADC\+\_\+\+DIFSEL\+\_\+\+CHANNEL
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CALFACT\+\_\+\+DIFF\+\_\+\+SET}~ADC\+\_\+\+CALFACT\+\_\+\+DIFF\+\_\+\+SET
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CALFACT\+\_\+\+DIFF\+\_\+\+GET}~ADC\+\_\+\+CALFACT\+\_\+\+DIFF\+\_\+\+GET
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+TRX\+\_\+\+HIGHTHRESHOLD}~ADC\+\_\+\+TRX\+\_\+\+HIGHTHRESHOLD
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+OFFSET\+\_\+\+SHIFT\+\_\+\+RESOLUTION}~ADC\+\_\+\+OFFSET\+\_\+\+SHIFT\+\_\+\+RESOLUTION
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+AWD1\+THRESHOLD\+\_\+\+SHIFT\+\_\+\+RESOLUTION}~ADC\+\_\+\+AWD1\+THRESHOLD\+\_\+\+SHIFT\+\_\+\+RESOLUTION
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+AWD23\+THRESHOLD\+\_\+\+SHIFT\+\_\+\+RESOLUTION}~ADC\+\_\+\+AWD23\+THRESHOLD\+\_\+\+SHIFT\+\_\+\+RESOLUTION
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+COMMON\+\_\+\+REGISTER}~ADC\+\_\+\+COMMON\+\_\+\+REGISTER
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+COMMON\+\_\+\+CCR\+\_\+\+MULTI}~ADC\+\_\+\+COMMON\+\_\+\+CCR\+\_\+\+MULTI
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+MULTIMODE\+\_\+\+IS\+\_\+\+ENABLED}~ADC\+\_\+\+MULTIMODE\+\_\+\+IS\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC\+\_\+\+MULTIMODE\+\_\+\+IS\+\_\+\+ENABLED}~ADC\+\_\+\+MULTIMODE\+\_\+\+IS\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+NONMULTIMODE\+\_\+\+OR\+\_\+\+MULTIMODEMASTER}~ADC\+\_\+\+NONMULTIMODE\+\_\+\+OR\+\_\+\+MULTIMODEMASTER
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+COMMON\+\_\+\+ADC\+\_\+\+OTHER}~ADC\+\_\+\+COMMON\+\_\+\+ADC\+\_\+\+OTHER
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+SLAVE}~ADC\+\_\+\+MULTI\+\_\+\+SLAVE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+SQR1\+\_\+L}~ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+SHIFT
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+JSQR\+\_\+\+JL}~ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+SHIFT
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+JSQR\+\_\+\+RK\+\_\+\+JL}~ADC\+\_\+\+JSQR\+\_\+\+RK\+\_\+\+JL
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CR1\+\_\+\+DISCONTINUOUS\+\_\+\+NUM}~ADC\+\_\+\+CR1\+\_\+\+DISCONTINUOUS\+\_\+\+NUM
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CR1\+\_\+\+SCAN}~ADC\+\_\+\+CR1\+\_\+\+SCAN\+\_\+\+SET
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CONVCYCLES\+\_\+\+MAX\+\_\+\+RANGE}~ADC\+\_\+\+CONVCYCLES\+\_\+\+MAX\+\_\+\+RANGE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+PRESCALER\+\_\+\+RANGE}~ADC\+\_\+\+CLOCK\+\_\+\+PRESCALER\+\_\+\+RANGE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+GET\+\_\+\+CLOCK\+\_\+\+PRESCALER}~ADC\+\_\+\+GET\+\_\+\+CLOCK\+\_\+\+PRESCALER
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+SQR1}~\textbf{ ADC\+\_\+\+SQR1}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+SMPR1}~\textbf{ ADC\+\_\+\+SMPR1}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+SMPR2}~\textbf{ ADC\+\_\+\+SMPR2}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+SQR3\+\_\+\+RK}~\textbf{ ADC\+\_\+\+SQR3\+\_\+\+RK}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+SQR2\+\_\+\+RK}~\textbf{ ADC\+\_\+\+SQR2\+\_\+\+RK}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+SQR1\+\_\+\+RK}~\textbf{ ADC\+\_\+\+SQR1\+\_\+\+RK}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CR2\+\_\+\+CONTINUOUS}~\textbf{ ADC\+\_\+\+CR2\+\_\+\+CONTINUOUS}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CR1\+\_\+\+DISCONTINUOUS}~\textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCONTINUOUS}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CR1\+\_\+\+SCANCONV}~\textbf{ ADC\+\_\+\+CR1\+\_\+\+SCANCONV}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CR2\+\_\+\+EOCSelection}~\textbf{ ADC\+\_\+\+CR2\+\_\+\+EOCSelection}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CR2\+\_\+\+DMACont\+Req}~\textbf{ ADC\+\_\+\+CR2\+\_\+\+DMACont\+Req}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+GET\+\_\+\+RESOLUTION}~\textbf{ ADC\+\_\+\+GET\+\_\+\+RESOLUTION}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+JSQR}~\textbf{ ADC\+\_\+\+JSQR}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CHSELR\+\_\+\+CHANNEL}~ADC\+\_\+\+CHSELR\+\_\+\+CHANNEL
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CFGR1\+\_\+\+REG\+\_\+\+DISCCONTINUOUS}~ADC\+\_\+\+CFGR1\+\_\+\+REG\+\_\+\+DISCCONTINUOUS
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CFGR1\+\_\+\+AUTOOFF}~ADC\+\_\+\+CFGR1\+\_\+\+AUTOOFF
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CFGR1\+\_\+\+AUTOWAIT}~ADC\+\_\+\+CFGR1\+\_\+\+AUTOWAIT
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CFGR1\+\_\+\+CONTINUOUS}~ADC\+\_\+\+CFGR1\+\_\+\+CONTINUOUS
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CFGR1\+\_\+\+OVERRUN}~ADC\+\_\+\+CFGR1\+\_\+\+OVERRUN
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CFGR1\+\_\+\+SCANDIR}~ADC\+\_\+\+CFGR1\+\_\+\+SCANDIR
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CFGR1\+\_\+\+DMACONTREQ}~ADC\+\_\+\+CFGR1\+\_\+\+DMACONTREQ
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DHR12\+R1\+\_\+\+ALIGNEMENT}~DAC\+\_\+\+DHR12\+R1\+\_\+\+ALIGNMENT
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DHR12\+R2\+\_\+\+ALIGNEMENT}~DAC\+\_\+\+DHR12\+R2\+\_\+\+ALIGNMENT
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DHR12\+RD\+\_\+\+ALIGNEMENT}~DAC\+\_\+\+DHR12\+RD\+\_\+\+ALIGNMENT
\item 
\#define \textbf{ IS\+\_\+\+DAC\+\_\+\+GENERATE\+\_\+\+WAVE}~\textbf{ IS\+\_\+\+DAC\+\_\+\+WAVE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FREEZE\+\_\+\+TIM1\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM1}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UNFREEZE\+\_\+\+TIM1\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM1}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FREEZE\+\_\+\+TIM2\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM2}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UNFREEZE\+\_\+\+TIM2\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM2}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FREEZE\+\_\+\+TIM3\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM3}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UNFREEZE\+\_\+\+TIM3\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM3}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FREEZE\+\_\+\+TIM4\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM4}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UNFREEZE\+\_\+\+TIM4\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM4}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FREEZE\+\_\+\+TIM5\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM5}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UNFREEZE\+\_\+\+TIM5\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM5}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FREEZE\+\_\+\+TIM6\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM6}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UNFREEZE\+\_\+\+TIM6\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM6}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FREEZE\+\_\+\+TIM7\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM7}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UNFREEZE\+\_\+\+TIM7\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM7}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FREEZE\+\_\+\+TIM8\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM8}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UNFREEZE\+\_\+\+TIM8\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM8}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FREEZE\+\_\+\+TIM9\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM9}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UNFREEZE\+\_\+\+TIM9\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM9}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FREEZE\+\_\+\+TIM10\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM10}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UNFREEZE\+\_\+\+TIM10\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM10}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FREEZE\+\_\+\+TIM11\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM11}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UNFREEZE\+\_\+\+TIM11\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM11}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FREEZE\+\_\+\+TIM12\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM12}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UNFREEZE\+\_\+\+TIM12\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM12}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FREEZE\+\_\+\+TIM13\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM13}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UNFREEZE\+\_\+\+TIM13\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM13}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FREEZE\+\_\+\+TIM14\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM14}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UNFREEZE\+\_\+\+TIM14\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM14}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FREEZE\+\_\+\+CAN2\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+CAN2}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UNFREEZE\+\_\+\+CAN2\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+CAN2}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FREEZE\+\_\+\+TIM15\+\_\+\+DBGMCU}~\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM15
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UNFREEZE\+\_\+\+TIM15\+\_\+\+DBGMCU}~\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM15
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FREEZE\+\_\+\+TIM16\+\_\+\+DBGMCU}~\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM16
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UNFREEZE\+\_\+\+TIM16\+\_\+\+DBGMCU}~\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM16
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FREEZE\+\_\+\+TIM17\+\_\+\+DBGMCU}~\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM17
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UNFREEZE\+\_\+\+TIM17\+\_\+\+DBGMCU}~\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM17
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FREEZE\+\_\+\+RTC\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+RTC}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UNFREEZE\+\_\+\+RTC\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+RTC}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FREEZE\+\_\+\+WWDG\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+WWDG}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UNFREEZE\+\_\+\+WWDG\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+WWDG}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FREEZE\+\_\+\+IWDG\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+IWDG}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UNFREEZE\+\_\+\+IWDG\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+IWDG}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FREEZE\+\_\+\+I2\+C1\+\_\+\+TIMEOUT\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C1\+\_\+\+TIMEOUT}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UNFREEZE\+\_\+\+I2\+C1\+\_\+\+TIMEOUT\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+I2\+C1\+\_\+\+TIMEOUT}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FREEZE\+\_\+\+I2\+C2\+\_\+\+TIMEOUT\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C2\+\_\+\+TIMEOUT}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UNFREEZE\+\_\+\+I2\+C2\+\_\+\+TIMEOUT\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+I2\+C2\+\_\+\+TIMEOUT}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FREEZE\+\_\+\+I2\+C3\+\_\+\+TIMEOUT\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C3\+\_\+\+TIMEOUT}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UNFREEZE\+\_\+\+I2\+C3\+\_\+\+TIMEOUT\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+I2\+C3\+\_\+\+TIMEOUT}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FREEZE\+\_\+\+CAN1\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+CAN1}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UNFREEZE\+\_\+\+CAN1\+\_\+\+DBGMCU}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+CAN1}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FREEZE\+\_\+\+LPTIM1\+\_\+\+DBGMCU}~\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+LPTIM1
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UNFREEZE\+\_\+\+LPTIM1\+\_\+\+DBGMCU}~\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+LPTIM1
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FREEZE\+\_\+\+LPTIM2\+\_\+\+DBGMCU}~\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+LPTIM2
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UNFREEZE\+\_\+\+LPTIM2\+\_\+\+DBGMCU}~\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+LPTIM2
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+COMP\+\_\+\+EXTI\+\_\+\+RISING\+\_\+\+IT\+\_\+\+ENABLE}(\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+COMP\+\_\+\+EXTI\+\_\+\+RISING\+\_\+\+IT\+\_\+\+DISABLE}(\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+COMP\+\_\+\+EXTI\+\_\+\+FALLING\+\_\+\+IT\+\_\+\+ENABLE}(\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+COMP\+\_\+\+EXTI\+\_\+\+FALLING\+\_\+\+IT\+\_\+\+DISABLE}(\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+COMP\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT}(\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+COMP\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT}(\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+COMP\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+FLAG}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+COMP\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+FLAG}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+COMP\+\_\+\+GET\+\_\+\+EXTI\+\_\+\+LINE}~COMP\+\_\+\+GET\+\_\+\+EXTI\+\_\+\+LINE
\item 
\#define \textbf{ IS\+\_\+\+DAC\+\_\+\+WAVE}(WAVE)
\item 
\#define \textbf{ IS\+\_\+\+WRPAREA}~IS\+\_\+\+OB\+\_\+\+WRPAREA
\item 
\#define \textbf{ IS\+\_\+\+TYPEPROGRAM}~\textbf{ IS\+\_\+\+FLASH\+\_\+\+TYPEPROGRAM}
\item 
\#define \textbf{ IS\+\_\+\+TYPEPROGRAMFLASH}~\textbf{ IS\+\_\+\+FLASH\+\_\+\+TYPEPROGRAM}
\item 
\#define \textbf{ IS\+\_\+\+TYPEERASE}~\textbf{ IS\+\_\+\+FLASH\+\_\+\+TYPEERASE}
\item 
\#define \textbf{ IS\+\_\+\+NBSECTORS}~\textbf{ IS\+\_\+\+FLASH\+\_\+\+NBSECTORS}
\item 
\#define \textbf{ IS\+\_\+\+OB\+\_\+\+WDG\+\_\+\+SOURCE}~\textbf{ IS\+\_\+\+OB\+\_\+\+IWDG\+\_\+\+SOURCE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+RESET\+\_\+\+CR2}~I2\+C\+\_\+\+RESET\+\_\+\+CR2
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+GENERATE\+\_\+\+START}~I2\+C\+\_\+\+GENERATE\+\_\+\+START
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+FREQ\+\_\+\+RANGE}~I2\+C\+\_\+\+FREQ\+\_\+\+RANGE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+RISE\+\_\+\+TIME}~\textbf{ I2\+C\+\_\+\+RISE\+\_\+\+TIME}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+SPEED\+\_\+\+STANDARD}~\textbf{ I2\+C\+\_\+\+SPEED\+\_\+\+STANDARD}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+SPEED\+\_\+\+FAST}~\textbf{ I2\+C\+\_\+\+SPEED\+\_\+\+FAST}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+SPEED}~\textbf{ I2\+C\+\_\+\+SPEED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+7\+BIT\+\_\+\+ADD\+\_\+\+WRITE}~\textbf{ I2\+C\+\_\+7\+BIT\+\_\+\+ADD\+\_\+\+WRITE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+7\+BIT\+\_\+\+ADD\+\_\+\+READ}~\textbf{ I2\+C\+\_\+7\+BIT\+\_\+\+ADD\+\_\+\+READ}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+10\+BIT\+\_\+\+ADDRESS}~\textbf{ I2\+C\+\_\+10\+BIT\+\_\+\+ADDRESS}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+10\+BIT\+\_\+\+HEADER\+\_\+\+WRITE}~\textbf{ I2\+C\+\_\+10\+BIT\+\_\+\+HEADER\+\_\+\+WRITE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+10\+BIT\+\_\+\+HEADER\+\_\+\+READ}~\textbf{ I2\+C\+\_\+10\+BIT\+\_\+\+HEADER\+\_\+\+READ}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+MEM\+\_\+\+ADD\+\_\+\+MSB}~\textbf{ I2\+C\+\_\+\+MEM\+\_\+\+ADD\+\_\+\+MSB}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+MEM\+\_\+\+ADD\+\_\+\+LSB}~\textbf{ I2\+C\+\_\+\+MEM\+\_\+\+ADD\+\_\+\+LSB}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+FREQRANGE}~\textbf{ I2\+C\+\_\+\+FREQRANGE}
\item 
\#define \textbf{ IS\+\_\+\+I2\+S\+\_\+\+INSTANCE}~\textbf{ IS\+\_\+\+I2\+S\+\_\+\+ALL\+\_\+\+INSTANCE}
\item 
\#define \textbf{ IS\+\_\+\+I2\+S\+\_\+\+INSTANCE\+\_\+\+EXT}~\textbf{ IS\+\_\+\+I2\+S\+\_\+\+ALL\+\_\+\+INSTANCE\+\_\+\+EXT}
\item 
\#define \textbf{ \+\_\+\+\_\+\+IRDA\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+IRDA\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+IRDA\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+IRDA\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+IRDA\+\_\+\+GETCLOCKSOURCE}~IRDA\+\_\+\+GETCLOCKSOURCE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+IRDA\+\_\+\+MASK\+\_\+\+COMPUTATION}~IRDA\+\_\+\+MASK\+\_\+\+COMPUTATION
\item 
\#define \textbf{ \+\_\+\+\_\+\+IRDA\+\_\+\+GETCLOCKSOURCE}~IRDA\+\_\+\+GETCLOCKSOURCE
\item 
\#define \textbf{ \+\_\+\+\_\+\+IRDA\+\_\+\+MASK\+\_\+\+COMPUTATION}~IRDA\+\_\+\+MASK\+\_\+\+COMPUTATION
\item 
\#define \textbf{ IS\+\_\+\+IRDA\+\_\+\+ONEBIT\+\_\+\+SAMPLE}~IS\+\_\+\+IRDA\+\_\+\+ONE\+\_\+\+BIT\+\_\+\+SAMPLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+IWDG\+\_\+\+ENABLE\+\_\+\+WRITE\+\_\+\+ACCESS}~\textbf{ IWDG\+\_\+\+ENABLE\+\_\+\+WRITE\+\_\+\+ACCESS}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+IWDG\+\_\+\+DISABLE\+\_\+\+WRITE\+\_\+\+ACCESS}~\textbf{ IWDG\+\_\+\+DISABLE\+\_\+\+WRITE\+\_\+\+ACCESS}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+LPTIM\+\_\+\+ENABLE\+\_\+\+INTERRUPT}~\+\_\+\+\_\+\+HAL\+\_\+\+LPTIM\+\_\+\+ENABLE\+\_\+\+IT
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+LPTIM\+\_\+\+DISABLE\+\_\+\+INTERRUPT}~\+\_\+\+\_\+\+HAL\+\_\+\+LPTIM\+\_\+\+DISABLE\+\_\+\+IT
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+LPTIM\+\_\+\+GET\+\_\+\+ITSTATUS}~\+\_\+\+\_\+\+HAL\+\_\+\+LPTIM\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE
\item 
\#define \textbf{ \+\_\+\+\_\+\+OPAMP\+\_\+\+CSR\+\_\+\+OPAXPD}~OPAMP\+\_\+\+CSR\+\_\+\+OPAXPD
\item 
\#define \textbf{ \+\_\+\+\_\+\+OPAMP\+\_\+\+CSR\+\_\+\+S3\+SELX}~OPAMP\+\_\+\+CSR\+\_\+\+S3\+SELX
\item 
\#define \textbf{ \+\_\+\+\_\+\+OPAMP\+\_\+\+CSR\+\_\+\+S4\+SELX}~OPAMP\+\_\+\+CSR\+\_\+\+S4\+SELX
\item 
\#define \textbf{ \+\_\+\+\_\+\+OPAMP\+\_\+\+CSR\+\_\+\+S5\+SELX}~OPAMP\+\_\+\+CSR\+\_\+\+S5\+SELX
\item 
\#define \textbf{ \+\_\+\+\_\+\+OPAMP\+\_\+\+CSR\+\_\+\+S6\+SELX}~OPAMP\+\_\+\+CSR\+\_\+\+S6\+SELX
\item 
\#define \textbf{ \+\_\+\+\_\+\+OPAMP\+\_\+\+CSR\+\_\+\+OPAXCAL\+\_\+L}~OPAMP\+\_\+\+CSR\+\_\+\+OPAXCAL\+\_\+L
\item 
\#define \textbf{ \+\_\+\+\_\+\+OPAMP\+\_\+\+CSR\+\_\+\+OPAXCAL\+\_\+H}~OPAMP\+\_\+\+CSR\+\_\+\+OPAXCAL\+\_\+H
\item 
\#define \textbf{ \+\_\+\+\_\+\+OPAMP\+\_\+\+CSR\+\_\+\+OPAXLPM}~OPAMP\+\_\+\+CSR\+\_\+\+OPAXLPM
\item 
\#define \textbf{ \+\_\+\+\_\+\+OPAMP\+\_\+\+CSR\+\_\+\+ALL\+\_\+\+SWITCHES}~OPAMP\+\_\+\+CSR\+\_\+\+ALL\+\_\+\+SWITCHES
\item 
\#define \textbf{ \+\_\+\+\_\+\+OPAMP\+\_\+\+CSR\+\_\+\+ANAWSELX}~OPAMP\+\_\+\+CSR\+\_\+\+ANAWSELX
\item 
\#define \textbf{ \+\_\+\+\_\+\+OPAMP\+\_\+\+CSR\+\_\+\+OPAXCALOUT}~OPAMP\+\_\+\+CSR\+\_\+\+OPAXCALOUT
\item 
\#define \textbf{ \+\_\+\+\_\+\+OPAMP\+\_\+\+OFFSET\+\_\+\+TRIM\+\_\+\+BITSPOSITION}~OPAMP\+\_\+\+OFFSET\+\_\+\+TRIM\+\_\+\+BITSPOSITION
\item 
\#define \textbf{ \+\_\+\+\_\+\+OPAMP\+\_\+\+OFFSET\+\_\+\+TRIM\+\_\+\+SET}~OPAMP\+\_\+\+OFFSET\+\_\+\+TRIM\+\_\+\+SET
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PVD\+\_\+\+EVENT\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+EVENT}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PVD\+\_\+\+EVENT\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+EVENT}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+FALLINGTRIGGER\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+FALLING\+\_\+\+EDGE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+FALLINGTRIGGER\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+FALLING\+\_\+\+EDGE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+RISINGTRIGGER\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+RISING\+\_\+\+EDGE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+RISINGTRIGGER\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+RISING\+\_\+\+EDGE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PVM\+\_\+\+EVENT\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM\+\_\+\+EVENT\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PVM\+\_\+\+EVENT\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM\+\_\+\+EVENT\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PVM\+\_\+\+EXTI\+\_\+\+FALLINGTRIGGER\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM\+\_\+\+EXTI\+\_\+\+FALLINGTRIGGER\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PVM\+\_\+\+EXTI\+\_\+\+FALLINGTRIGGER\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM\+\_\+\+EXTI\+\_\+\+FALLINGTRIGGER\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PVM\+\_\+\+EXTI\+\_\+\+RISINGTRIGGER\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM\+\_\+\+EXTI\+\_\+\+RISINGTRIGGER\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PVM\+\_\+\+EXTI\+\_\+\+RISINGTRIGGER\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM\+\_\+\+EXTI\+\_\+\+RISINGTRIGGER\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+INTERNALWAKEUP\+\_\+\+DISABLE}~HAL\+\_\+\+PWREx\+\_\+\+Disable\+Internal\+Wake\+Up\+Line
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+INTERNALWAKEUP\+\_\+\+ENABLE}~HAL\+\_\+\+PWREx\+\_\+\+Enable\+Internal\+Wake\+Up\+Line
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PULL\+\_\+\+UP\+\_\+\+DOWN\+\_\+\+CONFIG\+\_\+\+DISABLE}~HAL\+\_\+\+PWREx\+\_\+\+Disable\+Pull\+Up\+Pull\+Down\+Config
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PULL\+\_\+\+UP\+\_\+\+DOWN\+\_\+\+CONFIG\+\_\+\+ENABLE}~HAL\+\_\+\+PWREx\+\_\+\+Enable\+Pull\+Up\+Pull\+Down\+Config
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+EGDE\+\_\+\+TRIGGER}()~do \{ \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+RISING\+\_\+\+EDGE}();\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+FALLING\+\_\+\+EDGE}(); \} while(0)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+EVENT\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+EVENT}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+EVENT\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+EVENT}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+FALLINGTRIGGER\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+FALLING\+\_\+\+EDGE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+FALLINGTRIGGER\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+FALLING\+\_\+\+EDGE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+RISINGTRIGGER\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+RISING\+\_\+\+EDGE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+RISINGTRIGGER\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+RISING\+\_\+\+EDGE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+SET\+\_\+\+FALLING\+\_\+\+EGDE\+\_\+\+TRIGGER}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+FALLING\+\_\+\+EDGE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+SET\+\_\+\+RISING\+\_\+\+EDGE\+\_\+\+TRIGGER}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+RISING\+\_\+\+EDGE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM\+\_\+\+DISABLE}()~do \{ HAL\+\_\+\+PWREx\+\_\+\+Disable\+PVM1();HAL\+\_\+\+PWREx\+\_\+\+Disable\+PVM2();HAL\+\_\+\+PWREx\+\_\+\+Disable\+PVM3();HAL\+\_\+\+PWREx\+\_\+\+Disable\+PVM4(); \} while(0)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVM\+\_\+\+ENABLE}()~do \{ HAL\+\_\+\+PWREx\+\_\+\+Enable\+PVM1();HAL\+\_\+\+PWREx\+\_\+\+Enable\+PVM2();HAL\+\_\+\+PWREx\+\_\+\+Enable\+PVM3();HAL\+\_\+\+PWREx\+\_\+\+Enable\+PVM4(); \} while(0)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+SRAM2\+CONTENT\+\_\+\+PRESERVE\+\_\+\+DISABLE}~HAL\+\_\+\+PWREx\+\_\+\+Disable\+SRAM2\+Content\+Retention
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+SRAM2\+CONTENT\+\_\+\+PRESERVE\+\_\+\+ENABLE}~HAL\+\_\+\+PWREx\+\_\+\+Enable\+SRAM2\+Content\+Retention
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+VDDIO2\+\_\+\+DISABLE}~HAL\+\_\+\+PWREx\+\_\+\+Disable\+Vdd\+IO2
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+VDDIO2\+\_\+\+ENABLE}~HAL\+\_\+\+PWREx\+\_\+\+Enable\+Vdd\+IO2
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+VDDIO2\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+EGDE\+\_\+\+TRIGGER}~\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+VDDIO2\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+FALLING\+\_\+\+EDGE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+VDDIO2\+\_\+\+EXTI\+\_\+\+SET\+\_\+\+FALLING\+\_\+\+EGDE\+\_\+\+TRIGGER}~\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+VDDIO2\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+FALLING\+\_\+\+EDGE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+VDDUSB\+\_\+\+DISABLE}~HAL\+\_\+\+PWREx\+\_\+\+Disable\+Vdd\+USB
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+VDDUSB\+\_\+\+ENABLE}~HAL\+\_\+\+PWREx\+\_\+\+Enable\+Vdd\+USB
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+FLAG}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+FLAG}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+GENERATE\+\_\+\+SWIT}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+GENERATE\+\_\+\+SWIT}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+FLAG}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+FLAG}
\item 
\#define \textbf{ RCC\+\_\+\+Stop\+Wake\+Up\+Clock\+\_\+\+MSI}~RCC\+\_\+\+STOP\+\_\+\+WAKEUPCLOCK\+\_\+\+MSI
\item 
\#define \textbf{ RCC\+\_\+\+Stop\+Wake\+Up\+Clock\+\_\+\+HSI}~RCC\+\_\+\+STOP\+\_\+\+WAKEUPCLOCK\+\_\+\+HSI
\item 
\#define \textbf{ HAL\+\_\+\+RCC\+\_\+\+CCSCallback}~\textbf{ HAL\+\_\+\+RCC\+\_\+\+CSSCallback}
\item 
\#define \textbf{ HAL\+\_\+\+RC48\+\_\+\+Enable\+Buffer\+\_\+\+Cmd}(cmd)~(((cmd)==\textbf{ ENABLE}) ? HAL\+\_\+\+RCCEx\+\_\+\+Enable\+HSI48\+\_\+\+VREFINT() \+: HAL\+\_\+\+RCCEx\+\_\+\+Disable\+HSI48\+\_\+\+VREFINT())
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC1\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC1\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC2\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC2\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC3\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC3\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+AES\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AES\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+AES\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AES\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+AES\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AES\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+AES\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AES\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+AES\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AES\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+AES\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AES\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRYP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRYP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRYP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRYP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRYP\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRYP\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRYP\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRYP\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRYP\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRYP\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRYP\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRYP\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+AFIO\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AFIO\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+AFIO\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AFIO\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+AFIO\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AFIO\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+AFIO\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AFIO\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+AHB\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+AHB\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+AHB1\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+AHB1\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+AHB2\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB2\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+AHB2\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB2\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+AHB3\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB3\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+AHB3\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB3\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+APB1\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+APB1\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+APB2\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+APB2\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+BKP\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKP\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+BKP\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKP\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+BKP\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKP\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+BKP\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKP\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN1\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN1\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN2\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN2\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN2\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN2\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN2\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN2\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN2\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN2\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+CEC\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CEC\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+COMP\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+COMP\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+COMP\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+COMP\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+COMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+COMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CEC\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+CEC\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRC\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRC\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC1\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC1\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+DBGMCU\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DBGMCU\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DBGMCU\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+DBGMCU\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DFSDM\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DFSDM\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA1\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA1\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMAC\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMAC\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMAC\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMAC\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMAC\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMAC\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMAC\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMAC\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMACRX\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACRX\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMACRX\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACRX\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMACTX\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACTX\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMACTX\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACTX\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FIREWALL\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FIREWALL\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FIREWALL\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FIREWALL\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLASH\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLASH\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLITF\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLITF\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FMC\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+FMC\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+FSMC\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FSMC\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FSMC\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FSMC\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOA\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOA\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOB\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOB\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOC\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOC\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOD\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOD\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOE\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOE\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOF\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOF\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOG\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOG\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOH\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOH\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C1\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C1\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C2\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C2\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C3\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C3\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+LCD\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LCD\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LCD\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LCD\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LCD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LCD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LCD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LCD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LCD\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LCD\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+LCD\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LCD\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPTIM1\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPTIM1\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPTIM2\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPTIM2\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPUART1\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPUART1\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+OPAMP\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+OPAMP\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+OTGFS\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGFS\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+OTGFS\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGFS\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+PWR\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+PWR\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+QSPI\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+QSPI\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+RNG\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+RNG\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SAI1\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SAI1\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SAI2\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SAI2\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDMMC\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDMMC\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDMMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDMMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDMMC\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDMMC\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI1\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI1\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI2\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI2\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI3\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI3\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SRAM\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SRAM\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SWPMI1\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SWPMI1\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SYSCFG\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SYSCFG\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM1\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM1\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM10\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM10\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM11\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM11\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM12\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM12\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM13\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM13\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM14\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM14\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM15\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM15\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM16\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM16\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM17\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM17\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM2\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM2\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM3\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM3\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM4\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM4\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM5\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM5\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM6\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM6\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM7\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM7\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM8\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM8\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM9\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM9\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TSC\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TSC\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART4\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART4\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART5\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART5\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART1\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART1\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART2\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART2\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART3\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART3\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART4\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART4\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART4\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART4\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART5\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART5\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART5\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART5\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART5\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART5\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART5\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART5\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART7\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART7\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART7\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART7\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART7\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART7\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART7\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART7\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART8\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART8\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART8\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART8\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART8\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART8\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART8\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART8\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+WWDG\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+WWDG\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM21\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM21\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM21\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM21\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM21\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM21\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM21\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM21\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM21\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM21\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM21\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM21\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM22\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM22\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM22\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM22\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM22\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM22\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM22\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM22\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM22\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM22\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM22\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM22\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRS\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRS\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+FORCE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+FORCE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+RELEASE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+RELEASE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMACPTP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACPTP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMACPTP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACPTP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMACPTP\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACPTP\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMACPTP\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACPTP\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HASH\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HASH\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HASH\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HASH\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+HASH\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HASH\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+HASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HASH\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HASH\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI5\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI5\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI6\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI6\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LTDC\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LTDC\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LTDC\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LTDC\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LTDC\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LTDC\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+LTDC\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LTDC\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+LTDC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LTDC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMACTX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACTX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMACTX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACTX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMACRX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACRX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMACRX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACRX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CCMDATARAMEN\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CCMDATARAMEN\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CCMDATARAMEN\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CCMDATARAMEN\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART6\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART6\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI4\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI4\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOI\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOI\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOJ\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOJ\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOK\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETH\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETH\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETH\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETH\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DCMI\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+DCMI\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART7\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART7\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART8\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART8\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+OTGHS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+OTGHS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+OTGHS\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+OTGHS\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+OTGHSULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+OTGHSULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHS\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHS\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHSULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHSULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHSULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHSULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRYP\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRYP\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SRAM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FSMC\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FSMC\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+FSMC\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FSMC\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+FSMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FSMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FSMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FSMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDIO\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDIO\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDIO\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDIO\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+D\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+D\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGFS\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGFS\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC34\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC34\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC34\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC34\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC2\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC2\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC2\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC2\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM18\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM18\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM18\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM18\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM19\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM19\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM19\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM19\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM20\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM20\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM20\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM20\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HRTIM1\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HRTIM1\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HRTIM1\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HRTIM1\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC1\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC1\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC2\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC2\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC3\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC3\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC1\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC1\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC2\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC2\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC3\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC3\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC12\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC12\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC34\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC34\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC34\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC34\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC12\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC12\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC2\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC2\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC2\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC2\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM18\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM18\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM18\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM18\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM19\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM19\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM19\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM19\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM20\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM20\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM20\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM20\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+HRTIM1\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HRTIM1\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+HRTIM1\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HRTIM1\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC1\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC1\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC2\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC2\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC3\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC3\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC1\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC1\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC2\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC2\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC3\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC3\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC34\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC34\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC34\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC34\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+CEC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+CEC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLITF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLITF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HRTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HRTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+HRTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HRTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+SRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+SRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM18\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM18\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM18\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM18\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM19\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM19\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM19\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM19\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM20\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM20\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM20\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM20\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TSC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TSC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+SCLK}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+S\+\_\+\+CONFIG
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+SCLK\+\_\+\+CONFIG}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+S\+\_\+\+CONFIG
\item 
\#define \textbf{ \+\_\+\+\_\+\+RCC\+\_\+\+PLLSRC}~RCC\+\_\+\+GET\+\_\+\+PLL\+\_\+\+OSCSOURCE
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+MSIRANGE}~IS\+\_\+\+RCC\+\_\+\+MSI\+\_\+\+CLOCK\+\_\+\+RANGE
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+RTCCLK\+\_\+\+SOURCE}~\textbf{ IS\+\_\+\+RCC\+\_\+\+RTCCLKSOURCE}
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV}~\textbf{ IS\+\_\+\+RCC\+\_\+\+HCLK}
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+HCLK\+\_\+\+DIV}~\textbf{ IS\+\_\+\+RCC\+\_\+\+PCLK}
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+PERIPHCLK}~IS\+\_\+\+RCC\+\_\+\+PERIPHCLOCK
\item 
\#define \textbf{ RCC\+\_\+\+IT\+\_\+\+HSI14}~RCC\+\_\+\+IT\+\_\+\+HSI14\+RDY
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+MCOSOURCE}~\textbf{ IS\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MCO\+\_\+\+CONFIG}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MCO1\+\_\+\+CONFIG}
\item 
\#define \textbf{ RCC\+\_\+\+MCO\+\_\+\+NODIV}~\textbf{ RCC\+\_\+\+MCODIV\+\_\+1}
\item 
\#define \textbf{ RCC\+\_\+\+MCO\+\_\+\+DIV1}~\textbf{ RCC\+\_\+\+MCODIV\+\_\+1}
\item 
\#define \textbf{ RCC\+\_\+\+MCO\+\_\+\+DIV2}~\textbf{ RCC\+\_\+\+MCODIV\+\_\+2}
\item 
\#define \textbf{ RCC\+\_\+\+MCO\+\_\+\+DIV4}~\textbf{ RCC\+\_\+\+MCODIV\+\_\+4}
\item 
\#define \textbf{ RCC\+\_\+\+MCO\+\_\+\+DIV8}~RCC\+\_\+\+MCODIV\+\_\+8
\item 
\#define \textbf{ RCC\+\_\+\+MCO\+\_\+\+DIV16}~RCC\+\_\+\+MCODIV\+\_\+16
\item 
\#define \textbf{ RCC\+\_\+\+MCO\+\_\+\+DIV32}~RCC\+\_\+\+MCODIV\+\_\+32
\item 
\#define \textbf{ RCC\+\_\+\+MCO\+\_\+\+DIV64}~RCC\+\_\+\+MCODIV\+\_\+64
\item 
\#define \textbf{ RCC\+\_\+\+MCO\+\_\+\+DIV128}~RCC\+\_\+\+MCODIV\+\_\+128
\item 
\#define \textbf{ RCC\+\_\+\+MCOSOURCE\+\_\+\+NONE}~RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+NOCLOCK
\item 
\#define \textbf{ RCC\+\_\+\+MCOSOURCE\+\_\+\+LSI}~RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+LSI
\item 
\#define \textbf{ RCC\+\_\+\+MCOSOURCE\+\_\+\+LSE}~\textbf{ RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+LSE}
\item 
\#define \textbf{ RCC\+\_\+\+MCOSOURCE\+\_\+\+SYSCLK}~RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+SYSCLK
\item 
\#define \textbf{ RCC\+\_\+\+MCOSOURCE\+\_\+\+HSI}~\textbf{ RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI}
\item 
\#define \textbf{ RCC\+\_\+\+MCOSOURCE\+\_\+\+HSI14}~RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI14
\item 
\#define \textbf{ RCC\+\_\+\+MCOSOURCE\+\_\+\+HSI48}~RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI48
\item 
\#define \textbf{ RCC\+\_\+\+MCOSOURCE\+\_\+\+HSE}~\textbf{ RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSE}
\item 
\#define \textbf{ RCC\+\_\+\+MCOSOURCE\+\_\+\+PLLCLK\+\_\+\+DIV1}~\textbf{ RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLCLK}
\item 
\#define \textbf{ RCC\+\_\+\+MCOSOURCE\+\_\+\+PLLCLK\+\_\+\+NODIV}~\textbf{ RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLCLK}
\item 
\#define \textbf{ RCC\+\_\+\+MCOSOURCE\+\_\+\+PLLCLK\+\_\+\+DIV2}~RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLCLK\+\_\+\+DIV2
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+NONE}~RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+NO\+\_\+\+CLK
\item 
\#define \textbf{ RCC\+\_\+\+USBCLK\+\_\+\+PLLSAI1}~RCC\+\_\+\+USBCLKSOURCE\+\_\+\+PLLSAI1
\item 
\#define \textbf{ RCC\+\_\+\+USBCLK\+\_\+\+PLL}~RCC\+\_\+\+USBCLKSOURCE\+\_\+\+PLL
\item 
\#define \textbf{ RCC\+\_\+\+USBCLK\+\_\+\+MSI}~RCC\+\_\+\+USBCLKSOURCE\+\_\+\+MSI
\item 
\#define \textbf{ RCC\+\_\+\+USBCLKSOURCE\+\_\+\+PLLCLK}~RCC\+\_\+\+USBCLKSOURCE\+\_\+\+PLL
\item 
\#define \textbf{ RCC\+\_\+\+USBPLLCLK\+\_\+\+DIV1}~RCC\+\_\+\+USBCLKSOURCE\+\_\+\+PLL
\item 
\#define \textbf{ RCC\+\_\+\+USBPLLCLK\+\_\+\+DIV1\+\_\+5}~RCC\+\_\+\+USBCLKSOURCE\+\_\+\+PLL\+\_\+\+DIV1\+\_\+5
\item 
\#define \textbf{ RCC\+\_\+\+USBPLLCLK\+\_\+\+DIV2}~RCC\+\_\+\+USBCLKSOURCE\+\_\+\+PLL\+\_\+\+DIV2
\item 
\#define \textbf{ RCC\+\_\+\+USBPLLCLK\+\_\+\+DIV3}~RCC\+\_\+\+USBCLKSOURCE\+\_\+\+PLL\+\_\+\+DIV3
\item 
\#define \textbf{ HSION\+\_\+\+Bit\+Number}~\textbf{ RCC\+\_\+\+HSION\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ HSION\+\_\+\+BITNUMBER}~\textbf{ RCC\+\_\+\+HSION\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ HSEON\+\_\+\+Bit\+Number}~RCC\+\_\+\+HSEON\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ HSEON\+\_\+\+BITNUMBER}~RCC\+\_\+\+HSEON\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ MSION\+\_\+\+BITNUMBER}~RCC\+\_\+\+MSION\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ CSSON\+\_\+\+Bit\+Number}~\textbf{ RCC\+\_\+\+CSSON\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ CSSON\+\_\+\+BITNUMBER}~\textbf{ RCC\+\_\+\+CSSON\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ PLLON\+\_\+\+Bit\+Number}~\textbf{ RCC\+\_\+\+PLLON\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ PLLON\+\_\+\+BITNUMBER}~\textbf{ RCC\+\_\+\+PLLON\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ PLLI2\+SON\+\_\+\+Bit\+Number}~RCC\+\_\+\+PLLI2\+SON\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ I2\+SSRC\+\_\+\+Bit\+Number}~RCC\+\_\+\+I2\+SSRC\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ RTCEN\+\_\+\+Bit\+Number}~\textbf{ RCC\+\_\+\+RTCEN\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ RTCEN\+\_\+\+BITNUMBER}~\textbf{ RCC\+\_\+\+RTCEN\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ BDRST\+\_\+\+Bit\+Number}~\textbf{ RCC\+\_\+\+BDRST\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ BDRST\+\_\+\+BITNUMBER}~\textbf{ RCC\+\_\+\+BDRST\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ RTCRST\+\_\+\+BITNUMBER}~RCC\+\_\+\+RTCRST\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ LSION\+\_\+\+Bit\+Number}~\textbf{ RCC\+\_\+\+LSION\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ LSION\+\_\+\+BITNUMBER}~\textbf{ RCC\+\_\+\+LSION\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ LSEON\+\_\+\+Bit\+Number}~RCC\+\_\+\+LSEON\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ LSEON\+\_\+\+BITNUMBER}~RCC\+\_\+\+LSEON\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ LSEBYP\+\_\+\+BITNUMBER}~RCC\+\_\+\+LSEBYP\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ PLLSAION\+\_\+\+Bit\+Number}~RCC\+\_\+\+PLLSAION\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ TIMPRE\+\_\+\+Bit\+Number}~RCC\+\_\+\+TIMPRE\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ RMVF\+\_\+\+Bit\+Number}~RCC\+\_\+\+RMVF\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ RMVF\+\_\+\+BITNUMBER}~RCC\+\_\+\+RMVF\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ RCC\+\_\+\+CR2\+\_\+\+HSI14\+TRIM\+\_\+\+Bit\+Number}~RCC\+\_\+\+HSI14\+TRIM\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ CR\+\_\+\+BYTE2\+\_\+\+ADDRESS}~\textbf{ RCC\+\_\+\+CR\+\_\+\+BYTE2\+\_\+\+ADDRESS}
\item 
\#define \textbf{ CIR\+\_\+\+BYTE1\+\_\+\+ADDRESS}~\textbf{ RCC\+\_\+\+CIR\+\_\+\+BYTE1\+\_\+\+ADDRESS}
\item 
\#define \textbf{ CIR\+\_\+\+BYTE2\+\_\+\+ADDRESS}~\textbf{ RCC\+\_\+\+CIR\+\_\+\+BYTE2\+\_\+\+ADDRESS}
\item 
\#define \textbf{ BDCR\+\_\+\+BYTE0\+\_\+\+ADDRESS}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+BYTE0\+\_\+\+ADDRESS}
\item 
\#define \textbf{ DBP\+\_\+\+TIMEOUT\+\_\+\+VALUE}~\textbf{ RCC\+\_\+\+DBP\+\_\+\+TIMEOUT\+\_\+\+VALUE}
\item 
\#define \textbf{ LSE\+\_\+\+TIMEOUT\+\_\+\+VALUE}~\textbf{ RCC\+\_\+\+LSE\+\_\+\+TIMEOUT\+\_\+\+VALUE}
\item 
\#define \textbf{ CR\+\_\+\+HSION\+\_\+\+BB}~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+BB}
\item 
\#define \textbf{ CR\+\_\+\+CSSON\+\_\+\+BB}~\textbf{ RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+BB}
\item 
\#define \textbf{ CR\+\_\+\+PLLON\+\_\+\+BB}~\textbf{ RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+BB}
\item 
\#define \textbf{ CR\+\_\+\+PLLI2\+SON\+\_\+\+BB}~RCC\+\_\+\+CR\+\_\+\+PLLI2\+SON\+\_\+\+BB
\item 
\#define \textbf{ CR\+\_\+\+MSION\+\_\+\+BB}~RCC\+\_\+\+CR\+\_\+\+MSION\+\_\+\+BB
\item 
\#define \textbf{ CSR\+\_\+\+LSION\+\_\+\+BB}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+BB}
\item 
\#define \textbf{ CSR\+\_\+\+LSEON\+\_\+\+BB}~RCC\+\_\+\+CSR\+\_\+\+LSEON\+\_\+\+BB
\item 
\#define \textbf{ CSR\+\_\+\+LSEBYP\+\_\+\+BB}~RCC\+\_\+\+CSR\+\_\+\+LSEBYP\+\_\+\+BB
\item 
\#define \textbf{ CSR\+\_\+\+RTCEN\+\_\+\+BB}~RCC\+\_\+\+CSR\+\_\+\+RTCEN\+\_\+\+BB
\item 
\#define \textbf{ CSR\+\_\+\+RTCRST\+\_\+\+BB}~RCC\+\_\+\+CSR\+\_\+\+RTCRST\+\_\+\+BB
\item 
\#define \textbf{ CFGR\+\_\+\+I2\+SSRC\+\_\+\+BB}~RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC\+\_\+\+BB
\item 
\#define \textbf{ BDCR\+\_\+\+RTCEN\+\_\+\+BB}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+BB}
\item 
\#define \textbf{ BDCR\+\_\+\+BDRST\+\_\+\+BB}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+BB}
\item 
\#define \textbf{ CR\+\_\+\+HSEON\+\_\+\+BB}~RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+BB
\item 
\#define \textbf{ CSR\+\_\+\+RMVF\+\_\+\+BB}~RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+BB
\item 
\#define \textbf{ CR\+\_\+\+PLLSAION\+\_\+\+BB}~RCC\+\_\+\+CR\+\_\+\+PLLSAION\+\_\+\+BB
\item 
\#define \textbf{ DCKCFGR\+\_\+\+TIMPRE\+\_\+\+BB}~RCC\+\_\+\+DCKCFGR\+\_\+\+TIMPRE\+\_\+\+BB
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+ENABLE\+\_\+\+FREQ\+\_\+\+ERROR\+\_\+\+COUNTER}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+FREQ\+\_\+\+ERROR\+\_\+\+COUNTER\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+DISABLE\+\_\+\+FREQ\+\_\+\+ERROR\+\_\+\+COUNTER}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+FREQ\+\_\+\+ERROR\+\_\+\+COUNTER\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+ENABLE\+\_\+\+AUTOMATIC\+\_\+\+CALIB}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+AUTOMATIC\+\_\+\+CALIB\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+DISABLE\+\_\+\+AUTOMATIC\+\_\+\+CALIB}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+AUTOMATIC\+\_\+\+CALIB\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CALCULATE\+\_\+\+RELOADVALUE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+RELOADVALUE\+\_\+\+CALCULATE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+IT}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+SYNCWARM}~RCC\+\_\+\+CRS\+\_\+\+SYNCWARN
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+TRIMOV}~RCC\+\_\+\+CRS\+\_\+\+TRIMOVF
\item 
\#define \textbf{ RCC\+\_\+\+PERIPHCLK\+\_\+\+CK48}~RCC\+\_\+\+PERIPHCLK\+\_\+\+CLK48
\item 
\#define \textbf{ RCC\+\_\+\+CK48\+CLKSOURCE\+\_\+\+PLLQ}~RCC\+\_\+\+CLK48\+CLKSOURCE\+\_\+\+PLLQ
\item 
\#define \textbf{ RCC\+\_\+\+CK48\+CLKSOURCE\+\_\+\+PLLSAIP}~RCC\+\_\+\+CLK48\+CLKSOURCE\+\_\+\+PLLSAIP
\item 
\#define \textbf{ RCC\+\_\+\+CK48\+CLKSOURCE\+\_\+\+PLLI2\+SQ}~RCC\+\_\+\+CLK48\+CLKSOURCE\+\_\+\+PLLI2\+SQ
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+CK48\+CLKSOURCE}~IS\+\_\+\+RCC\+\_\+\+CLK48\+CLKSOURCE
\item 
\#define \textbf{ RCC\+\_\+\+SDIOCLKSOURCE\+\_\+\+CK48}~RCC\+\_\+\+SDIOCLKSOURCE\+\_\+\+CLK48
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED
\item 
\#define \textbf{ Dfsdm\+Clock\+Selection}~Dfsdm1\+Clock\+Selection
\item 
\#define \textbf{ RCC\+\_\+\+PERIPHCLK\+\_\+\+DFSDM}~RCC\+\_\+\+PERIPHCLK\+\_\+\+DFSDM1
\item 
\#define \textbf{ RCC\+\_\+\+DFSDMCLKSOURCE\+\_\+\+PCLK}~RCC\+\_\+\+DFSDM1\+CLKSOURCE\+\_\+\+PCLK
\item 
\#define \textbf{ RCC\+\_\+\+DFSDMCLKSOURCE\+\_\+\+SYSCLK}~RCC\+\_\+\+DFSDM1\+CLKSOURCE\+\_\+\+SYSCLK
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+CONFIG}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CONFIG
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+DFSDM\+\_\+\+SOURCE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+DFSDM1\+\_\+\+SOURCE
\item 
\#define \textbf{ HAL\+\_\+\+RNG\+\_\+\+Ready\+Callback}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~HAL\+\_\+\+RNG\+\_\+\+Ready\+Data\+Callback((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+), uint32\+\_\+t random32bit)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+CLEAR\+\_\+\+FLAG}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+FLAG}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+DISABLE\+\_\+\+IT}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+ENABLE\+\_\+\+IT}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+FLAG}(\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT}(\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT}(\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+FLAG}(\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+EXTI\+\_\+\+GENERATE\+\_\+\+SWIT}(\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+ALARM}~\textbf{ IS\+\_\+\+RTC\+\_\+\+ALARM}
\item 
\#define \textbf{ IS\+\_\+\+ALARM\+\_\+\+MASK}~\textbf{ IS\+\_\+\+RTC\+\_\+\+ALARM\+\_\+\+MASK}
\item 
\#define \textbf{ IS\+\_\+\+TAMPER}~\textbf{ IS\+\_\+\+RTC\+\_\+\+TAMPER}
\item 
\#define \textbf{ IS\+\_\+\+TAMPER\+\_\+\+ERASE\+\_\+\+MODE}~IS\+\_\+\+RTC\+\_\+\+TAMPER\+\_\+\+ERASE\+\_\+\+MODE
\item 
\#define \textbf{ IS\+\_\+\+TAMPER\+\_\+\+FILTER}~\textbf{ IS\+\_\+\+RTC\+\_\+\+TAMPER\+\_\+\+FILTER}
\item 
\#define \textbf{ IS\+\_\+\+TAMPER\+\_\+\+INTERRUPT}~IS\+\_\+\+RTC\+\_\+\+TAMPER\+\_\+\+INTERRUPT
\item 
\#define \textbf{ IS\+\_\+\+TAMPER\+\_\+\+MASKFLAG\+\_\+\+STATE}~IS\+\_\+\+RTC\+\_\+\+TAMPER\+\_\+\+MASKFLAG\+\_\+\+STATE
\item 
\#define \textbf{ IS\+\_\+\+TAMPER\+\_\+\+PRECHARGE\+\_\+\+DURATION}~\textbf{ IS\+\_\+\+RTC\+\_\+\+TAMPER\+\_\+\+PRECHARGE\+\_\+\+DURATION}
\item 
\#define \textbf{ IS\+\_\+\+TAMPER\+\_\+\+PULLUP\+\_\+\+STATE}~\textbf{ IS\+\_\+\+RTC\+\_\+\+TAMPER\+\_\+\+PULLUP\+\_\+\+STATE}
\item 
\#define \textbf{ IS\+\_\+\+TAMPER\+\_\+\+SAMPLING\+\_\+\+FREQ}~\textbf{ IS\+\_\+\+RTC\+\_\+\+TAMPER\+\_\+\+SAMPLING\+\_\+\+FREQ}
\item 
\#define \textbf{ IS\+\_\+\+TAMPER\+\_\+\+TIMESTAMPONTAMPER\+\_\+\+DETECTION}~\textbf{ IS\+\_\+\+RTC\+\_\+\+TAMPER\+\_\+\+TIMESTAMPONTAMPER\+\_\+\+DETECTION}
\item 
\#define \textbf{ IS\+\_\+\+TAMPER\+\_\+\+TRIGGER}~\textbf{ IS\+\_\+\+RTC\+\_\+\+TAMPER\+\_\+\+TRIGGER}
\item 
\#define \textbf{ IS\+\_\+\+WAKEUP\+\_\+\+CLOCK}~\textbf{ IS\+\_\+\+RTC\+\_\+\+WAKEUP\+\_\+\+CLOCK}
\item 
\#define \textbf{ IS\+\_\+\+WAKEUP\+\_\+\+COUNTER}~\textbf{ IS\+\_\+\+RTC\+\_\+\+WAKEUP\+\_\+\+COUNTER}
\item 
\#define \textbf{ \+\_\+\+\_\+\+RTC\+\_\+\+WRITEPROTECTION\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+WRITEPROTECTION\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+RTC\+\_\+\+WRITEPROTECTION\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+WRITEPROTECTION\+\_\+\+DISABLE}
\item 
\#define \textbf{ SD\+\_\+\+OCR\+\_\+\+CID\+\_\+\+CSD\+\_\+\+OVERWRIETE}~SD\+\_\+\+OCR\+\_\+\+CID\+\_\+\+CSD\+\_\+\+OVERWRITE
\item 
\#define \textbf{ SD\+\_\+\+CMD\+\_\+\+SD\+\_\+\+APP\+\_\+\+STAUS}~SD\+\_\+\+CMD\+\_\+\+SD\+\_\+\+APP\+\_\+\+STATUS
\item 
\#define \textbf{ \+\_\+\+\_\+\+SMARTCARD\+\_\+\+ENABLE\+\_\+\+IT}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SMARTCARD\+\_\+\+ENABLE\+\_\+\+IT}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SMARTCARD\+\_\+\+DISABLE\+\_\+\+IT}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SMARTCARD\+\_\+\+DISABLE\+\_\+\+IT}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SMARTCARD\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SMARTCARD\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SMARTCARD\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SMARTCARD\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SMARTCARD\+\_\+\+DMA\+\_\+\+REQUEST\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SMARTCARD\+\_\+\+DMA\+\_\+\+REQUEST\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SMARTCARD\+\_\+\+DMA\+\_\+\+REQUEST\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SMARTCARD\+\_\+\+DMA\+\_\+\+REQUEST\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SMARTCARD\+\_\+\+GETCLOCKSOURCE}~SMARTCARD\+\_\+\+GETCLOCKSOURCE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SMARTCARD\+\_\+\+GETCLOCKSOURCE}~SMARTCARD\+\_\+\+GETCLOCKSOURCE
\item 
\#define \textbf{ IS\+\_\+\+SMARTCARD\+\_\+\+ONEBIT\+\_\+\+SAMPLING}~IS\+\_\+\+SMARTCARD\+\_\+\+ONE\+\_\+\+BIT\+\_\+\+SAMPLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SMBUS\+\_\+\+RESET\+\_\+\+CR1}~SMBUS\+\_\+\+RESET\+\_\+\+CR1
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SMBUS\+\_\+\+RESET\+\_\+\+CR2}~SMBUS\+\_\+\+RESET\+\_\+\+CR2
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SMBUS\+\_\+\+GENERATE\+\_\+\+START}~SMBUS\+\_\+\+GENERATE\+\_\+\+START
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SMBUS\+\_\+\+GET\+\_\+\+ADDR\+\_\+\+MATCH}~SMBUS\+\_\+\+GET\+\_\+\+ADDR\+\_\+\+MATCH
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SMBUS\+\_\+\+GET\+\_\+\+DIR}~SMBUS\+\_\+\+GET\+\_\+\+DIR
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SMBUS\+\_\+\+GET\+\_\+\+STOP\+\_\+\+MODE}~SMBUS\+\_\+\+GET\+\_\+\+STOP\+\_\+\+MODE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SMBUS\+\_\+\+GET\+\_\+\+PEC\+\_\+\+MODE}~SMBUS\+\_\+\+GET\+\_\+\+PEC\+\_\+\+MODE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SMBUS\+\_\+\+GET\+\_\+\+ALERT\+\_\+\+ENABLED}~SMBUS\+\_\+\+GET\+\_\+\+ALERT\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+1\+LINE\+\_\+\+TX}~\textbf{ SPI\+\_\+1\+LINE\+\_\+\+TX}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+1\+LINE\+\_\+\+RX}~\textbf{ SPI\+\_\+1\+LINE\+\_\+\+RX}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+RESET\+\_\+\+CRC}~\textbf{ SPI\+\_\+\+RESET\+\_\+\+CRC}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+GETCLOCKSOURCE}~UART\+\_\+\+GETCLOCKSOURCE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+MASK\+\_\+\+COMPUTATION}~UART\+\_\+\+MASK\+\_\+\+COMPUTATION
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART\+\_\+\+GETCLOCKSOURCE}~UART\+\_\+\+GETCLOCKSOURCE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART\+\_\+\+MASK\+\_\+\+COMPUTATION}~UART\+\_\+\+MASK\+\_\+\+COMPUTATION
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+WAKEUPMETHODE}~\textbf{ IS\+\_\+\+UART\+\_\+\+WAKEUPMETHOD}
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+ONEBIT\+\_\+\+SAMPLE}~IS\+\_\+\+UART\+\_\+\+ONE\+\_\+\+BIT\+\_\+\+SAMPLE
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+ONEBIT\+\_\+\+SAMPLING}~IS\+\_\+\+UART\+\_\+\+ONE\+\_\+\+BIT\+\_\+\+SAMPLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART\+\_\+\+ENABLE\+\_\+\+IT}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USART\+\_\+\+ENABLE\+\_\+\+IT}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART\+\_\+\+DISABLE\+\_\+\+IT}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USART\+\_\+\+DISABLE\+\_\+\+IT}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USART\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USART\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USART\+\_\+\+GETCLOCKSOURCE}~USART\+\_\+\+GETCLOCKSOURCE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART\+\_\+\+GETCLOCKSOURCE}~USART\+\_\+\+GETCLOCKSOURCE
\item 
\#define \textbf{ USB\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+WAKEUP}~USB\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+LINE
\item 
\#define \textbf{ USB\+\_\+\+FS\+\_\+\+EXTI\+\_\+\+TRIGGER\+\_\+\+RISING\+\_\+\+EDGE}~USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+RISING\+\_\+\+EDGE
\item 
\#define \textbf{ USB\+\_\+\+FS\+\_\+\+EXTI\+\_\+\+TRIGGER\+\_\+\+FALLING\+\_\+\+EDGE}~USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+FALLING\+\_\+\+EDGE
\item 
\#define \textbf{ USB\+\_\+\+FS\+\_\+\+EXTI\+\_\+\+TRIGGER\+\_\+\+BOTH\+\_\+\+EDGE}~USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+RISING\+\_\+\+FALLING\+\_\+\+EDGE
\item 
\#define \textbf{ USB\+\_\+\+FS\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+WAKEUP}~USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+LINE
\item 
\#define \textbf{ USB\+\_\+\+HS\+\_\+\+EXTI\+\_\+\+TRIGGER\+\_\+\+RISING\+\_\+\+EDGE}~USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+RISING\+\_\+\+EDGE
\item 
\#define \textbf{ USB\+\_\+\+HS\+\_\+\+EXTI\+\_\+\+TRIGGER\+\_\+\+FALLING\+\_\+\+EDGE}~USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+FALLING\+\_\+\+EDGE
\item 
\#define \textbf{ USB\+\_\+\+HS\+\_\+\+EXTI\+\_\+\+TRIGGER\+\_\+\+BOTH\+\_\+\+EDGE}~USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+RISING\+\_\+\+FALLING\+\_\+\+EDGE
\item 
\#define \textbf{ USB\+\_\+\+HS\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+WAKEUP}~USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+LINE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT}~\+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT}~\+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+FLAG}~\+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+FLAG
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+FLAG}~\+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+FLAG
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+EXTI\+\_\+\+SET\+\_\+\+RISING\+\_\+\+EDGE\+\_\+\+TRIGGER}~\+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+RISING\+\_\+\+EDGE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+EXTI\+\_\+\+SET\+\_\+\+FALLING\+\_\+\+EDGE\+\_\+\+TRIGGER}~\+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+FALLING\+\_\+\+EDGE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+EXTI\+\_\+\+SET\+\_\+\+FALLINGRISING\+\_\+\+TRIGGER}~\+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+RISING\+\_\+\+FALLING\+\_\+\+EDGE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+FS\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT}~\+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+FS\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT}~\+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+FS\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+FLAG}~\+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+FLAG
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+FS\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+FLAG}~\+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+FLAG
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+FS\+\_\+\+EXTI\+\_\+\+SET\+\_\+\+RISING\+\_\+\+EGDE\+\_\+\+TRIGGER}~\+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+RISING\+\_\+\+EDGE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+FS\+\_\+\+EXTI\+\_\+\+SET\+\_\+\+FALLING\+\_\+\+EGDE\+\_\+\+TRIGGER}~\+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+FALLING\+\_\+\+EDGE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+FS\+\_\+\+EXTI\+\_\+\+SET\+\_\+\+FALLINGRISING\+\_\+\+TRIGGER}~\+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+RISING\+\_\+\+FALLING\+\_\+\+EDGE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+FS\+\_\+\+EXTI\+\_\+\+GENERATE\+\_\+\+SWIT}~\+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+GENERATE\+\_\+\+SWIT
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+HS\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT}~\+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+HS\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT}~\+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+HS\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+FLAG}~\+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+FLAG
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+HS\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+FLAG}~\+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+FLAG
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+HS\+\_\+\+EXTI\+\_\+\+SET\+\_\+\+RISING\+\_\+\+EGDE\+\_\+\+TRIGGER}~\+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+RISING\+\_\+\+EDGE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+HS\+\_\+\+EXTI\+\_\+\+SET\+\_\+\+FALLING\+\_\+\+EGDE\+\_\+\+TRIGGER}~\+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+FALLING\+\_\+\+EDGE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+HS\+\_\+\+EXTI\+\_\+\+SET\+\_\+\+FALLINGRISING\+\_\+\+TRIGGER}~\+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+RISING\+\_\+\+FALLING\+\_\+\+EDGE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+HS\+\_\+\+EXTI\+\_\+\+GENERATE\+\_\+\+SWIT}~\+\_\+\+\_\+\+HAL\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+GENERATE\+\_\+\+SWIT
\item 
\#define \textbf{ HAL\+\_\+\+PCD\+\_\+\+Active\+Remote\+Wakeup}~HAL\+\_\+\+PCD\+\_\+\+Activate\+Remote\+Wakeup
\item 
\#define \textbf{ HAL\+\_\+\+PCD\+\_\+\+De\+Active\+Remote\+Wakeup}~HAL\+\_\+\+PCD\+\_\+\+De\+Activate\+Remote\+Wakeup
\item 
\#define \textbf{ HAL\+\_\+\+PCD\+\_\+\+Set\+Tx\+Fi\+Fo}~HAL\+\_\+\+PCDEx\+\_\+\+Set\+Tx\+Fi\+Fo
\item 
\#define \textbf{ HAL\+\_\+\+PCD\+\_\+\+Set\+Rx\+Fi\+Fo}~HAL\+\_\+\+PCDEx\+\_\+\+Set\+Rx\+Fi\+Fo
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+Set\+ICPrescaler\+Value}~\textbf{ TIM\+\_\+\+SET\+\_\+\+ICPRESCALERVALUE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+Reset\+ICPrescaler\+Value}~\textbf{ TIM\+\_\+\+RESET\+\_\+\+ICPRESCALERVALUE}
\item 
\#define \textbf{ TIM\+\_\+\+GET\+\_\+\+ITSTATUS}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}
\item 
\#define \textbf{ TIM\+\_\+\+GET\+\_\+\+CLEAR\+\_\+\+IT}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+CLEAR\+\_\+\+IT}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+GET\+\_\+\+ITSTATUS}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+DIRECTION\+\_\+\+STATUS}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+IS\+\_\+\+TIM\+\_\+\+COUNTING\+\_\+\+DOWN}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+PRESCALER}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+SET\+\_\+\+PRESCALER}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+Set\+Counter}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+SET\+\_\+\+COUNTER}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+Get\+Counter}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+GET\+\_\+\+COUNTER}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+Set\+Autoreload}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+SET\+\_\+\+AUTORELOAD}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+Get\+Autoreload}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+GET\+\_\+\+AUTORELOAD}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+Set\+Clock\+Division}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+SET\+\_\+\+CLOCKDIVISION}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+Get\+Clock\+Division}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+GET\+\_\+\+CLOCKDIVISION}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+Set\+ICPrescaler}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+SET\+\_\+\+ICPRESCALER}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+Get\+ICPrescaler}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+GET\+\_\+\+ICPRESCALER}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+Set\+Compare}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+SET\+\_\+\+COMPARE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+Get\+Compare}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+GET\+\_\+\+COMPARE}
\item 
\#define \textbf{ TIM\+\_\+\+BREAKINPUTSOURCE\+\_\+\+DFSDM}~TIM\+\_\+\+BREAKINPUTSOURCE\+\_\+\+DFSDM1
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ETH\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT}~\+\_\+\+\_\+\+HAL\+\_\+\+ETH\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ETH\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT}~\+\_\+\+\_\+\+HAL\+\_\+\+ETH\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ETH\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+FLAG}~\+\_\+\+\_\+\+HAL\+\_\+\+ETH\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+FLAG
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ETH\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+FLAG}~\+\_\+\+\_\+\+HAL\+\_\+\+ETH\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+FLAG
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ETH\+\_\+\+EXTI\+\_\+\+SET\+\_\+\+RISING\+\_\+\+EGDE\+\_\+\+TRIGGER}~\+\_\+\+\_\+\+HAL\+\_\+\+ETH\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+RISING\+\_\+\+EDGE\+\_\+\+TRIGGER
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ETH\+\_\+\+EXTI\+\_\+\+SET\+\_\+\+FALLING\+\_\+\+EGDE\+\_\+\+TRIGGER}~\+\_\+\+\_\+\+HAL\+\_\+\+ETH\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+FALLING\+\_\+\+EDGE\+\_\+\+TRIGGER
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+ETH\+\_\+\+EXTI\+\_\+\+SET\+\_\+\+FALLINGRISING\+\_\+\+TRIGGER}~\+\_\+\+\_\+\+HAL\+\_\+\+ETH\+\_\+\+WAKEUP\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+FALLINGRISING\+\_\+\+TRIGGER
\item 
\#define \textbf{ ETH\+\_\+\+PROMISCIOUSMODE\+\_\+\+ENABLE}~ETH\+\_\+\+PROMISCUOUS\+\_\+\+MODE\+\_\+\+ENABLE
\item 
\#define \textbf{ ETH\+\_\+\+PROMISCIOUSMODE\+\_\+\+DISABLE}~ETH\+\_\+\+PROMISCUOUS\+\_\+\+MODE\+\_\+\+DISABLE
\item 
\#define \textbf{ IS\+\_\+\+ETH\+\_\+\+PROMISCIOUS\+\_\+\+MODE}~IS\+\_\+\+ETH\+\_\+\+PROMISCUOUS\+\_\+\+MODE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+LTDC\+\_\+\+LAYER}~LTDC\+\_\+\+LAYER
\item 
\#define \textbf{ SAI\+\_\+\+OUTPUTDRIVE\+\_\+\+DISABLED}~SAI\+\_\+\+OUTPUTDRIVE\+\_\+\+DISABLE
\item 
\#define \textbf{ SAI\+\_\+\+OUTPUTDRIVE\+\_\+\+ENABLED}~SAI\+\_\+\+OUTPUTDRIVE\+\_\+\+ENABLE
\item 
\#define \textbf{ SAI\+\_\+\+MASTERDIVIDER\+\_\+\+ENABLED}~SAI\+\_\+\+MASTERDIVIDER\+\_\+\+ENABLE
\item 
\#define \textbf{ SAI\+\_\+\+MASTERDIVIDER\+\_\+\+DISABLED}~SAI\+\_\+\+MASTERDIVIDER\+\_\+\+DISABLE
\item 
\#define \textbf{ SAI\+\_\+\+STREOMODE}~SAI\+\_\+\+STEREOMODE
\item 
\#define \textbf{ SAI\+\_\+\+FIFOStatus\+\_\+\+Empty}~SAI\+\_\+\+FIFOSTATUS\+\_\+\+EMPTY
\item 
\#define \textbf{ SAI\+\_\+\+FIFOStatus\+\_\+\+Less1\+Quarter\+Full}~SAI\+\_\+\+FIFOSTATUS\+\_\+\+LESS1\+QUARTERFULL
\item 
\#define \textbf{ SAI\+\_\+\+FIFOStatus\+\_\+1\+Quarter\+Full}~SAI\+\_\+\+FIFOSTATUS\+\_\+1\+QUARTERFULL
\item 
\#define \textbf{ SAI\+\_\+\+FIFOStatus\+\_\+\+Half\+Full}~SAI\+\_\+\+FIFOSTATUS\+\_\+\+HALFFULL
\item 
\#define \textbf{ SAI\+\_\+\+FIFOStatus\+\_\+3\+Quarters\+Full}~SAI\+\_\+\+FIFOSTATUS\+\_\+3\+QUARTERFULL
\item 
\#define \textbf{ SAI\+\_\+\+FIFOStatus\+\_\+\+Full}~SAI\+\_\+\+FIFOSTATUS\+\_\+\+FULL
\item 
\#define \textbf{ IS\+\_\+\+SAI\+\_\+\+BLOCK\+\_\+\+MONO\+\_\+\+STREO\+\_\+\+MODE}~IS\+\_\+\+SAI\+\_\+\+BLOCK\+\_\+\+MONO\+\_\+\+STEREO\+\_\+\+MODE
\item 
\#define \textbf{ SAI\+\_\+\+SYNCHRONOUS\+\_\+\+EXT}~SAI\+\_\+\+SYNCHRONOUS\+\_\+\+EXT\+\_\+\+SAI1
\item 
\#define \textbf{ SAI\+\_\+\+SYNCEXT\+\_\+\+IN\+\_\+\+ENABLE}~SAI\+\_\+\+SYNCEXT\+\_\+\+OUTBLOCKA\+\_\+\+ENABLE
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains aliases definition for the STM32\+Cube HAL constants macros and functions maintained for legacy purpose. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
06-\/May-\/2016
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT(c) 2016 STMicroelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \char`\"{}\+AS IS\char`\"{} AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 