{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "system_bram_switch_0_1",
    "cell_name": "BRAM1/bram_switch_0",
    "component_reference": "xilinx.com:user:bram_switch:1.0",
    "ip_revision": "6",
    "gen_directory": "../../../../../../adquisidor.gen/sources_1/bd/system/ip/system_bram_switch_0_1_1",
    "parameters": {
      "component_parameters": {
        "BRAM_DATA_WIDTH": [ { "value": "32", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "BRAM_ADDR_WIDTH": [ { "value": "15", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "Component_Name": [ { "value": "system_bram_switch_0_1", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "BRAM_DATA_WIDTH": [ { "value": "32", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "BRAM_ADDR_WIDTH": [ { "value": "15", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynq" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7z010" } ],
        "PACKAGE": [ { "value": "clg400" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "6" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../adquisidor.gen/sources_1/bd/system/ip/system_bram_switch_0_1_1" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2022.2" } ],
        "SYNTHESISFLOW": [ { "value": "GLOBAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "switch": [ { "direction": "in" } ],
        "bram_porta_clk": [ { "direction": "in" } ],
        "bram_porta_rst": [ { "direction": "in" } ],
        "bram_porta_addr": [ { "direction": "in", "size_left": "14", "size_right": "0" } ],
        "bram_porta_wrdata": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "bram_porta_rddata": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "bram_porta_we": [ { "direction": "in" } ],
        "bram_portb_clk": [ { "direction": "in" } ],
        "bram_portb_rst": [ { "direction": "in" } ],
        "bram_portb_addr": [ { "direction": "in", "size_left": "14", "size_right": "0" } ],
        "bram_portb_wrdata": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "bram_portb_rddata": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "bram_portb_we": [ { "direction": "in" } ],
        "bram_portc_clk": [ { "direction": "out" } ],
        "bram_portc_rst": [ { "direction": "out" } ],
        "bram_portc_addr": [ { "direction": "out", "size_left": "14", "size_right": "0" } ],
        "bram_portc_wrdata": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "bram_portc_rddata": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "bram_portc_we": [ { "direction": "out" } ]
      },
      "interfaces": {
        "bram_porta": {
          "vlnv": "xilinx.com:user:BRAM:1.0",
          "abstraction_type": "xilinx.com:user:BRAM_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "WE": [ { "physical_name": "bram_porta_we" } ],
            "ADDR": [ { "physical_name": "bram_porta_addr" } ],
            "CLK": [ { "physical_name": "bram_porta_clk" } ],
            "RST": [ { "physical_name": "bram_porta_rst" } ]
          }
        },
        "bram_portb": {
          "vlnv": "xilinx.com:user:BRAM:1.0",
          "abstraction_type": "xilinx.com:user:BRAM_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "WE": [ { "physical_name": "bram_portb_we" } ],
            "ADDR": [ { "physical_name": "bram_portb_addr" } ],
            "CLK": [ { "physical_name": "bram_portb_clk" } ],
            "RST": [ { "physical_name": "bram_portb_rst" } ]
          }
        },
        "bram_portc": {
          "vlnv": "xilinx.com:user:BRAM:1.0",
          "abstraction_type": "xilinx.com:user:BRAM_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "WE": [ { "physical_name": "bram_portc_we" } ],
            "ADDR": [ { "physical_name": "bram_portc_addr" } ],
            "CLK": [ { "physical_name": "bram_portc_clk" } ],
            "RST": [ { "physical_name": "bram_portc_rst" } ]
          }
        }
      }
    }
  }
}