name: GpTimer
description: General-purpose timers
groupName: TIM
params:
  width:
    type: int
    default: 16
    description: Counter width in bits
  channels:
    type: int
    default: 4
    description: Number of capture/compare channels
registers:
  - name: CR1
    displayName: CR1
    description: TIM2 control register 1
    addressOffset: 0
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: CEN
        description: Counter enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Counter disabled
            value: 0
          - name: B_0x1
            description: Counter enabled
            value: 1
      - name: UDIS
        description: Update disable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'UEV enabled. The Update (UEV) event is generated by one of the following events:'
            value: 0
          - name: B_0x1
            description: UEV disabled. The Update event is not generated, shadow registers keep their value (ARR, PSC, CCRx). However the counter and the prescaler are reinitialized if the UG bit is set or if a hardware reset is received from the slave mode controller.
            value: 1
      - name: URS
        description: Update request source
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'Any of the following events generate an update interrupt or DMA request if enabled. These events can be:'
            value: 0
          - name: B_0x1
            description: Only counter overflow/underflow generates an update interrupt or DMA request if enabled.
            value: 1
      - name: OPM
        description: One-pulse mode
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Counter is not stopped at update event
            value: 0
          - name: B_0x1
            description: Counter stops counting at the next update event (clearing the bit CEN)
            value: 1
      - name: DIR
        description: Direction
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Counter used as upcounter
            value: 0
          - name: B_0x1
            description: Counter used as downcounter
            value: 1
      - name: CMS
        description: Center-aligned mode selection
        bitOffset: 5
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Edge-aligned mode. The counter counts up or down depending on the direction bit (DIR).
            value: 0
          - name: B_0x1
            description: Center-aligned mode 1. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set only when the counter is counting down.
            value: 1
          - name: B_0x2
            description: Center-aligned mode 2. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set only when the counter is counting up.
            value: 2
          - name: B_0x3
            description: Center-aligned mode 3. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set both when the counter is counting up or down.
            value: 3
      - name: ARPE
        description: Auto-reload preload enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIMx_ARR register is not buffered
            value: 0
          - name: B_0x1
            description: TIMx_ARR register is buffered
            value: 1
      - name: CKD
        description: Clock division
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: t less than sub>DTS less than /sub> = t less than sub>tim_ker_ck less than /sub>
            value: 0
          - name: B_0x1
            description: t less than sub>DTS less than /sub> = 2   t less than sub>tim_ker_ck less than /sub>
            value: 1
          - name: B_0x2
            description: t less than sub>DTS less than /sub> = 4   t less than sub>tim_ker_ck less than /sub>
            value: 2
      - name: UIFREMAP
        description: UIF status bit remapping
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.
            value: 0
          - name: B_0x1
            description: Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31.
            value: 1
      - name: DITHEN
        description: Dithering Enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Dithering disabled
            value: 0
          - name: B_0x1
            description: Dithering enabled
            value: 1
  - name: CR2
    displayName: CR2
    description: TIM2 control register 2
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CCDS
        description: Capture/compare DMA selection
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CCx DMA request sent when CCx event occurs
            value: 0
          - name: B_0x1
            description: CCx DMA requests sent when update event occurs
            value: 1
      - name: MMS
        description: 'MMS[0]: Master mode selection'
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Reset - the UG bit from the TIMx_EGR register is used as trigger output (tim_trgo). If the reset is generated by the trigger input (slave mode controller configured in reset mode) then the signal on tim_trgo is delayed compared to the actual reset.
            value: 0
          - name: B_0x1
            description: Enable - the Counter enable signal, CNT_EN, is used as trigger output (tim_trgo). It is useful to start several timers at the same time or to control a window in which a slave timer is enabled. The Counter Enable signal is generated by a logic AND between CEN control bit and the trigger input when configured in gated mode.
            value: 1
          - name: B_0x2
            description: Update - The update event is selected as trigger output (tim_trgo). For instance a master timer can then be used as a prescaler for a slave timer.
            value: 2
          - name: B_0x3
            description: Compare Pulse - The trigger output send a positive pulse when the CC1IF flag is to be set (even if it was already high), as soon as a capture or a compare match occurred (tim_trgo).
            value: 3
          - name: B_0x4
            description: Compare - tim_oc1refc signal is used as trigger output (tim_trgo)
            value: 4
          - name: B_0x5
            description: Compare - tim_oc2refc signal is used as trigger output (tim_trgo)
            value: 5
          - name: B_0x6
            description: Compare - tim_oc3refc signal is used as trigger output (tim_trgo)
            value: 6
          - name: B_0x7
            description: Compare - tim_oc4refc signal is used as trigger output (tim_trgo)
            value: 7
      - name: TI1S
        description: tim_ti1 selection
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The tim_ti1_in[15:0] multiplexer output is to tim_ti1 input
            value: 0
          - name: B_0x1
            description: 'The tim_ti1_in[15:0], tim_ti2_in[15:0] and tim_ti3_in[15:0] multiplexers outputs are XORed and connected to the tim_ti1 input. See also Section 53.3.29: Interfacing with Hall sensors on page 2562.'
            value: 1
      - name: MMS_1
        description: MMS[3]
        bitOffset: 25
        bitWidth: 1
        access: read-write
      - name: ADSYNC
        description: ADC synchronization
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The timer operates independently from the ADC
            value: 0
          - name: B_0x1
            description: The timer operation is synchronized with the ADC clock to provide jitter-free sampling point. This mode can be enabled only with specific ADC / timer clock relationship. Refer to Section 54.4.25 for requirements.
            value: 1
  - name: SMCR
    displayName: SMCR
    description: TIM2 slave mode control register
    addressOffset: 8
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SMS
        description: 'SMS[0]: Slave mode selection'
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Slave mode disabled - if CEN = 1 then the prescaler is clocked directly by the internal clock.
            value: 0
          - name: B_0x1
            description: Encoder mode 1 - Counter counts up/down on tim_ti1fp1 edge depending on tim_ti2fp2 level.
            value: 1
          - name: B_0x2
            description: Encoder mode 2 - Counter counts up/down on tim_ti2fp2 edge depending on tim_ti1fp1 level.
            value: 2
          - name: B_0x3
            description: Encoder mode 3 - Counter counts up/down on both tim_ti1fp1 and tim_ti2fp2 edges depending on the level of the other input.
            value: 3
          - name: B_0x4
            description: Reset Mode - Rising edge of the selected trigger input (tim_trgi) reinitializes the counter and generates an update of the registers.
            value: 4
          - name: B_0x5
            description: Gated Mode - The counter clock is enabled when the trigger input (tim_trgi) is high. The counter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled.
            value: 5
          - name: B_0x6
            description: Trigger Mode - The counter starts at a rising edge of the trigger tim_trgi (but it is not reset). Only the start of the counter is controlled.
            value: 6
          - name: B_0x7
            description: External Clock Mode 1 - Rising edges of the selected trigger (tim_trgi) clock the counter.
            value: 7
      - name: OCCS
        description: OCREF clear selection
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: tim_ocref_clr_int is connected to the tim_ocref_clr input
            value: 0
          - name: B_0x1
            description: tim_ocref_clr_int is connected to tim_etrf
            value: 1
      - name: TS
        description: 'TS[0]: Trigger selection'
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Internal trigger 0 (tim_itr0)
            value: 0
          - name: B_0x1
            description: Internal trigger 1 (tim_itr1)
            value: 1
          - name: B_0x2
            description: Internal trigger 2 (tim_itr2)
            value: 2
          - name: B_0x3
            description: Internal trigger 3 (tim_itr3)
            value: 3
          - name: B_0x4
            description: tim_ti1 edge detector (tim_ti1f_ed)
            value: 4
          - name: B_0x5
            description: Filtered timer input 1 (tim_ti1fp1)
            value: 5
          - name: B_0x6
            description: Filtered timer input 2 (tim_ti2fp2)
            value: 6
          - name: B_0x7
            description: External trigger input (tim_etrf)
            value: 7
      - name: MSM
        description: Master/Slave mode
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No action
            value: 0
          - name: B_0x1
            description: The effect of an event on the trigger input (tim_trgi) is delayed to allow a perfect synchronization between the current timer and its slaves (through tim_trgo). It is useful if we want to synchronize several timers on a single external event.
            value: 1
      - name: ETF
        description: External trigger filter
        bitOffset: 8
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No filter, sampling is done at f less than sub>DTS less than /sub>
            value: 0
          - name: B_0x1
            description: f less than sub>SAMPLING less than /sub>=f less than sub>tim_ker_ck less than /sub>, N=2
            value: 1
          - name: B_0x2
            description: f less than sub>SAMPLING less than /sub>=f less than sub>tim_ker_ck less than /sub>, N=4
            value: 2
          - name: B_0x3
            description: f less than sub>SAMPLING less than /sub>=f less than sub>tim_ker_ck less than /sub>, N=8
            value: 3
          - name: B_0x4
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/2, N=6
            value: 4
          - name: B_0x5
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/2, N=8
            value: 5
          - name: B_0x6
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/4, N=6
            value: 6
          - name: B_0x7
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/4, N=8
            value: 7
          - name: B_0x8
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/8, N=6
            value: 8
          - name: B_0x9
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/8, N=8
            value: 9
          - name: B_0xA
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/16, N=5
            value: 10
          - name: B_0xB
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/16, N=6
            value: 11
          - name: B_0xC
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/16, N=8
            value: 12
          - name: B_0xD
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/32, N=5
            value: 13
          - name: B_0xE
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/32, N=6
            value: 14
          - name: B_0xF
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/32, N=8
            value: 15
      - name: ETPS
        description: External trigger prescaler
        bitOffset: 12
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Prescaler OFF
            value: 0
          - name: B_0x1
            description: tim_etrp frequency divided by 2
            value: 1
          - name: B_0x2
            description: tim_etrp frequency divided by 4
            value: 2
          - name: B_0x3
            description: tim_etrp frequency divided by 8
            value: 3
      - name: ECE
        description: External clock enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: External clock mode 2 disabled
            value: 0
          - name: B_0x1
            description: External clock mode 2 enabled. The counter is clocked by any active edge on the tim_etrf signal.
            value: 1
      - name: ETP
        description: External trigger polarity
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: tim_etr_in is non-inverted, active at high level or rising edge
            value: 0
          - name: B_0x1
            description: tim_etr_in is inverted, active at low level or falling edge
            value: 1
      - name: SMS_1
        description: SMS[3]
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: TS_1
        description: TS[4:3]
        bitOffset: 20
        bitWidth: 2
        access: read-write
      - name: SMSPE
        description: SMS preload enable
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SMS[3:0] bitfield is not preloaded
            value: 0
          - name: B_0x1
            description: SMS[3:0] preload is enabled
            value: 1
      - name: SMSPS
        description: SMS preload source
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The transfer is triggered by the Timer's Update event
            value: 0
          - name: B_0x1
            description: The transfer is triggered by the Index event
            value: 1
  - name: DIER
    displayName: DIER
    description: TIM2 DMA/Interrupt enable register
    addressOffset: 12
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: UIE
        description: Update interrupt enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Update interrupt disabled.
            value: 0
          - name: B_0x1
            description: Update interrupt enabled.
            value: 1
      - name: CC1IE
        description: Capture/Compare 1 interrupt enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 interrupt disabled.
            value: 0
          - name: B_0x1
            description: CC1 interrupt enabled.
            value: 1
      - name: CC2IE
        description: Capture/Compare 2 interrupt enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC2 interrupt disabled.
            value: 0
          - name: B_0x1
            description: CC2 interrupt enabled.
            value: 1
      - name: CC3IE
        description: Capture/Compare 3 interrupt enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC3 interrupt disabled.
            value: 0
          - name: B_0x1
            description: CC3 interrupt enabled.
            value: 1
      - name: CC4IE
        description: Capture/Compare 4 interrupt enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC4 interrupt disabled.
            value: 0
          - name: B_0x1
            description: CC4 interrupt enabled.
            value: 1
      - name: TIE
        description: Trigger interrupt enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Trigger interrupt disabled.
            value: 0
          - name: B_0x1
            description: Trigger interrupt enabled.
            value: 1
      - name: UDE
        description: Update DMA request enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Update DMA request disabled.
            value: 0
          - name: B_0x1
            description: Update DMA request enabled.
            value: 1
      - name: CC1DE
        description: Capture/Compare 1 DMA request enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 DMA request disabled.
            value: 0
          - name: B_0x1
            description: CC1 DMA request enabled.
            value: 1
      - name: CC2DE
        description: Capture/Compare 2 DMA request enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC2 DMA request disabled.
            value: 0
          - name: B_0x1
            description: CC2 DMA request enabled.
            value: 1
      - name: CC3DE
        description: Capture/Compare 3 DMA request enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC3 DMA request disabled.
            value: 0
          - name: B_0x1
            description: CC3 DMA request enabled.
            value: 1
      - name: CC4DE
        description: Capture/Compare 4 DMA request enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC4 DMA request disabled.
            value: 0
          - name: B_0x1
            description: CC4 DMA request enabled.
            value: 1
      - name: TDE
        description: Trigger DMA request enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Trigger DMA request disabled.
            value: 0
          - name: B_0x1
            description: Trigger DMA request enabled.
            value: 1
      - name: IDXIE
        description: Index interrupt enable
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Index interrupt disabled
            value: 0
          - name: B_0x1
            description: Index interrupt enabled
            value: 1
      - name: DIRIE
        description: Direction change interrupt enable
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Direction change interrupt disabled
            value: 0
          - name: B_0x1
            description: Direction change interrupt enabled
            value: 1
      - name: IERRIE
        description: Index error interrupt enable
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Index error interrupt disabled
            value: 0
          - name: B_0x1
            description: Index error interrupt enabled
            value: 1
      - name: TERRIE
        description: Transition error interrupt enable
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Transition error interrupt disabled
            value: 0
          - name: B_0x1
            description: Transition error interrupt enabled
            value: 1
  - name: SR
    displayName: SR
    description: TIM2 status register
    addressOffset: 16
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: UIF
        description: Update interrupt flag
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No update occurred
            value: 0
          - name: B_0x1
            description: 'Update interrupt pending. This bit is set by hardware when the registers are updated:'
            value: 1
      - name: CC1IF
        description: Capture/compare 1 interrupt flag
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No compare match / No input capture occurred
            value: 0
          - name: B_0x1
            description: A compare match or an input capture occurred
            value: 1
      - name: CC2IF
        description: Capture/Compare 2 interrupt flag
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: CC3IF
        description: Capture/Compare 3 interrupt flag
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: CC4IF
        description: Capture/Compare 4 interrupt flag
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: TIF
        description: Trigger interrupt flag
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No trigger event occurred.
            value: 0
          - name: B_0x1
            description: Trigger interrupt pending.
            value: 1
      - name: CC1OF
        description: Capture/Compare 1 overcapture flag
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No overcapture has been detected.
            value: 0
          - name: B_0x1
            description: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set
            value: 1
      - name: CC2OF
        description: Capture/compare 2 overcapture flag
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: CC3OF
        description: Capture/Compare 3 overcapture flag
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: CC4OF
        description: Capture/Compare 4 overcapture flag
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: IDXF
        description: Index interrupt flag
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No index event occurred.
            value: 0
          - name: B_0x1
            description: An index event has occurred
            value: 1
      - name: DIRF
        description: Direction change interrupt flag
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No direction change
            value: 0
          - name: B_0x1
            description: Direction change
            value: 1
      - name: IERRF
        description: Index error interrupt flag
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No index error has been detected.
            value: 0
          - name: B_0x1
            description: An index error has been detected
            value: 1
      - name: TERRF
        description: Transition error interrupt flag
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No encoder transition error has been detected.
            value: 0
          - name: B_0x1
            description: An encoder transition error has been detected
            value: 1
  - name: EGR
    displayName: EGR
    description: TIM2 event generation register
    addressOffset: 20
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: UG
        description: Update generation
        bitOffset: 0
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No action
            value: 0
          - name: B_0x1
            description: Re-initialize the counter and generates an update of the registers. Note that the prescaler counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if the center-aligned mode is selected or if DIR=0 (upcounting), else it takes the auto-reload value (TIMx_ARR) if DIR=1 (downcounting).
            value: 1
      - name: CC1G
        description: Capture/compare 1 generation
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No action
            value: 0
          - name: B_0x1
            description: 'A capture/compare event is generated on channel 1:'
            value: 1
      - name: CC2G
        description: Capture/compare 2 generation
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: CC3G
        description: Capture/compare 3 generation
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: CC4G
        description: Capture/compare 4 generation
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: TG
        description: Trigger generation
        bitOffset: 6
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No action
            value: 0
          - name: B_0x1
            description: The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if enabled.
            value: 1
  - name: CCMR1_INPUT
    displayName: CCMR1_INPUT
    description: TIM2 capture/compare mode register 1
    addressOffset: 24
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1S
        description: Capture/Compare 1 selection
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 channel is configured as output
            value: 0
          - name: B_0x1
            description: CC1 channel is configured as input, tim_ic1 is mapped on tim_ti1
            value: 1
          - name: B_0x2
            description: CC1 channel is configured as input, tim_ic1 is mapped on tim_ti2
            value: 2
          - name: B_0x3
            description: CC1 channel is configured as input, tim_ic1 is mapped on tim_trc. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)
            value: 3
      - name: IC1PSC
        description: Input capture 1 prescaler
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no prescaler, capture is done each time an edge is detected on the capture input
            value: 0
          - name: B_0x1
            description: capture is done once every 2 events
            value: 1
          - name: B_0x2
            description: capture is done once every 4 events
            value: 2
          - name: B_0x3
            description: capture is done once every 8 events
            value: 3
      - name: IC1F
        description: Input capture 1 filter
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No filter, sampling is done at f less than sub>DTS less than /sub>
            value: 0
          - name: B_0x1
            description: f less than sub>SAMPLING less than /sub>=f less than sub>tim_ker_ck less than /sub>, N=2
            value: 1
          - name: B_0x2
            description: f less than sub>SAMPLING less than /sub>=f less than sub>tim_ker_ck less than /sub>, N=4
            value: 2
          - name: B_0x3
            description: f less than sub>SAMPLING less than /sub>=f less than sub>tim_ker_ck less than /sub>, N=8
            value: 3
          - name: B_0x4
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/2, N=6
            value: 4
          - name: B_0x5
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/2, N=8
            value: 5
          - name: B_0x6
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/4, N=6
            value: 6
          - name: B_0x7
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/4, N=8
            value: 7
          - name: B_0x8
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/8, N=6
            value: 8
          - name: B_0x9
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/8, N=8
            value: 9
          - name: B_0xA
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/16, N=5
            value: 10
          - name: B_0xB
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/16, N=6
            value: 11
          - name: B_0xC
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/16, N=8
            value: 12
          - name: B_0xD
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/32, N=5
            value: 13
          - name: B_0xE
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/32, N=6
            value: 14
          - name: B_0xF
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/32, N=8
            value: 15
      - name: CC2S
        description: Capture/compare 2 selection
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC2 channel is configured as output.
            value: 0
          - name: B_0x1
            description: CC2 channel is configured as input, tim_ic2 is mapped on tim_ti2.
            value: 1
          - name: B_0x2
            description: CC2 channel is configured as input, tim_ic2 is mapped on tim_ti1.
            value: 2
          - name: B_0x3
            description: CC2 channel is configured as input, tim_ic2 is mapped on tim_trc. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)
            value: 3
      - name: IC2PSC
        description: Input capture 2 prescaler
        bitOffset: 10
        bitWidth: 2
        access: read-write
      - name: IC2F
        description: Input capture 2 filter
        bitOffset: 12
        bitWidth: 4
        access: read-write
  - name: CCMR1_OUTPUT
    displayName: CCMR1_OUTPUT
    description: TIM2 capture/compare mode register 1
    alternateRegister: TIM2_CCMR1_INPUT
    addressOffset: 24
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1S
        description: Capture/Compare 1 selection
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 channel is configured as output.
            value: 0
          - name: B_0x1
            description: CC1 channel is configured as input, tim_ic1 is mapped on tim_ti1.
            value: 1
          - name: B_0x2
            description: CC1 channel is configured as input, tim_ic1 is mapped on tim_ti2.
            value: 2
          - name: B_0x3
            description: CC1 channel is configured as input, tim_ic1 is mapped on tim_trc. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)
            value: 3
      - name: OC1FE
        description: Output compare 1 fast enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 behaves normally depending on counter and CCR1 values even when the trigger is ON. The minimum delay to activate CC1 output when an edge occurs on the trigger input is 5 clock cycles.
            value: 0
          - name: B_0x1
            description: An active edge on the trigger input acts like a compare match on CC1 output. Then, OC is set to the compare level independently from the result of the comparison. Delay to sample the trigger input and to activate CC1 output is reduced to 3 clock cycles. OCFE acts only if the channel is configured in PWM1 or PWM2 mode.
            value: 1
      - name: OC1PE
        description: Output compare 1 preload enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Preload register on TIMx_CCR1 disabled. TIMx_CCR1 can be written at anytime, the new value is taken in account immediately.
            value: 0
          - name: B_0x1
            description: Preload register on TIMx_CCR1 enabled. Read/Write operations access the preload register. TIMx_CCR1 preload value is loaded in the active register at each update event.
            value: 1
      - name: OC1M
        description: 'OC1M[2:0]: Output compare 1 mode'
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Frozen - The comparison between the output compare register TIMx_CCR1 and the counter TIMx_CNT has no effect on the outputs. This mode can be used when the timer serves as a software timebase. When the frozen mode is enabled during timer operation, the ouput keeps the state (active or inactive) it had before entering the frozen state.
            value: 0
          - name: B_0x1
            description: Set channel 1 to active level on match. tim_oc1ref signal is forced high when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).
            value: 1
          - name: B_0x2
            description: Set channel 1 to inactive level on match. tim_oc1ref signal is forced low when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).
            value: 2
          - name: B_0x3
            description: Toggle - tim_oc1ref toggles when TIMx_CNT=TIMx_CCR1.
            value: 3
          - name: B_0x4
            description: Force inactive level - tim_oc1ref is forced low.
            value: 4
          - name: B_0x5
            description: Force active level - tim_oc1ref is forced high.
            value: 5
          - name: B_0x6
            description: PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNT less than TIMx_CCR1 else inactive. In downcounting, channel 1 is inactive (tim_oc1ref=0) as long as TIMx_CNT>TIMx_CCR1 else active (tim_oc1ref=1).
            value: 6
          - name: B_0x7
            description: PWM mode 2 - In upcounting, channel 1 is inactive as long as TIMx_CNT less than TIMx_CCR1 else active. In downcounting, channel 1 is active as long as TIMx_CNT>TIMx_CCR1 else inactive.
            value: 7
      - name: OC1CE
        description: Output compare 1 clear enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: tim_oc1ref is not affected by the tim_ocref_clr_int input
            value: 0
          - name: B_0x1
            description: tim_oc1ref is cleared as soon as a High level is detected on tim_ocref_clr_int input
            value: 1
      - name: CC2S
        description: Capture/Compare 2 selection
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC2 channel is configured as output
            value: 0
          - name: B_0x1
            description: CC2 channel is configured as input, tim_ic2 is mapped on tim_ti2
            value: 1
          - name: B_0x2
            description: CC2 channel is configured as input, tim_ic2 is mapped on tim_ti1
            value: 2
          - name: B_0x3
            description: CC2 channel is configured as input, tim_ic2 is mapped on tim_trc. This mode is working only if an internal trigger input is selected through the TS bit (TIMx_SMCR register)
            value: 3
      - name: OC2FE
        description: Output compare 2 fast enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: OC2PE
        description: Output compare 2 preload enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: OC2M
        description: 'OC2M[2:0]: Output compare 2 mode'
        bitOffset: 12
        bitWidth: 3
        access: read-write
      - name: OC2CE
        description: Output compare 2 clear enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: OC1M_1
        description: OC1M[3]
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: OC2M_1
        description: OC2M[3]
        bitOffset: 24
        bitWidth: 1
        access: read-write
  - name: CCMR2_INPUT
    displayName: CCMR2_INPUT
    description: TIM2 capture/compare mode register 2
    addressOffset: 28
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC3S
        description: Capture/Compare 3 selection
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC3 channel is configured as output
            value: 0
          - name: B_0x1
            description: CC3 channel is configured as input, tim_ic3 is mapped on tim_ti3
            value: 1
          - name: B_0x2
            description: CC3 channel is configured as input, tim_ic3 is mapped on tim_ti4
            value: 2
          - name: B_0x3
            description: CC3 channel is configured as input, tim_ic3 is mapped on tim_trc. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)
            value: 3
      - name: IC3PSC
        description: Input capture 3 prescaler
        bitOffset: 2
        bitWidth: 2
        access: read-write
      - name: IC3F
        description: Input capture 3 filter
        bitOffset: 4
        bitWidth: 4
        access: read-write
      - name: CC4S
        description: Capture/Compare 4 selection
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC4 channel is configured as output
            value: 0
          - name: B_0x1
            description: CC4 channel is configured as input, tim_ic4 is mapped on tim_ti4
            value: 1
          - name: B_0x2
            description: CC4 channel is configured as input, tim_ic4 is mapped on tim_ti3
            value: 2
          - name: B_0x3
            description: CC4 channel is configured as input, tim_ic4 is mapped on tim_trc. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)
            value: 3
      - name: IC4PSC
        description: Input capture 4 prescaler
        bitOffset: 10
        bitWidth: 2
        access: read-write
      - name: IC4F
        description: Input capture 4 filter
        bitOffset: 12
        bitWidth: 4
        access: read-write
  - name: CCMR2_OUTPUT
    displayName: CCMR2_OUTPUT
    description: TIM2 capture/compare mode register 2
    alternateRegister: TIM2_CCMR2_INPUT
    addressOffset: 28
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC3S
        description: Capture/Compare 3 selection
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC3 channel is configured as output
            value: 0
          - name: B_0x1
            description: CC3 channel is configured as input, tim_ic3 is mapped on tim_ti3
            value: 1
          - name: B_0x2
            description: CC3 channel is configured as input, tim_ic3 is mapped on tim_ti4
            value: 2
          - name: B_0x3
            description: CC3 channel is configured as input, tim_ic3 is mapped on tim_trc. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)
            value: 3
      - name: OC3FE
        description: Output compare 3 fast enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: OC3PE
        description: Output compare 3 preload enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: OC3M
        description: 'OC3M[2:0]: Output compare 3 mode'
        bitOffset: 4
        bitWidth: 3
        access: read-write
      - name: OC3CE
        description: Output compare 3 clear enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: CC4S
        description: Capture/Compare 4 selection
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC4 channel is configured as output
            value: 0
          - name: B_0x1
            description: CC4 channel is configured as input, tim_ic4 is mapped on tim_ti4
            value: 1
          - name: B_0x2
            description: CC4 channel is configured as input, tim_ic4 is mapped on tim_ti3
            value: 2
          - name: B_0x3
            description: CC4 channel is configured as input, tim_ic4 is mapped on tim_trc. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)
            value: 3
      - name: OC4FE
        description: Output compare 4 fast enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: OC4PE
        description: Output compare 4 preload enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: OC4M
        description: 'OC4M[2:0]: Output compare 4 mode'
        bitOffset: 12
        bitWidth: 3
        access: read-write
      - name: OC4CE
        description: Output compare 4 clear enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: OC3M_1
        description: OC3M[3]
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: OC4M_1
        description: OC4M[3]
        bitOffset: 24
        bitWidth: 1
        access: read-write
  - name: CCER
    displayName: CCER
    description: TIM2 capture/compare enable register
    addressOffset: 32
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: CC1E
        description: Capture/Compare 1 output enable.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Capture mode disabled / OC1 is not active
            value: 0
          - name: B_0x1
            description: Capture mode enabled / OC1 signal is output on the corresponding output pin
            value: 1
      - name: CC1P
        description: Capture/Compare 1 output Polarity.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OC1 active high (output mode) / Edge sensitivity selection (input mode, see below)
            value: 0
          - name: B_0x1
            description: OC1 active low (output mode) / Edge sensitivity selection (input mode, see below)
            value: 1
      - name: CC1NP
        description: Capture/Compare 1 output Polarity.
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: CC2E
        description: Capture/Compare 2 output enable.
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: CC2P
        description: Capture/Compare 2 output Polarity.
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: CC2NP
        description: Capture/Compare 2 output Polarity.
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: CC3E
        description: Capture/Compare 3 output enable.
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: CC3P
        description: Capture/Compare 3 output Polarity.
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: CC3NP
        description: Capture/Compare 3 output Polarity.
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: CC4E
        description: Capture/Compare 4 output enable.
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: CC4P
        description: Capture/Compare 4 output Polarity.
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: CC4NP
        description: Capture/Compare 4 output Polarity.
        bitOffset: 15
        bitWidth: 1
        access: read-write
  - name: CNT
    displayName: CNT
    description: TIM2 counter
    addressOffset: 36
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CNT
        description: Least significant part of counter value
        bitOffset: 0
        bitWidth: 31
        access: read-write
      - name: UIFCPY_CNT
        description: Value depends on IUFREMAP in TIMx_CR1.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: PSC
    displayName: PSC
    description: TIM2 prescaler
    addressOffset: 40
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: PSC
        description: Prescaler value
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: ARR
    displayName: ARR
    description: TIM2 auto-reload register
    addressOffset: 44
    size: 32
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: ARR
        description: Auto-reload value
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: CCR1
    displayName: CCR1
    description: TIM2 capture/compare register 1
    addressOffset: 52
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CCR1
        description: Capture/compare 1 value
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: CCR2
    displayName: CCR2
    description: TIM2 capture/compare register 2
    addressOffset: 56
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CCR2
        description: Capture/compare 2 value
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: CCR3
    displayName: CCR3
    description: TIM2 capture/compare register 3
    addressOffset: 60
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CCR3
        description: Capture/compare 3 value
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: CCR4
    displayName: CCR4
    description: TIM2 capture/compare register 4
    addressOffset: 64
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CCR4
        description: Capture/compare 4 value
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: ECR
    displayName: ECR
    description: TIM2 timer encoder control register
    addressOffset: 88
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IE
        description: Index enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Index disabled
            value: 0
          - name: B_0x1
            description: Index enabled
            value: 1
      - name: IDIR
        description: Index direction
        bitOffset: 1
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Index resets the counter whatever the direction
            value: 0
          - name: B_0x1
            description: Index resets the counter when up-counting only
            value: 1
          - name: B_0x2
            description: Index resets the counter when down-counting only
            value: 2
      - name: IBLK
        description: Index blanking
        bitOffset: 3
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Index always active
            value: 0
          - name: B_0x1
            description: Index disabled hen tim_ti3 input is active, as per CC3P bitfield
            value: 1
          - name: B_0x2
            description: Index disabled when tim_ti4 input is active, as per CC4P bitfield
            value: 2
      - name: FIDX
        description: First index
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Index is always active
            value: 0
          - name: B_0x1
            description: the first Index only resets the counter
            value: 1
      - name: IPOS
        description: Index positioning
        bitOffset: 6
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Index resets the counter when AB = 00
            value: 0
          - name: B_0x1
            description: Index resets the counter when AB = 01
            value: 1
          - name: B_0x2
            description: Index resets the counter when AB = 10
            value: 2
          - name: B_0x3
            description: Index resets the counter when AB = 11
            value: 3
      - name: PW
        description: Pulse width
        bitOffset: 16
        bitWidth: 8
        access: read-write
      - name: PWPRSC
        description: Pulse width prescaler
        bitOffset: 24
        bitWidth: 3
        access: read-write
  - name: TISEL
    displayName: TISEL
    description: TIM2 timer input selection register
    addressOffset: 92
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TI1SEL
        description: Selects tim_ti1[15:0] input
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'tim_ti1_in0: TIMx_CH1'
            value: 0
          - name: B_0x1
            description: tim_ti1_in1
            value: 1
          - name: B_0xF
            description: tim_ti1_in15
            value: 15
      - name: TI2SEL
        description: Selects tim_ti2[15:0] input
        bitOffset: 8
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'tim_ti2_in0: TIMx_CH2'
            value: 0
          - name: B_0x1
            description: tim_ti2_in1
            value: 1
          - name: B_0xF
            description: tim_ti2_in15
            value: 15
      - name: TI3SEL
        description: Selects tim_ti3[15:0] input
        bitOffset: 16
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'tim_ti3_in0: TIMx_CH3'
            value: 0
          - name: B_0x1
            description: tim_ti3_in1
            value: 1
          - name: B_0xF
            description: tim_ti3_in15
            value: 15
      - name: TI4SEL
        description: Selects tim_ti4[15:0] input
        bitOffset: 24
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'tim_ti4_in0: TIMx_CH4'
            value: 0
          - name: B_0x1
            description: tim_ti4_in1
            value: 1
          - name: B_0xF
            description: tim_ti4_in15
            value: 15
  - name: AF1
    displayName: AF1
    description: TIM2 alternate function register 1
    addressOffset: 96
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ETRSEL
        description: etr_in source selection
        bitOffset: 14
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'tim_etr0: TIMx_ETR input'
            value: 0
          - name: B_0x1
            description: tim_etr1
            value: 1
          - name: B_0xF
            description: tim_etr15
            value: 15
  - name: AF2
    displayName: AF2
    description: TIM2 alternate function register 2
    addressOffset: 100
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: OCRSEL
        description: ocref_clr source selection
        bitOffset: 16
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: tim_ocref_clr0
            value: 0
          - name: B_0x1
            description: tim_ocref_clr1
            value: 1
          - name: B_0x7
            description: tim_ocref_clr7
            value: 7
  - name: DCR
    displayName: DCR
    description: TIM2 DMA control register
    addressOffset: 988
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DBA
        description: DMA base address
        bitOffset: 0
        bitWidth: 5
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIMx_CR1,
            value: 0
          - name: B_0x1
            description: TIMx_CR2,
            value: 1
          - name: B_0x2
            description: TIMx_SMCR,
            value: 2
      - name: DBL
        description: DMA burst length
        bitOffset: 8
        bitWidth: 5
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 transfer
            value: 0
          - name: B_0x1
            description: 2 transfers
            value: 1
          - name: B_0x2
            description: 3 transfers
            value: 2
          - name: B_0x1A
            description: 26 transfers
            value: 26
      - name: DBSS
        description: DMA burst source selection
        bitOffset: 16
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: Update
            value: 1
          - name: B_0x2
            description: CC1
            value: 2
          - name: B_0x3
            description: CC2
            value: 3
          - name: B_0x4
            description: CC3
            value: 4
          - name: B_0x5
            description: CC4
            value: 5
          - name: B_0x6
            description: COM
            value: 6
          - name: B_0x7
            description: Trigger
            value: 7
  - name: DMAR
    displayName: DMAR
    description: TIM2 DMA address for full transfer
    addressOffset: 992
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DMAB
        description: DMA register for burst accesses
        bitOffset: 0
        bitWidth: 32
        access: read-write
addressBlocks:
  - offset: 0
    size: 996
    usage: registers
interrupts:
  - name: INTR
    description: TIM10 Global interrupt
