{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09862,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.0997,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00138308,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00323957,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00090786,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00323957,
	"finish__design__instance__count__class:buffer": 8,
	"finish__design__instance__area__class:buffer": 9.044,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 3.99,
	"finish__design__instance__count__class:timing_repair_buffer": 22,
	"finish__design__instance__area__class:timing_repair_buffer": 17.822,
	"finish__design__instance__count__class:inverter": 17,
	"finish__design__instance__area__class:inverter": 9.044,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 0.798,
	"finish__design__instance__count__class:sequential_cell": 25,
	"finish__design__instance__area__class:sequential_cell": 113.582,
	"finish__design__instance__count__class:multi_input_combinational_cell": 81,
	"finish__design__instance__area__class:multi_input_combinational_cell": 97.09,
	"finish__design__instance__count": 157,
	"finish__design__instance__area": 251.37,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.556833,
	"finish__clock__skew__setup": 0.000777739,
	"finish__clock__skew__hold": 0.000777739,
	"finish__timing__drv__max_slew_limit": 0.750973,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.897008,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000219509,
	"finish__power__switching__total": 7.37953e-05,
	"finish__power__leakage__total": 5.43714e-06,
	"finish__power__total": 0.000298742,
	"finish__design__io": 29,
	"finish__design__die__area": 1668.31,
	"finish__design__core__area": 1457.95,
	"finish__design__instance__count": 211,
	"finish__design__instance__area": 265.734,
	"finish__design__instance__count__stdcell": 211,
	"finish__design__instance__area__stdcell": 265.734,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.182266,
	"finish__design__instance__utilization__stdcell": 0.182266,
	"finish__design__rows": 27,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 27,
	"finish__design__sites": 5481,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 5481,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}