# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../UART_LED.srcs/sources_1/new/ASCII_LUT.vhd" \
"../../../../UART_LED.srcs/sources_1/new/UART_RX.vhd" \
"../../../../UART_LED.srcs/sources_1/new/UART_Controller.vhd" \
"../../../../UART_LED.srcs/sources_1/new/UART_TX.vhd" \
"../../../../UART_LED.srcs/sources_1/new/LED_Toggle.vhd" \
"../../../../UART_LED.srcs/sources_1/new/Pulse_Edges.vhd" \
"../../../../UART_LED.ip_user_files/bd/top/ip/top_ASCII_LUT_0_0/sim/top_ASCII_LUT_0_0.vhd" \
"../../../../UART_LED.ip_user_files/bd/top/ip/top_UART_RX_0_1/sim/top_UART_RX_0_1.vhd" \
"../../../../UART_LED.ip_user_files/bd/top/ip/top_UART_CONTROLLER_0_0/sim/top_UART_CONTROLLER_0_0.vhd" \
"../../../../UART_LED.ip_user_files/bd/top/ip/top_UART_TX_0_1/sim/top_UART_TX_0_1.vhd" \
"../../../../UART_LED.ip_user_files/bd/top/ip/top_LED_Toggle_0_0/sim/top_LED_Toggle_0_0.vhd" \
"../../../../UART_LED.ip_user_files/bd/top/ip/top_Pulse_Edges_0_0/sim/top_Pulse_Edges_0_0.vhd" \
"../../../../UART_LED.ip_user_files/bd/top/sim/top.vhd" \
"../../../../UART_LED.srcs/sources_1/new/UART_RX_Model.vhd" \
"../../../../UART_LED.gen/sources_1/bd/top/hdl/top_wrapper.vhd" \
"../../../../UART_LED.srcs/sources_1/imports/new/tb_host.vhd" \

# Do not sort compile order
nosort
