Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 00:40:21 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_10_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 Delay1No11_instance/Y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum8_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 1.057ns (33.705%)  route 2.079ns (66.295%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 6.631 - 4.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.266ns (routing 1.131ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.984ns (routing 1.026ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=4905, routed)        2.266     3.203    Delay1No11_instance/clk_IBUF_BUFG
    SLICE_X130Y364       FDCE                                         r  Delay1No11_instance/Y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y364       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.282 r  Delay1No11_instance/Y_reg[8]/Q
                         net (fo=4, routed)           0.366     3.648    Delay1No10_instance/Y_reg[33]_0[8]
    SLICE_X128Y371       LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     3.796 r  Delay1No10_instance/geqOp_carry_i_12__2/O
                         net (fo=1, routed)           0.014     3.810    Sum8_1_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X128Y371       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.966 r  Sum8_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.992    Sum8_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X128Y372       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.007 r  Sum8_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.033    Sum8_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X128Y373       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.085 r  Sum8_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.208     4.293    Delay1No10_instance/CO[0]
    SLICE_X127Y374       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.158     4.451 r  Delay1No10_instance/shiftedFracY_d1[32]_i_16__2/O
                         net (fo=2, routed)           0.143     4.594    Delay1No10_instance/Sum8_1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X128Y375       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     4.744 r  Delay1No10_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.102     4.846    Delay1No10_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X128Y375       LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     4.897 r  Delay1No10_instance/shiftedFracY_d1[12]_i_3__2/O
                         net (fo=34, routed)          0.443     5.340    Delay1No11_instance/shiftVal__5[0]
    SLICE_X126Y367       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     5.465 r  Delay1No11_instance/shiftedFracY_d1[8]_i_3__2/O
                         net (fo=4, routed)           0.291     5.756    Delay1No11_instance/shiftedFracY_d1_reg[38][3]
    SLICE_X127Y368       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     5.879 r  Delay1No11_instance/shiftedFracY_d1[8]_i_1__2/O
                         net (fo=2, routed)           0.460     6.339    Sum8_1_impl_instance/FPAddSubOp_instance/level4__0[8]
    SLICE_X126Y369       FDRE                                         r  Sum8_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=4905, routed)        1.984     6.631    Sum8_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X126Y369       FDRE                                         r  Sum8_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]/C
                         clock pessimism              0.453     7.083    
                         clock uncertainty           -0.035     7.048    
    SLICE_X126Y369       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     7.073    Sum8_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          7.073    
                         arrival time                          -6.339    
  -------------------------------------------------------------------
                         slack                                  0.734    




