// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
// Date        : Wed Mar 27 11:06:33 2024
// Host        : Victor-Laptop running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_axi_fifo_mm_s_1_0_sim_netlist.v
// Design      : design_1_axi_fifo_mm_s_1_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_decoder
   (\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ,
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_0 ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    Bus_RNW_reg_reg_0,
    SR,
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_1 ,
    \s_axi_wdata[19] ,
    \s_axi_wdata[20] ,
    \s_axi_wdata[26] ,
    \s_axi_wdata[31] ,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ,
    E,
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1 ,
    bus2ip_rnw_i_reg,
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_2 ,
    D,
    sig_rd_rlen,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ,
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_2 ,
    \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]_0 ,
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_3 ,
    \sig_register_array[0]0_out ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ,
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_3 ,
    Bus_RNW_reg_reg_1,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 ,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2 ,
    \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]_0 ,
    s_axi_aclk,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ,
    IPIC_STATE,
    s_axi_aresetn,
    sig_str_rst_reg,
    IP2Bus_Error2_in,
    s_axi_wdata,
    sig_Bus2IP_RNW,
    empty,
    m_axis_tdata,
    \sig_ip2bus_data_reg[11] ,
    dout,
    Q,
    \sig_ip2bus_data_reg[12] ,
    \sig_ip2bus_data_reg[11]_0 ,
    sig_rxd_rd_en_reg,
    \sig_register_array[0][12]_i_2_0 ,
    \sig_register_array[0][12]_i_2_1 ,
    sig_rd_rlen_reg,
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_4 );
  output \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ;
  output \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_0 ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output Bus_RNW_reg_reg_0;
  output [0:0]SR;
  output \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_1 ;
  output \s_axi_wdata[19] ;
  output \s_axi_wdata[20] ;
  output \s_axi_wdata[26] ;
  output \s_axi_wdata[31] ;
  output \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ;
  output [0:0]E;
  output \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1 ;
  output bus2ip_rnw_i_reg;
  output \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_2 ;
  output [1:0]D;
  output sig_rd_rlen;
  output \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ;
  output \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_2 ;
  output \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]_0 ;
  output \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_3 ;
  output [2:0]\sig_register_array[0]0_out ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  output \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_3 ;
  output [12:0]Bus_RNW_reg_reg_1;
  output \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 ;
  input \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2 ;
  input \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]_0 ;
  input s_axi_aclk;
  input \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ;
  input IPIC_STATE;
  input s_axi_aresetn;
  input sig_str_rst_reg;
  input IP2Bus_Error2_in;
  input [12:0]s_axi_wdata;
  input sig_Bus2IP_RNW;
  input empty;
  input [1:0]m_axis_tdata;
  input \sig_ip2bus_data_reg[11] ;
  input [1:0]dout;
  input [1:0]Q;
  input \sig_ip2bus_data_reg[12] ;
  input \sig_ip2bus_data_reg[11]_0 ;
  input sig_rxd_rd_en_reg;
  input \sig_register_array[0][12]_i_2_0 ;
  input \sig_register_array[0][12]_i_2_1 ;
  input sig_rd_rlen_reg;
  input [3:0]\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_4 ;

  wire Bus_RNW_reg_i_1_n_0;
  wire Bus_RNW_reg_reg_0;
  wire [12:0]Bus_RNW_reg_reg_1;
  wire [1:0]D;
  wire [0:0]E;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2 ;
  wire \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_2 ;
  wire \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_3 ;
  wire \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_2 ;
  wire \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_3 ;
  wire [3:0]\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_4 ;
  wire IP2Bus_Error2_in;
  wire IP2Bus_Error_i_7_n_0;
  wire IPIC_STATE;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire bus2ip_rnw_i_reg;
  wire ce_expnd_i_0;
  wire ce_expnd_i_1;
  wire ce_expnd_i_10;
  wire ce_expnd_i_11;
  wire ce_expnd_i_12;
  wire ce_expnd_i_2;
  wire ce_expnd_i_3;
  wire ce_expnd_i_4;
  wire ce_expnd_i_5;
  wire ce_expnd_i_6;
  wire ce_expnd_i_7;
  wire ce_expnd_i_8;
  wire ce_expnd_i_9;
  wire [1:0]dout;
  wire empty;
  wire [1:0]m_axis_tdata;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [12:0]s_axi_wdata;
  wire \s_axi_wdata[19] ;
  wire \s_axi_wdata[20] ;
  wire \s_axi_wdata[26] ;
  wire \s_axi_wdata[31] ;
  wire sig_Bus2IP_RNW;
  wire \sig_ip2bus_data[11]_i_2_n_0 ;
  wire \sig_ip2bus_data[11]_i_3_n_0 ;
  wire \sig_ip2bus_data[11]_i_4_n_0 ;
  wire \sig_ip2bus_data[12]_i_2_n_0 ;
  wire \sig_ip2bus_data[12]_i_3_n_0 ;
  wire \sig_ip2bus_data[17]_i_5_n_0 ;
  wire \sig_ip2bus_data_reg[11] ;
  wire \sig_ip2bus_data_reg[11]_0 ;
  wire \sig_ip2bus_data_reg[12] ;
  wire sig_rd_rlen;
  wire sig_rd_rlen_i_2_n_0;
  wire sig_rd_rlen_i_3_n_0;
  wire sig_rd_rlen_reg;
  wire [2:0]\sig_register_array[0]0_out ;
  wire \sig_register_array[0][0]_i_7_n_0 ;
  wire \sig_register_array[0][12]_i_2_0 ;
  wire \sig_register_array[0][12]_i_2_1 ;
  wire \sig_register_array[0][5]_i_4_n_0 ;
  wire \sig_register_array[1][0]_i_3_n_0 ;
  wire \sig_register_array[1][0]_i_4_n_0 ;
  wire \sig_register_array[1][0]_i_5_n_0 ;
  wire sig_rx_channel_reset_i_2_n_0;
  wire sig_rx_channel_reset_i_3_n_0;
  wire sig_rxd_rd_en_reg;
  wire sig_str_rst_i_2_n_0;
  wire sig_str_rst_reg;

  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    Bus_RNW_reg_i_1
       (.I0(sig_Bus2IP_RNW),
        .I1(\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .O(Bus_RNW_reg_i_1_n_0));
  FDRE Bus_RNW_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus_RNW_reg_i_1_n_0),
        .Q(Bus_RNW_reg_reg_0),
        .R(1'b0));
  FDRE \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]_0 ),
        .D(ce_expnd_i_12),
        .Q(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .R(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2 ));
  FDRE \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]_0 ),
        .D(ce_expnd_i_2),
        .Q(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ),
        .R(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2 ));
  FDRE \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]_0 ),
        .D(ce_expnd_i_1),
        .Q(\GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg ),
        .R(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2 ));
  FDRE \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]_0 ),
        .D(ce_expnd_i_0),
        .Q(\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg ),
        .R(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2 ));
  FDRE \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]_0 ),
        .D(ce_expnd_i_11),
        .Q(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .R(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2 ));
  FDRE \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]_0 ),
        .D(ce_expnd_i_10),
        .Q(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .R(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_4 [3]),
        .I1(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_4 [2]),
        .I2(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_4 [0]),
        .I3(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_4 [1]),
        .O(ce_expnd_i_9));
  FDRE \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]_0 ),
        .D(ce_expnd_i_9),
        .Q(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .R(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2 ));
  FDRE \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]_0 ),
        .D(ce_expnd_i_8),
        .Q(\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg ),
        .R(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2 ));
  FDRE \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]_0 ),
        .D(ce_expnd_i_7),
        .Q(\GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg ),
        .R(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2 ));
  FDRE \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]_0 ),
        .D(ce_expnd_i_6),
        .Q(\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg ),
        .R(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2 ));
  FDRE \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]_0 ),
        .D(ce_expnd_i_5),
        .Q(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg ),
        .R(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2 ));
  FDRE \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]_0 ),
        .D(ce_expnd_i_4),
        .Q(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg ),
        .R(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2 ));
  FDRE \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]_0 ),
        .D(ce_expnd_i_3),
        .Q(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_0 ),
        .R(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    IP2Bus_Error_i_3
       (.I0(IP2Bus_Error_i_7_n_0),
        .I1(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_0 ),
        .I2(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I3(sig_rx_channel_reset_i_2_n_0),
        .I4(\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg ),
        .I5(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    IP2Bus_Error_i_7
       (.I0(sig_rd_rlen_reg),
        .I1(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I3(Bus_RNW_reg_reg_0),
        .I4(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg ),
        .O(IP2Bus_Error_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h08)) 
    IP2Bus_RdAck_i_2
       (.I0(sig_Bus2IP_RNW),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(IPIC_STATE),
        .O(bus2ip_rnw_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    IP2Bus_WrAck_i_1
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(IPIC_STATE),
        .I2(s_axi_aresetn),
        .O(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pselect_f \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] (\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_4 ),
        .ce_expnd_i_12(ce_expnd_i_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pselect_f__parameterized9 \MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] (\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_4 ),
        .ce_expnd_i_2(ce_expnd_i_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pselect_f__parameterized10 \MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11] (\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_4 ),
        .ce_expnd_i_1(ce_expnd_i_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pselect_f__parameterized11 \MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12] (\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_4 ),
        .ce_expnd_i_0(ce_expnd_i_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pselect_f__parameterized0 \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] (\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_4 ),
        .ce_expnd_i_11(ce_expnd_i_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pselect_f__parameterized1 \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] (\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_4 ),
        .ce_expnd_i_10(ce_expnd_i_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pselect_f__parameterized3 \MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] (\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_4 ),
        .ce_expnd_i_8(ce_expnd_i_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pselect_f__parameterized4 \MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5] (\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_4 ),
        .ce_expnd_i_7(ce_expnd_i_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pselect_f__parameterized5 \MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] (\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_4 ),
        .ce_expnd_i_6(ce_expnd_i_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pselect_f__parameterized6 \MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] (\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_4 ),
        .ce_expnd_i_5(ce_expnd_i_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pselect_f__parameterized7 \MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] (\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_4 ),
        .ce_expnd_i_4(ce_expnd_i_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pselect_f__parameterized8 \MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9] (\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_4 ),
        .ce_expnd_i_3(ce_expnd_i_3));
  FDRE \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ),
        .Q(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \sig_ip2bus_data[0]_i_3 
       (.I0(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\sig_register_array[0][0]_i_7_n_0 ),
        .O(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_3 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \sig_ip2bus_data[0]_i_4 
       (.I0(\sig_register_array[1][0]_i_3_n_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I3(Bus_RNW_reg_reg_0),
        .I4(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg ),
        .I5(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_0 ),
        .O(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \sig_ip2bus_data[11]_i_1 
       (.I0(\sig_ip2bus_data[11]_i_2_n_0 ),
        .I1(\sig_ip2bus_data[11]_i_3_n_0 ),
        .I2(m_axis_tdata[1]),
        .I3(\sig_ip2bus_data_reg[11] ),
        .I4(dout[1]),
        .I5(sig_rd_rlen),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \sig_ip2bus_data[11]_i_2 
       (.I0(\sig_ip2bus_data[11]_i_4_n_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I3(\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg ),
        .I4(sig_rx_channel_reset_i_2_n_0),
        .I5(Q[1]),
        .O(\sig_ip2bus_data[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \sig_ip2bus_data[11]_i_3 
       (.I0(\sig_register_array[0][0]_i_7_n_0 ),
        .I1(Bus_RNW_reg_reg_0),
        .I2(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I3(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ),
        .I4(\sig_ip2bus_data_reg[11]_0 ),
        .O(\sig_ip2bus_data[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \sig_ip2bus_data[11]_i_4 
       (.I0(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I4(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ),
        .O(\sig_ip2bus_data[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \sig_ip2bus_data[12]_i_1 
       (.I0(\sig_ip2bus_data[12]_i_2_n_0 ),
        .I1(\sig_ip2bus_data[12]_i_3_n_0 ),
        .I2(m_axis_tdata[0]),
        .I3(\sig_ip2bus_data_reg[11] ),
        .I4(dout[0]),
        .I5(sig_rd_rlen),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \sig_ip2bus_data[12]_i_2 
       (.I0(\sig_ip2bus_data[11]_i_4_n_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I3(\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg ),
        .I4(sig_rx_channel_reset_i_2_n_0),
        .I5(Q[0]),
        .O(\sig_ip2bus_data[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \sig_ip2bus_data[12]_i_3 
       (.I0(\sig_register_array[0][0]_i_7_n_0 ),
        .I1(Bus_RNW_reg_reg_0),
        .I2(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I3(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ),
        .I4(\sig_ip2bus_data_reg[12] ),
        .O(\sig_ip2bus_data[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \sig_ip2bus_data[17]_i_2 
       (.I0(\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg ),
        .I1(sig_rx_channel_reset_i_2_n_0),
        .I2(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I3(\sig_ip2bus_data[11]_i_4_n_0 ),
        .I4(empty),
        .I5(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg ),
        .O(\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \sig_ip2bus_data[17]_i_4 
       (.I0(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I1(sig_rx_channel_reset_i_2_n_0),
        .I2(\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg ),
        .I3(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg ),
        .I4(sig_rd_rlen_i_2_n_0),
        .I5(\sig_ip2bus_data[17]_i_5_n_0 ),
        .O(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_ip2bus_data[17]_i_5 
       (.I0(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg ),
        .O(\sig_ip2bus_data[17]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    sig_rd_rlen_i_1
       (.I0(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg ),
        .I2(sig_rd_rlen_i_2_n_0),
        .I3(sig_rd_rlen_i_3_n_0),
        .I4(empty),
        .O(sig_rd_rlen));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    sig_rd_rlen_i_2
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ),
        .I3(sig_rd_rlen_reg),
        .O(sig_rd_rlen_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_rd_rlen_i_3
       (.I0(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I1(sig_rx_channel_reset_i_2_n_0),
        .I2(\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg ),
        .I3(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg ),
        .O(sig_rd_rlen_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFDFDFFFCFFFF)) 
    \sig_register_array[0][0]_i_2 
       (.I0(s_axi_wdata[12]),
        .I1(\sig_register_array[0][0]_i_7_n_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(sig_str_rst_reg),
        .I4(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ),
        .I5(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .O(\sig_register_array[0]0_out [2]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \sig_register_array[0][0]_i_3 
       (.I0(sig_str_rst_reg),
        .I1(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I3(IP2Bus_Error2_in),
        .I4(\sig_register_array[0][0]_i_7_n_0 ),
        .I5(Bus_RNW_reg_reg_0),
        .O(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \sig_register_array[0][0]_i_4 
       (.I0(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg ),
        .I2(sig_rd_rlen_i_2_n_0),
        .I3(sig_rd_rlen_i_3_n_0),
        .I4(empty),
        .O(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_2 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \sig_register_array[0][0]_i_6 
       (.I0(s_axi_wdata[12]),
        .I1(Bus_RNW_reg_reg_0),
        .I2(\sig_register_array[0][0]_i_7_n_0 ),
        .I3(IP2Bus_Error2_in),
        .I4(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ),
        .I5(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .O(\s_axi_wdata[31] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_register_array[0][0]_i_7 
       (.I0(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(sig_rx_channel_reset_i_2_n_0),
        .I3(\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg ),
        .I4(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg ),
        .I5(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg ),
        .O(\sig_register_array[0][0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \sig_register_array[0][11]_i_2 
       (.I0(s_axi_wdata[1]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\sig_register_array[0][0]_i_7_n_0 ),
        .I4(IP2Bus_Error2_in),
        .I5(\sig_register_array[0][5]_i_4_n_0 ),
        .O(\s_axi_wdata[20] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \sig_register_array[0][12]_i_2 
       (.I0(s_axi_wdata[0]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\sig_register_array[0][0]_i_7_n_0 ),
        .I4(IP2Bus_Error2_in),
        .I5(\sig_register_array[0][5]_i_4_n_0 ),
        .O(\s_axi_wdata[19] ));
  LUT6 #(
    .INIT(64'hFFFFFDFDFFFCFFFF)) 
    \sig_register_array[0][1]_i_2 
       (.I0(s_axi_wdata[11]),
        .I1(\sig_register_array[0][0]_i_7_n_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(sig_str_rst_reg),
        .I4(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ),
        .I5(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .O(\sig_register_array[0]0_out [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    \sig_register_array[0][1]_i_4 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ),
        .I2(IPIC_STATE),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I4(\sig_register_array[0][0]_i_7_n_0 ),
        .I5(Bus_RNW_reg_reg_0),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFDFFFCFFFF)) 
    \sig_register_array[0][2]_i_2 
       (.I0(s_axi_wdata[10]),
        .I1(\sig_register_array[0][0]_i_7_n_0 ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(sig_str_rst_reg),
        .I4(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ),
        .I5(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .O(\sig_register_array[0]0_out [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \sig_register_array[0][5]_i_2 
       (.I0(s_axi_wdata[7]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\sig_register_array[0][0]_i_7_n_0 ),
        .I4(IP2Bus_Error2_in),
        .I5(\sig_register_array[0][5]_i_4_n_0 ),
        .O(\s_axi_wdata[26] ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hF0EF)) 
    \sig_register_array[0][5]_i_4 
       (.I0(\sig_register_array[0][12]_i_2_0 ),
        .I1(\sig_register_array[0][12]_i_2_1 ),
        .I2(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .O(\sig_register_array[0][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
    \sig_register_array[1][0]_i_1 
       (.I0(\sig_register_array[1][0]_i_3_n_0 ),
        .I1(\sig_register_array[1][0]_i_4_n_0 ),
        .I2(\sig_register_array[1][0]_i_5_n_0 ),
        .I3(Bus_RNW_reg_reg_0),
        .I4(IP2Bus_Error2_in),
        .I5(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1 ),
        .O(E));
  LUT3 #(
    .INIT(8'h40)) 
    \sig_register_array[1][0]_i_2 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(s_axi_wdata[12]),
        .O(Bus_RNW_reg_reg_1[12]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \sig_register_array[1][0]_i_3 
       (.I0(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg ),
        .I3(sig_rx_channel_reset_i_2_n_0),
        .O(\sig_register_array[1][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_register_array[1][0]_i_4 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ),
        .O(\sig_register_array[1][0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_register_array[1][0]_i_5 
       (.I0(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_0 ),
        .O(\sig_register_array[1][0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_register_array[1][10]_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(s_axi_wdata[2]),
        .O(Bus_RNW_reg_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_register_array[1][11]_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(s_axi_wdata[1]),
        .O(Bus_RNW_reg_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_register_array[1][12]_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(s_axi_wdata[0]),
        .O(Bus_RNW_reg_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_register_array[1][1]_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(s_axi_wdata[11]),
        .O(Bus_RNW_reg_reg_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_register_array[1][2]_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(s_axi_wdata[10]),
        .O(Bus_RNW_reg_reg_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_register_array[1][3]_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(s_axi_wdata[9]),
        .O(Bus_RNW_reg_reg_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_register_array[1][4]_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(s_axi_wdata[8]),
        .O(Bus_RNW_reg_reg_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_register_array[1][5]_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(s_axi_wdata[7]),
        .O(Bus_RNW_reg_reg_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_register_array[1][6]_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(s_axi_wdata[6]),
        .O(Bus_RNW_reg_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_register_array[1][7]_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(s_axi_wdata[5]),
        .O(Bus_RNW_reg_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_register_array[1][8]_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(s_axi_wdata[4]),
        .O(Bus_RNW_reg_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_register_array[1][9]_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(s_axi_wdata[3]),
        .O(Bus_RNW_reg_reg_1[3]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    sig_rx_channel_reset_i_1
       (.I0(sig_str_rst_reg),
        .I1(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_0 ),
        .I2(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg ),
        .I3(IP2Bus_Error2_in),
        .I4(sig_rx_channel_reset_i_2_n_0),
        .I5(sig_rx_channel_reset_i_3_n_0),
        .O(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_rx_channel_reset_i_2
       (.I0(\GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg ),
        .I3(\GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg ),
        .I4(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .I5(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .O(sig_rx_channel_reset_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    sig_rx_channel_reset_i_3
       (.I0(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg ),
        .I1(Bus_RNW_reg_reg_0),
        .I2(\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg ),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ),
        .I5(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .O(sig_rx_channel_reset_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h80)) 
    sig_rxd_rd_en_i_3
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(sig_rxd_rd_en_reg),
        .I2(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_3 ),
        .O(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    sig_str_rst_i_1
       (.I0(sig_str_rst_i_2_n_0),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ),
        .I3(sig_str_rst_reg),
        .I4(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I5(IPIC_STATE),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_str_rst_i_2
       (.I0(\sig_register_array[0][0]_i_7_n_0 ),
        .I1(Bus_RNW_reg_reg_0),
        .O(sig_str_rst_i_2_n_0));
endmodule

(* C_AXI4_BASEADDR = "-2147479552" *) (* C_AXI4_HIGHADDR = "-2147471361" *) (* C_AXIS_TDEST_WIDTH = "4" *) 
(* C_AXIS_TID_WIDTH = "4" *) (* C_AXIS_TUSER_WIDTH = "4" *) (* C_BASEADDR = "1151467520" *) 
(* C_DATA_INTERFACE_TYPE = "0" *) (* C_FAMILY = "zynq" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TSTRB = "0" *) 
(* C_HAS_AXIS_TUSER = "0" *) (* C_HIGHADDR = "1151533055" *) (* C_RX_CASCADE_HEIGHT = "0" *) 
(* C_RX_FIFO_DEPTH = "16384" *) (* C_RX_FIFO_PE_THRESHOLD = "5" *) (* C_RX_FIFO_PF_THRESHOLD = "8192" *) 
(* C_S_AXI4_DATA_WIDTH = "32" *) (* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_ID_WIDTH = "4" *) (* C_TX_CASCADE_HEIGHT = "0" *) (* C_TX_FIFO_DEPTH = "512" *) 
(* C_TX_FIFO_PE_THRESHOLD = "5" *) (* C_TX_FIFO_PF_THRESHOLD = "507" *) (* C_USE_RX_CUT_THROUGH = "0" *) 
(* C_USE_RX_DATA = "1" *) (* C_USE_TX_CTRL = "0" *) (* C_USE_TX_CUT_THROUGH = "0" *) 
(* C_USE_TX_DATA = "0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_fifo_mm_s
   (interrupt,
    s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    s_axi4_awid,
    s_axi4_awaddr,
    s_axi4_awlen,
    s_axi4_awsize,
    s_axi4_awburst,
    s_axi4_awlock,
    s_axi4_awcache,
    s_axi4_awprot,
    s_axi4_awvalid,
    s_axi4_awready,
    s_axi4_wdata,
    s_axi4_wstrb,
    s_axi4_wlast,
    s_axi4_wvalid,
    s_axi4_wready,
    s_axi4_bid,
    s_axi4_bresp,
    s_axi4_bvalid,
    s_axi4_bready,
    s_axi4_arid,
    s_axi4_araddr,
    s_axi4_arlen,
    s_axi4_arsize,
    s_axi4_arburst,
    s_axi4_arlock,
    s_axi4_arcache,
    s_axi4_arprot,
    s_axi4_arvalid,
    s_axi4_arready,
    s_axi4_rid,
    s_axi4_rdata,
    s_axi4_rresp,
    s_axi4_rlast,
    s_axi4_rvalid,
    s_axi4_rready,
    mm2s_prmry_reset_out_n,
    axi_str_txd_tvalid,
    axi_str_txd_tready,
    axi_str_txd_tlast,
    axi_str_txd_tkeep,
    axi_str_txd_tdata,
    axi_str_txd_tstrb,
    axi_str_txd_tdest,
    axi_str_txd_tid,
    axi_str_txd_tuser,
    mm2s_cntrl_reset_out_n,
    axi_str_txc_tvalid,
    axi_str_txc_tready,
    axi_str_txc_tlast,
    axi_str_txc_tkeep,
    axi_str_txc_tdata,
    axi_str_txc_tstrb,
    axi_str_txc_tdest,
    axi_str_txc_tid,
    axi_str_txc_tuser,
    s2mm_prmry_reset_out_n,
    axi_str_rxd_tvalid,
    axi_str_rxd_tready,
    axi_str_rxd_tlast,
    axi_str_rxd_tkeep,
    axi_str_rxd_tdata,
    axi_str_rxd_tstrb,
    axi_str_rxd_tdest,
    axi_str_rxd_tid,
    axi_str_rxd_tuser);
  output interrupt;
  input s_axi_aclk;
  input s_axi_aresetn;
  input [31:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [31:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  input [3:0]s_axi4_awid;
  input [31:0]s_axi4_awaddr;
  input [7:0]s_axi4_awlen;
  input [2:0]s_axi4_awsize;
  input [1:0]s_axi4_awburst;
  input s_axi4_awlock;
  input [3:0]s_axi4_awcache;
  input [2:0]s_axi4_awprot;
  input s_axi4_awvalid;
  output s_axi4_awready;
  input [31:0]s_axi4_wdata;
  input [3:0]s_axi4_wstrb;
  input s_axi4_wlast;
  input s_axi4_wvalid;
  output s_axi4_wready;
  output [3:0]s_axi4_bid;
  output [1:0]s_axi4_bresp;
  output s_axi4_bvalid;
  input s_axi4_bready;
  input [3:0]s_axi4_arid;
  input [31:0]s_axi4_araddr;
  input [7:0]s_axi4_arlen;
  input [2:0]s_axi4_arsize;
  input [1:0]s_axi4_arburst;
  input s_axi4_arlock;
  input [3:0]s_axi4_arcache;
  input [2:0]s_axi4_arprot;
  input s_axi4_arvalid;
  output s_axi4_arready;
  output [3:0]s_axi4_rid;
  output [31:0]s_axi4_rdata;
  output [1:0]s_axi4_rresp;
  output s_axi4_rlast;
  output s_axi4_rvalid;
  input s_axi4_rready;
  output mm2s_prmry_reset_out_n;
  output axi_str_txd_tvalid;
  input axi_str_txd_tready;
  output axi_str_txd_tlast;
  output [3:0]axi_str_txd_tkeep;
  output [31:0]axi_str_txd_tdata;
  output [3:0]axi_str_txd_tstrb;
  output [3:0]axi_str_txd_tdest;
  output [3:0]axi_str_txd_tid;
  output [3:0]axi_str_txd_tuser;
  output mm2s_cntrl_reset_out_n;
  output axi_str_txc_tvalid;
  input axi_str_txc_tready;
  output axi_str_txc_tlast;
  output [3:0]axi_str_txc_tkeep;
  output [31:0]axi_str_txc_tdata;
  output [3:0]axi_str_txc_tstrb;
  output [3:0]axi_str_txc_tdest;
  output [3:0]axi_str_txc_tid;
  output [3:0]axi_str_txc_tuser;
  output s2mm_prmry_reset_out_n;
  input axi_str_rxd_tvalid;
  output axi_str_rxd_tready;
  input axi_str_rxd_tlast;
  input [3:0]axi_str_rxd_tkeep;
  input [31:0]axi_str_rxd_tdata;
  input [3:0]axi_str_rxd_tstrb;
  input [3:0]axi_str_rxd_tdest;
  input [3:0]axi_str_rxd_tid;
  input [3:0]axi_str_rxd_tuser;

  wire \<const0> ;
  wire COMP_IPIC2AXI_S_n_10;
  wire COMP_IPIC2AXI_S_n_13;
  wire COMP_IPIC2AXI_S_n_15;
  wire COMP_IPIC2AXI_S_n_16;
  wire COMP_IPIC2AXI_S_n_17;
  wire COMP_IPIC2AXI_S_n_18;
  wire COMP_IPIC2AXI_S_n_19;
  wire COMP_IPIC2AXI_S_n_21;
  wire COMP_IPIC2AXI_S_n_22;
  wire COMP_IPIC2AXI_S_n_23;
  wire COMP_IPIC2AXI_S_n_24;
  wire COMP_IPIC2AXI_S_n_25;
  wire COMP_IPIC2AXI_S_n_26;
  wire COMP_IPIC2AXI_S_n_27;
  wire COMP_IPIC2AXI_S_n_28;
  wire COMP_IPIC2AXI_S_n_29;
  wire COMP_IPIC2AXI_S_n_30;
  wire COMP_IPIC2AXI_S_n_31;
  wire COMP_IPIC2AXI_S_n_32;
  wire COMP_IPIC2AXI_S_n_33;
  wire COMP_IPIC2AXI_S_n_34;
  wire COMP_IPIC2AXI_S_n_35;
  wire COMP_IPIC2AXI_S_n_36;
  wire COMP_IPIC2AXI_S_n_37;
  wire COMP_IPIC2AXI_S_n_38;
  wire COMP_IPIC2AXI_S_n_39;
  wire COMP_IPIC2AXI_S_n_40;
  wire COMP_IPIC2AXI_S_n_41;
  wire COMP_IPIC2AXI_S_n_42;
  wire COMP_IPIC2AXI_S_n_43;
  wire COMP_IPIC2AXI_S_n_44;
  wire COMP_IPIC2AXI_S_n_45;
  wire COMP_IPIC2AXI_S_n_46;
  wire COMP_IPIC2AXI_S_n_47;
  wire COMP_IPIC2AXI_S_n_48;
  wire COMP_IPIC2AXI_S_n_49;
  wire COMP_IPIC2AXI_S_n_50;
  wire COMP_IPIC2AXI_S_n_51;
  wire COMP_IPIC2AXI_S_n_52;
  wire COMP_IPIC2AXI_S_n_53;
  wire COMP_IPIC2AXI_S_n_54;
  wire COMP_IPIC2AXI_S_n_55;
  wire COMP_IPIC2AXI_S_n_56;
  wire COMP_IPIC2AXI_S_n_57;
  wire COMP_IPIF_n_10;
  wire COMP_IPIF_n_11;
  wire COMP_IPIF_n_12;
  wire COMP_IPIF_n_13;
  wire COMP_IPIF_n_14;
  wire COMP_IPIF_n_15;
  wire COMP_IPIF_n_16;
  wire COMP_IPIF_n_17;
  wire COMP_IPIF_n_18;
  wire COMP_IPIF_n_22;
  wire COMP_IPIF_n_23;
  wire COMP_IPIF_n_24;
  wire COMP_IPIF_n_25;
  wire COMP_IPIF_n_29;
  wire COMP_IPIF_n_30;
  wire COMP_IPIF_n_31;
  wire COMP_IPIF_n_45;
  wire COMP_IPIF_n_8;
  wire COMP_IPIF_n_9;
  wire IP2Bus_Error;
  wire IP2Bus_Error2_in;
  wire IPIC_STATE;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ;
  wire \I_SLAVE_ATTACHMENT/start2 ;
  wire [31:0]axi_str_rxd_tdata;
  wire axi_str_rxd_tlast;
  wire axi_str_rxd_tready;
  wire axi_str_rxd_tvalid;
  wire [20:19]dout;
  wire empty;
  wire interrupt;
  wire s2mm_prmry_reset_out_n;
  wire s_axi_aclk;
  wire [31:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:1]\^s_axi_bresp ;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:1]\^s_axi_rresp ;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire sig_Bus2IP_CS;
  wire sig_Bus2IP_Reset;
  wire [11:12]sig_ip2bus_data;
  wire sig_rd_rlen;
  wire [12:10]\sig_register_array[0]0_out ;
  wire [0:12]\sig_register_array[1]_0 ;
  wire [20:19]sig_rxd_rd_data;

  assign axi_str_txc_tdata[31] = \<const0> ;
  assign axi_str_txc_tdata[30] = \<const0> ;
  assign axi_str_txc_tdata[29] = \<const0> ;
  assign axi_str_txc_tdata[28] = \<const0> ;
  assign axi_str_txc_tdata[27] = \<const0> ;
  assign axi_str_txc_tdata[26] = \<const0> ;
  assign axi_str_txc_tdata[25] = \<const0> ;
  assign axi_str_txc_tdata[24] = \<const0> ;
  assign axi_str_txc_tdata[23] = \<const0> ;
  assign axi_str_txc_tdata[22] = \<const0> ;
  assign axi_str_txc_tdata[21] = \<const0> ;
  assign axi_str_txc_tdata[20] = \<const0> ;
  assign axi_str_txc_tdata[19] = \<const0> ;
  assign axi_str_txc_tdata[18] = \<const0> ;
  assign axi_str_txc_tdata[17] = \<const0> ;
  assign axi_str_txc_tdata[16] = \<const0> ;
  assign axi_str_txc_tdata[15] = \<const0> ;
  assign axi_str_txc_tdata[14] = \<const0> ;
  assign axi_str_txc_tdata[13] = \<const0> ;
  assign axi_str_txc_tdata[12] = \<const0> ;
  assign axi_str_txc_tdata[11] = \<const0> ;
  assign axi_str_txc_tdata[10] = \<const0> ;
  assign axi_str_txc_tdata[9] = \<const0> ;
  assign axi_str_txc_tdata[8] = \<const0> ;
  assign axi_str_txc_tdata[7] = \<const0> ;
  assign axi_str_txc_tdata[6] = \<const0> ;
  assign axi_str_txc_tdata[5] = \<const0> ;
  assign axi_str_txc_tdata[4] = \<const0> ;
  assign axi_str_txc_tdata[3] = \<const0> ;
  assign axi_str_txc_tdata[2] = \<const0> ;
  assign axi_str_txc_tdata[1] = \<const0> ;
  assign axi_str_txc_tdata[0] = \<const0> ;
  assign axi_str_txc_tdest[3] = \<const0> ;
  assign axi_str_txc_tdest[2] = \<const0> ;
  assign axi_str_txc_tdest[1] = \<const0> ;
  assign axi_str_txc_tdest[0] = \<const0> ;
  assign axi_str_txc_tid[3] = \<const0> ;
  assign axi_str_txc_tid[2] = \<const0> ;
  assign axi_str_txc_tid[1] = \<const0> ;
  assign axi_str_txc_tid[0] = \<const0> ;
  assign axi_str_txc_tkeep[3] = \<const0> ;
  assign axi_str_txc_tkeep[2] = \<const0> ;
  assign axi_str_txc_tkeep[1] = \<const0> ;
  assign axi_str_txc_tkeep[0] = \<const0> ;
  assign axi_str_txc_tlast = \<const0> ;
  assign axi_str_txc_tstrb[3] = \<const0> ;
  assign axi_str_txc_tstrb[2] = \<const0> ;
  assign axi_str_txc_tstrb[1] = \<const0> ;
  assign axi_str_txc_tstrb[0] = \<const0> ;
  assign axi_str_txc_tuser[3] = \<const0> ;
  assign axi_str_txc_tuser[2] = \<const0> ;
  assign axi_str_txc_tuser[1] = \<const0> ;
  assign axi_str_txc_tuser[0] = \<const0> ;
  assign axi_str_txc_tvalid = \<const0> ;
  assign axi_str_txd_tdata[31] = \<const0> ;
  assign axi_str_txd_tdata[30] = \<const0> ;
  assign axi_str_txd_tdata[29] = \<const0> ;
  assign axi_str_txd_tdata[28] = \<const0> ;
  assign axi_str_txd_tdata[27] = \<const0> ;
  assign axi_str_txd_tdata[26] = \<const0> ;
  assign axi_str_txd_tdata[25] = \<const0> ;
  assign axi_str_txd_tdata[24] = \<const0> ;
  assign axi_str_txd_tdata[23] = \<const0> ;
  assign axi_str_txd_tdata[22] = \<const0> ;
  assign axi_str_txd_tdata[21] = \<const0> ;
  assign axi_str_txd_tdata[20] = \<const0> ;
  assign axi_str_txd_tdata[19] = \<const0> ;
  assign axi_str_txd_tdata[18] = \<const0> ;
  assign axi_str_txd_tdata[17] = \<const0> ;
  assign axi_str_txd_tdata[16] = \<const0> ;
  assign axi_str_txd_tdata[15] = \<const0> ;
  assign axi_str_txd_tdata[14] = \<const0> ;
  assign axi_str_txd_tdata[13] = \<const0> ;
  assign axi_str_txd_tdata[12] = \<const0> ;
  assign axi_str_txd_tdata[11] = \<const0> ;
  assign axi_str_txd_tdata[10] = \<const0> ;
  assign axi_str_txd_tdata[9] = \<const0> ;
  assign axi_str_txd_tdata[8] = \<const0> ;
  assign axi_str_txd_tdata[7] = \<const0> ;
  assign axi_str_txd_tdata[6] = \<const0> ;
  assign axi_str_txd_tdata[5] = \<const0> ;
  assign axi_str_txd_tdata[4] = \<const0> ;
  assign axi_str_txd_tdata[3] = \<const0> ;
  assign axi_str_txd_tdata[2] = \<const0> ;
  assign axi_str_txd_tdata[1] = \<const0> ;
  assign axi_str_txd_tdata[0] = \<const0> ;
  assign axi_str_txd_tdest[3] = \<const0> ;
  assign axi_str_txd_tdest[2] = \<const0> ;
  assign axi_str_txd_tdest[1] = \<const0> ;
  assign axi_str_txd_tdest[0] = \<const0> ;
  assign axi_str_txd_tid[3] = \<const0> ;
  assign axi_str_txd_tid[2] = \<const0> ;
  assign axi_str_txd_tid[1] = \<const0> ;
  assign axi_str_txd_tid[0] = \<const0> ;
  assign axi_str_txd_tkeep[3] = \<const0> ;
  assign axi_str_txd_tkeep[2] = \<const0> ;
  assign axi_str_txd_tkeep[1] = \<const0> ;
  assign axi_str_txd_tkeep[0] = \<const0> ;
  assign axi_str_txd_tlast = \<const0> ;
  assign axi_str_txd_tstrb[3] = \<const0> ;
  assign axi_str_txd_tstrb[2] = \<const0> ;
  assign axi_str_txd_tstrb[1] = \<const0> ;
  assign axi_str_txd_tstrb[0] = \<const0> ;
  assign axi_str_txd_tuser[3] = \<const0> ;
  assign axi_str_txd_tuser[2] = \<const0> ;
  assign axi_str_txd_tuser[1] = \<const0> ;
  assign axi_str_txd_tuser[0] = \<const0> ;
  assign axi_str_txd_tvalid = \<const0> ;
  assign mm2s_cntrl_reset_out_n = \<const0> ;
  assign mm2s_prmry_reset_out_n = \<const0> ;
  assign s_axi4_arready = \<const0> ;
  assign s_axi4_awready = \<const0> ;
  assign s_axi4_bid[3] = \<const0> ;
  assign s_axi4_bid[2] = \<const0> ;
  assign s_axi4_bid[1] = \<const0> ;
  assign s_axi4_bid[0] = \<const0> ;
  assign s_axi4_bresp[1] = \<const0> ;
  assign s_axi4_bresp[0] = \<const0> ;
  assign s_axi4_bvalid = \<const0> ;
  assign s_axi4_rdata[31] = \<const0> ;
  assign s_axi4_rdata[30] = \<const0> ;
  assign s_axi4_rdata[29] = \<const0> ;
  assign s_axi4_rdata[28] = \<const0> ;
  assign s_axi4_rdata[27] = \<const0> ;
  assign s_axi4_rdata[26] = \<const0> ;
  assign s_axi4_rdata[25] = \<const0> ;
  assign s_axi4_rdata[24] = \<const0> ;
  assign s_axi4_rdata[23] = \<const0> ;
  assign s_axi4_rdata[22] = \<const0> ;
  assign s_axi4_rdata[21] = \<const0> ;
  assign s_axi4_rdata[20] = \<const0> ;
  assign s_axi4_rdata[19] = \<const0> ;
  assign s_axi4_rdata[18] = \<const0> ;
  assign s_axi4_rdata[17] = \<const0> ;
  assign s_axi4_rdata[16] = \<const0> ;
  assign s_axi4_rdata[15] = \<const0> ;
  assign s_axi4_rdata[14] = \<const0> ;
  assign s_axi4_rdata[13] = \<const0> ;
  assign s_axi4_rdata[12] = \<const0> ;
  assign s_axi4_rdata[11] = \<const0> ;
  assign s_axi4_rdata[10] = \<const0> ;
  assign s_axi4_rdata[9] = \<const0> ;
  assign s_axi4_rdata[8] = \<const0> ;
  assign s_axi4_rdata[7] = \<const0> ;
  assign s_axi4_rdata[6] = \<const0> ;
  assign s_axi4_rdata[5] = \<const0> ;
  assign s_axi4_rdata[4] = \<const0> ;
  assign s_axi4_rdata[3] = \<const0> ;
  assign s_axi4_rdata[2] = \<const0> ;
  assign s_axi4_rdata[1] = \<const0> ;
  assign s_axi4_rdata[0] = \<const0> ;
  assign s_axi4_rid[3] = \<const0> ;
  assign s_axi4_rid[2] = \<const0> ;
  assign s_axi4_rid[1] = \<const0> ;
  assign s_axi4_rid[0] = \<const0> ;
  assign s_axi4_rlast = \<const0> ;
  assign s_axi4_rresp[1] = \<const0> ;
  assign s_axi4_rresp[0] = \<const0> ;
  assign s_axi4_rvalid = \<const0> ;
  assign s_axi4_wready = \<const0> ;
  assign s_axi_bresp[1] = \^s_axi_bresp [1];
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \^s_axi_rresp [1];
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_wready = s_axi_awready;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ipic2axi_s COMP_IPIC2AXI_S
       (.Bus_RNW_reg(\I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ),
        .D({sig_ip2bus_data[11],sig_ip2bus_data[12]}),
        .E(COMP_IPIF_n_15),
        .\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg (\I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg (\I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ),
        .IP2Bus_Error(IP2Bus_Error),
        .IP2Bus_Error2_in(IP2Bus_Error2_in),
        .IP2Bus_Error_reg_0(COMP_IPIF_n_30),
        .IP2Bus_Error_reg_1(COMP_IPIF_n_18),
        .IP2Bus_RdAck_reg_0(s_axi_arready),
        .IP2Bus_RdAck_reg_1(COMP_IPIF_n_17),
        .IP2Bus_WrAck_reg_0(s_axi_awready),
        .IP2Bus_WrAck_reg_1(COMP_IPIC2AXI_S_n_16),
        .IP2Bus_WrAck_reg_2(COMP_IPIC2AXI_S_n_25),
        .IP2Bus_WrAck_reg_3(COMP_IPIF_n_31),
        .IPIC_STATE(IPIC_STATE),
        .Q({COMP_IPIC2AXI_S_n_22,COMP_IPIC2AXI_S_n_23}),
        .SR(COMP_IPIF_n_8),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .axi_str_rxd_tlast(axi_str_rxd_tlast),
        .axi_str_rxd_tready(axi_str_rxd_tready),
        .axi_str_rxd_tvalid(axi_str_rxd_tvalid),
        .dout(dout),
        .empty(empty),
        .\gwdc.wr_data_count_i_reg[14] (COMP_IPIC2AXI_S_n_13),
        .\gwdc.wr_data_count_i_reg[14]_0 (COMP_IPIC2AXI_S_n_15),
        .interrupt(interrupt),
        .m_axis_tdata(sig_rxd_rd_data),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata({s_axi_wdata[30:29],s_axi_wdata[26],s_axi_wdata[24:23],s_axi_wdata[20:19],s_axi_wdata[7:0]}),
        .s_axi_wdata_0_sp_1(COMP_IPIC2AXI_S_n_19),
        .s_axi_wdata_3_sp_1(COMP_IPIC2AXI_S_n_17),
        .s_axi_wdata_5_sp_1(COMP_IPIC2AXI_S_n_18),
        .sig_Bus2IP_CS(sig_Bus2IP_CS),
        .sig_Bus2IP_Reset(sig_Bus2IP_Reset),
        .\sig_ip2bus_data_reg[0]_0 ({COMP_IPIC2AXI_S_n_26,COMP_IPIC2AXI_S_n_27,COMP_IPIC2AXI_S_n_28,COMP_IPIC2AXI_S_n_29,COMP_IPIC2AXI_S_n_30,COMP_IPIC2AXI_S_n_31,COMP_IPIC2AXI_S_n_32,COMP_IPIC2AXI_S_n_33,COMP_IPIC2AXI_S_n_34,COMP_IPIC2AXI_S_n_35,COMP_IPIC2AXI_S_n_36,COMP_IPIC2AXI_S_n_37,COMP_IPIC2AXI_S_n_38,COMP_IPIC2AXI_S_n_39,COMP_IPIC2AXI_S_n_40,COMP_IPIC2AXI_S_n_41,COMP_IPIC2AXI_S_n_42,COMP_IPIC2AXI_S_n_43,COMP_IPIC2AXI_S_n_44,COMP_IPIC2AXI_S_n_45,COMP_IPIC2AXI_S_n_46,COMP_IPIC2AXI_S_n_47,COMP_IPIC2AXI_S_n_48,COMP_IPIC2AXI_S_n_49,COMP_IPIC2AXI_S_n_50,COMP_IPIC2AXI_S_n_51,COMP_IPIC2AXI_S_n_52,COMP_IPIC2AXI_S_n_53,COMP_IPIC2AXI_S_n_54,COMP_IPIC2AXI_S_n_55,COMP_IPIC2AXI_S_n_56,COMP_IPIC2AXI_S_n_57}),
        .\sig_ip2bus_data_reg[10]_0 (COMP_IPIF_n_23),
        .\sig_ip2bus_data_reg[29]_0 (COMP_IPIF_n_24),
        .\sig_ip2bus_data_reg[29]_1 (COMP_IPIF_n_22),
        .\sig_ip2bus_data_reg[8]_0 (COMP_IPIF_n_25),
        .sig_rd_rlen(sig_rd_rlen),
        .\sig_register_array[0]0_out (\sig_register_array[0]0_out ),
        .\sig_register_array_reg[0][0]_0 (COMP_IPIF_n_16),
        .\sig_register_array_reg[0][0]_1 (COMP_IPIF_n_13),
        .\sig_register_array_reg[0][11]_0 (COMP_IPIC2AXI_S_n_21),
        .\sig_register_array_reg[0][11]_1 (COMP_IPIF_n_11),
        .\sig_register_array_reg[0][12]_0 (COMP_IPIC2AXI_S_n_24),
        .\sig_register_array_reg[0][12]_1 (COMP_IPIF_n_10),
        .\sig_register_array_reg[0][1]_0 (COMP_IPIF_n_14),
        .\sig_register_array_reg[0][5]_0 (COMP_IPIF_n_12),
        .\sig_register_array_reg[1][0]_0 ({\sig_register_array[1]_0 [0],\sig_register_array[1]_0 [1],\sig_register_array[1]_0 [2],\sig_register_array[1]_0 [3],\sig_register_array[1]_0 [4],\sig_register_array[1]_0 [5],\sig_register_array[1]_0 [6],\sig_register_array[1]_0 [7],\sig_register_array[1]_0 [8],\sig_register_array[1]_0 [9],\sig_register_array[1]_0 [10],\sig_register_array[1]_0 [11],\sig_register_array[1]_0 [12]}),
        .sig_rx_channel_reset_reg_0(COMP_IPIC2AXI_S_n_10),
        .sig_rx_channel_reset_reg_1(COMP_IPIF_n_9),
        .sig_rxd_rd_en_reg_0(COMP_IPIF_n_29),
        .sig_str_rst_reg_0(COMP_IPIF_n_45),
        .start2(\I_SLAVE_ATTACHMENT/start2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite_ipif COMP_IPIF
       (.Bus_RNW_reg(\I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ),
        .Bus_RNW_reg_reg({\sig_register_array[1]_0 [0],\sig_register_array[1]_0 [1],\sig_register_array[1]_0 [2],\sig_register_array[1]_0 [3],\sig_register_array[1]_0 [4],\sig_register_array[1]_0 [5],\sig_register_array[1]_0 [6],\sig_register_array[1]_0 [7],\sig_register_array[1]_0 [8],\sig_register_array[1]_0 [9],\sig_register_array[1]_0 [10],\sig_register_array[1]_0 [11],\sig_register_array[1]_0 [12]}),
        .D({sig_ip2bus_data[11],sig_ip2bus_data[12]}),
        .E(COMP_IPIF_n_15),
        .\FSM_onehot_state_reg[2] (s_axi_awready),
        .\FSM_onehot_state_reg[3] (s_axi_arready),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] (COMP_IPIF_n_14),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 (COMP_IPIF_n_45),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 (COMP_IPIC2AXI_S_n_25),
        .\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg (\I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] (COMP_IPIF_n_16),
        .\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 (COMP_IPIF_n_23),
        .\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1 (COMP_IPIF_n_25),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] (COMP_IPIF_n_22),
        .\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] (COMP_IPIF_n_24),
        .\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg (\I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9] (COMP_IPIF_n_9),
        .\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_0 (COMP_IPIF_n_18),
        .\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_1 (COMP_IPIF_n_30),
        .IP2Bus_Error(IP2Bus_Error),
        .IP2Bus_Error2_in(IP2Bus_Error2_in),
        .IPIC_STATE(IPIC_STATE),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0] (COMP_IPIF_n_29),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (COMP_IPIC2AXI_S_n_16),
        .Q({COMP_IPIC2AXI_S_n_22,COMP_IPIC2AXI_S_n_23}),
        .SR(COMP_IPIF_n_8),
        .bus2ip_rnw_i_reg(COMP_IPIF_n_17),
        .bus2ip_rnw_i_reg_0(COMP_IPIF_n_31),
        .dout(dout),
        .empty(empty),
        .m_axis_tdata(sig_rxd_rd_data),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr[5:2]),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr[5:2]),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(\^s_axi_bresp ),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_i_reg[31] ({COMP_IPIC2AXI_S_n_26,COMP_IPIC2AXI_S_n_27,COMP_IPIC2AXI_S_n_28,COMP_IPIC2AXI_S_n_29,COMP_IPIC2AXI_S_n_30,COMP_IPIC2AXI_S_n_31,COMP_IPIC2AXI_S_n_32,COMP_IPIC2AXI_S_n_33,COMP_IPIC2AXI_S_n_34,COMP_IPIC2AXI_S_n_35,COMP_IPIC2AXI_S_n_36,COMP_IPIC2AXI_S_n_37,COMP_IPIC2AXI_S_n_38,COMP_IPIC2AXI_S_n_39,COMP_IPIC2AXI_S_n_40,COMP_IPIC2AXI_S_n_41,COMP_IPIC2AXI_S_n_42,COMP_IPIC2AXI_S_n_43,COMP_IPIC2AXI_S_n_44,COMP_IPIC2AXI_S_n_45,COMP_IPIC2AXI_S_n_46,COMP_IPIC2AXI_S_n_47,COMP_IPIC2AXI_S_n_48,COMP_IPIC2AXI_S_n_49,COMP_IPIC2AXI_S_n_50,COMP_IPIC2AXI_S_n_51,COMP_IPIC2AXI_S_n_52,COMP_IPIC2AXI_S_n_53,COMP_IPIC2AXI_S_n_54,COMP_IPIC2AXI_S_n_55,COMP_IPIC2AXI_S_n_56,COMP_IPIC2AXI_S_n_57}),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(\^s_axi_rresp ),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata[31:19]),
        .\s_axi_wdata[19] (COMP_IPIF_n_10),
        .\s_axi_wdata[20] (COMP_IPIF_n_11),
        .\s_axi_wdata[26] (COMP_IPIF_n_12),
        .\s_axi_wdata[31] (COMP_IPIF_n_13),
        .s_axi_wvalid(s_axi_wvalid),
        .sig_Bus2IP_CS(sig_Bus2IP_CS),
        .sig_Bus2IP_Reset(sig_Bus2IP_Reset),
        .\sig_ip2bus_data_reg[11] (COMP_IPIC2AXI_S_n_15),
        .\sig_ip2bus_data_reg[11]_0 (COMP_IPIC2AXI_S_n_21),
        .\sig_ip2bus_data_reg[12] (COMP_IPIC2AXI_S_n_24),
        .sig_rd_rlen(sig_rd_rlen),
        .sig_rd_rlen_reg(COMP_IPIC2AXI_S_n_10),
        .\sig_register_array[0]0_out (\sig_register_array[0]0_out ),
        .\sig_register_array[0][12]_i_2 (COMP_IPIC2AXI_S_n_18),
        .\sig_register_array[0][12]_i_2_0 (COMP_IPIC2AXI_S_n_19),
        .sig_rxd_rd_en_reg(COMP_IPIC2AXI_S_n_13),
        .sig_str_rst_reg(COMP_IPIC2AXI_S_n_17),
        .start2(\I_SLAVE_ATTACHMENT/start2 ));
  GND GND
       (.G(\<const0> ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite_ipif
   (start2,
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ,
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ,
    s_axi_rresp,
    sig_Bus2IP_CS,
    Bus_RNW_reg,
    s_axi_rvalid,
    s_axi_bvalid,
    SR,
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9] ,
    \s_axi_wdata[19] ,
    \s_axi_wdata[20] ,
    \s_axi_wdata[26] ,
    \s_axi_wdata[31] ,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ,
    E,
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] ,
    bus2ip_rnw_i_reg,
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_0 ,
    D,
    sig_rd_rlen,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ,
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ,
    \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] ,
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1 ,
    \sig_register_array[0]0_out ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] ,
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_1 ,
    bus2ip_rnw_i_reg_0,
    Bus_RNW_reg_reg,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ,
    s_axi_bresp,
    s_axi_rdata,
    sig_Bus2IP_Reset,
    s_axi_aclk,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 ,
    IP2Bus_Error,
    s_axi_arvalid,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    \FSM_onehot_state_reg[3] ,
    \FSM_onehot_state_reg[2] ,
    s_axi_awvalid,
    s_axi_wvalid,
    IPIC_STATE,
    s_axi_aresetn,
    sig_str_rst_reg,
    IP2Bus_Error2_in,
    s_axi_wdata,
    empty,
    m_axis_tdata,
    \sig_ip2bus_data_reg[11] ,
    dout,
    Q,
    \sig_ip2bus_data_reg[12] ,
    \sig_ip2bus_data_reg[11]_0 ,
    sig_rxd_rd_en_reg,
    \sig_register_array[0][12]_i_2 ,
    \sig_register_array[0][12]_i_2_0 ,
    sig_rd_rlen_reg,
    s_axi_bready,
    s_axi_rready,
    s_axi_awaddr,
    s_axi_araddr,
    \s_axi_rdata_i_reg[31] );
  output start2;
  output \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ;
  output \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ;
  output [0:0]s_axi_rresp;
  output sig_Bus2IP_CS;
  output Bus_RNW_reg;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output [0:0]SR;
  output \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9] ;
  output \s_axi_wdata[19] ;
  output \s_axi_wdata[20] ;
  output \s_axi_wdata[26] ;
  output \s_axi_wdata[31] ;
  output \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  output [0:0]E;
  output \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] ;
  output bus2ip_rnw_i_reg;
  output \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_0 ;
  output [1:0]D;
  output sig_rd_rlen;
  output \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  output \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ;
  output \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] ;
  output \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1 ;
  output [2:0]\sig_register_array[0]0_out ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  output \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_1 ;
  output bus2ip_rnw_i_reg_0;
  output [12:0]Bus_RNW_reg_reg;
  output \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ;
  output [0:0]s_axi_bresp;
  output [31:0]s_axi_rdata;
  input sig_Bus2IP_Reset;
  input s_axi_aclk;
  input \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 ;
  input IP2Bus_Error;
  input s_axi_arvalid;
  input \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  input \FSM_onehot_state_reg[3] ;
  input \FSM_onehot_state_reg[2] ;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input IPIC_STATE;
  input s_axi_aresetn;
  input sig_str_rst_reg;
  input IP2Bus_Error2_in;
  input [12:0]s_axi_wdata;
  input empty;
  input [1:0]m_axis_tdata;
  input \sig_ip2bus_data_reg[11] ;
  input [1:0]dout;
  input [1:0]Q;
  input \sig_ip2bus_data_reg[12] ;
  input \sig_ip2bus_data_reg[11]_0 ;
  input sig_rxd_rd_en_reg;
  input \sig_register_array[0][12]_i_2 ;
  input \sig_register_array[0][12]_i_2_0 ;
  input sig_rd_rlen_reg;
  input s_axi_bready;
  input s_axi_rready;
  input [3:0]s_axi_awaddr;
  input [3:0]s_axi_araddr;
  input [31:0]\s_axi_rdata_i_reg[31] ;

  wire Bus_RNW_reg;
  wire [12:0]Bus_RNW_reg_reg;
  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state_reg[2] ;
  wire \FSM_onehot_state_reg[3] ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] ;
  wire \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  wire \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] ;
  wire \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9] ;
  wire \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_1 ;
  wire IP2Bus_Error;
  wire IP2Bus_Error2_in;
  wire IPIC_STATE;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire bus2ip_rnw_i_reg;
  wire bus2ip_rnw_i_reg_0;
  wire [1:0]dout;
  wire empty;
  wire [1:0]m_axis_tdata;
  wire s_axi_aclk;
  wire [3:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [3:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [0:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [31:0]\s_axi_rdata_i_reg[31] ;
  wire s_axi_rready;
  wire [0:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [12:0]s_axi_wdata;
  wire \s_axi_wdata[19] ;
  wire \s_axi_wdata[20] ;
  wire \s_axi_wdata[26] ;
  wire \s_axi_wdata[31] ;
  wire s_axi_wvalid;
  wire sig_Bus2IP_CS;
  wire sig_Bus2IP_Reset;
  wire \sig_ip2bus_data_reg[11] ;
  wire \sig_ip2bus_data_reg[11]_0 ;
  wire \sig_ip2bus_data_reg[12] ;
  wire sig_rd_rlen;
  wire sig_rd_rlen_reg;
  wire [2:0]\sig_register_array[0]0_out ;
  wire \sig_register_array[0][12]_i_2 ;
  wire \sig_register_array[0][12]_i_2_0 ;
  wire sig_rxd_rd_en_reg;
  wire sig_str_rst_reg;
  wire start2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_slave_attachment I_SLAVE_ATTACHMENT
       (.Bus_RNW_reg_reg(Bus_RNW_reg),
        .Bus_RNW_reg_reg_0(Bus_RNW_reg_reg),
        .D(D),
        .E(E),
        .\FSM_onehot_state_reg[2]_0 (\FSM_onehot_state_reg[2] ),
        .\FSM_onehot_state_reg[3]_0 (\FSM_onehot_state_reg[3] ),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] (\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 (\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 (\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 ),
        .\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] (\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 (\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] ),
        .\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1 (\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ),
        .\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_2 (\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1 ),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ),
        .\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] (\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] ),
        .\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9] (\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ),
        .\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_0 (\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9] ),
        .\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_1 (\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_0 ),
        .\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_2 (\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_1 ),
        .IP2Bus_Error(IP2Bus_Error),
        .IP2Bus_Error2_in(IP2Bus_Error2_in),
        .IPIC_STATE(IPIC_STATE),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0] (sig_Bus2IP_CS),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .Q(Q),
        .SR(SR),
        .bus2ip_rnw_i_reg_0(bus2ip_rnw_i_reg),
        .bus2ip_rnw_i_reg_1(bus2ip_rnw_i_reg_0),
        .dout(dout),
        .empty(empty),
        .m_axis_tdata(m_axis_tdata),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_i_reg[31]_0 (\s_axi_rdata_i_reg[31] ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wdata[19] (\s_axi_wdata[19] ),
        .\s_axi_wdata[20] (\s_axi_wdata[20] ),
        .\s_axi_wdata[26] (\s_axi_wdata[26] ),
        .\s_axi_wdata[31] (\s_axi_wdata[31] ),
        .s_axi_wvalid(s_axi_wvalid),
        .sig_Bus2IP_Reset(sig_Bus2IP_Reset),
        .\sig_ip2bus_data_reg[11] (\sig_ip2bus_data_reg[11] ),
        .\sig_ip2bus_data_reg[11]_0 (\sig_ip2bus_data_reg[11]_0 ),
        .\sig_ip2bus_data_reg[12] (\sig_ip2bus_data_reg[12] ),
        .sig_rd_rlen(sig_rd_rlen),
        .sig_rd_rlen_reg(sig_rd_rlen_reg),
        .\sig_register_array[0]0_out (\sig_register_array[0]0_out ),
        .\sig_register_array[0][12]_i_2 (\sig_register_array[0][12]_i_2 ),
        .\sig_register_array[0][12]_i_2_0 (\sig_register_array[0][12]_i_2_0 ),
        .sig_rxd_rd_en_reg(sig_rxd_rd_en_reg),
        .sig_str_rst_reg(sig_str_rst_reg),
        .start2_reg_0(start2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_fg
   (m_axis_tdata,
    prog_full_axis,
    prog_empty_axis,
    s2mm_prmry_reset_out_n,
    E,
    s_axi_aresetn_0,
    \gwdc.wr_data_count_i_reg[14] ,
    sig_rxd_rd_en_reg,
    \grxd.rx_fg_len_empty_d1_reg ,
    axi_str_rxd_tready,
    SR,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ,
    \grxd.sig_rxd_rd_data_reg[32] ,
    IPIC_STATE_reg,
    D,
    \gwdc.wr_data_count_i_reg[14]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ,
    axi_str_rxd_tvalid_0,
    sig_rd_rlen_reg,
    s_axi_aclk,
    axi_str_rxd_tdata,
    axi_str_rxd_tlast,
    m_axis_tready,
    IP2Bus_Error2_in,
    s_axi_aresetn,
    IP2Bus_Error_reg,
    IP2Bus_Error_reg_0,
    IP2Bus_Error,
    sig_rxd_rd_en_reg_0,
    sig_rd_rlen,
    sig_Bus2IP_CS,
    sig_rxd_rd_en_reg_1,
    rx_fg_len_empty_d1,
    axi_str_rxd_tvalid,
    empty,
    wr_en,
    \grxd.fg_rxd_wr_length_reg[21] ,
    \grxd.sig_rxd_rd_data_reg[32]_0 ,
    \sig_register_array_reg[0][1] ,
    sync_areset_n_reg_0,
    Axi_Str_TxD_AReset,
    \sig_ip2bus_data_reg[29] ,
    dout,
    \sig_ip2bus_data_reg[29]_0 ,
    Q,
    \sig_ip2bus_data_reg[10] ,
    \sig_ip2bus_data_reg[8] ,
    \sig_ip2bus_data_reg[8]_0 ,
    \sig_ip2bus_data_reg[7] ,
    \sig_ip2bus_data_reg[5] ,
    \sig_ip2bus_data_reg[2] ,
    \sig_ip2bus_data_reg[1] ,
    \sig_ip2bus_data_reg[0] ,
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ,
    Bus_RNW_reg,
    sig_rxd_prog_full_d1,
    sig_rxd_prog_empty_d1,
    rd_en);
  output [1:0]m_axis_tdata;
  output prog_full_axis;
  output prog_empty_axis;
  output s2mm_prmry_reset_out_n;
  output [0:0]E;
  output s_axi_aresetn_0;
  output \gwdc.wr_data_count_i_reg[14] ;
  output sig_rxd_rd_en_reg;
  output \grxd.rx_fg_len_empty_d1_reg ;
  output axi_str_rxd_tready;
  output [0:0]SR;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ;
  output \grxd.sig_rxd_rd_data_reg[32] ;
  output IPIC_STATE_reg;
  output [29:0]D;
  output \gwdc.wr_data_count_i_reg[14]_0 ;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  output axi_str_rxd_tvalid_0;
  output sig_rd_rlen_reg;
  input s_axi_aclk;
  input [31:0]axi_str_rxd_tdata;
  input axi_str_rxd_tlast;
  input m_axis_tready;
  input IP2Bus_Error2_in;
  input s_axi_aresetn;
  input IP2Bus_Error_reg;
  input IP2Bus_Error_reg_0;
  input IP2Bus_Error;
  input sig_rxd_rd_en_reg_0;
  input sig_rd_rlen;
  input sig_Bus2IP_CS;
  input sig_rxd_rd_en_reg_1;
  input rx_fg_len_empty_d1;
  input axi_str_rxd_tvalid;
  input empty;
  input wr_en;
  input \grxd.fg_rxd_wr_length_reg[21] ;
  input [0:0]\grxd.sig_rxd_rd_data_reg[32]_0 ;
  input \sig_register_array_reg[0][1] ;
  input sync_areset_n_reg_0;
  input Axi_Str_TxD_AReset;
  input \sig_ip2bus_data_reg[29] ;
  input [19:0]dout;
  input \sig_ip2bus_data_reg[29]_0 ;
  input [10:0]Q;
  input \sig_ip2bus_data_reg[10] ;
  input \sig_ip2bus_data_reg[8] ;
  input \sig_ip2bus_data_reg[8]_0 ;
  input \sig_ip2bus_data_reg[7] ;
  input \sig_ip2bus_data_reg[5] ;
  input \sig_ip2bus_data_reg[2] ;
  input \sig_ip2bus_data_reg[1] ;
  input \sig_ip2bus_data_reg[0] ;
  input \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ;
  input Bus_RNW_reg;
  input sig_rxd_prog_full_d1;
  input sig_rxd_prog_empty_d1;
  input rd_en;

  wire Axi_Str_TxD_AReset;
  wire Bus_RNW_reg;
  wire COMP_FIFO_n_34;
  wire COMP_FIFO_n_35;
  wire COMP_FIFO_n_36;
  wire COMP_FIFO_n_37;
  wire COMP_FIFO_n_38;
  wire COMP_FIFO_n_39;
  wire COMP_FIFO_n_40;
  wire COMP_FIFO_n_41;
  wire COMP_FIFO_n_43;
  wire COMP_FIFO_n_44;
  wire COMP_FIFO_n_45;
  wire COMP_FIFO_n_46;
  wire COMP_FIFO_n_47;
  wire COMP_FIFO_n_48;
  wire COMP_FIFO_n_49;
  wire COMP_FIFO_n_50;
  wire COMP_FIFO_n_51;
  wire COMP_FIFO_n_52;
  wire COMP_FIFO_n_53;
  wire COMP_FIFO_n_54;
  wire [29:0]D;
  wire [0:0]E;
  wire \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ;
  wire IP2Bus_Error;
  wire IP2Bus_Error2_in;
  wire IP2Bus_Error_i_4_n_0;
  wire IP2Bus_Error_i_5_n_0;
  wire IP2Bus_Error_i_6_n_0;
  wire IP2Bus_Error_reg;
  wire IP2Bus_Error_reg_0;
  wire IPIC_STATE_reg;
  wire [10:0]Q;
  wire [0:0]SR;
  wire axi4_rlast;
  wire [31:0]axi_str_rxd_tdata;
  wire axi_str_rxd_tlast;
  wire axi_str_rxd_tready;
  wire axi_str_rxd_tvalid;
  wire axi_str_rxd_tvalid_0;
  wire [19:0]dout;
  wire empty;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  wire \grxd.fg_rxd_wr_length_reg[21] ;
  wire \grxd.rx_fg_len_empty_d1_reg ;
  wire \grxd.sig_rxd_rd_data_reg[32] ;
  wire [0:0]\grxd.sig_rxd_rd_data_reg[32]_0 ;
  wire \gwdc.wr_data_count_i_reg[14] ;
  wire \gwdc.wr_data_count_i_reg[14]_0 ;
  wire [1:0]m_axis_tdata;
  wire m_axis_tready;
  wire output_tvalid;
  wire prog_empty_axis;
  wire prog_full_axis;
  wire rd_en;
  wire rx_fg_len_empty_d1;
  wire s2mm_prmry_reset_out_n;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire s_axis_tready_i;
  wire sig_Bus2IP_CS;
  wire \sig_ip2bus_data[17]_i_3_n_0 ;
  wire \sig_ip2bus_data[18]_i_2_n_0 ;
  wire \sig_ip2bus_data[19]_i_2_n_0 ;
  wire \sig_ip2bus_data[20]_i_2_n_0 ;
  wire \sig_ip2bus_data[21]_i_2_n_0 ;
  wire \sig_ip2bus_data[22]_i_2_n_0 ;
  wire \sig_ip2bus_data[23]_i_2_n_0 ;
  wire \sig_ip2bus_data[24]_i_2_n_0 ;
  wire \sig_ip2bus_data[25]_i_2_n_0 ;
  wire \sig_ip2bus_data[26]_i_2_n_0 ;
  wire \sig_ip2bus_data[27]_i_2_n_0 ;
  wire \sig_ip2bus_data[28]_i_2_n_0 ;
  wire \sig_ip2bus_data[29]_i_2_n_0 ;
  wire \sig_ip2bus_data_reg[0] ;
  wire \sig_ip2bus_data_reg[10] ;
  wire \sig_ip2bus_data_reg[1] ;
  wire \sig_ip2bus_data_reg[29] ;
  wire \sig_ip2bus_data_reg[29]_0 ;
  wire \sig_ip2bus_data_reg[2] ;
  wire \sig_ip2bus_data_reg[5] ;
  wire \sig_ip2bus_data_reg[7] ;
  wire \sig_ip2bus_data_reg[8] ;
  wire \sig_ip2bus_data_reg[8]_0 ;
  wire sig_rd_rlen;
  wire sig_rd_rlen_reg;
  wire \sig_register_array_reg[0][1] ;
  wire [14:0]sig_rxd_occupancy;
  wire sig_rxd_prog_empty_d1;
  wire sig_rxd_prog_full_d1;
  wire [31:0]sig_rxd_rd_data;
  wire sig_rxd_rd_en;
  wire sig_rxd_rd_en_reg;
  wire sig_rxd_rd_en_reg_0;
  wire sig_rxd_rd_en_reg_1;
  wire sync_areset_n;
  wire sync_areset_n_i_1_n_0;
  wire sync_areset_n_reg_0;
  wire wr_en;
  wire NLW_COMP_FIFO_almost_empty_axis_UNCONNECTED;
  wire NLW_COMP_FIFO_almost_full_axis_UNCONNECTED;
  wire NLW_COMP_FIFO_dbiterr_axis_UNCONNECTED;
  wire NLW_COMP_FIFO_sbiterr_axis_UNCONNECTED;
  wire [14:0]NLW_COMP_FIFO_rd_data_count_axis_UNCONNECTED;

  (* AXIS_DATA_WIDTH = "53" *) 
  (* AXIS_FINAL_DATA_WIDTH = "53" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_SYNC_STAGES = "2" *) 
  (* CLOCKING_MODE = "COMMON" *) 
  (* ECC_MODE = "NO_ECC" *) 
  (* EN_ADV_FEATURE_AXIS = "16'b0001011000000110" *) 
  (* EN_ADV_FEATURE_AXIS_INT = "16'b0001011000000110" *) 
  (* EN_ALMOST_EMPTY_INT = "1'b0" *) 
  (* EN_ALMOST_FULL_INT = "1'b0" *) 
  (* EN_DATA_VALID_INT = "1'b1" *) 
  (* FIFO_DEPTH = "16384" *) 
  (* FIFO_MEMORY_TYPE = "BRAM" *) 
  (* LOG_DEPTH_AXIS = "14" *) 
  (* PACKET_FIFO = "false" *) 
  (* PKT_SIZE_LT8 = "1'b0" *) 
  (* PROG_EMPTY_THRESH = "5" *) 
  (* PROG_FULL_THRESH = "8192" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "2" *) 
  (* P_PKT_MODE = "0" *) 
  (* RD_DATA_COUNT_WIDTH = "15" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* TDATA_OFFSET = "32" *) 
  (* TDATA_WIDTH = "32" *) 
  (* TDEST_OFFSET = "48" *) 
  (* TDEST_WIDTH = "4" *) 
  (* TID_OFFSET = "44" *) 
  (* TID_WIDTH = "4" *) 
  (* TKEEP_OFFSET = "40" *) 
  (* TSTRB_OFFSET = "36" *) 
  (* TUSER_MAX_WIDTH = "4047" *) 
  (* TUSER_OFFSET = "52" *) 
  (* TUSER_WIDTH = "4" *) 
  (* USE_ADV_FEATURES = "1606" *) 
  (* USE_ADV_FEATURES_INT = "825634870" *) 
  (* WR_DATA_COUNT_WIDTH = "15" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis COMP_FIFO
       (.almost_empty_axis(NLW_COMP_FIFO_almost_empty_axis_UNCONNECTED),
        .almost_full_axis(NLW_COMP_FIFO_almost_full_axis_UNCONNECTED),
        .dbiterr_axis(NLW_COMP_FIFO_dbiterr_axis_UNCONNECTED),
        .injectdbiterr_axis(1'b0),
        .injectsbiterr_axis(1'b0),
        .m_aclk(s_axi_aclk),
        .m_axis_tdata({sig_rxd_rd_data[31:21],m_axis_tdata,sig_rxd_rd_data[18:0]}),
        .m_axis_tdest({COMP_FIFO_n_47,COMP_FIFO_n_48,COMP_FIFO_n_49,COMP_FIFO_n_50}),
        .m_axis_tid({COMP_FIFO_n_43,COMP_FIFO_n_44,COMP_FIFO_n_45,COMP_FIFO_n_46}),
        .m_axis_tkeep({COMP_FIFO_n_38,COMP_FIFO_n_39,COMP_FIFO_n_40,COMP_FIFO_n_41}),
        .m_axis_tlast(axi4_rlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tstrb({COMP_FIFO_n_34,COMP_FIFO_n_35,COMP_FIFO_n_36,COMP_FIFO_n_37}),
        .m_axis_tuser({COMP_FIFO_n_51,COMP_FIFO_n_52,COMP_FIFO_n_53,COMP_FIFO_n_54}),
        .m_axis_tvalid(output_tvalid),
        .prog_empty_axis(prog_empty_axis),
        .prog_full_axis(prog_full_axis),
        .rd_data_count_axis(NLW_COMP_FIFO_rd_data_count_axis_UNCONNECTED[14:0]),
        .s_aclk(s_axi_aclk),
        .s_aresetn(s2mm_prmry_reset_out_n),
        .s_axis_tdata(axi_str_rxd_tdata),
        .s_axis_tdest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tid({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tkeep({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tlast(axi_str_rxd_tlast),
        .s_axis_tready(s_axis_tready_i),
        .s_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(E),
        .sbiterr_axis(NLW_COMP_FIFO_sbiterr_axis_UNCONNECTED),
        .wr_data_count_axis(sig_rxd_occupancy));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h20)) 
    COMP_FIFO_i_1
       (.I0(axi_str_rxd_tvalid),
        .I1(sync_areset_n),
        .I2(s_axis_tready_i),
        .O(E));
  LUT6 #(
    .INIT(64'h7777373344440400)) 
    IP2Bus_Error_i_1
       (.I0(IP2Bus_Error2_in),
        .I1(s_axi_aresetn),
        .I2(\gwdc.wr_data_count_i_reg[14] ),
        .I3(IP2Bus_Error_reg),
        .I4(IP2Bus_Error_reg_0),
        .I5(IP2Bus_Error),
        .O(s_axi_aresetn_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    IP2Bus_Error_i_2
       (.I0(IP2Bus_Error_i_4_n_0),
        .I1(IP2Bus_Error_i_5_n_0),
        .I2(sig_rxd_occupancy[14]),
        .I3(sig_rxd_occupancy[13]),
        .I4(sig_rxd_occupancy[0]),
        .I5(IP2Bus_Error_i_6_n_0),
        .O(\gwdc.wr_data_count_i_reg[14] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    IP2Bus_Error_i_4
       (.I0(sig_rxd_occupancy[6]),
        .I1(sig_rxd_occupancy[5]),
        .I2(sig_rxd_occupancy[8]),
        .I3(sig_rxd_occupancy[7]),
        .O(IP2Bus_Error_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    IP2Bus_Error_i_5
       (.I0(sig_rxd_occupancy[2]),
        .I1(sig_rxd_occupancy[1]),
        .I2(sig_rxd_occupancy[4]),
        .I3(sig_rxd_occupancy[3]),
        .O(IP2Bus_Error_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    IP2Bus_Error_i_6
       (.I0(sig_rxd_occupancy[10]),
        .I1(sig_rxd_occupancy[9]),
        .I2(sig_rxd_occupancy[12]),
        .I3(sig_rxd_occupancy[11]),
        .O(IP2Bus_Error_i_6_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    axi_str_rxd_tready_INST_0
       (.I0(s_axis_tready_i),
        .I1(sync_areset_n),
        .O(axi_str_rxd_tready));
  LUT6 #(
    .INIT(64'hFFFFFFFFA2AAAAAA)) 
    \grxd.fg_rxd_wr_length[21]_i_1 
       (.I0(wr_en),
        .I1(axi_str_rxd_tvalid),
        .I2(sync_areset_n),
        .I3(s_axis_tready_i),
        .I4(axi_str_rxd_tlast),
        .I5(\grxd.fg_rxd_wr_length_reg[21] ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \grxd.fg_rxd_wr_length[2]_i_3 
       (.I0(s_axis_tready_i),
        .I1(sync_areset_n),
        .I2(axi_str_rxd_tvalid),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \grxd.rx_len_wr_en_i_1 
       (.I0(axi_str_rxd_tvalid),
        .I1(sync_areset_n),
        .I2(s_axis_tready_i),
        .I3(axi_str_rxd_tlast),
        .I4(s_axi_aresetn),
        .I5(Axi_Str_TxD_AReset),
        .O(axi_str_rxd_tvalid_0));
  LUT6 #(
    .INIT(64'h00000000BFAA0000)) 
    \grxd.sig_rxd_rd_data[32]_i_1 
       (.I0(rd_en),
        .I1(axi4_rlast),
        .I2(m_axis_tready),
        .I3(\grxd.sig_rxd_rd_data_reg[32]_0 ),
        .I4(s_axi_aresetn),
        .I5(Axi_Str_TxD_AReset),
        .O(sig_rd_rlen_reg));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h10)) 
    s2mm_prmry_reset_out_n_INST_0
       (.I0(sync_areset_n_reg_0),
        .I1(Axi_Str_TxD_AReset),
        .I2(s_axi_aresetn),
        .O(s2mm_prmry_reset_out_n));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sig_ip2bus_data[0]_i_1 
       (.I0(\gwdc.wr_data_count_i_reg[14]_0 ),
        .I1(sig_rxd_rd_data[31]),
        .I2(\sig_ip2bus_data_reg[8] ),
        .I3(\sig_ip2bus_data_reg[0] ),
        .I4(Q[10]),
        .I5(\sig_ip2bus_data_reg[10] ),
        .O(D[29]));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_ip2bus_data[0]_i_2 
       (.I0(\gwdc.wr_data_count_i_reg[14] ),
        .I1(IP2Bus_Error_reg),
        .O(\gwdc.wr_data_count_i_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sig_ip2bus_data[10]_i_1 
       (.I0(sig_rd_rlen),
        .I1(dout[19]),
        .I2(\gwdc.wr_data_count_i_reg[14]_0 ),
        .I3(sig_rxd_rd_data[21]),
        .I4(Q[0]),
        .I5(\sig_ip2bus_data_reg[10] ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hF888)) 
    \sig_ip2bus_data[13]_i_1 
       (.I0(sig_rxd_rd_data[18]),
        .I1(\gwdc.wr_data_count_i_reg[14]_0 ),
        .I2(dout[18]),
        .I3(sig_rd_rlen),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hF888)) 
    \sig_ip2bus_data[14]_i_1 
       (.I0(sig_rxd_rd_data[17]),
        .I1(\gwdc.wr_data_count_i_reg[14]_0 ),
        .I2(dout[17]),
        .I3(sig_rd_rlen),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sig_ip2bus_data[15]_i_1 
       (.I0(sig_rd_rlen),
        .I1(dout[16]),
        .I2(IP2Bus_Error_reg_0),
        .I3(sig_rxd_occupancy[14]),
        .I4(sig_rxd_rd_data[16]),
        .I5(\gwdc.wr_data_count_i_reg[14]_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sig_ip2bus_data[16]_i_1 
       (.I0(sig_rd_rlen),
        .I1(dout[15]),
        .I2(IP2Bus_Error_reg_0),
        .I3(sig_rxd_occupancy[13]),
        .I4(sig_rxd_rd_data[15]),
        .I5(\gwdc.wr_data_count_i_reg[14]_0 ),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \sig_ip2bus_data[17]_i_1 
       (.I0(sig_rxd_occupancy[14]),
        .I1(\sig_ip2bus_data_reg[29] ),
        .I2(\gwdc.wr_data_count_i_reg[14]_0 ),
        .I3(sig_rxd_rd_data[14]),
        .I4(\sig_ip2bus_data[17]_i_3_n_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \sig_ip2bus_data[17]_i_3 
       (.I0(sig_rxd_occupancy[12]),
        .I1(dout[14]),
        .I2(\sig_ip2bus_data_reg[29]_0 ),
        .I3(empty),
        .O(\sig_ip2bus_data[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \sig_ip2bus_data[18]_i_1 
       (.I0(sig_rxd_occupancy[13]),
        .I1(\sig_ip2bus_data_reg[29] ),
        .I2(\gwdc.wr_data_count_i_reg[14]_0 ),
        .I3(sig_rxd_rd_data[13]),
        .I4(\sig_ip2bus_data[18]_i_2_n_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \sig_ip2bus_data[18]_i_2 
       (.I0(sig_rxd_occupancy[11]),
        .I1(dout[13]),
        .I2(\sig_ip2bus_data_reg[29]_0 ),
        .I3(empty),
        .O(\sig_ip2bus_data[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \sig_ip2bus_data[19]_i_1 
       (.I0(sig_rxd_occupancy[12]),
        .I1(\sig_ip2bus_data_reg[29] ),
        .I2(\gwdc.wr_data_count_i_reg[14]_0 ),
        .I3(sig_rxd_rd_data[12]),
        .I4(\sig_ip2bus_data[19]_i_2_n_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \sig_ip2bus_data[19]_i_2 
       (.I0(sig_rxd_occupancy[10]),
        .I1(dout[12]),
        .I2(\sig_ip2bus_data_reg[29]_0 ),
        .I3(empty),
        .O(\sig_ip2bus_data[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sig_ip2bus_data[1]_i_1 
       (.I0(\gwdc.wr_data_count_i_reg[14]_0 ),
        .I1(sig_rxd_rd_data[30]),
        .I2(\sig_ip2bus_data_reg[8] ),
        .I3(\sig_ip2bus_data_reg[1] ),
        .I4(Q[9]),
        .I5(\sig_ip2bus_data_reg[10] ),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \sig_ip2bus_data[20]_i_1 
       (.I0(sig_rxd_occupancy[11]),
        .I1(\sig_ip2bus_data_reg[29] ),
        .I2(\gwdc.wr_data_count_i_reg[14]_0 ),
        .I3(sig_rxd_rd_data[11]),
        .I4(\sig_ip2bus_data[20]_i_2_n_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \sig_ip2bus_data[20]_i_2 
       (.I0(sig_rxd_occupancy[9]),
        .I1(dout[11]),
        .I2(\sig_ip2bus_data_reg[29]_0 ),
        .I3(empty),
        .O(\sig_ip2bus_data[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \sig_ip2bus_data[21]_i_1 
       (.I0(sig_rxd_occupancy[10]),
        .I1(\sig_ip2bus_data_reg[29] ),
        .I2(\gwdc.wr_data_count_i_reg[14]_0 ),
        .I3(sig_rxd_rd_data[10]),
        .I4(\sig_ip2bus_data[21]_i_2_n_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \sig_ip2bus_data[21]_i_2 
       (.I0(sig_rxd_occupancy[8]),
        .I1(dout[10]),
        .I2(\sig_ip2bus_data_reg[29]_0 ),
        .I3(empty),
        .O(\sig_ip2bus_data[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \sig_ip2bus_data[22]_i_1 
       (.I0(sig_rxd_occupancy[9]),
        .I1(\sig_ip2bus_data_reg[29] ),
        .I2(\gwdc.wr_data_count_i_reg[14]_0 ),
        .I3(sig_rxd_rd_data[9]),
        .I4(\sig_ip2bus_data[22]_i_2_n_0 ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \sig_ip2bus_data[22]_i_2 
       (.I0(sig_rxd_occupancy[7]),
        .I1(dout[9]),
        .I2(\sig_ip2bus_data_reg[29]_0 ),
        .I3(empty),
        .O(\sig_ip2bus_data[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \sig_ip2bus_data[23]_i_1 
       (.I0(sig_rxd_occupancy[8]),
        .I1(\sig_ip2bus_data_reg[29] ),
        .I2(\gwdc.wr_data_count_i_reg[14]_0 ),
        .I3(sig_rxd_rd_data[8]),
        .I4(\sig_ip2bus_data[23]_i_2_n_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \sig_ip2bus_data[23]_i_2 
       (.I0(sig_rxd_occupancy[6]),
        .I1(dout[8]),
        .I2(\sig_ip2bus_data_reg[29]_0 ),
        .I3(empty),
        .O(\sig_ip2bus_data[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \sig_ip2bus_data[24]_i_1 
       (.I0(sig_rxd_occupancy[7]),
        .I1(\sig_ip2bus_data_reg[29] ),
        .I2(\gwdc.wr_data_count_i_reg[14]_0 ),
        .I3(sig_rxd_rd_data[7]),
        .I4(\sig_ip2bus_data[24]_i_2_n_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \sig_ip2bus_data[24]_i_2 
       (.I0(sig_rxd_occupancy[5]),
        .I1(dout[7]),
        .I2(\sig_ip2bus_data_reg[29]_0 ),
        .I3(empty),
        .O(\sig_ip2bus_data[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \sig_ip2bus_data[25]_i_1 
       (.I0(sig_rxd_occupancy[6]),
        .I1(\sig_ip2bus_data_reg[29] ),
        .I2(\gwdc.wr_data_count_i_reg[14]_0 ),
        .I3(sig_rxd_rd_data[6]),
        .I4(\sig_ip2bus_data[25]_i_2_n_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \sig_ip2bus_data[25]_i_2 
       (.I0(sig_rxd_occupancy[4]),
        .I1(dout[6]),
        .I2(\sig_ip2bus_data_reg[29]_0 ),
        .I3(empty),
        .O(\sig_ip2bus_data[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \sig_ip2bus_data[26]_i_1 
       (.I0(sig_rxd_occupancy[5]),
        .I1(\sig_ip2bus_data_reg[29] ),
        .I2(\gwdc.wr_data_count_i_reg[14]_0 ),
        .I3(sig_rxd_rd_data[5]),
        .I4(\sig_ip2bus_data[26]_i_2_n_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \sig_ip2bus_data[26]_i_2 
       (.I0(sig_rxd_occupancy[3]),
        .I1(dout[5]),
        .I2(\sig_ip2bus_data_reg[29]_0 ),
        .I3(empty),
        .O(\sig_ip2bus_data[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \sig_ip2bus_data[27]_i_1 
       (.I0(sig_rxd_occupancy[4]),
        .I1(\sig_ip2bus_data_reg[29] ),
        .I2(\gwdc.wr_data_count_i_reg[14]_0 ),
        .I3(sig_rxd_rd_data[4]),
        .I4(\sig_ip2bus_data[27]_i_2_n_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \sig_ip2bus_data[27]_i_2 
       (.I0(sig_rxd_occupancy[2]),
        .I1(dout[4]),
        .I2(\sig_ip2bus_data_reg[29]_0 ),
        .I3(empty),
        .O(\sig_ip2bus_data[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \sig_ip2bus_data[28]_i_1 
       (.I0(sig_rxd_occupancy[3]),
        .I1(\sig_ip2bus_data_reg[29] ),
        .I2(\gwdc.wr_data_count_i_reg[14]_0 ),
        .I3(sig_rxd_rd_data[3]),
        .I4(\sig_ip2bus_data[28]_i_2_n_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \sig_ip2bus_data[28]_i_2 
       (.I0(sig_rxd_occupancy[1]),
        .I1(dout[3]),
        .I2(\sig_ip2bus_data_reg[29]_0 ),
        .I3(empty),
        .O(\sig_ip2bus_data[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \sig_ip2bus_data[29]_i_1 
       (.I0(sig_rxd_occupancy[2]),
        .I1(\sig_ip2bus_data_reg[29] ),
        .I2(\gwdc.wr_data_count_i_reg[14]_0 ),
        .I3(sig_rxd_rd_data[2]),
        .I4(\sig_ip2bus_data[29]_i_2_n_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \sig_ip2bus_data[29]_i_2 
       (.I0(sig_rxd_occupancy[0]),
        .I1(dout[2]),
        .I2(\sig_ip2bus_data_reg[29]_0 ),
        .I3(empty),
        .O(\sig_ip2bus_data[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sig_ip2bus_data[2]_i_1 
       (.I0(\gwdc.wr_data_count_i_reg[14]_0 ),
        .I1(sig_rxd_rd_data[29]),
        .I2(\sig_ip2bus_data_reg[8] ),
        .I3(\sig_ip2bus_data_reg[2] ),
        .I4(Q[8]),
        .I5(\sig_ip2bus_data_reg[10] ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sig_ip2bus_data[30]_i_1 
       (.I0(sig_rd_rlen),
        .I1(dout[1]),
        .I2(\gwdc.wr_data_count_i_reg[14]_0 ),
        .I3(sig_rxd_rd_data[1]),
        .I4(sig_rxd_occupancy[1]),
        .I5(\sig_ip2bus_data_reg[29] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sig_ip2bus_data[31]_i_1 
       (.I0(sig_rd_rlen),
        .I1(dout[0]),
        .I2(\gwdc.wr_data_count_i_reg[14]_0 ),
        .I3(sig_rxd_rd_data[0]),
        .I4(sig_rxd_occupancy[0]),
        .I5(\sig_ip2bus_data_reg[29] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \sig_ip2bus_data[3]_i_1 
       (.I0(Q[7]),
        .I1(\sig_ip2bus_data_reg[10] ),
        .I2(sig_rxd_rd_data[28]),
        .I3(\gwdc.wr_data_count_i_reg[14]_0 ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hF888)) 
    \sig_ip2bus_data[4]_i_1 
       (.I0(Q[6]),
        .I1(\sig_ip2bus_data_reg[10] ),
        .I2(sig_rxd_rd_data[27]),
        .I3(\gwdc.wr_data_count_i_reg[14]_0 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sig_ip2bus_data[5]_i_1 
       (.I0(\gwdc.wr_data_count_i_reg[14]_0 ),
        .I1(sig_rxd_rd_data[26]),
        .I2(\sig_ip2bus_data_reg[8] ),
        .I3(\sig_ip2bus_data_reg[5] ),
        .I4(Q[5]),
        .I5(\sig_ip2bus_data_reg[10] ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hF888)) 
    \sig_ip2bus_data[6]_i_1 
       (.I0(Q[4]),
        .I1(\sig_ip2bus_data_reg[10] ),
        .I2(sig_rxd_rd_data[25]),
        .I3(\gwdc.wr_data_count_i_reg[14]_0 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sig_ip2bus_data[7]_i_1 
       (.I0(\gwdc.wr_data_count_i_reg[14]_0 ),
        .I1(sig_rxd_rd_data[24]),
        .I2(\sig_ip2bus_data_reg[8] ),
        .I3(\sig_ip2bus_data_reg[7] ),
        .I4(Q[3]),
        .I5(\sig_ip2bus_data_reg[10] ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sig_ip2bus_data[8]_i_1 
       (.I0(\gwdc.wr_data_count_i_reg[14]_0 ),
        .I1(sig_rxd_rd_data[23]),
        .I2(\sig_ip2bus_data_reg[8] ),
        .I3(\sig_ip2bus_data_reg[8]_0 ),
        .I4(Q[2]),
        .I5(\sig_ip2bus_data_reg[10] ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hF888)) 
    \sig_ip2bus_data[9]_i_1 
       (.I0(Q[1]),
        .I1(\sig_ip2bus_data_reg[10] ),
        .I2(sig_rxd_rd_data[22]),
        .I3(\gwdc.wr_data_count_i_reg[14]_0 ),
        .O(D[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_register_array[0][11]_i_3 
       (.I0(prog_full_axis),
        .I1(sig_rxd_prog_full_d1),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_register_array[0][12]_i_3 
       (.I0(prog_empty_axis),
        .I1(sig_rxd_prog_empty_d1),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \sig_register_array[0][1]_i_3 
       (.I0(\grxd.sig_rxd_rd_data_reg[32]_0 ),
        .I1(\sig_register_array_reg[0][1] ),
        .I2(sig_Bus2IP_CS),
        .I3(IP2Bus_Error_reg),
        .I4(\gwdc.wr_data_count_i_reg[14] ),
        .O(\grxd.sig_rxd_rd_data_reg[32] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \sig_register_array[0][2]_i_3 
       (.I0(\sig_register_array_reg[0][1] ),
        .I1(sig_Bus2IP_CS),
        .I2(\gwdc.wr_data_count_i_reg[14] ),
        .I3(IP2Bus_Error_reg),
        .O(IPIC_STATE_reg));
  LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
    \sig_register_array[0][5]_i_3 
       (.I0(rx_fg_len_empty_d1),
        .I1(axi_str_rxd_tvalid),
        .I2(axi_str_rxd_tlast),
        .I3(s_axis_tready_i),
        .I4(sync_areset_n),
        .I5(empty),
        .O(\grxd.rx_fg_len_empty_d1_reg ));
  LUT6 #(
    .INIT(64'hAAAAA88800000888)) 
    sig_rxd_rd_en_i_1
       (.I0(sig_rxd_rd_en_reg_0),
        .I1(m_axis_tready),
        .I2(sig_rd_rlen),
        .I3(sig_Bus2IP_CS),
        .I4(sig_rxd_rd_en_reg_1),
        .I5(sig_rxd_rd_en),
        .O(sig_rxd_rd_en_reg));
  LUT4 #(
    .INIT(16'hEA2A)) 
    sig_rxd_rd_en_i_4
       (.I0(\gwdc.wr_data_count_i_reg[14] ),
        .I1(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ),
        .I2(Bus_RNW_reg),
        .I3(empty),
        .O(sig_rxd_rd_en));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hFFEFEFEF)) 
    sync_areset_n_i_1
       (.I0(sync_areset_n_reg_0),
        .I1(Axi_Str_TxD_AReset),
        .I2(s_axi_aresetn),
        .I3(sync_areset_n),
        .I4(s_axis_tready_i),
        .O(sync_areset_n_i_1_n_0));
  FDRE sync_areset_n_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sync_areset_n_i_1_n_0),
        .Q(sync_areset_n),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_axi_fifo_mm_s_1_0,axi_fifo_mm_s,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_fifo_mm_s,Vivado 2020.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (interrupt,
    s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    s2mm_prmry_reset_out_n,
    axi_str_rxd_tvalid,
    axi_str_rxd_tready,
    axi_str_rxd_tlast,
    axi_str_rxd_tdata);
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 interrupt_intf INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME interrupt_intf, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 aclk_s_axi CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME aclk_s_axi, ASSOCIATED_BUSIF S_AXI:S_AXI_FULL:AXI_STR_TXD:AXI_STR_TXC:AXI_STR_RXD, ASSOCIATED_RESET s_axi_aresetn:mm2s_prmry_reset_out_n:mm2s_cntrl_reset_out_n:s2mm_prmry_reset_out_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, INSERT_VIP 0" *) input s_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 rst_s_axi RST" *) (* x_interface_parameter = "XIL_INTERFACENAME rst_s_axi, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [31:0]s_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [31:0]s_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 rst_axi_str_rxd RST" *) (* x_interface_parameter = "XIL_INTERFACENAME rst_axi_str_rxd, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output s2mm_prmry_reset_out_n;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXD TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_STR_RXD, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32768} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32768} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32752} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 1024} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32752} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 16} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 1024} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 21} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 10} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 16} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 24} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 24}, INSERT_VIP 0" *) input axi_str_rxd_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXD TREADY" *) output axi_str_rxd_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXD TLAST" *) input axi_str_rxd_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXD TDATA" *) input [31:0]axi_str_rxd_tdata;

  wire \<const0> ;
  wire [31:0]axi_str_rxd_tdata;
  wire axi_str_rxd_tlast;
  wire axi_str_rxd_tready;
  wire axi_str_rxd_tvalid;
  wire interrupt;
  wire s2mm_prmry_reset_out_n;
  wire s_axi_aclk;
  wire [31:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:1]\^s_axi_bresp ;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:1]\^s_axi_rresp ;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire NLW_U0_axi_str_txc_tlast_UNCONNECTED;
  wire NLW_U0_axi_str_txc_tvalid_UNCONNECTED;
  wire NLW_U0_axi_str_txd_tlast_UNCONNECTED;
  wire NLW_U0_axi_str_txd_tvalid_UNCONNECTED;
  wire NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED;
  wire NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_s_axi4_arready_UNCONNECTED;
  wire NLW_U0_s_axi4_awready_UNCONNECTED;
  wire NLW_U0_s_axi4_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi4_rlast_UNCONNECTED;
  wire NLW_U0_s_axi4_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi4_wready_UNCONNECTED;
  wire [31:0]NLW_U0_axi_str_txc_tdata_UNCONNECTED;
  wire [3:0]NLW_U0_axi_str_txc_tdest_UNCONNECTED;
  wire [3:0]NLW_U0_axi_str_txc_tid_UNCONNECTED;
  wire [3:0]NLW_U0_axi_str_txc_tkeep_UNCONNECTED;
  wire [3:0]NLW_U0_axi_str_txc_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_axi_str_txc_tuser_UNCONNECTED;
  wire [31:0]NLW_U0_axi_str_txd_tdata_UNCONNECTED;
  wire [3:0]NLW_U0_axi_str_txd_tdest_UNCONNECTED;
  wire [3:0]NLW_U0_axi_str_txd_tid_UNCONNECTED;
  wire [3:0]NLW_U0_axi_str_txd_tkeep_UNCONNECTED;
  wire [3:0]NLW_U0_axi_str_txd_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_axi_str_txd_tuser_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi4_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi4_bresp_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi4_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi4_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi4_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  assign s_axi_bresp[1] = \^s_axi_bresp [1];
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \^s_axi_rresp [1];
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_AXI4_BASEADDR = "-2147479552" *) 
  (* C_AXI4_HIGHADDR = "-2147471361" *) 
  (* C_AXIS_TDEST_WIDTH = "4" *) 
  (* C_AXIS_TID_WIDTH = "4" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_BASEADDR = "1151467520" *) 
  (* C_DATA_INTERFACE_TYPE = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_HIGHADDR = "1151533055" *) 
  (* C_RX_CASCADE_HEIGHT = "0" *) 
  (* C_RX_FIFO_DEPTH = "16384" *) 
  (* C_RX_FIFO_PE_THRESHOLD = "5" *) 
  (* C_RX_FIFO_PF_THRESHOLD = "8192" *) 
  (* C_S_AXI4_DATA_WIDTH = "32" *) 
  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_ID_WIDTH = "4" *) 
  (* C_TX_CASCADE_HEIGHT = "0" *) 
  (* C_TX_FIFO_DEPTH = "512" *) 
  (* C_TX_FIFO_PE_THRESHOLD = "5" *) 
  (* C_TX_FIFO_PF_THRESHOLD = "507" *) 
  (* C_USE_RX_CUT_THROUGH = "0" *) 
  (* C_USE_RX_DATA = "1" *) 
  (* C_USE_TX_CTRL = "0" *) 
  (* C_USE_TX_CUT_THROUGH = "0" *) 
  (* C_USE_TX_DATA = "0" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_fifo_mm_s U0
       (.axi_str_rxd_tdata(axi_str_rxd_tdata),
        .axi_str_rxd_tdest({1'b0,1'b0,1'b0,1'b0}),
        .axi_str_rxd_tid({1'b0,1'b0,1'b0,1'b0}),
        .axi_str_rxd_tkeep({1'b0,1'b0,1'b0,1'b0}),
        .axi_str_rxd_tlast(axi_str_rxd_tlast),
        .axi_str_rxd_tready(axi_str_rxd_tready),
        .axi_str_rxd_tstrb({1'b0,1'b0,1'b0,1'b0}),
        .axi_str_rxd_tuser({1'b0,1'b0,1'b0,1'b0}),
        .axi_str_rxd_tvalid(axi_str_rxd_tvalid),
        .axi_str_txc_tdata(NLW_U0_axi_str_txc_tdata_UNCONNECTED[31:0]),
        .axi_str_txc_tdest(NLW_U0_axi_str_txc_tdest_UNCONNECTED[3:0]),
        .axi_str_txc_tid(NLW_U0_axi_str_txc_tid_UNCONNECTED[3:0]),
        .axi_str_txc_tkeep(NLW_U0_axi_str_txc_tkeep_UNCONNECTED[3:0]),
        .axi_str_txc_tlast(NLW_U0_axi_str_txc_tlast_UNCONNECTED),
        .axi_str_txc_tready(1'b0),
        .axi_str_txc_tstrb(NLW_U0_axi_str_txc_tstrb_UNCONNECTED[3:0]),
        .axi_str_txc_tuser(NLW_U0_axi_str_txc_tuser_UNCONNECTED[3:0]),
        .axi_str_txc_tvalid(NLW_U0_axi_str_txc_tvalid_UNCONNECTED),
        .axi_str_txd_tdata(NLW_U0_axi_str_txd_tdata_UNCONNECTED[31:0]),
        .axi_str_txd_tdest(NLW_U0_axi_str_txd_tdest_UNCONNECTED[3:0]),
        .axi_str_txd_tid(NLW_U0_axi_str_txd_tid_UNCONNECTED[3:0]),
        .axi_str_txd_tkeep(NLW_U0_axi_str_txd_tkeep_UNCONNECTED[3:0]),
        .axi_str_txd_tlast(NLW_U0_axi_str_txd_tlast_UNCONNECTED),
        .axi_str_txd_tready(1'b0),
        .axi_str_txd_tstrb(NLW_U0_axi_str_txd_tstrb_UNCONNECTED[3:0]),
        .axi_str_txd_tuser(NLW_U0_axi_str_txd_tuser_UNCONNECTED[3:0]),
        .axi_str_txd_tvalid(NLW_U0_axi_str_txd_tvalid_UNCONNECTED),
        .interrupt(interrupt),
        .mm2s_cntrl_reset_out_n(NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED),
        .mm2s_prmry_reset_out_n(NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s_axi4_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi4_arburst({1'b0,1'b0}),
        .s_axi4_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi4_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi4_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi4_arlock(1'b0),
        .s_axi4_arprot({1'b0,1'b0,1'b0}),
        .s_axi4_arready(NLW_U0_s_axi4_arready_UNCONNECTED),
        .s_axi4_arsize({1'b0,1'b0,1'b0}),
        .s_axi4_arvalid(1'b0),
        .s_axi4_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi4_awburst({1'b0,1'b0}),
        .s_axi4_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi4_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi4_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi4_awlock(1'b0),
        .s_axi4_awprot({1'b0,1'b0,1'b0}),
        .s_axi4_awready(NLW_U0_s_axi4_awready_UNCONNECTED),
        .s_axi4_awsize({1'b0,1'b0,1'b0}),
        .s_axi4_awvalid(1'b0),
        .s_axi4_bid(NLW_U0_s_axi4_bid_UNCONNECTED[3:0]),
        .s_axi4_bready(1'b0),
        .s_axi4_bresp(NLW_U0_s_axi4_bresp_UNCONNECTED[1:0]),
        .s_axi4_bvalid(NLW_U0_s_axi4_bvalid_UNCONNECTED),
        .s_axi4_rdata(NLW_U0_s_axi4_rdata_UNCONNECTED[31:0]),
        .s_axi4_rid(NLW_U0_s_axi4_rid_UNCONNECTED[3:0]),
        .s_axi4_rlast(NLW_U0_s_axi4_rlast_UNCONNECTED),
        .s_axi4_rready(1'b0),
        .s_axi4_rresp(NLW_U0_s_axi4_rresp_UNCONNECTED[1:0]),
        .s_axi4_rvalid(NLW_U0_s_axi4_rvalid_UNCONNECTED),
        .s_axi4_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi4_wlast(1'b0),
        .s_axi4_wready(NLW_U0_s_axi4_wready_UNCONNECTED),
        .s_axi4_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi4_wvalid(1'b0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_araddr[5:2],1'b0,1'b0}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_awaddr[5:2],1'b0,1'b0}),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp({\^s_axi_bresp ,NLW_U0_s_axi_bresp_UNCONNECTED[0]}),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp({\^s_axi_rresp ,NLW_U0_s_axi_rresp_UNCONNECTED[0]}),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata({s_axi_wdata[31:19],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_wdata[7:0]}),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo
   (m_axis_tdata,
    prog_full_axis,
    prog_empty_axis,
    s2mm_prmry_reset_out_n,
    E,
    s_axi_aresetn_0,
    \gwdc.wr_data_count_i_reg[14] ,
    sig_rxd_rd_en_reg,
    \grxd.rx_fg_len_empty_d1_reg ,
    axi_str_rxd_tready,
    SR,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ,
    \grxd.sig_rxd_rd_data_reg[32] ,
    IPIC_STATE_reg,
    D,
    \gwdc.wr_data_count_i_reg[14]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ,
    axi_str_rxd_tvalid_0,
    sig_rd_rlen_reg,
    \grxd.sig_rxd_rd_data_reg[32]_0 ,
    s_axi_aclk,
    axi_str_rxd_tdata,
    axi_str_rxd_tlast,
    m_axis_tready,
    IP2Bus_Error2_in,
    s_axi_aresetn,
    IP2Bus_Error_reg,
    IP2Bus_Error_reg_0,
    IP2Bus_Error,
    sig_rxd_rd_en_reg_0,
    sig_rd_rlen,
    sig_Bus2IP_CS,
    sig_rxd_rd_en_reg_1,
    rx_fg_len_empty_d1,
    axi_str_rxd_tvalid,
    empty,
    wr_en,
    \grxd.fg_rxd_wr_length_reg[21] ,
    \sig_register_array_reg[0][1] ,
    sync_areset_n_reg,
    Axi_Str_TxD_AReset,
    \sig_ip2bus_data_reg[29] ,
    dout,
    \sig_ip2bus_data_reg[29]_0 ,
    Q,
    \sig_ip2bus_data_reg[10] ,
    \sig_ip2bus_data_reg[8] ,
    \sig_ip2bus_data_reg[8]_0 ,
    \sig_ip2bus_data_reg[7] ,
    \sig_ip2bus_data_reg[5] ,
    \sig_ip2bus_data_reg[2] ,
    \sig_ip2bus_data_reg[1] ,
    \sig_ip2bus_data_reg[0] ,
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ,
    Bus_RNW_reg,
    sig_rxd_prog_full_d1,
    sig_rxd_prog_empty_d1,
    rd_en);
  output [1:0]m_axis_tdata;
  output prog_full_axis;
  output prog_empty_axis;
  output s2mm_prmry_reset_out_n;
  output [0:0]E;
  output s_axi_aresetn_0;
  output \gwdc.wr_data_count_i_reg[14] ;
  output sig_rxd_rd_en_reg;
  output \grxd.rx_fg_len_empty_d1_reg ;
  output axi_str_rxd_tready;
  output [0:0]SR;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ;
  output \grxd.sig_rxd_rd_data_reg[32] ;
  output IPIC_STATE_reg;
  output [29:0]D;
  output \gwdc.wr_data_count_i_reg[14]_0 ;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  output axi_str_rxd_tvalid_0;
  output sig_rd_rlen_reg;
  input [0:0]\grxd.sig_rxd_rd_data_reg[32]_0 ;
  input s_axi_aclk;
  input [31:0]axi_str_rxd_tdata;
  input axi_str_rxd_tlast;
  input m_axis_tready;
  input IP2Bus_Error2_in;
  input s_axi_aresetn;
  input IP2Bus_Error_reg;
  input IP2Bus_Error_reg_0;
  input IP2Bus_Error;
  input sig_rxd_rd_en_reg_0;
  input sig_rd_rlen;
  input sig_Bus2IP_CS;
  input sig_rxd_rd_en_reg_1;
  input rx_fg_len_empty_d1;
  input axi_str_rxd_tvalid;
  input empty;
  input wr_en;
  input \grxd.fg_rxd_wr_length_reg[21] ;
  input \sig_register_array_reg[0][1] ;
  input sync_areset_n_reg;
  input Axi_Str_TxD_AReset;
  input \sig_ip2bus_data_reg[29] ;
  input [19:0]dout;
  input \sig_ip2bus_data_reg[29]_0 ;
  input [10:0]Q;
  input \sig_ip2bus_data_reg[10] ;
  input \sig_ip2bus_data_reg[8] ;
  input \sig_ip2bus_data_reg[8]_0 ;
  input \sig_ip2bus_data_reg[7] ;
  input \sig_ip2bus_data_reg[5] ;
  input \sig_ip2bus_data_reg[2] ;
  input \sig_ip2bus_data_reg[1] ;
  input \sig_ip2bus_data_reg[0] ;
  input \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ;
  input Bus_RNW_reg;
  input sig_rxd_prog_full_d1;
  input sig_rxd_prog_empty_d1;
  input rd_en;

  wire Axi_Str_TxD_AReset;
  wire Bus_RNW_reg;
  wire [29:0]D;
  wire [0:0]E;
  wire \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ;
  wire IP2Bus_Error;
  wire IP2Bus_Error2_in;
  wire IP2Bus_Error_reg;
  wire IP2Bus_Error_reg_0;
  wire IPIC_STATE_reg;
  wire [10:0]Q;
  wire [0:0]SR;
  wire [31:0]axi_str_rxd_tdata;
  wire axi_str_rxd_tlast;
  wire axi_str_rxd_tready;
  wire axi_str_rxd_tvalid;
  wire axi_str_rxd_tvalid_0;
  wire [19:0]dout;
  wire empty;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  wire \grxd.fg_rxd_wr_length_reg[21] ;
  wire \grxd.rx_fg_len_empty_d1_reg ;
  wire \grxd.sig_rxd_rd_data_reg[32] ;
  wire [0:0]\grxd.sig_rxd_rd_data_reg[32]_0 ;
  wire \gwdc.wr_data_count_i_reg[14] ;
  wire \gwdc.wr_data_count_i_reg[14]_0 ;
  wire [1:0]m_axis_tdata;
  wire m_axis_tready;
  wire prog_empty_axis;
  wire prog_full_axis;
  wire rd_en;
  wire rx_fg_len_empty_d1;
  wire s2mm_prmry_reset_out_n;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire sig_Bus2IP_CS;
  wire \sig_ip2bus_data_reg[0] ;
  wire \sig_ip2bus_data_reg[10] ;
  wire \sig_ip2bus_data_reg[1] ;
  wire \sig_ip2bus_data_reg[29] ;
  wire \sig_ip2bus_data_reg[29]_0 ;
  wire \sig_ip2bus_data_reg[2] ;
  wire \sig_ip2bus_data_reg[5] ;
  wire \sig_ip2bus_data_reg[7] ;
  wire \sig_ip2bus_data_reg[8] ;
  wire \sig_ip2bus_data_reg[8]_0 ;
  wire sig_rd_rlen;
  wire sig_rd_rlen_reg;
  wire \sig_register_array_reg[0][1] ;
  wire sig_rxd_prog_empty_d1;
  wire sig_rxd_prog_full_d1;
  wire sig_rxd_rd_en_reg;
  wire sig_rxd_rd_en_reg_0;
  wire sig_rxd_rd_en_reg_1;
  wire sync_areset_n_reg;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_fg \gfifo_gen.COMP_AXIS_FG_FIFO 
       (.Axi_Str_TxD_AReset(Axi_Str_TxD_AReset),
        .Bus_RNW_reg(Bus_RNW_reg),
        .D(D),
        .E(E),
        .\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg (\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ),
        .IP2Bus_Error(IP2Bus_Error),
        .IP2Bus_Error2_in(IP2Bus_Error2_in),
        .IP2Bus_Error_reg(IP2Bus_Error_reg),
        .IP2Bus_Error_reg_0(IP2Bus_Error_reg_0),
        .IPIC_STATE_reg(IPIC_STATE_reg),
        .Q(Q),
        .SR(SR),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .axi_str_rxd_tlast(axi_str_rxd_tlast),
        .axi_str_rxd_tready(axi_str_rxd_tready),
        .axi_str_rxd_tvalid(axi_str_rxd_tvalid),
        .axi_str_rxd_tvalid_0(axi_str_rxd_tvalid_0),
        .dout(dout),
        .empty(empty),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ),
        .\grxd.fg_rxd_wr_length_reg[21] (\grxd.fg_rxd_wr_length_reg[21] ),
        .\grxd.rx_fg_len_empty_d1_reg (\grxd.rx_fg_len_empty_d1_reg ),
        .\grxd.sig_rxd_rd_data_reg[32] (\grxd.sig_rxd_rd_data_reg[32] ),
        .\grxd.sig_rxd_rd_data_reg[32]_0 (\grxd.sig_rxd_rd_data_reg[32]_0 ),
        .\gwdc.wr_data_count_i_reg[14] (\gwdc.wr_data_count_i_reg[14] ),
        .\gwdc.wr_data_count_i_reg[14]_0 (\gwdc.wr_data_count_i_reg[14]_0 ),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tready(m_axis_tready),
        .prog_empty_axis(prog_empty_axis),
        .prog_full_axis(prog_full_axis),
        .rd_en(rd_en),
        .rx_fg_len_empty_d1(rx_fg_len_empty_d1),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(s_axi_aresetn_0),
        .sig_Bus2IP_CS(sig_Bus2IP_CS),
        .\sig_ip2bus_data_reg[0] (\sig_ip2bus_data_reg[0] ),
        .\sig_ip2bus_data_reg[10] (\sig_ip2bus_data_reg[10] ),
        .\sig_ip2bus_data_reg[1] (\sig_ip2bus_data_reg[1] ),
        .\sig_ip2bus_data_reg[29] (\sig_ip2bus_data_reg[29] ),
        .\sig_ip2bus_data_reg[29]_0 (\sig_ip2bus_data_reg[29]_0 ),
        .\sig_ip2bus_data_reg[2] (\sig_ip2bus_data_reg[2] ),
        .\sig_ip2bus_data_reg[5] (\sig_ip2bus_data_reg[5] ),
        .\sig_ip2bus_data_reg[7] (\sig_ip2bus_data_reg[7] ),
        .\sig_ip2bus_data_reg[8] (\sig_ip2bus_data_reg[8] ),
        .\sig_ip2bus_data_reg[8]_0 (\sig_ip2bus_data_reg[8]_0 ),
        .sig_rd_rlen(sig_rd_rlen),
        .sig_rd_rlen_reg(sig_rd_rlen_reg),
        .\sig_register_array_reg[0][1] (\sig_register_array_reg[0][1] ),
        .sig_rxd_prog_empty_d1(sig_rxd_prog_empty_d1),
        .sig_rxd_prog_full_d1(sig_rxd_prog_full_d1),
        .sig_rxd_rd_en_reg(sig_rxd_rd_en_reg),
        .sig_rxd_rd_en_reg_0(sig_rxd_rd_en_reg_0),
        .sig_rxd_rd_en_reg_1(sig_rxd_rd_en_reg_1),
        .sync_areset_n_reg_0(sync_areset_n_reg),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ipic2axi_s
   (m_axis_tdata,
    s2mm_prmry_reset_out_n,
    dout,
    empty,
    sig_Bus2IP_Reset,
    IP2Bus_WrAck_reg_0,
    IP2Bus_RdAck_reg_0,
    IP2Bus_Error,
    sig_rx_channel_reset_reg_0,
    IPIC_STATE,
    IP2Bus_Error2_in,
    \gwdc.wr_data_count_i_reg[14] ,
    axi_str_rxd_tready,
    \gwdc.wr_data_count_i_reg[14]_0 ,
    IP2Bus_WrAck_reg_1,
    s_axi_wdata_3_sp_1,
    s_axi_wdata_5_sp_1,
    s_axi_wdata_0_sp_1,
    interrupt,
    \sig_register_array_reg[0][11]_0 ,
    Q,
    \sig_register_array_reg[0][12]_0 ,
    IP2Bus_WrAck_reg_2,
    \sig_ip2bus_data_reg[0]_0 ,
    s_axi_aclk,
    axi_str_rxd_tdata,
    axi_str_rxd_tlast,
    sig_str_rst_reg_0,
    SR,
    IP2Bus_WrAck_reg_3,
    IP2Bus_RdAck_reg_1,
    sig_rd_rlen,
    sig_rx_channel_reset_reg_1,
    sig_Bus2IP_CS,
    s_axi_aresetn,
    IP2Bus_Error_reg_0,
    IP2Bus_Error_reg_1,
    sig_rxd_rd_en_reg_0,
    axi_str_rxd_tvalid,
    D,
    \sig_ip2bus_data_reg[29]_0 ,
    \sig_ip2bus_data_reg[29]_1 ,
    \sig_ip2bus_data_reg[10]_0 ,
    \sig_ip2bus_data_reg[8]_0 ,
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ,
    Bus_RNW_reg,
    start2,
    s_axi_wdata,
    \sig_register_array[0]0_out ,
    \sig_register_array_reg[0][0]_0 ,
    \sig_register_array_reg[0][0]_1 ,
    \sig_register_array_reg[0][1]_0 ,
    \sig_register_array_reg[0][5]_0 ,
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ,
    \sig_register_array_reg[0][11]_1 ,
    \sig_register_array_reg[0][12]_1 ,
    E,
    \sig_register_array_reg[1][0]_0 );
  output [1:0]m_axis_tdata;
  output s2mm_prmry_reset_out_n;
  output [1:0]dout;
  output empty;
  output sig_Bus2IP_Reset;
  output IP2Bus_WrAck_reg_0;
  output IP2Bus_RdAck_reg_0;
  output IP2Bus_Error;
  output sig_rx_channel_reset_reg_0;
  output IPIC_STATE;
  output IP2Bus_Error2_in;
  output \gwdc.wr_data_count_i_reg[14] ;
  output axi_str_rxd_tready;
  output \gwdc.wr_data_count_i_reg[14]_0 ;
  output IP2Bus_WrAck_reg_1;
  output s_axi_wdata_3_sp_1;
  output s_axi_wdata_5_sp_1;
  output s_axi_wdata_0_sp_1;
  output interrupt;
  output \sig_register_array_reg[0][11]_0 ;
  output [1:0]Q;
  output \sig_register_array_reg[0][12]_0 ;
  output IP2Bus_WrAck_reg_2;
  output [31:0]\sig_ip2bus_data_reg[0]_0 ;
  input s_axi_aclk;
  input [31:0]axi_str_rxd_tdata;
  input axi_str_rxd_tlast;
  input sig_str_rst_reg_0;
  input [0:0]SR;
  input IP2Bus_WrAck_reg_3;
  input IP2Bus_RdAck_reg_1;
  input sig_rd_rlen;
  input sig_rx_channel_reset_reg_1;
  input sig_Bus2IP_CS;
  input s_axi_aresetn;
  input IP2Bus_Error_reg_0;
  input IP2Bus_Error_reg_1;
  input sig_rxd_rd_en_reg_0;
  input axi_str_rxd_tvalid;
  input [1:0]D;
  input \sig_ip2bus_data_reg[29]_0 ;
  input \sig_ip2bus_data_reg[29]_1 ;
  input \sig_ip2bus_data_reg[10]_0 ;
  input \sig_ip2bus_data_reg[8]_0 ;
  input \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ;
  input Bus_RNW_reg;
  input start2;
  input [14:0]s_axi_wdata;
  input [2:0]\sig_register_array[0]0_out ;
  input \sig_register_array_reg[0][0]_0 ;
  input \sig_register_array_reg[0][0]_1 ;
  input \sig_register_array_reg[0][1]_0 ;
  input \sig_register_array_reg[0][5]_0 ;
  input \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ;
  input \sig_register_array_reg[0][11]_1 ;
  input \sig_register_array_reg[0][12]_1 ;
  input [0:0]E;
  input [12:0]\sig_register_array_reg[1][0]_0 ;

  wire Axi_Str_TxD_AReset;
  wire Bus_RNW_reg;
  wire [1:0]D;
  wire [0:0]E;
  wire \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ;
  wire IP2Bus_Error;
  wire IP2Bus_Error2_in;
  wire IP2Bus_Error_reg_0;
  wire IP2Bus_Error_reg_1;
  wire IP2Bus_RdAck_reg_0;
  wire IP2Bus_RdAck_reg_1;
  wire IP2Bus_WrAck_reg_0;
  wire IP2Bus_WrAck_reg_1;
  wire IP2Bus_WrAck_reg_2;
  wire IP2Bus_WrAck_reg_3;
  wire IPIC_STATE;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [31:0]axi_str_rxd_tdata;
  wire axi_str_rxd_tlast;
  wire axi_str_rxd_tready;
  wire axi_str_rxd_tvalid;
  wire [1:0]dout;
  wire [21:0]dout_0;
  wire empty;
  wire [21:0]fg_rxd_wr_length;
  wire [21:0]fg_rxd_wr_length0;
  wire \grxd.COMP_RX_FIFO_n_11 ;
  wire \grxd.COMP_RX_FIFO_n_12 ;
  wire \grxd.COMP_RX_FIFO_n_13 ;
  wire \grxd.COMP_RX_FIFO_n_14 ;
  wire \grxd.COMP_RX_FIFO_n_46 ;
  wire \grxd.COMP_RX_FIFO_n_47 ;
  wire \grxd.COMP_RX_FIFO_n_48 ;
  wire \grxd.COMP_RX_FIFO_n_49 ;
  wire \grxd.COMP_RX_FIFO_n_6 ;
  wire \grxd.COMP_RX_FIFO_n_8 ;
  wire \grxd.COMP_RX_FIFO_n_9 ;
  wire \grxd.fg_rxd_wr_length[0]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[10]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[11]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[12]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[13]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[14]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[15]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[16]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[17]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[18]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[19]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[1]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[20]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[21]_i_2_n_0 ;
  wire \grxd.fg_rxd_wr_length[21]_i_3_n_0 ;
  wire \grxd.fg_rxd_wr_length[2]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[2]_i_2_n_0 ;
  wire \grxd.fg_rxd_wr_length[3]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[3]_i_3_n_0 ;
  wire \grxd.fg_rxd_wr_length[4]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[4]_i_3_n_0 ;
  wire \grxd.fg_rxd_wr_length[5]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[6]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[7]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[8]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[9]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length_reg[11]_i_2_n_0 ;
  wire \grxd.fg_rxd_wr_length_reg[11]_i_2_n_1 ;
  wire \grxd.fg_rxd_wr_length_reg[11]_i_2_n_2 ;
  wire \grxd.fg_rxd_wr_length_reg[11]_i_2_n_3 ;
  wire \grxd.fg_rxd_wr_length_reg[12]_i_2_n_0 ;
  wire \grxd.fg_rxd_wr_length_reg[12]_i_2_n_1 ;
  wire \grxd.fg_rxd_wr_length_reg[12]_i_2_n_2 ;
  wire \grxd.fg_rxd_wr_length_reg[12]_i_2_n_3 ;
  wire \grxd.fg_rxd_wr_length_reg[15]_i_2_n_0 ;
  wire \grxd.fg_rxd_wr_length_reg[15]_i_2_n_1 ;
  wire \grxd.fg_rxd_wr_length_reg[15]_i_2_n_2 ;
  wire \grxd.fg_rxd_wr_length_reg[15]_i_2_n_3 ;
  wire \grxd.fg_rxd_wr_length_reg[16]_i_2_n_0 ;
  wire \grxd.fg_rxd_wr_length_reg[16]_i_2_n_1 ;
  wire \grxd.fg_rxd_wr_length_reg[16]_i_2_n_2 ;
  wire \grxd.fg_rxd_wr_length_reg[16]_i_2_n_3 ;
  wire \grxd.fg_rxd_wr_length_reg[19]_i_2_n_0 ;
  wire \grxd.fg_rxd_wr_length_reg[19]_i_2_n_1 ;
  wire \grxd.fg_rxd_wr_length_reg[19]_i_2_n_2 ;
  wire \grxd.fg_rxd_wr_length_reg[19]_i_2_n_3 ;
  wire \grxd.fg_rxd_wr_length_reg[20]_i_2_n_0 ;
  wire \grxd.fg_rxd_wr_length_reg[20]_i_2_n_1 ;
  wire \grxd.fg_rxd_wr_length_reg[20]_i_2_n_2 ;
  wire \grxd.fg_rxd_wr_length_reg[20]_i_2_n_3 ;
  wire \grxd.fg_rxd_wr_length_reg[21]_i_4_n_3 ;
  wire \grxd.fg_rxd_wr_length_reg[3]_i_2_n_0 ;
  wire \grxd.fg_rxd_wr_length_reg[3]_i_2_n_1 ;
  wire \grxd.fg_rxd_wr_length_reg[3]_i_2_n_2 ;
  wire \grxd.fg_rxd_wr_length_reg[3]_i_2_n_3 ;
  wire \grxd.fg_rxd_wr_length_reg[4]_i_2_n_0 ;
  wire \grxd.fg_rxd_wr_length_reg[4]_i_2_n_1 ;
  wire \grxd.fg_rxd_wr_length_reg[4]_i_2_n_2 ;
  wire \grxd.fg_rxd_wr_length_reg[4]_i_2_n_3 ;
  wire \grxd.fg_rxd_wr_length_reg[7]_i_2_n_0 ;
  wire \grxd.fg_rxd_wr_length_reg[7]_i_2_n_1 ;
  wire \grxd.fg_rxd_wr_length_reg[7]_i_2_n_2 ;
  wire \grxd.fg_rxd_wr_length_reg[7]_i_2_n_3 ;
  wire \grxd.fg_rxd_wr_length_reg[8]_i_2_n_0 ;
  wire \grxd.fg_rxd_wr_length_reg[8]_i_2_n_1 ;
  wire \grxd.fg_rxd_wr_length_reg[8]_i_2_n_2 ;
  wire \grxd.fg_rxd_wr_length_reg[8]_i_2_n_3 ;
  wire \gwdc.wr_data_count_i_reg[14] ;
  wire \gwdc.wr_data_count_i_reg[14]_0 ;
  wire interrupt;
  wire interrupt_INST_0_i_1_n_0;
  wire interrupt_INST_0_i_2_n_0;
  wire [1:0]m_axis_tdata;
  wire [21:1]plusOp;
  wire rx_fg_len_empty_d1;
  wire rx_str_wr_en;
  wire s2mm_prmry_reset_out_n;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [14:0]s_axi_wdata;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wdata_3_sn_1;
  wire s_axi_wdata_5_sn_1;
  wire sig_Bus2IP_CS;
  wire sig_Bus2IP_Reset;
  wire [0:31]sig_ip2bus_data;
  wire [31:0]\sig_ip2bus_data_reg[0]_0 ;
  wire \sig_ip2bus_data_reg[10]_0 ;
  wire \sig_ip2bus_data_reg[29]_0 ;
  wire \sig_ip2bus_data_reg[29]_1 ;
  wire \sig_ip2bus_data_reg[8]_0 ;
  wire sig_rd_rlen;
  wire sig_rd_rlen_reg_n_0;
  wire [2:0]\sig_register_array[0]0_out ;
  wire \sig_register_array[0][0]_i_1_n_0 ;
  wire \sig_register_array[0][11]_i_1_n_0 ;
  wire \sig_register_array[0][12]_i_1_n_0 ;
  wire \sig_register_array[0][1]_i_1_n_0 ;
  wire \sig_register_array[0][2]_i_1_n_0 ;
  wire \sig_register_array[0][5]_i_1_n_0 ;
  wire \sig_register_array[0][7]_i_1_n_0 ;
  wire \sig_register_array[0][8]_i_1_n_0 ;
  wire \sig_register_array_reg[0][0]_0 ;
  wire \sig_register_array_reg[0][0]_1 ;
  wire \sig_register_array_reg[0][11]_0 ;
  wire \sig_register_array_reg[0][11]_1 ;
  wire \sig_register_array_reg[0][12]_0 ;
  wire \sig_register_array_reg[0][12]_1 ;
  wire \sig_register_array_reg[0][1]_0 ;
  wire \sig_register_array_reg[0][5]_0 ;
  wire [12:0]\sig_register_array_reg[1][0]_0 ;
  wire \sig_register_array_reg_n_0_[0][0] ;
  wire \sig_register_array_reg_n_0_[0][1] ;
  wire \sig_register_array_reg_n_0_[0][2] ;
  wire \sig_register_array_reg_n_0_[0][5] ;
  wire \sig_register_array_reg_n_0_[0][7] ;
  wire \sig_register_array_reg_n_0_[0][8] ;
  wire \sig_register_array_reg_n_0_[1][0] ;
  wire \sig_register_array_reg_n_0_[1][10] ;
  wire \sig_register_array_reg_n_0_[1][1] ;
  wire \sig_register_array_reg_n_0_[1][2] ;
  wire \sig_register_array_reg_n_0_[1][3] ;
  wire \sig_register_array_reg_n_0_[1][4] ;
  wire \sig_register_array_reg_n_0_[1][5] ;
  wire \sig_register_array_reg_n_0_[1][6] ;
  wire \sig_register_array_reg_n_0_[1][7] ;
  wire \sig_register_array_reg_n_0_[1][8] ;
  wire \sig_register_array_reg_n_0_[1][9] ;
  wire sig_rx_channel_reset_reg_0;
  wire sig_rx_channel_reset_reg_1;
  wire sig_rxd_prog_empty;
  wire sig_rxd_prog_empty_d1;
  wire sig_rxd_prog_full;
  wire sig_rxd_prog_full_d1;
  wire [32:32]sig_rxd_rd_data;
  wire sig_rxd_rd_en_i_2_n_0;
  wire sig_rxd_rd_en_reg_0;
  wire sig_rxd_rd_en_reg_n_0;
  wire sig_rxd_reset;
  wire sig_str_rst_reg_0;
  wire start2;
  wire wr_en;
  wire \NLW_grxd.COMP_rx_len_fifo_almost_empty_UNCONNECTED ;
  wire \NLW_grxd.COMP_rx_len_fifo_almost_full_UNCONNECTED ;
  wire \NLW_grxd.COMP_rx_len_fifo_data_valid_UNCONNECTED ;
  wire \NLW_grxd.COMP_rx_len_fifo_dbiterr_UNCONNECTED ;
  wire \NLW_grxd.COMP_rx_len_fifo_full_UNCONNECTED ;
  wire \NLW_grxd.COMP_rx_len_fifo_overflow_UNCONNECTED ;
  wire \NLW_grxd.COMP_rx_len_fifo_prog_empty_UNCONNECTED ;
  wire \NLW_grxd.COMP_rx_len_fifo_prog_full_UNCONNECTED ;
  wire \NLW_grxd.COMP_rx_len_fifo_rd_rst_busy_UNCONNECTED ;
  wire \NLW_grxd.COMP_rx_len_fifo_sbiterr_UNCONNECTED ;
  wire \NLW_grxd.COMP_rx_len_fifo_underflow_UNCONNECTED ;
  wire \NLW_grxd.COMP_rx_len_fifo_wr_ack_UNCONNECTED ;
  wire \NLW_grxd.COMP_rx_len_fifo_wr_rst_busy_UNCONNECTED ;
  wire [0:0]\NLW_grxd.COMP_rx_len_fifo_rd_data_count_UNCONNECTED ;
  wire [0:0]\NLW_grxd.COMP_rx_len_fifo_wr_data_count_UNCONNECTED ;
  wire [3:1]\NLW_grxd.fg_rxd_wr_length_reg[21]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_grxd.fg_rxd_wr_length_reg[21]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_grxd.fg_rxd_wr_length_reg[21]_i_5_CO_UNCONNECTED ;
  wire [3:1]\NLW_grxd.fg_rxd_wr_length_reg[21]_i_5_O_UNCONNECTED ;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  assign s_axi_wdata_3_sp_1 = s_axi_wdata_3_sn_1;
  assign s_axi_wdata_5_sp_1 = s_axi_wdata_5_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \GEN_BKEND_CE_REGISTERS[12].ce_out_i[12]_i_1 
       (.I0(IP2Bus_WrAck_reg_0),
        .I1(IP2Bus_RdAck_reg_0),
        .I2(s_axi_aresetn),
        .O(IP2Bus_WrAck_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    IP2Bus_Error_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\grxd.COMP_RX_FIFO_n_6 ),
        .Q(IP2Bus_Error),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    IP2Bus_RdAck_i_1
       (.I0(s_axi_aresetn),
        .O(sig_Bus2IP_Reset));
  FDRE #(
    .INIT(1'b0)) 
    IP2Bus_RdAck_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IP2Bus_RdAck_reg_1),
        .Q(IP2Bus_RdAck_reg_0),
        .R(sig_Bus2IP_Reset));
  FDRE #(
    .INIT(1'b0)) 
    IP2Bus_WrAck_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IP2Bus_WrAck_reg_3),
        .Q(IP2Bus_WrAck_reg_0),
        .R(SR));
  FDRE IPIC_STATE_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_Bus2IP_CS),
        .Q(IPIC_STATE),
        .R(sig_Bus2IP_Reset));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00540000)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(IP2Bus_WrAck_reg_0),
        .I1(start2),
        .I2(sig_Bus2IP_CS),
        .I3(IP2Bus_RdAck_reg_0),
        .I4(s_axi_aresetn),
        .O(IP2Bus_WrAck_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo \grxd.COMP_RX_FIFO 
       (.Axi_Str_TxD_AReset(Axi_Str_TxD_AReset),
        .Bus_RNW_reg(Bus_RNW_reg),
        .D({sig_ip2bus_data[0],sig_ip2bus_data[1],sig_ip2bus_data[2],sig_ip2bus_data[3],sig_ip2bus_data[4],sig_ip2bus_data[5],sig_ip2bus_data[6],sig_ip2bus_data[7],sig_ip2bus_data[8],sig_ip2bus_data[9],sig_ip2bus_data[10],sig_ip2bus_data[13],sig_ip2bus_data[14],sig_ip2bus_data[15],sig_ip2bus_data[16],sig_ip2bus_data[17],sig_ip2bus_data[18],sig_ip2bus_data[19],sig_ip2bus_data[20],sig_ip2bus_data[21],sig_ip2bus_data[22],sig_ip2bus_data[23],sig_ip2bus_data[24],sig_ip2bus_data[25],sig_ip2bus_data[26],sig_ip2bus_data[27],sig_ip2bus_data[28],sig_ip2bus_data[29],sig_ip2bus_data[30],sig_ip2bus_data[31]}),
        .E(rx_str_wr_en),
        .\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg (\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ),
        .IP2Bus_Error(IP2Bus_Error),
        .IP2Bus_Error2_in(IP2Bus_Error2_in),
        .IP2Bus_Error_reg(IP2Bus_Error_reg_0),
        .IP2Bus_Error_reg_0(IP2Bus_Error_reg_1),
        .IPIC_STATE_reg(\grxd.COMP_RX_FIFO_n_14 ),
        .Q({\sig_register_array_reg_n_0_[1][0] ,\sig_register_array_reg_n_0_[1][1] ,\sig_register_array_reg_n_0_[1][2] ,\sig_register_array_reg_n_0_[1][3] ,\sig_register_array_reg_n_0_[1][4] ,\sig_register_array_reg_n_0_[1][5] ,\sig_register_array_reg_n_0_[1][6] ,\sig_register_array_reg_n_0_[1][7] ,\sig_register_array_reg_n_0_[1][8] ,\sig_register_array_reg_n_0_[1][9] ,\sig_register_array_reg_n_0_[1][10] }),
        .SR(\grxd.COMP_RX_FIFO_n_11 ),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .axi_str_rxd_tlast(axi_str_rxd_tlast),
        .axi_str_rxd_tready(axi_str_rxd_tready),
        .axi_str_rxd_tvalid(axi_str_rxd_tvalid),
        .axi_str_rxd_tvalid_0(\grxd.COMP_RX_FIFO_n_48 ),
        .dout({dout_0[21],dout_0[18:0]}),
        .empty(empty),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg (\grxd.COMP_RX_FIFO_n_12 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg (\grxd.COMP_RX_FIFO_n_47 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg (\grxd.COMP_RX_FIFO_n_46 ),
        .\grxd.fg_rxd_wr_length_reg[21] (\grxd.fg_rxd_wr_length[21]_i_3_n_0 ),
        .\grxd.rx_fg_len_empty_d1_reg (\grxd.COMP_RX_FIFO_n_9 ),
        .\grxd.sig_rxd_rd_data_reg[32] (\grxd.COMP_RX_FIFO_n_13 ),
        .\grxd.sig_rxd_rd_data_reg[32]_0 (sig_rxd_rd_data),
        .\gwdc.wr_data_count_i_reg[14] (\gwdc.wr_data_count_i_reg[14] ),
        .\gwdc.wr_data_count_i_reg[14]_0 (\gwdc.wr_data_count_i_reg[14]_0 ),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tready(sig_rxd_rd_en_reg_n_0),
        .prog_empty_axis(sig_rxd_prog_empty),
        .prog_full_axis(sig_rxd_prog_full),
        .rd_en(sig_rd_rlen_reg_n_0),
        .rx_fg_len_empty_d1(rx_fg_len_empty_d1),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(\grxd.COMP_RX_FIFO_n_6 ),
        .sig_Bus2IP_CS(sig_Bus2IP_CS),
        .\sig_ip2bus_data_reg[0] (\sig_register_array_reg_n_0_[0][0] ),
        .\sig_ip2bus_data_reg[10] (\sig_ip2bus_data_reg[10]_0 ),
        .\sig_ip2bus_data_reg[1] (\sig_register_array_reg_n_0_[0][1] ),
        .\sig_ip2bus_data_reg[29] (\sig_ip2bus_data_reg[29]_0 ),
        .\sig_ip2bus_data_reg[29]_0 (\sig_ip2bus_data_reg[29]_1 ),
        .\sig_ip2bus_data_reg[2] (\sig_register_array_reg_n_0_[0][2] ),
        .\sig_ip2bus_data_reg[5] (\sig_register_array_reg_n_0_[0][5] ),
        .\sig_ip2bus_data_reg[7] (\sig_register_array_reg_n_0_[0][7] ),
        .\sig_ip2bus_data_reg[8] (\sig_ip2bus_data_reg[8]_0 ),
        .\sig_ip2bus_data_reg[8]_0 (\sig_register_array_reg_n_0_[0][8] ),
        .sig_rd_rlen(sig_rd_rlen),
        .sig_rd_rlen_reg(\grxd.COMP_RX_FIFO_n_49 ),
        .\sig_register_array_reg[0][1] (IPIC_STATE),
        .sig_rxd_prog_empty_d1(sig_rxd_prog_empty_d1),
        .sig_rxd_prog_full_d1(sig_rxd_prog_full_d1),
        .sig_rxd_rd_en_reg(\grxd.COMP_RX_FIFO_n_8 ),
        .sig_rxd_rd_en_reg_0(sig_rxd_rd_en_i_2_n_0),
        .sig_rxd_rd_en_reg_1(sig_rxd_rd_en_reg_0),
        .sync_areset_n_reg(sig_rx_channel_reset_reg_0),
        .wr_en(wr_en));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0000000000000000" *) 
  (* FIFO_MEMORY_TYPE = "distributed" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_WRITE_DEPTH = "4096" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "1" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "1" *) 
  (* READ_DATA_WIDTH = "22" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "22" *) 
  (* WR_DATA_COUNT_WIDTH = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync \grxd.COMP_rx_len_fifo 
       (.almost_empty(\NLW_grxd.COMP_rx_len_fifo_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_grxd.COMP_rx_len_fifo_almost_full_UNCONNECTED ),
        .data_valid(\NLW_grxd.COMP_rx_len_fifo_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_grxd.COMP_rx_len_fifo_dbiterr_UNCONNECTED ),
        .din(fg_rxd_wr_length),
        .dout({dout_0[21],dout,dout_0[18:0]}),
        .empty(empty),
        .full(\NLW_grxd.COMP_rx_len_fifo_full_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_grxd.COMP_rx_len_fifo_overflow_UNCONNECTED ),
        .prog_empty(\NLW_grxd.COMP_rx_len_fifo_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_grxd.COMP_rx_len_fifo_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_grxd.COMP_rx_len_fifo_rd_data_count_UNCONNECTED [0]),
        .rd_en(sig_rd_rlen_reg_n_0),
        .rd_rst_busy(\NLW_grxd.COMP_rx_len_fifo_rd_rst_busy_UNCONNECTED ),
        .rst(sig_rxd_reset),
        .sbiterr(\NLW_grxd.COMP_rx_len_fifo_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_grxd.COMP_rx_len_fifo_underflow_UNCONNECTED ),
        .wr_ack(\NLW_grxd.COMP_rx_len_fifo_wr_ack_UNCONNECTED ),
        .wr_clk(s_axi_aclk),
        .wr_data_count(\NLW_grxd.COMP_rx_len_fifo_wr_data_count_UNCONNECTED [0]),
        .wr_en(wr_en),
        .wr_rst_busy(\NLW_grxd.COMP_rx_len_fifo_wr_rst_busy_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \grxd.COMP_rx_len_fifo_i_1 
       (.I0(s_axi_aresetn),
        .I1(Axi_Str_TxD_AReset),
        .I2(sig_rx_channel_reset_reg_0),
        .O(sig_rxd_reset));
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[0]_i_1 
       (.I0(fg_rxd_wr_length0[0]),
        .I1(axi_str_rxd_tlast),
        .I2(fg_rxd_wr_length[0]),
        .O(\grxd.fg_rxd_wr_length[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[10]_i_1 
       (.I0(fg_rxd_wr_length0[10]),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[10]),
        .O(\grxd.fg_rxd_wr_length[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[11]_i_1 
       (.I0(fg_rxd_wr_length0[11]),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[11]),
        .O(\grxd.fg_rxd_wr_length[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[12]_i_1 
       (.I0(fg_rxd_wr_length0[12]),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[12]),
        .O(\grxd.fg_rxd_wr_length[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[13]_i_1 
       (.I0(fg_rxd_wr_length0[13]),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[13]),
        .O(\grxd.fg_rxd_wr_length[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[14]_i_1 
       (.I0(fg_rxd_wr_length0[14]),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[14]),
        .O(\grxd.fg_rxd_wr_length[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[15]_i_1 
       (.I0(fg_rxd_wr_length0[15]),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[15]),
        .O(\grxd.fg_rxd_wr_length[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[16]_i_1 
       (.I0(fg_rxd_wr_length0[16]),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[16]),
        .O(\grxd.fg_rxd_wr_length[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[17]_i_1 
       (.I0(fg_rxd_wr_length0[17]),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[17]),
        .O(\grxd.fg_rxd_wr_length[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[18]_i_1 
       (.I0(fg_rxd_wr_length0[18]),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[18]),
        .O(\grxd.fg_rxd_wr_length[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[19]_i_1 
       (.I0(fg_rxd_wr_length0[19]),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[19]),
        .O(\grxd.fg_rxd_wr_length[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[1]_i_1 
       (.I0(fg_rxd_wr_length0[1]),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[1]),
        .O(\grxd.fg_rxd_wr_length[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[20]_i_1 
       (.I0(fg_rxd_wr_length0[20]),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[20]),
        .O(\grxd.fg_rxd_wr_length[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[21]_i_2 
       (.I0(fg_rxd_wr_length0[21]),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[21]),
        .O(\grxd.fg_rxd_wr_length[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \grxd.fg_rxd_wr_length[21]_i_3 
       (.I0(Axi_Str_TxD_AReset),
        .I1(s_axi_aresetn),
        .O(\grxd.fg_rxd_wr_length[21]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \grxd.fg_rxd_wr_length[2]_i_1 
       (.I0(\grxd.fg_rxd_wr_length[2]_i_2_n_0 ),
        .I1(s_axi_aresetn),
        .I2(Axi_Str_TxD_AReset),
        .O(\grxd.fg_rxd_wr_length[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FFAFAC0000AFAC)) 
    \grxd.fg_rxd_wr_length[2]_i_2 
       (.I0(fg_rxd_wr_length0[2]),
        .I1(plusOp[2]),
        .I2(axi_str_rxd_tlast),
        .I3(wr_en),
        .I4(\grxd.COMP_RX_FIFO_n_12 ),
        .I5(fg_rxd_wr_length[2]),
        .O(\grxd.fg_rxd_wr_length[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[3]_i_1 
       (.I0(fg_rxd_wr_length0[3]),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[3]),
        .O(\grxd.fg_rxd_wr_length[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \grxd.fg_rxd_wr_length[3]_i_3 
       (.I0(fg_rxd_wr_length[2]),
        .O(\grxd.fg_rxd_wr_length[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[4]_i_1 
       (.I0(fg_rxd_wr_length0[4]),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[4]),
        .O(\grxd.fg_rxd_wr_length[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \grxd.fg_rxd_wr_length[4]_i_3 
       (.I0(fg_rxd_wr_length[2]),
        .O(\grxd.fg_rxd_wr_length[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[5]_i_1 
       (.I0(fg_rxd_wr_length0[5]),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[5]),
        .O(\grxd.fg_rxd_wr_length[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[6]_i_1 
       (.I0(fg_rxd_wr_length0[6]),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[6]),
        .O(\grxd.fg_rxd_wr_length[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[7]_i_1 
       (.I0(fg_rxd_wr_length0[7]),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[7]),
        .O(\grxd.fg_rxd_wr_length[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[8]_i_1 
       (.I0(fg_rxd_wr_length0[8]),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[8]),
        .O(\grxd.fg_rxd_wr_length[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[9]_i_1 
       (.I0(fg_rxd_wr_length0[9]),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[9]),
        .O(\grxd.fg_rxd_wr_length[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[0] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[0]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[0]),
        .R(\grxd.COMP_RX_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[10] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[10]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[10]),
        .R(\grxd.COMP_RX_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[11] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[11]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[11]),
        .R(\grxd.COMP_RX_FIFO_n_11 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grxd.fg_rxd_wr_length_reg[11]_i_2 
       (.CI(\grxd.fg_rxd_wr_length_reg[7]_i_2_n_0 ),
        .CO({\grxd.fg_rxd_wr_length_reg[11]_i_2_n_0 ,\grxd.fg_rxd_wr_length_reg[11]_i_2_n_1 ,\grxd.fg_rxd_wr_length_reg[11]_i_2_n_2 ,\grxd.fg_rxd_wr_length_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(fg_rxd_wr_length0[11:8]),
        .S(fg_rxd_wr_length[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[12] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[12]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[12]),
        .R(\grxd.COMP_RX_FIFO_n_11 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grxd.fg_rxd_wr_length_reg[12]_i_2 
       (.CI(\grxd.fg_rxd_wr_length_reg[8]_i_2_n_0 ),
        .CO({\grxd.fg_rxd_wr_length_reg[12]_i_2_n_0 ,\grxd.fg_rxd_wr_length_reg[12]_i_2_n_1 ,\grxd.fg_rxd_wr_length_reg[12]_i_2_n_2 ,\grxd.fg_rxd_wr_length_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S(fg_rxd_wr_length[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[13] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[13]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[13]),
        .R(\grxd.COMP_RX_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[14] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[14]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[14]),
        .R(\grxd.COMP_RX_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[15] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[15]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[15]),
        .R(\grxd.COMP_RX_FIFO_n_11 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grxd.fg_rxd_wr_length_reg[15]_i_2 
       (.CI(\grxd.fg_rxd_wr_length_reg[11]_i_2_n_0 ),
        .CO({\grxd.fg_rxd_wr_length_reg[15]_i_2_n_0 ,\grxd.fg_rxd_wr_length_reg[15]_i_2_n_1 ,\grxd.fg_rxd_wr_length_reg[15]_i_2_n_2 ,\grxd.fg_rxd_wr_length_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(fg_rxd_wr_length0[15:12]),
        .S(fg_rxd_wr_length[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[16] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[16]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[16]),
        .R(\grxd.COMP_RX_FIFO_n_11 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grxd.fg_rxd_wr_length_reg[16]_i_2 
       (.CI(\grxd.fg_rxd_wr_length_reg[12]_i_2_n_0 ),
        .CO({\grxd.fg_rxd_wr_length_reg[16]_i_2_n_0 ,\grxd.fg_rxd_wr_length_reg[16]_i_2_n_1 ,\grxd.fg_rxd_wr_length_reg[16]_i_2_n_2 ,\grxd.fg_rxd_wr_length_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S(fg_rxd_wr_length[16:13]));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[17] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[17]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[17]),
        .R(\grxd.COMP_RX_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[18] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[18]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[18]),
        .R(\grxd.COMP_RX_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[19] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[19]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[19]),
        .R(\grxd.COMP_RX_FIFO_n_11 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grxd.fg_rxd_wr_length_reg[19]_i_2 
       (.CI(\grxd.fg_rxd_wr_length_reg[15]_i_2_n_0 ),
        .CO({\grxd.fg_rxd_wr_length_reg[19]_i_2_n_0 ,\grxd.fg_rxd_wr_length_reg[19]_i_2_n_1 ,\grxd.fg_rxd_wr_length_reg[19]_i_2_n_2 ,\grxd.fg_rxd_wr_length_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(fg_rxd_wr_length0[19:16]),
        .S(fg_rxd_wr_length[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[1] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[1]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[1]),
        .R(\grxd.COMP_RX_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[20] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[20]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[20]),
        .R(\grxd.COMP_RX_FIFO_n_11 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grxd.fg_rxd_wr_length_reg[20]_i_2 
       (.CI(\grxd.fg_rxd_wr_length_reg[16]_i_2_n_0 ),
        .CO({\grxd.fg_rxd_wr_length_reg[20]_i_2_n_0 ,\grxd.fg_rxd_wr_length_reg[20]_i_2_n_1 ,\grxd.fg_rxd_wr_length_reg[20]_i_2_n_2 ,\grxd.fg_rxd_wr_length_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[20:17]),
        .S(fg_rxd_wr_length[20:17]));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[21] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[21]_i_2_n_0 ),
        .Q(fg_rxd_wr_length[21]),
        .R(\grxd.COMP_RX_FIFO_n_11 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grxd.fg_rxd_wr_length_reg[21]_i_4 
       (.CI(\grxd.fg_rxd_wr_length_reg[19]_i_2_n_0 ),
        .CO({\NLW_grxd.fg_rxd_wr_length_reg[21]_i_4_CO_UNCONNECTED [3:1],\grxd.fg_rxd_wr_length_reg[21]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_grxd.fg_rxd_wr_length_reg[21]_i_4_O_UNCONNECTED [3:2],fg_rxd_wr_length0[21:20]}),
        .S({1'b0,1'b0,fg_rxd_wr_length[21:20]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grxd.fg_rxd_wr_length_reg[21]_i_5 
       (.CI(\grxd.fg_rxd_wr_length_reg[20]_i_2_n_0 ),
        .CO(\NLW_grxd.fg_rxd_wr_length_reg[21]_i_5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_grxd.fg_rxd_wr_length_reg[21]_i_5_O_UNCONNECTED [3:1],plusOp[21]}),
        .S({1'b0,1'b0,1'b0,fg_rxd_wr_length[21]}));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\grxd.fg_rxd_wr_length[2]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[3] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[3]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[3]),
        .R(\grxd.COMP_RX_FIFO_n_11 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grxd.fg_rxd_wr_length_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\grxd.fg_rxd_wr_length_reg[3]_i_2_n_0 ,\grxd.fg_rxd_wr_length_reg[3]_i_2_n_1 ,\grxd.fg_rxd_wr_length_reg[3]_i_2_n_2 ,\grxd.fg_rxd_wr_length_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,fg_rxd_wr_length[2:1],1'b0}),
        .O(fg_rxd_wr_length0[3:0]),
        .S({fg_rxd_wr_length[3],\grxd.fg_rxd_wr_length[3]_i_3_n_0 ,fg_rxd_wr_length[1:0]}));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[4] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[4]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[4]),
        .R(\grxd.COMP_RX_FIFO_n_11 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grxd.fg_rxd_wr_length_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\grxd.fg_rxd_wr_length_reg[4]_i_2_n_0 ,\grxd.fg_rxd_wr_length_reg[4]_i_2_n_1 ,\grxd.fg_rxd_wr_length_reg[4]_i_2_n_2 ,\grxd.fg_rxd_wr_length_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fg_rxd_wr_length[2],1'b0}),
        .O(plusOp[4:1]),
        .S({fg_rxd_wr_length[4:3],\grxd.fg_rxd_wr_length[4]_i_3_n_0 ,fg_rxd_wr_length[1]}));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[5] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[5]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[5]),
        .R(\grxd.COMP_RX_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[6] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[6]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[6]),
        .R(\grxd.COMP_RX_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[7] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[7]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[7]),
        .R(\grxd.COMP_RX_FIFO_n_11 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grxd.fg_rxd_wr_length_reg[7]_i_2 
       (.CI(\grxd.fg_rxd_wr_length_reg[3]_i_2_n_0 ),
        .CO({\grxd.fg_rxd_wr_length_reg[7]_i_2_n_0 ,\grxd.fg_rxd_wr_length_reg[7]_i_2_n_1 ,\grxd.fg_rxd_wr_length_reg[7]_i_2_n_2 ,\grxd.fg_rxd_wr_length_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(fg_rxd_wr_length0[7:4]),
        .S(fg_rxd_wr_length[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[8] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[8]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[8]),
        .R(\grxd.COMP_RX_FIFO_n_11 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grxd.fg_rxd_wr_length_reg[8]_i_2 
       (.CI(\grxd.fg_rxd_wr_length_reg[4]_i_2_n_0 ),
        .CO({\grxd.fg_rxd_wr_length_reg[8]_i_2_n_0 ,\grxd.fg_rxd_wr_length_reg[8]_i_2_n_1 ,\grxd.fg_rxd_wr_length_reg[8]_i_2_n_2 ,\grxd.fg_rxd_wr_length_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S(fg_rxd_wr_length[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[9] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[9]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[9]),
        .R(\grxd.COMP_RX_FIFO_n_11 ));
  FDSE #(
    .INIT(1'b0)) 
    \grxd.rx_fg_len_empty_d1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(empty),
        .Q(rx_fg_len_empty_d1),
        .S(sig_Bus2IP_Reset));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.rx_len_wr_en_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\grxd.COMP_RX_FIFO_n_48 ),
        .Q(wr_en),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \grxd.sig_rxd_prog_empty_d1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_rxd_prog_empty),
        .Q(sig_rxd_prog_empty_d1),
        .S(sig_Bus2IP_Reset));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.sig_rxd_prog_full_d1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_rxd_prog_full),
        .Q(sig_rxd_prog_full_d1),
        .R(sig_Bus2IP_Reset));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.sig_rxd_rd_data_reg[32] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\grxd.COMP_RX_FIFO_n_49 ),
        .Q(sig_rxd_rd_data),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    interrupt_INST_0
       (.I0(\sig_register_array_reg[0][11]_0 ),
        .I1(Q[1]),
        .I2(\sig_register_array_reg[0][12]_0 ),
        .I3(Q[0]),
        .I4(interrupt_INST_0_i_1_n_0),
        .I5(interrupt_INST_0_i_2_n_0),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    interrupt_INST_0_i_1
       (.I0(\sig_register_array_reg_n_0_[0][0] ),
        .I1(\sig_register_array_reg_n_0_[1][0] ),
        .I2(\sig_register_array_reg_n_0_[0][1] ),
        .I3(\sig_register_array_reg_n_0_[1][1] ),
        .I4(\sig_register_array_reg_n_0_[1][2] ),
        .I5(\sig_register_array_reg_n_0_[0][2] ),
        .O(interrupt_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    interrupt_INST_0_i_2
       (.I0(\sig_register_array_reg_n_0_[0][5] ),
        .I1(\sig_register_array_reg_n_0_[1][5] ),
        .I2(\sig_register_array_reg_n_0_[0][7] ),
        .I3(\sig_register_array_reg_n_0_[1][7] ),
        .I4(\sig_register_array_reg_n_0_[1][8] ),
        .I5(\sig_register_array_reg_n_0_[0][8] ),
        .O(interrupt_INST_0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[0]),
        .Q(\sig_ip2bus_data_reg[0]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[10]),
        .Q(\sig_ip2bus_data_reg[0]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\sig_ip2bus_data_reg[0]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\sig_ip2bus_data_reg[0]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[13]),
        .Q(\sig_ip2bus_data_reg[0]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[14]),
        .Q(\sig_ip2bus_data_reg[0]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[15]),
        .Q(\sig_ip2bus_data_reg[0]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[16]),
        .Q(\sig_ip2bus_data_reg[0]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[17]),
        .Q(\sig_ip2bus_data_reg[0]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[18]),
        .Q(\sig_ip2bus_data_reg[0]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[19]),
        .Q(\sig_ip2bus_data_reg[0]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[1]),
        .Q(\sig_ip2bus_data_reg[0]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[20]),
        .Q(\sig_ip2bus_data_reg[0]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[21]),
        .Q(\sig_ip2bus_data_reg[0]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[22]),
        .Q(\sig_ip2bus_data_reg[0]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[23]),
        .Q(\sig_ip2bus_data_reg[0]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[24]),
        .Q(\sig_ip2bus_data_reg[0]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[25]),
        .Q(\sig_ip2bus_data_reg[0]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[26]),
        .Q(\sig_ip2bus_data_reg[0]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[27]),
        .Q(\sig_ip2bus_data_reg[0]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[28]),
        .Q(\sig_ip2bus_data_reg[0]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[29]),
        .Q(\sig_ip2bus_data_reg[0]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[2]),
        .Q(\sig_ip2bus_data_reg[0]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[30]),
        .Q(\sig_ip2bus_data_reg[0]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[31]),
        .Q(\sig_ip2bus_data_reg[0]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[3]),
        .Q(\sig_ip2bus_data_reg[0]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[4]),
        .Q(\sig_ip2bus_data_reg[0]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[5]),
        .Q(\sig_ip2bus_data_reg[0]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[6]),
        .Q(\sig_ip2bus_data_reg[0]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[7]),
        .Q(\sig_ip2bus_data_reg[0]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[8]),
        .Q(\sig_ip2bus_data_reg[0]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[9]),
        .Q(\sig_ip2bus_data_reg[0]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_rlen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_rd_rlen),
        .Q(sig_rd_rlen_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hAAAABBABAAAA88A8)) 
    \sig_register_array[0][0]_i_1 
       (.I0(\sig_register_array[0]0_out [2]),
        .I1(\sig_register_array_reg[0][0]_0 ),
        .I2(IP2Bus_Error_reg_1),
        .I3(IP2Bus_Error2_in),
        .I4(\sig_register_array_reg[0][0]_1 ),
        .I5(\sig_register_array_reg_n_0_[0][0] ),
        .O(\sig_register_array[0][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_register_array[0][0]_i_5 
       (.I0(IPIC_STATE),
        .I1(sig_Bus2IP_CS),
        .O(IP2Bus_Error2_in));
  LUT6 #(
    .INIT(64'hA3A0A3A3A0A0A0A0)) 
    \sig_register_array[0][11]_i_1 
       (.I0(\sig_register_array_reg[0][11]_1 ),
        .I1(\sig_register_array_reg[0][0]_0 ),
        .I2(\grxd.COMP_RX_FIFO_n_46 ),
        .I3(\sig_register_array_reg[0][1]_0 ),
        .I4(s_axi_wdata[9]),
        .I5(\sig_register_array_reg[0][11]_0 ),
        .O(\sig_register_array[0][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA3A0A3A3A0A0A0A0)) 
    \sig_register_array[0][12]_i_1 
       (.I0(\sig_register_array_reg[0][12]_1 ),
        .I1(\sig_register_array_reg[0][0]_0 ),
        .I2(\grxd.COMP_RX_FIFO_n_47 ),
        .I3(\sig_register_array_reg[0][1]_0 ),
        .I4(s_axi_wdata[8]),
        .I5(\sig_register_array_reg[0][12]_0 ),
        .O(\sig_register_array[0][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAABABA8AAA8A8)) 
    \sig_register_array[0][1]_i_1 
       (.I0(\sig_register_array[0]0_out [1]),
        .I1(\sig_register_array_reg[0][0]_0 ),
        .I2(\grxd.COMP_RX_FIFO_n_13 ),
        .I3(\sig_register_array_reg[0][1]_0 ),
        .I4(s_axi_wdata[14]),
        .I5(\sig_register_array_reg_n_0_[0][1] ),
        .O(\sig_register_array[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAABABA8AAA8A8)) 
    \sig_register_array[0][2]_i_1 
       (.I0(\sig_register_array[0]0_out [0]),
        .I1(\sig_register_array_reg[0][0]_0 ),
        .I2(\grxd.COMP_RX_FIFO_n_14 ),
        .I3(\sig_register_array_reg[0][1]_0 ),
        .I4(s_axi_wdata[13]),
        .I5(\sig_register_array_reg_n_0_[0][2] ),
        .O(\sig_register_array[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA3A0A3A3A0A0A0A0)) 
    \sig_register_array[0][5]_i_1 
       (.I0(\sig_register_array_reg[0][5]_0 ),
        .I1(\sig_register_array_reg[0][0]_0 ),
        .I2(\grxd.COMP_RX_FIFO_n_9 ),
        .I3(\sig_register_array_reg[0][1]_0 ),
        .I4(s_axi_wdata[12]),
        .I5(\sig_register_array_reg_n_0_[0][5] ),
        .O(\sig_register_array[0][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \sig_register_array[0][5]_i_5 
       (.I0(s_axi_wdata[0]),
        .I1(s_axi_wdata[1]),
        .I2(s_axi_wdata[2]),
        .I3(s_axi_wdata[3]),
        .O(s_axi_wdata_0_sn_1));
  LUT6 #(
    .INIT(64'h2222F2FF22220200)) 
    \sig_register_array[0][7]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ),
        .I1(Bus_RNW_reg),
        .I2(\sig_register_array_reg[0][1]_0 ),
        .I3(s_axi_wdata[11]),
        .I4(\sig_register_array_reg[0][0]_0 ),
        .I5(\sig_register_array_reg_n_0_[0][7] ),
        .O(\sig_register_array[0][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFBFBFBF0)) 
    \sig_register_array[0][8]_i_1 
       (.I0(\sig_register_array_reg[0][1]_0 ),
        .I1(s_axi_wdata[10]),
        .I2(\sig_register_array_reg[0][0]_0 ),
        .I3(sig_rxd_reset),
        .I4(\sig_register_array_reg_n_0_[0][8] ),
        .O(\sig_register_array[0][8]_i_1_n_0 ));
  FDRE \sig_register_array_reg[0][0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_register_array[0][0]_i_1_n_0 ),
        .Q(\sig_register_array_reg_n_0_[0][0] ),
        .R(sig_Bus2IP_Reset));
  FDRE \sig_register_array_reg[0][11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_register_array[0][11]_i_1_n_0 ),
        .Q(\sig_register_array_reg[0][11]_0 ),
        .R(sig_Bus2IP_Reset));
  FDRE \sig_register_array_reg[0][12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_register_array[0][12]_i_1_n_0 ),
        .Q(\sig_register_array_reg[0][12]_0 ),
        .R(sig_Bus2IP_Reset));
  FDRE \sig_register_array_reg[0][1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_register_array[0][1]_i_1_n_0 ),
        .Q(\sig_register_array_reg_n_0_[0][1] ),
        .R(sig_Bus2IP_Reset));
  FDRE \sig_register_array_reg[0][2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_register_array[0][2]_i_1_n_0 ),
        .Q(\sig_register_array_reg_n_0_[0][2] ),
        .R(sig_Bus2IP_Reset));
  FDRE \sig_register_array_reg[0][5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_register_array[0][5]_i_1_n_0 ),
        .Q(\sig_register_array_reg_n_0_[0][5] ),
        .R(sig_Bus2IP_Reset));
  FDRE \sig_register_array_reg[0][7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_register_array[0][7]_i_1_n_0 ),
        .Q(\sig_register_array_reg_n_0_[0][7] ),
        .R(sig_Bus2IP_Reset));
  FDRE \sig_register_array_reg[0][8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_register_array[0][8]_i_1_n_0 ),
        .Q(\sig_register_array_reg_n_0_[0][8] ),
        .R(sig_Bus2IP_Reset));
  FDRE \sig_register_array_reg[1][0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_register_array_reg[1][0]_0 [12]),
        .Q(\sig_register_array_reg_n_0_[1][0] ),
        .R(sig_Bus2IP_Reset));
  FDRE \sig_register_array_reg[1][10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_register_array_reg[1][0]_0 [2]),
        .Q(\sig_register_array_reg_n_0_[1][10] ),
        .R(sig_Bus2IP_Reset));
  FDRE \sig_register_array_reg[1][11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_register_array_reg[1][0]_0 [1]),
        .Q(Q[1]),
        .R(sig_Bus2IP_Reset));
  FDRE \sig_register_array_reg[1][12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_register_array_reg[1][0]_0 [0]),
        .Q(Q[0]),
        .R(sig_Bus2IP_Reset));
  FDRE \sig_register_array_reg[1][1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_register_array_reg[1][0]_0 [11]),
        .Q(\sig_register_array_reg_n_0_[1][1] ),
        .R(sig_Bus2IP_Reset));
  FDRE \sig_register_array_reg[1][2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_register_array_reg[1][0]_0 [10]),
        .Q(\sig_register_array_reg_n_0_[1][2] ),
        .R(sig_Bus2IP_Reset));
  FDRE \sig_register_array_reg[1][3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_register_array_reg[1][0]_0 [9]),
        .Q(\sig_register_array_reg_n_0_[1][3] ),
        .R(sig_Bus2IP_Reset));
  FDRE \sig_register_array_reg[1][4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_register_array_reg[1][0]_0 [8]),
        .Q(\sig_register_array_reg_n_0_[1][4] ),
        .R(sig_Bus2IP_Reset));
  FDRE \sig_register_array_reg[1][5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_register_array_reg[1][0]_0 [7]),
        .Q(\sig_register_array_reg_n_0_[1][5] ),
        .R(sig_Bus2IP_Reset));
  FDRE \sig_register_array_reg[1][6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_register_array_reg[1][0]_0 [6]),
        .Q(\sig_register_array_reg_n_0_[1][6] ),
        .R(sig_Bus2IP_Reset));
  FDRE \sig_register_array_reg[1][7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_register_array_reg[1][0]_0 [5]),
        .Q(\sig_register_array_reg_n_0_[1][7] ),
        .R(sig_Bus2IP_Reset));
  FDRE \sig_register_array_reg[1][8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_register_array_reg[1][0]_0 [4]),
        .Q(\sig_register_array_reg_n_0_[1][8] ),
        .R(sig_Bus2IP_Reset));
  FDRE \sig_register_array_reg[1][9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\sig_register_array_reg[1][0]_0 [3]),
        .Q(\sig_register_array_reg_n_0_[1][9] ),
        .R(sig_Bus2IP_Reset));
  FDRE #(
    .INIT(1'b0)) 
    sig_rx_channel_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_rx_channel_reset_reg_1),
        .Q(sig_rx_channel_reset_reg_0),
        .R(sig_Bus2IP_Reset));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_rxd_rd_en_i_2
       (.I0(s_axi_aresetn),
        .I1(IPIC_STATE),
        .O(sig_rxd_rd_en_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rxd_rd_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\grxd.COMP_RX_FIFO_n_8 ),
        .Q(sig_rxd_rd_en_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    sig_str_rst_i_3
       (.I0(s_axi_wdata[3]),
        .I1(s_axi_wdata[2]),
        .I2(s_axi_wdata[1]),
        .I3(s_axi_wdata[0]),
        .I4(s_axi_wdata_5_sn_1),
        .O(s_axi_wdata_3_sn_1));
  LUT4 #(
    .INIT(16'hFFDF)) 
    sig_str_rst_i_4
       (.I0(s_axi_wdata[5]),
        .I1(s_axi_wdata[4]),
        .I2(s_axi_wdata[7]),
        .I3(s_axi_wdata[6]),
        .O(s_axi_wdata_5_sn_1));
  FDSE #(
    .INIT(1'b0)) 
    sig_str_rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_str_rst_reg_0),
        .Q(Axi_Str_TxD_AReset),
        .S(sig_Bus2IP_Reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pselect_f
   (ce_expnd_i_12,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] );
  output ce_expnd_i_12;
  input [3:0]\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;

  wire [3:0]\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  wire ce_expnd_i_12;

  LUT4 #(
    .INIT(16'h0001)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [3]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [2]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [0]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [1]),
        .O(ce_expnd_i_12));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pselect_f__parameterized0
   (ce_expnd_i_11,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] );
  output ce_expnd_i_11;
  input [3:0]\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;

  wire [3:0]\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  wire ce_expnd_i_11;

  LUT4 #(
    .INIT(16'h0100)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] [3]),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] [2]),
        .I2(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] [1]),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] [0]),
        .O(ce_expnd_i_11));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pselect_f__parameterized1
   (ce_expnd_i_10,
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] );
  output ce_expnd_i_10;
  input [3:0]\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ;

  wire [3:0]\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ;
  wire ce_expnd_i_10;

  LUT4 #(
    .INIT(16'h0100)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] [3]),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] [2]),
        .I2(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] [0]),
        .I3(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] [1]),
        .O(ce_expnd_i_10));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pselect_f__parameterized10
   (ce_expnd_i_1,
    \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11] );
  output ce_expnd_i_1;
  input [3:0]\GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11] ;

  wire [3:0]\GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11] ;
  wire ce_expnd_i_1;

  LUT4 #(
    .INIT(16'h4000)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11] [2]),
        .I1(\GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11] [3]),
        .I2(\GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11] [0]),
        .I3(\GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11] [1]),
        .O(ce_expnd_i_1));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pselect_f__parameterized11
   (ce_expnd_i_0,
    \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12] );
  output ce_expnd_i_0;
  input [3:0]\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12] ;

  wire [3:0]\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12] ;
  wire ce_expnd_i_0;

  LUT4 #(
    .INIT(16'h1000)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12] [1]),
        .I1(\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12] [0]),
        .I2(\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12] [3]),
        .I3(\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12] [2]),
        .O(ce_expnd_i_0));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pselect_f__parameterized3
   (ce_expnd_i_8,
    \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] );
  output ce_expnd_i_8;
  input [3:0]\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] ;

  wire [3:0]\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] ;
  wire ce_expnd_i_8;

  LUT4 #(
    .INIT(16'h0100)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] [3]),
        .I1(\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] [1]),
        .I2(\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] [0]),
        .I3(\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] [2]),
        .O(ce_expnd_i_8));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pselect_f__parameterized4
   (ce_expnd_i_7,
    \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5] );
  output ce_expnd_i_7;
  input [3:0]\GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5] ;

  wire [3:0]\GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5] ;
  wire ce_expnd_i_7;

  LUT4 #(
    .INIT(16'h1000)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5] [3]),
        .I1(\GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5] [1]),
        .I2(\GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5] [0]),
        .I3(\GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5] [2]),
        .O(ce_expnd_i_7));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pselect_f__parameterized5
   (ce_expnd_i_6,
    \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] );
  output ce_expnd_i_6;
  input [3:0]\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] ;

  wire [3:0]\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] ;
  wire ce_expnd_i_6;

  LUT4 #(
    .INIT(16'h1000)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] [3]),
        .I1(\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] [0]),
        .I2(\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] [1]),
        .I3(\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] [2]),
        .O(ce_expnd_i_6));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pselect_f__parameterized6
   (ce_expnd_i_5,
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] );
  output ce_expnd_i_5;
  input [3:0]\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] ;

  wire [3:0]\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] ;
  wire ce_expnd_i_5;

  LUT4 #(
    .INIT(16'h4000)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] [3]),
        .I1(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] [2]),
        .I2(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] [0]),
        .I3(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] [1]),
        .O(ce_expnd_i_5));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pselect_f__parameterized7
   (ce_expnd_i_4,
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] );
  output ce_expnd_i_4;
  input [3:0]\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ;

  wire [3:0]\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ;
  wire ce_expnd_i_4;

  LUT4 #(
    .INIT(16'h0100)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] [2]),
        .I1(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] [1]),
        .I2(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] [0]),
        .I3(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] [3]),
        .O(ce_expnd_i_4));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pselect_f__parameterized8
   (ce_expnd_i_3,
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9] );
  output ce_expnd_i_3;
  input [3:0]\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9] ;

  wire [3:0]\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9] ;
  wire ce_expnd_i_3;

  LUT4 #(
    .INIT(16'h1000)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9] [2]),
        .I1(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9] [1]),
        .I2(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9] [3]),
        .I3(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9] [0]),
        .O(ce_expnd_i_3));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pselect_f__parameterized9
   (ce_expnd_i_2,
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] );
  output ce_expnd_i_2;
  input [3:0]\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] ;

  wire [3:0]\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] ;
  wire ce_expnd_i_2;

  LUT4 #(
    .INIT(16'h1000)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] [2]),
        .I1(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] [0]),
        .I2(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] [3]),
        .I3(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] [1]),
        .O(ce_expnd_i_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_slave_attachment
   (start2_reg_0,
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] ,
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9] ,
    s_axi_rresp,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] ,
    Bus_RNW_reg_reg,
    s_axi_rvalid,
    s_axi_bvalid,
    SR,
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_0 ,
    \s_axi_wdata[19] ,
    \s_axi_wdata[20] ,
    \s_axi_wdata[26] ,
    \s_axi_wdata[31] ,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ,
    E,
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ,
    bus2ip_rnw_i_reg_0,
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_1 ,
    D,
    sig_rd_rlen,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ,
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1 ,
    \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] ,
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_2 ,
    \sig_register_array[0]0_out ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_2 ,
    bus2ip_rnw_i_reg_1,
    Bus_RNW_reg_reg_0,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ,
    s_axi_bresp,
    s_axi_rdata,
    sig_Bus2IP_Reset,
    s_axi_aclk,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 ,
    IP2Bus_Error,
    s_axi_arvalid,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ,
    \FSM_onehot_state_reg[3]_0 ,
    \FSM_onehot_state_reg[2]_0 ,
    s_axi_awvalid,
    s_axi_wvalid,
    IPIC_STATE,
    s_axi_aresetn,
    sig_str_rst_reg,
    IP2Bus_Error2_in,
    s_axi_wdata,
    empty,
    m_axis_tdata,
    \sig_ip2bus_data_reg[11] ,
    dout,
    Q,
    \sig_ip2bus_data_reg[12] ,
    \sig_ip2bus_data_reg[11]_0 ,
    sig_rxd_rd_en_reg,
    \sig_register_array[0][12]_i_2 ,
    \sig_register_array[0][12]_i_2_0 ,
    sig_rd_rlen_reg,
    s_axi_bready,
    s_axi_rready,
    s_axi_awaddr,
    s_axi_araddr,
    \s_axi_rdata_i_reg[31]_0 );
  output start2_reg_0;
  output \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] ;
  output \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9] ;
  output [0:0]s_axi_rresp;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  output Bus_RNW_reg_reg;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output [0:0]SR;
  output \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_0 ;
  output \s_axi_wdata[19] ;
  output \s_axi_wdata[20] ;
  output \s_axi_wdata[26] ;
  output \s_axi_wdata[31] ;
  output \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  output [0:0]E;
  output \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ;
  output bus2ip_rnw_i_reg_0;
  output \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_1 ;
  output [1:0]D;
  output sig_rd_rlen;
  output \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  output \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1 ;
  output \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] ;
  output \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_2 ;
  output [2:0]\sig_register_array[0]0_out ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_2 ;
  output bus2ip_rnw_i_reg_1;
  output [12:0]Bus_RNW_reg_reg_0;
  output \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ;
  output [0:0]s_axi_bresp;
  output [31:0]s_axi_rdata;
  input sig_Bus2IP_Reset;
  input s_axi_aclk;
  input \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 ;
  input IP2Bus_Error;
  input s_axi_arvalid;
  input \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  input \FSM_onehot_state_reg[3]_0 ;
  input \FSM_onehot_state_reg[2]_0 ;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input IPIC_STATE;
  input s_axi_aresetn;
  input sig_str_rst_reg;
  input IP2Bus_Error2_in;
  input [12:0]s_axi_wdata;
  input empty;
  input [1:0]m_axis_tdata;
  input \sig_ip2bus_data_reg[11] ;
  input [1:0]dout;
  input [1:0]Q;
  input \sig_ip2bus_data_reg[12] ;
  input \sig_ip2bus_data_reg[11]_0 ;
  input sig_rxd_rd_en_reg;
  input \sig_register_array[0][12]_i_2 ;
  input \sig_register_array[0][12]_i_2_0 ;
  input sig_rd_rlen_reg;
  input s_axi_bready;
  input s_axi_rready;
  input [3:0]s_axi_awaddr;
  input [3:0]s_axi_araddr;
  input [31:0]\s_axi_rdata_i_reg[31]_0 ;

  wire Bus_RNW_reg_reg;
  wire [12:0]Bus_RNW_reg_reg_0;
  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_2_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state_reg[2]_0 ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[1] ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] ;
  wire \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_2 ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  wire \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] ;
  wire \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9] ;
  wire \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_2 ;
  wire IP2Bus_Error;
  wire IP2Bus_Error2_in;
  wire IPIC_STATE;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \bus2ip_addr_i[2]_i_1_n_0 ;
  wire \bus2ip_addr_i[3]_i_1_n_0 ;
  wire \bus2ip_addr_i[4]_i_1_n_0 ;
  wire \bus2ip_addr_i[5]_i_1_n_0 ;
  wire \bus2ip_addr_i_reg_n_0_[2] ;
  wire \bus2ip_addr_i_reg_n_0_[3] ;
  wire \bus2ip_addr_i_reg_n_0_[4] ;
  wire \bus2ip_addr_i_reg_n_0_[5] ;
  wire bus2ip_rnw_i_reg_0;
  wire bus2ip_rnw_i_reg_1;
  wire [1:0]dout;
  wire empty;
  wire [1:0]m_axis_tdata;
  wire rst;
  wire s_axi_aclk;
  wire [3:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [3:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [0:0]s_axi_bresp;
  wire s_axi_bresp_i;
  wire \s_axi_bresp_i[1]_i_1_n_0 ;
  wire s_axi_bvalid;
  wire s_axi_bvalid_i_i_1_n_0;
  wire [31:0]s_axi_rdata;
  wire [31:0]\s_axi_rdata_i_reg[31]_0 ;
  wire s_axi_rready;
  wire [0:0]s_axi_rresp;
  wire s_axi_rresp_i;
  wire s_axi_rvalid;
  wire s_axi_rvalid_i_i_1_n_0;
  wire [12:0]s_axi_wdata;
  wire \s_axi_wdata[19] ;
  wire \s_axi_wdata[20] ;
  wire \s_axi_wdata[26] ;
  wire \s_axi_wdata[31] ;
  wire s_axi_wvalid;
  wire sig_Bus2IP_RNW;
  wire sig_Bus2IP_Reset;
  wire \sig_ip2bus_data_reg[11] ;
  wire \sig_ip2bus_data_reg[11]_0 ;
  wire \sig_ip2bus_data_reg[12] ;
  wire sig_rd_rlen;
  wire sig_rd_rlen_reg;
  wire [2:0]\sig_register_array[0]0_out ;
  wire \sig_register_array[0][12]_i_2 ;
  wire \sig_register_array[0][12]_i_2_0 ;
  wire sig_rxd_rd_en_reg;
  wire sig_str_rst_reg;
  wire start2_i_1_n_0;
  wire start2_reg_0;

  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(s_axi_rresp_i),
        .I1(\FSM_onehot_state_reg[3]_0 ),
        .I2(\FSM_onehot_state_reg[2]_0 ),
        .I3(s_axi_bresp_i),
        .I4(\FSM_onehot_state[1]_i_2_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888FFF8888)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_state[1]_i_2_n_0 ),
        .I2(s_axi_awvalid),
        .I3(s_axi_wvalid),
        .I4(\FSM_onehot_state_reg_n_0_[1] ),
        .I5(s_axi_arvalid),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[1]_i_2 
       (.I0(s_axi_bready),
        .I1(s_axi_bvalid),
        .I2(s_axi_rready),
        .I3(s_axi_rvalid),
        .O(\FSM_onehot_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800080)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(s_axi_arvalid),
        .I4(\FSM_onehot_state_reg[2]_0 ),
        .I5(s_axi_bresp_i),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(\FSM_onehot_state_reg[3]_0 ),
        .I1(s_axi_rresp_i),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(s_axi_arvalid),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "sm_read:1000,sm_write:0100,sm_resp:0001,sm_idle:0010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .R(rst));
  (* FSM_ENCODED_STATES = "sm_read:1000,sm_write:0100,sm_resp:0001,sm_idle:0010" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .S(rst));
  (* FSM_ENCODED_STATES = "sm_read:1000,sm_write:0100,sm_resp:0001,sm_idle:0010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(s_axi_bresp_i),
        .R(rst));
  (* FSM_ENCODED_STATES = "sm_read:1000,sm_write:0100,sm_resp:0001,sm_idle:0010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(s_axi_rresp_i),
        .R(rst));
  LUT1 #(
    .INIT(2'h1)) 
    IP2Bus_WrAck_i_2
       (.I0(sig_Bus2IP_RNW),
        .O(bus2ip_rnw_i_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_decoder I_DECODER
       (.Bus_RNW_reg_reg_0(Bus_RNW_reg_reg),
        .Bus_RNW_reg_reg_1(Bus_RNW_reg_reg_0),
        .D(D),
        .E(E),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 (\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 (\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2 (\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 ),
        .\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 (\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] ),
        .\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1 (\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ),
        .\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_2 (\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1 ),
        .\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_3 (\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_2 ),
        .\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]_0 (start2_reg_0),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0 (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ),
        .\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]_0 (\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] ),
        .\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_0 (\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9] ),
        .\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_1 (\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_0 ),
        .\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_2 (\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_1 ),
        .\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_3 (\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_2 ),
        .\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_4 ({\bus2ip_addr_i_reg_n_0_[5] ,\bus2ip_addr_i_reg_n_0_[4] ,\bus2ip_addr_i_reg_n_0_[3] ,\bus2ip_addr_i_reg_n_0_[2] }),
        .IP2Bus_Error2_in(IP2Bus_Error2_in),
        .IPIC_STATE(IPIC_STATE),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ),
        .Q(Q),
        .SR(SR),
        .bus2ip_rnw_i_reg(bus2ip_rnw_i_reg_0),
        .dout(dout),
        .empty(empty),
        .m_axis_tdata(m_axis_tdata),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wdata[19] (\s_axi_wdata[19] ),
        .\s_axi_wdata[20] (\s_axi_wdata[20] ),
        .\s_axi_wdata[26] (\s_axi_wdata[26] ),
        .\s_axi_wdata[31] (\s_axi_wdata[31] ),
        .sig_Bus2IP_RNW(sig_Bus2IP_RNW),
        .\sig_ip2bus_data_reg[11] (\sig_ip2bus_data_reg[11] ),
        .\sig_ip2bus_data_reg[11]_0 (\sig_ip2bus_data_reg[11]_0 ),
        .\sig_ip2bus_data_reg[12] (\sig_ip2bus_data_reg[12] ),
        .sig_rd_rlen(sig_rd_rlen),
        .sig_rd_rlen_reg(sig_rd_rlen_reg),
        .\sig_register_array[0]0_out (\sig_register_array[0]0_out ),
        .\sig_register_array[0][12]_i_2_0 (\sig_register_array[0][12]_i_2 ),
        .\sig_register_array[0][12]_i_2_1 (\sig_register_array[0][12]_i_2_0 ),
        .sig_rxd_rd_en_reg(sig_rxd_rd_en_reg),
        .sig_str_rst_reg(sig_str_rst_reg));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_awaddr[0]),
        .I1(s_axi_arvalid),
        .I2(s_axi_araddr[0]),
        .O(\bus2ip_addr_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_awaddr[1]),
        .I1(s_axi_arvalid),
        .I2(s_axi_araddr[1]),
        .O(\bus2ip_addr_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bus2ip_addr_i[4]_i_1 
       (.I0(s_axi_awaddr[2]),
        .I1(s_axi_arvalid),
        .I2(s_axi_araddr[2]),
        .O(\bus2ip_addr_i[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bus2ip_addr_i[5]_i_1 
       (.I0(s_axi_awaddr[3]),
        .I1(s_axi_arvalid),
        .I2(s_axi_araddr[3]),
        .O(\bus2ip_addr_i[5]_i_1_n_0 ));
  FDRE \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[2]_i_1_n_0 ),
        .Q(\bus2ip_addr_i_reg_n_0_[2] ),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[3]_i_1_n_0 ),
        .Q(\bus2ip_addr_i_reg_n_0_[3] ),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[4]_i_1_n_0 ),
        .Q(\bus2ip_addr_i_reg_n_0_[4] ),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[5]_i_1_n_0 ),
        .Q(\bus2ip_addr_i_reg_n_0_[5] ),
        .R(rst));
  FDRE bus2ip_rnw_i_reg
       (.C(s_axi_aclk),
        .CE(start2_i_1_n_0),
        .D(s_axi_arvalid),
        .Q(sig_Bus2IP_RNW),
        .R(rst));
  FDRE rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_Bus2IP_Reset),
        .Q(rst),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_bresp_i[1]_i_1 
       (.I0(IP2Bus_Error),
        .I1(s_axi_bresp_i),
        .I2(s_axi_bresp),
        .O(\s_axi_bresp_i[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_bresp_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_axi_bresp_i[1]_i_1_n_0 ),
        .Q(s_axi_bresp),
        .R(rst));
  LUT4 #(
    .INIT(16'h8F88)) 
    s_axi_bvalid_i_i_1
       (.I0(s_axi_bresp_i),
        .I1(\FSM_onehot_state_reg[2]_0 ),
        .I2(s_axi_bready),
        .I3(s_axi_bvalid),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [0]),
        .Q(s_axi_rdata[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [10]),
        .Q(s_axi_rdata[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [11]),
        .Q(s_axi_rdata[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [12]),
        .Q(s_axi_rdata[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [13]),
        .Q(s_axi_rdata[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [14]),
        .Q(s_axi_rdata[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [15]),
        .Q(s_axi_rdata[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [16]),
        .Q(s_axi_rdata[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [17]),
        .Q(s_axi_rdata[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [18]),
        .Q(s_axi_rdata[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [19]),
        .Q(s_axi_rdata[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [1]),
        .Q(s_axi_rdata[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [20]),
        .Q(s_axi_rdata[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [21]),
        .Q(s_axi_rdata[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [22]),
        .Q(s_axi_rdata[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [23]),
        .Q(s_axi_rdata[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[24] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [24]),
        .Q(s_axi_rdata[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [25]),
        .Q(s_axi_rdata[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [26]),
        .Q(s_axi_rdata[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [27]),
        .Q(s_axi_rdata[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [28]),
        .Q(s_axi_rdata[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [29]),
        .Q(s_axi_rdata[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [2]),
        .Q(s_axi_rdata[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [30]),
        .Q(s_axi_rdata[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [31]),
        .Q(s_axi_rdata[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [3]),
        .Q(s_axi_rdata[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [4]),
        .Q(s_axi_rdata[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [5]),
        .Q(s_axi_rdata[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [6]),
        .Q(s_axi_rdata[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [7]),
        .Q(s_axi_rdata[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [8]),
        .Q(s_axi_rdata[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [9]),
        .Q(s_axi_rdata[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rresp_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(IP2Bus_Error),
        .Q(s_axi_rresp),
        .R(rst));
  LUT4 #(
    .INIT(16'h8F88)) 
    s_axi_rvalid_i_i_1
       (.I0(\FSM_onehot_state_reg[3]_0 ),
        .I1(s_axi_rresp_i),
        .I2(s_axi_rready),
        .I3(s_axi_rvalid),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid),
        .R(rst));
  LUT4 #(
    .INIT(16'hF080)) 
    start2_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(s_axi_arvalid),
        .O(start2_i_1_n_0));
  FDRE start2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2_reg_0),
        .R(rst));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* SIM_ASSERT_CHK = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [3:0]syncstages_ff;

  assign dest_rst = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn
   (DI,
    count_value_i,
    Q,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [0:0]DI;
  output [1:0]count_value_i;
  input [0:0]Q;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]DI;
  wire [0:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT6 #(
    .INIT(64'h1222211110202121)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(\count_value_i_reg[0]_1 ),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(\count_value_i_reg[0]_0 [0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h22222022)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(\count_value_i_reg[0]_1 ),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(ram_empty_i),
        .I4(\count_value_i_reg[0]_0 [0]),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFD5BFDD402A4022)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i[0]),
        .I1(\count_value_i_reg[0]_0 [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .I4(\count_value_i_reg[0]_0 [0]),
        .I5(count_value_i[1]),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(count_value_i[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \gwdc.wr_data_count_i[3]_i_4 
       (.I0(count_value_i[0]),
        .I1(Q),
        .O(DI));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0
   (ram_empty_i0,
    CO,
    ram_rd_en_pf,
    \count_value_i_reg[13]_0 ,
    S,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[13]_1 ,
    \count_value_i_reg[12]_0 ,
    D,
    \count_value_i_reg[2]_0 ,
    \count_value_i_reg[6]_0 ,
    \count_value_i_reg[10]_0 ,
    \count_value_i_reg[11]_0 ,
    \count_value_i_reg[7]_0 ,
    \count_value_i_reg[3]_0 ,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    ram_wr_en_pf,
    Q,
    rd_en,
    \grdc.rd_data_count_i_reg[14] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] ,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    DI,
    count_value_i,
    \count_value_i_reg[14]_0 ,
    wr_clk);
  output ram_empty_i0;
  output [0:0]CO;
  output ram_rd_en_pf;
  output [13:0]\count_value_i_reg[13]_0 ;
  output [1:0]S;
  output [0:0]\count_value_i_reg[0]_0 ;
  output [0:0]\count_value_i_reg[13]_1 ;
  output [1:0]\count_value_i_reg[12]_0 ;
  output [14:0]D;
  output [1:0]\count_value_i_reg[2]_0 ;
  output [3:0]\count_value_i_reg[6]_0 ;
  output [3:0]\count_value_i_reg[10]_0 ;
  output [3:0]\count_value_i_reg[11]_0 ;
  output [3:0]\count_value_i_reg[7]_0 ;
  output [2:0]\count_value_i_reg[3]_0 ;
  input ram_empty_i;
  input [0:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  input ram_wr_en_pf;
  input [1:0]Q;
  input rd_en;
  input [14:0]\grdc.rd_data_count_i_reg[14] ;
  input [13:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] ;
  input [0:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input [0:0]DI;
  input [1:0]count_value_i;
  input [0:0]\count_value_i_reg[14]_0 ;
  input wr_clk;

  wire [0:0]CO;
  wire [14:0]D;
  wire [0:0]DI;
  wire [1:0]Q;
  wire [1:0]S;
  wire [1:0]count_value_i;
  wire \count_value_i[3]_i_2__0_n_0 ;
  wire \count_value_i[3]_i_3__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [3:0]\count_value_i_reg[10]_0 ;
  wire [3:0]\count_value_i_reg[11]_0 ;
  wire \count_value_i_reg[11]_i_1__0_n_0 ;
  wire \count_value_i_reg[11]_i_1__0_n_1 ;
  wire \count_value_i_reg[11]_i_1__0_n_2 ;
  wire \count_value_i_reg[11]_i_1__0_n_3 ;
  wire \count_value_i_reg[11]_i_1__0_n_4 ;
  wire \count_value_i_reg[11]_i_1__0_n_5 ;
  wire \count_value_i_reg[11]_i_1__0_n_6 ;
  wire \count_value_i_reg[11]_i_1__0_n_7 ;
  wire [1:0]\count_value_i_reg[12]_0 ;
  wire [13:0]\count_value_i_reg[13]_0 ;
  wire [0:0]\count_value_i_reg[13]_1 ;
  wire [0:0]\count_value_i_reg[14]_0 ;
  wire \count_value_i_reg[14]_i_1__0_n_2 ;
  wire \count_value_i_reg[14]_i_1__0_n_3 ;
  wire \count_value_i_reg[14]_i_1__0_n_5 ;
  wire \count_value_i_reg[14]_i_1__0_n_6 ;
  wire \count_value_i_reg[14]_i_1__0_n_7 ;
  wire [1:0]\count_value_i_reg[2]_0 ;
  wire [2:0]\count_value_i_reg[3]_0 ;
  wire \count_value_i_reg[3]_i_1__0_n_0 ;
  wire \count_value_i_reg[3]_i_1__0_n_1 ;
  wire \count_value_i_reg[3]_i_1__0_n_2 ;
  wire \count_value_i_reg[3]_i_1__0_n_3 ;
  wire \count_value_i_reg[3]_i_1__0_n_4 ;
  wire \count_value_i_reg[3]_i_1__0_n_5 ;
  wire \count_value_i_reg[3]_i_1__0_n_6 ;
  wire \count_value_i_reg[3]_i_1__0_n_7 ;
  wire [3:0]\count_value_i_reg[6]_0 ;
  wire [3:0]\count_value_i_reg[7]_0 ;
  wire \count_value_i_reg[7]_i_1__0_n_0 ;
  wire \count_value_i_reg[7]_i_1__0_n_1 ;
  wire \count_value_i_reg[7]_i_1__0_n_2 ;
  wire \count_value_i_reg[7]_i_1__0_n_3 ;
  wire \count_value_i_reg[7]_i_1__0_n_4 ;
  wire \count_value_i_reg[7]_i_1__0_n_5 ;
  wire \count_value_i_reg[7]_i_1__0_n_6 ;
  wire \count_value_i_reg[7]_i_1__0_n_7 ;
  wire \count_value_i_reg_n_0_[14] ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_5_n_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_5_n_2 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_5_n_3 ;
  wire [0:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [0:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire [13:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] ;
  wire [14:0]\grdc.rd_data_count_i_reg[14] ;
  wire \gwdc.wr_data_count_i[11]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[11]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[11]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[11]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[11]_i_6_n_0 ;
  wire \gwdc.wr_data_count_i[11]_i_7_n_0 ;
  wire \gwdc.wr_data_count_i[11]_i_8_n_0 ;
  wire \gwdc.wr_data_count_i[11]_i_9_n_0 ;
  wire \gwdc.wr_data_count_i[14]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[14]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[14]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[14]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[14]_i_6_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_6_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_7_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_8_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_6_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_7_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_8_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_9_n_0 ;
  wire \gwdc.wr_data_count_i_reg[11]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[11]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[11]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[11]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[14]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[14]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_3 ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf;
  wire ram_wr_en_pf;
  wire rd_en;
  wire wr_clk;
  wire [3:2]\NLW_count_value_i_reg[14]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_value_i_reg[14]_i_1__0_O_UNCONNECTED ;
  wire [3:1]\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_gwdc.wr_data_count_i_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gwdc.wr_data_count_i_reg[14]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h00FB)) 
    \count_value_i[3]_i_2__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(\count_value_i[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hAABA5545)) 
    \count_value_i[3]_i_3__0 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\count_value_i_reg[13]_0 [0]),
        .O(\count_value_i[3]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[3]_i_1__0_n_7 ),
        .Q(\count_value_i_reg[13]_0 [0]),
        .R(\count_value_i_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[11]_i_1__0_n_5 ),
        .Q(\count_value_i_reg[13]_0 [10]),
        .R(\count_value_i_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[11]_i_1__0_n_4 ),
        .Q(\count_value_i_reg[13]_0 [11]),
        .R(\count_value_i_reg[14]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[11]_i_1__0 
       (.CI(\count_value_i_reg[7]_i_1__0_n_0 ),
        .CO({\count_value_i_reg[11]_i_1__0_n_0 ,\count_value_i_reg[11]_i_1__0_n_1 ,\count_value_i_reg[11]_i_1__0_n_2 ,\count_value_i_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[11]_i_1__0_n_4 ,\count_value_i_reg[11]_i_1__0_n_5 ,\count_value_i_reg[11]_i_1__0_n_6 ,\count_value_i_reg[11]_i_1__0_n_7 }),
        .S(\count_value_i_reg[13]_0 [11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[12] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[14]_i_1__0_n_7 ),
        .Q(\count_value_i_reg[13]_0 [12]),
        .R(\count_value_i_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[13] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[14]_i_1__0_n_6 ),
        .Q(\count_value_i_reg[13]_0 [13]),
        .R(\count_value_i_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[14] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[14]_i_1__0_n_5 ),
        .Q(\count_value_i_reg_n_0_[14] ),
        .R(\count_value_i_reg[14]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[14]_i_1__0 
       (.CI(\count_value_i_reg[11]_i_1__0_n_0 ),
        .CO({\NLW_count_value_i_reg[14]_i_1__0_CO_UNCONNECTED [3:2],\count_value_i_reg[14]_i_1__0_n_2 ,\count_value_i_reg[14]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_value_i_reg[14]_i_1__0_O_UNCONNECTED [3],\count_value_i_reg[14]_i_1__0_n_5 ,\count_value_i_reg[14]_i_1__0_n_6 ,\count_value_i_reg[14]_i_1__0_n_7 }),
        .S({1'b0,\count_value_i_reg_n_0_[14] ,\count_value_i_reg[13]_0 [13:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[3]_i_1__0_n_6 ),
        .Q(\count_value_i_reg[13]_0 [1]),
        .R(\count_value_i_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[3]_i_1__0_n_5 ),
        .Q(\count_value_i_reg[13]_0 [2]),
        .R(\count_value_i_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[3]_i_1__0_n_4 ),
        .Q(\count_value_i_reg[13]_0 [3]),
        .R(\count_value_i_reg[14]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1__0_n_0 ,\count_value_i_reg[3]_i_1__0_n_1 ,\count_value_i_reg[3]_i_1__0_n_2 ,\count_value_i_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\count_value_i[3]_i_2__0_n_0 }),
        .O({\count_value_i_reg[3]_i_1__0_n_4 ,\count_value_i_reg[3]_i_1__0_n_5 ,\count_value_i_reg[3]_i_1__0_n_6 ,\count_value_i_reg[3]_i_1__0_n_7 }),
        .S({\count_value_i_reg[13]_0 [3:1],\count_value_i[3]_i_3__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[7]_i_1__0_n_7 ),
        .Q(\count_value_i_reg[13]_0 [4]),
        .R(\count_value_i_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[7]_i_1__0_n_6 ),
        .Q(\count_value_i_reg[13]_0 [5]),
        .R(\count_value_i_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[7]_i_1__0_n_5 ),
        .Q(\count_value_i_reg[13]_0 [6]),
        .R(\count_value_i_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[7]_i_1__0_n_4 ),
        .Q(\count_value_i_reg[13]_0 [7]),
        .R(\count_value_i_reg[14]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[7]_i_1__0 
       (.CI(\count_value_i_reg[3]_i_1__0_n_0 ),
        .CO({\count_value_i_reg[7]_i_1__0_n_0 ,\count_value_i_reg[7]_i_1__0_n_1 ,\count_value_i_reg[7]_i_1__0_n_2 ,\count_value_i_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1__0_n_4 ,\count_value_i_reg[7]_i_1__0_n_5 ,\count_value_i_reg[7]_i_1__0_n_6 ,\count_value_i_reg[7]_i_1__0_n_7 }),
        .S(\count_value_i_reg[13]_0 [7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[11]_i_1__0_n_7 ),
        .Q(\count_value_i_reg[13]_0 [8]),
        .R(\count_value_i_reg[14]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[11]_i_1__0_n_6 ),
        .Q(\count_value_i_reg[13]_0 [9]),
        .R(\count_value_i_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10 
       (.I0(\count_value_i_reg[13]_0 [8]),
        .I1(\grdc.rd_data_count_i_reg[14] [8]),
        .I2(\count_value_i_reg[13]_0 [7]),
        .I3(\grdc.rd_data_count_i_reg[14] [7]),
        .I4(\grdc.rd_data_count_i_reg[14] [6]),
        .I5(\count_value_i_reg[13]_0 [6]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11 
       (.I0(\count_value_i_reg[13]_0 [5]),
        .I1(\grdc.rd_data_count_i_reg[14] [5]),
        .I2(\count_value_i_reg[13]_0 [4]),
        .I3(\grdc.rd_data_count_i_reg[14] [4]),
        .I4(\grdc.rd_data_count_i_reg[14] [3]),
        .I5(\count_value_i_reg[13]_0 [3]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12 
       (.I0(\count_value_i_reg[13]_0 [1]),
        .I1(\grdc.rd_data_count_i_reg[14] [1]),
        .I2(\count_value_i_reg[13]_0 [0]),
        .I3(\grdc.rd_data_count_i_reg[14] [0]),
        .I4(\grdc.rd_data_count_i_reg[14] [2]),
        .I5(\count_value_i_reg[13]_0 [2]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_16 
       (.I0(\count_value_i_reg[13]_0 [0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [0]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [2]),
        .I3(\count_value_i_reg[13]_0 [2]),
        .I4(\count_value_i_reg[13]_0 [1]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [1]),
        .O(\count_value_i_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8 
       (.I0(\count_value_i_reg[13]_0 [13]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [13]),
        .I2(\count_value_i_reg[13]_0 [12]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [12]),
        .O(\count_value_i_reg[13]_1 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9 
       (.I0(\count_value_i_reg[13]_0 [11]),
        .I1(\grdc.rd_data_count_i_reg[14] [11]),
        .I2(\count_value_i_reg[13]_0 [10]),
        .I3(\grdc.rd_data_count_i_reg[14] [10]),
        .I4(\grdc.rd_data_count_i_reg[14] [9]),
        .I5(\count_value_i_reg[13]_0 [9]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0 ));
  CARRY4 \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3 
       (.CI(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_5_n_0 ),
        .CO({\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\gen_pntr_flags_cc.ram_empty_i_reg_0 }));
  CARRY4 \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_5 
       (.CI(1'b0),
        .CO({\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_5_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_5_n_1 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_5_n_2 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_5_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_5_O_UNCONNECTED [3:0]),
        .S({\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0 }));
  LUT5 #(
    .INIT(32'h2222FAAA)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(ram_empty_i),
        .I1(CO),
        .I2(ram_rd_en_pf),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I4(ram_wr_en_pf),
        .O(ram_empty_i0));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[11]_i_2 
       (.I0(\count_value_i_reg[13]_0 [11]),
        .I1(\grdc.rd_data_count_i_reg[14] [11]),
        .O(\count_value_i_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[11]_i_3 
       (.I0(\count_value_i_reg[13]_0 [10]),
        .I1(\grdc.rd_data_count_i_reg[14] [10]),
        .O(\count_value_i_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[11]_i_4 
       (.I0(\count_value_i_reg[13]_0 [9]),
        .I1(\grdc.rd_data_count_i_reg[14] [9]),
        .O(\count_value_i_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[11]_i_5 
       (.I0(\count_value_i_reg[13]_0 [8]),
        .I1(\grdc.rd_data_count_i_reg[14] [8]),
        .O(\count_value_i_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[13]_i_2 
       (.I0(\count_value_i_reg[13]_0 [13]),
        .I1(\grdc.rd_data_count_i_reg[14] [13]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[13]_i_3 
       (.I0(\count_value_i_reg[13]_0 [12]),
        .I1(\grdc.rd_data_count_i_reg[14] [12]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3 
       (.I0(\count_value_i_reg[13]_0 [3]),
        .I1(\grdc.rd_data_count_i_reg[14] [3]),
        .O(\count_value_i_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4 
       (.I0(\count_value_i_reg[13]_0 [2]),
        .I1(\grdc.rd_data_count_i_reg[14] [2]),
        .O(\count_value_i_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_5 
       (.I0(\count_value_i_reg[13]_0 [1]),
        .I1(\grdc.rd_data_count_i_reg[14] [1]),
        .O(\count_value_i_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_2 
       (.I0(\count_value_i_reg[13]_0 [7]),
        .I1(\grdc.rd_data_count_i_reg[14] [7]),
        .O(\count_value_i_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_3 
       (.I0(\count_value_i_reg[13]_0 [6]),
        .I1(\grdc.rd_data_count_i_reg[14] [6]),
        .O(\count_value_i_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_4 
       (.I0(\count_value_i_reg[13]_0 [5]),
        .I1(\grdc.rd_data_count_i_reg[14] [5]),
        .O(\count_value_i_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_5 
       (.I0(\count_value_i_reg[13]_0 [4]),
        .I1(\grdc.rd_data_count_i_reg[14] [4]),
        .O(\count_value_i_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_6 
       (.I0(\count_value_i_reg[13]_0 [10]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [10]),
        .I2(\count_value_i_reg[13]_0 [11]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [11]),
        .O(\count_value_i_reg[10]_0 [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_7 
       (.I0(\count_value_i_reg[13]_0 [9]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [9]),
        .I2(\count_value_i_reg[13]_0 [10]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [10]),
        .O(\count_value_i_reg[10]_0 [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_8 
       (.I0(\count_value_i_reg[13]_0 [8]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [8]),
        .I2(\count_value_i_reg[13]_0 [9]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [9]),
        .O(\count_value_i_reg[10]_0 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_9 
       (.I0(\count_value_i_reg[13]_0 [7]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [7]),
        .I2(\count_value_i_reg[13]_0 [8]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [8]),
        .O(\count_value_i_reg[10]_0 [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[14]_i_3 
       (.I0(\count_value_i_reg[13]_0 [12]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [12]),
        .I2(\count_value_i_reg[13]_0 [13]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [13]),
        .O(\count_value_i_reg[12]_0 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[14]_i_4 
       (.I0(\count_value_i_reg[13]_0 [11]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [11]),
        .I2(\count_value_i_reg[13]_0 [12]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [12]),
        .O(\count_value_i_reg[12]_0 [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_5 
       (.I0(\count_value_i_reg[13]_0 [2]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [2]),
        .I2(\count_value_i_reg[13]_0 [3]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [3]),
        .O(\count_value_i_reg[2]_0 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_6 
       (.I0(\count_value_i_reg[13]_0 [1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [1]),
        .I2(\count_value_i_reg[13]_0 [2]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [2]),
        .O(\count_value_i_reg[2]_0 [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6 
       (.I0(\count_value_i_reg[13]_0 [6]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [6]),
        .I2(\count_value_i_reg[13]_0 [7]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [7]),
        .O(\count_value_i_reg[6]_0 [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7 
       (.I0(\count_value_i_reg[13]_0 [5]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [5]),
        .I2(\count_value_i_reg[13]_0 [6]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [6]),
        .O(\count_value_i_reg[6]_0 [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8 
       (.I0(\count_value_i_reg[13]_0 [4]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [4]),
        .I2(\count_value_i_reg[13]_0 [5]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [5]),
        .O(\count_value_i_reg[6]_0 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9 
       (.I0(\count_value_i_reg[13]_0 [3]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [3]),
        .I2(\count_value_i_reg[13]_0 [4]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [4]),
        .O(\count_value_i_reg[6]_0 [0]));
  LUT4 #(
    .INIT(16'h00FB)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(ram_rd_en_pf));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[11]_i_2 
       (.I0(\count_value_i_reg[13]_0 [11]),
        .I1(\grdc.rd_data_count_i_reg[14] [11]),
        .O(\gwdc.wr_data_count_i[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[11]_i_3 
       (.I0(\count_value_i_reg[13]_0 [10]),
        .I1(\grdc.rd_data_count_i_reg[14] [10]),
        .O(\gwdc.wr_data_count_i[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[11]_i_4 
       (.I0(\count_value_i_reg[13]_0 [9]),
        .I1(\grdc.rd_data_count_i_reg[14] [9]),
        .O(\gwdc.wr_data_count_i[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[11]_i_5 
       (.I0(\count_value_i_reg[13]_0 [8]),
        .I1(\grdc.rd_data_count_i_reg[14] [8]),
        .O(\gwdc.wr_data_count_i[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[11]_i_6 
       (.I0(\count_value_i_reg[13]_0 [10]),
        .I1(\grdc.rd_data_count_i_reg[14] [10]),
        .I2(\grdc.rd_data_count_i_reg[14] [11]),
        .I3(\count_value_i_reg[13]_0 [11]),
        .O(\gwdc.wr_data_count_i[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[11]_i_7 
       (.I0(\count_value_i_reg[13]_0 [9]),
        .I1(\grdc.rd_data_count_i_reg[14] [9]),
        .I2(\grdc.rd_data_count_i_reg[14] [10]),
        .I3(\count_value_i_reg[13]_0 [10]),
        .O(\gwdc.wr_data_count_i[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[11]_i_8 
       (.I0(\count_value_i_reg[13]_0 [8]),
        .I1(\grdc.rd_data_count_i_reg[14] [8]),
        .I2(\grdc.rd_data_count_i_reg[14] [9]),
        .I3(\count_value_i_reg[13]_0 [9]),
        .O(\gwdc.wr_data_count_i[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[11]_i_9 
       (.I0(\count_value_i_reg[13]_0 [7]),
        .I1(\grdc.rd_data_count_i_reg[14] [7]),
        .I2(\grdc.rd_data_count_i_reg[14] [8]),
        .I3(\count_value_i_reg[13]_0 [8]),
        .O(\gwdc.wr_data_count_i[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[14]_i_2 
       (.I0(\count_value_i_reg[13]_0 [13]),
        .I1(\grdc.rd_data_count_i_reg[14] [13]),
        .O(\gwdc.wr_data_count_i[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[14]_i_3 
       (.I0(\count_value_i_reg[13]_0 [12]),
        .I1(\grdc.rd_data_count_i_reg[14] [12]),
        .O(\gwdc.wr_data_count_i[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[14]_i_4 
       (.I0(\count_value_i_reg[13]_0 [13]),
        .I1(\grdc.rd_data_count_i_reg[14] [13]),
        .I2(\count_value_i_reg_n_0_[14] ),
        .I3(\grdc.rd_data_count_i_reg[14] [14]),
        .O(\gwdc.wr_data_count_i[14]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[14]_i_5 
       (.I0(\count_value_i_reg[13]_0 [12]),
        .I1(\grdc.rd_data_count_i_reg[14] [12]),
        .I2(\grdc.rd_data_count_i_reg[14] [13]),
        .I3(\count_value_i_reg[13]_0 [13]),
        .O(\gwdc.wr_data_count_i[14]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[14]_i_6 
       (.I0(\count_value_i_reg[13]_0 [11]),
        .I1(\grdc.rd_data_count_i_reg[14] [11]),
        .I2(\grdc.rd_data_count_i_reg[14] [12]),
        .I3(\count_value_i_reg[13]_0 [12]),
        .O(\gwdc.wr_data_count_i[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_2 
       (.I0(\count_value_i_reg[13]_0 [3]),
        .I1(\grdc.rd_data_count_i_reg[14] [3]),
        .O(\gwdc.wr_data_count_i[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_3 
       (.I0(\count_value_i_reg[13]_0 [2]),
        .I1(\grdc.rd_data_count_i_reg[14] [2]),
        .O(\gwdc.wr_data_count_i[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[3]_i_5 
       (.I0(\count_value_i_reg[13]_0 [2]),
        .I1(\grdc.rd_data_count_i_reg[14] [2]),
        .I2(\grdc.rd_data_count_i_reg[14] [3]),
        .I3(\count_value_i_reg[13]_0 [3]),
        .O(\gwdc.wr_data_count_i[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gwdc.wr_data_count_i[3]_i_6 
       (.I0(count_value_i[1]),
        .I1(\count_value_i_reg[13]_0 [1]),
        .I2(\grdc.rd_data_count_i_reg[14] [1]),
        .I3(\grdc.rd_data_count_i_reg[14] [2]),
        .I4(\count_value_i_reg[13]_0 [2]),
        .O(\gwdc.wr_data_count_i[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hD22D2DD2)) 
    \gwdc.wr_data_count_i[3]_i_7 
       (.I0(\count_value_i_reg[13]_0 [0]),
        .I1(count_value_i[0]),
        .I2(count_value_i[1]),
        .I3(\count_value_i_reg[13]_0 [1]),
        .I4(\grdc.rd_data_count_i_reg[14] [1]),
        .O(\gwdc.wr_data_count_i[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[3]_i_8 
       (.I0(\count_value_i_reg[13]_0 [0]),
        .I1(count_value_i[0]),
        .I2(\grdc.rd_data_count_i_reg[14] [0]),
        .O(\gwdc.wr_data_count_i[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_2 
       (.I0(\count_value_i_reg[13]_0 [7]),
        .I1(\grdc.rd_data_count_i_reg[14] [7]),
        .O(\gwdc.wr_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_3 
       (.I0(\count_value_i_reg[13]_0 [6]),
        .I1(\grdc.rd_data_count_i_reg[14] [6]),
        .O(\gwdc.wr_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_4 
       (.I0(\count_value_i_reg[13]_0 [5]),
        .I1(\grdc.rd_data_count_i_reg[14] [5]),
        .O(\gwdc.wr_data_count_i[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_5 
       (.I0(\count_value_i_reg[13]_0 [4]),
        .I1(\grdc.rd_data_count_i_reg[14] [4]),
        .O(\gwdc.wr_data_count_i[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_6 
       (.I0(\count_value_i_reg[13]_0 [6]),
        .I1(\grdc.rd_data_count_i_reg[14] [6]),
        .I2(\grdc.rd_data_count_i_reg[14] [7]),
        .I3(\count_value_i_reg[13]_0 [7]),
        .O(\gwdc.wr_data_count_i[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_7 
       (.I0(\count_value_i_reg[13]_0 [5]),
        .I1(\grdc.rd_data_count_i_reg[14] [5]),
        .I2(\grdc.rd_data_count_i_reg[14] [6]),
        .I3(\count_value_i_reg[13]_0 [6]),
        .O(\gwdc.wr_data_count_i[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_8 
       (.I0(\count_value_i_reg[13]_0 [4]),
        .I1(\grdc.rd_data_count_i_reg[14] [4]),
        .I2(\grdc.rd_data_count_i_reg[14] [5]),
        .I3(\count_value_i_reg[13]_0 [5]),
        .O(\gwdc.wr_data_count_i[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_9 
       (.I0(\count_value_i_reg[13]_0 [3]),
        .I1(\grdc.rd_data_count_i_reg[14] [3]),
        .I2(\grdc.rd_data_count_i_reg[14] [4]),
        .I3(\count_value_i_reg[13]_0 [4]),
        .O(\gwdc.wr_data_count_i[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[11]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ),
        .CO({\gwdc.wr_data_count_i_reg[11]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[11]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[11]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gwdc.wr_data_count_i[11]_i_2_n_0 ,\gwdc.wr_data_count_i[11]_i_3_n_0 ,\gwdc.wr_data_count_i[11]_i_4_n_0 ,\gwdc.wr_data_count_i[11]_i_5_n_0 }),
        .O(D[11:8]),
        .S({\gwdc.wr_data_count_i[11]_i_6_n_0 ,\gwdc.wr_data_count_i[11]_i_7_n_0 ,\gwdc.wr_data_count_i[11]_i_8_n_0 ,\gwdc.wr_data_count_i[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[14]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[11]_i_1_n_0 ),
        .CO({\NLW_gwdc.wr_data_count_i_reg[14]_i_1_CO_UNCONNECTED [3:2],\gwdc.wr_data_count_i_reg[14]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\gwdc.wr_data_count_i[14]_i_2_n_0 ,\gwdc.wr_data_count_i[14]_i_3_n_0 }),
        .O({\NLW_gwdc.wr_data_count_i_reg[14]_i_1_O_UNCONNECTED [3],D[14:12]}),
        .S({1'b0,\gwdc.wr_data_count_i[14]_i_4_n_0 ,\gwdc.wr_data_count_i[14]_i_5_n_0 ,\gwdc.wr_data_count_i[14]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gwdc.wr_data_count_i[3]_i_2_n_0 ,\gwdc.wr_data_count_i[3]_i_3_n_0 ,DI,\grdc.rd_data_count_i_reg[14] [0]}),
        .O(D[3:0]),
        .S({\gwdc.wr_data_count_i[3]_i_5_n_0 ,\gwdc.wr_data_count_i[3]_i_6_n_0 ,\gwdc.wr_data_count_i[3]_i_7_n_0 ,\gwdc.wr_data_count_i[3]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[7]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ),
        .CO({\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gwdc.wr_data_count_i[7]_i_2_n_0 ,\gwdc.wr_data_count_i[7]_i_3_n_0 ,\gwdc.wr_data_count_i[7]_i_4_n_0 ,\gwdc.wr_data_count_i[7]_i_5_n_0 }),
        .O(D[7:4]),
        .S({\gwdc.wr_data_count_i[7]_i_6_n_0 ,\gwdc.wr_data_count_i[7]_i_7_n_0 ,\gwdc.wr_data_count_i[7]_i_8_n_0 ,\gwdc.wr_data_count_i[7]_i_9_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_0
   (\count_value_i_reg[13]_0 ,
    Q,
    \count_value_i_reg[12]_0 ,
    D,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3 ,
    \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ,
    DI,
    S,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[13] ,
    \count_value_i_reg[0]_0 ,
    ram_wr_en_pf,
    wr_clk);
  output [0:0]\count_value_i_reg[13]_0 ;
  output [14:0]Q;
  output [0:0]\count_value_i_reg[12]_0 ;
  output [13:0]D;
  input [1:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3 ;
  input [13:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ;
  input [0:0]DI;
  input [0:0]S;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  input [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0 ;
  input [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] ;
  input [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11] ;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[13] ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input ram_wr_en_pf;
  input wr_clk;

  wire [13:0]D;
  wire [0:0]DI;
  wire [14:0]Q;
  wire [0:0]S;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[11]_i_1_n_0 ;
  wire \count_value_i_reg[11]_i_1_n_1 ;
  wire \count_value_i_reg[11]_i_1_n_2 ;
  wire \count_value_i_reg[11]_i_1_n_3 ;
  wire \count_value_i_reg[11]_i_1_n_4 ;
  wire \count_value_i_reg[11]_i_1_n_5 ;
  wire \count_value_i_reg[11]_i_1_n_6 ;
  wire \count_value_i_reg[11]_i_1_n_7 ;
  wire [0:0]\count_value_i_reg[12]_0 ;
  wire [0:0]\count_value_i_reg[13]_0 ;
  wire \count_value_i_reg[14]_i_1_n_2 ;
  wire \count_value_i_reg[14]_i_1_n_3 ;
  wire \count_value_i_reg[14]_i_1_n_5 ;
  wire \count_value_i_reg[14]_i_1_n_6 ;
  wire \count_value_i_reg[14]_i_1_n_7 ;
  wire \count_value_i_reg[3]_i_1_n_0 ;
  wire \count_value_i_reg[3]_i_1_n_1 ;
  wire \count_value_i_reg[3]_i_1_n_2 ;
  wire \count_value_i_reg[3]_i_1_n_3 ;
  wire \count_value_i_reg[3]_i_1_n_4 ;
  wire \count_value_i_reg[3]_i_1_n_5 ;
  wire \count_value_i_reg[3]_i_1_n_6 ;
  wire \count_value_i_reg[3]_i_1_n_7 ;
  wire \count_value_i_reg[7]_i_1_n_0 ;
  wire \count_value_i_reg[7]_i_1_n_1 ;
  wire \count_value_i_reg[7]_i_1_n_2 ;
  wire \count_value_i_reg[7]_i_1_n_3 ;
  wire \count_value_i_reg[7]_i_1_n_4 ;
  wire \count_value_i_reg[7]_i_1_n_5 ;
  wire \count_value_i_reg[7]_i_1_n_6 ;
  wire \count_value_i_reg[7]_i_1_n_7 ;
  wire [1:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_8_n_0 ;
  wire [13:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_i_3_n_1 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_i_3_n_2 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_i_3_n_3 ;
  wire [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_n_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_n_3 ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[13] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[13]_i_1_n_3 ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  wire [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3 ;
  wire [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3 ;
  wire ram_wr_en_pf;
  wire wr_clk;
  wire [3:2]\NLW_count_value_i_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_value_i_reg[14]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[13]_i_1_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[3]_i_1_n_7 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[11]_i_1_n_5 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[11]_i_1_n_4 ),
        .Q(Q[11]),
        .R(\count_value_i_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[11]_i_1 
       (.CI(\count_value_i_reg[7]_i_1_n_0 ),
        .CO({\count_value_i_reg[11]_i_1_n_0 ,\count_value_i_reg[11]_i_1_n_1 ,\count_value_i_reg[11]_i_1_n_2 ,\count_value_i_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[11]_i_1_n_4 ,\count_value_i_reg[11]_i_1_n_5 ,\count_value_i_reg[11]_i_1_n_6 ,\count_value_i_reg[11]_i_1_n_7 }),
        .S(Q[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[12] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[14]_i_1_n_7 ),
        .Q(Q[12]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[13] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[14]_i_1_n_6 ),
        .Q(Q[13]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[14] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[14]_i_1_n_5 ),
        .Q(Q[14]),
        .R(\count_value_i_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[14]_i_1 
       (.CI(\count_value_i_reg[11]_i_1_n_0 ),
        .CO({\NLW_count_value_i_reg[14]_i_1_CO_UNCONNECTED [3:2],\count_value_i_reg[14]_i_1_n_2 ,\count_value_i_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_value_i_reg[14]_i_1_O_UNCONNECTED [3],\count_value_i_reg[14]_i_1_n_5 ,\count_value_i_reg[14]_i_1_n_6 ,\count_value_i_reg[14]_i_1_n_7 }),
        .S({1'b0,Q[14:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[3]_i_1_n_6 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[3]_i_1_n_5 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[3]_i_1_n_4 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1_n_0 ,\count_value_i_reg[3]_i_1_n_1 ,\count_value_i_reg[3]_i_1_n_2 ,\count_value_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O({\count_value_i_reg[3]_i_1_n_4 ,\count_value_i_reg[3]_i_1_n_5 ,\count_value_i_reg[3]_i_1_n_6 ,\count_value_i_reg[3]_i_1_n_7 }),
        .S({Q[3:1],S}));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[7]_i_1_n_7 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[7]_i_1_n_6 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[7]_i_1_n_5 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[7]_i_1_n_4 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[7]_i_1 
       (.CI(\count_value_i_reg[3]_i_1_n_0 ),
        .CO({\count_value_i_reg[7]_i_1_n_0 ,\count_value_i_reg[7]_i_1_n_1 ,\count_value_i_reg[7]_i_1_n_2 ,\count_value_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1_n_4 ,\count_value_i_reg[7]_i_1_n_5 ,\count_value_i_reg[7]_i_1_n_6 ,\count_value_i_reg[7]_i_1_n_7 }),
        .S(Q[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[11]_i_1_n_7 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[11]_i_1_n_6 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6 
       (.I0(Q[13]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3 [1]),
        .I2(Q[12]),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3 [0]),
        .O(\count_value_i_reg[13]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(Q[12]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [12]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [13]),
        .I3(Q[13]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_5 
       (.I0(Q[10]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [10]),
        .I2(Q[9]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [9]),
        .I4(Q[11]),
        .I5(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [11]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_6 
       (.I0(Q[7]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [7]),
        .I2(Q[6]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [6]),
        .I4(Q[8]),
        .I5(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [8]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_7 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [4]),
        .I2(Q[3]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [3]),
        .I4(Q[5]),
        .I5(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [5]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_8 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [1]),
        .I2(Q[0]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [0]),
        .I4(Q[2]),
        .I5(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [2]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_8_n_0 ));
  CARRY4 \gen_pntr_flags_cc.ram_empty_i_reg_i_2 
       (.CI(\gen_pntr_flags_cc.ram_empty_i_reg_i_3_n_0 ),
        .CO({\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_CO_UNCONNECTED [3:1],\count_value_i_reg[12]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 }));
  CARRY4 \gen_pntr_flags_cc.ram_empty_i_reg_i_3 
       (.CI(1'b0),
        .CO({\gen_pntr_flags_cc.ram_empty_i_reg_i_3_n_0 ,\gen_pntr_flags_cc.ram_empty_i_reg_i_3_n_1 ,\gen_pntr_flags_cc.ram_empty_i_reg_i_3_n_2 ,\gen_pntr_flags_cc.ram_empty_i_reg_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_3_O_UNCONNECTED [3:0]),
        .S({\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ,\gen_pntr_flags_cc.ram_empty_i_i_6_n_0 ,\gen_pntr_flags_cc.ram_empty_i_i_7_n_0 ,\gen_pntr_flags_cc.ram_empty_i_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1 
       (.CI(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0 ),
        .CO({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_n_1 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[13]_i_1 
       (.CI(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_n_0 ),
        .CO({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[13]_i_1_CO_UNCONNECTED [3:1],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[12]}),
        .O({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[13]_i_1_O_UNCONNECTED [3:2],D[13:12]}),
        .S({1'b0,1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3 }),
        .CYINIT(Q[0]),
        .DI({Q[3:1],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] }),
        .O(D[3:0]),
        .S(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1 
       (.CI(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0 ),
        .CO({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1
   (\count_value_i_reg[13]_0 ,
    Q,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[1]_0 ,
    ram_rd_en_pf,
    wr_clk);
  output [13:0]\count_value_i_reg[13]_0 ;
  input [1:0]Q;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[1]_0 ;
  input ram_rd_en_pf;
  input wr_clk;

  wire [1:0]Q;
  wire \count_value_i[3]_i_2__1_n_0 ;
  wire \count_value_i[3]_i_3__1_n_0 ;
  wire \count_value_i_reg[11]_i_1__1_n_0 ;
  wire \count_value_i_reg[11]_i_1__1_n_1 ;
  wire \count_value_i_reg[11]_i_1__1_n_2 ;
  wire \count_value_i_reg[11]_i_1__1_n_3 ;
  wire \count_value_i_reg[11]_i_1__1_n_4 ;
  wire \count_value_i_reg[11]_i_1__1_n_5 ;
  wire \count_value_i_reg[11]_i_1__1_n_6 ;
  wire \count_value_i_reg[11]_i_1__1_n_7 ;
  wire [13:0]\count_value_i_reg[13]_0 ;
  wire \count_value_i_reg[13]_i_1_n_3 ;
  wire \count_value_i_reg[13]_i_1_n_6 ;
  wire \count_value_i_reg[13]_i_1_n_7 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[3]_i_1__1_n_0 ;
  wire \count_value_i_reg[3]_i_1__1_n_1 ;
  wire \count_value_i_reg[3]_i_1__1_n_2 ;
  wire \count_value_i_reg[3]_i_1__1_n_3 ;
  wire \count_value_i_reg[3]_i_1__1_n_4 ;
  wire \count_value_i_reg[3]_i_1__1_n_5 ;
  wire \count_value_i_reg[3]_i_1__1_n_6 ;
  wire \count_value_i_reg[3]_i_1__1_n_7 ;
  wire \count_value_i_reg[7]_i_1__1_n_0 ;
  wire \count_value_i_reg[7]_i_1__1_n_1 ;
  wire \count_value_i_reg[7]_i_1__1_n_2 ;
  wire \count_value_i_reg[7]_i_1__1_n_3 ;
  wire \count_value_i_reg[7]_i_1__1_n_4 ;
  wire \count_value_i_reg[7]_i_1__1_n_5 ;
  wire \count_value_i_reg[7]_i_1__1_n_6 ;
  wire \count_value_i_reg[7]_i_1__1_n_7 ;
  wire ram_empty_i;
  wire ram_rd_en_pf;
  wire rd_en;
  wire wr_clk;
  wire [3:1]\NLW_count_value_i_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_count_value_i_reg[13]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h00FB)) 
    \count_value_i[3]_i_2__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(\count_value_i[3]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hAABA5545)) 
    \count_value_i[3]_i_3__1 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\count_value_i_reg[13]_0 [0]),
        .O(\count_value_i[3]_i_3__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[3]_i_1__1_n_7 ),
        .Q(\count_value_i_reg[13]_0 [0]),
        .S(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[11]_i_1__1_n_5 ),
        .Q(\count_value_i_reg[13]_0 [10]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[11]_i_1__1_n_4 ),
        .Q(\count_value_i_reg[13]_0 [11]),
        .R(\count_value_i_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[11]_i_1__1 
       (.CI(\count_value_i_reg[7]_i_1__1_n_0 ),
        .CO({\count_value_i_reg[11]_i_1__1_n_0 ,\count_value_i_reg[11]_i_1__1_n_1 ,\count_value_i_reg[11]_i_1__1_n_2 ,\count_value_i_reg[11]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[11]_i_1__1_n_4 ,\count_value_i_reg[11]_i_1__1_n_5 ,\count_value_i_reg[11]_i_1__1_n_6 ,\count_value_i_reg[11]_i_1__1_n_7 }),
        .S(\count_value_i_reg[13]_0 [11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[12] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[13]_i_1_n_7 ),
        .Q(\count_value_i_reg[13]_0 [12]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[13] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[13]_i_1_n_6 ),
        .Q(\count_value_i_reg[13]_0 [13]),
        .R(\count_value_i_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[13]_i_1 
       (.CI(\count_value_i_reg[11]_i_1__1_n_0 ),
        .CO({\NLW_count_value_i_reg[13]_i_1_CO_UNCONNECTED [3:1],\count_value_i_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_value_i_reg[13]_i_1_O_UNCONNECTED [3:2],\count_value_i_reg[13]_i_1_n_6 ,\count_value_i_reg[13]_i_1_n_7 }),
        .S({1'b0,1'b0,\count_value_i_reg[13]_0 [13:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[3]_i_1__1_n_6 ),
        .Q(\count_value_i_reg[13]_0 [1]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[3]_i_1__1_n_5 ),
        .Q(\count_value_i_reg[13]_0 [2]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[3]_i_1__1_n_4 ),
        .Q(\count_value_i_reg[13]_0 [3]),
        .R(\count_value_i_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[3]_i_1__1 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1__1_n_0 ,\count_value_i_reg[3]_i_1__1_n_1 ,\count_value_i_reg[3]_i_1__1_n_2 ,\count_value_i_reg[3]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\count_value_i[3]_i_2__1_n_0 }),
        .O({\count_value_i_reg[3]_i_1__1_n_4 ,\count_value_i_reg[3]_i_1__1_n_5 ,\count_value_i_reg[3]_i_1__1_n_6 ,\count_value_i_reg[3]_i_1__1_n_7 }),
        .S({\count_value_i_reg[13]_0 [3:1],\count_value_i[3]_i_3__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[7]_i_1__1_n_7 ),
        .Q(\count_value_i_reg[13]_0 [4]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[7]_i_1__1_n_6 ),
        .Q(\count_value_i_reg[13]_0 [5]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[7]_i_1__1_n_5 ),
        .Q(\count_value_i_reg[13]_0 [6]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[7]_i_1__1_n_4 ),
        .Q(\count_value_i_reg[13]_0 [7]),
        .R(\count_value_i_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[7]_i_1__1 
       (.CI(\count_value_i_reg[3]_i_1__1_n_0 ),
        .CO({\count_value_i_reg[7]_i_1__1_n_0 ,\count_value_i_reg[7]_i_1__1_n_1 ,\count_value_i_reg[7]_i_1__1_n_2 ,\count_value_i_reg[7]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1__1_n_4 ,\count_value_i_reg[7]_i_1__1_n_5 ,\count_value_i_reg[7]_i_1__1_n_6 ,\count_value_i_reg[7]_i_1__1_n_7 }),
        .S(\count_value_i_reg[13]_0 [7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[11]_i_1__1_n_7 ),
        .Q(\count_value_i_reg[13]_0 [8]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i_reg[11]_i_1__1_n_6 ),
        .Q(\count_value_i_reg[13]_0 [9]),
        .R(\count_value_i_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_1
   (Q,
    CO,
    D,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] ,
    \count_value_i_reg[3]_0 ,
    S,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14]_0 ,
    ram_wr_en_pf,
    ram_rd_en_pf,
    \count_value_i_reg[1]_0 ,
    wr_clk);
  output [13:0]Q;
  output [0:0]CO;
  output [13:0]D;
  input [12:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] ;
  input [0:0]\count_value_i_reg[3]_0 ;
  input [0:0]S;
  input [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0 ;
  input [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  input [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ;
  input [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12] ;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14]_0 ;
  input ram_wr_en_pf;
  input ram_rd_en_pf;
  input [0:0]\count_value_i_reg[1]_0 ;
  input wr_clk;

  wire [0:0]CO;
  wire [13:0]D;
  wire [13:0]Q;
  wire [0:0]S;
  wire \count_value_i_reg[11]_i_1__2_n_0 ;
  wire \count_value_i_reg[11]_i_1__2_n_1 ;
  wire \count_value_i_reg[11]_i_1__2_n_2 ;
  wire \count_value_i_reg[11]_i_1__2_n_3 ;
  wire \count_value_i_reg[11]_i_1__2_n_4 ;
  wire \count_value_i_reg[11]_i_1__2_n_5 ;
  wire \count_value_i_reg[11]_i_1__2_n_6 ;
  wire \count_value_i_reg[11]_i_1__2_n_7 ;
  wire \count_value_i_reg[13]_i_1__0_n_3 ;
  wire \count_value_i_reg[13]_i_1__0_n_6 ;
  wire \count_value_i_reg[13]_i_1__0_n_7 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire [0:0]\count_value_i_reg[3]_0 ;
  wire \count_value_i_reg[3]_i_1__2_n_0 ;
  wire \count_value_i_reg[3]_i_1__2_n_1 ;
  wire \count_value_i_reg[3]_i_1__2_n_2 ;
  wire \count_value_i_reg[3]_i_1__2_n_3 ;
  wire \count_value_i_reg[3]_i_1__2_n_4 ;
  wire \count_value_i_reg[3]_i_1__2_n_5 ;
  wire \count_value_i_reg[3]_i_1__2_n_6 ;
  wire \count_value_i_reg[3]_i_1__2_n_7 ;
  wire \count_value_i_reg[7]_i_1__2_n_0 ;
  wire \count_value_i_reg[7]_i_1__2_n_1 ;
  wire \count_value_i_reg[7]_i_1__2_n_2 ;
  wire \count_value_i_reg[7]_i_1__2_n_3 ;
  wire \count_value_i_reg[7]_i_1__2_n_4 ;
  wire \count_value_i_reg[7]_i_1__2_n_5 ;
  wire \count_value_i_reg[7]_i_1__2_n_6 ;
  wire \count_value_i_reg[7]_i_1__2_n_7 ;
  wire [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_13_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_14_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_15_n_0 ;
  wire [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_7_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_7_n_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_7_n_2 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_7_n_3 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_5_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[14]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0 ;
  wire [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_3 ;
  wire [12:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14]_i_1_n_3 ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3 ;
  wire [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3 ;
  wire ram_rd_en_pf;
  wire ram_wr_en_pf;
  wire wr_clk;
  wire [3:1]\NLW_count_value_i_reg[13]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_count_value_i_reg[13]_i_1__0_O_UNCONNECTED ;
  wire [3:1]\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14]_i_1_O_UNCONNECTED ;

  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[3]_i_1__2_n_7 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[11]_i_1__2_n_5 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[11]_i_1__2_n_4 ),
        .Q(Q[11]),
        .R(\count_value_i_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[11]_i_1__2 
       (.CI(\count_value_i_reg[7]_i_1__2_n_0 ),
        .CO({\count_value_i_reg[11]_i_1__2_n_0 ,\count_value_i_reg[11]_i_1__2_n_1 ,\count_value_i_reg[11]_i_1__2_n_2 ,\count_value_i_reg[11]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[11]_i_1__2_n_4 ,\count_value_i_reg[11]_i_1__2_n_5 ,\count_value_i_reg[11]_i_1__2_n_6 ,\count_value_i_reg[11]_i_1__2_n_7 }),
        .S(Q[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[12] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[13]_i_1__0_n_7 ),
        .Q(Q[12]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[13] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[13]_i_1__0_n_6 ),
        .Q(Q[13]),
        .R(\count_value_i_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[13]_i_1__0 
       (.CI(\count_value_i_reg[11]_i_1__2_n_0 ),
        .CO({\NLW_count_value_i_reg[13]_i_1__0_CO_UNCONNECTED [3:1],\count_value_i_reg[13]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_value_i_reg[13]_i_1__0_O_UNCONNECTED [3:2],\count_value_i_reg[13]_i_1__0_n_6 ,\count_value_i_reg[13]_i_1__0_n_7 }),
        .S({1'b0,1'b0,Q[13:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[3]_i_1__2_n_6 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[3]_i_1__2_n_5 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[3]_i_1__2_n_4 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[3]_i_1__2 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1__2_n_0 ,\count_value_i_reg[3]_i_1__2_n_1 ,\count_value_i_reg[3]_i_1__2_n_2 ,\count_value_i_reg[3]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\count_value_i_reg[3]_0 }),
        .O({\count_value_i_reg[3]_i_1__2_n_4 ,\count_value_i_reg[3]_i_1__2_n_5 ,\count_value_i_reg[3]_i_1__2_n_6 ,\count_value_i_reg[3]_i_1__2_n_7 }),
        .S({Q[3:1],S}));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[7]_i_1__2_n_7 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[7]_i_1__2_n_6 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[7]_i_1__2_n_5 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[7]_i_1__2_n_4 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[7]_i_1__2 
       (.CI(\count_value_i_reg[3]_i_1__2_n_0 ),
        .CO({\count_value_i_reg[7]_i_1__2_n_0 ,\count_value_i_reg[7]_i_1__2_n_1 ,\count_value_i_reg[7]_i_1__2_n_2 ,\count_value_i_reg[7]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1__2_n_4 ,\count_value_i_reg[7]_i_1__2_n_5 ,\count_value_i_reg[7]_i_1__2_n_6 ,\count_value_i_reg[7]_i_1__2_n_7 }),
        .S(Q[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[11]_i_1__2_n_7 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i_reg[11]_i_1__2_n_6 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_13 
       (.I0(Q[11]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [11]),
        .I2(Q[10]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [10]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [9]),
        .I5(Q[9]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_14 
       (.I0(Q[8]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [8]),
        .I2(Q[7]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [7]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [6]),
        .I5(Q[6]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_15 
       (.I0(Q[5]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [5]),
        .I2(Q[4]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [4]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [3]),
        .I5(Q[3]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_15_n_0 ));
  CARRY4 \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4 
       (.CI(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_7_n_0 ),
        .CO({\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg }));
  CARRY4 \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_7 
       (.CI(1'b0),
        .CO({\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_7_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_7_n_1 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_7_n_2 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_7_O_UNCONNECTED [3:0]),
        .S({\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_13_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_14_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_15_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_2 
       (.I0(Q[11]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [11]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_3 
       (.I0(Q[10]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [10]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_4 
       (.I0(Q[9]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [9]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_5 
       (.I0(Q[8]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [8]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[14]_i_2 
       (.I0(Q[12]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [12]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBF0B40F440F4BF0B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7 
       (.I0(ram_rd_en_pf),
        .I1(ram_wr_en_pf),
        .I2(Q[0]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [0]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9969)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [0]),
        .I2(ram_wr_en_pf),
        .I3(ram_rd_en_pf),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2 
       (.I0(Q[7]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [7]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [6]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4 
       (.I0(Q[5]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [5]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] [4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1 
       (.CI(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0 ),
        .CO({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_1 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_3_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_4_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_5_n_0 }),
        .O(D[11:8]),
        .S(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14]_i_1 
       (.CI(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_0 ),
        .CO({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14]_i_1_CO_UNCONNECTED [3:1],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[14]_i_2_n_0 }),
        .O({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14]_i_1_O_UNCONNECTED [3:2],D[13:12]}),
        .S({1'b0,1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4_n_0 ,1'b0}),
        .O(D[3:0]),
        .S({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1 
       (.CI(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0 ),
        .CO({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0 }),
        .O(D[7:4]),
        .S(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3
   (ram_full_i0,
    CO,
    enb,
    Q,
    E,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    \gen_pntr_flags_cc.ram_empty_i_reg_i_3_0 ,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 ,
    ram_empty_i,
    rd_en,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[11]_0 ,
    rd_clk);
  output ram_full_i0;
  output [0:0]CO;
  output enb;
  output [11:0]Q;
  input [0:0]E;
  input \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  input [11:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_3_0 ;
  input [11:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 ;
  input ram_empty_i;
  input rd_en;
  input [1:0]\count_value_i_reg[0]_0 ;
  input [0:0]\count_value_i_reg[11]_0 ;
  input rd_clk;

  wire [0:0]CO;
  wire [0:0]E;
  wire [11:0]Q;
  wire \count_value_i[3]_i_2__0_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[11]_0 ;
  wire \count_value_i_reg[11]_i_1__0_n_1 ;
  wire \count_value_i_reg[11]_i_1__0_n_2 ;
  wire \count_value_i_reg[11]_i_1__0_n_3 ;
  wire \count_value_i_reg[11]_i_1__0_n_4 ;
  wire \count_value_i_reg[11]_i_1__0_n_5 ;
  wire \count_value_i_reg[11]_i_1__0_n_6 ;
  wire \count_value_i_reg[11]_i_1__0_n_7 ;
  wire \count_value_i_reg[3]_i_1__0_n_0 ;
  wire \count_value_i_reg[3]_i_1__0_n_1 ;
  wire \count_value_i_reg[3]_i_1__0_n_2 ;
  wire \count_value_i_reg[3]_i_1__0_n_3 ;
  wire \count_value_i_reg[3]_i_1__0_n_4 ;
  wire \count_value_i_reg[3]_i_1__0_n_5 ;
  wire \count_value_i_reg[3]_i_1__0_n_6 ;
  wire \count_value_i_reg[3]_i_1__0_n_7 ;
  wire \count_value_i_reg[7]_i_1__0_n_0 ;
  wire \count_value_i_reg[7]_i_1__0_n_1 ;
  wire \count_value_i_reg[7]_i_1__0_n_2 ;
  wire \count_value_i_reg[7]_i_1__0_n_3 ;
  wire \count_value_i_reg[7]_i_1__0_n_4 ;
  wire \count_value_i_reg[7]_i_1__0_n_5 ;
  wire \count_value_i_reg[7]_i_1__0_n_6 ;
  wire \count_value_i_reg[7]_i_1__0_n_7 ;
  wire enb;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire [11:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_1 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_2 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_3 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_10_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_11_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_8_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_9_n_0 ;
  wire [11:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_3_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_i_3_n_1 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_i_3_n_2 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_i_3_n_3 ;
  wire going_full1;
  wire ram_empty_i;
  wire ram_full_i0;
  wire rd_clk;
  wire rd_en;
  wire [3:3]\NLW_count_value_i_reg[11]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_3_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hABAA5455)) 
    \count_value_i[3]_i_2__0 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[0]_0 [0]),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(Q[0]),
        .O(\count_value_i[3]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i_reg[3]_i_1__0_n_7 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i_reg[11]_i_1__0_n_5 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i_reg[11]_i_1__0_n_4 ),
        .Q(Q[11]),
        .R(\count_value_i_reg[11]_0 ));
  CARRY4 \count_value_i_reg[11]_i_1__0 
       (.CI(\count_value_i_reg[7]_i_1__0_n_0 ),
        .CO({\NLW_count_value_i_reg[11]_i_1__0_CO_UNCONNECTED [3],\count_value_i_reg[11]_i_1__0_n_1 ,\count_value_i_reg[11]_i_1__0_n_2 ,\count_value_i_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[11]_i_1__0_n_4 ,\count_value_i_reg[11]_i_1__0_n_5 ,\count_value_i_reg[11]_i_1__0_n_6 ,\count_value_i_reg[11]_i_1__0_n_7 }),
        .S(Q[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i_reg[3]_i_1__0_n_6 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i_reg[3]_i_1__0_n_5 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i_reg[3]_i_1__0_n_4 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[11]_0 ));
  CARRY4 \count_value_i_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1__0_n_0 ,\count_value_i_reg[3]_i_1__0_n_1 ,\count_value_i_reg[3]_i_1__0_n_2 ,\count_value_i_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[0]}),
        .O({\count_value_i_reg[3]_i_1__0_n_4 ,\count_value_i_reg[3]_i_1__0_n_5 ,\count_value_i_reg[3]_i_1__0_n_6 ,\count_value_i_reg[3]_i_1__0_n_7 }),
        .S({Q[3:1],\count_value_i[3]_i_2__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i_reg[7]_i_1__0_n_7 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i_reg[7]_i_1__0_n_6 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i_reg[7]_i_1__0_n_5 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i_reg[7]_i_1__0_n_4 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[11]_0 ));
  CARRY4 \count_value_i_reg[7]_i_1__0 
       (.CI(\count_value_i_reg[3]_i_1__0_n_0 ),
        .CO({\count_value_i_reg[7]_i_1__0_n_0 ,\count_value_i_reg[7]_i_1__0_n_1 ,\count_value_i_reg[7]_i_1__0_n_2 ,\count_value_i_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1__0_n_4 ,\count_value_i_reg[7]_i_1__0_n_5 ,\count_value_i_reg[7]_i_1__0_n_6 ,\count_value_i_reg[7]_i_1__0_n_7 }),
        .S(Q[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i_reg[11]_i_1__0_n_7 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i_reg[11]_i_1__0_n_6 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[11]_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(E),
        .I1(going_full1),
        .I2(CO),
        .I3(enb),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .O(ram_full_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[9]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 [9]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 [11]),
        .I3(Q[11]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 [10]),
        .I5(Q[10]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 [6]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 [8]),
        .I3(Q[8]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 [3]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 [0]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0 ));
  CARRY4 \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2 
       (.CI(1'b0),
        .CO({going_full1,\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_1 ,\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_2 ,\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3_n_0 ,\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ,\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ,\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0 }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_10 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_3_0 [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_i_3_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_i_3_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_11 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_3_0 [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_i_3_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_i_3_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_8 
       (.I0(Q[9]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_3_0 [9]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_i_3_0 [11]),
        .I3(Q[11]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_i_3_0 [10]),
        .I5(Q[10]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_9 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_3_0 [6]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_i_3_0 [8]),
        .I3(Q[8]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_i_3_0 [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_9_n_0 ));
  CARRY4 \gen_pntr_flags_cc.ram_empty_i_reg_i_3 
       (.CI(1'b0),
        .CO({CO,\gen_pntr_flags_cc.ram_empty_i_reg_i_3_n_1 ,\gen_pntr_flags_cc.ram_empty_i_reg_i_3_n_2 ,\gen_pntr_flags_cc.ram_empty_i_reg_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_3_O_UNCONNECTED [3:0]),
        .S({\gen_pntr_flags_cc.ram_empty_i_i_8_n_0 ,\gen_pntr_flags_cc.ram_empty_i_i_9_n_0 ,\gen_pntr_flags_cc.ram_empty_i_i_10_n_0 ,\gen_pntr_flags_cc.ram_empty_i_i_11_n_0 }));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(enb));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_3
   (ram_empty_i0,
    Q,
    enb,
    CO,
    E,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ,
    S,
    \count_value_i_reg[0]_0 ,
    rd_clk);
  output ram_empty_i0;
  output [11:0]Q;
  input enb;
  input [0:0]CO;
  input [0:0]E;
  input ram_empty_i;
  input [11:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ;
  input [0:0]S;
  input [0:0]\count_value_i_reg[0]_0 ;
  input rd_clk;

  wire [0:0]CO;
  wire [0:0]E;
  wire [11:0]Q;
  wire [0:0]S;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[11]_i_1_n_1 ;
  wire \count_value_i_reg[11]_i_1_n_2 ;
  wire \count_value_i_reg[11]_i_1_n_3 ;
  wire \count_value_i_reg[11]_i_1_n_4 ;
  wire \count_value_i_reg[11]_i_1_n_5 ;
  wire \count_value_i_reg[11]_i_1_n_6 ;
  wire \count_value_i_reg[11]_i_1_n_7 ;
  wire \count_value_i_reg[3]_i_1_n_0 ;
  wire \count_value_i_reg[3]_i_1_n_1 ;
  wire \count_value_i_reg[3]_i_1_n_2 ;
  wire \count_value_i_reg[3]_i_1_n_3 ;
  wire \count_value_i_reg[3]_i_1_n_4 ;
  wire \count_value_i_reg[3]_i_1_n_5 ;
  wire \count_value_i_reg[3]_i_1_n_6 ;
  wire \count_value_i_reg[3]_i_1_n_7 ;
  wire \count_value_i_reg[7]_i_1_n_0 ;
  wire \count_value_i_reg[7]_i_1_n_1 ;
  wire \count_value_i_reg[7]_i_1_n_2 ;
  wire \count_value_i_reg[7]_i_1_n_3 ;
  wire \count_value_i_reg[7]_i_1_n_4 ;
  wire \count_value_i_reg[7]_i_1_n_5 ;
  wire \count_value_i_reg[7]_i_1_n_6 ;
  wire \count_value_i_reg[7]_i_1_n_7 ;
  wire enb;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_7_n_0 ;
  wire [11:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3 ;
  wire going_empty1;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire [3:3]\NLW_count_value_i_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1_n_7 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1_n_5 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1_n_4 ),
        .Q(Q[11]),
        .R(\count_value_i_reg[0]_0 ));
  CARRY4 \count_value_i_reg[11]_i_1 
       (.CI(\count_value_i_reg[7]_i_1_n_0 ),
        .CO({\NLW_count_value_i_reg[11]_i_1_CO_UNCONNECTED [3],\count_value_i_reg[11]_i_1_n_1 ,\count_value_i_reg[11]_i_1_n_2 ,\count_value_i_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[11]_i_1_n_4 ,\count_value_i_reg[11]_i_1_n_5 ,\count_value_i_reg[11]_i_1_n_6 ,\count_value_i_reg[11]_i_1_n_7 }),
        .S(Q[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1_n_6 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1_n_5 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1_n_4 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  CARRY4 \count_value_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1_n_0 ,\count_value_i_reg[3]_i_1_n_1 ,\count_value_i_reg[3]_i_1_n_2 ,\count_value_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[0]}),
        .O({\count_value_i_reg[3]_i_1_n_4 ,\count_value_i_reg[3]_i_1_n_5 ,\count_value_i_reg[3]_i_1_n_6 ,\count_value_i_reg[3]_i_1_n_7 }),
        .S({Q[3:1],S}));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1_n_7 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1_n_6 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1_n_5 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1_n_4 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
  CARRY4 \count_value_i_reg[7]_i_1 
       (.CI(\count_value_i_reg[3]_i_1_n_0 ),
        .CO({\count_value_i_reg[7]_i_1_n_0 ,\count_value_i_reg[7]_i_1_n_1 ,\count_value_i_reg[7]_i_1_n_2 ,\count_value_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1_n_4 ,\count_value_i_reg[7]_i_1_n_5 ,\count_value_i_reg[7]_i_1_n_6 ,\count_value_i_reg[7]_i_1_n_7 }),
        .S(Q[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1_n_7 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1_n_6 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(enb),
        .I1(going_empty1),
        .I2(CO),
        .I3(E),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(Q[9]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [9]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [11]),
        .I3(Q[11]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [10]),
        .I5(Q[10]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_5 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [6]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [8]),
        .I3(Q[8]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_6 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_7 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_7_n_0 ));
  CARRY4 \gen_pntr_flags_cc.ram_empty_i_reg_i_2 
       (.CI(1'b0),
        .CO({going_empty1,\gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1 ,\gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2 ,\gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ,\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ,\gen_pntr_flags_cc.ram_empty_i_i_6_n_0 ,\gen_pntr_flags_cc.ram_empty_i_i_7_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4
   (Q,
    ram_empty_i,
    rd_en,
    \count_value_i_reg[3]_0 ,
    \count_value_i_reg[1]_0 ,
    E,
    rd_clk);
  output [11:0]Q;
  input ram_empty_i;
  input rd_en;
  input [1:0]\count_value_i_reg[3]_0 ;
  input [0:0]\count_value_i_reg[1]_0 ;
  input [0:0]E;
  input rd_clk;

  wire [0:0]E;
  wire [11:0]Q;
  wire \count_value_i[3]_i_2__1_n_0 ;
  wire \count_value_i_reg[11]_i_1__1_n_1 ;
  wire \count_value_i_reg[11]_i_1__1_n_2 ;
  wire \count_value_i_reg[11]_i_1__1_n_3 ;
  wire \count_value_i_reg[11]_i_1__1_n_4 ;
  wire \count_value_i_reg[11]_i_1__1_n_5 ;
  wire \count_value_i_reg[11]_i_1__1_n_6 ;
  wire \count_value_i_reg[11]_i_1__1_n_7 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire [1:0]\count_value_i_reg[3]_0 ;
  wire \count_value_i_reg[3]_i_1__1_n_0 ;
  wire \count_value_i_reg[3]_i_1__1_n_1 ;
  wire \count_value_i_reg[3]_i_1__1_n_2 ;
  wire \count_value_i_reg[3]_i_1__1_n_3 ;
  wire \count_value_i_reg[3]_i_1__1_n_4 ;
  wire \count_value_i_reg[3]_i_1__1_n_5 ;
  wire \count_value_i_reg[3]_i_1__1_n_6 ;
  wire \count_value_i_reg[3]_i_1__1_n_7 ;
  wire \count_value_i_reg[7]_i_1__1_n_0 ;
  wire \count_value_i_reg[7]_i_1__1_n_1 ;
  wire \count_value_i_reg[7]_i_1__1_n_2 ;
  wire \count_value_i_reg[7]_i_1__1_n_3 ;
  wire \count_value_i_reg[7]_i_1__1_n_4 ;
  wire \count_value_i_reg[7]_i_1__1_n_5 ;
  wire \count_value_i_reg[7]_i_1__1_n_6 ;
  wire \count_value_i_reg[7]_i_1__1_n_7 ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [3:3]\NLW_count_value_i_reg[11]_i_1__1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hABAA5455)) 
    \count_value_i[3]_i_2__1 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[3]_0 [0]),
        .I3(\count_value_i_reg[3]_0 [1]),
        .I4(Q[0]),
        .O(\count_value_i[3]_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__1_n_7 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__1_n_5 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__1_n_4 ),
        .Q(Q[11]),
        .R(\count_value_i_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[11]_i_1__1 
       (.CI(\count_value_i_reg[7]_i_1__1_n_0 ),
        .CO({\NLW_count_value_i_reg[11]_i_1__1_CO_UNCONNECTED [3],\count_value_i_reg[11]_i_1__1_n_1 ,\count_value_i_reg[11]_i_1__1_n_2 ,\count_value_i_reg[11]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[11]_i_1__1_n_4 ,\count_value_i_reg[11]_i_1__1_n_5 ,\count_value_i_reg[11]_i_1__1_n_6 ,\count_value_i_reg[11]_i_1__1_n_7 }),
        .S(Q[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__1_n_6 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__1_n_5 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__1_n_4 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[3]_i_1__1 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1__1_n_0 ,\count_value_i_reg[3]_i_1__1_n_1 ,\count_value_i_reg[3]_i_1__1_n_2 ,\count_value_i_reg[3]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[0]}),
        .O({\count_value_i_reg[3]_i_1__1_n_4 ,\count_value_i_reg[3]_i_1__1_n_5 ,\count_value_i_reg[3]_i_1__1_n_6 ,\count_value_i_reg[3]_i_1__1_n_7 }),
        .S({Q[3:1],\count_value_i[3]_i_2__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__1_n_7 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__1_n_6 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__1_n_5 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__1_n_4 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[7]_i_1__1 
       (.CI(\count_value_i_reg[3]_i_1__1_n_0 ),
        .CO({\count_value_i_reg[7]_i_1__1_n_0 ,\count_value_i_reg[7]_i_1__1_n_1 ,\count_value_i_reg[7]_i_1__1_n_2 ,\count_value_i_reg[7]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1__1_n_4 ,\count_value_i_reg[7]_i_1__1_n_5 ,\count_value_i_reg[7]_i_1__1_n_6 ,\count_value_i_reg[7]_i_1__1_n_7 }),
        .S(Q[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__1_n_7 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__1_n_6 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_4
   (Q,
    \count_value_i_reg[3]_0 ,
    \count_value_i_reg[1]_0 ,
    E,
    rd_clk);
  output [11:0]Q;
  input [0:0]\count_value_i_reg[3]_0 ;
  input [0:0]\count_value_i_reg[1]_0 ;
  input [0:0]E;
  input rd_clk;

  wire [0:0]E;
  wire [11:0]Q;
  wire \count_value_i_reg[11]_i_1__2_n_1 ;
  wire \count_value_i_reg[11]_i_1__2_n_2 ;
  wire \count_value_i_reg[11]_i_1__2_n_3 ;
  wire \count_value_i_reg[11]_i_1__2_n_4 ;
  wire \count_value_i_reg[11]_i_1__2_n_5 ;
  wire \count_value_i_reg[11]_i_1__2_n_6 ;
  wire \count_value_i_reg[11]_i_1__2_n_7 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire [0:0]\count_value_i_reg[3]_0 ;
  wire \count_value_i_reg[3]_i_1__2_n_0 ;
  wire \count_value_i_reg[3]_i_1__2_n_1 ;
  wire \count_value_i_reg[3]_i_1__2_n_2 ;
  wire \count_value_i_reg[3]_i_1__2_n_3 ;
  wire \count_value_i_reg[3]_i_1__2_n_4 ;
  wire \count_value_i_reg[3]_i_1__2_n_5 ;
  wire \count_value_i_reg[3]_i_1__2_n_6 ;
  wire \count_value_i_reg[3]_i_1__2_n_7 ;
  wire \count_value_i_reg[7]_i_1__2_n_0 ;
  wire \count_value_i_reg[7]_i_1__2_n_1 ;
  wire \count_value_i_reg[7]_i_1__2_n_2 ;
  wire \count_value_i_reg[7]_i_1__2_n_3 ;
  wire \count_value_i_reg[7]_i_1__2_n_4 ;
  wire \count_value_i_reg[7]_i_1__2_n_5 ;
  wire \count_value_i_reg[7]_i_1__2_n_6 ;
  wire \count_value_i_reg[7]_i_1__2_n_7 ;
  wire rd_clk;
  wire [3:3]\NLW_count_value_i_reg[11]_i_1__2_CO_UNCONNECTED ;

  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__2_n_7 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__2_n_5 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__2_n_4 ),
        .Q(Q[11]),
        .R(\count_value_i_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[11]_i_1__2 
       (.CI(\count_value_i_reg[7]_i_1__2_n_0 ),
        .CO({\NLW_count_value_i_reg[11]_i_1__2_CO_UNCONNECTED [3],\count_value_i_reg[11]_i_1__2_n_1 ,\count_value_i_reg[11]_i_1__2_n_2 ,\count_value_i_reg[11]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[11]_i_1__2_n_4 ,\count_value_i_reg[11]_i_1__2_n_5 ,\count_value_i_reg[11]_i_1__2_n_6 ,\count_value_i_reg[11]_i_1__2_n_7 }),
        .S(Q[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__2_n_6 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__2_n_5 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__2_n_4 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[3]_i_1__2 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1__2_n_0 ,\count_value_i_reg[3]_i_1__2_n_1 ,\count_value_i_reg[3]_i_1__2_n_2 ,\count_value_i_reg[3]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[0]}),
        .O({\count_value_i_reg[3]_i_1__2_n_4 ,\count_value_i_reg[3]_i_1__2_n_5 ,\count_value_i_reg[3]_i_1__2_n_6 ,\count_value_i_reg[3]_i_1__2_n_7 }),
        .S({Q[3:1],\count_value_i_reg[3]_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__2_n_7 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__2_n_6 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__2_n_5 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__2_n_4 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_value_i_reg[7]_i_1__2 
       (.CI(\count_value_i_reg[3]_i_1__2_n_0 ),
        .CO({\count_value_i_reg[7]_i_1__2_n_0 ,\count_value_i_reg[7]_i_1__2_n_1 ,\count_value_i_reg[7]_i_1__2_n_2 ,\count_value_i_reg[7]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1__2_n_4 ,\count_value_i_reg[7]_i_1__2_n_5 ,\count_value_i_reg[7]_i_1__2_n_6 ,\count_value_i_reg[7]_i_1__2_n_7 }),
        .S(Q[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__2_n_7 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i_reg[11]_i_1__2_n_6 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[1]_0 ));
endmodule

(* AXIS_DATA_WIDTH = "53" *) (* AXIS_FINAL_DATA_WIDTH = "53" *) (* CASCADE_HEIGHT = "0" *) 
(* CDC_SYNC_STAGES = "2" *) (* CLOCKING_MODE = "COMMON" *) (* ECC_MODE = "NO_ECC" *) 
(* EN_ADV_FEATURE_AXIS = "16'b0001011000000110" *) (* EN_ADV_FEATURE_AXIS_INT = "16'b0001011000000110" *) (* EN_ALMOST_EMPTY_INT = "1'b0" *) 
(* EN_ALMOST_FULL_INT = "1'b0" *) (* EN_DATA_VALID_INT = "1'b1" *) (* FIFO_DEPTH = "16384" *) 
(* FIFO_MEMORY_TYPE = "BRAM" *) (* LOG_DEPTH_AXIS = "14" *) (* PACKET_FIFO = "false" *) 
(* PKT_SIZE_LT8 = "1'b0" *) (* PROG_EMPTY_THRESH = "5" *) (* PROG_FULL_THRESH = "8192" *) 
(* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "2" *) 
(* P_PKT_MODE = "0" *) (* RD_DATA_COUNT_WIDTH = "15" *) (* RELATED_CLOCKS = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* TDATA_OFFSET = "32" *) (* TDATA_WIDTH = "32" *) 
(* TDEST_OFFSET = "48" *) (* TDEST_WIDTH = "4" *) (* TID_OFFSET = "44" *) 
(* TID_WIDTH = "4" *) (* TKEEP_OFFSET = "40" *) (* TSTRB_OFFSET = "36" *) 
(* TUSER_MAX_WIDTH = "4047" *) (* TUSER_OFFSET = "52" *) (* TUSER_WIDTH = "4" *) 
(* USE_ADV_FEATURES = "1606" *) (* USE_ADV_FEATURES_INT = "825634870" *) (* WR_DATA_COUNT_WIDTH = "15" *) 
(* XPM_MODULE = "TRUE" *) (* dont_touch = "true" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis
   (s_aresetn,
    s_aclk,
    m_aclk,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    prog_full_axis,
    wr_data_count_axis,
    almost_full_axis,
    prog_empty_axis,
    rd_data_count_axis,
    almost_empty_axis,
    injectsbiterr_axis,
    injectdbiterr_axis,
    sbiterr_axis,
    dbiterr_axis);
  input s_aresetn;
  input s_aclk;
  input m_aclk;
  input s_axis_tvalid;
  output s_axis_tready;
  input [31:0]s_axis_tdata;
  input [3:0]s_axis_tstrb;
  input [3:0]s_axis_tkeep;
  input s_axis_tlast;
  input [3:0]s_axis_tid;
  input [3:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [31:0]m_axis_tdata;
  output [3:0]m_axis_tstrb;
  output [3:0]m_axis_tkeep;
  output m_axis_tlast;
  output [3:0]m_axis_tid;
  output [3:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  output prog_full_axis;
  output [14:0]wr_data_count_axis;
  output almost_full_axis;
  output prog_empty_axis;
  output [14:0]rd_data_count_axis;
  output almost_empty_axis;
  input injectsbiterr_axis;
  input injectdbiterr_axis;
  output sbiterr_axis;
  output dbiterr_axis;

  wire \<const0> ;
  wire \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ;
  wire [31:0]m_axis_tdata;
  wire [3:0]m_axis_tdest;
  wire [3:0]m_axis_tid;
  wire [3:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [3:0]m_axis_tstrb;
  wire [3:0]m_axis_tuser;
  wire m_axis_tvalid;
  wire prog_empty_axis;
  wire prog_full_axis;
  wire [14:0]rd_data_count_axis;
  wire rst_axis;
  wire s_aclk;
  wire s_aresetn;
  wire [31:0]s_axis_tdata;
  wire [3:0]s_axis_tdest;
  wire [3:0]s_axis_tid;
  wire [3:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [3:0]s_axis_tstrb;
  wire [3:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire [14:0]wr_data_count_axis;
  wire xpm_fifo_base_inst_i_1_n_0;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;

  assign almost_empty_axis = \<const0> ;
  assign almost_full_axis = \<const0> ;
  assign dbiterr_axis = \<const0> ;
  assign sbiterr_axis = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst \gaxis_rst_sync.xpm_cdc_sync_rst_inst 
       (.dest_clk(s_aclk),
        .dest_rst(rst_axis),
        .src_rst(\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1 
       (.I0(s_aresetn),
        .O(\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001011000000110" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b0" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b0" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "16384" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "868352" *) 
  (* FIFO_WRITE_DEPTH = "16384" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "3" *) 
  (* PE_THRESH_MAX = "16379" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8190" *) 
  (* PF_THRESH_MAX = "16379" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "5" *) 
  (* PROG_FULL_THRESH = "8192" *) 
  (* RD_DATA_COUNT_WIDTH = "15" *) 
  (* RD_DC_WIDTH_EXT = "15" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "14" *) 
  (* READ_DATA_WIDTH = "53" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "825634870" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "53" *) 
  (* WR_DATA_COUNT_WIDTH = "15" *) 
  (* WR_DC_WIDTH_EXT = "15" *) 
  (* WR_DEPTH_LOG = "14" *) 
  (* WR_PNTR_WIDTH = "14" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "6" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(m_axis_tvalid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din({s_axis_tlast,s_axis_tuser,s_axis_tdest,s_axis_tid,s_axis_tkeep,s_axis_tstrb,s_axis_tdata}),
        .dout({m_axis_tlast,m_axis_tuser,m_axis_tdest,m_axis_tid,m_axis_tkeep,m_axis_tstrb,m_axis_tdata}),
        .empty(NLW_xpm_fifo_base_inst_empty_UNCONNECTED),
        .full(NLW_xpm_fifo_base_inst_full_UNCONNECTED),
        .full_n(s_axis_tready),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(prog_empty_axis),
        .prog_full(prog_full_axis),
        .rd_clk(1'b0),
        .rd_data_count(rd_data_count_axis),
        .rd_en(xpm_fifo_base_inst_i_1_n_0),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst_axis),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(s_aclk),
        .wr_data_count(wr_data_count_axis),
        .wr_en(s_axis_tvalid),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    xpm_fifo_base_inst_i_1
       (.I0(m_axis_tvalid),
        .I1(m_axis_tready),
        .O(xpm_fifo_base_inst_i_1_n_0));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001011000000110" *) (* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b0" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b0" *) 
(* EN_WACK = "1'b0" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "2" *) (* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "16384" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "868352" *) (* FIFO_WRITE_DEPTH = "16384" *) 
(* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) (* PE_THRESH_ADJ = "3" *) 
(* PE_THRESH_MAX = "16379" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8190" *) 
(* PF_THRESH_MAX = "16379" *) (* PF_THRESH_MIN = "5" *) (* PROG_EMPTY_THRESH = "5" *) 
(* PROG_FULL_THRESH = "8192" *) (* RD_DATA_COUNT_WIDTH = "15" *) (* RD_DC_WIDTH_EXT = "15" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "14" *) 
(* READ_DATA_WIDTH = "53" *) (* READ_MODE = "1" *) (* READ_MODE_LL = "1" *) 
(* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_ADV_FEATURES = "825634870" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "53" *) (* WR_DATA_COUNT_WIDTH = "15" *) 
(* WR_DC_WIDTH_EXT = "15" *) (* WR_DEPTH_LOG = "14" *) (* WR_PNTR_WIDTH = "14" *) 
(* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "6" *) (* XPM_MODULE = "TRUE" *) 
(* both_stages_valid = "3" *) (* invalid = "0" *) (* keep_hierarchy = "soft" *) 
(* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [52:0]din;
  output full;
  output full_n;
  output prog_full;
  output [14:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [52:0]dout;
  output empty;
  output prog_empty;
  output [14:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [13:0]diff_pntr_pe;
  wire [14:1]diff_pntr_pf_q;
  wire [14:1]diff_pntr_pf_q0;
  wire [52:0]din;
  wire [52:0]dout;
  wire full_n;
  wire \gen_fwft.empty_fwft_i_reg_n_0 ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[10] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[11] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[12] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[13] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0 ;
  wire going_empty1;
  wire going_full1;
  wire [14:0]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire prog_empty;
  wire prog_empty_i1;
  wire prog_full;
  wire prog_full_i217_in;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire [14:0]rd_data_count;
  wire rd_en;
  wire [13:0]rd_pntr_ext;
  wire rdp_inst_n_17;
  wire rdp_inst_n_18;
  wire rdp_inst_n_19;
  wire rdp_inst_n_20;
  wire rdp_inst_n_21;
  wire rdp_inst_n_22;
  wire rdp_inst_n_38;
  wire rdp_inst_n_39;
  wire rdp_inst_n_40;
  wire rdp_inst_n_41;
  wire rdp_inst_n_42;
  wire rdp_inst_n_43;
  wire rdp_inst_n_44;
  wire rdp_inst_n_45;
  wire rdp_inst_n_46;
  wire rdp_inst_n_47;
  wire rdp_inst_n_48;
  wire rdp_inst_n_49;
  wire rdp_inst_n_50;
  wire rdp_inst_n_51;
  wire rdp_inst_n_52;
  wire rdp_inst_n_53;
  wire rdp_inst_n_54;
  wire rdp_inst_n_55;
  wire rdp_inst_n_56;
  wire rdp_inst_n_57;
  wire rdp_inst_n_58;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_10;
  wire rdpp1_inst_n_11;
  wire rdpp1_inst_n_12;
  wire rdpp1_inst_n_13;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rdpp1_inst_n_4;
  wire rdpp1_inst_n_5;
  wire rdpp1_inst_n_6;
  wire rdpp1_inst_n_7;
  wire rdpp1_inst_n_8;
  wire rdpp1_inst_n_9;
  wire read_only;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_4;
  wire rst_d1_inst_n_5;
  wire rst_d1_inst_n_6;
  wire rst_d1_inst_n_7;
  wire rst_d1_inst_n_8;
  wire rst_d1_inst_n_9;
  wire sleep;
  wire wr_clk;
  wire [14:0]wr_data_count;
  wire wr_en;
  wire [13:0]wr_pntr_ext;
  wire write_only;
  wire write_only_q;
  wire wrp_inst_n_0;
  wire wrp_inst_n_1;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_10;
  wire wrpp1_inst_n_11;
  wire wrpp1_inst_n_12;
  wire wrpp1_inst_n_13;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire wrpp1_inst_n_7;
  wire wrpp1_inst_n_8;
  wire wrpp1_inst_n_9;
  wire xpm_fifo_rst_inst_n_0;
  wire xpm_fifo_rst_inst_n_1;
  wire xpm_fifo_rst_inst_n_3;
  wire xpm_fifo_rst_inst_n_4;
  wire xpm_fifo_rst_inst_n_5;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [52:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign dbiterr = \<const0> ;
  assign empty = \<const0> ;
  assign full = \<const0> ;
  assign overflow = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7883)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(ram_empty_i),
        .I3(curr_fwft_state[0]),
        .O(next_fwft_state__0[0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h3575)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn \gen_fwft.rdpp1_inst 
       (.DI(\gen_fwft.rdpp1_inst_n_0 ),
        .Q(rd_pntr_ext[0]),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_6),
        .Q(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_9),
        .Q(full_n),
        .R(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[10]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[10] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[11]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[11] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[12] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[12]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[12] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[13] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[13]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[13] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[4]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[5]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[6]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[7]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[8]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[9]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9] ),
        .R(xpm_fifo_rst_inst_n_1));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_4_n_0 ),
        .O(prog_empty_i1));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_4 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[10] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[11] ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[13] ),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[12] ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_4_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_3),
        .Q(prog_empty),
        .R(1'b0));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(read_only),
        .Q(read_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(write_only),
        .Q(write_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[10]),
        .Q(diff_pntr_pf_q[10]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[11]),
        .Q(diff_pntr_pf_q[11]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[12]),
        .Q(diff_pntr_pf_q[12]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[13]),
        .Q(diff_pntr_pf_q[13]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[14]),
        .Q(diff_pntr_pf_q[14]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[1]),
        .Q(diff_pntr_pf_q[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[5]),
        .Q(diff_pntr_pf_q[5]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[6]),
        .Q(diff_pntr_pf_q[6]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[7]),
        .Q(diff_pntr_pf_q[7]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[8]),
        .Q(diff_pntr_pf_q[8]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[9]),
        .Q(diff_pntr_pf_q[9]),
        .R(xpm_fifo_rst_inst_n_1));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ),
        .I1(diff_pntr_pf_q[1]),
        .I2(diff_pntr_pf_q[2]),
        .I3(diff_pntr_pf_q[4]),
        .I4(diff_pntr_pf_q[3]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0 ),
        .O(prog_full_i217_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3 
       (.I0(diff_pntr_pf_q[8]),
        .I1(diff_pntr_pf_q[7]),
        .I2(diff_pntr_pf_q[6]),
        .I3(diff_pntr_pf_q[5]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4 
       (.I0(diff_pntr_pf_q[9]),
        .I1(diff_pntr_pf_q[10]),
        .I2(diff_pntr_pf_q[11]),
        .I3(diff_pntr_pf_q[12]),
        .I4(diff_pntr_pf_q[14]),
        .I5(diff_pntr_pf_q[13]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_7),
        .Q(prog_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_rd_en_pf),
        .Q(ram_rd_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_wr_en_pf),
        .Q(ram_wr_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "14" *) 
  (* ADDR_WIDTH_B = "14" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "53" *) 
  (* BYTE_WRITE_WIDTH_B = "53" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "52" *) 
  (* \MEM.ADDRESS_SPACE_END  = "16383" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "53" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "868352" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16384" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "53" *) 
  (* P_MIN_WIDTH_DATA_A = "53" *) 
  (* P_MIN_WIDTH_DATA_B = "53" *) 
  (* P_MIN_WIDTH_DATA_ECC = "53" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "53" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "14" *) 
  (* P_WIDTH_ADDR_READ_B = "14" *) 
  (* P_WIDTH_ADDR_WRITE_A = "14" *) 
  (* P_WIDTH_ADDR_WRITE_B = "14" *) 
  (* P_WIDTH_COL_WRITE_A = "53" *) 
  (* P_WIDTH_COL_WRITE_B = "53" *) 
  (* READ_DATA_WIDTH_A = "53" *) 
  (* READ_DATA_WIDTH_B = "53" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "53" *) 
  (* WRITE_DATA_WIDTH_B = "53" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "56" *) 
  (* rstb_loop_iter = "56" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [52:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(ram_rd_en_pf),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h38)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(\gen_fwft.ram_regout_en ));
  FDRE \grdc.rd_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [0]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [10]),
        .Q(rd_data_count[10]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[11] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [11]),
        .Q(rd_data_count[11]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[12] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [12]),
        .Q(rd_data_count[12]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[13] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [13]),
        .Q(rd_data_count[13]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[14] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [14]),
        .Q(rd_data_count[14]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[4]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(rd_data_count[5]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(rd_data_count[6]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(rd_data_count[7]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [8]),
        .Q(rd_data_count[8]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [9]),
        .Q(rd_data_count[9]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [0]),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [10]),
        .Q(wr_data_count[10]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[11] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [11]),
        .Q(wr_data_count[11]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[12] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [12]),
        .Q(wr_data_count[12]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[13] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [13]),
        .Q(wr_data_count[13]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[14] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [14]),
        .Q(wr_data_count[14]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(wr_data_count[5]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(wr_data_count[6]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(wr_data_count[7]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [8]),
        .Q(wr_data_count[8]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [9]),
        .Q(wr_data_count[9]),
        .R(xpm_fifo_rst_inst_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0 rdp_inst
       (.CO(leaving_empty0),
        .D(\grdc.diff_wr_rd_pntr_rdc ),
        .DI(\gen_fwft.rdpp1_inst_n_0 ),
        .Q(curr_fwft_state),
        .S({rdp_inst_n_17,rdp_inst_n_18}),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (rdp_inst_n_19),
        .\count_value_i_reg[10]_0 ({rdp_inst_n_44,rdp_inst_n_45,rdp_inst_n_46,rdp_inst_n_47}),
        .\count_value_i_reg[11]_0 ({rdp_inst_n_48,rdp_inst_n_49,rdp_inst_n_50,rdp_inst_n_51}),
        .\count_value_i_reg[12]_0 ({rdp_inst_n_21,rdp_inst_n_22}),
        .\count_value_i_reg[13]_0 (rd_pntr_ext),
        .\count_value_i_reg[13]_1 (rdp_inst_n_20),
        .\count_value_i_reg[14]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[2]_0 ({rdp_inst_n_38,rdp_inst_n_39}),
        .\count_value_i_reg[3]_0 ({rdp_inst_n_56,rdp_inst_n_57,rdp_inst_n_58}),
        .\count_value_i_reg[6]_0 ({rdp_inst_n_40,rdp_inst_n_41,rdp_inst_n_42,rdp_inst_n_43}),
        .\count_value_i_reg[7]_0 ({rdp_inst_n_52,rdp_inst_n_53,rdp_inst_n_54,rdp_inst_n_55}),
        .\gen_pntr_flags_cc.ram_empty_i_reg (going_empty1),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 (wrp_inst_n_0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7,wrpp1_inst_n_8,wrpp1_inst_n_9,wrpp1_inst_n_10,wrpp1_inst_n_11,wrpp1_inst_n_12,wrpp1_inst_n_13}),
        .\grdc.rd_data_count_i_reg[14] ({wrp_inst_n_1,wr_pntr_ext}),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_rd_en_pf(ram_rd_en_pf),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1 rdpp1_inst
       (.Q(curr_fwft_state),
        .\count_value_i_reg[13]_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7,rdpp1_inst_n_8,rdpp1_inst_n_9,rdpp1_inst_n_10,rdpp1_inst_n_11,rdpp1_inst_n_12,rdpp1_inst_n_13}),
        .\count_value_i_reg[1]_0 (xpm_fifo_rst_inst_n_1),
        .ram_empty_i(ram_empty_i),
        .ram_rd_en_pf(ram_rd_en_pf),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit rst_d1_inst
       (.CO(going_full1),
        .DI(rst_d1_inst_n_4),
        .Q(xpm_fifo_rst_inst_n_1),
        .S(rst_d1_inst_n_8),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rst_d1_inst_n_5),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (rst_d1_inst_n_6),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (rst_d1_inst_n_9),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_3 (leaving_empty0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] (rd_pntr_ext[0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg (\gen_fwft.empty_fwft_i_reg_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg (rst_d1_inst_n_7),
        .prog_full(prog_full),
        .prog_full_i217_in(prog_full_i217_in),
        .ram_rd_en_pf(ram_rd_en_pf),
        .ram_rd_en_pf_q(ram_rd_en_pf_q),
        .ram_wr_en_pf(ram_wr_en_pf),
        .ram_wr_en_pf_q(ram_wr_en_pf_q),
        .read_only(read_only),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .write_only(write_only));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_0 wrp_inst
       (.D(diff_pntr_pe),
        .DI(rst_d1_inst_n_4),
        .Q({wrp_inst_n_1,wr_pntr_ext}),
        .S(xpm_fifo_rst_inst_n_4),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[12]_0 (going_empty1),
        .\count_value_i_reg[13]_0 (wrp_inst_n_0),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3 (rd_pntr_ext[13:12]),
        .\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7,rdpp1_inst_n_8,rdpp1_inst_n_9,rdpp1_inst_n_10,rdpp1_inst_n_11,rdpp1_inst_n_12,rdpp1_inst_n_13}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11] ({rdp_inst_n_48,rdp_inst_n_49,rdp_inst_n_50,rdp_inst_n_51}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[13] ({rdp_inst_n_17,rdp_inst_n_18}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] (xpm_fifo_rst_inst_n_0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0 ({rdp_inst_n_56,rdp_inst_n_57,rdp_inst_n_58,rst_d1_inst_n_8}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] ({rdp_inst_n_52,rdp_inst_n_53,rdp_inst_n_54,rdp_inst_n_55}),
        .ram_wr_en_pf(ram_wr_en_pf),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_1 wrpp1_inst
       (.CO(going_full1),
        .D(diff_pntr_pf_q0),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7,wrpp1_inst_n_8,wrpp1_inst_n_9,wrpp1_inst_n_10,wrpp1_inst_n_11,wrpp1_inst_n_12,wrpp1_inst_n_13}),
        .S(xpm_fifo_rst_inst_n_5),
        .\count_value_i_reg[1]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[3]_0 (rst_d1_inst_n_5),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rdp_inst_n_20),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0 (rdp_inst_n_19),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12] ({rdp_inst_n_44,rdp_inst_n_45,rdp_inst_n_46,rdp_inst_n_47}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14] (rd_pntr_ext[12:0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[14]_0 ({rdp_inst_n_21,rdp_inst_n_22}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ({rdp_inst_n_38,rdp_inst_n_39}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ({rdp_inst_n_40,rdp_inst_n_41,rdp_inst_n_42,rdp_inst_n_43}),
        .ram_rd_en_pf(ram_rd_en_pf),
        .ram_wr_en_pf(ram_wr_en_pf),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst xpm_fifo_rst_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .S(xpm_fifo_rst_inst_n_4),
        .SR(\grdc.rd_data_count_i0 ),
        .\count_value_i_reg[3] (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .\count_value_i_reg[3]_0 (wr_pntr_ext[0]),
        .\count_value_i_reg[3]_1 (wrpp1_inst_n_13),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] (\gen_fwft.empty_fwft_i_reg_n_0 ),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 (xpm_fifo_rst_inst_n_0),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2]_1 (xpm_fifo_rst_inst_n_3),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2]_2 (xpm_fifo_rst_inst_n_5),
        .\grdc.rd_data_count_i_reg[0] (curr_fwft_state),
        .prog_empty(prog_empty),
        .prog_empty_i1(prog_empty_i1),
        .ram_rd_en_pf(ram_rd_en_pf),
        .read_only_q(read_only_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .write_only_q(write_only_q));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0000000000000000" *) (* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) 
(* EN_DVLD = "1'b0" *) (* EN_OF = "1'b0" *) (* EN_PE = "1'b0" *) 
(* EN_PF = "1'b0" *) (* EN_RDC = "1'b0" *) (* EN_UF = "1'b0" *) 
(* EN_WACK = "1'b0" *) (* EN_WDC = "1'b0" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "1" *) (* FIFO_MEM_TYPE = "1" *) (* FIFO_READ_DEPTH = "4096" *) 
(* FIFO_READ_LATENCY = "1" *) (* FIFO_SIZE = "90112" *) (* FIFO_WRITE_DEPTH = "4096" *) 
(* FULL_RESET_VALUE = "0" *) (* FULL_RST_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "4091" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "4091" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "1" *) 
(* RD_DC_WIDTH_EXT = "13" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "12" *) (* READ_DATA_WIDTH = "22" *) (* READ_MODE = "1" *) 
(* READ_MODE_LL = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "22" *) 
(* WR_DATA_COUNT_WIDTH = "1" *) (* WR_DC_WIDTH_EXT = "13" *) (* WR_DEPTH_LOG = "12" *) 
(* WR_PNTR_WIDTH = "12" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "5" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [21:0]din;
  output full;
  output full_n;
  output prog_full;
  output [0:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [21:0]dout;
  output empty;
  output prog_empty;
  output [0:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [11:0]count_value_i__0;
  wire [1:0]curr_fwft_state;
  wire [21:0]din;
  wire [21:0]dout;
  wire empty;
  wire empty_fwft_i0;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0 ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_full_i0;
  wire ram_wr_en_i;
  wire rd_clk;
  wire rd_en;
  wire [11:0]rd_pntr_ext;
  wire rdp_inst_n_2;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_10;
  wire rdpp1_inst_n_11;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rdpp1_inst_n_4;
  wire rdpp1_inst_n_5;
  wire rdpp1_inst_n_6;
  wire rdpp1_inst_n_7;
  wire rdpp1_inst_n_8;
  wire rdpp1_inst_n_9;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire rst_d1_inst_n_2;
  wire sleep;
  wire wr_en;
  wire [11:0]wr_pntr_ext;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [21:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(empty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0 ),
        .R(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "12" *) 
  (* ADDR_WIDTH_B = "12" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "22" *) 
  (* BYTE_WRITE_WIDTH_B = "22" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "90112" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "4096" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "distributed" *) 
  (* P_MIN_WIDTH_DATA = "22" *) 
  (* P_MIN_WIDTH_DATA_A = "22" *) 
  (* P_MIN_WIDTH_DATA_B = "22" *) 
  (* P_MIN_WIDTH_DATA_ECC = "22" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "22" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "12" *) 
  (* P_WIDTH_ADDR_READ_B = "12" *) 
  (* P_WIDTH_ADDR_WRITE_A = "12" *) 
  (* P_WIDTH_ADDR_WRITE_B = "12" *) 
  (* P_WIDTH_COL_WRITE_A = "22" *) 
  (* P_WIDTH_COL_WRITE_B = "22" *) 
  (* READ_DATA_WIDTH_A = "22" *) 
  (* READ_DATA_WIDTH_B = "22" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "22" *) 
  (* WRITE_DATA_WIDTH_B = "22" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "1" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "24" *) 
  (* rstb_loop_iter = "24" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(rd_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [21:0]),
        .doutb(dout),
        .ena(ram_wr_en_i),
        .enb(rdp_inst_n_2),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3 rdp_inst
       (.CO(leaving_empty0),
        .E(ram_wr_en_i),
        .Q(rd_pntr_ext),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[11]_0 (xpm_fifo_rst_inst_n_1),
        .enb(rdp_inst_n_2),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0 ),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_0 (count_value_i__0),
        .\gen_pntr_flags_cc.ram_empty_i_reg_i_3_0 (wr_pntr_ext),
        .ram_empty_i(ram_empty_i),
        .ram_full_i0(ram_full_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4 rdpp1_inst
       (.E(rdp_inst_n_2),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7,rdpp1_inst_n_8,rdpp1_inst_n_9,rdpp1_inst_n_10,rdpp1_inst_n_11}),
        .\count_value_i_reg[1]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[3]_0 (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_2 rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .S(rst_d1_inst_n_1),
        .\count_value_i_reg[3] (\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0 ),
        .\count_value_i_reg[3]_0 (wr_pntr_ext[0]),
        .\count_value_i_reg[3]_1 (count_value_i__0[0]),
        .d_out_reg_0(rst_d1_inst_n_2),
        .rd_clk(rd_clk),
        .rst_d1(rst_d1),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_3 wrp_inst
       (.CO(leaving_empty0),
        .E(ram_wr_en_i),
        .Q(wr_pntr_ext),
        .S(rst_d1_inst_n_1),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .enb(rdp_inst_n_2),
        .\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7,rdpp1_inst_n_8,rdpp1_inst_n_9,rdpp1_inst_n_10,rdpp1_inst_n_11}),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_4 wrpp1_inst
       (.E(ram_wr_en_i),
        .Q(count_value_i__0),
        .\count_value_i_reg[1]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[3]_0 (rst_d1_inst_n_2),
        .rd_clk(rd_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_5 xpm_fifo_rst_inst
       (.E(ram_wr_en_i),
        .Q(xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[11] (\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0 ),
        .rd_clk(rd_clk),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
   (rst_d1,
    ram_wr_en_pf,
    write_only,
    read_only,
    DI,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ,
    S,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    Q,
    wr_clk,
    rst,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ,
    wr_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ,
    ram_rd_en_pf,
    CO,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_3 ,
    prog_full_i217_in,
    ram_rd_en_pf_q,
    ram_wr_en_pf_q,
    prog_full,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] );
  output rst_d1;
  output ram_wr_en_pf;
  output write_only;
  output read_only;
  output [0:0]DI;
  output [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  output [0:0]S;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  input [0:0]Q;
  input wr_clk;
  input rst;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  input wr_en;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  input ram_rd_en_pf;
  input [0:0]CO;
  input [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_3 ;
  input prog_full_i217_in;
  input ram_rd_en_pf_q;
  input ram_wr_en_pf_q;
  input prog_full;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [0:0]S;
  wire clr_full;
  wire [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  wire [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_3 ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  wire prog_full;
  wire prog_full_i217_in;
  wire ram_rd_en_pf;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire read_only;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire write_only;

  LUT4 #(
    .INIT(16'h0004)) 
    \count_value_i[3]_i_2 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ),
        .I1(wr_en),
        .I2(rst_d1),
        .I3(Q),
        .O(DI));
  LUT4 #(
    .INIT(16'h0004)) 
    \count_value_i[3]_i_2__2 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ),
        .I1(wr_en),
        .I2(rst_d1),
        .I3(Q),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000033FF2020)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(CO),
        .I1(ram_rd_en_pf),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_3 ),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ));
  LUT6 #(
    .INIT(64'hFBFBAABBFBFBBBBB)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_1 
       (.I0(clr_full),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_3 ),
        .I3(ram_wr_en_pf),
        .I4(ram_rd_en_pf),
        .I5(CO),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_2 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .O(clr_full));
  LUT5 #(
    .INIT(32'hFF2F00D0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ),
        .I2(ram_rd_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h44444044)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ),
        .I1(ram_rd_en_pf),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ),
        .I3(wr_en),
        .I4(rst_d1),
        .O(read_only));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h04000404)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ),
        .I1(wr_en),
        .I2(rst_d1),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ),
        .I4(ram_rd_en_pf),
        .O(write_only));
  LUT5 #(
    .INIT(32'h55150400)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1 
       (.I0(clr_full),
        .I1(prog_full_i217_in),
        .I2(ram_rd_en_pf_q),
        .I3(ram_wr_en_pf_q),
        .I4(prog_full),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ));
  LUT4 #(
    .INIT(16'h0004)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ),
        .I1(wr_en),
        .I2(rst_d1),
        .I3(Q),
        .O(ram_wr_en_pf));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_2
   (rst_d1,
    S,
    d_out_reg_0,
    Q,
    rd_clk,
    \count_value_i_reg[3] ,
    wr_en,
    \count_value_i_reg[3]_0 ,
    \count_value_i_reg[3]_1 );
  output rst_d1;
  output [0:0]S;
  output [0:0]d_out_reg_0;
  input [0:0]Q;
  input rd_clk;
  input \count_value_i_reg[3] ;
  input wr_en;
  input [0:0]\count_value_i_reg[3]_0 ;
  input [0:0]\count_value_i_reg[3]_1 ;

  wire [0:0]Q;
  wire [0:0]S;
  wire \count_value_i_reg[3] ;
  wire [0:0]\count_value_i_reg[3]_0 ;
  wire [0:0]\count_value_i_reg[3]_1 ;
  wire [0:0]d_out_reg_0;
  wire rd_clk;
  wire rst_d1;
  wire wr_en;

  LUT5 #(
    .INIT(32'hFEFF0100)) 
    \count_value_i[3]_i_2 
       (.I0(rst_d1),
        .I1(Q),
        .I2(\count_value_i_reg[3] ),
        .I3(wr_en),
        .I4(\count_value_i_reg[3]_0 ),
        .O(S));
  LUT5 #(
    .INIT(32'hFEFF0100)) 
    \count_value_i[3]_i_2__2 
       (.I0(rst_d1),
        .I1(Q),
        .I2(\count_value_i_reg[3] ),
        .I3(wr_en),
        .I4(\count_value_i_reg[3]_1 ),
        .O(d_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
   (\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ,
    Q,
    SR,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_1 ,
    S,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_2 ,
    rst,
    rst_d1,
    wr_en,
    \count_value_i_reg[3] ,
    ram_rd_en_pf,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ,
    \grdc.rd_data_count_i_reg[0] ,
    prog_empty,
    write_only_q,
    read_only_q,
    prog_empty_i1,
    \count_value_i_reg[3]_0 ,
    \count_value_i_reg[3]_1 ,
    wr_clk);
  output [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  output [0:0]Q;
  output [0:0]SR;
  output \gen_rst_cc.fifo_wr_rst_cc_reg[2]_1 ;
  output [0:0]S;
  output [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2]_2 ;
  input rst;
  input rst_d1;
  input wr_en;
  input \count_value_i_reg[3] ;
  input ram_rd_en_pf;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  input [1:0]\grdc.rd_data_count_i_reg[0] ;
  input prog_empty;
  input write_only_q;
  input read_only_q;
  input prog_empty_i1;
  input [0:0]\count_value_i_reg[3]_0 ;
  input [0:0]\count_value_i_reg[3]_1 ;
  input wr_clk;

  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \count_value_i_reg[3] ;
  wire [0:0]\count_value_i_reg[3]_0 ;
  wire [0:0]\count_value_i_reg[3]_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  wire \gen_rst_cc.fifo_wr_rst_cc_reg[2]_1 ;
  wire [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2]_2 ;
  wire [1:0]\grdc.rd_data_count_i_reg[0] ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire prog_empty;
  wire prog_empty_i1;
  wire ram_rd_en_pf;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;
  wire write_only_q;

  LUT5 #(
    .INIT(32'hFFEF0010)) 
    \count_value_i[3]_i_3 
       (.I0(Q),
        .I1(rst_d1),
        .I2(wr_en),
        .I3(\count_value_i_reg[3] ),
        .I4(\count_value_i_reg[3]_0 ),
        .O(S));
  LUT5 #(
    .INIT(32'hFFEF0010)) 
    \count_value_i[3]_i_3__2 
       (.I0(Q),
        .I1(rst_d1),
        .I2(wr_en),
        .I3(\count_value_i_reg[3] ),
        .I4(\count_value_i_reg[3]_1 ),
        .O(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010FFFF)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2 
       (.I0(Q),
        .I1(rst_d1),
        .I2(wr_en),
        .I3(\count_value_i_reg[3] ),
        .I4(ram_rd_en_pf),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ),
        .O(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hFFAEEEEE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1 
       (.I0(Q),
        .I1(prog_empty),
        .I2(write_only_q),
        .I3(read_only_q),
        .I4(prog_empty_i1),
        .O(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[14]_i_1 
       (.I0(Q),
        .I1(\grdc.rd_data_count_i_reg[0] [0]),
        .I2(\grdc.rd_data_count_i_reg[0] [1]),
        .O(SR));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_5
   (E,
    Q,
    wr_en,
    \count_value_i_reg[11] ,
    rst_d1,
    rst,
    rd_clk);
  output [0:0]E;
  output [0:0]Q;
  input wr_en;
  input \count_value_i_reg[11] ;
  input rst_d1;
  input rst;
  input rd_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire \count_value_i_reg[11] ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rd_clk;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_en;

  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[11] ),
        .I2(Q),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0000000000000000" *) (* FIFO_MEMORY_TYPE = "distributed" *) (* FIFO_READ_LATENCY = "1" *) 
(* FIFO_WRITE_DEPTH = "4096" *) (* FULL_RESET_VALUE = "0" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) 
(* P_FIFO_MEMORY_TYPE = "1" *) (* P_READ_MODE = "1" *) (* P_WAKEUP_TIME = "2" *) 
(* RD_DATA_COUNT_WIDTH = "1" *) (* READ_DATA_WIDTH = "22" *) (* READ_MODE = "fwft" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH = "22" *) (* WR_DATA_COUNT_WIDTH = "1" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "soft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [21:0]din;
  output full;
  output prog_full;
  output [0:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [21:0]dout;
  output empty;
  output prog_empty;
  output [0:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [21:0]din;
  wire [21:0]dout;
  wire empty;
  wire rd_en;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [0:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000000000000000" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b0" *) 
  (* EN_PE = "1'b0" *) 
  (* EN_PF = "1'b0" *) 
  (* EN_RDC = "1'b0" *) 
  (* EN_UF = "1'b0" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b0" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "1" *) 
  (* FIFO_MEM_TYPE = "1" *) 
  (* FIFO_READ_DEPTH = "4096" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_SIZE = "90112" *) 
  (* FIFO_WRITE_DEPTH = "4096" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "4091" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "4091" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "1" *) 
  (* RD_DC_WIDTH_EXT = "13" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "12" *) 
  (* READ_DATA_WIDTH = "22" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "22" *) 
  (* WR_DATA_COUNT_WIDTH = "1" *) 
  (* WR_DC_WIDTH_EXT = "13" *) 
  (* WR_DEPTH_LOG = "12" *) 
  (* WR_PNTR_WIDTH = "12" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0 xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(NLW_xpm_fifo_base_inst_full_UNCONNECTED),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(wr_clk),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[0]),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* ADDR_WIDTH_A = "14" *) (* ADDR_WIDTH_B = "14" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "53" *) (* BYTE_WRITE_WIDTH_B = "53" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "868352" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "16384" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) (* P_MIN_WIDTH_DATA = "53" *) 
(* P_MIN_WIDTH_DATA_A = "53" *) (* P_MIN_WIDTH_DATA_B = "53" *) (* P_MIN_WIDTH_DATA_ECC = "53" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "53" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "no" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "14" *) (* P_WIDTH_ADDR_READ_B = "14" *) 
(* P_WIDTH_ADDR_WRITE_A = "14" *) (* P_WIDTH_ADDR_WRITE_B = "14" *) (* P_WIDTH_COL_WRITE_A = "53" *) 
(* P_WIDTH_COL_WRITE_B = "53" *) (* READ_DATA_WIDTH_A = "53" *) (* READ_DATA_WIDTH_B = "53" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "0" *) 
(* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "53" *) (* WRITE_DATA_WIDTH_B = "53" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "soft" *) (* rsta_loop_iter = "56" *) (* rstb_loop_iter = "56" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [13:0]addra;
  input [52:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [52:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [13:0]addrb;
  input [52:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [52:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [13:0]addra;
  wire [13:0]addrb;
  wire clka;
  wire [52:0]dina;
  wire [52:0]doutb;
  wire enb;
  wire \gen_wr_a.gen_word_narrow.mem_reg_16_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_16_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_17_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_17_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_18_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_18_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_19_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_19_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_20_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_20_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_21_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_21_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_22_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_22_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_23_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_23_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_24_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_24_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_25_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_25_n_67 ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_17_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_17_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_17_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_17_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_17_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_17_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_17_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_17_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_17_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_17_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_17_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_17_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_18_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_18_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_18_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_18_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_18_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_18_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_18_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_18_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_18_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_18_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_18_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_18_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_19_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_19_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_19_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_19_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_19_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_19_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_19_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_19_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_19_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_19_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_19_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_19_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_20_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_20_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_20_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_20_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_20_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_20_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_20_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_20_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_20_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_20_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_20_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_20_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_21_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_21_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_21_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_21_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_21_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_21_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_21_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_21_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_21_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_21_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_21_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_21_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_22_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_22_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_22_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_22_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_22_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_22_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_22_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_22_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_22_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_22_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_22_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_22_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_23_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_23_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_23_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_23_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_23_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_23_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_23_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_23_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_23_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_23_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_23_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_23_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_24_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_24_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_24_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_24_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_24_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_24_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_24_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_24_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_24_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_24_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_24_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_24_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_25_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_25_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_25_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_25_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_25_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_25_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_25_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_25_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_25_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_25_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_25_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_25_RDADDRECC_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_26_DOADO_UNCONNECTED ;
  wire [15:1]\NLW_gen_wr_a.gen_word_narrow.mem_reg_26_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_26_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_26_DOPBDOP_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_16_n_67 ),
        .Q(doutb[32]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_16_n_66 ),
        .Q(doutb[33]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_17_n_67 ),
        .Q(doutb[34]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_17_n_66 ),
        .Q(doutb[35]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_18_n_67 ),
        .Q(doutb[36]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_18_n_66 ),
        .Q(doutb[37]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_19_n_67 ),
        .Q(doutb[38]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_19_n_66 ),
        .Q(doutb[39]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_20_n_67 ),
        .Q(doutb[40]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_20_n_66 ),
        .Q(doutb[41]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_21_n_67 ),
        .Q(doutb[42]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_21_n_66 ),
        .Q(doutb[43]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_22_n_67 ),
        .Q(doutb[44]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_22_n_66 ),
        .Q(doutb[45]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_23_n_67 ),
        .Q(doutb[46]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_23_n_66 ),
        .Q(doutb[47]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_24_n_67 ),
        .Q(doutb[48]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_24_n_66 ),
        .Q(doutb[49]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_25_n_67 ),
        .Q(doutb[50]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_25_n_66 ),
        .Q(doutb[51]),
        .R(rstb));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "1" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "868352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0 
       (.ADDRARDADDR({1'b1,addra,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOBDO_UNCONNECTED [31:2],doutb[1:0]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "2" *) 
  (* \MEM.PORTA.DATA_MSB  = "3" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "2" *) 
  (* \MEM.PORTB.DATA_MSB  = "3" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "868352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1 
       (.ADDRARDADDR({1'b1,addra,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[3:2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED [31:2],doutb[3:2]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "20" *) 
  (* \MEM.PORTA.DATA_MSB  = "21" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "20" *) 
  (* \MEM.PORTB.DATA_MSB  = "21" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "868352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "21" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_10 
       (.ADDRARDADDR({1'b1,addra,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[21:20]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_DOBDO_UNCONNECTED [31:2],doutb[21:20]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_10_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "22" *) 
  (* \MEM.PORTA.DATA_MSB  = "23" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "22" *) 
  (* \MEM.PORTB.DATA_MSB  = "23" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "868352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_11 
       (.ADDRARDADDR({1'b1,addra,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[23:22]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_DOBDO_UNCONNECTED [31:2],doutb[23:22]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_11_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "24" *) 
  (* \MEM.PORTA.DATA_MSB  = "25" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "24" *) 
  (* \MEM.PORTB.DATA_MSB  = "25" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "868352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "25" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_12 
       (.ADDRARDADDR({1'b1,addra,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[25:24]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_DOBDO_UNCONNECTED [31:2],doutb[25:24]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_12_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "26" *) 
  (* \MEM.PORTA.DATA_MSB  = "27" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "26" *) 
  (* \MEM.PORTB.DATA_MSB  = "27" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "868352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_13 
       (.ADDRARDADDR({1'b1,addra,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[27:26]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_DOBDO_UNCONNECTED [31:2],doutb[27:26]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_13_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "28" *) 
  (* \MEM.PORTA.DATA_MSB  = "29" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "28" *) 
  (* \MEM.PORTB.DATA_MSB  = "29" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "868352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "29" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_14 
       (.ADDRARDADDR({1'b1,addra,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[29:28]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_DOBDO_UNCONNECTED [31:2],doutb[29:28]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_14_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "30" *) 
  (* \MEM.PORTA.DATA_MSB  = "31" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "30" *) 
  (* \MEM.PORTB.DATA_MSB  = "31" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "868352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_15 
       (.ADDRARDADDR({1'b1,addra,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[31:30]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_DOBDO_UNCONNECTED [31:2],doutb[31:30]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_15_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "32" *) 
  (* \MEM.PORTA.DATA_MSB  = "33" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "32" *) 
  (* \MEM.PORTB.DATA_MSB  = "33" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "868352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "32" *) 
  (* ram_slice_end = "33" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_16 
       (.ADDRARDADDR({1'b1,addra,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[33:32]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_DOBDO_UNCONNECTED [31:2],\gen_wr_a.gen_word_narrow.mem_reg_16_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_16_n_67 }),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_16_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "34" *) 
  (* \MEM.PORTA.DATA_MSB  = "35" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "34" *) 
  (* \MEM.PORTB.DATA_MSB  = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "868352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "34" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_17 
       (.ADDRARDADDR({1'b1,addra,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_17_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_17_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_17_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[35:34]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_17_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_17_DOBDO_UNCONNECTED [31:2],\gen_wr_a.gen_word_narrow.mem_reg_17_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_17_n_67 }),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_17_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_17_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_17_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_17_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_17_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_17_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_17_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "36" *) 
  (* \MEM.PORTA.DATA_MSB  = "37" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "36" *) 
  (* \MEM.PORTB.DATA_MSB  = "37" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "868352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "37" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_18 
       (.ADDRARDADDR({1'b1,addra,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_18_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_18_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_18_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[37:36]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_18_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_18_DOBDO_UNCONNECTED [31:2],\gen_wr_a.gen_word_narrow.mem_reg_18_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_18_n_67 }),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_18_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_18_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_18_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_18_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_18_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_18_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_18_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "38" *) 
  (* \MEM.PORTA.DATA_MSB  = "39" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "38" *) 
  (* \MEM.PORTB.DATA_MSB  = "39" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "868352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "38" *) 
  (* ram_slice_end = "39" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_19 
       (.ADDRARDADDR({1'b1,addra,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_19_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_19_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_19_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[39:38]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_19_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_19_DOBDO_UNCONNECTED [31:2],\gen_wr_a.gen_word_narrow.mem_reg_19_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_19_n_67 }),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_19_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_19_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_19_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_19_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_19_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_19_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_19_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "4" *) 
  (* \MEM.PORTA.DATA_MSB  = "5" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "4" *) 
  (* \MEM.PORTB.DATA_MSB  = "5" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "868352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2 
       (.ADDRARDADDR({1'b1,addra,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[5:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOBDO_UNCONNECTED [31:2],doutb[5:4]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "40" *) 
  (* \MEM.PORTA.DATA_MSB  = "41" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "40" *) 
  (* \MEM.PORTB.DATA_MSB  = "41" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "868352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "40" *) 
  (* ram_slice_end = "41" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_20 
       (.ADDRARDADDR({1'b1,addra,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_20_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_20_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_20_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[41:40]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_20_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_20_DOBDO_UNCONNECTED [31:2],\gen_wr_a.gen_word_narrow.mem_reg_20_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_20_n_67 }),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_20_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_20_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_20_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_20_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_20_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_20_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_20_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "42" *) 
  (* \MEM.PORTA.DATA_MSB  = "43" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "42" *) 
  (* \MEM.PORTB.DATA_MSB  = "43" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "868352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "43" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_21 
       (.ADDRARDADDR({1'b1,addra,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_21_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_21_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_21_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[43:42]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_21_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_21_DOBDO_UNCONNECTED [31:2],\gen_wr_a.gen_word_narrow.mem_reg_21_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_21_n_67 }),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_21_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_21_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_21_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_21_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_21_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_21_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_21_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "44" *) 
  (* \MEM.PORTA.DATA_MSB  = "45" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "44" *) 
  (* \MEM.PORTB.DATA_MSB  = "45" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "868352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "44" *) 
  (* ram_slice_end = "45" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_22 
       (.ADDRARDADDR({1'b1,addra,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_22_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_22_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_22_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[45:44]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_22_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_22_DOBDO_UNCONNECTED [31:2],\gen_wr_a.gen_word_narrow.mem_reg_22_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_22_n_67 }),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_22_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_22_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_22_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_22_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_22_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_22_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_22_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "46" *) 
  (* \MEM.PORTA.DATA_MSB  = "47" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "46" *) 
  (* \MEM.PORTB.DATA_MSB  = "47" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "868352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "46" *) 
  (* ram_slice_end = "47" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_23 
       (.ADDRARDADDR({1'b1,addra,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_23_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_23_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_23_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[47:46]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_23_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_23_DOBDO_UNCONNECTED [31:2],\gen_wr_a.gen_word_narrow.mem_reg_23_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_23_n_67 }),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_23_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_23_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_23_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_23_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_23_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_23_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_23_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "48" *) 
  (* \MEM.PORTA.DATA_MSB  = "49" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "48" *) 
  (* \MEM.PORTB.DATA_MSB  = "49" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "868352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "48" *) 
  (* ram_slice_end = "49" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_24 
       (.ADDRARDADDR({1'b1,addra,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_24_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_24_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_24_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[49:48]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_24_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_24_DOBDO_UNCONNECTED [31:2],\gen_wr_a.gen_word_narrow.mem_reg_24_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_24_n_67 }),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_24_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_24_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_24_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_24_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_24_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_24_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_24_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "50" *) 
  (* \MEM.PORTA.DATA_MSB  = "51" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "50" *) 
  (* \MEM.PORTB.DATA_MSB  = "51" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "868352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "50" *) 
  (* ram_slice_end = "51" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_25 
       (.ADDRARDADDR({1'b1,addra,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_25_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_25_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_25_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[51:50]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_25_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_25_DOBDO_UNCONNECTED [31:2],\gen_wr_a.gen_word_narrow.mem_reg_25_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_25_n_67 }),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_25_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_25_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_25_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_25_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_25_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_25_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_25_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTA.DATA_LSB  = "52" *) 
  (* \MEM.PORTA.DATA_MSB  = "52" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_LSB  = "52" *) 
  (* \MEM.PORTB.DATA_MSB  = "52" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "868352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "52" *) 
  (* ram_slice_end = "52" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \gen_wr_a.gen_word_narrow.mem_reg_26 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR(addrb),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[52]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_26_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_26_DOBDO_UNCONNECTED [15:1],doutb[52]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_26_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_26_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .WEA({wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "6" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "6" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "868352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3 
       (.ADDRARDADDR({1'b1,addra,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOBDO_UNCONNECTED [31:2],doutb[7:6]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "8" *) 
  (* \MEM.PORTA.DATA_MSB  = "9" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "8" *) 
  (* \MEM.PORTB.DATA_MSB  = "9" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "868352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_4 
       (.ADDRARDADDR({1'b1,addra,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[9:8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOBDO_UNCONNECTED [31:2],doutb[9:8]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "10" *) 
  (* \MEM.PORTA.DATA_MSB  = "11" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "10" *) 
  (* \MEM.PORTB.DATA_MSB  = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "868352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_5 
       (.ADDRARDADDR({1'b1,addra,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[11:10]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_DOBDO_UNCONNECTED [31:2],doutb[11:10]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_5_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "12" *) 
  (* \MEM.PORTA.DATA_MSB  = "13" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "12" *) 
  (* \MEM.PORTB.DATA_MSB  = "13" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "868352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_6 
       (.ADDRARDADDR({1'b1,addra,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[13:12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_DOBDO_UNCONNECTED [31:2],doutb[13:12]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_6_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "14" *) 
  (* \MEM.PORTA.DATA_MSB  = "15" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "14" *) 
  (* \MEM.PORTB.DATA_MSB  = "15" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "868352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_7 
       (.ADDRARDADDR({1'b1,addra,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[15:14]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_DOBDO_UNCONNECTED [31:2],doutb[15:14]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_7_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "16" *) 
  (* \MEM.PORTA.DATA_MSB  = "17" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "16" *) 
  (* \MEM.PORTB.DATA_MSB  = "17" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "868352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_8 
       (.ADDRARDADDR({1'b1,addra,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[17:16]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_DOBDO_UNCONNECTED [31:2],doutb[17:16]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_8_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "18" *) 
  (* \MEM.PORTA.DATA_MSB  = "19" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "18" *) 
  (* \MEM.PORTB.DATA_MSB  = "19" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "868352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_9 
       (.ADDRARDADDR({1'b1,addra,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[19:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_DOBDO_UNCONNECTED [31:2],doutb[19:18]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_9_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ADDR_WIDTH_A = "12" *) (* ADDR_WIDTH_B = "12" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "22" *) (* BYTE_WRITE_WIDTH_B = "22" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "1" *) (* MEMORY_SIZE = "90112" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "4096" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "distributed" *) 
(* P_MIN_WIDTH_DATA = "22" *) (* P_MIN_WIDTH_DATA_A = "22" *) (* P_MIN_WIDTH_DATA_B = "22" *) 
(* P_MIN_WIDTH_DATA_ECC = "22" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "22" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "12" *) 
(* P_WIDTH_ADDR_READ_B = "12" *) (* P_WIDTH_ADDR_WRITE_A = "12" *) (* P_WIDTH_ADDR_WRITE_B = "12" *) 
(* P_WIDTH_COL_WRITE_A = "22" *) (* P_WIDTH_COL_WRITE_B = "22" *) (* READ_DATA_WIDTH_A = "22" *) 
(* READ_DATA_WIDTH_B = "22" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "22" *) (* WRITE_DATA_WIDTH_B = "22" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "1" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "24" *) 
(* rstb_loop_iter = "24" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [11:0]addra;
  input [21:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [21:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [11:0]addrb;
  input [21:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [21:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire [21:0]dina;
  wire [21:0]doutb;
  wire ena;
  wire enb;
  wire [21:0]\gen_rd_b.doutb_reg ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1000_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1001_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1002_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1003_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1004_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1005_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1006_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1007_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1008_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1009_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_100_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1010_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1011_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1012_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1013_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1014_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1015_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1016_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1017_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1018_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1019_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_101_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1020_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1021_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1022_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1023_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1024_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1025_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1026_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1027_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1028_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1029_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_102_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1030_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1031_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1032_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1033_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1034_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1035_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1036_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1037_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1038_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1039_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_103_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1040_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1041_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1042_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1043_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1044_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1045_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1046_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1047_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1048_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1049_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_104_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1050_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1051_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1052_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1053_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1054_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1055_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1056_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1057_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1058_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1059_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_105_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1060_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1061_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1062_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1063_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1064_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1065_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1066_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1067_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1068_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1069_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_106_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1070_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1071_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1072_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1073_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1074_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1075_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1076_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1077_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1078_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1079_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_107_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1080_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1081_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1082_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1083_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1084_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1085_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1086_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1087_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1088_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1089_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_108_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1090_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1091_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1092_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1093_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1094_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1095_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1096_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1097_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1098_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1099_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_109_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_10_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1100_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1101_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1102_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1103_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1104_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1105_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1106_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1107_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1108_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1109_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_110_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1110_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1111_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1112_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1113_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1114_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1115_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1116_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1117_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1118_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1119_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_111_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1120_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1121_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1122_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1123_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1124_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1125_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1126_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1127_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1128_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1129_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_112_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1130_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1131_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1132_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1133_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1134_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1135_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1136_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1137_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1138_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1139_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_113_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1140_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1141_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1142_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1143_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1144_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1145_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1146_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1147_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1148_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1149_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_114_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1150_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1151_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1152_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1153_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1154_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1155_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1156_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1157_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1158_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1159_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_115_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1160_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1161_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1162_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1163_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1164_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1165_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1166_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1167_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1168_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1169_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_116_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1170_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1171_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1172_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1173_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1174_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1175_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1176_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1177_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1178_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1179_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_117_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1180_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1181_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1182_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1183_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1184_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1185_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1186_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1187_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1188_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1189_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_118_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1190_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1191_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1192_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1193_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1194_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1195_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1196_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1197_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1198_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1199_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_119_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_11_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1200_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1201_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1202_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1203_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1204_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1205_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1206_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1207_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1208_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1209_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_120_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1210_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1211_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1212_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1213_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1214_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1215_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1216_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1217_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1218_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1219_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_121_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1220_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1221_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1222_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1223_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1224_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1225_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1226_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1227_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1228_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1229_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_122_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1230_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1231_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1232_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1233_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1234_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1235_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1236_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1237_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1238_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1239_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_123_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1240_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1241_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1242_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1243_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1244_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1245_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1246_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1247_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1248_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1249_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_124_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1250_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1251_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1252_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1253_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1254_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1255_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1256_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1257_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1258_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1259_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_125_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1260_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1261_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1262_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1263_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1264_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1265_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1266_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1267_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1268_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1269_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_126_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1270_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1271_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1272_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1273_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1274_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1275_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1276_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1277_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1278_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1279_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_127_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1280_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1281_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1282_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1283_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1284_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1285_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1286_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1287_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1288_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1289_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_128_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1290_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1291_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1292_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1293_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1294_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1295_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1296_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1297_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1298_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1299_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_129_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_12_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1300_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1301_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1302_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1303_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1304_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1305_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1306_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1307_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1308_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1309_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_130_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1310_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1311_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1312_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1313_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1314_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1315_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1316_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1317_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1318_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1319_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_131_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1320_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1321_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1322_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1323_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1324_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1325_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1326_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1327_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1328_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1329_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_132_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1330_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1331_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1332_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1333_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1334_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1335_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1336_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1337_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1338_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1339_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_133_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1340_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1341_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1342_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1343_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1344_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1345_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1346_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1347_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1348_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1349_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_134_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1350_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1351_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1352_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1353_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1354_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1355_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1356_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1357_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1358_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1359_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_135_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1360_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1361_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1362_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1363_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1364_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1365_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1366_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1367_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1368_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1369_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_136_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1370_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1371_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1372_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1373_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1374_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1375_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1376_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1377_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1378_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1379_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_137_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1380_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1381_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1382_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1383_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1384_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1385_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1386_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1387_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1388_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1389_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_138_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1390_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1391_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1392_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1393_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1394_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1395_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1396_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1397_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1398_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1399_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_139_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_13_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1400_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1401_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1402_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1403_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1404_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1405_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1406_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1407_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1408_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1409_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_140_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1410_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1411_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1412_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1413_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1414_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_141_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_142_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_143_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_144_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_145_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_146_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_147_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_148_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_149_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_14_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_150_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_151_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_152_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_153_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_154_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_155_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_156_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_157_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_158_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_159_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_15_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_160_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_161_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_162_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_163_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_164_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_165_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_166_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_167_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_168_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_169_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_16_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_170_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_171_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_172_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_173_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_174_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_175_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_176_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_177_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_178_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_179_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_17_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_180_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_181_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_182_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_183_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_184_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_185_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_186_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_187_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_188_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_189_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_18_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_190_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_191_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_192_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_193_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_194_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_195_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_196_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_197_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_198_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_199_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_19_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_200_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_201_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_202_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_203_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_204_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_205_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_206_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_207_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_208_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_209_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_20_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_210_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_211_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_212_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_213_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_214_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_215_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_216_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_217_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_218_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_219_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_21_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_220_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_221_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_222_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_223_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_224_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_225_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_226_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_227_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_228_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_229_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_22_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_230_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_231_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_232_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_233_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_234_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_235_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_236_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_237_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_238_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_239_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_23_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_240_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_241_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_242_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_243_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_244_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_245_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_246_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_247_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_248_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_249_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_24_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_250_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_251_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_252_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_253_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_254_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_255_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_256_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_257_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_258_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_259_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_25_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_260_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_261_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_262_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_263_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_264_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_265_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_266_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_267_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_268_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_269_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_26_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_270_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_271_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_272_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_273_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_274_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_275_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_276_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_277_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_278_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_279_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_27_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_280_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_281_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_282_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_283_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_284_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_285_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_286_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_287_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_288_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_289_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_28_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_290_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_291_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_292_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_293_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_294_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_295_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_296_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_297_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_298_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_299_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_29_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_2_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_300_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_301_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_302_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_303_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_304_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_305_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_306_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_307_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_308_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_309_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_30_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_310_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_311_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_312_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_313_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_314_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_315_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_316_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_317_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_318_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_319_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_31_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_320_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_321_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_322_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_323_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_324_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_325_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_326_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_327_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_328_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_329_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_32_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_330_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_331_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_332_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_333_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_334_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_335_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_336_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_337_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_338_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_339_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_33_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_340_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_341_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_342_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_343_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_344_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_345_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_346_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_347_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_348_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_349_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_34_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_350_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_351_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_352_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_353_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_354_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_355_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_356_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_357_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_358_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_359_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_35_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_360_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_361_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_362_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_363_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_364_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_365_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_366_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_367_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_368_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_369_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_36_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_370_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_371_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_372_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_373_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_374_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_375_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_376_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_377_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_378_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_379_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_37_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_380_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_381_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_382_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_383_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_384_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_385_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_386_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_387_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_388_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_389_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_38_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_390_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_391_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_392_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_393_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_394_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_395_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_396_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_397_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_398_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_399_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_39_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_3_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_400_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_401_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_402_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_403_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_404_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_405_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_406_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_407_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_408_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_409_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_40_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_410_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_411_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_412_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_413_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_414_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_415_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_416_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_417_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_418_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_419_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_41_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_420_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_421_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_422_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_423_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_424_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_425_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_426_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_427_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_428_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_429_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_42_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_430_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_431_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_432_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_433_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_434_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_435_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_436_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_437_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_438_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_439_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_43_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_440_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_441_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_442_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_443_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_444_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_445_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_446_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_447_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_448_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_449_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_44_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_450_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_451_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_452_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_453_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_454_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_455_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_456_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_457_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_458_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_459_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_45_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_460_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_461_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_462_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_463_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_464_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_465_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_466_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_467_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_468_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_469_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_46_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_470_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_471_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_472_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_473_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_474_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_475_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_476_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_477_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_478_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_479_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_47_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_480_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_481_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_482_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_483_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_484_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_485_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_486_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_487_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_488_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_489_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_48_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_490_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_491_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_492_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_493_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_494_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_495_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_496_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_497_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_498_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_499_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_49_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_4_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_500_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_501_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_502_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_503_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_504_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_505_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_506_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_507_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_508_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_509_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_50_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_510_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_511_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_512_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_513_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_514_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_515_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_516_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_517_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_518_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_519_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_51_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_520_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_521_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_522_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_523_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_524_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_525_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_526_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_527_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_528_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_529_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_52_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_530_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_531_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_532_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_533_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_534_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_535_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_536_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_537_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_538_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_539_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_53_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_540_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_541_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_542_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_543_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_544_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_545_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_546_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_547_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_548_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_549_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_54_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_550_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_551_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_552_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_553_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_554_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_555_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_556_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_557_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_558_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_559_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_55_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_560_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_561_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_562_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_563_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_564_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_565_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_566_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_567_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_568_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_569_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_56_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_570_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_571_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_572_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_573_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_574_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_575_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_576_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_577_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_578_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_579_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_57_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_580_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_581_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_582_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_583_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_584_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_585_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_586_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_587_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_588_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_589_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_58_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_590_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_591_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_592_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_593_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_594_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_595_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_596_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_597_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_598_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_599_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_59_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_5_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_600_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_601_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_602_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_603_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_604_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_605_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_606_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_607_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_608_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_609_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_60_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_610_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_611_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_612_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_613_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_614_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_615_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_616_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_617_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_618_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_619_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_61_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_620_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_621_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_622_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_623_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_624_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_625_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_626_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_627_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_628_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_629_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_62_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_630_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_631_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_632_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_633_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_634_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_635_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_636_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_637_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_638_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_639_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_63_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_640_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_641_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_642_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_643_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_644_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_645_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_646_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_647_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_648_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_649_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_64_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_650_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_651_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_652_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_653_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_654_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_655_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_656_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_657_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_658_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_659_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_660_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_661_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_662_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_663_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_664_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_665_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_666_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_667_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_668_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_669_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_670_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_671_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_672_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_673_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_674_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_675_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_676_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_677_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_678_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_679_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_680_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_681_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_682_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_683_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_684_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_685_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_686_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_687_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_688_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_689_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_690_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_691_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_692_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_693_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_694_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_695_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_696_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_697_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_698_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_699_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_6_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_700_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_701_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_702_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_703_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_704_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_705_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_706_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_707_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_708_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_709_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_710_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_711_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_712_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_713_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_714_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_715_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_716_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_717_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_718_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_719_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_71_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_720_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_721_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_722_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_723_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_724_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_725_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_726_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_727_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_728_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_729_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_72_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_730_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_731_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_732_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_733_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_734_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_735_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_736_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_737_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_738_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_739_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_73_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_740_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_741_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_742_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_743_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_744_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_745_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_746_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_747_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_748_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_749_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_74_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_750_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_751_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_752_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_753_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_754_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_755_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_756_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_757_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_758_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_759_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_75_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_760_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_761_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_762_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_763_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_764_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_765_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_766_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_767_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_768_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_769_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_76_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_770_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_771_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_772_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_773_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_774_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_775_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_776_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_777_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_778_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_779_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_77_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_780_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_781_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_782_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_783_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_784_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_785_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_786_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_787_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_788_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_789_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_78_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_790_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_791_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_792_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_793_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_794_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_795_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_796_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_797_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_798_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_799_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_79_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_7_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_800_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_801_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_802_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_803_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_804_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_805_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_806_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_807_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_808_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_809_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_80_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_810_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_811_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_812_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_813_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_814_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_815_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_816_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_817_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_818_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_819_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_81_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_820_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_821_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_822_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_823_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_824_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_825_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_826_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_827_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_828_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_829_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_82_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_830_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_831_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_832_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_833_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_834_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_835_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_836_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_837_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_838_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_839_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_83_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_840_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_841_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_842_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_843_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_844_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_845_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_846_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_847_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_848_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_849_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_84_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_850_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_851_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_852_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_853_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_854_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_855_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_856_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_857_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_858_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_859_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_85_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_860_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_861_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_862_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_863_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_864_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_865_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_866_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_867_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_868_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_869_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_86_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_870_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_871_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_872_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_873_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_874_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_875_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_876_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_877_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_878_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_879_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_87_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_880_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_881_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_882_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_883_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_884_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_885_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_886_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_887_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_888_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_889_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_88_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_890_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_891_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_892_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_893_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_894_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_895_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_896_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_897_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_898_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_899_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_89_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_8_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_900_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_901_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_902_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_903_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_904_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_905_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_906_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_907_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_908_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_909_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_90_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_910_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_911_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_912_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_913_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_914_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_915_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_916_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_917_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_918_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_919_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_91_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_920_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_921_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_922_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_923_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_924_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_925_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_926_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_927_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_928_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_929_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_92_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_930_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_931_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_932_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_933_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_934_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_935_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_936_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_937_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_938_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_939_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_93_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_940_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_941_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_942_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_943_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_944_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_945_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_946_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_947_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_948_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_949_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_94_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_950_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_951_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_952_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_953_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_954_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_955_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_956_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_957_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_958_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_959_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_95_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_960_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_961_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_962_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_963_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_964_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_965_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_966_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_967_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_968_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_969_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_96_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_970_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_971_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_972_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_973_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_974_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_975_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_976_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_977_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_978_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_979_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_97_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_980_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_981_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_982_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_983_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_984_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_985_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_986_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_987_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_988_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_989_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_98_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_990_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_991_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_992_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_993_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_994_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_995_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_996_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_997_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_998_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_999_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_99_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_9_reg_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_14_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_15_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_16_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_17_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_18_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_19_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_20_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_21_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_22_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_23_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_24_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_25_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_26_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_27_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_28_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_29_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_14_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_15_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_16_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_17_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_18_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_19_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_20_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_21_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_22_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_23_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_24_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_25_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_26_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_27_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_28_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_29_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_14_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_15_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_16_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_17_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_18_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_19_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_20_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_21_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_22_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_23_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_24_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_25_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_26_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_27_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_28_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_29_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_14_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_15_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_16_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_17_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_18_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_19_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_20_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_21_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_22_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_23_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_24_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_25_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_26_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_27_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_28_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_29_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_14_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_15_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_16_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_17_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_18_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_19_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_20_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_21_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_22_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_23_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_24_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_25_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_26_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_27_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_28_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_29_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_14_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_15_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_16_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_17_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_18_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_19_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_20_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_21_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_22_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_23_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_24_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_25_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_26_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_27_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_28_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_29_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_14_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_15_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_16_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_17_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_18_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_19_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_20_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_21_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_22_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_23_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_24_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_25_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_26_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_27_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_28_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_29_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_14_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_15_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_16_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_17_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_18_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_19_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_20_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_21_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_22_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_23_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_24_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_25_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_26_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_27_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_28_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_29_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_14_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_15_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_16_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_17_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_18_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_19_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_20_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_21_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_22_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_23_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_24_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_25_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_26_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_27_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_28_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_29_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_14_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_15_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_16_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_17_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_18_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_19_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_20_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_21_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_22_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_23_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_24_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_25_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_26_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_27_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_28_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_29_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_14_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_15_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_16_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_17_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_18_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_19_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_20_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_21_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_22_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_23_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_24_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_25_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_26_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_27_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_28_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_29_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_14_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_15_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_16_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_17_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_18_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_19_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_20_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_21_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_22_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_23_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_24_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_25_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_26_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_27_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_28_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_29_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_14_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_15_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_16_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_17_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_18_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_19_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_20_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_21_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_22_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_23_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_24_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_25_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_26_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_27_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_28_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_29_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_14_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_15_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_16_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_17_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_18_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_19_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_20_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_21_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_22_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_23_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_24_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_25_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_26_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_27_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_28_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_29_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_14_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_15_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_16_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_17_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_18_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_19_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_20_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_21_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_22_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_23_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_24_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_25_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_26_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_27_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_28_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_29_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_14_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_15_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_16_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_17_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_18_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_19_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_20_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_21_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_22_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_23_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_24_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_25_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_26_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_27_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_28_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_29_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_14_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_15_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_16_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_17_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_18_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_19_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_20_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_21_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_22_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_23_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_24_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_25_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_26_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_27_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_28_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_29_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_14_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_15_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_16_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_17_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_18_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_19_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_20_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_21_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_22_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_23_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_24_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_25_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_26_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_27_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_28_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_29_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_14_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_15_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_16_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_17_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_18_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_19_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_20_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_21_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_22_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_23_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_24_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_25_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_26_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_27_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_28_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_29_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_14_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_15_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_16_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_17_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_18_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_19_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_20_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_21_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_22_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_23_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_24_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_25_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_26_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_27_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_28_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_29_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_14_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_15_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_16_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_17_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_18_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_19_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_20_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_21_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_22_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_23_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_24_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_25_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_26_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_27_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_28_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_29_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_14_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_15_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_16_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_17_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_18_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_19_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_20_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_21_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_22_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_23_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_24_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_25_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_26_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_27_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_28_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_29_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_10_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_11_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_12_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_13_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_2_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_3_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_4_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_5_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_6_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_7_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_8_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_9_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_10_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_11_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_12_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_13_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_2_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_3_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_4_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_5_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_6_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_7_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_8_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_9_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_10_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_11_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_12_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_13_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_2_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_3_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_4_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_5_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_6_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_7_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_8_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_9_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_10_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_11_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_12_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_13_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_2_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_3_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_4_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_5_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_6_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_7_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_8_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_9_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_10_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_11_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_12_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_13_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_2_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_3_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_4_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_5_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_6_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_7_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_8_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_9_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_10_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_11_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_12_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_13_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_2_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_3_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_4_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_5_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_6_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_7_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_8_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_9_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_10_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_11_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_12_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_13_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_2_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_3_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_4_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_5_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_6_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_7_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_8_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_9_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_10_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_11_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_12_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_13_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_2_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_3_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_4_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_5_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_6_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_7_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_8_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_9_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_10_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_11_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_12_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_13_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_2_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_3_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_4_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_5_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_6_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_7_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_8_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_9_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_10_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_11_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_12_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_13_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_2_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_3_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_4_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_5_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_6_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_7_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_8_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_9_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_10_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_11_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_12_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_13_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_2_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_3_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_4_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_5_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_6_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_7_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_8_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_9_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_10_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_11_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_12_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_13_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_2_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_3_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_4_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_5_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_6_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_7_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_8_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_9_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_10_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_11_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_12_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_13_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_2_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_3_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_4_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_5_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_6_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_7_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_8_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_9_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_10_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_11_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_12_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_13_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_2_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_3_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_4_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_5_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_6_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_7_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_8_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_9_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_10_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_11_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_12_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_13_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_2_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_3_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_4_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_5_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_6_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_7_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_8_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_9_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_10_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_11_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_12_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_13_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_2_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_3_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_4_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_5_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_6_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_7_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_8_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_9_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_10_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_11_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_12_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_13_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_2_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_3_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_4_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_5_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_6_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_7_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_8_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_9_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_10_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_11_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_12_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_13_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_2_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_3_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_4_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_5_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_6_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_7_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_8_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_9_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_10_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_11_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_12_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_13_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_2_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_3_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_4_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_5_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_6_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_7_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_8_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_9_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_10_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_11_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_12_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_13_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_2_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_3_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_4_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_5_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_6_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_7_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_8_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_9_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_10_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_11_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_12_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_13_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_2_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_3_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_4_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_5_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_6_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_7_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_8_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_9_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_10_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_11_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_12_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_13_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_2_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_3_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_4_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_5_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_6_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_7_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_8_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_9_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_256_319_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_256_319_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_256_319_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_256_319_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_256_319_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_256_319_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_256_319_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_256_319_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_256_319_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_256_319_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_320_383_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_320_383_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_320_383_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_320_383_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_320_383_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_320_383_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_320_383_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_320_383_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_320_383_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_320_383_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_320_383_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_320_383_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_320_383_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_384_447_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_384_447_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_384_447_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_384_447_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_384_447_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_384_447_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_384_447_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_384_447_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_384_447_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_384_447_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_384_447_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_384_447_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_384_447_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_384_447_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_384_447_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_384_447_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_448_511_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_448_511_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_448_511_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_448_511_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_448_511_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_448_511_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_448_511_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_448_511_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_448_511_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_448_511_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_448_511_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_448_511_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_448_511_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_448_511_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_448_511_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_448_511_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_512_575_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_512_575_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_512_575_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_512_575_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_512_575_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_512_575_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_512_575_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_512_575_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_512_575_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_512_575_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_512_575_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_512_575_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_512_575_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_576_639_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_576_639_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_576_639_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_576_639_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_576_639_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_576_639_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_576_639_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_576_639_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_576_639_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_576_639_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_576_639_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_576_639_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_576_639_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_576_639_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_576_639_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_576_639_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_576_639_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_576_639_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_576_639_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_640_703_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_640_703_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_640_703_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_640_703_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_640_703_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_640_703_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_640_703_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_640_703_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_640_703_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_640_703_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_640_703_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_640_703_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_640_703_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_640_703_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_640_703_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_640_703_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_640_703_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_640_703_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_640_703_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_704_767_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_704_767_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_704_767_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_704_767_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_704_767_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_704_767_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_704_767_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_704_767_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_704_767_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_704_767_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_704_767_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_704_767_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_704_767_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_704_767_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_704_767_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_704_767_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_768_831_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_768_831_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_768_831_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_768_831_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_768_831_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_768_831_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_768_831_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_768_831_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_768_831_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_768_831_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_768_831_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_768_831_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_768_831_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_768_831_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_768_831_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_768_831_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_832_895_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_832_895_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_832_895_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_832_895_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_832_895_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_832_895_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_832_895_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_832_895_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_832_895_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_832_895_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_832_895_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_832_895_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_832_895_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_832_895_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_832_895_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_832_895_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_832_895_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_832_895_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_832_895_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_896_959_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_896_959_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_896_959_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_896_959_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_896_959_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_896_959_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_896_959_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_896_959_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_896_959_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_896_959_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_896_959_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_896_959_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_896_959_9_11_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_960_1023_12_14_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_960_1023_12_14_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_960_1023_12_14_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_960_1023_18_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_960_1023_18_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_960_1023_18_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_960_1023_21_21_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_960_1023_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_960_1023_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_960_1023_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_960_1023_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_960_1023_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_960_1023_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_960_1023_9_11_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_960_1023_9_11_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_960_1023_9_11_n_2 ;
  wire regceb;
  wire rstb;
  wire select_piped_1_reg_pipe_65_reg_n_0;
  wire select_piped_1_reg_pipe_65_reg_rep__0_n_0;
  wire select_piped_1_reg_pipe_65_reg_rep_n_0;
  wire select_piped_33_reg_pipe_66_reg_n_0;
  wire select_piped_33_reg_pipe_66_reg_rep__0_n_0;
  wire select_piped_33_reg_pipe_66_reg_rep_n_0;
  wire select_piped_49_reg_pipe_67_reg_n_0;
  wire select_piped_57_reg_pipe_68_reg_n_0;
  wire select_piped_61_reg_pipe_69_reg_n_0;
  wire select_piped_63_reg_pipe_70_reg_n_0;
  wire sleep;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2048_2111_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2048_2111_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2048_2111_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2048_2111_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2048_2111_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2048_2111_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2048_2111_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2048_2111_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2112_2175_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2112_2175_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2112_2175_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2112_2175_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2112_2175_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2112_2175_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2112_2175_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2112_2175_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2176_2239_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2176_2239_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2176_2239_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2176_2239_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2176_2239_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2176_2239_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2176_2239_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2176_2239_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2240_2303_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2240_2303_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2240_2303_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2240_2303_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2240_2303_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2240_2303_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2240_2303_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2304_2367_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2304_2367_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2304_2367_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2304_2367_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2304_2367_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2304_2367_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2304_2367_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2304_2367_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2368_2431_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2368_2431_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2368_2431_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2368_2431_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2368_2431_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2368_2431_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2368_2431_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2368_2431_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2432_2495_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2432_2495_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2432_2495_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2432_2495_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2432_2495_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2432_2495_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2432_2495_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2432_2495_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2496_2559_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2496_2559_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2496_2559_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2496_2559_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2496_2559_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2496_2559_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2496_2559_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2496_2559_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2560_2623_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2560_2623_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2560_2623_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2560_2623_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2560_2623_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2560_2623_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2560_2623_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2560_2623_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2624_2687_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2624_2687_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2624_2687_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2624_2687_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2624_2687_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2624_2687_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2624_2687_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2624_2687_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2688_2751_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2688_2751_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2688_2751_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2688_2751_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2688_2751_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2688_2751_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2688_2751_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2688_2751_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2752_2815_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2752_2815_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2752_2815_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2752_2815_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2752_2815_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2752_2815_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2752_2815_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2752_2815_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2816_2879_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2816_2879_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2816_2879_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2816_2879_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2816_2879_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2816_2879_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2816_2879_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2816_2879_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2880_2943_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2880_2943_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2880_2943_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2880_2943_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2880_2943_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2880_2943_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2880_2943_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2880_2943_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2944_3007_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2944_3007_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2944_3007_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2944_3007_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2944_3007_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2944_3007_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2944_3007_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2944_3007_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3008_3071_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3008_3071_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3008_3071_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3008_3071_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3008_3071_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3008_3071_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3008_3071_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3008_3071_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3072_3135_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3072_3135_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3072_3135_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3072_3135_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3072_3135_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3072_3135_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3072_3135_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3072_3135_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3136_3199_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3136_3199_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3136_3199_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3136_3199_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3136_3199_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3136_3199_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3136_3199_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3136_3199_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3200_3263_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3200_3263_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3200_3263_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3200_3263_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3200_3263_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3200_3263_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3200_3263_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3200_3263_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3264_3327_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3264_3327_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3264_3327_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3264_3327_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3264_3327_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3264_3327_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3264_3327_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3264_3327_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3328_3391_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3328_3391_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3328_3391_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3328_3391_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3328_3391_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3328_3391_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3328_3391_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3328_3391_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3392_3455_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3392_3455_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3392_3455_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3392_3455_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3392_3455_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3392_3455_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3392_3455_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3456_3519_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3456_3519_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3456_3519_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3456_3519_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3456_3519_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3456_3519_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3456_3519_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3456_3519_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3520_3583_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3520_3583_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3520_3583_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3520_3583_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3520_3583_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3520_3583_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3520_3583_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3520_3583_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3584_3647_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3584_3647_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3584_3647_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3584_3647_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3584_3647_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3584_3647_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3584_3647_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3584_3647_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3648_3711_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3648_3711_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3648_3711_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3648_3711_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3648_3711_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3648_3711_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3648_3711_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3648_3711_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3712_3775_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3712_3775_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3712_3775_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3712_3775_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3712_3775_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3712_3775_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3712_3775_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3712_3775_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3776_3839_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3776_3839_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3776_3839_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3776_3839_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3776_3839_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3776_3839_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3776_3839_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3776_3839_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3840_3903_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3840_3903_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3840_3903_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3840_3903_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3840_3903_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3840_3903_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3840_3903_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3840_3903_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3904_3967_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3904_3967_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3904_3967_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3904_3967_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3904_3967_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3904_3967_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3904_3967_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3904_3967_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3968_4031_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3968_4031_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3968_4031_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3968_4031_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3968_4031_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3968_4031_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3968_4031_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3968_4031_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_4032_4095_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_4032_4095_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_4032_4095_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_4032_4095_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_4032_4095_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_4032_4095_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_4032_4095_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_4032_4095_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_9_11_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_12_14_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_18_20_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_21_21_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_9_11_DOD_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1000_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1000_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1001_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1001_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1002_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1002_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1003_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1003_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1004_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1004_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1005_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1005_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1006_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1006_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1007_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1007_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1008_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1008_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1009_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1009_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_100_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_100_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1010_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1010_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1011_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1011_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1012_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1012_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1013_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1013_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1014_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1014_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1015_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1015_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1016_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1016_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1017_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1017_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1018_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1018_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1019_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1019_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_101_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_101_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1020_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1020_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1021_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1021_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1022_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1022_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1023_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1023_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1024_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1024_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1025_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1025_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1026_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1026_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1027_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1027_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1028_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1028_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1029_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1029_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_102_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_102_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1030_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1030_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1031_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1031_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1032_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1032_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1033_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1033_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1034_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1034_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1035_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1035_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1036_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_320_383_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1036_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1037_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_384_447_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1037_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1038_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_448_511_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1038_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1039_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_512_575_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1039_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_103_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_103_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1040_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_576_639_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1040_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1041_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_640_703_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1041_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1042_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1042_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1043_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_768_831_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1043_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1044_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_832_895_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1044_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1045_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_896_959_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1045_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1046_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1046_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1047_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1047_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1048_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1048_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1049_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1049_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_104_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_104_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1050_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1050_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1051_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1051_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1052_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1052_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1053_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1053_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1054_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1054_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1055_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1055_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1056_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1056_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1057_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1057_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1058_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1058_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1059_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1059_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_105_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_105_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1060_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1060_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1061_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1061_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1062_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1062_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1063_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1063_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1064_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1064_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1065_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1065_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1066_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1066_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1067_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1067_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1068_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1068_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1069_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1069_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_106_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_106_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1070_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1070_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1071_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1071_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1072_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1072_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1073_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1073_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1074_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1074_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1075_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1075_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1076_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1076_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1077_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1077_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1078_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1078_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1079_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1079_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_107_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_107_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1080_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1080_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1081_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1081_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1082_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1082_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1083_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1083_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1084_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1084_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1085_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1085_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1086_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1086_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1087_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1087_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1088_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1088_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1089_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1089_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_108_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_108_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1090_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1090_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1091_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1091_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1092_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1092_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1093_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1093_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1094_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1094_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1095_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1095_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1096_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1096_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1097_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1097_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1098_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1098_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1099_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1099_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_109_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_109_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_10_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_576_639_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_10_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1100_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_320_383_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1100_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1101_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_384_447_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1101_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1102_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_448_511_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1102_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1103_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_512_575_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1103_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1104_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_576_639_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1104_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1105_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_640_703_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1105_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1106_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1106_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1107_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_768_831_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1107_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1108_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_832_895_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1108_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1109_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_896_959_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1109_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_110_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_110_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1110_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1110_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1111_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1111_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1112_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1112_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1113_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1113_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1114_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1114_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1115_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1115_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1116_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1116_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1117_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1117_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1118_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1118_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1119_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1119_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_111_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_111_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1120_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1120_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1121_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1121_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1122_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1122_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1123_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1123_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1124_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1124_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1125_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1125_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1126_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1126_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1127_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1127_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1128_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1128_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1129_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1129_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_112_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_112_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1130_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1130_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1131_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1131_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1132_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1132_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1133_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1133_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1134_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1134_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1135_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1135_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1136_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1136_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1137_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1137_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1138_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1138_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1139_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1139_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_113_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_113_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1140_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1140_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1141_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1141_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1142_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1142_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1143_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1143_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1144_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1144_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1145_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1145_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1146_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1146_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1147_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1147_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1148_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1148_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1149_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1149_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_114_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_114_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1150_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1150_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1151_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1151_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1152_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1152_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1153_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1153_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1154_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1154_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1155_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1155_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1156_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1156_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1157_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1157_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1158_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1158_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1159_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1159_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_115_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_115_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1160_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1160_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1161_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1161_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1162_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1162_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1163_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1163_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1164_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_320_383_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1164_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1165_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_384_447_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1165_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1166_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_448_511_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1166_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1167_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_512_575_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1167_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1168_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_576_639_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1168_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1169_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_640_703_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1169_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_116_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_116_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1170_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1170_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1171_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_768_831_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1171_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1172_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_832_895_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1172_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1173_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_896_959_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1173_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1174_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1174_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1175_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1175_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1176_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1176_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1177_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1177_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1178_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1178_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1179_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1179_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_117_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_117_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1180_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1180_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1181_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1181_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1182_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1182_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1183_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1183_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1184_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1184_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1185_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1185_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1186_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1186_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1187_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1187_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1188_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1188_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1189_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1189_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_118_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_118_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1190_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1190_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1191_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1191_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1192_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1192_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1193_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1193_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1194_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1194_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1195_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1195_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1196_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1196_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1197_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1197_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1198_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1198_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1199_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1199_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_119_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_119_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_11_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_640_703_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_11_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1200_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1200_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1201_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1201_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1202_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1202_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1203_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1203_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1204_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1204_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1205_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1205_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1206_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1206_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1207_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1207_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1208_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1208_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1209_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1209_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_120_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_120_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1210_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1210_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1211_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1211_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1212_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1212_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1213_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1213_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1214_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1214_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1215_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1215_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1216_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1216_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1217_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1217_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1218_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1218_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1219_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1219_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_121_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_121_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1220_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1220_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1221_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1221_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1222_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1222_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1223_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1223_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1224_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1224_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1225_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1225_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1226_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1226_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1227_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1227_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1228_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1228_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1229_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1229_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_122_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_122_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1230_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1230_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1231_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1231_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1232_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1232_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1233_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1233_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1234_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1234_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1235_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1235_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1236_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1236_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1237_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1237_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1238_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1238_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1239_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1239_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_123_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_123_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1240_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1240_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1241_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1241_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1242_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1242_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1243_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1243_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1244_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1244_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1245_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1245_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1246_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1246_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1247_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1247_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1248_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1248_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1249_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1249_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_124_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_124_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1250_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1250_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1251_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1251_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1252_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1252_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1253_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1253_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1254_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1254_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1255_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1255_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1256_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1256_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1257_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1257_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1258_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1258_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1259_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1259_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_125_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_125_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1260_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1260_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1261_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1261_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1262_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1262_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1263_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1263_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1264_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1264_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1265_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1265_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1266_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1266_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1267_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1267_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1268_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1268_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1269_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1269_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_126_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_126_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1270_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1270_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1271_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1271_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1272_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1272_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1273_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1273_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1274_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1274_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1275_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1275_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1276_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1276_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1277_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1277_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1278_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1278_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1279_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1279_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_127_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_127_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1280_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1280_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1281_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1281_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1282_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1282_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1283_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1283_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1284_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1284_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1285_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1285_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1286_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1286_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1287_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1287_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1288_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1288_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1289_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1289_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_128_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_128_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1290_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1290_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1291_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1291_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1292_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1292_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1293_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1293_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1294_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1294_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1295_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1295_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1296_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1296_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1297_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1297_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1298_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1298_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1299_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1299_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_129_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_129_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_12_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_704_767_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_12_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1300_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1300_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1301_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1301_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1302_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1302_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1303_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1303_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1304_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1304_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1305_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1305_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1306_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1306_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1307_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1307_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1308_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1308_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1309_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1309_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_130_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_130_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1310_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1310_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1311_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1311_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1312_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1312_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1313_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1313_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1314_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1314_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1315_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1315_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1316_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1316_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1317_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1317_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1318_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1318_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1319_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1319_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_131_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_131_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1320_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1320_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1321_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1321_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1322_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1322_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1323_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1323_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1324_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1324_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1325_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1325_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1326_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1326_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1327_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1327_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1328_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1328_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1329_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1329_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_132_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_132_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1330_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1330_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1331_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1331_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1332_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1332_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1333_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1333_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1334_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1334_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1335_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1335_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1336_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1336_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1337_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1337_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1338_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1338_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1339_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1339_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_133_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_133_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1340_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1340_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1341_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1341_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1342_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1342_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1343_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1343_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1344_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1344_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1345_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1345_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1346_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1346_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1347_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1347_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1348_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1348_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1349_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1349_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_134_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_134_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1350_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1350_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1351_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1351_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1352_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1352_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1353_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1353_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1354_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1354_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1355_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1355_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1356_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1356_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1357_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1357_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1358_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1358_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1359_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1359_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_135_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_135_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1360_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1360_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1361_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1361_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1362_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1362_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1363_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1363_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1364_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1364_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1365_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1365_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1366_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1366_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1367_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1367_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1368_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1368_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1369_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1369_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_136_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_136_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1370_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1370_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1371_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1371_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1372_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1372_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1373_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1373_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1374_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1374_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1375_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1375_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1376_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1376_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1377_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1377_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1378_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1378_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1379_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1379_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_137_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_137_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1380_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1380_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1381_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1381_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1382_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1382_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1383_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1383_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1384_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1384_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1385_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1385_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1386_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1386_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1387_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1387_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1388_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1388_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1389_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1389_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_138_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_138_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1390_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1390_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1391_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1391_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1392_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1392_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1393_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1393_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1394_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1394_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1395_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1395_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1396_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1396_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1397_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1397_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1398_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1398_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1399_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1399_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_139_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_139_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_13_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_768_831_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_13_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1400_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1400_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1401_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1401_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1402_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1402_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1403_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1403_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1404_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1404_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1405_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1405_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1406_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1406_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1407_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1407_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1408_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1408_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1409_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1409_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_140_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_140_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1410_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1410_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1411_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1411_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1412_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1412_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1413_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1413_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1414_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1414_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_141_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_384_447_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_141_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_142_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_142_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_143_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_512_575_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_143_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_144_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_576_639_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_144_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_145_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_640_703_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_145_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_146_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_704_767_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_146_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_147_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_768_831_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_147_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_148_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_832_895_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_148_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_149_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_149_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_14_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_832_895_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_14_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_150_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_150_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_151_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_151_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_152_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_152_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_153_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_153_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_154_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_154_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_155_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_155_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_156_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_156_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_157_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_157_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_158_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_158_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_159_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_159_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_15_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_896_959_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_15_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_160_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_160_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_161_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_161_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_162_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_162_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_163_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_163_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_164_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_164_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_165_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_165_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_166_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_166_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_167_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_167_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_168_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_168_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_169_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_169_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_16_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_16_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_170_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_170_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_171_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_171_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_172_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_172_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_173_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_173_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_174_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_174_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_175_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_175_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_176_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_176_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_177_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_177_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_178_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_178_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_179_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_179_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_17_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_17_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_180_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_180_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_181_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_181_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_182_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_182_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_183_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_183_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_184_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_184_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_185_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_185_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_186_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_186_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_187_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_187_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_188_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_188_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_189_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_189_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_18_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_18_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_190_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_190_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_191_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_191_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_192_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_192_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_193_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_193_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_194_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_194_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_195_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_195_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_196_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_196_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_197_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_197_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_198_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_18_20_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_198_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_199_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_199_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_19_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_19_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_200_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_200_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_201_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_201_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_202_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_202_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_203_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_203_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_204_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_204_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_205_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_384_447_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_205_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_206_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_206_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_207_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_512_575_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_207_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_208_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_576_639_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_208_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_209_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_640_703_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_209_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_20_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_20_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_210_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_704_767_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_210_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_211_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_768_831_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_211_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_212_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_832_895_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_212_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_213_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_213_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_214_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_214_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_215_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_215_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_216_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_216_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_217_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_217_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_218_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_218_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_219_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_219_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_21_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_21_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_220_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_220_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_221_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_221_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_222_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_222_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_223_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_223_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_224_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_224_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_225_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_225_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_226_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_226_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_227_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_227_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_228_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_228_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_229_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_229_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_22_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_22_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_230_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_230_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_231_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_231_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_232_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_232_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_233_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_233_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_234_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_234_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_235_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_235_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_236_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_236_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_237_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_237_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_238_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_238_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_239_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_239_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_23_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_23_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_240_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_240_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_241_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_241_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_242_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_242_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_243_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_243_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_244_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_244_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_245_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_245_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_246_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_246_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_247_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_247_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_248_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_248_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_249_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_249_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_24_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_24_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_250_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_250_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_251_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_251_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_252_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_252_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_253_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_253_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_254_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_254_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_255_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_255_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_256_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_256_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_257_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_257_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_258_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_258_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_259_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_259_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_25_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_25_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_260_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_260_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_261_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_261_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_262_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_18_20_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_262_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_263_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_263_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_264_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_264_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_265_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_265_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_266_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_266_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_267_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_256_319_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_267_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_268_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_320_383_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_268_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_269_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_269_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_26_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_26_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_270_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_448_511_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_270_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_271_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_512_575_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_271_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_272_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_576_639_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_272_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_273_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_640_703_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_273_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_274_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_704_767_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_274_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_275_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_768_831_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_275_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_276_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_832_895_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_276_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_277_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_277_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_278_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_278_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_279_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_279_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_27_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_27_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_280_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_280_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_281_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_281_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_282_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_282_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_283_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_283_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_284_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_284_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_285_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_285_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_286_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_286_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_287_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_287_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_288_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_288_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_289_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_289_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_28_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_28_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_290_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_290_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_291_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_291_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_292_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_292_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_293_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_293_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_294_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_294_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_295_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_295_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_296_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_296_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_297_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_297_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_298_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_298_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_299_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_299_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_29_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_29_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_2_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_2_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_300_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_300_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_301_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_301_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_302_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_302_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_303_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_303_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_304_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_304_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_305_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_305_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_306_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_306_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_307_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_307_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_308_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_308_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_309_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_309_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_30_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_30_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_310_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_310_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_311_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_311_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_312_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_312_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_313_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_313_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_314_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_314_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_315_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_315_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_316_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_316_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_317_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_317_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_318_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_318_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_319_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_319_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_31_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_31_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_320_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_320_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_321_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_321_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_322_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_322_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_323_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_323_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_324_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_324_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_325_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_325_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_326_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_15_17_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_326_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_327_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_327_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_328_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_328_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_329_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_329_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_32_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_32_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_330_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_330_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_331_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_256_319_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_331_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_332_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_320_383_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_332_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_333_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_333_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_334_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_448_511_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_334_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_335_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_512_575_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_335_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_336_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_576_639_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_336_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_337_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_640_703_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_337_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_338_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_704_767_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_338_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_339_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_768_831_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_339_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_33_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_33_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_340_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_832_895_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_340_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_341_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_341_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_342_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_342_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_343_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_343_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_344_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_344_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_345_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_345_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_346_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_346_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_347_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_347_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_348_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_348_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_349_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_349_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_34_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_34_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_350_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_350_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_351_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_351_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_352_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_352_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_353_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_353_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_354_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_354_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_355_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_355_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_356_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_356_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_357_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_357_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_358_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_358_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_359_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_359_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_35_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_35_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_360_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_360_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_361_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_361_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_362_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_362_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_363_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_363_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_364_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_364_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_365_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_365_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_366_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_366_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_367_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_367_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_368_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_368_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_369_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_369_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_36_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_36_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_370_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_370_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_371_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_371_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_372_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_372_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_373_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_373_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_374_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_374_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_375_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_375_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_376_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_376_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_377_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_377_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_378_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_378_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_379_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_379_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_37_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_37_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_380_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_380_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_381_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_381_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_382_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_382_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_383_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_383_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_384_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_384_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_385_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_385_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_386_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_386_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_387_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_387_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_388_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_388_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_389_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_389_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_38_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_38_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_390_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_15_17_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_390_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_391_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_391_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_392_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_392_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_393_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_393_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_394_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_394_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_395_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_256_319_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_395_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_396_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_320_383_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_396_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_397_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_397_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_398_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_448_511_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_398_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_399_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_512_575_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_399_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_39_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_39_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_3_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_3_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_400_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_576_639_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_400_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_401_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_640_703_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_401_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_402_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_704_767_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_402_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_403_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_768_831_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_403_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_404_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_832_895_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_404_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_405_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_405_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_406_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_406_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_407_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_407_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_408_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_408_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_409_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_409_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_40_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_40_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_410_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_410_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_411_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_411_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_412_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_412_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_413_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_413_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_414_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_414_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_415_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_415_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_416_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_416_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_417_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_417_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_418_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_418_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_419_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_419_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_41_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_41_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_420_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_420_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_421_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_421_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_422_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_422_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_423_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_423_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_424_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_424_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_425_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_425_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_426_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_426_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_427_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_427_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_428_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_428_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_429_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_429_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_42_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_42_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_430_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_430_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_431_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_431_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_432_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_432_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_433_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_433_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_434_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_434_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_435_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_435_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_436_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_436_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_437_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_437_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_438_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_438_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_439_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_439_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_43_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_43_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_440_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_440_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_441_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_441_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_442_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_442_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_443_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_443_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_444_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_444_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_445_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_445_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_446_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_446_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_447_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_447_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_448_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_448_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_449_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_449_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_44_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_44_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_450_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_450_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_451_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_451_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_452_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_452_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_453_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_453_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_454_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_15_17_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_454_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_455_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_455_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_456_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_456_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_457_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_457_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_458_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_458_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_459_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_459_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_45_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_45_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_460_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_320_383_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_460_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_461_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_384_447_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_461_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_462_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_448_511_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_462_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_463_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_463_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_464_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_576_639_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_464_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_465_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_640_703_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_465_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_466_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_704_767_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_466_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_467_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_467_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_468_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_832_895_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_468_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_469_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_896_959_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_469_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_46_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_46_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_470_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_470_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_471_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_471_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_472_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_472_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_473_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_473_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_474_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_474_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_475_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_475_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_476_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_476_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_477_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_477_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_478_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_478_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_479_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_479_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_47_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_47_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_480_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_480_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_481_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_481_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_482_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_482_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_483_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_483_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_484_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_484_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_485_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_485_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_486_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_486_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_487_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_487_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_488_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_488_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_489_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_489_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_48_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_48_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_490_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_490_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_491_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_491_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_492_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_492_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_493_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_493_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_494_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_494_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_495_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_495_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_496_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_496_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_497_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_497_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_498_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_498_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_499_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_499_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_49_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_49_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_4_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_4_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_500_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_500_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_501_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_501_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_502_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_502_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_503_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_503_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_504_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_504_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_505_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_505_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_506_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_506_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_507_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_507_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_508_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_508_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_509_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_509_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_50_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_50_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_510_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_510_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_511_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_511_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_512_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_512_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_513_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_513_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_514_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_514_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_515_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_515_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_516_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_516_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_517_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_517_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_518_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_12_14_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_518_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_519_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_519_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_51_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_51_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_520_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_520_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_521_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_521_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_522_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_522_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_523_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_523_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_524_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_320_383_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_524_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_525_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_384_447_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_525_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_526_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_448_511_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_526_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_527_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_527_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_528_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_576_639_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_528_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_529_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_640_703_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_529_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_52_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_52_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_530_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_704_767_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_530_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_531_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_531_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_532_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_832_895_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_532_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_533_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_896_959_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_533_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_534_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_534_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_535_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_535_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_536_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_536_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_537_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_537_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_538_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_538_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_539_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_539_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_53_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_53_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_540_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_540_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_541_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_541_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_542_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_542_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_543_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_543_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_544_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_544_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_545_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_545_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_546_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_546_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_547_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_547_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_548_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_548_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_549_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_549_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_54_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_54_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_550_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_550_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_551_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_551_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_552_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_552_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_553_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_553_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_554_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_554_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_555_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_555_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_556_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_556_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_557_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_557_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_558_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_558_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_559_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_559_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_55_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_55_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_560_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_560_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_561_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_561_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_562_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_562_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_563_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_563_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_564_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_564_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_565_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_565_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_566_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_566_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_567_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_567_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_568_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_568_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_569_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_569_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_56_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_56_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_570_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_570_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_571_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_571_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_572_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_572_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_573_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_573_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_574_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_574_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_575_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_575_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_576_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_576_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_577_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_577_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_578_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_578_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_579_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_579_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_57_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_57_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_580_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_580_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_581_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_581_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_582_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_12_14_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_582_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_583_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_583_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_584_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_584_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_585_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_585_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_586_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_586_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_587_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_587_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_588_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_320_383_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_588_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_589_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_384_447_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_589_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_58_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_58_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_590_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_448_511_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_590_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_591_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_591_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_592_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_576_639_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_592_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_593_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_640_703_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_593_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_594_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_704_767_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_594_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_595_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_595_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_596_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_832_895_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_596_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_597_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_896_959_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_597_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_598_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_598_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_599_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_599_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_59_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_59_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_5_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_256_319_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_5_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_600_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_600_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_601_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_601_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_602_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_602_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_603_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_603_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_604_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_604_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_605_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_605_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_606_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_606_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_607_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_607_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_608_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_608_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_609_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_609_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_60_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_60_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_610_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_610_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_611_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_611_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_612_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_612_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_613_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_613_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_614_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_614_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_615_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_615_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_616_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_616_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_617_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_617_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_618_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_618_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_619_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_619_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_61_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_61_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_620_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_620_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_621_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_621_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_622_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_622_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_623_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_623_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_624_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_624_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_625_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_625_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_626_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_626_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_627_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_627_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_628_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_628_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_629_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_629_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_62_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_62_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_630_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_630_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_631_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_631_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_632_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_632_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_633_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_633_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_634_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_634_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_635_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_635_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_636_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_636_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_637_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_637_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_638_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_638_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_639_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_639_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_63_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_63_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_640_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_640_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_641_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_641_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_642_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_642_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_643_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_643_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_644_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_644_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_645_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_645_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_646_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_12_14_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_646_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_647_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_647_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_648_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_648_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_649_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_649_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_64_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_64_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_650_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_650_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_651_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_256_319_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_651_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_652_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_652_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_653_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_384_447_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_653_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_654_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_448_511_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_654_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_655_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_512_575_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_655_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_656_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_576_639_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_656_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_657_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_640_703_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_657_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_658_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_704_767_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_658_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_659_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_768_831_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_659_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_660_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_832_895_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_660_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_661_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_896_959_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_661_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_662_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_662_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_663_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_663_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_664_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_664_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_665_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_665_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_666_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_666_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_667_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_667_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_668_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_668_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_669_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_669_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_670_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_670_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_671_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_671_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_672_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_672_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_673_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_673_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_674_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_674_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_675_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_675_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_676_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_676_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_677_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_677_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_678_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_678_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_679_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_679_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_680_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_680_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_681_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_681_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_682_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_682_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_683_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_683_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_684_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_684_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_685_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_685_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_686_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_686_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_687_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_687_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_688_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_688_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_689_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_689_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_690_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_690_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_691_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_691_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_692_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_692_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_693_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_693_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_694_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_694_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_695_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_695_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_696_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_696_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_697_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_697_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_698_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_698_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_699_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_699_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_6_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_320_383_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_6_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_700_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_700_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_701_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_701_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_702_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_702_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_703_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_703_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_704_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_704_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_705_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_705_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_706_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_706_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_707_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_707_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_708_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_708_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_709_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_709_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_710_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_9_11_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_710_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_711_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_711_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_712_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_712_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_713_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_713_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_714_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_714_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_715_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_256_319_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_715_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_716_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_716_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_717_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_384_447_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_717_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_718_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_448_511_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_718_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_719_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_512_575_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_719_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_71_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_71_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_720_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_576_639_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_720_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_721_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_640_703_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_721_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_722_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_704_767_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_722_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_723_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_768_831_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_723_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_724_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_832_895_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_724_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_725_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_896_959_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_725_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_726_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_726_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_727_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_727_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_728_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_728_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_729_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_729_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_72_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_72_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_730_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_730_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_731_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_731_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_732_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_732_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_733_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_733_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_734_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_734_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_735_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_735_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_736_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_736_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_737_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_737_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_738_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_738_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_739_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_739_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_73_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_73_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_740_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_740_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_741_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_741_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_742_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_742_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_743_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_743_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_744_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_744_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_745_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_745_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_746_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_746_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_747_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_747_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_748_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_748_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_749_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_749_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_74_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_74_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_750_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_750_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_751_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_751_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_752_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_752_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_753_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_753_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_754_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_754_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_755_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_755_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_756_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_756_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_757_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_757_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_758_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_758_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_759_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_759_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_75_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_75_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_760_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_760_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_761_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_761_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_762_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_762_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_763_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_763_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_764_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_764_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_765_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_765_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_766_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_766_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_767_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_767_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_768_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_768_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_769_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_769_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_76_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_76_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_770_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_770_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_771_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_771_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_772_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_772_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_773_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_773_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_774_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_9_11_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_774_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_775_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_775_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_776_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_776_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_777_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_777_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_778_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_778_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_779_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_256_319_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_779_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_77_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_384_447_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_77_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_780_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_780_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_781_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_384_447_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_781_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_782_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_448_511_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_782_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_783_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_512_575_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_783_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_784_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_576_639_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_784_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_785_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_640_703_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_785_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_786_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_704_767_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_786_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_787_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_768_831_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_787_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_788_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_832_895_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_788_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_789_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_896_959_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_789_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_78_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_78_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_790_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_790_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_791_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_791_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_792_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_792_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_793_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_793_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_794_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_794_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_795_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_795_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_796_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_796_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_797_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_797_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_798_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_798_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_799_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_799_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_79_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_512_575_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_79_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_7_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_384_447_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_7_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_800_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_800_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_801_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_801_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_802_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_802_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_803_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_803_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_804_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_804_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_805_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_805_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_806_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_806_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_807_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_807_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_808_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_808_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_809_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_809_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_80_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_576_639_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_80_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_810_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_810_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_811_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_811_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_812_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_812_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_813_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_813_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_814_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_814_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_815_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_815_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_816_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_816_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_817_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_817_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_818_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_818_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_819_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_819_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_81_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_640_703_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_81_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_820_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_820_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_821_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_821_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_822_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_822_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_823_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_823_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_824_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_824_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_825_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_825_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_826_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_826_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_827_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_827_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_828_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_828_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_829_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_829_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_82_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_704_767_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_82_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_830_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_830_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_831_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_831_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_832_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_832_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_833_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_833_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_834_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_834_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_835_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_835_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_836_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_836_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_837_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_837_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_838_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_9_11_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_838_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_839_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_839_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_83_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_768_831_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_83_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_840_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_840_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_841_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_841_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_842_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_842_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_843_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_256_319_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_843_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_844_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_320_383_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_844_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_845_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_384_447_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_845_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_846_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_448_511_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_846_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_847_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_847_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_848_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_576_639_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_848_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_849_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_640_703_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_849_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_84_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_832_895_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_84_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_850_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_704_767_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_850_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_851_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_768_831_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_851_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_852_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_832_895_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_852_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_853_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_896_959_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_853_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_854_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_854_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_855_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_855_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_856_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_856_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_857_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_857_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_858_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_858_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_859_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_859_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_85_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_85_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_860_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_860_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_861_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_861_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_862_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_862_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_863_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_863_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_864_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_864_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_865_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_865_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_866_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_866_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_867_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_867_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_868_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_868_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_869_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_869_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_86_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_86_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_870_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_870_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_871_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_871_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_872_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_872_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_873_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_873_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_874_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_874_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_875_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_875_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_876_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_876_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_877_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_877_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_878_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_878_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_879_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_879_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_87_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_87_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_880_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_880_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_881_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_881_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_882_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_882_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_883_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_883_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_884_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_884_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_885_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_885_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_886_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_886_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_887_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_887_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_888_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_888_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_889_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_889_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_88_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_88_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_890_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_890_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_891_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_891_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_892_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_892_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_893_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_893_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_894_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_894_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_895_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_895_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_896_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_896_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_897_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_897_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_898_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_898_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_899_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_899_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_89_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_89_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_8_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_448_511_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_8_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_900_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_900_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_901_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_901_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_902_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_902_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_903_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_903_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_904_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_904_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_905_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_905_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_906_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_906_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_907_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_256_319_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_907_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_908_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_320_383_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_908_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_909_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_384_447_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_909_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_90_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_90_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_910_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_448_511_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_910_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_911_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_911_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_912_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_576_639_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_912_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_913_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_640_703_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_913_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_914_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_704_767_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_914_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_915_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_768_831_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_915_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_916_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_832_895_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_916_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_917_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_896_959_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_917_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_918_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_918_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_919_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_919_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_91_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_91_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_920_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_920_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_921_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_921_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_922_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_922_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_923_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_923_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_924_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_924_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_925_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_925_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_926_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_926_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_927_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_927_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_928_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_928_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_929_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_929_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_92_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_92_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_930_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_930_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_931_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_931_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_932_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_932_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_933_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_933_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_934_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_934_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_935_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_935_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_936_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_936_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_937_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_937_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_938_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_938_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_939_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_939_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_93_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_93_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_940_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_940_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_941_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_941_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_942_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_942_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_943_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_943_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_944_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_944_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_945_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_945_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_946_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_946_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_947_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_947_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_948_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_948_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_949_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_949_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_94_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_94_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_950_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_950_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_951_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_951_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_952_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_952_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_953_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_953_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_954_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_954_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_955_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_955_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_956_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_956_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_957_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_957_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_958_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_958_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_959_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_959_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_95_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_95_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_960_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_960_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_961_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_961_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_962_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_962_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_963_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_963_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_964_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_964_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_965_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_965_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_966_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_966_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_967_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_967_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_968_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_968_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_969_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_969_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_96_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_96_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_970_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_970_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_971_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_256_319_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_971_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_972_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_320_383_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_972_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_973_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_384_447_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_973_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_974_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_448_511_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_974_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_975_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_975_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_976_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_576_639_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_976_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_977_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_640_703_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_977_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_978_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_704_767_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_978_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_979_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_768_831_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_979_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_97_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_97_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_980_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_832_895_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_980_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_981_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_896_959_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_981_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_982_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_982_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_983_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_983_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_984_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_984_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_985_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_985_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_986_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_986_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_987_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_987_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_988_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_988_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_989_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_989_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_98_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_98_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_990_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_990_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_991_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_991_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_992_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_992_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_993_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_993_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_994_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_994_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_995_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_995_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_996_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_996_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_997_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_997_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_998_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_998_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_999_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_999_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_99_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_18_20_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_99_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_9_reg 
       (.C(clka),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_512_575_21_21_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_9_reg_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_2_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_3_n_0 ),
        .I2(select_piped_63_reg_pipe_70_reg_n_0),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_4_n_0 ),
        .I4(select_piped_61_reg_pipe_69_reg_n_0),
        .I5(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_5_n_0 ),
        .O(\gen_rd_b.doutb_reg [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_14 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1402_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1401_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1400_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1399_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_15 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1406_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1405_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1404_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1403_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_16 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1410_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1409_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1408_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1407_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_17 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1414_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1413_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1412_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1411_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_18 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1386_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1385_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1384_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1383_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_19 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1390_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1389_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1388_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1387_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_20 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1394_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1393_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1392_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1391_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_21 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1398_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1397_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1396_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1395_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_22 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1370_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1369_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1368_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1367_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_23 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1374_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1373_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1372_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1371_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_24 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1378_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1377_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1376_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1375_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_25 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1382_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1381_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1380_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1379_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_26 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1354_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1353_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1352_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1351_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_27 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1358_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1357_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1356_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1355_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_28 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1362_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1361_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1360_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1359_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_29 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1366_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1365_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1364_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1363_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_2_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_3_n_0 ),
        .I2(select_piped_63_reg_pipe_70_reg_n_0),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_4_n_0 ),
        .I4(select_piped_61_reg_pipe_69_reg_n_0),
        .I5(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_5_n_0 ),
        .O(\gen_rd_b.doutb_reg [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_14 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_762_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_761_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_760_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_759_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_15 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_766_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_765_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_764_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_763_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_16 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_770_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_769_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_768_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_767_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_17 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_774_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_773_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_772_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_771_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_18 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_746_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_745_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_744_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_743_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_19 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_750_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_749_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_748_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_747_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_20 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_754_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_753_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_752_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_751_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_21 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_758_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_757_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_756_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_755_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_22 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_730_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_729_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_728_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_727_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_23 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_734_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_733_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_732_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_731_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_24 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_738_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_737_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_736_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_735_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_25 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_742_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_741_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_740_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_739_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_26 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_714_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_713_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_712_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_711_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_27 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_718_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_717_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_716_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_715_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_28 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_722_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_721_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_720_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_719_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_29 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_726_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_725_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_724_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_723_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_2_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_3_n_0 ),
        .I2(select_piped_63_reg_pipe_70_reg_n_0),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_4_n_0 ),
        .I4(select_piped_61_reg_pipe_69_reg_n_0),
        .I5(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_5_n_0 ),
        .O(\gen_rd_b.doutb_reg [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_14 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_698_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_697_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_696_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_695_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_15 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_702_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_701_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_700_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_699_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_16 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_706_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_705_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_704_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_703_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_17 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_710_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_709_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_708_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_707_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_18 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_682_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_681_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_680_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_679_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_19 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_686_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_685_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_684_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_683_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_20 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_690_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_689_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_688_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_687_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_21 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_694_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_693_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_692_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_691_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_22 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_666_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_665_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_664_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_663_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_23 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_670_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_669_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_668_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_667_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_24 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_674_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_673_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_672_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_671_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_25 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_678_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_677_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_676_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_675_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_26 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_650_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_649_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_648_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_647_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_27 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_654_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_653_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_652_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_651_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_28 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_658_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_657_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_656_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_655_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_29 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_662_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_661_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_660_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_659_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_2_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_3_n_0 ),
        .I2(select_piped_63_reg_pipe_70_reg_n_0),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_4_n_0 ),
        .I4(select_piped_61_reg_pipe_69_reg_n_0),
        .I5(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_5_n_0 ),
        .O(\gen_rd_b.doutb_reg [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_14 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_634_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_633_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_632_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_631_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_15 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_638_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_637_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_636_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_635_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_16 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_642_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_641_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_640_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_639_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_17 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_646_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_645_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_644_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_643_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_18 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_618_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_617_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_616_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_615_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_19 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_622_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_621_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_620_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_619_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_20 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_626_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_625_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_624_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_623_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_21 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_630_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_629_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_628_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_627_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_22 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_602_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_601_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_600_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_599_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_23 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_606_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_605_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_604_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_603_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_24 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_610_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_609_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_608_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_607_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_25 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_614_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_613_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_612_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_611_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_26 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_586_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_585_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_584_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_583_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_27 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_590_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_589_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_588_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_587_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_28 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_594_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_593_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_592_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_591_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_29 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_598_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_597_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_596_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_595_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_2_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_3_n_0 ),
        .I2(select_piped_63_reg_pipe_70_reg_n_0),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_4_n_0 ),
        .I4(select_piped_61_reg_pipe_69_reg_n_0),
        .I5(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_5_n_0 ),
        .O(\gen_rd_b.doutb_reg [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_14 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_570_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_569_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_568_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_567_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_15 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_574_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_573_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_572_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_571_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_16 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_578_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_577_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_576_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_575_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_17 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_582_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_581_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_580_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_579_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_18 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_554_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_553_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_552_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_551_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_19 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_558_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_557_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_556_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_555_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_20 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_562_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_561_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_560_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_559_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_21 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_566_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_565_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_564_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_563_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_22 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_538_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_537_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_536_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_535_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_23 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_542_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_541_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_540_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_539_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_24 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_546_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_545_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_544_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_543_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_25 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_550_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_549_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_548_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_547_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_26 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_522_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_521_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_520_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_519_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_27 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_526_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_525_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_524_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_523_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_28 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_530_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_529_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_528_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_527_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_29 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_534_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_533_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_532_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_531_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_2_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_3_n_0 ),
        .I2(select_piped_63_reg_pipe_70_reg_n_0),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_4_n_0 ),
        .I4(select_piped_61_reg_pipe_69_reg_n_0),
        .I5(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_5_n_0 ),
        .O(\gen_rd_b.doutb_reg [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_14 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_506_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_505_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_504_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_503_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_15 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_510_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_509_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_508_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_507_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_16 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_514_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_513_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_512_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_511_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_17 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_518_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_517_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_516_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_515_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_18 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_490_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_489_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_488_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_487_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_19 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_494_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_493_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_492_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_491_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_20 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_498_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_497_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_496_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_495_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_21 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_502_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_501_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_500_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_499_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_22 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_474_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_473_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_472_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_471_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_23 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_478_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_477_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_476_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_475_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_24 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_482_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_481_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_480_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_479_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_25 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_486_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_485_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_484_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_483_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_26 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_458_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_457_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_456_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_455_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_27 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_462_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_461_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_460_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_459_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_28 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_466_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_465_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_464_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_463_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_29 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_470_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_469_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_468_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_467_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_2_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_3_n_0 ),
        .I2(select_piped_63_reg_pipe_70_reg_n_0),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_4_n_0 ),
        .I4(select_piped_61_reg_pipe_69_reg_n_0),
        .I5(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_5_n_0 ),
        .O(\gen_rd_b.doutb_reg [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_14 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_442_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_441_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_440_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_439_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_15 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_446_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_445_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_444_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_443_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_16 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_450_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_449_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_448_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_447_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_17 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_454_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_453_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_452_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_451_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_18 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_426_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_425_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_424_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_423_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_19 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_430_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_429_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_428_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_427_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_20 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_434_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_433_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_432_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_431_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_21 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_438_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_437_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_436_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_435_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_22 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_410_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_409_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_408_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_407_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_23 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_414_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_413_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_412_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_411_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_24 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_418_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_417_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_416_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_415_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_25 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_422_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_421_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_420_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_419_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_26 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_394_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_393_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_392_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_391_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_27 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_398_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_397_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_396_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_395_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_28 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_402_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_401_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_400_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_399_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_29 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_406_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_405_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_404_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_403_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_2_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_3_n_0 ),
        .I2(select_piped_63_reg_pipe_70_reg_n_0),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_4_n_0 ),
        .I4(select_piped_61_reg_pipe_69_reg_n_0),
        .I5(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_5_n_0 ),
        .O(\gen_rd_b.doutb_reg [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_14 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_378_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_377_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_376_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_375_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_15 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_382_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_381_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_380_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_379_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_16 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_386_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_385_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_384_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_383_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_17 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_390_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_389_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_388_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_387_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_18 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_362_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_361_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_360_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_359_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_19 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_366_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_365_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_364_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_363_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_20 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_370_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_369_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_368_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_367_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_21 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_374_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_373_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_372_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_371_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_22 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_346_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_345_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_344_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_343_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_23 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_350_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_349_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_348_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_347_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_24 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_354_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_353_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_352_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_351_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_25 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_358_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_357_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_356_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_355_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_26 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_330_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_329_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_328_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_327_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_27 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_334_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_333_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_332_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_331_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_28 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_338_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_337_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_336_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_335_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_29 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_342_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_341_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_340_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_339_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_2_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_3_n_0 ),
        .I2(select_piped_63_reg_pipe_70_reg_n_0),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_4_n_0 ),
        .I4(select_piped_61_reg_pipe_69_reg_n_0),
        .I5(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_5_n_0 ),
        .O(\gen_rd_b.doutb_reg [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_14 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_314_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_313_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_312_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_311_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_15 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_318_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_317_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_316_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_315_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_16 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_322_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_321_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_320_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_319_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_17 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_326_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_325_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_324_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_323_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_18 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_298_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_297_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_296_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_295_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_19 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_302_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_301_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_300_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_299_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_20 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_306_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_305_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_304_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_303_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_21 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_310_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_309_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_308_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_307_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_22 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_282_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_281_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_280_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_279_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_23 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_286_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_285_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_284_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_283_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_24 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_290_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_289_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_288_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_287_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_25 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_294_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_293_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_292_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_291_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_26 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_266_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_265_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_264_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_263_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_27 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_270_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_269_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_268_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_267_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_28 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_274_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_273_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_272_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_271_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_29 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_278_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_277_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_276_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_275_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_2_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_3_n_0 ),
        .I2(select_piped_63_reg_pipe_70_reg_n_0),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_4_n_0 ),
        .I4(select_piped_61_reg_pipe_69_reg_n_0),
        .I5(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_5_n_0 ),
        .O(\gen_rd_b.doutb_reg [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_14 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_250_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_249_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_248_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_247_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_15 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_254_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_253_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_252_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_251_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_16 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_258_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_257_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_256_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_255_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_17 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_262_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_261_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_260_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_259_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_18 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_234_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_233_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_232_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_231_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_19 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_238_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_237_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_236_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_235_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_20 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_242_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_241_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_240_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_239_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_21 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_246_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_245_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_244_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_243_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_22 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_218_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_217_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_216_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_215_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_23 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_222_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_221_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_220_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_219_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_24 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_226_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_225_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_224_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_223_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_25 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_230_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_229_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_228_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_227_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_26 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_202_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_201_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_200_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_199_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_27 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_206_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_205_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_204_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_203_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_28 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_210_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_209_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_208_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_207_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_29 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_214_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_213_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_212_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_211_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_2_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_3_n_0 ),
        .I2(select_piped_63_reg_pipe_70_reg_n_0),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_4_n_0 ),
        .I4(select_piped_61_reg_pipe_69_reg_n_0),
        .I5(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_5_n_0 ),
        .O(\gen_rd_b.doutb_reg [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_14 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_186_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_185_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_184_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_183_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_15 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_190_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_189_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_188_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_187_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_16 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_194_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_193_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_192_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_191_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_17 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_198_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_197_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_196_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_195_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_18 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_170_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_169_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_168_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_167_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_19 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_174_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_173_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_172_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_171_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_20 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_178_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_177_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_176_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_175_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_21 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_182_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_181_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_180_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_179_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_22 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_154_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_153_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_152_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_151_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_23 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_158_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_157_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_156_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_155_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_24 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_162_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_161_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_160_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_159_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_25 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_166_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_165_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_164_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_163_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_26 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_138_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_137_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_136_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_135_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_27 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_142_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_141_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_140_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_139_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_28 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_146_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_145_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_144_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_143_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_29 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_150_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_149_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_148_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_147_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_2_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_3_n_0 ),
        .I2(select_piped_63_reg_pipe_70_reg_n_0),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_4_n_0 ),
        .I4(select_piped_61_reg_pipe_69_reg_n_0),
        .I5(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_5_n_0 ),
        .O(\gen_rd_b.doutb_reg [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_14 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1338_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1337_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1336_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1335_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_15 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1342_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1341_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1340_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1339_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_16 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1346_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1345_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1344_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1343_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_17 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1350_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1349_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1348_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1347_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_18 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1322_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1321_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1320_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1319_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_19 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1326_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1325_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1324_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1323_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_20 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1330_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1329_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1328_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1327_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_21 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1334_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1333_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1332_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1331_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_22 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1306_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1305_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1304_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1303_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_23 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1310_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1309_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1308_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1307_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_24 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1314_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1313_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1312_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1311_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_25 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1318_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1317_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1316_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1315_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_26 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1290_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1289_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1288_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1287_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_27 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1294_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1293_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1292_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1291_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_28 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1298_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1297_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1296_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1295_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_29 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1302_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1301_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1300_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1299_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_2_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_3_n_0 ),
        .I2(select_piped_63_reg_pipe_70_reg_n_0),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_4_n_0 ),
        .I4(select_piped_61_reg_pipe_69_reg_n_0),
        .I5(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_5_n_0 ),
        .O(\gen_rd_b.doutb_reg [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_14 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_122_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_121_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_120_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_119_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_15 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_126_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_125_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_124_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_123_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_16 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_130_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_129_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_128_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_127_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_17 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_134_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_133_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_132_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_131_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_18 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_106_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_105_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_104_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_103_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_19 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_110_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_109_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_108_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_107_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_20 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_114_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_113_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_112_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_111_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_21 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_118_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_117_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_116_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_115_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_22 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_90_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_89_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_88_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_87_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_23 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_94_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_93_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_92_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_91_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_24 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_98_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_97_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_96_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_95_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_25 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_102_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_101_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_100_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_99_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_26 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_74_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_73_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_72_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_71_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_27 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_78_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_77_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_76_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_75_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_28 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_82_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_81_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_80_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_79_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_29 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_86_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_85_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_84_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_83_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_2_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_3_n_0 ),
        .I2(select_piped_63_reg_pipe_70_reg_n_0),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_4_n_0 ),
        .I4(select_piped_61_reg_pipe_69_reg_n_0),
        .I5(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_5_n_0 ),
        .O(\gen_rd_b.doutb_reg [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_14 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_52_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_51_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_50_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_49_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_15 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_56_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_55_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_54_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_53_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_16 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_60_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_59_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_58_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_57_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_17 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_64_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_63_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_62_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_61_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_18 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_36_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_35_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_34_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_33_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_19 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_40_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_39_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_38_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_37_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_20 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_44_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_43_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_42_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_41_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_21 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_48_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_47_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_46_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_45_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_22 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_20_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_19_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_18_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_17_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_23 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_24_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_23_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_22_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_21_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_24 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_28_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_27_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_26_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_25_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_25 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_32_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_31_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_30_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_29_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_26 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_4_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_3_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_2_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_27 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_8_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_7_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_6_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_5_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_28 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_12_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_11_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_10_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_9_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_29 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_16_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_15_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_14_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_13_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_2_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_3_n_0 ),
        .I2(select_piped_63_reg_pipe_70_reg_n_0),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_4_n_0 ),
        .I4(select_piped_61_reg_pipe_69_reg_n_0),
        .I5(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_5_n_0 ),
        .O(\gen_rd_b.doutb_reg [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_14 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1274_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1273_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1272_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1271_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_15 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1278_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1277_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1276_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1275_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_16 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1282_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1281_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1280_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1279_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_17 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1286_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1285_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1284_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1283_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_18 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1258_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1257_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1256_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1255_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_19 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1262_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1261_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1260_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1259_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_20 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1266_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1265_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1264_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1263_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_21 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1270_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1269_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1268_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1267_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_22 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1242_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1241_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1240_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1239_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_23 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1246_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1245_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1244_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1243_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_24 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1250_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1249_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1248_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1247_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_25 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1254_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1253_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1252_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1251_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_26 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1226_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1225_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1224_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1223_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_27 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1230_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1229_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1228_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1227_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_28 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1234_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1233_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1232_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1231_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_29 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1238_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1237_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1236_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1235_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_2_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_3_n_0 ),
        .I2(select_piped_63_reg_pipe_70_reg_n_0),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_4_n_0 ),
        .I4(select_piped_61_reg_pipe_69_reg_n_0),
        .I5(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_5_n_0 ),
        .O(\gen_rd_b.doutb_reg [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_14 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1210_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1209_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1208_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1207_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_15 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1214_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1213_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1212_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1211_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_16 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1218_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1217_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1216_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1215_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_17 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1222_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1221_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1220_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1219_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_18 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1194_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1193_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1192_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1191_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_19 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1198_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1197_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1196_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1195_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_20 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1202_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1201_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1200_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1199_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_21 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1206_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1205_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1204_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1203_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_22 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1178_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1177_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1176_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1175_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_23 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1182_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1181_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1180_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1179_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_24 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1186_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1185_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1184_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1183_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_25 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1190_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1189_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1188_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1187_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_26 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1162_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1161_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1160_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1159_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_27 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1166_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1165_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1164_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1163_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_28 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1170_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1169_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1168_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1167_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_29 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1174_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1173_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1172_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1171_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_2_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_3_n_0 ),
        .I2(select_piped_63_reg_pipe_70_reg_n_0),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_4_n_0 ),
        .I4(select_piped_61_reg_pipe_69_reg_n_0),
        .I5(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_5_n_0 ),
        .O(\gen_rd_b.doutb_reg [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_14 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1146_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1145_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1144_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1143_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_15 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1150_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1149_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1148_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1147_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_16 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1154_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1153_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1152_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1151_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_17 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1158_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1157_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1156_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1155_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_18 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1130_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1129_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1128_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1127_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_19 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1134_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1133_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1132_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1131_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_20 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1138_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1137_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1136_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1135_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_21 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1142_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1141_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1140_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1139_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_22 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1114_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1113_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1112_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1111_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_23 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1118_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1117_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1116_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1115_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_24 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1122_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1121_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1120_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1119_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_25 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1126_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1125_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1124_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1123_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_26 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1098_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1097_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1096_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1095_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_27 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1102_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1101_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1100_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1099_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_28 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1106_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1105_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1104_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1103_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_29 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1110_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1109_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1108_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1107_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_2_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_3_n_0 ),
        .I2(select_piped_63_reg_pipe_70_reg_n_0),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_4_n_0 ),
        .I4(select_piped_61_reg_pipe_69_reg_n_0),
        .I5(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_5_n_0 ),
        .O(\gen_rd_b.doutb_reg [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_14 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1082_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1081_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1080_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1079_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_15 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1086_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1085_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1084_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1083_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_16 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1090_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1089_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1088_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1087_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_17 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1094_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1093_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1092_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1091_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_18 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1066_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1065_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1064_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1063_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_19 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1070_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1069_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1068_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1067_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_20 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1074_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1073_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1072_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1071_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_21 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1078_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1077_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1076_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1075_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_22 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1050_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1049_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1048_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1047_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_23 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1054_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1053_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1052_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1051_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_24 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1058_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1057_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1056_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1055_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_25 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1062_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1061_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1060_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1059_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_26 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1034_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1033_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1032_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1031_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_27 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1038_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1037_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1036_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1035_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_28 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1042_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1041_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1040_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1039_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_29 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1046_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1045_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1044_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1043_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_2_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_3_n_0 ),
        .I2(select_piped_63_reg_pipe_70_reg_n_0),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_4_n_0 ),
        .I4(select_piped_61_reg_pipe_69_reg_n_0),
        .I5(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_5_n_0 ),
        .O(\gen_rd_b.doutb_reg [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_14 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1018_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1017_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1016_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1015_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_15 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1022_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1021_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1020_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1019_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_16 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1026_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1025_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1024_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1023_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_17 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1030_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1029_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1028_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1027_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_18 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1002_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1001_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1000_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_999_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_19 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1006_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1005_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1004_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1003_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_20 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1010_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1009_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1008_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1007_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_21 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_1014_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_1013_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_1012_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1011_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_22 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_986_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_985_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_984_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_983_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_23 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_990_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_989_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_988_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_987_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_24 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_994_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_993_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_992_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_991_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_25 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_998_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_997_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_996_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_995_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_26 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_970_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_969_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_968_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_967_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_27 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_974_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_973_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_972_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_971_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_28 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_978_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_977_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_976_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_975_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_29 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_982_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_981_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_980_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_979_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_2_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_3_n_0 ),
        .I2(select_piped_63_reg_pipe_70_reg_n_0),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_4_n_0 ),
        .I4(select_piped_61_reg_pipe_69_reg_n_0),
        .I5(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_5_n_0 ),
        .O(\gen_rd_b.doutb_reg [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_14 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_954_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_953_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_952_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_951_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_15 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_958_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_957_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_956_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_955_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_16 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_962_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_961_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_960_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_959_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_17 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_966_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_965_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_964_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_963_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_18 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_938_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_937_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_936_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_935_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_19 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_942_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_941_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_940_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_939_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_20 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_946_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_945_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_944_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_943_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_21 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_950_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_949_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_948_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_947_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_22 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_922_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_921_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_920_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_919_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_23 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_926_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_925_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_924_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_923_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_24 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_930_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_929_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_928_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_927_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_25 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_934_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_933_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_932_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_931_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_26 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_906_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_905_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_904_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_903_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_27 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_910_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_909_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_908_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_907_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_28 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_914_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_913_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_912_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_911_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_29 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_918_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_917_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_916_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_915_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_2_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_3_n_0 ),
        .I2(select_piped_63_reg_pipe_70_reg_n_0),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_4_n_0 ),
        .I4(select_piped_61_reg_pipe_69_reg_n_0),
        .I5(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_5_n_0 ),
        .O(\gen_rd_b.doutb_reg [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_14 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_890_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_889_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_888_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_887_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_15 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_894_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_893_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_892_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_891_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_16 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_898_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_897_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_896_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_895_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_17 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_902_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_901_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_900_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_899_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_18 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_874_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_873_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_872_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_871_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_19 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_878_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_877_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_876_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_875_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_20 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_882_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_881_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_880_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_879_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_21 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_886_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_885_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_884_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_883_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_22 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_858_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_857_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_856_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_855_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_23 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_862_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_861_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_860_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_859_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_24 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_866_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_865_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_864_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_863_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_25 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_870_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_869_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_868_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_867_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_26 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_842_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_841_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_840_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_839_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_27 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_846_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_845_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_844_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_843_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_28 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_850_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_849_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_848_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_847_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_29 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_854_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_853_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_852_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_851_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_2_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_3_n_0 ),
        .I2(select_piped_63_reg_pipe_70_reg_n_0),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_4_n_0 ),
        .I4(select_piped_61_reg_pipe_69_reg_n_0),
        .I5(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_5_n_0 ),
        .O(\gen_rd_b.doutb_reg [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_14 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_826_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_825_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_824_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_823_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_15 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_830_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_829_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_828_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_827_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_16 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_834_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_833_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_832_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_831_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_17 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_838_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_837_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_836_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_835_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_18 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_810_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_809_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_808_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_807_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_19 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_814_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_813_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_812_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_811_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_20 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_818_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_817_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_816_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_815_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_21 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_822_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_821_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_820_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_819_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_22 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_794_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_793_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_792_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_791_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_23 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_798_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_797_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_796_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_795_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_24 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_802_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_801_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_800_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_799_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_25 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_806_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_805_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_804_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_803_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_26 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_778_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_777_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_776_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_775_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_27 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_782_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_781_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_780_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_779_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_28 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_786_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_785_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_784_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_783_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_29 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_790_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_789_reg_n_0 ),
        .I2(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_788_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_787_reg_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_29_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [0]),
        .Q(doutb[0]),
        .R(rstb));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_10 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_22_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_23_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_10_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_11 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_24_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_25_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_11_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_12 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_26_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_27_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_12_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_13 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_28_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_29_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_13_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_2 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_6_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_7_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_2_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_3 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_8_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_9_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_3_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_4 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_10_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_11_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_4_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_5 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_12_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_13_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_5_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_6 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_14_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_15_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_6_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_7 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_16_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_17_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_7_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_8 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_18_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_19_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_8_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_9 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_20_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_21_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]_i_9_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [10]),
        .Q(doutb[10]),
        .R(rstb));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_10 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_22_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_23_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_10_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_11 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_24_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_25_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_11_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_12 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_26_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_27_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_12_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_13 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_28_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_29_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_13_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_2 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_6_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_7_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_2_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_3 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_8_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_9_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_3_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_4 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_10_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_11_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_4_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_5 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_12_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_13_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_5_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_6 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_14_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_15_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_6_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_7 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_16_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_17_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_7_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_8 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_18_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_19_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_8_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_9 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_20_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_21_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_i_9_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [11]),
        .Q(doutb[11]),
        .R(rstb));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_10 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_22_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_23_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_10_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_11 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_24_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_25_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_11_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_12 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_26_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_27_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_12_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_13 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_28_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_29_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_13_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_2 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_6_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_7_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_2_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_3 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_8_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_9_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_3_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_4 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_10_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_11_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_4_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_5 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_12_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_13_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_5_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_6 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_14_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_15_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_6_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_7 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_16_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_17_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_7_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_8 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_18_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_19_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_8_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_9 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_20_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][11]_i_21_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_i_9_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [12]),
        .Q(doutb[12]),
        .R(rstb));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_10 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_22_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_23_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_10_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_11 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_24_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_25_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_11_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_12 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_26_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_27_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_12_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_13 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_28_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_29_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_13_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_2 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_6_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_7_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_2_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_3 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_8_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_9_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_3_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_4 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_10_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_11_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_4_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_5 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_12_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_13_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_5_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_6 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_14_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_15_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_6_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_7 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_16_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_17_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_7_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_8 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_18_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_19_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_8_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_9 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_20_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_21_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]_i_9_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [13]),
        .Q(doutb[13]),
        .R(rstb));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_10 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_22_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_23_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_10_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_11 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_24_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_25_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_11_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_12 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_26_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_27_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_12_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_13 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_28_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_29_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_13_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_2 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_6_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_7_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_2_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_3 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_8_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_9_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_3_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_4 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_10_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_11_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_4_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_5 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_12_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_13_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_5_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_6 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_14_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_15_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_6_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_7 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_16_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_17_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_7_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_8 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_18_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_19_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_8_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_9 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_20_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][13]_i_21_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]_i_9_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [14]),
        .Q(doutb[14]),
        .R(rstb));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_10 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_22_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_23_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_10_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_11 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_24_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_25_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_11_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_12 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_26_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_27_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_12_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_13 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_28_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_29_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_13_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_2 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_6_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_7_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_2_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_3 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_8_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_9_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_3_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_4 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_10_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_11_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_4_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_5 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_12_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_13_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_5_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_6 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_14_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_15_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_6_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_7 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_16_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_17_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_7_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_8 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_18_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_19_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_8_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_9 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_20_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_21_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]_i_9_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [15]),
        .Q(doutb[15]),
        .R(rstb));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_10 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_22_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_23_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_10_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_11 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_24_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_25_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_11_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_12 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_26_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_27_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_12_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_13 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_28_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_29_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_13_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_2 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_6_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_7_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_2_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_3 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_8_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_9_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_3_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_4 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_10_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_11_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_4_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_5 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_12_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_13_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_5_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_6 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_14_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_15_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_6_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_7 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_16_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_17_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_7_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_8 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_18_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_19_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_8_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_9 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_20_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_21_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]_i_9_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [16]),
        .Q(doutb[16]),
        .R(rstb));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_10 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_22_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_23_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_10_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_11 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_24_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_25_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_11_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_12 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_26_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_27_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_12_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_13 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_28_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_29_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_13_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_2 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_6_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_7_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_2_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_3 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_8_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_9_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_3_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_4 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_10_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_11_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_4_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_5 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_12_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_13_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_5_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_6 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_14_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_15_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_6_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_7 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_16_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_17_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_7_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_8 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_18_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_19_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_8_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_9 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_20_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][16]_i_21_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]_i_9_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [17]),
        .Q(doutb[17]),
        .R(rstb));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_10 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_22_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_23_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_10_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_11 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_24_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_25_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_11_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_12 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_26_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_27_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_12_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_13 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_28_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_29_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_13_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_2 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_6_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_7_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_2_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_3 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_8_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_9_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_3_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_4 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_10_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_11_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_4_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_5 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_12_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_13_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_5_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_6 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_14_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_15_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_6_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_7 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_16_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_17_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_7_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_8 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_18_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_19_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_8_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_9 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_20_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][17]_i_21_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]_i_9_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [18]),
        .Q(doutb[18]),
        .R(rstb));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_10 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_22_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_23_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_10_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_11 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_24_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_25_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_11_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_12 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_26_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_27_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_12_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_13 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_28_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_29_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_13_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_2 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_6_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_7_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_2_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_3 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_8_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_9_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_3_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_4 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_10_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_11_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_4_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_5 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_12_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_13_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_5_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_6 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_14_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_15_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_6_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_7 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_16_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_17_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_7_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_8 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_18_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_19_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_8_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_9 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_20_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][18]_i_21_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]_i_9_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [19]),
        .Q(doutb[19]),
        .R(rstb));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_10 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_22_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_23_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_10_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_11 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_24_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_25_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_11_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_12 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_26_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_27_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_12_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_13 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_28_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_29_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_13_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_2 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_6_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_7_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_2_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_3 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_8_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_9_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_3_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_4 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_10_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_11_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_4_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_5 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_12_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_13_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_5_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_6 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_14_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_15_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_6_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_7 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_16_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_17_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_7_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_8 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_18_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_19_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_8_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_9 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_20_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][19]_i_21_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]_i_9_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [1]),
        .Q(doutb[1]),
        .R(rstb));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_10 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_22_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_23_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_10_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_11 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_24_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_25_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_11_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_12 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_26_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_27_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_12_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_13 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_28_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_29_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_13_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_2 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_6_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_7_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_2_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_3 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_8_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_9_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_3_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_4 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_10_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_11_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_4_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_5 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_12_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_13_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_5_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_6 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_14_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_15_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_6_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_7 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_16_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_17_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_7_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_8 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_18_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_19_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_8_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_9 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_20_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_21_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]_i_9_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [20]),
        .Q(doutb[20]),
        .R(rstb));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_10 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_22_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_23_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_10_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_11 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_24_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_25_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_11_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_12 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_26_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_27_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_12_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_13 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_28_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_29_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_13_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_2 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_6_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_7_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_2_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_3 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_8_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_9_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_3_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_4 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_10_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_11_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_4_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_5 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_12_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_13_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_5_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_6 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_14_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_15_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_6_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_7 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_16_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_17_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_7_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_8 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_18_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_19_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_8_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_9 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_20_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][20]_i_21_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]_i_9_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [21]),
        .Q(doutb[21]),
        .R(rstb));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_10 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_22_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_23_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_10_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_11 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_24_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_25_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_11_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_12 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_26_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_27_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_12_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_13 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_28_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_29_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_13_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_2 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_6_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_7_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_2_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_3 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_8_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_9_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_3_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_4 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_10_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_11_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_4_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_5 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_12_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_13_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_5_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_6 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_14_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_15_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_6_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_7 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_16_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_17_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_7_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_8 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_18_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_19_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_8_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_9 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_20_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][21]_i_21_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]_i_9_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [2]),
        .Q(doutb[2]),
        .R(rstb));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_10 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_22_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_23_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_10_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_11 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_24_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_25_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_11_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_12 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_26_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_27_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_12_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_13 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_28_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_29_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_13_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_2 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_6_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_7_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_2_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_3 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_8_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_9_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_3_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_4 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_10_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_11_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_4_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_5 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_12_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_13_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_5_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_6 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_14_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_15_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_6_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_7 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_16_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_17_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_7_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_8 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_18_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_19_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_8_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_9 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_20_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_21_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]_i_9_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [3]),
        .Q(doutb[3]),
        .R(rstb));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_10 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_22_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_23_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_10_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_11 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_24_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_25_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_11_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_12 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_26_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_27_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_12_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_13 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_28_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_29_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_13_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_2 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_6_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_7_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_2_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_3 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_8_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_9_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_3_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_4 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_10_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_11_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_4_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_5 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_12_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_13_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_5_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_6 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_14_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_15_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_6_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_7 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_16_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_17_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_7_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_8 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_18_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_19_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_8_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_9 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_20_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_21_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]_i_9_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [4]),
        .Q(doutb[4]),
        .R(rstb));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_10 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_22_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_23_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_10_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_11 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_24_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_25_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_11_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_12 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_26_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_27_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_12_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_13 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_28_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_29_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_13_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_2 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_6_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_7_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_2_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_3 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_8_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_9_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_3_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_4 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_10_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_11_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_4_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_5 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_12_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_13_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_5_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_6 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_14_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_15_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_6_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_7 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_16_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_17_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_7_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_8 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_18_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_19_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_8_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_9 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_20_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_21_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]_i_9_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [5]),
        .Q(doutb[5]),
        .R(rstb));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_10 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_22_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_23_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_10_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_11 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_24_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_25_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_11_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_12 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_26_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_27_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_12_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_13 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_28_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_29_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_13_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_2 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_6_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_7_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_2_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_3 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_8_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_9_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_3_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_4 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_10_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_11_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_4_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_5 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_12_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_13_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_5_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_6 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_14_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_15_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_6_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_7 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_16_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_17_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_7_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_8 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_18_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_19_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_8_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_9 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_20_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_21_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]_i_9_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [6]),
        .Q(doutb[6]),
        .R(rstb));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_10 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_22_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_23_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_10_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_11 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_24_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_25_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_11_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_12 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_26_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_27_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_12_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_13 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_28_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_29_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_13_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_2 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_6_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_7_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_2_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_3 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_8_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_9_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_3_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_4 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_10_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_11_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_4_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_5 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_12_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_13_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_5_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_6 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_14_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_15_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_6_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_7 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_16_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_17_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_7_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_8 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_18_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_19_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_8_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_9 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_20_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_21_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_i_9_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [7]),
        .Q(doutb[7]),
        .R(rstb));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_10 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_22_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_23_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_10_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_11 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_24_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_25_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_11_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_12 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_26_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_27_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_12_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_13 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_28_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_29_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_13_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_2 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_6_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_7_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_2_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_3 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_8_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_9_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_3_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_4 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_10_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_11_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_4_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_5 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_12_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_13_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_5_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_6 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_14_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_15_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_6_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_7 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_16_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_17_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_7_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_8 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_18_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_19_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_8_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_9 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_20_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_21_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_i_9_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [8]),
        .Q(doutb[8]),
        .R(rstb));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_10 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_22_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_23_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_10_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_11 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_24_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_25_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_11_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_12 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_26_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_27_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_12_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_13 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_28_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_29_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_13_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_2 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_6_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_7_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_2_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_3 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_8_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_9_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_3_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_4 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_10_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_11_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_4_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_5 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_12_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_13_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_5_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_6 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_14_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_15_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_6_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_7 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_16_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_17_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_7_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_8 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_18_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_19_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_8_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_9 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_20_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_21_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]_i_9_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [9]),
        .Q(doutb[9]),
        .R(rstb));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_10 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_22_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_23_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_10_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_11 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_24_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_25_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_11_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_12 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_26_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_27_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_12_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_13 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_28_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_29_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_13_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_2 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_6_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_7_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_2_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_3 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_8_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_9_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_3_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_4 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_10_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_11_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_4_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF8 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_5 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_12_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_13_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_5_n_0 ),
        .S(select_piped_57_reg_pipe_68_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_6 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_14_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_15_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_6_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_7 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_16_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_17_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_7_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_8 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_18_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_19_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_8_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  MUXF7 \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_9 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_20_n_0 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_21_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]_i_9_n_0 ),
        .S(select_piped_49_reg_pipe_67_reg_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1 
       (.I0(addra[11]),
        .I1(addra[10]),
        .I2(ena),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_2_n_0 ),
        .I4(addra[9]),
        .I5(addra[8]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_2 
       (.I0(addra[7]),
        .I1(addra[6]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_0_63_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1 
       (.I0(addra[10]),
        .I1(addra[11]),
        .I2(ena),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_2_n_0 ),
        .I4(addra[9]),
        .I5(addra[8]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1 
       (.I0(addra[10]),
        .I1(addra[6]),
        .I2(ena),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_2_n_0 ),
        .I4(addra[11]),
        .I5(addra[9]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1 
       (.I0(addra[10]),
        .I1(addra[7]),
        .I2(ena),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_2_n_0 ),
        .I4(addra[11]),
        .I5(addra[9]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1 
       (.I0(addra[8]),
        .I1(addra[9]),
        .I2(addra[11]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_2_n_0 ),
        .I4(ena),
        .I5(addra[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1 
       (.I0(addra[10]),
        .I1(addra[8]),
        .I2(ena),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_2_n_0 ),
        .I4(addra[11]),
        .I5(addra[9]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1 
       (.I0(addra[7]),
        .I1(addra[11]),
        .I2(ena),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_2_n_0 ),
        .I4(addra[10]),
        .I5(addra[9]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_2 
       (.I0(addra[8]),
        .I1(addra[6]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_128_191_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_128_191_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_128_191_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_128_191_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_128_191_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_128_191_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_128_191_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_128_191_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_128_191_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_128_191_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_128_191_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_128_191_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_128_191_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_128_191_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1 
       (.I0(addra[7]),
        .I1(addra[9]),
        .I2(addra[11]),
        .I3(addra[6]),
        .I4(addra[8]),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_2 
       (.I0(ena),
        .I1(addra[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1 
       (.I0(addra[6]),
        .I1(addra[9]),
        .I2(addra[11]),
        .I3(addra[7]),
        .I4(addra[8]),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1 
       (.I0(addra[9]),
        .I1(ena),
        .I2(addra[11]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_2_n_0 ),
        .I4(addra[8]),
        .I5(addra[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1 
       (.I0(addra[10]),
        .I1(addra[9]),
        .I2(ena),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_2_n_0 ),
        .I4(addra[11]),
        .I5(addra[8]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1 
       (.I0(addra[7]),
        .I1(addra[8]),
        .I2(addra[11]),
        .I3(addra[6]),
        .I4(addra[9]),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1 
       (.I0(addra[6]),
        .I1(addra[8]),
        .I2(addra[11]),
        .I3(addra[7]),
        .I4(addra[9]),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1 
       (.I0(addra[8]),
        .I1(ena),
        .I2(addra[11]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_2_n_0 ),
        .I4(addra[9]),
        .I5(addra[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1 
       (.I0(addra[6]),
        .I1(addra[7]),
        .I2(addra[11]),
        .I3(addra[8]),
        .I4(addra[9]),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1 
       (.I0(addra[7]),
        .I1(ena),
        .I2(addra[11]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_2_n_0 ),
        .I4(addra[9]),
        .I5(addra[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1 
       (.I0(addra[6]),
        .I1(ena),
        .I2(addra[11]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_2_n_0 ),
        .I4(addra[9]),
        .I5(addra[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1 
       (.I0(addra[7]),
        .I1(addra[6]),
        .I2(ena),
        .I3(addra[9]),
        .I4(addra[8]),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_2 
       (.I0(addra[11]),
        .I1(addra[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_192_255_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_192_255_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1 
       (.I0(ena),
        .I1(addra[10]),
        .I2(addra[11]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_2_n_0 ),
        .I4(addra[8]),
        .I5(addra[9]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2048_2111_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_0_2_i_1 
       (.I0(addra[11]),
        .I1(addra[10]),
        .I2(ena),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_2_n_0 ),
        .I4(addra[9]),
        .I5(addra[8]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2048_2111_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2048_2111_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2048_2111_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2048_2111_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2048_2111_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2048_2111_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2048_2111_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2048_2111_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2048_2111_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2112_2175_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_0_2_i_1 
       (.I0(addra[11]),
        .I1(addra[6]),
        .I2(ena),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_2_n_0 ),
        .I4(addra[10]),
        .I5(addra[9]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2112_2175_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2112_2175_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2112_2175_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2112_2175_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2112_2175_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2112_2175_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2112_2175_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2112_2175_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2112_2175_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2176_2239_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_0_2_i_1 
       (.I0(addra[11]),
        .I1(addra[7]),
        .I2(ena),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_2_n_0 ),
        .I4(addra[10]),
        .I5(addra[9]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2176_2239_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2176_2239_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2176_2239_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2176_2239_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2176_2239_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2176_2239_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2176_2239_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2176_2239_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2176_2239_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_1 
       (.I0(addra[8]),
        .I1(addra[9]),
        .I2(addra[10]),
        .I3(addra[6]),
        .I4(addra[7]),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_2 
       (.I0(ena),
        .I1(addra[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2240_2303_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2240_2303_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2240_2303_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2240_2303_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2240_2303_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2240_2303_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2240_2303_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2240_2303_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2304_2367_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_0_2_i_1 
       (.I0(addra[11]),
        .I1(addra[8]),
        .I2(ena),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_2_n_0 ),
        .I4(addra[10]),
        .I5(addra[9]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2304_2367_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2304_2367_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2304_2367_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2304_2367_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2304_2367_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2304_2367_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2304_2367_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2304_2367_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2304_2367_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2368_2431_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_0_2_i_1 
       (.I0(addra[7]),
        .I1(addra[9]),
        .I2(addra[10]),
        .I3(addra[6]),
        .I4(addra[8]),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2368_2431_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2368_2431_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2368_2431_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2368_2431_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2368_2431_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2368_2431_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2368_2431_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2368_2431_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2368_2431_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2432_2495_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_0_2_i_1 
       (.I0(addra[6]),
        .I1(addra[9]),
        .I2(addra[10]),
        .I3(addra[7]),
        .I4(addra[8]),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2432_2495_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2432_2495_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2432_2495_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2432_2495_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2432_2495_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2432_2495_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2432_2495_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2432_2495_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2432_2495_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2496_2559_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_0_2_i_1 
       (.I0(addra[9]),
        .I1(ena),
        .I2(addra[10]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_2_n_0 ),
        .I4(addra[8]),
        .I5(addra[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2496_2559_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2496_2559_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2496_2559_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2496_2559_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2496_2559_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2496_2559_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2496_2559_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2496_2559_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2496_2559_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2560_2623_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_0_2_i_1 
       (.I0(addra[11]),
        .I1(addra[9]),
        .I2(ena),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_2_n_0 ),
        .I4(addra[10]),
        .I5(addra[8]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2560_2623_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2560_2623_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2560_2623_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2560_2623_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2560_2623_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2560_2623_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2560_2623_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2560_2623_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2560_2623_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1 
       (.I0(addra[8]),
        .I1(addra[11]),
        .I2(ena),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_2_n_0 ),
        .I4(addra[10]),
        .I5(addra[9]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_256_319_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_256_319_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_256_319_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_256_319_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_256_319_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_256_319_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_256_319_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_256_319_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_256_319_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_256_319_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_256_319_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_256_319_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_256_319_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_256_319_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2624_2687_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_0_2_i_1 
       (.I0(addra[7]),
        .I1(addra[8]),
        .I2(addra[10]),
        .I3(addra[6]),
        .I4(addra[9]),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2624_2687_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2624_2687_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2624_2687_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2624_2687_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2624_2687_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2624_2687_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2624_2687_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2624_2687_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2624_2687_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2688_2751_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_0_2_i_1 
       (.I0(addra[6]),
        .I1(addra[8]),
        .I2(addra[10]),
        .I3(addra[7]),
        .I4(addra[9]),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2688_2751_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2688_2751_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2688_2751_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2688_2751_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2688_2751_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2688_2751_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2688_2751_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2688_2751_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2688_2751_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2752_2815_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_0_2_i_1 
       (.I0(addra[8]),
        .I1(ena),
        .I2(addra[10]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_2_n_0 ),
        .I4(addra[9]),
        .I5(addra[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2752_2815_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2752_2815_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2752_2815_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2752_2815_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2752_2815_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2752_2815_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2752_2815_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2752_2815_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2752_2815_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2816_2879_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_0_2_i_1 
       (.I0(addra[6]),
        .I1(addra[7]),
        .I2(addra[10]),
        .I3(addra[8]),
        .I4(addra[9]),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2816_2879_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2816_2879_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2816_2879_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2816_2879_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2816_2879_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2816_2879_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2816_2879_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2816_2879_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2816_2879_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2880_2943_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_0_2_i_1 
       (.I0(addra[7]),
        .I1(ena),
        .I2(addra[10]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_2_n_0 ),
        .I4(addra[9]),
        .I5(addra[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2880_2943_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2880_2943_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2880_2943_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2880_2943_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2880_2943_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2880_2943_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2880_2943_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2880_2943_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2880_2943_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2944_3007_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_0_2_i_1 
       (.I0(addra[6]),
        .I1(ena),
        .I2(addra[10]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_2_n_0 ),
        .I4(addra[9]),
        .I5(addra[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2944_3007_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2944_3007_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2944_3007_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2944_3007_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2944_3007_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2944_3007_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2944_3007_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2944_3007_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_2944_3007_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3008_3071_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_0_2_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_2_n_0 ),
        .I1(addra[10]),
        .I2(addra[6]),
        .I3(addra[7]),
        .I4(addra[8]),
        .I5(addra[9]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3008_3071_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3008_3071_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3008_3071_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3008_3071_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3008_3071_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3008_3071_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3008_3071_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3008_3071_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3008_3071_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3072_3135_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_0_2_i_1 
       (.I0(addra[11]),
        .I1(addra[10]),
        .I2(ena),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_2_n_0 ),
        .I4(addra[9]),
        .I5(addra[8]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3072_3135_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3072_3135_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3072_3135_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3072_3135_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3072_3135_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3072_3135_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3072_3135_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3072_3135_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3072_3135_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3136_3199_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_0_2_i_1 
       (.I0(addra[7]),
        .I1(addra[8]),
        .I2(addra[9]),
        .I3(addra[6]),
        .I4(addra[10]),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3136_3199_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3136_3199_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3136_3199_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3136_3199_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3136_3199_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3136_3199_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3136_3199_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3136_3199_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3136_3199_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3200_3263_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_0_2_i_1 
       (.I0(addra[6]),
        .I1(addra[8]),
        .I2(addra[9]),
        .I3(addra[7]),
        .I4(addra[10]),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3200_3263_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3200_3263_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3200_3263_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3200_3263_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3200_3263_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3200_3263_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3200_3263_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3200_3263_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3200_3263_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1 
       (.I0(addra[8]),
        .I1(addra[6]),
        .I2(ena),
        .I3(addra[9]),
        .I4(addra[7]),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_320_383_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_320_383_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_320_383_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_320_383_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_320_383_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_320_383_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_320_383_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_320_383_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_320_383_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_320_383_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_320_383_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_320_383_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_320_383_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_320_383_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_320_383_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_320_383_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_320_383_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_320_383_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3264_3327_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_0_2_i_1 
       (.I0(addra[8]),
        .I1(ena),
        .I2(addra[9]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_2_n_0 ),
        .I4(addra[10]),
        .I5(addra[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3264_3327_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3264_3327_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3264_3327_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3264_3327_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3264_3327_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3264_3327_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3264_3327_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3264_3327_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3264_3327_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3328_3391_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_0_2_i_1 
       (.I0(addra[6]),
        .I1(addra[7]),
        .I2(addra[9]),
        .I3(addra[8]),
        .I4(addra[10]),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3328_3391_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3328_3391_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3328_3391_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3328_3391_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3328_3391_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3328_3391_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3328_3391_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3328_3391_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3328_3391_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_i_1 
       (.I0(addra[7]),
        .I1(ena),
        .I2(addra[9]),
        .I3(addra[6]),
        .I4(addra[8]),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_i_2 
       (.I0(addra[10]),
        .I1(addra[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3392_3455_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3392_3455_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3392_3455_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3392_3455_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3392_3455_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3392_3455_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3392_3455_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3392_3455_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3456_3519_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_0_2_i_1 
       (.I0(addra[6]),
        .I1(ena),
        .I2(addra[9]),
        .I3(addra[7]),
        .I4(addra[8]),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3456_3519_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3456_3519_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3456_3519_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3456_3519_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3456_3519_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3456_3519_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3456_3519_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3456_3519_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3456_3519_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3520_3583_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_0_2_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_2_n_0 ),
        .I1(addra[9]),
        .I2(addra[6]),
        .I3(addra[7]),
        .I4(addra[8]),
        .I5(addra[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3520_3583_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3520_3583_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3520_3583_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3520_3583_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3520_3583_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3520_3583_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3520_3583_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3520_3583_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3520_3583_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3584_3647_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_0_2_i_1 
       (.I0(addra[6]),
        .I1(addra[7]),
        .I2(addra[8]),
        .I3(addra[9]),
        .I4(addra[10]),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3584_3647_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3584_3647_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3584_3647_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3584_3647_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3584_3647_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3584_3647_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3584_3647_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3584_3647_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3584_3647_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3648_3711_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_0_2_i_1 
       (.I0(addra[7]),
        .I1(ena),
        .I2(addra[8]),
        .I3(addra[6]),
        .I4(addra[9]),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3648_3711_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3648_3711_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3648_3711_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3648_3711_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3648_3711_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3648_3711_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3648_3711_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3648_3711_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3648_3711_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3712_3775_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_0_2_i_1 
       (.I0(addra[6]),
        .I1(ena),
        .I2(addra[8]),
        .I3(addra[7]),
        .I4(addra[9]),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3712_3775_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3712_3775_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3712_3775_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3712_3775_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3712_3775_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3712_3775_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3712_3775_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3712_3775_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3712_3775_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3776_3839_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_0_2_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_2_n_0 ),
        .I1(addra[8]),
        .I2(addra[6]),
        .I3(addra[7]),
        .I4(addra[9]),
        .I5(addra[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3776_3839_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3776_3839_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3776_3839_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3776_3839_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3776_3839_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3776_3839_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3776_3839_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3776_3839_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3776_3839_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3840_3903_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_0_2_i_1 
       (.I0(addra[6]),
        .I1(ena),
        .I2(addra[7]),
        .I3(addra[8]),
        .I4(addra[9]),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_3392_3455_0_2_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3840_3903_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3840_3903_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3840_3903_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3840_3903_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3840_3903_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3840_3903_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3840_3903_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3840_3903_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3840_3903_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1 
       (.I0(addra[8]),
        .I1(addra[7]),
        .I2(ena),
        .I3(addra[9]),
        .I4(addra[6]),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_384_447_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_384_447_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_384_447_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_384_447_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_384_447_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_384_447_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_384_447_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_384_447_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_384_447_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_384_447_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_384_447_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_384_447_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_384_447_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_384_447_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_384_447_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_384_447_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_384_447_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_384_447_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_384_447_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_384_447_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_384_447_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_384_447_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3904_3967_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_0_2_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_2_n_0 ),
        .I1(addra[7]),
        .I2(addra[6]),
        .I3(addra[8]),
        .I4(addra[9]),
        .I5(addra[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3904_3967_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3904_3967_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3904_3967_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3904_3967_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3904_3967_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3904_3967_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3904_3967_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3904_3967_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3904_3967_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3968_4031_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_0_2_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_2240_2303_0_2_i_2_n_0 ),
        .I1(addra[6]),
        .I2(addra[7]),
        .I3(addra[8]),
        .I4(addra[9]),
        .I5(addra[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3968_4031_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3968_4031_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3968_4031_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3968_4031_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3968_4031_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3968_4031_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3968_4031_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3968_4031_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_3968_4031_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4032_4095_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_0_2_i_1 
       (.I0(ena),
        .I1(addra[10]),
        .I2(addra[11]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_2_n_0 ),
        .I4(addra[8]),
        .I5(addra[9]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4032_4095_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4032_4095_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4032_4095_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4032_4095_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4032_4095_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4032_4095_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_4032_4095_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4032_4095_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_4032_4095_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1 
       (.I0(addra[9]),
        .I1(addra[10]),
        .I2(addra[11]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_2_n_0 ),
        .I4(ena),
        .I5(addra[8]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_2 
       (.I0(addra[6]),
        .I1(addra[7]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_448_511_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_448_511_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_448_511_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_448_511_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_448_511_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_448_511_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_448_511_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_448_511_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_448_511_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_448_511_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_448_511_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_448_511_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_448_511_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_448_511_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_448_511_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_448_511_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_448_511_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_448_511_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_448_511_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_448_511_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_448_511_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_448_511_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1 
       (.I0(addra[9]),
        .I1(addra[11]),
        .I2(ena),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_2_n_0 ),
        .I4(addra[10]),
        .I5(addra[8]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_512_575_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_512_575_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_512_575_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_512_575_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_512_575_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_512_575_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_512_575_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_512_575_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_512_575_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_512_575_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_512_575_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_512_575_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_512_575_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_512_575_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_512_575_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_512_575_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_512_575_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_512_575_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1 
       (.I0(addra[9]),
        .I1(addra[6]),
        .I2(ena),
        .I3(addra[8]),
        .I4(addra[7]),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_576_639_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_576_639_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_576_639_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_576_639_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_576_639_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_576_639_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_576_639_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_576_639_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_576_639_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_576_639_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_576_639_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_576_639_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_576_639_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_576_639_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_576_639_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_576_639_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_576_639_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_576_639_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_576_639_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_576_639_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_576_639_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_576_639_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_576_639_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_576_639_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_576_639_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_576_639_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1 
       (.I0(addra[9]),
        .I1(addra[7]),
        .I2(ena),
        .I3(addra[8]),
        .I4(addra[6]),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_2_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_640_703_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_640_703_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_640_703_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_640_703_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_640_703_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_640_703_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_640_703_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_640_703_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_640_703_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_640_703_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_640_703_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_640_703_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_640_703_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_640_703_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_640_703_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_640_703_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_640_703_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_640_703_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_640_703_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_640_703_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_640_703_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_640_703_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_640_703_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_640_703_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_640_703_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_640_703_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1 
       (.I0(addra[6]),
        .I1(addra[11]),
        .I2(ena),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_2_n_0 ),
        .I4(addra[10]),
        .I5(addra[9]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_2 
       (.I0(addra[8]),
        .I1(addra[7]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_64_127_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_64_127_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_64_127_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_64_127_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_64_127_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_64_127_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_64_127_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_64_127_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_64_127_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_64_127_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1 
       (.I0(addra[8]),
        .I1(addra[10]),
        .I2(addra[11]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_2_n_0 ),
        .I4(ena),
        .I5(addra[9]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_704_767_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_704_767_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_704_767_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_704_767_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_704_767_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_704_767_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_704_767_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_704_767_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_704_767_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_704_767_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_704_767_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_704_767_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_704_767_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_704_767_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_704_767_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_704_767_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_704_767_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_704_767_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_704_767_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_704_767_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_704_767_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_704_767_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1 
       (.I0(addra[9]),
        .I1(addra[8]),
        .I2(ena),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_2_n_0 ),
        .I4(addra[11]),
        .I5(addra[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_768_831_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_768_831_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_768_831_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_768_831_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_768_831_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_768_831_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_768_831_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_768_831_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_768_831_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_768_831_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_768_831_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_768_831_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_768_831_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_768_831_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_768_831_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_768_831_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_768_831_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_768_831_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_768_831_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_768_831_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_768_831_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_768_831_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1 
       (.I0(addra[10]),
        .I1(addra[7]),
        .I2(addra[11]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_2_n_0 ),
        .I4(ena),
        .I5(addra[9]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_2 
       (.I0(addra[6]),
        .I1(addra[8]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_832_895_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_832_895_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_832_895_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_832_895_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_832_895_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_832_895_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_832_895_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_832_895_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_832_895_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_832_895_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_832_895_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_832_895_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_832_895_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_832_895_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_832_895_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_832_895_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_832_895_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_832_895_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_832_895_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_832_895_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_832_895_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_832_895_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_832_895_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_832_895_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_832_895_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_832_895_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1 
       (.I0(addra[10]),
        .I1(addra[6]),
        .I2(addra[11]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_2_n_0 ),
        .I4(ena),
        .I5(addra[9]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_2 
       (.I0(addra[7]),
        .I1(addra[8]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_896_959_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_896_959_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_896_959_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_896_959_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_896_959_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_896_959_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_896_959_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_896_959_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_896_959_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_896_959_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_896_959_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_896_959_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_896_959_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_896_959_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_896_959_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_896_959_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_896_959_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_896_959_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1 
       (.I0(addra[10]),
        .I1(ena),
        .I2(addra[11]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_2_n_0 ),
        .I4(addra[8]),
        .I5(addra[9]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_960_1023_12_14 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[12]),
        .DIB(dina[13]),
        .DIC(dina[14]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_12_14_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_12_14_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_12_14_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_12_14_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[15]),
        .DIB(dina[16]),
        .DIC(dina[17]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_960_1023_18_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[18]),
        .DIB(dina[19]),
        .DIC(dina[20]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_18_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_18_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_18_20_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_18_20_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0 ));
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_960_1023_21_21 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[21]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_21_21_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_21_21_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_960_1023_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_960_1023_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "90112" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_960_1023_9_11 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[9]),
        .DIB(dina[10]),
        .DIC(dina[11]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_9_11_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_9_11_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_9_11_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_9_11_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0 ));
  (* ORIG_CELL_NAME = "select_piped_1_reg_pipe_65_reg" *) 
  FDRE select_piped_1_reg_pipe_65_reg
       (.C(clka),
        .CE(enb),
        .D(addrb[6]),
        .Q(select_piped_1_reg_pipe_65_reg_n_0),
        .R(1'b0));
  (* ORIG_CELL_NAME = "select_piped_1_reg_pipe_65_reg" *) 
  FDRE select_piped_1_reg_pipe_65_reg_rep
       (.C(clka),
        .CE(enb),
        .D(addrb[6]),
        .Q(select_piped_1_reg_pipe_65_reg_rep_n_0),
        .R(1'b0));
  (* ORIG_CELL_NAME = "select_piped_1_reg_pipe_65_reg" *) 
  FDRE select_piped_1_reg_pipe_65_reg_rep__0
       (.C(clka),
        .CE(enb),
        .D(addrb[6]),
        .Q(select_piped_1_reg_pipe_65_reg_rep__0_n_0),
        .R(1'b0));
  (* ORIG_CELL_NAME = "select_piped_33_reg_pipe_66_reg" *) 
  FDRE select_piped_33_reg_pipe_66_reg
       (.C(clka),
        .CE(enb),
        .D(addrb[7]),
        .Q(select_piped_33_reg_pipe_66_reg_n_0),
        .R(1'b0));
  (* ORIG_CELL_NAME = "select_piped_33_reg_pipe_66_reg" *) 
  FDRE select_piped_33_reg_pipe_66_reg_rep
       (.C(clka),
        .CE(enb),
        .D(addrb[7]),
        .Q(select_piped_33_reg_pipe_66_reg_rep_n_0),
        .R(1'b0));
  (* ORIG_CELL_NAME = "select_piped_33_reg_pipe_66_reg" *) 
  FDRE select_piped_33_reg_pipe_66_reg_rep__0
       (.C(clka),
        .CE(enb),
        .D(addrb[7]),
        .Q(select_piped_33_reg_pipe_66_reg_rep__0_n_0),
        .R(1'b0));
  FDRE select_piped_49_reg_pipe_67_reg
       (.C(clka),
        .CE(enb),
        .D(addrb[8]),
        .Q(select_piped_49_reg_pipe_67_reg_n_0),
        .R(1'b0));
  FDRE select_piped_57_reg_pipe_68_reg
       (.C(clka),
        .CE(enb),
        .D(addrb[9]),
        .Q(select_piped_57_reg_pipe_68_reg_n_0),
        .R(1'b0));
  FDRE select_piped_61_reg_pipe_69_reg
       (.C(clka),
        .CE(enb),
        .D(addrb[10]),
        .Q(select_piped_61_reg_pipe_69_reg_n_0),
        .R(1'b0));
  FDRE select_piped_63_reg_pipe_70_reg
       (.C(clka),
        .CE(enb),
        .D(addrb[11]),
        .Q(select_piped_63_reg_pipe_70_reg_n_0),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
