

================================================================
== Vivado HLS Report for 'PE_wrapper_11_2'
================================================================
* Date:           Fri May 28 08:41:51 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel3_u250
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    33858|    33858| 0.113 ms | 0.113 ms |  33858|  33858|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------+-------+---------+---------+----------+----------+-------+-------+---------+
        |              |       |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |   Instance   | Module|   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +--------------+-------+---------+---------+----------+----------+-------+-------+---------+
        |grp_PE_fu_24  |PE     |    33857|    33857| 0.113 ms | 0.113 ms |  33857|  33857|   none  |
        +--------------+-------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        2|     40|     5560|     3223|     0|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       69|     -|
|Register             |        -|      -|        4|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        2|     40|     5564|     3294|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |      1|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------+-------+---------+-------+------+------+-----+
    |   Instance   | Module| BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------+-------+---------+-------+------+------+-----+
    |grp_PE_fu_24  |PE     |        2|     40|  5560|  3223|    0|
    +--------------+-------+---------+-------+------+------+-----+
    |Total         |       |        2|     40|  5560|  3223|    0|
    +--------------+-------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  15|          3|    1|          3|
    |ap_done                   |   9|          2|    1|          2|
    |fifo_A_in_V_V_read        |   9|          2|    1|          2|
    |fifo_A_out_V_V_write      |   9|          2|    1|          2|
    |fifo_B_in_V_V_read        |   9|          2|    1|          2|
    |fifo_B_out_V_V_write      |   9|          2|    1|          2|
    |fifo_C_drain_out_V_write  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  69|         15|    7|         15|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+---+----+-----+-----------+
    |            Name           | FF| LUT| Bits| Const Bits|
    +---------------------------+---+----+-----+-----------+
    |ap_CS_fsm                  |  2|   0|    2|          0|
    |ap_done_reg                |  1|   0|    1|          0|
    |grp_PE_fu_24_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------+---+----+-----+-----------+
    |Total                      |  4|   0|    4|          0|
    +---------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |   PE_wrapper_11_2  | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |   PE_wrapper_11_2  | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |   PE_wrapper_11_2  | return value |
|ap_done                    | out |    1| ap_ctrl_hs |   PE_wrapper_11_2  | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |   PE_wrapper_11_2  | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |   PE_wrapper_11_2  | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |   PE_wrapper_11_2  | return value |
|fifo_A_in_V_V_dout         |  in |  256|   ap_fifo  |    fifo_A_in_V_V   |    pointer   |
|fifo_A_in_V_V_empty_n      |  in |    1|   ap_fifo  |    fifo_A_in_V_V   |    pointer   |
|fifo_A_in_V_V_read         | out |    1|   ap_fifo  |    fifo_A_in_V_V   |    pointer   |
|fifo_A_out_V_V_din         | out |  256|   ap_fifo  |   fifo_A_out_V_V   |    pointer   |
|fifo_A_out_V_V_full_n      |  in |    1|   ap_fifo  |   fifo_A_out_V_V   |    pointer   |
|fifo_A_out_V_V_write       | out |    1|   ap_fifo  |   fifo_A_out_V_V   |    pointer   |
|fifo_B_in_V_V_dout         |  in |  256|   ap_fifo  |    fifo_B_in_V_V   |    pointer   |
|fifo_B_in_V_V_empty_n      |  in |    1|   ap_fifo  |    fifo_B_in_V_V   |    pointer   |
|fifo_B_in_V_V_read         | out |    1|   ap_fifo  |    fifo_B_in_V_V   |    pointer   |
|fifo_B_out_V_V_din         | out |  256|   ap_fifo  |   fifo_B_out_V_V   |    pointer   |
|fifo_B_out_V_V_full_n      |  in |    1|   ap_fifo  |   fifo_B_out_V_V   |    pointer   |
|fifo_B_out_V_V_write       | out |    1|   ap_fifo  |   fifo_B_out_V_V   |    pointer   |
|fifo_C_drain_out_V_din     | out |   32|   ap_fifo  | fifo_C_drain_out_V |    pointer   |
|fifo_C_drain_out_V_full_n  |  in |    1|   ap_fifo  | fifo_C_drain_out_V |    pointer   |
|fifo_C_drain_out_V_write   | out |    1|   ap_fifo  | fifo_C_drain_out_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "call fastcc void @PE(i256* %fifo_A_in_V_V, i256* %fifo_A_out_V_V, i256* %fifo_B_in_V_V, i256* %fifo_B_out_V_V, float* %fifo_C_drain_out_V)" [src/kernel_kernel_new.cpp:697]   --->   Operation 3 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/2] (0.00ns)   --->   "call fastcc void @PE(i256* %fifo_A_in_V_V, i256* %fifo_A_out_V_V, i256* %fifo_B_in_V_V, i256* %fifo_B_out_V_V, float* %fifo_C_drain_out_V)" [src/kernel_kernel_new.cpp:697]   --->   Operation 9 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel_new.cpp:704]   --->   Operation 10 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
call_ln697        (call         ) [ 000]
ret_ln704         (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_B_in_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo_B_out_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fifo_C_drain_out_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_out_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="grp_PE_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="0" slack="0"/>
<pin id="26" dir="0" index="1" bw="256" slack="0"/>
<pin id="27" dir="0" index="2" bw="256" slack="0"/>
<pin id="28" dir="0" index="3" bw="256" slack="0"/>
<pin id="29" dir="0" index="4" bw="256" slack="0"/>
<pin id="30" dir="0" index="5" bw="32" slack="0"/>
<pin id="31" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln697/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="10" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="2" pin="0"/><net_sink comp="24" pin=2"/></net>

<net id="35"><net_src comp="4" pin="0"/><net_sink comp="24" pin=3"/></net>

<net id="36"><net_src comp="6" pin="0"/><net_sink comp="24" pin=4"/></net>

<net id="37"><net_src comp="8" pin="0"/><net_sink comp="24" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_out_V_V | {1 2 }
	Port: fifo_B_out_V_V | {1 2 }
	Port: fifo_C_drain_out_V | {1 2 }
 - Input state : 
	Port: PE_wrapper_11_2 : fifo_A_in_V_V | {1 2 }
	Port: PE_wrapper_11_2 : fifo_B_in_V_V | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|---------|---------|---------|---------|
| Operation| Functional Unit|   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------|---------|---------|---------|---------|---------|---------|
|   call   |  grp_PE_fu_24  |    2    |    40   |  10.854 |   5417  |   2603  |    0    |
|----------|----------------|---------|---------|---------|---------|---------|---------|
|   Total  |                |    2    |    40   |  10.854 |   5417  |   2603  |    0    |
|----------|----------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    2   |   40   |   10   |  5417  |  2603  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |   40   |   10   |  5417  |  2603  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
