<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="warning" file="HDLCompiler" num="413" delta="old" >"C:\Users\Solistone\Desktop\New folder\verilog\rs232_uart.v" Line 72: Result of <arg fmt="%d" index="1">11</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">10</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="91" delta="new" >"C:\Users\Solistone\Desktop\New folder\verilog\loopback.v" Line 200: Signal &lt;<arg fmt="%s" index="1">col</arg>&gt; missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
</msg>

<msg type="warning" file="HDLCompiler" num="91" delta="new" >"C:\Users\Solistone\Desktop\New folder\verilog\loopback.v" Line 207: Signal &lt;<arg fmt="%s" index="1">col</arg>&gt; missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
</msg>

<msg type="warning" file="HDLCompiler" num="91" delta="new" >"C:\Users\Solistone\Desktop\New folder\verilog\loopback.v" Line 214: Signal &lt;<arg fmt="%s" index="1">col</arg>&gt; missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
</msg>

<msg type="warning" file="HDLCompiler" num="91" delta="new" >"C:\Users\Solistone\Desktop\New folder\verilog\loopback.v" Line 221: Signal &lt;<arg fmt="%s" index="1">col</arg>&gt; missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
</msg>

<msg type="warning" file="HDLCompiler" num="91" delta="new" >"C:\Users\Solistone\Desktop\New folder\verilog\loopback.v" Line 228: Signal &lt;<arg fmt="%s" index="1">col</arg>&gt; missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
</msg>

<msg type="error" file="HDLCompiler" num="1401" delta="old" >"C:\Users\Solistone\Desktop\New folder\verilog\loopback.v" Line 152: Signal <arg fmt="%s" index="1">pb_in_port[7]</arg> in unit <arg fmt="%s" index="2">loopback</arg> is connected to following multiple drivers:
</msg>

<msg type="warning" file="HDLCompiler" num="1499" delta="old" >"C:\Users\Solistone\Desktop\New folder\verilog\loopback.v" Line 22: Empty module &lt;<arg fmt="%s" index="1">loopback</arg>&gt; remains a black box.
</msg>

</messages>

