// Seed: 2344468627
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_3;
  id_5(
      .id_0(id_4++), .id_1(1), .id_2(1 == id_2), .id_3(id_4), .id_4(id_4), .id_5(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_20;
  always begin
    #1 @(posedge id_5 or id_18) @(posedge 1) #1;
  end
  initial @(posedge 1) @(~1 or posedge 1) disable id_21;
  always_ff id_9 <= id_11;
  wire id_22 = 1;
  xnor (
      id_11,
      id_6,
      id_21,
      id_13,
      id_22,
      id_8,
      id_16,
      id_4,
      id_23,
      id_17,
      id_20,
      id_15,
      id_14,
      id_18,
      id_10,
      id_9,
      id_5
  );
  wire id_23;
  pullup (1, id_5);
  module_0(
      id_21, id_12, id_14, id_6
  );
  wire id_24;
endmodule
