
*** Running vivado
    with args -log blk_mem_RAM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_RAM.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source blk_mem_RAM.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 240.184 ; gain = 30.004
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 341.223 ; gain = 131.043
INFO: [Synth 8-638] synthesizing module 'blk_mem_RAM' [e:/microprocessor/microprocessor.srcs/sources_1/ip/blk_mem_RAM/synth/blk_mem_RAM.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_RAM' (9#1) [e:/microprocessor/microprocessor.srcs/sources_1/ip/blk_mem_RAM/synth/blk_mem_RAM.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:44 ; elapsed = 00:01:09 . Memory (MB): peak = 540.262 ; gain = 330.082
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:44 ; elapsed = 00:01:24 . Memory (MB): peak = 540.262 ; gain = 330.082
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 608.402 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:02:01 . Memory (MB): peak = 608.402 ; gain = 398.223
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:02:01 . Memory (MB): peak = 608.402 ; gain = 398.223
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:02:01 . Memory (MB): peak = 608.402 ; gain = 398.223
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:02:01 . Memory (MB): peak = 608.402 ; gain = 398.223
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:02:01 . Memory (MB): peak = 608.402 ; gain = 398.223
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:02:09 . Memory (MB): peak = 629.191 ; gain = 419.012
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:02:09 . Memory (MB): peak = 629.191 ; gain = 419.012
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:02:09 . Memory (MB): peak = 638.902 ; gain = 428.723
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:02:10 . Memory (MB): peak = 638.902 ; gain = 428.723
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:02:10 . Memory (MB): peak = 638.902 ; gain = 428.723
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:02:10 . Memory (MB): peak = 638.902 ; gain = 428.723
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:02:10 . Memory (MB): peak = 638.902 ; gain = 428.723
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:02:10 . Memory (MB): peak = 638.902 ; gain = 428.723
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:02:10 . Memory (MB): peak = 638.902 ; gain = 428.723

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:02:10 . Memory (MB): peak = 638.902 ; gain = 428.723
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:46 . Memory (MB): peak = 669.738 ; gain = 407.328
